##########################################################################
#
# Application : compile_simlib (2023.2)
# File name   : compile_simlib.log
#
# #########################################################################
WARNING: [Vivado 12-5377] Language specific library compilation for IPs is not supported. By default, the libraries will be compiled for all languages.
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.................................................................................................
WARNING: [export_ip_compile_order-Tcl-22] Associated library not defined for 'sim_tlm/b_transport_converter.h' (zynq_ultra_ps_e,xilinx.com:ip:zynq_ultra_ps_e:3.5)
......
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
................................................................................................
INFO: [export_ip_compile_order-Tcl-23] Data extracted from repository. Inspected 614 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
WARNING: [Vivado 12-5495] Detected incompatible modelsim simulator installation version '2020.4'! The supported simulator version for the current Vivado release is '2023.2'.
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'modelsim' simulator in 'F:/FPGA/vivadoModelsimLib'
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap -c 
Copying F:/FPGA/Modelsim2020/win64/../modelsim.ini to modelsim.ini

Compiling verilog library 'secureip'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:secureip)
Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
vmap secureip F:/FPGA/vivadoModelsimLib/secureip 
Modifying modelsim.ini

Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:25:29 on May 15,2024
vlog -work secureip -f F:\FPGA\vivadoModelsimLib/secureip/.cxl.ver.secureip.secureip.cmf 
-- Compiling module GTHE2_CHANNEL_FAST_WRAP
-- Compiling module GTXE2_CHANNEL_FAST_WRAP
-- Compiling module GTXE2_CHANNEL_WRAP
-- Compiling module GTXE2_COMMON_WRAP
-- Compiling module PCIE_2_1_WRAP
-- Compiling module ISERDESE2_WRAP
-- Compiling module B_ISERDESE2
-- Compiling module OSERDESE2_WRAP
-- Compiling module B_OSERDESE2
-- Compiling module SIP_IN_FIFO
-- Compiling module SIP_OUT_FIFO
-- Compiling module SIP_PHY_CONTROL
-- Compiling module SIP_PHASER_IN
-- Compiling module SIP_PHASER_OUT
-- Compiling module GTHE2_CHANNEL_WRAP
-- Compiling module GTHE2_COMMON_WRAP
-- Compiling module PCIE_3_0_WRAP

Top level modules:
	GTHE2_CHANNEL_FAST_WRAP
	GTXE2_CHANNEL_FAST_WRAP
	GTXE2_CHANNEL_WRAP
	GTXE2_COMMON_WRAP
	PCIE_2_1_WRAP
	ISERDESE2_WRAP
	OSERDESE2_WRAP
	SIP_IN_FIFO
	SIP_OUT_FIFO
	SIP_PHY_CONTROL
	SIP_PHASER_IN
	SIP_PHASER_OUT
	GTHE2_CHANNEL_WRAP
	GTHE2_COMMON_WRAP
	PCIE_3_0_WRAP
End time: 10:25:51 on May 15,2024, Elapsed time: 0:00:22
Errors: 0, Warnings: 0

Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:25:51 on May 15,2024
vlog -sv -svinputport=relaxed -suppress vlog-2583 -work secureip -f F:\FPGA\vivadoModelsimLib/secureip/.cxl.sv.secureip.secureip.cmf 
    The vlog command compiles Verilog source code and SystemVerilog extensions
    into a specified working library (or to the work library by default).
    Compressed SystemVerilog source files (those compressed with zlib) are
    accepted.
    
    The vlog command may be invoked from within Questa SIM or from the
    operating system command prompt. It may also be invoked during simulation.
    Compiled libraries are major-version dependent. When moving between major
    version, you have to refresh compiled libraries using the -refresh argument
    to vlog. This is not true for minor versions (letter releases).
    
    All arguments to the vlog command are case sensitive. For example, -WORK
    and -work are not equivalent.
    
    SystemVerilog requires that the default behavior of the vlog command is to
    treat each Verilog design file listed on the command line as a separate
    compilation unit. To treat multiple files listed within a single command
    line as a single compilation unit, use either the vlog -mfcu argument or
    the MultiFileCompilationUnit in the User's Manual
    
    Try the following to get help on specific options or categories: 

    vlog -help all            : List all categories and options
    vlog -help category       : List all categories
    vlog -help <option>       : Help on an option
    vlog -help <command-line> : Help on all options in a command-line
    vlog -help <category>     : List all options in a category

    Category:       The list of categories in vlog tool.

    General         List most common general options
    Analog          List options supporting analog mixed-signal (AMS)
    Coverage        List options for Coverage
    Cpp             List options supporting SystemC module
    Debug           List options for debug, and assertion
    GLS             List options for Gate Level Simulation
    Language        List all options supported by hardware language Verilog/VHDL
    Library         List options for design, work library
    Messages        List all warn, error, note, fatal messages options
    Optimize        List options for optimization


END_COMPILATION_MESSAGES(modelsim:verilog:secureip)
==============================================================================


compile_simlib: 1 error(s), 0 warning(s), 0.20 % complete

Compiling vhdl library 'unisim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unisim)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:25:54 on May 15,2024
vcom -93 -work unisim -f F:\FPGA\vivadoModelsimLib/unisim/.cxl.vhd.unisim.unisim.cmf -f F:\FPGA\vivadoModelsimLib/unisim/.cxl.vhd.secureip_vhdl_unisim.unisim.cmf 
-- Loading package STANDARD
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Compiling package VPKG
-- Compiling package body VPKG
-- Loading package VPKG
-- Loading package VPKG
-- Compiling entity AND2B1L
-- Compiling architecture AND2B1L_V of AND2B1L
-- Compiling entity AUTOBUF
-- Compiling architecture AUTOBUF_V of AUTOBUF
-- Compiling entity BIBUF
-- Compiling architecture BIBUF_V of BIBUF
-- Compiling entity BSCANE2
-- Compiling architecture BSCANE2_V of BSCANE2
-- Compiling entity BUF
-- Compiling architecture BUF_V of BUF
-- Compiling entity BUFCE_LEAF
-- Compiling architecture BUFCE_LEAF_V of BUFCE_LEAF
-- Compiling entity BUFCE_ROW
-- Compiling architecture BUFCE_ROW_V of BUFCE_ROW
-- Compiling entity BUFG
-- Compiling architecture BUFG_V of BUFG
-- Compiling entity BUFGCE
-- Compiling architecture BUFGCE_V of BUFGCE
-- Compiling entity BUFGCE_DIV
-- Compiling architecture BUFGCE_DIV_V of BUFGCE_DIV
-- Compiling entity BUFGCTRL
-- Compiling architecture BUFGCTRL_V of BUFGCTRL
-- Compiling entity BUFGP
-- Compiling architecture BUFGP_V of BUFGP
-- Compiling entity BUFG_GT
-- Compiling architecture BUFG_GT_V of BUFG_GT
-- Compiling entity BUFG_GT_SYNC
-- Compiling architecture BUFG_GT_SYNC_V of BUFG_GT_SYNC
-- Compiling entity BUFH
-- Compiling architecture BUFH_V of BUFH
-- Compiling entity BUFHCE
-- Compiling architecture BUFHCE_V of BUFHCE
-- Compiling entity BUFIO
-- Compiling architecture BUFIO_V of BUFIO
-- Loading package std_logic_arith
-- Compiling entity BUFMR
-- Compiling architecture BUFMR_V of BUFMR
-- Compiling entity BUFMRCE
-- Compiling architecture BUFMRCE_V of BUFMRCE
-- Compiling entity BUFR
-- Compiling architecture BUFR_V of BUFR
-- Compiling entity CAPTUREE2
-- Compiling architecture CAPTUREE2_V of CAPTUREE2
-- Compiling entity CARRY4
-- Compiling architecture CARRY4_V of CARRY4
-- Compiling entity CARRY8
-- Compiling architecture CARRY8_V of CARRY8
-- Compiling entity CFGLUT5
-- Compiling architecture CFGLUT5_V of CFGLUT5
-- Compiling entity DCIRESET
-- Compiling architecture DCIRESET_V of DCIRESET
-- Compiling entity dcm_adv_clock_divide_by_2
-- Compiling architecture dcm_adv_clock_divide_by_2_V of dcm_adv_clock_divide_by_2
-- Compiling entity dcm_adv_maximum_period_check
-- Compiling architecture dcm_adv_maximum_period_check_V of dcm_adv_maximum_period_check
-- Compiling entity dcm_adv_clock_lost
-- Compiling architecture dcm_adv_clock_lost_V of dcm_adv_clock_lost
-- Compiling entity DCM_ADV
-- Compiling architecture DCM_ADV_V of DCM_ADV
-- Compiling entity dcm_sp_clock_divide_by_2
-- Compiling architecture dcm_sp_clock_divide_by_2_V of dcm_sp_clock_divide_by_2
-- Compiling entity dcm_sp_maximum_period_check
-- Compiling architecture dcm_sp_maximum_period_check_V of dcm_sp_maximum_period_check
-- Compiling entity dcm_sp_clock_lost
-- Compiling architecture dcm_sp_clock_lost_V of dcm_sp_clock_lost
-- Compiling entity DCM_SP
-- Compiling architecture DCM_SP_V of DCM_SP
-- Compiling entity DIFFINBUF
-- Compiling architecture DIFFINBUF_V of DIFFINBUF
-- Compiling entity DNA_PORT
-- Compiling architecture DNA_PORT_V of DNA_PORT
-- Compiling entity DNA_PORTE2
-- Compiling architecture DNA_PORTE2_V of DNA_PORTE2
-- Compiling entity DPHY_DIFFINBUF
-- Compiling architecture DPHY_DIFFINBUF_V of DPHY_DIFFINBUF
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity DSP48E1
-- Compiling architecture DSP48E1_V of DSP48E1
-- Compiling entity DSP48E2
-- Compiling architecture DSP48E2_V of DSP48E2
-- Compiling entity DSP_ALU
-- Compiling architecture DSP_ALU_V of DSP_ALU
-- Compiling entity DSP_A_B_DATA
-- Compiling architecture DSP_A_B_DATA_V of DSP_A_B_DATA
-- Compiling entity DSP_C_DATA
-- Compiling architecture DSP_C_DATA_V of DSP_C_DATA
-- Compiling entity DSP_MULTIPLIER
-- Compiling architecture DSP_MULTIPLIER_V of DSP_MULTIPLIER
-- Compiling entity DSP_M_DATA
-- Compiling architecture DSP_M_DATA_V of DSP_M_DATA
-- Compiling entity DSP_OUTPUT
-- Compiling architecture DSP_OUTPUT_V of DSP_OUTPUT
-- Compiling entity DSP_PREADD
-- Compiling architecture DSP_PREADD_V of DSP_PREADD
-- Compiling entity DSP_PREADD_DATA
-- Compiling architecture DSP_PREADD_DATA_V of DSP_PREADD_DATA
-- Compiling entity EFUSE_USR
-- Compiling architecture EFUSE_USR_V of EFUSE_USR
-- Compiling entity FDCE
-- Compiling architecture FDCE_V of FDCE
-- Compiling entity FDPE
-- Compiling architecture FDPE_V of FDPE
-- Compiling entity FDRE
-- Compiling architecture FDRE_V of FDRE
-- Compiling entity FDSE
-- Compiling architecture FDSE_V of FDSE
-- Compiling entity FF18_INTERNAL_VHDL
-- Compiling architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
-- Compiling entity FIFO18E1
-- Compiling architecture FIFO18E1_V of FIFO18E1
-- Compiling entity FIFO18E2
-- Compiling architecture FIFO18E2_V of FIFO18E2
-- Compiling entity FF36_INTERNAL_VHDL
-- Compiling architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
-- Compiling entity FIFO36E1
-- Compiling architecture FIFO36E1_V of FIFO36E1
-- Compiling entity FIFO36E2
-- Compiling architecture FIFO36E2_V of FIFO36E2
-- Compiling entity FRAME_ECCE2
-- Compiling architecture FRAME_ECCE2_V of FRAME_ECCE2
-- Compiling entity FRAME_ECCE3
-- Compiling architecture FRAME_ECCE3_V of FRAME_ECCE3
-- Compiling entity GLBL_VHD
-- Compiling architecture GLBL_VHD_V of GLBL_VHD
-- Compiling entity GND
-- Compiling architecture GND_V of GND
-- Compiling entity HARD_SYNC
-- Compiling architecture HARD_SYNC_V of HARD_SYNC
-- Loading package std_logic_textio
-- Compiling entity HPIO_VREF
-- Compiling architecture HPIO_VREF_V of HPIO_VREF
-- Compiling entity IBUF
-- Compiling architecture IBUF_V of IBUF
-- Compiling entity IBUFCTRL
-- Compiling architecture IBUFCTRL_V of IBUFCTRL
-- Compiling entity IBUFDS
-- Compiling architecture IBUFDS_V of IBUFDS
-- Compiling entity IBUFDSE3
-- Compiling architecture IBUFDSE3_V of IBUFDSE3
-- Compiling entity IBUFDS_DIFF_OUT
-- Compiling architecture IBUFDS_DIFF_OUT_V of IBUFDS_DIFF_OUT
-- Compiling entity IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_IBUFDISABLE_V of IBUFDS_DIFF_OUT_IBUFDISABLE
-- Compiling entity IBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IBUFDS_DIFF_OUT_INTERMDISABLE_V of IBUFDS_DIFF_OUT_INTERMDISABLE
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity IBUFDS_GTE2
-- Compiling architecture IBUFDS_GTE2_V of IBUFDS_GTE2
-- Compiling entity IBUFDS_GTE3
-- Compiling architecture IBUFDS_GTE3_V of IBUFDS_GTE3
-- Compiling entity IBUFDS_IBUFDISABLE
-- Compiling architecture IBUFDS_IBUFDISABLE_V of IBUFDS_IBUFDISABLE
-- Compiling entity IBUFDS_IBUFDISABLE_INT
-- Compiling architecture IBUFDS_IBUFDISABLE_INT_V of IBUFDS_IBUFDISABLE_INT
-- Compiling entity IBUFDS_INTERMDISABLE
-- Compiling architecture IBUFDS_INTERMDISABLE_V of IBUFDS_INTERMDISABLE
-- Compiling entity IBUFDS_INTERMDISABLE_INT
-- Compiling architecture IBUFDS_INTERMDISABLE_INT_V of IBUFDS_INTERMDISABLE_INT
-- Compiling entity IBUFE3
-- Compiling architecture IBUFE3_V of IBUFE3
-- Compiling entity IBUF_ANALOG
-- Compiling architecture IBUF_ANALOG_V of IBUF_ANALOG
-- Compiling entity IOBUF_ANALOG
-- Compiling architecture IOBUF_ANALOG_V of IOBUF_ANALOG
-- Compiling entity IBUF_IBUFDISABLE
-- Compiling architecture IBUF_IBUFDISABLE_V of IBUF_IBUFDISABLE
-- Compiling entity IBUF_INTERMDISABLE
-- Compiling architecture IBUF_INTERMDISABLE_V of IBUF_INTERMDISABLE
-- Compiling entity ICAPE2
-- Compiling architecture ICAPE2_V of ICAPE2
-- Compiling entity ICAPE3
-- Compiling architecture ICAPE3_V of ICAPE3
-- Compiling entity IDDR
-- Compiling architecture IDDR_V of IDDR
-- Compiling entity IDDRE1
-- Compiling architecture IDDRE1_V of IDDRE1
-- Compiling entity IDDR_2CLK
-- Compiling architecture IDDR_2CLK_V of IDDR_2CLK
-- Compiling entity IDELAYCTRL
-- Compiling architecture IDELAYCTRL_V of IDELAYCTRL
-- Compiling entity IDELAYE2
-- Compiling architecture IDELAYE2_V of IDELAYE2
-- Compiling entity IDELAYE2_FINEDELAY
-- Compiling architecture IDELAYE2_FINEDELAY_V of IDELAYE2_FINEDELAY
-- Compiling entity IDELAYE3
-- Compiling architecture IDELAYE3_V of IDELAYE3
-- Compiling entity INBUF
-- Compiling architecture INBUF_V of INBUF
-- Compiling entity INV
-- Compiling architecture INV_V of INV
-- Compiling entity IOBUF
-- Compiling architecture IOBUF_V of IOBUF
-- Compiling entity IOBUFDS
-- Compiling architecture IOBUFDS_V of IOBUFDS
-- Compiling entity IOBUFDSE3
-- Compiling architecture IOBUFDSE3_V of IOBUFDSE3
-- Compiling entity IOBUFDS_DCIEN
-- Compiling architecture IOBUFDS_DCIEN_V of IOBUFDS_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT
-- Compiling architecture IOBUFDS_DIFF_OUT_V of IOBUFDS_DIFF_OUT
-- Compiling entity IOBUFDS_DIFF_OUT_DCIEN
-- Compiling architecture IOBUFDS_DIFF_OUT_DCIEN_V of IOBUFDS_DIFF_OUT_DCIEN
-- Compiling entity IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling architecture IOBUFDS_DIFF_OUT_INTERMDISABLE_V of IOBUFDS_DIFF_OUT_INTERMDISABLE
-- Compiling entity IOBUFDS_INTERMDISABLE
-- Compiling architecture IOBUFDS_INTERMDISABLE_V of IOBUFDS_INTERMDISABLE
-- Compiling entity IOBUFE3
-- Compiling architecture IOBUFE3_V of IOBUFE3
-- Compiling entity IOBUF_DCIEN
-- Compiling architecture IOBUF_DCIEN_V of IOBUF_DCIEN
-- Compiling entity IOBUF_INTERMDISABLE
-- Compiling architecture IOBUF_INTERMDISABLE_V of IOBUF_INTERMDISABLE
-- Compiling entity bscntrl
-- Compiling architecture bscntrl_V of bscntrl
-- Compiling entity ice_module
-- Compiling architecture ice_V of ice_module
-- Compiling entity ISERDES
-- Compiling architecture ISERDES_V of ISERDES
-- Compiling entity bscntrl_iserdese1_vhd
-- Compiling architecture bscntrl_iserdese1_vhd_V of bscntrl_iserdese1_vhd
-- Compiling entity ice_iserdese1_vhd
-- Compiling architecture ice_iserdese1_vhd_V of ice_iserdese1_vhd
-- Compiling entity ISERDESE1
-- Compiling architecture ISERDESE1_V of ISERDESE1
-- Compiling entity bscntrl_nodelay
-- Compiling architecture bscntrl_nodelay_V of bscntrl_nodelay
-- Compiling entity ice_module_nodelay
-- Compiling architecture ice_module_nodelay_V of ice_module_nodelay
-- Compiling entity ISERDES_NODELAY
-- Compiling architecture ISERDES_NODELAY_V of ISERDES_NODELAY
-- Compiling entity JTAG_SIME2_SUBMOD
-- Compiling architecture JTAG_SIME2_SUBMOD_V of JTAG_SIME2_SUBMOD
-- Compiling entity JTAG_SIME2
-- Compiling architecture JTAG_SIME2_V of JTAG_SIME2
-- Compiling entity KEEPER
-- Compiling architecture KEEPER_V of KEEPER
-- Compiling entity LDCE
-- Compiling architecture LDCE_V of LDCE
-- Compiling entity LDPE
-- Compiling architecture LDPE_V of LDPE
-- Compiling entity LUT1
-- Compiling architecture LUT1_V of LUT1
-- Compiling entity LUT2
-- Compiling architecture LUT2_V of LUT2
-- Compiling entity LUT3
-- Compiling architecture LUT3_V of LUT3
-- Compiling entity LUT4
-- Compiling architecture LUT4_V of LUT4
-- Compiling entity LUT5
-- Compiling architecture LUT5_V of LUT5
-- Compiling entity LUT6
-- Compiling architecture LUT6_V of LUT6
-- Compiling entity LUT6_2
-- Compiling architecture LUT6_2_V of LUT6_2
-- Compiling entity MASTER_JTAG
-- Compiling architecture MASTER_JTAG_V of MASTER_JTAG
-- Compiling entity MMCME2_ADV
-- Compiling architecture MMCME2_ADV_V of MMCME2_ADV
-- Compiling entity MMCME2_BASE
-- Compiling architecture MMCME2_BASE_V of MMCME2_BASE
-- Compiling entity MMCME3_ADV
-- Compiling architecture MMCME3_ADV_V of MMCME3_ADV
-- Compiling entity MMCME3_BASE
-- Compiling architecture MMCME3_BASE_V of MMCME3_BASE
-- Compiling entity MUXCY
-- Compiling architecture MUXCY_V of MUXCY
-- Compiling entity MUXF7
-- Compiling architecture MUXF7_V of MUXF7
-- Compiling entity MUXF8
-- Compiling architecture MUXF8_V of MUXF8
-- Compiling entity MUXF9
-- Compiling architecture MUXF9_V of MUXF9
-- Compiling entity OBUF
-- Compiling architecture OBUF_V of OBUF
-- Compiling entity OBUFDS
-- Compiling architecture OBUFDS_V of OBUFDS
-- Compiling entity OBUFDS_GTE3
-- Compiling architecture OBUFDS_GTE3_V of OBUFDS_GTE3
-- Compiling entity OBUFDS_GTE3_ADV
-- Compiling architecture OBUFDS_GTE3_ADV_V of OBUFDS_GTE3_ADV
-- Compiling entity OBUFT
-- Compiling architecture OBUFT_V of OBUFT
-- Compiling entity OBUFTDS
-- Compiling architecture OBUFTDS_V of OBUFTDS
-- Compiling entity OBUFTDS_DCIEN
-- Compiling architecture OBUFTDS_DCIEN_V of OBUFTDS_DCIEN
-- Compiling entity OBUFT_DCIEN
-- Compiling architecture OBUFT_DCIEN_V of OBUFT_DCIEN
-- Compiling entity ODDR
-- Compiling architecture ODDR_V of ODDR
-- Compiling entity ODDRE1
-- Compiling architecture ODDRE1_V of ODDRE1
-- Compiling entity ODELAYE2
-- Compiling architecture ODELAYE2_V of ODELAYE2
-- Compiling entity ODELAYE2_FINEDELAY
-- Compiling architecture ODELAYE2_FINEDELAY_V of ODELAYE2_FINEDELAY
-- Compiling entity ODELAYE3
-- Compiling architecture ODELAYE3_V of ODELAYE3
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\vhdl\src\unisims\primitive\ODELAYE3.vhd(536): (vcom-1013) Initial value of "idelay_count_var" depends on value of signal "PER_BIT_FINE_DELAY".
-- Compiling entity OR2L
-- Compiling architecture OR2L_V of OR2L
-- Compiling entity PLG
-- Compiling architecture PLG_V of PLG
-- Compiling entity IOOUT
-- Compiling architecture IOOUT_V of IOOUT
-- Compiling entity IOT
-- Compiling architecture IOT_V of IOT
-- Compiling entity OSERDES
-- Compiling architecture OSERDES_V of OSERDES
-- Compiling entity selfheal_oserdese1_vhd
-- Compiling architecture selfheal_oserdese1_vhd_V of selfheal_oserdese1_vhd
-- Compiling entity plg_oserdese1_vhd
-- Compiling architecture plg_oserdese1_vhd_V of plg_oserdese1_vhd
-- Compiling entity RANK12D_OSERDESE1_VHD
-- Compiling architecture RANK12D_OSERDESE1_VHD_V of RANK12D_OSERDESE1_VHD
-- Compiling entity TRIF_OSERDESE1_VHD
-- Compiling architecture TRIF_OSERDESE1_VHD_V of TRIF_OSERDESE1_VHD
-- Compiling entity TXBUFFER_OSERDESE1_VHD
-- Compiling architecture TXBUFFER_OSERDESE1_VHD_V of TXBUFFER_OSERDESE1_VHD
-- Compiling entity FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling architecture FIFO_TDPIPE_OSERDESE1_VHD_V of FIFO_TDPIPE_OSERDESE1_VHD
-- Compiling entity FIFO_RESET_OSERDESE1_VHD
-- Compiling architecture FIFO_RESET_OSERDESE1_VHD_V of FIFO_RESET_OSERDESE1_VHD
-- Compiling entity FIFO_ADDR_OSERDESE1_VHD
-- Compiling architecture FIFO_ADDR_OSERDESE1_VHD_V of FIFO_ADDR_OSERDESE1_VHD
-- Compiling entity IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling architecture IODLYCTRL_NPRE_OSERDESE1_VHD_V of IODLYCTRL_NPRE_OSERDESE1_VHD
-- Compiling entity DOUT_OSERDESE1_VHD
-- Compiling architecture DOUT_OSERDESE1_VHD_V of DOUT_OSERDESE1_VHD
-- Compiling entity TOUT_OSERDESE1_VHD
-- Compiling architecture TOUT_OSERDESE1_VHD_V of TOUT_OSERDESE1_VHD
-- Compiling entity OSERDESE1
-- Compiling architecture OSERDESE1_V of OSERDESE1
-- Compiling entity PHASER_REF
-- Compiling architecture PHASER_REF_V of PHASER_REF
-- Compiling entity PLLE2_ADV
-- Compiling architecture PLLE2_ADV_V of PLLE2_ADV
-- Compiling entity PLLE2_BASE
-- Compiling architecture PLLE2_BASE_V of PLLE2_BASE
-- Compiling entity PLLE3_ADV
-- Compiling architecture PLLE3_ADV_V of PLLE3_ADV
-- Compiling entity PLLE3_BASE
-- Compiling architecture PLLE3_BASE_V of PLLE3_BASE
-- Compiling entity PS7
-- Compiling architecture PS7_V of PS7
-- Compiling entity PULLDOWN
-- Compiling architecture PULLDOWN_V of PULLDOWN
-- Compiling entity PULLUP
-- Compiling architecture PULLUP_V of PULLUP
-- Compiling entity RAM128X1D
-- Compiling architecture RAM128X1D_V of RAM128X1D
-- Compiling entity RAM128X1S
-- Compiling architecture RAM128X1S_V of RAM128X1S
-- Compiling entity RAM256X1D
-- Compiling architecture RAM256X1D_V of RAM256X1D
-- Compiling entity RAM256X1S
-- Compiling architecture RAM256X1S_V of RAM256X1S
-- Compiling entity RAM32M
-- Compiling architecture RAM32M_V of RAM32M
-- Compiling entity RAM32M16
-- Compiling architecture RAM32M16_V of RAM32M16
-- Compiling entity RAM32X1D
-- Compiling architecture RAM32X1D_V of RAM32X1D
-- Compiling entity RAM32X1S
-- Compiling architecture RAM32X1S_V of RAM32X1S
-- Compiling entity RAM512X1S
-- Compiling architecture RAM512X1S_V of RAM512X1S
-- Compiling entity RAM64M
-- Compiling architecture RAM64M_V of RAM64M
-- Compiling entity RAM64M8
-- Compiling architecture RAM64M8_V of RAM64M8
-- Compiling entity RAM64X1D
-- Compiling architecture RAM64X1D_V of RAM64X1D
-- Compiling entity RAM64X1S
-- Compiling architecture RAM64X1S_V of RAM64X1S
-- Compiling entity RAM64X8SW
-- Compiling architecture RAM64X8SW_V of RAM64X8SW
-- Compiling entity RB18_INTERNAL_VHDL
-- Compiling architecture RB18_INTERNAL_VHDL_V of RB18_INTERNAL_VHDL
-- Compiling entity RAMB18E1
-- Compiling architecture RAMB18E1_V of RAMB18E1
-- Compiling entity RAMB18E2
-- Compiling architecture RAMB18E2_V of RAMB18E2
-- Compiling entity RB36_INTERNAL_VHDL
-- Compiling architecture RB36_INTERNAL_VHDL_V of RB36_INTERNAL_VHDL
-- Compiling entity RAMB36E1
-- Compiling architecture RAMB36E1_V of RAMB36E1
-- Compiling entity RAMB36E2
-- Compiling architecture RAMB36E2_V of RAMB36E2
-- Compiling entity RAMD32
-- Compiling architecture RAMD32_V of RAMD32
-- Compiling entity RAMD64E
-- Compiling architecture RAMD64E_V of RAMD64E
-- Compiling entity RAMS32
-- Compiling architecture RAMS32_V of RAMS32
-- Compiling entity RAMS64E
-- Compiling architecture RAMS64E_V of RAMS64E
-- Compiling entity RAMS64E1
-- Compiling architecture RAMS64E1_V of RAMS64E1
-- Compiling entity RIU_OR
-- Compiling architecture RIU_OR_V of RIU_OR
-- Compiling entity SIM_CONFIGE2
-- Compiling architecture SIM_CONFIGE2_V of SIM_CONFIGE2
-- Compiling entity SIM_CONFIGE3
-- Compiling architecture SIM_CONFIGE3_V of SIM_CONFIGE3
-- Compiling entity SRL16E
-- Compiling architecture SRL16E_V of SRL16E
-- Compiling entity SRLC16E
-- Compiling architecture SRLC16E_V of SRLC16E
-- Compiling entity SRLC32E
-- Compiling architecture SRLC32E_V of SRLC32E
-- Compiling entity STARTUPE2
-- Compiling architecture STARTUPE2_V of STARTUPE2
-- Compiling entity STARTUPE3
-- Compiling architecture STARTUPE3_V of STARTUPE3
-- Compiling entity SYSMONE1
-- Compiling architecture SYSMONE1_V of SYSMONE1
-- Compiling entity USR_ACCESSE2
-- Compiling architecture USR_ACCESSE2_V of USR_ACCESSE2
-- Compiling entity VCC
-- Compiling architecture VCC_V of VCC
-- Compiling entity XADC
-- Compiling architecture XADC_V of XADC
-- Compiling entity XORCY
-- Compiling architecture XORCY_V of XORCY
-- Compiling entity ZHOLD_DELAY
-- Compiling architecture ZHOLD_DELAY_V of ZHOLD_DELAY
-- Compiling entity BUFG_PS
-- Compiling architecture BUFG_PS_V of BUFG_PS
-- Compiling entity FRAME_ECCE4
-- Compiling architecture FRAME_ECCE4_V of FRAME_ECCE4
-- Compiling entity IBUFDS_DPHY
-- Compiling architecture IBUFDS_DPHY_V of IBUFDS_DPHY
-- Compiling entity IBUFDS_GTE4
-- Compiling architecture IBUFDS_GTE4_V of IBUFDS_GTE4
-- Compiling entity OBUFDS_DPHY
-- Compiling architecture OBUFDS_DPHY_V of OBUFDS_DPHY
-- Compiling entity OBUFDS_GTE4
-- Compiling architecture OBUFDS_GTE4_V of OBUFDS_GTE4
-- Compiling entity OBUFDS_GTE4_ADV
-- Compiling architecture OBUFDS_GTE4_ADV_V of OBUFDS_GTE4_ADV
-- Compiling entity SYSMONE4
-- Compiling architecture SYSMONE4_V of SYSMONE4
-- Compiling entity URAM288
-- Compiling architecture URAM288_V of URAM288
-- Compiling entity URAM288_BASE
-- Compiling architecture URAM288_BASE_V of URAM288_BASE
-- Compiling entity MMCME4_ADV
-- Compiling architecture MMCME4_ADV_V of MMCME4_ADV
-- Compiling entity MMCME4_BASE
-- Compiling architecture MMCME4_BASE_V of MMCME4_BASE
-- Compiling entity PLLE4_ADV
-- Compiling architecture PLLE4_ADV_V of PLLE4_ADV
-- Compiling entity PLLE4_BASE
-- Compiling architecture PLLE4_BASE_V of PLLE4_BASE
-- Compiling entity VCU
-- Compiling architecture VCU_V of VCU
-- Compiling entity AND2
-- Compiling architecture AND2_V of AND2
-- Compiling entity AND2B1
-- Compiling architecture AND2B1_V of AND2B1
-- Compiling entity AND2B2
-- Compiling architecture AND2B2_V of AND2B2
-- Compiling entity AND3
-- Compiling architecture AND3_V of AND3
-- Compiling entity AND3B1
-- Compiling architecture AND3B1_V of AND3B1
-- Compiling entity AND3B2
-- Compiling architecture AND3B2_V of AND3B2
-- Compiling entity AND3B3
-- Compiling architecture AND3B3_V of AND3B3
-- Compiling entity AND4
-- Compiling architecture AND4_V of AND4
-- Compiling entity AND4B1
-- Compiling architecture AND4B1_V of AND4B1
-- Compiling entity AND4B2
-- Compiling architecture AND4B2_V of AND4B2
-- Compiling entity AND4B3
-- Compiling architecture AND4B3_V of AND4B3
-- Compiling entity AND4B4
-- Compiling architecture AND4B4_V of AND4B4
-- Compiling entity AND5
-- Compiling architecture AND5_V of AND5
-- Compiling entity AND5B1
-- Compiling architecture AND5B1_V of AND5B1
-- Compiling entity AND5B2
-- Compiling architecture AND5B2_V of AND5B2
-- Compiling entity AND5B3
-- Compiling architecture AND5B3_V of AND5B3
-- Compiling entity AND5B4
-- Compiling architecture AND5B4_V of AND5B4
-- Compiling entity AND5B5
-- Compiling architecture AND5B5_V of AND5B5
-- Compiling entity BSCAN_SPARTAN3
-- Compiling architecture BSCAN_SPARTAN3_V of BSCAN_SPARTAN3
-- Compiling entity BSCAN_SPARTAN3A
-- Compiling architecture BSCAN_SPARTAN3A_V of BSCAN_SPARTAN3A
-- Compiling entity BSCAN_SPARTAN6
-- Compiling architecture BSCAN_SPARTAN6_V of BSCAN_SPARTAN6
-- Compiling entity BSCAN_VIRTEX4
-- Compiling architecture BSCAN_VIRTEX4_V of BSCAN_VIRTEX4
-- Compiling entity BSCAN_VIRTEX5
-- Compiling architecture BSCAN_VIRTEX5_V of BSCAN_VIRTEX5
-- Compiling entity BSCAN_VIRTEX6
-- Compiling architecture BSCAN_VIRTEX6_V of BSCAN_VIRTEX6
-- Compiling entity BUFGCE_1
-- Compiling architecture BUFGCE_1_V of BUFGCE_1
-- Compiling entity BUFGMUX
-- Compiling architecture BUFGMUX_V of BUFGMUX
-- Compiling entity BUFGMUX_1
-- Compiling architecture BUFGMUX_1_V of BUFGMUX_1
-- Compiling entity BUFGMUX_CTRL
-- Compiling architecture BUFGMUX_CTRL_V of BUFGMUX_CTRL
-- Compiling entity BUFGMUX_VIRTEX4
-- Compiling architecture BUFGMUX_VIRTEX4_V of BUFGMUX_VIRTEX4
-- Compiling entity BUFIO2
-- Compiling architecture BUFIO2_V of BUFIO2
-- Compiling entity CAPTURE_SPARTAN3
-- Compiling architecture CAPTURE_SPARTAN3_V of CAPTURE_SPARTAN3
-- Compiling entity CAPTURE_SPARTAN3A
-- Compiling architecture CAPTURE_SPARTAN3A_V of CAPTURE_SPARTAN3A
-- Compiling entity CAPTURE_VIRTEX4
-- Compiling architecture CAPTURE_VIRTEX4_V of CAPTURE_VIRTEX4
-- Compiling entity CAPTURE_VIRTEX5
-- Compiling architecture CAPTURE_VIRTEX5_V of CAPTURE_VIRTEX5
-- Compiling entity CAPTURE_VIRTEX6
-- Compiling architecture CAPTURE_VIRTEX6_V of CAPTURE_VIRTEX6
-- Compiling entity DCM
-- Compiling architecture DCM_V of DCM
-- Compiling entity DCM_BASE
-- Compiling architecture DCM_BASE_V of DCM_BASE
-- Compiling entity DCM_PS
-- Compiling architecture DCM_PS_V of DCM_PS
-- Compiling entity DSP48
-- Compiling architecture DSP48_V of DSP48
-- Compiling entity DSP48A
-- Compiling architecture DSP48A_V of DSP48A
-- Compiling entity DSP48A1
-- Compiling architecture DSP48A1_V of DSP48A1
-- Compiling entity DSP48E
-- Compiling architecture DSP48E_V of DSP48E
-- Compiling entity FD
-- Compiling architecture FD_V of FD
-- Compiling entity FDC
-- Compiling architecture FDC_V of FDC
-- Compiling entity FDCE_1
-- Compiling architecture FDCE_1_V of FDCE_1
-- Compiling entity FDCP
-- Compiling architecture FDCP_V of FDCP
-- Compiling entity FDCPE
-- Compiling architecture FDCPE_V of FDCPE
-- Compiling entity FDCPE_1
-- Compiling architecture FDCPE_1_V of FDCPE_1
-- Compiling entity FDCP_1
-- Compiling architecture FDCP_1_V of FDCP_1
-- Compiling entity FDC_1
-- Compiling architecture FDC_1_V of FDC_1
-- Compiling entity FDE
-- Compiling architecture FDE_V of FDE
-- Compiling entity FDE_1
-- Compiling architecture FDE_1_V of FDE_1
-- Compiling entity FDP
-- Compiling architecture FDP_V of FDP
-- Compiling entity FDPE_1
-- Compiling architecture FDPE_1_V of FDPE_1
-- Compiling entity FDP_1
-- Compiling architecture FDP_1_V of FDP_1
-- Compiling entity FDR
-- Compiling architecture FDR_V of FDR
-- Compiling entity FDRE_1
-- Compiling architecture FDRE_1_V of FDRE_1
-- Compiling entity FDRS
-- Compiling architecture FDRS_V of FDRS
-- Compiling entity FDRSE
-- Compiling architecture FDRSE_V of FDRSE
-- Compiling entity FDRSE_1
-- Compiling architecture FDRSE_1_V of FDRSE_1
-- Compiling entity FDRS_1
-- Compiling architecture FDRS_1_V of FDRS_1
-- Compiling entity FDR_1
-- Compiling architecture FDR_1_V of FDR_1
-- Compiling entity FDS
-- Compiling architecture FDS_V of FDS
-- Compiling entity FDSE_1
-- Compiling architecture FDSE_1_V of FDSE_1
-- Compiling entity FDS_1
-- Compiling architecture FDS_1_V of FDS_1
-- Compiling entity FD_1
-- Compiling architecture FD_1_V of FD_1
-- Compiling entity FIFO16
-- Compiling architecture FIFO16_V of FIFO16
-- Compiling entity FIFO18
-- Compiling architecture FIFO18_V of FIFO18
-- Compiling entity FIFO18_36
-- Compiling architecture FIFO18_36_V of FIFO18_36
-- Compiling entity FIFO36
-- Compiling architecture FIFO36_V of FIFO36
-- Compiling entity FIFO36_72
-- Compiling architecture FIFO36_72_V of FIFO36_72
-- Compiling entity FRAME_ECC_VIRTEX6
-- Compiling architecture FRAME_ECC_VIRTEX6_V of FRAME_ECC_VIRTEX6
-- Compiling entity GTPA1_DUAL
-- Compiling architecture GTPA1_DUAL_V of GTPA1_DUAL
-- Compiling entity GTXE1
-- Compiling architecture GTXE1_V of GTXE1
-- Compiling entity IBUFDS_BLVDS_25
-- Compiling architecture IBUFDS_BLVDS_25_V of IBUFDS_BLVDS_25
-- Compiling entity IBUFDS_GTXE1
-- Compiling architecture IBUFDS_GTXE1_V of IBUFDS_GTXE1
-- Compiling entity IBUFDS_LDT_25
-- Compiling architecture IBUFDS_LDT_25_V of IBUFDS_LDT_25
-- Compiling entity IBUFDS_LVDSEXT_25
-- Compiling architecture IBUFDS_LVDSEXT_25_V of IBUFDS_LVDSEXT_25
-- Compiling entity IBUFDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFDS_LVDSEXT_25_DCI_V of IBUFDS_LVDSEXT_25_DCI
-- Compiling entity IBUFDS_LVDSEXT_33
-- Compiling architecture IBUFDS_LVDSEXT_33_V of IBUFDS_LVDSEXT_33
-- Compiling entity IBUFDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFDS_LVDSEXT_33_DCI_V of IBUFDS_LVDSEXT_33_DCI
-- Compiling entity IBUFDS_LVDS_25
-- Compiling architecture IBUFDS_LVDS_25_V of IBUFDS_LVDS_25
-- Compiling entity IBUFDS_LVDS_25_DCI
-- Compiling architecture IBUFDS_LVDS_25_DCI_V of IBUFDS_LVDS_25_DCI
-- Compiling entity IBUFDS_LVDS_33
-- Compiling architecture IBUFDS_LVDS_33_V of IBUFDS_LVDS_33
-- Compiling entity IBUFDS_LVDS_33_DCI
-- Compiling architecture IBUFDS_LVDS_33_DCI_V of IBUFDS_LVDS_33_DCI
-- Compiling entity IBUFDS_LVPECL_25
-- Compiling architecture IBUFDS_LVPECL_25_V of IBUFDS_LVPECL_25
-- Compiling entity IBUFDS_LVPECL_33
-- Compiling architecture IBUFDS_LVPECL_33_V of IBUFDS_LVPECL_33
-- Compiling entity IBUFDS_ULVDS_25
-- Compiling architecture IBUFDS_ULVDS_25_V of IBUFDS_ULVDS_25
-- Compiling entity IBUFG
-- Compiling architecture IBUFG_V of IBUFG
-- Compiling entity IBUFGDS
-- Compiling architecture IBUFGDS_V of IBUFGDS
-- Compiling entity IBUFGDS_BLVDS_25
-- Compiling architecture IBUFGDS_BLVDS_25_V of IBUFGDS_BLVDS_25
-- Compiling entity IBUFGDS_DIFF_OUT
-- Compiling architecture IBUFGDS_DIFF_OUT_V of IBUFGDS_DIFF_OUT
-- Compiling entity IBUFGDS_LDT_25
-- Compiling architecture IBUFGDS_LDT_25_V of IBUFGDS_LDT_25
-- Compiling entity IBUFGDS_LVDSEXT_25
-- Compiling architecture IBUFGDS_LVDSEXT_25_V of IBUFGDS_LVDSEXT_25
-- Compiling entity IBUFGDS_LVDSEXT_25_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_25_DCI_V of IBUFGDS_LVDSEXT_25_DCI
-- Compiling entity IBUFGDS_LVDSEXT_33
-- Compiling architecture IBUFGDS_LVDSEXT_33_V of IBUFGDS_LVDSEXT_33
-- Compiling entity IBUFGDS_LVDSEXT_33_DCI
-- Compiling architecture IBUFGDS_LVDSEXT_33_DCI_V of IBUFGDS_LVDSEXT_33_DCI
-- Compiling entity IBUFGDS_LVDS_25
-- Compiling architecture IBUFGDS_LVDS_25_V of IBUFGDS_LVDS_25
-- Compiling entity IBUFGDS_LVDS_25_DCI
-- Compiling architecture IBUFGDS_LVDS_25_DCI_V of IBUFGDS_LVDS_25_DCI
-- Compiling entity IBUFGDS_LVDS_33
-- Compiling architecture IBUFGDS_LVDS_33_V of IBUFGDS_LVDS_33
-- Compiling entity IBUFGDS_LVDS_33_DCI
-- Compiling architecture IBUFGDS_LVDS_33_DCI_V of IBUFGDS_LVDS_33_DCI
-- Compiling entity IBUFGDS_LVPECL_25
-- Compiling architecture IBUFGDS_LVPECL_25_V of IBUFGDS_LVPECL_25
-- Compiling entity IBUFGDS_LVPECL_33
-- Compiling architecture IBUFGDS_LVPECL_33_V of IBUFGDS_LVPECL_33
-- Compiling entity IBUFGDS_ULVDS_25
-- Compiling architecture IBUFGDS_ULVDS_25_V of IBUFGDS_ULVDS_25
-- Compiling entity IBUFG_AGP
-- Compiling architecture IBUFG_AGP_V of IBUFG_AGP
-- Compiling entity IBUFG_CTT
-- Compiling architecture IBUFG_CTT_V of IBUFG_CTT
-- Compiling entity IBUFG_GTL
-- Compiling architecture IBUFG_GTL_V of IBUFG_GTL
-- Compiling entity IBUFG_GTLP
-- Compiling architecture IBUFG_GTLP_V of IBUFG_GTLP
-- Compiling entity IBUFG_GTLP_DCI
-- Compiling architecture IBUFG_GTLP_DCI_V of IBUFG_GTLP_DCI
-- Compiling entity IBUFG_GTL_DCI
-- Compiling architecture IBUFG_GTL_DCI_V of IBUFG_GTL_DCI
-- Compiling entity IBUFG_HSTL_I
-- Compiling architecture IBUFG_HSTL_I_V of IBUFG_HSTL_I
-- Compiling entity IBUFG_HSTL_II
-- Compiling architecture IBUFG_HSTL_II_V of IBUFG_HSTL_II
-- Compiling entity IBUFG_HSTL_III
-- Compiling architecture IBUFG_HSTL_III_V of IBUFG_HSTL_III
-- Compiling entity IBUFG_HSTL_III_18
-- Compiling architecture IBUFG_HSTL_III_18_V of IBUFG_HSTL_III_18
-- Compiling entity IBUFG_HSTL_III_DCI
-- Compiling architecture IBUFG_HSTL_III_DCI_V of IBUFG_HSTL_III_DCI
-- Compiling entity IBUFG_HSTL_III_DCI_18
-- Compiling architecture IBUFG_HSTL_III_DCI_18_V of IBUFG_HSTL_III_DCI_18
-- Compiling entity IBUFG_HSTL_II_18
-- Compiling architecture IBUFG_HSTL_II_18_V of IBUFG_HSTL_II_18
-- Compiling entity IBUFG_HSTL_II_DCI
-- Compiling architecture IBUFG_HSTL_II_DCI_V of IBUFG_HSTL_II_DCI
-- Compiling entity IBUFG_HSTL_II_DCI_18
-- Compiling architecture IBUFG_HSTL_II_DCI_18_V of IBUFG_HSTL_II_DCI_18
-- Compiling entity IBUFG_HSTL_IV
-- Compiling architecture IBUFG_HSTL_IV_V of IBUFG_HSTL_IV
-- Compiling entity IBUFG_HSTL_IV_18
-- Compiling architecture IBUFG_HSTL_IV_18_V of IBUFG_HSTL_IV_18
-- Compiling entity IBUFG_HSTL_IV_DCI
-- Compiling architecture IBUFG_HSTL_IV_DCI_V of IBUFG_HSTL_IV_DCI
-- Compiling entity IBUFG_HSTL_IV_DCI_18
-- Compiling architecture IBUFG_HSTL_IV_DCI_18_V of IBUFG_HSTL_IV_DCI_18
-- Compiling entity IBUFG_HSTL_I_18
-- Compiling architecture IBUFG_HSTL_I_18_V of IBUFG_HSTL_I_18
-- Compiling entity IBUFG_HSTL_I_DCI
-- Compiling architecture IBUFG_HSTL_I_DCI_V of IBUFG_HSTL_I_DCI
-- Compiling entity IBUFG_HSTL_I_DCI_18
-- Compiling architecture IBUFG_HSTL_I_DCI_18_V of IBUFG_HSTL_I_DCI_18
-- Compiling entity IBUFG_LVCMOS12
-- Compiling architecture IBUFG_LVCMOS12_V of IBUFG_LVCMOS12
-- Compiling entity IBUFG_LVCMOS15
-- Compiling architecture IBUFG_LVCMOS15_V of IBUFG_LVCMOS15
-- Compiling entity IBUFG_LVCMOS18
-- Compiling architecture IBUFG_LVCMOS18_V of IBUFG_LVCMOS18
-- Compiling entity IBUFG_LVCMOS2
-- Compiling architecture IBUFG_LVCMOS2_V of IBUFG_LVCMOS2
-- Compiling entity IBUFG_LVCMOS25
-- Compiling architecture IBUFG_LVCMOS25_V of IBUFG_LVCMOS25
-- Compiling entity IBUFG_LVCMOS33
-- Compiling architecture IBUFG_LVCMOS33_V of IBUFG_LVCMOS33
-- Compiling entity IBUFG_LVDCI_15
-- Compiling architecture IBUFG_LVDCI_15_V of IBUFG_LVDCI_15
-- Compiling entity IBUFG_LVDCI_18
-- Compiling architecture IBUFG_LVDCI_18_V of IBUFG_LVDCI_18
-- Compiling entity IBUFG_LVDCI_25
-- Compiling architecture IBUFG_LVDCI_25_V of IBUFG_LVDCI_25
-- Compiling entity IBUFG_LVDCI_33
-- Compiling architecture IBUFG_LVDCI_33_V of IBUFG_LVDCI_33
-- Compiling entity IBUFG_LVDCI_DV2_15
-- Compiling architecture IBUFG_LVDCI_DV2_15_V of IBUFG_LVDCI_DV2_15
-- Compiling entity IBUFG_LVDCI_DV2_18
-- Compiling architecture IBUFG_LVDCI_DV2_18_V of IBUFG_LVDCI_DV2_18
-- Compiling entity IBUFG_LVDCI_DV2_25
-- Compiling architecture IBUFG_LVDCI_DV2_25_V of IBUFG_LVDCI_DV2_25
-- Compiling entity IBUFG_LVDCI_DV2_33
-- Compiling architecture IBUFG_LVDCI_DV2_33_V of IBUFG_LVDCI_DV2_33
-- Compiling entity IBUFG_LVDS
-- Compiling architecture IBUFG_LVDS_V of IBUFG_LVDS
-- Compiling entity IBUFG_LVPECL
-- Compiling architecture IBUFG_LVPECL_V of IBUFG_LVPECL
-- Compiling entity IBUFG_LVTTL
-- Compiling architecture IBUFG_LVTTL_V of IBUFG_LVTTL
-- Compiling entity IBUFG_PCI33_3
-- Compiling architecture IBUFG_PCI33_3_V of IBUFG_PCI33_3
-- Compiling entity IBUFG_PCI33_5
-- Compiling architecture IBUFG_PCI33_5_V of IBUFG_PCI33_5
-- Compiling entity IBUFG_PCI66_3
-- Compiling architecture IBUFG_PCI66_3_V of IBUFG_PCI66_3
-- Compiling entity IBUFG_PCIX
-- Compiling architecture IBUFG_PCIX_V of IBUFG_PCIX
-- Compiling entity IBUFG_PCIX66_3
-- Compiling architecture IBUFG_PCIX66_3_V of IBUFG_PCIX66_3
-- Compiling entity IBUFG_SSTL18_I
-- Compiling architecture IBUFG_SSTL18_I_V of IBUFG_SSTL18_I
-- Compiling entity IBUFG_SSTL18_II
-- Compiling architecture IBUFG_SSTL18_II_V of IBUFG_SSTL18_II
-- Compiling entity IBUFG_SSTL18_II_DCI
-- Compiling architecture IBUFG_SSTL18_II_DCI_V of IBUFG_SSTL18_II_DCI
-- Compiling entity IBUFG_SSTL18_I_DCI
-- Compiling architecture IBUFG_SSTL18_I_DCI_V of IBUFG_SSTL18_I_DCI
-- Compiling entity IBUFG_SSTL2_I
-- Compiling architecture IBUFG_SSTL2_I_V of IBUFG_SSTL2_I
-- Compiling entity IBUFG_SSTL2_II
-- Compiling architecture IBUFG_SSTL2_II_V of IBUFG_SSTL2_II
-- Compiling entity IBUFG_SSTL2_II_DCI
-- Compiling architecture IBUFG_SSTL2_II_DCI_V of IBUFG_SSTL2_II_DCI
-- Compiling entity IBUFG_SSTL2_I_DCI
-- Compiling architecture IBUFG_SSTL2_I_DCI_V of IBUFG_SSTL2_I_DCI
-- Compiling entity IBUFG_SSTL3_I
-- Compiling architecture IBUFG_SSTL3_I_V of IBUFG_SSTL3_I
-- Compiling entity IBUFG_SSTL3_II
-- Compiling architecture IBUFG_SSTL3_II_V of IBUFG_SSTL3_II
-- Compiling entity IBUFG_SSTL3_II_DCI
-- Compiling architecture IBUFG_SSTL3_II_DCI_V of IBUFG_SSTL3_II_DCI
-- Compiling entity IBUFG_SSTL3_I_DCI
-- Compiling architecture IBUFG_SSTL3_I_DCI_V of IBUFG_SSTL3_I_DCI
-- Compiling entity IBUF_AGP
-- Compiling architecture IBUF_AGP_V of IBUF_AGP
-- Compiling entity IBUF_CTT
-- Compiling architecture IBUF_CTT_V of IBUF_CTT
-- Compiling entity IBUF_GTL
-- Compiling architecture IBUF_GTL_V of IBUF_GTL
-- Compiling entity IBUF_GTLP
-- Compiling architecture IBUF_GTLP_V of IBUF_GTLP
-- Compiling entity IBUF_GTLP_DCI
-- Compiling architecture IBUF_GTLP_DCI_V of IBUF_GTLP_DCI
-- Compiling entity IBUF_GTL_DCI
-- Compiling architecture IBUF_GTL_DCI_V of IBUF_GTL_DCI
-- Compiling entity IBUF_HSTL_I
-- Compiling architecture IBUF_HSTL_I_V of IBUF_HSTL_I
-- Compiling entity IBUF_HSTL_II
-- Compiling architecture IBUF_HSTL_II_V of IBUF_HSTL_II
-- Compiling entity IBUF_HSTL_III
-- Compiling architecture IBUF_HSTL_III_V of IBUF_HSTL_III
-- Compiling entity IBUF_HSTL_III_18
-- Compiling architecture IBUF_HSTL_III_18_V of IBUF_HSTL_III_18
-- Compiling entity IBUF_HSTL_III_DCI
-- Compiling architecture IBUF_HSTL_III_DCI_V of IBUF_HSTL_III_DCI
-- Compiling entity IBUF_HSTL_III_DCI_18
-- Compiling architecture IBUF_HSTL_III_DCI_18_V of IBUF_HSTL_III_DCI_18
-- Compiling entity IBUF_HSTL_II_18
-- Compiling architecture IBUF_HSTL_II_18_V of IBUF_HSTL_II_18
-- Compiling entity IBUF_HSTL_II_DCI
-- Compiling architecture IBUF_HSTL_II_DCI_V of IBUF_HSTL_II_DCI
-- Compiling entity IBUF_HSTL_II_DCI_18
-- Compiling architecture IBUF_HSTL_II_DCI_18_V of IBUF_HSTL_II_DCI_18
-- Compiling entity IBUF_HSTL_IV
-- Compiling architecture IBUF_HSTL_IV_V of IBUF_HSTL_IV
-- Compiling entity IBUF_HSTL_IV_18
-- Compiling architecture IBUF_HSTL_IV_18_V of IBUF_HSTL_IV_18
-- Compiling entity IBUF_HSTL_IV_DCI
-- Compiling architecture IBUF_HSTL_IV_DCI_V of IBUF_HSTL_IV_DCI
-- Compiling entity IBUF_HSTL_IV_DCI_18
-- Compiling architecture IBUF_HSTL_IV_DCI_18_V of IBUF_HSTL_IV_DCI_18
-- Compiling entity IBUF_HSTL_I_18
-- Compiling architecture IBUF_HSTL_I_18_V of IBUF_HSTL_I_18
-- Compiling entity IBUF_HSTL_I_DCI
-- Compiling architecture IBUF_HSTL_I_DCI_V of IBUF_HSTL_I_DCI
-- Compiling entity IBUF_HSTL_I_DCI_18
-- Compiling architecture IBUF_HSTL_I_DCI_18_V of IBUF_HSTL_I_DCI_18
-- Compiling entity IBUF_LVCMOS12
-- Compiling architecture IBUF_LVCMOS12_V of IBUF_LVCMOS12
-- Compiling entity IBUF_LVCMOS15
-- Compiling architecture IBUF_LVCMOS15_V of IBUF_LVCMOS15
-- Compiling entity IBUF_LVCMOS18
-- Compiling architecture IBUF_LVCMOS18_V of IBUF_LVCMOS18
-- Compiling entity IBUF_LVCMOS2
-- Compiling architecture IBUF_LVCMOS2_V of IBUF_LVCMOS2
-- Compiling entity IBUF_LVCMOS25
-- Compiling architecture IBUF_LVCMOS25_V of IBUF_LVCMOS25
-- Compiling entity IBUF_LVCMOS33
-- Compiling architecture IBUF_LVCMOS33_V of IBUF_LVCMOS33
-- Compiling entity IBUF_LVDCI_15
-- Compiling architecture IBUF_LVDCI_15_V of IBUF_LVDCI_15
-- Compiling entity IBUF_LVDCI_18
-- Compiling architecture IBUF_LVDCI_18_V of IBUF_LVDCI_18
-- Compiling entity IBUF_LVDCI_25
-- Compiling architecture IBUF_LVDCI_25_V of IBUF_LVDCI_25
-- Compiling entity IBUF_LVDCI_33
-- Compiling architecture IBUF_LVDCI_33_V of IBUF_LVDCI_33
-- Compiling entity IBUF_LVDCI_DV2_15
-- Compiling architecture IBUF_LVDCI_DV2_15_V of IBUF_LVDCI_DV2_15
-- Compiling entity IBUF_LVDCI_DV2_18
-- Compiling architecture IBUF_LVDCI_DV2_18_V of IBUF_LVDCI_DV2_18
-- Compiling entity IBUF_LVDCI_DV2_25
-- Compiling architecture IBUF_LVDCI_DV2_25_V of IBUF_LVDCI_DV2_25
-- Compiling entity IBUF_LVDCI_DV2_33
-- Compiling architecture IBUF_LVDCI_DV2_33_V of IBUF_LVDCI_DV2_33
-- Compiling entity IBUF_LVDS
-- Compiling architecture IBUF_LVDS_V of IBUF_LVDS
-- Compiling entity IBUF_LVPECL
-- Compiling architecture IBUF_LVPECL_V of IBUF_LVPECL
-- Compiling entity IBUF_LVTTL
-- Compiling architecture IBUF_LVTTL_V of IBUF_LVTTL
-- Compiling entity IBUF_PCI33_3
-- Compiling architecture IBUF_PCI33_3_V of IBUF_PCI33_3
-- Compiling entity IBUF_PCI33_5
-- Compiling architecture IBUF_PCI33_5_V of IBUF_PCI33_5
-- Compiling entity IBUF_PCI66_3
-- Compiling architecture IBUF_PCI66_3_V of IBUF_PCI66_3
-- Compiling entity IBUF_PCIX
-- Compiling architecture IBUF_PCIX_V of IBUF_PCIX
-- Compiling entity IBUF_PCIX66_3
-- Compiling architecture IBUF_PCIX66_3_V of IBUF_PCIX66_3
-- Compiling entity IBUF_SSTL18_I
-- Compiling architecture IBUF_SSTL18_I_V of IBUF_SSTL18_I
-- Compiling entity IBUF_SSTL18_II
-- Compiling architecture IBUF_SSTL18_II_V of IBUF_SSTL18_II
-- Compiling entity IBUF_SSTL18_II_DCI
-- Compiling architecture IBUF_SSTL18_II_DCI_V of IBUF_SSTL18_II_DCI
-- Compiling entity IBUF_SSTL18_I_DCI
-- Compiling architecture IBUF_SSTL18_I_DCI_V of IBUF_SSTL18_I_DCI
-- Compiling entity IBUF_SSTL2_I
-- Compiling architecture IBUF_SSTL2_I_V of IBUF_SSTL2_I
-- Compiling entity IBUF_SSTL2_II
-- Compiling architecture IBUF_SSTL2_II_V of IBUF_SSTL2_II
-- Compiling entity IBUF_SSTL2_II_DCI
-- Compiling architecture IBUF_SSTL2_II_DCI_V of IBUF_SSTL2_II_DCI
-- Compiling entity IBUF_SSTL2_I_DCI
-- Compiling architecture IBUF_SSTL2_I_DCI_V of IBUF_SSTL2_I_DCI
-- Compiling entity IBUF_SSTL3_I
-- Compiling architecture IBUF_SSTL3_I_V of IBUF_SSTL3_I
-- Compiling entity IBUF_SSTL3_II
-- Compiling architecture IBUF_SSTL3_II_V of IBUF_SSTL3_II
-- Compiling entity IBUF_SSTL3_II_DCI
-- Compiling architecture IBUF_SSTL3_II_DCI_V of IBUF_SSTL3_II_DCI
-- Compiling entity IBUF_SSTL3_I_DCI
-- Compiling architecture IBUF_SSTL3_I_DCI_V of IBUF_SSTL3_I_DCI
-- Compiling entity ICAP_SPARTAN3A
-- Compiling architecture ICAP_SPARTAN3A_V of ICAP_SPARTAN3A
-- Compiling entity ICAP_SPARTAN6
-- Compiling architecture ICAP_SPARTAN6_V of ICAP_SPARTAN6
-- Compiling entity ICAP_VIRTEX4
-- Compiling architecture ICAP_VIRTEX4_V of ICAP_VIRTEX4
-- Compiling entity ICAP_VIRTEX5
-- Compiling architecture ICAP_VIRTEX5_V of ICAP_VIRTEX5
-- Compiling entity ICAP_VIRTEX6
-- Compiling architecture ICAP_VIRTEX6_V of ICAP_VIRTEX6
-- Compiling entity IDDR2
-- Compiling architecture IDDR2_V of IDDR2
-- Compiling entity IDELAY
-- Compiling architecture IDELAY_V of IDELAY
-- Compiling entity IOBUFDS_BLVDS_25
-- Compiling architecture IOBUFDS_BLVDS_25_V of IOBUFDS_BLVDS_25
-- Compiling entity IOBUF_AGP
-- Compiling architecture IOBUF_AGP_V of IOBUF_AGP
-- Compiling entity IOBUF_CTT
-- Compiling architecture IOBUF_CTT_V of IOBUF_CTT
-- Compiling entity IOBUF_F_12
-- Compiling architecture IOBUF_F_12_V of IOBUF_F_12
-- Compiling entity IOBUF_F_16
-- Compiling architecture IOBUF_F_16_V of IOBUF_F_16
-- Compiling entity IOBUF_F_2
-- Compiling architecture IOBUF_F_2_V of IOBUF_F_2
-- Compiling entity IOBUF_F_24
-- Compiling architecture IOBUF_F_24_V of IOBUF_F_24
-- Compiling entity IOBUF_F_4
-- Compiling architecture IOBUF_F_4_V of IOBUF_F_4
-- Compiling entity IOBUF_F_6
-- Compiling architecture IOBUF_F_6_V of IOBUF_F_6
-- Compiling entity IOBUF_F_8
-- Compiling architecture IOBUF_F_8_V of IOBUF_F_8
-- Compiling entity IOBUF_GTL
-- Compiling architecture IOBUF_GTL_V of IOBUF_GTL
-- Compiling entity IOBUF_GTLP
-- Compiling architecture IOBUF_GTLP_V of IOBUF_GTLP
-- Compiling entity IOBUF_GTLP_DCI
-- Compiling architecture IOBUF_GTLP_DCI_V of IOBUF_GTLP_DCI
-- Compiling entity IOBUF_GTL_DCI
-- Compiling architecture IOBUF_GTL_DCI_V of IOBUF_GTL_DCI
-- Compiling entity IOBUF_HSTL_I
-- Compiling architecture IOBUF_HSTL_I_V of IOBUF_HSTL_I
-- Compiling entity IOBUF_HSTL_II
-- Compiling architecture IOBUF_HSTL_II_V of IOBUF_HSTL_II
-- Compiling entity IOBUF_HSTL_III
-- Compiling architecture IOBUF_HSTL_III_V of IOBUF_HSTL_III
-- Compiling entity IOBUF_HSTL_III_18
-- Compiling architecture IOBUF_HSTL_III_18_V of IOBUF_HSTL_III_18
-- Compiling entity IOBUF_HSTL_II_18
-- Compiling architecture IOBUF_HSTL_II_18_V of IOBUF_HSTL_II_18
-- Compiling entity IOBUF_HSTL_II_DCI
-- Compiling architecture IOBUF_HSTL_II_DCI_V of IOBUF_HSTL_II_DCI
-- Compiling entity IOBUF_HSTL_II_DCI_18
-- Compiling architecture IOBUF_HSTL_II_DCI_18_V of IOBUF_HSTL_II_DCI_18
-- Compiling entity IOBUF_HSTL_IV
-- Compiling architecture IOBUF_HSTL_IV_V of IOBUF_HSTL_IV
-- Compiling entity IOBUF_HSTL_IV_18
-- Compiling architecture IOBUF_HSTL_IV_18_V of IOBUF_HSTL_IV_18
-- Compiling entity IOBUF_HSTL_IV_DCI
-- Compiling architecture IOBUF_HSTL_IV_DCI_V of IOBUF_HSTL_IV_DCI
-- Compiling entity IOBUF_HSTL_IV_DCI_18
-- Compiling architecture IOBUF_HSTL_IV_DCI_18_V of IOBUF_HSTL_IV_DCI_18
-- Compiling entity IOBUF_HSTL_I_18
-- Compiling architecture IOBUF_HSTL_I_18_V of IOBUF_HSTL_I_18
-- Compiling entity IOBUF_LVCMOS12
-- Compiling architecture IOBUF_LVCMOS12_V of IOBUF_LVCMOS12
-- Compiling entity IOBUF_LVCMOS12_F_2
-- Compiling architecture IOBUF_LVCMOS12_F_2_V of IOBUF_LVCMOS12_F_2
-- Compiling entity IOBUF_LVCMOS12_F_4
-- Compiling architecture IOBUF_LVCMOS12_F_4_V of IOBUF_LVCMOS12_F_4
-- Compiling entity IOBUF_LVCMOS12_F_6
-- Compiling architecture IOBUF_LVCMOS12_F_6_V of IOBUF_LVCMOS12_F_6
-- Compiling entity IOBUF_LVCMOS12_F_8
-- Compiling architecture IOBUF_LVCMOS12_F_8_V of IOBUF_LVCMOS12_F_8
-- Compiling entity IOBUF_LVCMOS12_S_2
-- Compiling architecture IOBUF_LVCMOS12_S_2_V of IOBUF_LVCMOS12_S_2
-- Compiling entity IOBUF_LVCMOS12_S_4
-- Compiling architecture IOBUF_LVCMOS12_S_4_V of IOBUF_LVCMOS12_S_4
-- Compiling entity IOBUF_LVCMOS12_S_6
-- Compiling architecture IOBUF_LVCMOS12_S_6_V of IOBUF_LVCMOS12_S_6
-- Compiling entity IOBUF_LVCMOS12_S_8
-- Compiling architecture IOBUF_LVCMOS12_S_8_V of IOBUF_LVCMOS12_S_8
-- Compiling entity IOBUF_LVCMOS15
-- Compiling architecture IOBUF_LVCMOS15_V of IOBUF_LVCMOS15
-- Compiling entity IOBUF_LVCMOS15_F_12
-- Compiling architecture IOBUF_LVCMOS15_F_12_V of IOBUF_LVCMOS15_F_12
-- Compiling entity IOBUF_LVCMOS15_F_16
-- Compiling architecture IOBUF_LVCMOS15_F_16_V of IOBUF_LVCMOS15_F_16
-- Compiling entity IOBUF_LVCMOS15_F_2
-- Compiling architecture IOBUF_LVCMOS15_F_2_V of IOBUF_LVCMOS15_F_2
-- Compiling entity IOBUF_LVCMOS15_F_4
-- Compiling architecture IOBUF_LVCMOS15_F_4_V of IOBUF_LVCMOS15_F_4
-- Compiling entity IOBUF_LVCMOS15_F_6
-- Compiling architecture IOBUF_LVCMOS15_F_6_V of IOBUF_LVCMOS15_F_6
-- Compiling entity IOBUF_LVCMOS15_F_8
-- Compiling architecture IOBUF_LVCMOS15_F_8_V of IOBUF_LVCMOS15_F_8
-- Compiling entity IOBUF_LVCMOS15_S_12
-- Compiling architecture IOBUF_LVCMOS15_S_12_V of IOBUF_LVCMOS15_S_12
-- Compiling entity IOBUF_LVCMOS15_S_16
-- Compiling architecture IOBUF_LVCMOS15_S_16_V of IOBUF_LVCMOS15_S_16
-- Compiling entity IOBUF_LVCMOS15_S_2
-- Compiling architecture IOBUF_LVCMOS15_S_2_V of IOBUF_LVCMOS15_S_2
-- Compiling entity IOBUF_LVCMOS15_S_4
-- Compiling architecture IOBUF_LVCMOS15_S_4_V of IOBUF_LVCMOS15_S_4
-- Compiling entity IOBUF_LVCMOS15_S_6
-- Compiling architecture IOBUF_LVCMOS15_S_6_V of IOBUF_LVCMOS15_S_6
-- Compiling entity IOBUF_LVCMOS15_S_8
-- Compiling architecture IOBUF_LVCMOS15_S_8_V of IOBUF_LVCMOS15_S_8
-- Compiling entity IOBUF_LVCMOS18
-- Compiling architecture IOBUF_LVCMOS18_V of IOBUF_LVCMOS18
-- Compiling entity IOBUF_LVCMOS18_F_12
-- Compiling architecture IOBUF_LVCMOS18_F_12_V of IOBUF_LVCMOS18_F_12
-- Compiling entity IOBUF_LVCMOS18_F_16
-- Compiling architecture IOBUF_LVCMOS18_F_16_V of IOBUF_LVCMOS18_F_16
-- Compiling entity IOBUF_LVCMOS18_F_2
-- Compiling architecture IOBUF_LVCMOS18_F_2_V of IOBUF_LVCMOS18_F_2
-- Compiling entity IOBUF_LVCMOS18_F_4
-- Compiling architecture IOBUF_LVCMOS18_F_4_V of IOBUF_LVCMOS18_F_4
-- Compiling entity IOBUF_LVCMOS18_F_6
-- Compiling architecture IOBUF_LVCMOS18_F_6_V of IOBUF_LVCMOS18_F_6
-- Compiling entity IOBUF_LVCMOS18_F_8
-- Compiling architecture IOBUF_LVCMOS18_F_8_V of IOBUF_LVCMOS18_F_8
-- Compiling entity IOBUF_LVCMOS18_S_12
-- Compiling architecture IOBUF_LVCMOS18_S_12_V of IOBUF_LVCMOS18_S_12
-- Compiling entity IOBUF_LVCMOS18_S_16
-- Compiling architecture IOBUF_LVCMOS18_S_16_V of IOBUF_LVCMOS18_S_16
-- Compiling entity IOBUF_LVCMOS18_S_2
-- Compiling architecture IOBUF_LVCMOS18_S_2_V of IOBUF_LVCMOS18_S_2
-- Compiling entity IOBUF_LVCMOS18_S_4
-- Compiling architecture IOBUF_LVCMOS18_S_4_V of IOBUF_LVCMOS18_S_4
-- Compiling entity IOBUF_LVCMOS18_S_6
-- Compiling architecture IOBUF_LVCMOS18_S_6_V of IOBUF_LVCMOS18_S_6
-- Compiling entity IOBUF_LVCMOS18_S_8
-- Compiling architecture IOBUF_LVCMOS18_S_8_V of IOBUF_LVCMOS18_S_8
-- Compiling entity IOBUF_LVCMOS2
-- Compiling architecture IOBUF_LVCMOS2_V of IOBUF_LVCMOS2
-- Compiling entity IOBUF_LVCMOS25
-- Compiling architecture IOBUF_LVCMOS25_V of IOBUF_LVCMOS25
-- Compiling entity IOBUF_LVCMOS25_F_12
-- Compiling architecture IOBUF_LVCMOS25_F_12_V of IOBUF_LVCMOS25_F_12
-- Compiling entity IOBUF_LVCMOS25_F_16
-- Compiling architecture IOBUF_LVCMOS25_F_16_V of IOBUF_LVCMOS25_F_16
-- Compiling entity IOBUF_LVCMOS25_F_2
-- Compiling architecture IOBUF_LVCMOS25_F_2_V of IOBUF_LVCMOS25_F_2
-- Compiling entity IOBUF_LVCMOS25_F_24
-- Compiling architecture IOBUF_LVCMOS25_F_24_V of IOBUF_LVCMOS25_F_24
-- Compiling entity IOBUF_LVCMOS25_F_4
-- Compiling architecture IOBUF_LVCMOS25_F_4_V of IOBUF_LVCMOS25_F_4
-- Compiling entity IOBUF_LVCMOS25_F_6
-- Compiling architecture IOBUF_LVCMOS25_F_6_V of IOBUF_LVCMOS25_F_6
-- Compiling entity IOBUF_LVCMOS25_F_8
-- Compiling architecture IOBUF_LVCMOS25_F_8_V of IOBUF_LVCMOS25_F_8
-- Compiling entity IOBUF_LVCMOS25_S_12
-- Compiling architecture IOBUF_LVCMOS25_S_12_V of IOBUF_LVCMOS25_S_12
-- Compiling entity IOBUF_LVCMOS25_S_16
-- Compiling architecture IOBUF_LVCMOS25_S_16_V of IOBUF_LVCMOS25_S_16
-- Compiling entity IOBUF_LVCMOS25_S_2
-- Compiling architecture IOBUF_LVCMOS25_S_2_V of IOBUF_LVCMOS25_S_2
-- Compiling entity IOBUF_LVCMOS25_S_24
-- Compiling architecture IOBUF_LVCMOS25_S_24_V of IOBUF_LVCMOS25_S_24
-- Compiling entity IOBUF_LVCMOS25_S_4
-- Compiling architecture IOBUF_LVCMOS25_S_4_V of IOBUF_LVCMOS25_S_4
-- Compiling entity IOBUF_LVCMOS25_S_6
-- Compiling architecture IOBUF_LVCMOS25_S_6_V of IOBUF_LVCMOS25_S_6
-- Compiling entity IOBUF_LVCMOS25_S_8
-- Compiling architecture IOBUF_LVCMOS25_S_8_V of IOBUF_LVCMOS25_S_8
-- Compiling entity IOBUF_LVCMOS33
-- Compiling architecture IOBUF_LVCMOS33_V of IOBUF_LVCMOS33
-- Compiling entity IOBUF_LVCMOS33_F_12
-- Compiling architecture IOBUF_LVCMOS33_F_12_V of IOBUF_LVCMOS33_F_12
-- Compiling entity IOBUF_LVCMOS33_F_16
-- Compiling architecture IOBUF_LVCMOS33_F_16_V of IOBUF_LVCMOS33_F_16
-- Compiling entity IOBUF_LVCMOS33_F_2
-- Compiling architecture IOBUF_LVCMOS33_F_2_V of IOBUF_LVCMOS33_F_2
-- Compiling entity IOBUF_LVCMOS33_F_24
-- Compiling architecture IOBUF_LVCMOS33_F_24_V of IOBUF_LVCMOS33_F_24
-- Compiling entity IOBUF_LVCMOS33_F_4
-- Compiling architecture IOBUF_LVCMOS33_F_4_V of IOBUF_LVCMOS33_F_4
-- Compiling entity IOBUF_LVCMOS33_F_6
-- Compiling architecture IOBUF_LVCMOS33_F_6_V of IOBUF_LVCMOS33_F_6
-- Compiling entity IOBUF_LVCMOS33_F_8
-- Compiling architecture IOBUF_LVCMOS33_F_8_V of IOBUF_LVCMOS33_F_8
-- Compiling entity IOBUF_LVCMOS33_S_12
-- Compiling architecture IOBUF_LVCMOS33_S_12_V of IOBUF_LVCMOS33_S_12
-- Compiling entity IOBUF_LVCMOS33_S_16
-- Compiling architecture IOBUF_LVCMOS33_S_16_V of IOBUF_LVCMOS33_S_16
-- Compiling entity IOBUF_LVCMOS33_S_2
-- Compiling architecture IOBUF_LVCMOS33_S_2_V of IOBUF_LVCMOS33_S_2
-- Compiling entity IOBUF_LVCMOS33_S_24
-- Compiling architecture IOBUF_LVCMOS33_S_24_V of IOBUF_LVCMOS33_S_24
-- Compiling entity IOBUF_LVCMOS33_S_4
-- Compiling architecture IOBUF_LVCMOS33_S_4_V of IOBUF_LVCMOS33_S_4
-- Compiling entity IOBUF_LVCMOS33_S_6
-- Compiling architecture IOBUF_LVCMOS33_S_6_V of IOBUF_LVCMOS33_S_6
-- Compiling entity IOBUF_LVCMOS33_S_8
-- Compiling architecture IOBUF_LVCMOS33_S_8_V of IOBUF_LVCMOS33_S_8
-- Compiling entity IOBUF_LVDCI_15
-- Compiling architecture IOBUF_LVDCI_15_V of IOBUF_LVDCI_15
-- Compiling entity IOBUF_LVDCI_18
-- Compiling architecture IOBUF_LVDCI_18_V of IOBUF_LVDCI_18
-- Compiling entity IOBUF_LVDCI_25
-- Compiling architecture IOBUF_LVDCI_25_V of IOBUF_LVDCI_25
-- Compiling entity IOBUF_LVDCI_33
-- Compiling architecture IOBUF_LVDCI_33_V of IOBUF_LVDCI_33
-- Compiling entity IOBUF_LVDCI_DV2_15
-- Compiling architecture IOBUF_LVDCI_DV2_15_V of IOBUF_LVDCI_DV2_15
-- Compiling entity IOBUF_LVDCI_DV2_18
-- Compiling architecture IOBUF_LVDCI_DV2_18_V of IOBUF_LVDCI_DV2_18
-- Compiling entity IOBUF_LVDCI_DV2_25
-- Compiling architecture IOBUF_LVDCI_DV2_25_V of IOBUF_LVDCI_DV2_25
-- Compiling entity IOBUF_LVDCI_DV2_33
-- Compiling architecture IOBUF_LVDCI_DV2_33_V of IOBUF_LVDCI_DV2_33
-- Compiling entity IOBUF_LVDS
-- Compiling architecture IOBUF_LVDS_V of IOBUF_LVDS
-- Compiling entity IOBUF_LVPECL
-- Compiling architecture IOBUF_LVPECL_V of IOBUF_LVPECL
-- Compiling entity IOBUF_LVTTL
-- Compiling architecture IOBUF_LVTTL_V of IOBUF_LVTTL
-- Compiling entity IOBUF_LVTTL_F_12
-- Compiling architecture IOBUF_LVTTL_F_12_V of IOBUF_LVTTL_F_12
-- Compiling entity IOBUF_LVTTL_F_16
-- Compiling architecture IOBUF_LVTTL_F_16_V of IOBUF_LVTTL_F_16
-- Compiling entity IOBUF_LVTTL_F_2
-- Compiling architecture IOBUF_LVTTL_F_2_V of IOBUF_LVTTL_F_2
-- Compiling entity IOBUF_LVTTL_F_24
-- Compiling architecture IOBUF_LVTTL_F_24_V of IOBUF_LVTTL_F_24
-- Compiling entity IOBUF_LVTTL_F_4
-- Compiling architecture IOBUF_LVTTL_F_4_V of IOBUF_LVTTL_F_4
-- Compiling entity IOBUF_LVTTL_F_6
-- Compiling architecture IOBUF_LVTTL_F_6_V of IOBUF_LVTTL_F_6
-- Compiling entity IOBUF_LVTTL_F_8
-- Compiling architecture IOBUF_LVTTL_F_8_V of IOBUF_LVTTL_F_8
-- Compiling entity IOBUF_LVTTL_S_12
-- Compiling architecture IOBUF_LVTTL_S_12_V of IOBUF_LVTTL_S_12
-- Compiling entity IOBUF_LVTTL_S_16
-- Compiling architecture IOBUF_LVTTL_S_16_V of IOBUF_LVTTL_S_16
-- Compiling entity IOBUF_LVTTL_S_2
-- Compiling architecture IOBUF_LVTTL_S_2_V of IOBUF_LVTTL_S_2
-- Compiling entity IOBUF_LVTTL_S_24
-- Compiling architecture IOBUF_LVTTL_S_24_V of IOBUF_LVTTL_S_24
-- Compiling entity IOBUF_LVTTL_S_4
-- Compiling architecture IOBUF_LVTTL_S_4_V of IOBUF_LVTTL_S_4
-- Compiling entity IOBUF_LVTTL_S_6
-- Compiling architecture IOBUF_LVTTL_S_6_V of IOBUF_LVTTL_S_6
-- Compiling entity IOBUF_LVTTL_S_8
-- Compiling architecture IOBUF_LVTTL_S_8_V of IOBUF_LVTTL_S_8
-- Compiling entity IOBUF_PCI33_3
-- Compiling architecture IOBUF_PCI33_3_V of IOBUF_PCI33_3
-- Compiling entity IOBUF_PCI33_5
-- Compiling architecture IOBUF_PCI33_5_V of IOBUF_PCI33_5
-- Compiling entity IOBUF_PCI66_3
-- Compiling architecture IOBUF_PCI66_3_V of IOBUF_PCI66_3
-- Compiling entity IOBUF_PCIX
-- Compiling architecture IOBUF_PCIX_V of IOBUF_PCIX
-- Compiling entity IOBUF_PCIX66_3
-- Compiling architecture IOBUF_PCIX66_3_V of IOBUF_PCIX66_3
-- Compiling entity IOBUF_SSTL18_I
-- Compiling architecture IOBUF_SSTL18_I_V of IOBUF_SSTL18_I
-- Compiling entity IOBUF_SSTL18_II
-- Compiling architecture IOBUF_SSTL18_II_V of IOBUF_SSTL18_II
-- Compiling entity IOBUF_SSTL18_II_DCI
-- Compiling architecture IOBUF_SSTL18_II_DCI_V of IOBUF_SSTL18_II_DCI
-- Compiling entity IOBUF_SSTL2_I
-- Compiling architecture IOBUF_SSTL2_I_V of IOBUF_SSTL2_I
-- Compiling entity IOBUF_SSTL2_II
-- Compiling architecture IOBUF_SSTL2_II_V of IOBUF_SSTL2_II
-- Compiling entity IOBUF_SSTL2_II_DCI
-- Compiling architecture IOBUF_SSTL2_II_DCI_V of IOBUF_SSTL2_II_DCI
-- Compiling entity IOBUF_SSTL3_I
-- Compiling architecture IOBUF_SSTL3_I_V of IOBUF_SSTL3_I
-- Compiling entity IOBUF_SSTL3_II
-- Compiling architecture IOBUF_SSTL3_II_V of IOBUF_SSTL3_II
-- Compiling entity IOBUF_SSTL3_II_DCI
-- Compiling architecture IOBUF_SSTL3_II_DCI_V of IOBUF_SSTL3_II_DCI
-- Compiling entity IOBUF_S_12
-- Compiling architecture IOBUF_S_12_V of IOBUF_S_12
-- Compiling entity IOBUF_S_16
-- Compiling architecture IOBUF_S_16_V of IOBUF_S_16
-- Compiling entity IOBUF_S_2
-- Compiling architecture IOBUF_S_2_V of IOBUF_S_2
-- Compiling entity IOBUF_S_24
-- Compiling architecture IOBUF_S_24_V of IOBUF_S_24
-- Compiling entity IOBUF_S_4
-- Compiling architecture IOBUF_S_4_V of IOBUF_S_4
-- Compiling entity IOBUF_S_6
-- Compiling architecture IOBUF_S_6_V of IOBUF_S_6
-- Compiling entity IOBUF_S_8
-- Compiling architecture IOBUF_S_8_V of IOBUF_S_8
-- Compiling entity IODELAY
-- Compiling architecture IODELAY_V of IODELAY
-- Compiling entity IODELAY2
-- Compiling architecture IODELAY2_V of IODELAY2
-- Compiling entity IODELAYE1
-- Compiling architecture IODELAYE1_V of IODELAYE1
-- Compiling entity KEY_CLEAR
-- Compiling architecture KEY_CLEAR_V of KEY_CLEAR
-- Compiling entity LD
-- Compiling architecture LD_V of LD
-- Compiling entity LDC
-- Compiling architecture LDC_V of LDC
-- Compiling entity LDCE_1
-- Compiling architecture LDCE_1_V of LDCE_1
-- Compiling entity LDCP
-- Compiling architecture LDCP_V of LDCP
-- Compiling entity LDCPE
-- Compiling architecture LDCPE_V of LDCPE
-- Compiling entity LDCPE_1
-- Compiling architecture LDCPE_1_V of LDCPE_1
-- Compiling entity LDCP_1
-- Compiling architecture LDCP_1_V of LDCP_1
-- Compiling entity LDC_1
-- Compiling architecture LDC_1_V of LDC_1
-- Compiling entity LDE
-- Compiling architecture LDE_V of LDE
-- Compiling entity LDE_1
-- Compiling architecture LDE_1_V of LDE_1
-- Compiling entity LDP
-- Compiling architecture LDP_V of LDP
-- Compiling entity LDPE_1
-- Compiling architecture LDPE_1_V of LDPE_1
-- Compiling entity LDP_1
-- Compiling architecture LDP_1_V of LDP_1
-- Compiling entity LD_1
-- Compiling architecture LD_1_V of LD_1
-- Compiling entity LUT1_D
-- Compiling architecture LUT1_D_V of LUT1_D
-- Compiling entity LUT1_L
-- Compiling architecture LUT1_L_V of LUT1_L
-- Compiling entity LUT2_D
-- Compiling architecture LUT2_D_V of LUT2_D
-- Compiling entity LUT2_L
-- Compiling architecture LUT2_L_V of LUT2_L
-- Compiling entity LUT3_D
-- Compiling architecture LUT3_D_V of LUT3_D
-- Compiling entity LUT3_L
-- Compiling architecture LUT3_L_V of LUT3_L
-- Compiling entity LUT4_D
-- Compiling architecture LUT4_D_V of LUT4_D
-- Compiling entity LUT4_L
-- Compiling architecture LUT4_L_V of LUT4_L
-- Compiling entity LUT5_D
-- Compiling architecture LUT5_D_V of LUT5_D
-- Compiling entity LUT5_L
-- Compiling architecture LUT5_L_V of LUT5_L
-- Compiling entity LUT6_D
-- Compiling architecture LUT6_D_V of LUT6_D
-- Compiling entity LUT6_L
-- Compiling architecture LUT6_L_V of LUT6_L
-- Compiling entity MMCM_ADV
-- Compiling architecture MMCM_ADV_V of MMCM_ADV
-- Compiling entity MMCM_BASE
-- Compiling architecture MMCM_BASE_V of MMCM_BASE
-- Compiling entity MULT18X18
-- Compiling architecture MULT18X18_V of MULT18X18
-- Compiling entity MULT18X18S
-- Compiling architecture MULT18X18S_V of MULT18X18S
-- Compiling entity MULT18X18SIO
-- Compiling architecture MULT18X18SIO_V of MULT18X18SIO
-- Compiling entity MULT_AND
-- Compiling architecture MULT_AND_V of MULT_AND
-- Compiling entity MUXCY_D
-- Compiling architecture MUXCY_D_V of MUXCY_D
-- Compiling entity MUXCY_L
-- Compiling architecture MUXCY_L_V of MUXCY_L
-- Compiling entity MUXF5
-- Compiling architecture MUXF5_V of MUXF5
-- Compiling entity MUXF5_D
-- Compiling architecture MUXF5_D_V of MUXF5_D
-- Compiling entity MUXF5_L
-- Compiling architecture MUXF5_L_V of MUXF5_L
-- Compiling entity MUXF6
-- Compiling architecture MUXF6_V of MUXF6
-- Compiling entity MUXF6_D
-- Compiling architecture MUXF6_D_V of MUXF6_D
-- Compiling entity MUXF6_L
-- Compiling architecture MUXF6_L_V of MUXF6_L
-- Compiling entity MUXF7_D
-- Compiling architecture MUXF7_D_V of MUXF7_D
-- Compiling entity MUXF7_L
-- Compiling architecture MUXF7_L_V of MUXF7_L
-- Compiling entity MUXF8_D
-- Compiling architecture MUXF8_D_V of MUXF8_D
-- Compiling entity MUXF8_L
-- Compiling architecture MUXF8_L_V of MUXF8_L
-- Compiling entity NAND2
-- Compiling architecture NAND2_V of NAND2
-- Compiling entity NAND2B1
-- Compiling architecture NAND2B1_V of NAND2B1
-- Compiling entity NAND2B2
-- Compiling architecture NAND2B2_V of NAND2B2
-- Compiling entity NAND3
-- Compiling architecture NAND3_V of NAND3
-- Compiling entity NAND3B1
-- Compiling architecture NAND3B1_V of NAND3B1
-- Compiling entity NAND3B2
-- Compiling architecture NAND3B2_V of NAND3B2
-- Compiling entity NAND3B3
-- Compiling architecture NAND3B3_V of NAND3B3
-- Compiling entity NAND4
-- Compiling architecture NAND4_V of NAND4
-- Compiling entity NAND4B1
-- Compiling architecture NAND4B1_V of NAND4B1
-- Compiling entity NAND4B2
-- Compiling architecture NAND4B2_V of NAND4B2
-- Compiling entity NAND4B3
-- Compiling architecture NAND4B3_V of NAND4B3
-- Compiling entity NAND4B4
-- Compiling architecture NAND4B4_V of NAND4B4
-- Compiling entity NAND5
-- Compiling architecture NAND5_V of NAND5
-- Compiling entity NAND5B1
-- Compiling architecture NAND5B1_V of NAND5B1
-- Compiling entity NAND5B2
-- Compiling architecture NAND5B2_V of NAND5B2
-- Compiling entity NAND5B3
-- Compiling architecture NAND5B3_V of NAND5B3
-- Compiling entity NAND5B4
-- Compiling architecture NAND5B4_V of NAND5B4
-- Compiling entity NAND5B5
-- Compiling architecture NAND5B5_V of NAND5B5
-- Compiling entity NOR2
-- Compiling architecture NOR2_V of NOR2
-- Compiling entity NOR2B1
-- Compiling architecture NOR2B1_V of NOR2B1
-- Compiling entity NOR2B2
-- Compiling architecture NOR2B2_V of NOR2B2
-- Compiling entity NOR3
-- Compiling architecture NOR3_V of NOR3
-- Compiling entity NOR3B1
-- Compiling architecture NOR3B1_V of NOR3B1
-- Compiling entity NOR3B2
-- Compiling architecture NOR3B2_V of NOR3B2
-- Compiling entity NOR3B3
-- Compiling architecture NOR3B3_V of NOR3B3
-- Compiling entity NOR4
-- Compiling architecture NOR4_V of NOR4
-- Compiling entity NOR4B1
-- Compiling architecture NOR4B1_V of NOR4B1
-- Compiling entity NOR4B2
-- Compiling architecture NOR4B2_V of NOR4B2
-- Compiling entity NOR4B3
-- Compiling architecture NOR4B3_V of NOR4B3
-- Compiling entity NOR4B4
-- Compiling architecture NOR4B4_V of NOR4B4
-- Compiling entity NOR5
-- Compiling architecture NOR5_V of NOR5
-- Compiling entity NOR5B1
-- Compiling architecture NOR5B1_V of NOR5B1
-- Compiling entity NOR5B2
-- Compiling architecture NOR5B2_V of NOR5B2
-- Compiling entity NOR5B3
-- Compiling architecture NOR5B3_V of NOR5B3
-- Compiling entity NOR5B4
-- Compiling architecture NOR5B4_V of NOR5B4
-- Compiling entity NOR5B5
-- Compiling architecture NOR5B5_V of NOR5B5
-- Compiling entity OBUFDS_BLVDS_25
-- Compiling architecture OBUFDS_BLVDS_25_V of OBUFDS_BLVDS_25
-- Compiling entity OBUFDS_LDT_25
-- Compiling architecture OBUFDS_LDT_25_V of OBUFDS_LDT_25
-- Compiling entity OBUFDS_LVDSEXT_25
-- Compiling architecture OBUFDS_LVDSEXT_25_V of OBUFDS_LVDSEXT_25
-- Compiling entity OBUFDS_LVDSEXT_33
-- Compiling architecture OBUFDS_LVDSEXT_33_V of OBUFDS_LVDSEXT_33
-- Compiling entity OBUFDS_LVDS_25
-- Compiling architecture OBUFDS_LVDS_25_V of OBUFDS_LVDS_25
-- Compiling entity OBUFDS_LVDS_33
-- Compiling architecture OBUFDS_LVDS_33_V of OBUFDS_LVDS_33
-- Compiling entity OBUFDS_LVPECL_25
-- Compiling architecture OBUFDS_LVPECL_25_V of OBUFDS_LVPECL_25
-- Compiling entity OBUFDS_LVPECL_33
-- Compiling architecture OBUFDS_LVPECL_33_V of OBUFDS_LVPECL_33
-- Compiling entity OBUFDS_ULVDS_25
-- Compiling architecture OBUFDS_ULVDS_25_V of OBUFDS_ULVDS_25
-- Compiling entity OBUFTDS_BLVDS_25
-- Compiling architecture OBUFTDS_BLVDS_25_V of OBUFTDS_BLVDS_25
-- Compiling entity OBUFTDS_LDT_25
-- Compiling architecture OBUFTDS_LDT_25_V of OBUFTDS_LDT_25
-- Compiling entity OBUFTDS_LVDSEXT_25
-- Compiling architecture OBUFTDS_LVDSEXT_25_V of OBUFTDS_LVDSEXT_25
-- Compiling entity OBUFTDS_LVDSEXT_33
-- Compiling architecture OBUFTDS_LVDSEXT_33_V of OBUFTDS_LVDSEXT_33
-- Compiling entity OBUFTDS_LVDS_25
-- Compiling architecture OBUFTDS_LVDS_25_V of OBUFTDS_LVDS_25
-- Compiling entity OBUFTDS_LVDS_33
-- Compiling architecture OBUFTDS_LVDS_33_V of OBUFTDS_LVDS_33
-- Compiling entity OBUFTDS_LVPECL_25
-- Compiling architecture OBUFTDS_LVPECL_25_V of OBUFTDS_LVPECL_25
-- Compiling entity OBUFTDS_LVPECL_33
-- Compiling architecture OBUFTDS_LVPECL_33_V of OBUFTDS_LVPECL_33
-- Compiling entity OBUFTDS_ULVDS_25
-- Compiling architecture OBUFTDS_ULVDS_25_V of OBUFTDS_ULVDS_25
-- Compiling entity OBUFT_AGP
-- Compiling architecture OBUFT_AGP_V of OBUFT_AGP
-- Compiling entity OBUFT_CTT
-- Compiling architecture OBUFT_CTT_V of OBUFT_CTT
-- Compiling entity OBUFT_F_12
-- Compiling architecture OBUFT_F_12_V of OBUFT_F_12
-- Compiling entity OBUFT_F_16
-- Compiling architecture OBUFT_F_16_V of OBUFT_F_16
-- Compiling entity OBUFT_F_2
-- Compiling architecture OBUFT_F_2_V of OBUFT_F_2
-- Compiling entity OBUFT_F_24
-- Compiling architecture OBUFT_F_24_V of OBUFT_F_24
-- Compiling entity OBUFT_F_4
-- Compiling architecture OBUFT_F_4_V of OBUFT_F_4
-- Compiling entity OBUFT_F_6
-- Compiling architecture OBUFT_F_6_V of OBUFT_F_6
-- Compiling entity OBUFT_F_8
-- Compiling architecture OBUFT_F_8_V of OBUFT_F_8
-- Compiling entity OBUFT_GTL
-- Compiling architecture OBUFT_GTL_V of OBUFT_GTL
-- Compiling entity OBUFT_GTLP
-- Compiling architecture OBUFT_GTLP_V of OBUFT_GTLP
-- Compiling entity OBUFT_GTLP_DCI
-- Compiling architecture OBUFT_GTLP_DCI_V of OBUFT_GTLP_DCI
-- Compiling entity OBUFT_GTL_DCI
-- Compiling architecture OBUFT_GTL_DCI_V of OBUFT_GTL_DCI
-- Compiling entity OBUFT_HSTL_I
-- Compiling architecture OBUFT_HSTL_I_V of OBUFT_HSTL_I
-- Compiling entity OBUFT_HSTL_II
-- Compiling architecture OBUFT_HSTL_II_V of OBUFT_HSTL_II
-- Compiling entity OBUFT_HSTL_III
-- Compiling architecture OBUFT_HSTL_III_V of OBUFT_HSTL_III
-- Compiling entity OBUFT_HSTL_III_18
-- Compiling architecture OBUFT_HSTL_III_18_V of OBUFT_HSTL_III_18
-- Compiling entity OBUFT_HSTL_III_DCI
-- Compiling architecture OBUFT_HSTL_III_DCI_V of OBUFT_HSTL_III_DCI
-- Compiling entity OBUFT_HSTL_III_DCI_18
-- Compiling architecture OBUFT_HSTL_III_DCI_18_V of OBUFT_HSTL_III_DCI_18
-- Compiling entity OBUFT_HSTL_II_18
-- Compiling architecture OBUFT_HSTL_II_18_V of OBUFT_HSTL_II_18
-- Compiling entity OBUFT_HSTL_II_DCI
-- Compiling architecture OBUFT_HSTL_II_DCI_V of OBUFT_HSTL_II_DCI
-- Compiling entity OBUFT_HSTL_II_DCI_18
-- Compiling architecture OBUFT_HSTL_II_DCI_18_V of OBUFT_HSTL_II_DCI_18
-- Compiling entity OBUFT_HSTL_IV
-- Compiling architecture OBUFT_HSTL_IV_V of OBUFT_HSTL_IV
-- Compiling entity OBUFT_HSTL_IV_18
-- Compiling architecture OBUFT_HSTL_IV_18_V of OBUFT_HSTL_IV_18
-- Compiling entity OBUFT_HSTL_IV_DCI
-- Compiling architecture OBUFT_HSTL_IV_DCI_V of OBUFT_HSTL_IV_DCI
-- Compiling entity OBUFT_HSTL_IV_DCI_18
-- Compiling architecture OBUFT_HSTL_IV_DCI_18_V of OBUFT_HSTL_IV_DCI_18
-- Compiling entity OBUFT_HSTL_I_18
-- Compiling architecture OBUFT_HSTL_I_18_V of OBUFT_HSTL_I_18
-- Compiling entity OBUFT_HSTL_I_DCI
-- Compiling architecture OBUFT_HSTL_I_DCI_V of OBUFT_HSTL_I_DCI
-- Compiling entity OBUFT_HSTL_I_DCI_18
-- Compiling architecture OBUFT_HSTL_I_DCI_18_V of OBUFT_HSTL_I_DCI_18
-- Compiling entity OBUFT_LVCMOS12
-- Compiling architecture OBUFT_LVCMOS12_V of OBUFT_LVCMOS12
-- Compiling entity OBUFT_LVCMOS12_F_2
-- Compiling architecture OBUFT_LVCMOS12_F_2_V of OBUFT_LVCMOS12_F_2
-- Compiling entity OBUFT_LVCMOS12_F_4
-- Compiling architecture OBUFT_LVCMOS12_F_4_V of OBUFT_LVCMOS12_F_4
-- Compiling entity OBUFT_LVCMOS12_F_6
-- Compiling architecture OBUFT_LVCMOS12_F_6_V of OBUFT_LVCMOS12_F_6
-- Compiling entity OBUFT_LVCMOS12_F_8
-- Compiling architecture OBUFT_LVCMOS12_F_8_V of OBUFT_LVCMOS12_F_8
-- Compiling entity OBUFT_LVCMOS12_S_2
-- Compiling architecture OBUFT_LVCMOS12_S_2_V of OBUFT_LVCMOS12_S_2
-- Compiling entity OBUFT_LVCMOS12_S_4
-- Compiling architecture OBUFT_LVCMOS12_S_4_V of OBUFT_LVCMOS12_S_4
-- Compiling entity OBUFT_LVCMOS12_S_6
-- Compiling architecture OBUFT_LVCMOS12_S_6_V of OBUFT_LVCMOS12_S_6
-- Compiling entity OBUFT_LVCMOS12_S_8
-- Compiling architecture OBUFT_LVCMOS12_S_8_V of OBUFT_LVCMOS12_S_8
-- Compiling entity OBUFT_LVCMOS15
-- Compiling architecture OBUFT_LVCMOS15_V of OBUFT_LVCMOS15
-- Compiling entity OBUFT_LVCMOS15_F_12
-- Compiling architecture OBUFT_LVCMOS15_F_12_V of OBUFT_LVCMOS15_F_12
-- Compiling entity OBUFT_LVCMOS15_F_16
-- Compiling architecture OBUFT_LVCMOS15_F_16_V of OBUFT_LVCMOS15_F_16
-- Compiling entity OBUFT_LVCMOS15_F_2
-- Compiling architecture OBUFT_LVCMOS15_F_2_V of OBUFT_LVCMOS15_F_2
-- Compiling entity OBUFT_LVCMOS15_F_4
-- Compiling architecture OBUFT_LVCMOS15_F_4_V of OBUFT_LVCMOS15_F_4
-- Compiling entity OBUFT_LVCMOS15_F_6
-- Compiling architecture OBUFT_LVCMOS15_F_6_V of OBUFT_LVCMOS15_F_6
-- Compiling entity OBUFT_LVCMOS15_F_8
-- Compiling architecture OBUFT_LVCMOS15_F_8_V of OBUFT_LVCMOS15_F_8
-- Compiling entity OBUFT_LVCMOS15_S_12
-- Compiling architecture OBUFT_LVCMOS15_S_12_V of OBUFT_LVCMOS15_S_12
-- Compiling entity OBUFT_LVCMOS15_S_16
-- Compiling architecture OBUFT_LVCMOS15_S_16_V of OBUFT_LVCMOS15_S_16
-- Compiling entity OBUFT_LVCMOS15_S_2
-- Compiling architecture OBUFT_LVCMOS15_S_2_V of OBUFT_LVCMOS15_S_2
-- Compiling entity OBUFT_LVCMOS15_S_4
-- Compiling architecture OBUFT_LVCMOS15_S_4_V of OBUFT_LVCMOS15_S_4
-- Compiling entity OBUFT_LVCMOS15_S_6
-- Compiling architecture OBUFT_LVCMOS15_S_6_V of OBUFT_LVCMOS15_S_6
-- Compiling entity OBUFT_LVCMOS15_S_8
-- Compiling architecture OBUFT_LVCMOS15_S_8_V of OBUFT_LVCMOS15_S_8
-- Compiling entity OBUFT_LVCMOS18
-- Compiling architecture OBUFT_LVCMOS18_V of OBUFT_LVCMOS18
-- Compiling entity OBUFT_LVCMOS18_F_12
-- Compiling architecture OBUFT_LVCMOS18_F_12_V of OBUFT_LVCMOS18_F_12
-- Compiling entity OBUFT_LVCMOS18_F_16
-- Compiling architecture OBUFT_LVCMOS18_F_16_V of OBUFT_LVCMOS18_F_16
-- Compiling entity OBUFT_LVCMOS18_F_2
-- Compiling architecture OBUFT_LVCMOS18_F_2_V of OBUFT_LVCMOS18_F_2
-- Compiling entity OBUFT_LVCMOS18_F_4
-- Compiling architecture OBUFT_LVCMOS18_F_4_V of OBUFT_LVCMOS18_F_4
-- Compiling entity OBUFT_LVCMOS18_F_6
-- Compiling architecture OBUFT_LVCMOS18_F_6_V of OBUFT_LVCMOS18_F_6
-- Compiling entity OBUFT_LVCMOS18_F_8
-- Compiling architecture OBUFT_LVCMOS18_F_8_V of OBUFT_LVCMOS18_F_8
-- Compiling entity OBUFT_LVCMOS18_S_12
-- Compiling architecture OBUFT_LVCMOS18_S_12_V of OBUFT_LVCMOS18_S_12
-- Compiling entity OBUFT_LVCMOS18_S_16
-- Compiling architecture OBUFT_LVCMOS18_S_16_V of OBUFT_LVCMOS18_S_16
-- Compiling entity OBUFT_LVCMOS18_S_2
-- Compiling architecture OBUFT_LVCMOS18_S_2_V of OBUFT_LVCMOS18_S_2
-- Compiling entity OBUFT_LVCMOS18_S_4
-- Compiling architecture OBUFT_LVCMOS18_S_4_V of OBUFT_LVCMOS18_S_4
-- Compiling entity OBUFT_LVCMOS18_S_6
-- Compiling architecture OBUFT_LVCMOS18_S_6_V of OBUFT_LVCMOS18_S_6
-- Compiling entity OBUFT_LVCMOS18_S_8
-- Compiling architecture OBUFT_LVCMOS18_S_8_V of OBUFT_LVCMOS18_S_8
-- Compiling entity OBUFT_LVCMOS2
-- Compiling architecture OBUFT_LVCMOS2_V of OBUFT_LVCMOS2
-- Compiling entity OBUFT_LVCMOS25
-- Compiling architecture OBUFT_LVCMOS25_V of OBUFT_LVCMOS25
-- Compiling entity OBUFT_LVCMOS25_F_12
-- Compiling architecture OBUFT_LVCMOS25_F_12_V of OBUFT_LVCMOS25_F_12
-- Compiling entity OBUFT_LVCMOS25_F_16
-- Compiling architecture OBUFT_LVCMOS25_F_16_V of OBUFT_LVCMOS25_F_16
-- Compiling entity OBUFT_LVCMOS25_F_2
-- Compiling architecture OBUFT_LVCMOS25_F_2_V of OBUFT_LVCMOS25_F_2
-- Compiling entity OBUFT_LVCMOS25_F_24
-- Compiling architecture OBUFT_LVCMOS25_F_24_V of OBUFT_LVCMOS25_F_24
-- Compiling entity OBUFT_LVCMOS25_F_4
-- Compiling architecture OBUFT_LVCMOS25_F_4_V of OBUFT_LVCMOS25_F_4
-- Compiling entity OBUFT_LVCMOS25_F_6
-- Compiling architecture OBUFT_LVCMOS25_F_6_V of OBUFT_LVCMOS25_F_6
-- Compiling entity OBUFT_LVCMOS25_F_8
-- Compiling architecture OBUFT_LVCMOS25_F_8_V of OBUFT_LVCMOS25_F_8
-- Compiling entity OBUFT_LVCMOS25_S_12
-- Compiling architecture OBUFT_LVCMOS25_S_12_V of OBUFT_LVCMOS25_S_12
-- Compiling entity OBUFT_LVCMOS25_S_16
-- Compiling architecture OBUFT_LVCMOS25_S_16_V of OBUFT_LVCMOS25_S_16
-- Compiling entity OBUFT_LVCMOS25_S_2
-- Compiling architecture OBUFT_LVCMOS25_S_2_V of OBUFT_LVCMOS25_S_2
-- Compiling entity OBUFT_LVCMOS25_S_24
-- Compiling architecture OBUFT_LVCMOS25_S_24_V of OBUFT_LVCMOS25_S_24
-- Compiling entity OBUFT_LVCMOS25_S_4
-- Compiling architecture OBUFT_LVCMOS25_S_4_V of OBUFT_LVCMOS25_S_4
-- Compiling entity OBUFT_LVCMOS25_S_6
-- Compiling architecture OBUFT_LVCMOS25_S_6_V of OBUFT_LVCMOS25_S_6
-- Compiling entity OBUFT_LVCMOS25_S_8
-- Compiling architecture OBUFT_LVCMOS25_S_8_V of OBUFT_LVCMOS25_S_8
-- Compiling entity OBUFT_LVCMOS33
-- Compiling architecture OBUFT_LVCMOS33_V of OBUFT_LVCMOS33
-- Compiling entity OBUFT_LVCMOS33_F_12
-- Compiling architecture OBUFT_LVCMOS33_F_12_V of OBUFT_LVCMOS33_F_12
-- Compiling entity OBUFT_LVCMOS33_F_16
-- Compiling architecture OBUFT_LVCMOS33_F_16_V of OBUFT_LVCMOS33_F_16
-- Compiling entity OBUFT_LVCMOS33_F_2
-- Compiling architecture OBUFT_LVCMOS33_F_2_V of OBUFT_LVCMOS33_F_2
-- Compiling entity OBUFT_LVCMOS33_F_24
-- Compiling architecture OBUFT_LVCMOS33_F_24_V of OBUFT_LVCMOS33_F_24
-- Compiling entity OBUFT_LVCMOS33_F_4
-- Compiling architecture OBUFT_LVCMOS33_F_4_V of OBUFT_LVCMOS33_F_4
-- Compiling entity OBUFT_LVCMOS33_F_6
-- Compiling architecture OBUFT_LVCMOS33_F_6_V of OBUFT_LVCMOS33_F_6
-- Compiling entity OBUFT_LVCMOS33_F_8
-- Compiling architecture OBUFT_LVCMOS33_F_8_V of OBUFT_LVCMOS33_F_8
-- Compiling entity OBUFT_LVCMOS33_S_12
-- Compiling architecture OBUFT_LVCMOS33_S_12_V of OBUFT_LVCMOS33_S_12
-- Compiling entity OBUFT_LVCMOS33_S_16
-- Compiling architecture OBUFT_LVCMOS33_S_16_V of OBUFT_LVCMOS33_S_16
-- Compiling entity OBUFT_LVCMOS33_S_2
-- Compiling architecture OBUFT_LVCMOS33_S_2_V of OBUFT_LVCMOS33_S_2
-- Compiling entity OBUFT_LVCMOS33_S_24
-- Compiling architecture OBUFT_LVCMOS33_S_24_V of OBUFT_LVCMOS33_S_24
-- Compiling entity OBUFT_LVCMOS33_S_4
-- Compiling architecture OBUFT_LVCMOS33_S_4_V of OBUFT_LVCMOS33_S_4
-- Compiling entity OBUFT_LVCMOS33_S_6
-- Compiling architecture OBUFT_LVCMOS33_S_6_V of OBUFT_LVCMOS33_S_6
-- Compiling entity OBUFT_LVCMOS33_S_8
-- Compiling architecture OBUFT_LVCMOS33_S_8_V of OBUFT_LVCMOS33_S_8
-- Compiling entity OBUFT_LVDCI_15
-- Compiling architecture OBUFT_LVDCI_15_V of OBUFT_LVDCI_15
-- Compiling entity OBUFT_LVDCI_18
-- Compiling architecture OBUFT_LVDCI_18_V of OBUFT_LVDCI_18
-- Compiling entity OBUFT_LVDCI_25
-- Compiling architecture OBUFT_LVDCI_25_V of OBUFT_LVDCI_25
-- Compiling entity OBUFT_LVDCI_33
-- Compiling architecture OBUFT_LVDCI_33_V of OBUFT_LVDCI_33
-- Compiling entity OBUFT_LVDCI_DV2_15
-- Compiling architecture OBUFT_LVDCI_DV2_15_V of OBUFT_LVDCI_DV2_15
-- Compiling entity OBUFT_LVDCI_DV2_18
-- Compiling architecture OBUFT_LVDCI_DV2_18_V of OBUFT_LVDCI_DV2_18
-- Compiling entity OBUFT_LVDCI_DV2_25
-- Compiling architecture OBUFT_LVDCI_DV2_25_V of OBUFT_LVDCI_DV2_25
-- Compiling entity OBUFT_LVDCI_DV2_33
-- Compiling architecture OBUFT_LVDCI_DV2_33_V of OBUFT_LVDCI_DV2_33
-- Compiling entity OBUFT_LVDS
-- Compiling architecture OBUFT_LVDS_V of OBUFT_LVDS
-- Compiling entity OBUFT_LVPECL
-- Compiling architecture OBUFT_LVPECL_V of OBUFT_LVPECL
-- Compiling entity OBUFT_LVTTL
-- Compiling architecture OBUFT_LVTTL_V of OBUFT_LVTTL
-- Compiling entity OBUFT_LVTTL_F_12
-- Compiling architecture OBUFT_LVTTL_F_12_V of OBUFT_LVTTL_F_12
-- Compiling entity OBUFT_LVTTL_F_16
-- Compiling architecture OBUFT_LVTTL_F_16_V of OBUFT_LVTTL_F_16
-- Compiling entity OBUFT_LVTTL_F_2
-- Compiling architecture OBUFT_LVTTL_F_2_V of OBUFT_LVTTL_F_2
-- Compiling entity OBUFT_LVTTL_F_24
-- Compiling architecture OBUFT_LVTTL_F_24_V of OBUFT_LVTTL_F_24
-- Compiling entity OBUFT_LVTTL_F_4
-- Compiling architecture OBUFT_LVTTL_F_4_V of OBUFT_LVTTL_F_4
-- Compiling entity OBUFT_LVTTL_F_6
-- Compiling architecture OBUFT_LVTTL_F_6_V of OBUFT_LVTTL_F_6
-- Compiling entity OBUFT_LVTTL_F_8
-- Compiling architecture OBUFT_LVTTL_F_8_V of OBUFT_LVTTL_F_8
-- Compiling entity OBUFT_LVTTL_S_12
-- Compiling architecture OBUFT_LVTTL_S_12_V of OBUFT_LVTTL_S_12
-- Compiling entity OBUFT_LVTTL_S_16
-- Compiling architecture OBUFT_LVTTL_S_16_V of OBUFT_LVTTL_S_16
-- Compiling entity OBUFT_LVTTL_S_2
-- Compiling architecture OBUFT_LVTTL_S_2_V of OBUFT_LVTTL_S_2
-- Compiling entity OBUFT_LVTTL_S_24
-- Compiling architecture OBUFT_LVTTL_S_24_V of OBUFT_LVTTL_S_24
-- Compiling entity OBUFT_LVTTL_S_4
-- Compiling architecture OBUFT_LVTTL_S_4_V of OBUFT_LVTTL_S_4
-- Compiling entity OBUFT_LVTTL_S_6
-- Compiling architecture OBUFT_LVTTL_S_6_V of OBUFT_LVTTL_S_6
-- Compiling entity OBUFT_LVTTL_S_8
-- Compiling architecture OBUFT_LVTTL_S_8_V of OBUFT_LVTTL_S_8
-- Compiling entity OBUFT_PCI33_3
-- Compiling architecture OBUFT_PCI33_3_V of OBUFT_PCI33_3
-- Compiling entity OBUFT_PCI33_5
-- Compiling architecture OBUFT_PCI33_5_V of OBUFT_PCI33_5
-- Compiling entity OBUFT_PCI66_3
-- Compiling architecture OBUFT_PCI66_3_V of OBUFT_PCI66_3
-- Compiling entity OBUFT_PCIX
-- Compiling architecture OBUFT_PCIX_V of OBUFT_PCIX
-- Compiling entity OBUFT_PCIX66_3
-- Compiling architecture OBUFT_PCIX66_3_V of OBUFT_PCIX66_3
-- Compiling entity OBUFT_SSTL18_I
-- Compiling architecture OBUFT_SSTL18_I_V of OBUFT_SSTL18_I
-- Compiling entity OBUFT_SSTL18_II
-- Compiling architecture OBUFT_SSTL18_II_V of OBUFT_SSTL18_II
-- Compiling entity OBUFT_SSTL18_II_DCI
-- Compiling architecture OBUFT_SSTL18_II_DCI_V of OBUFT_SSTL18_II_DCI
-- Compiling entity OBUFT_SSTL18_I_DCI
-- Compiling architecture OBUFT_SSTL18_I_DCI_V of OBUFT_SSTL18_I_DCI
-- Compiling entity OBUFT_SSTL2_I
-- Compiling architecture OBUFT_SSTL2_I_V of OBUFT_SSTL2_I
-- Compiling entity OBUFT_SSTL2_II
-- Compiling architecture OBUFT_SSTL2_II_V of OBUFT_SSTL2_II
-- Compiling entity OBUFT_SSTL2_II_DCI
-- Compiling architecture OBUFT_SSTL2_II_DCI_V of OBUFT_SSTL2_II_DCI
-- Compiling entity OBUFT_SSTL2_I_DCI
-- Compiling architecture OBUFT_SSTL2_I_DCI_V of OBUFT_SSTL2_I_DCI
-- Compiling entity OBUFT_SSTL3_I
-- Compiling architecture OBUFT_SSTL3_I_V of OBUFT_SSTL3_I
-- Compiling entity OBUFT_SSTL3_II
-- Compiling architecture OBUFT_SSTL3_II_V of OBUFT_SSTL3_II
-- Compiling entity OBUFT_SSTL3_II_DCI
-- Compiling architecture OBUFT_SSTL3_II_DCI_V of OBUFT_SSTL3_II_DCI
-- Compiling entity OBUFT_SSTL3_I_DCI
-- Compiling architecture OBUFT_SSTL3_I_DCI_V of OBUFT_SSTL3_I_DCI
-- Compiling entity OBUFT_S_12
-- Compiling architecture OBUFT_S_12_V of OBUFT_S_12
-- Compiling entity OBUFT_S_16
-- Compiling architecture OBUFT_S_16_V of OBUFT_S_16
-- Compiling entity OBUFT_S_2
-- Compiling architecture OBUFT_S_2_V of OBUFT_S_2
-- Compiling entity OBUFT_S_24
-- Compiling architecture OBUFT_S_24_V of OBUFT_S_24
-- Compiling entity OBUFT_S_4
-- Compiling architecture OBUFT_S_4_V of OBUFT_S_4
-- Compiling entity OBUFT_S_6
-- Compiling architecture OBUFT_S_6_V of OBUFT_S_6
-- Compiling entity OBUFT_S_8
-- Compiling architecture OBUFT_S_8_V of OBUFT_S_8
-- Compiling entity OBUF_AGP
-- Compiling architecture OBUF_AGP_V of OBUF_AGP
-- Compiling entity OBUF_CTT
-- Compiling architecture OBUF_CTT_V of OBUF_CTT
-- Compiling entity OBUF_F_12
-- Compiling architecture OBUF_F_12_V of OBUF_F_12
-- Compiling entity OBUF_F_16
-- Compiling architecture OBUF_F_16_V of OBUF_F_16
-- Compiling entity OBUF_F_2
-- Compiling architecture OBUF_F_2_V of OBUF_F_2
-- Compiling entity OBUF_F_24
-- Compiling architecture OBUF_F_24_V of OBUF_F_24
-- Compiling entity OBUF_F_4
-- Compiling architecture OBUF_F_4_V of OBUF_F_4
-- Compiling entity OBUF_F_6
-- Compiling architecture OBUF_F_6_V of OBUF_F_6
-- Compiling entity OBUF_F_8
-- Compiling architecture OBUF_F_8_V of OBUF_F_8
-- Compiling entity OBUF_GTL
-- Compiling architecture OBUF_GTL_V of OBUF_GTL
-- Compiling entity OBUF_GTLP
-- Compiling architecture OBUF_GTLP_V of OBUF_GTLP
-- Compiling entity OBUF_GTLP_DCI
-- Compiling architecture OBUF_GTLP_DCI_V of OBUF_GTLP_DCI
-- Compiling entity OBUF_GTL_DCI
-- Compiling architecture OBUF_GTL_DCI_V of OBUF_GTL_DCI
-- Compiling entity OBUF_HSTL_I
-- Compiling architecture OBUF_HSTL_I_V of OBUF_HSTL_I
-- Compiling entity OBUF_HSTL_II
-- Compiling architecture OBUF_HSTL_II_V of OBUF_HSTL_II
-- Compiling entity OBUF_HSTL_III
-- Compiling architecture OBUF_HSTL_III_V of OBUF_HSTL_III
-- Compiling entity OBUF_HSTL_III_18
-- Compiling architecture OBUF_HSTL_III_18_V of OBUF_HSTL_III_18
-- Compiling entity OBUF_HSTL_III_DCI
-- Compiling architecture OBUF_HSTL_III_DCI_V of OBUF_HSTL_III_DCI
-- Compiling entity OBUF_HSTL_III_DCI_18
-- Compiling architecture OBUF_HSTL_III_DCI_18_V of OBUF_HSTL_III_DCI_18
-- Compiling entity OBUF_HSTL_II_18
-- Compiling architecture OBUF_HSTL_II_18_V of OBUF_HSTL_II_18
-- Compiling entity OBUF_HSTL_II_DCI
-- Compiling architecture OBUF_HSTL_II_DCI_V of OBUF_HSTL_II_DCI
-- Compiling entity OBUF_HSTL_II_DCI_18
-- Compiling architecture OBUF_HSTL_II_DCI_18_V of OBUF_HSTL_II_DCI_18
-- Compiling entity OBUF_HSTL_IV
-- Compiling architecture OBUF_HSTL_IV_V of OBUF_HSTL_IV
-- Compiling entity OBUF_HSTL_IV_18
-- Compiling architecture OBUF_HSTL_IV_18_V of OBUF_HSTL_IV_18
-- Compiling entity OBUF_HSTL_IV_DCI
-- Compiling architecture OBUF_HSTL_IV_DCI_V of OBUF_HSTL_IV_DCI
-- Compiling entity OBUF_HSTL_IV_DCI_18
-- Compiling architecture OBUF_HSTL_IV_DCI_18_V of OBUF_HSTL_IV_DCI_18
-- Compiling entity OBUF_HSTL_I_18
-- Compiling architecture OBUF_HSTL_I_18_V of OBUF_HSTL_I_18
-- Compiling entity OBUF_HSTL_I_DCI
-- Compiling architecture OBUF_HSTL_I_DCI_V of OBUF_HSTL_I_DCI
-- Compiling entity OBUF_HSTL_I_DCI_18
-- Compiling architecture OBUF_HSTL_I_DCI_18_V of OBUF_HSTL_I_DCI_18
-- Compiling entity OBUF_LVCMOS12
-- Compiling architecture OBUF_LVCMOS12_V of OBUF_LVCMOS12
-- Compiling entity OBUF_LVCMOS12_F_2
-- Compiling architecture OBUF_LVCMOS12_F_2_V of OBUF_LVCMOS12_F_2
-- Compiling entity OBUF_LVCMOS12_F_4
-- Compiling architecture OBUF_LVCMOS12_F_4_V of OBUF_LVCMOS12_F_4
-- Compiling entity OBUF_LVCMOS12_F_6
-- Compiling architecture OBUF_LVCMOS12_F_6_V of OBUF_LVCMOS12_F_6
-- Compiling entity OBUF_LVCMOS12_F_8
-- Compiling architecture OBUF_LVCMOS12_F_8_V of OBUF_LVCMOS12_F_8
-- Compiling entity OBUF_LVCMOS12_S_2
-- Compiling architecture OBUF_LVCMOS12_S_2_V of OBUF_LVCMOS12_S_2
-- Compiling entity OBUF_LVCMOS12_S_4
-- Compiling architecture OBUF_LVCMOS12_S_4_V of OBUF_LVCMOS12_S_4
-- Compiling entity OBUF_LVCMOS12_S_6
-- Compiling architecture OBUF_LVCMOS12_S_6_V of OBUF_LVCMOS12_S_6
-- Compiling entity OBUF_LVCMOS12_S_8
-- Compiling architecture OBUF_LVCMOS12_S_8_V of OBUF_LVCMOS12_S_8
-- Compiling entity OBUF_LVCMOS15
-- Compiling architecture OBUF_LVCMOS15_V of OBUF_LVCMOS15
-- Compiling entity OBUF_LVCMOS15_F_12
-- Compiling architecture OBUF_LVCMOS15_F_12_V of OBUF_LVCMOS15_F_12
-- Compiling entity OBUF_LVCMOS15_F_16
-- Compiling architecture OBUF_LVCMOS15_F_16_V of OBUF_LVCMOS15_F_16
-- Compiling entity OBUF_LVCMOS15_F_2
-- Compiling architecture OBUF_LVCMOS15_F_2_V of OBUF_LVCMOS15_F_2
-- Compiling entity OBUF_LVCMOS15_F_4
-- Compiling architecture OBUF_LVCMOS15_F_4_V of OBUF_LVCMOS15_F_4
-- Compiling entity OBUF_LVCMOS15_F_6
-- Compiling architecture OBUF_LVCMOS15_F_6_V of OBUF_LVCMOS15_F_6
-- Compiling entity OBUF_LVCMOS15_F_8
-- Compiling architecture OBUF_LVCMOS15_F_8_V of OBUF_LVCMOS15_F_8
-- Compiling entity OBUF_LVCMOS15_S_12
-- Compiling architecture OBUF_LVCMOS15_S_12_V of OBUF_LVCMOS15_S_12
-- Compiling entity OBUF_LVCMOS15_S_16
-- Compiling architecture OBUF_LVCMOS15_S_16_V of OBUF_LVCMOS15_S_16
-- Compiling entity OBUF_LVCMOS15_S_2
-- Compiling architecture OBUF_LVCMOS15_S_2_V of OBUF_LVCMOS15_S_2
-- Compiling entity OBUF_LVCMOS15_S_4
-- Compiling architecture OBUF_LVCMOS15_S_4_V of OBUF_LVCMOS15_S_4
-- Compiling entity OBUF_LVCMOS15_S_6
-- Compiling architecture OBUF_LVCMOS15_S_6_V of OBUF_LVCMOS15_S_6
-- Compiling entity OBUF_LVCMOS15_S_8
-- Compiling architecture OBUF_LVCMOS15_S_8_V of OBUF_LVCMOS15_S_8
-- Compiling entity OBUF_LVCMOS18
-- Compiling architecture OBUF_LVCMOS18_V of OBUF_LVCMOS18
-- Compiling entity OBUF_LVCMOS18_F_12
-- Compiling architecture OBUF_LVCMOS18_F_12_V of OBUF_LVCMOS18_F_12
-- Compiling entity OBUF_LVCMOS18_F_16
-- Compiling architecture OBUF_LVCMOS18_F_16_V of OBUF_LVCMOS18_F_16
-- Compiling entity OBUF_LVCMOS18_F_2
-- Compiling architecture OBUF_LVCMOS18_F_2_V of OBUF_LVCMOS18_F_2
-- Compiling entity OBUF_LVCMOS18_F_4
-- Compiling architecture OBUF_LVCMOS18_F_4_V of OBUF_LVCMOS18_F_4
-- Compiling entity OBUF_LVCMOS18_F_6
-- Compiling architecture OBUF_LVCMOS18_F_6_V of OBUF_LVCMOS18_F_6
-- Compiling entity OBUF_LVCMOS18_F_8
-- Compiling architecture OBUF_LVCMOS18_F_8_V of OBUF_LVCMOS18_F_8
-- Compiling entity OBUF_LVCMOS18_S_12
-- Compiling architecture OBUF_LVCMOS18_S_12_V of OBUF_LVCMOS18_S_12
-- Compiling entity OBUF_LVCMOS18_S_16
-- Compiling architecture OBUF_LVCMOS18_S_16_V of OBUF_LVCMOS18_S_16
-- Compiling entity OBUF_LVCMOS18_S_2
-- Compiling architecture OBUF_LVCMOS18_S_2_V of OBUF_LVCMOS18_S_2
-- Compiling entity OBUF_LVCMOS18_S_4
-- Compiling architecture OBUF_LVCMOS18_S_4_V of OBUF_LVCMOS18_S_4
-- Compiling entity OBUF_LVCMOS18_S_6
-- Compiling architecture OBUF_LVCMOS18_S_6_V of OBUF_LVCMOS18_S_6
-- Compiling entity OBUF_LVCMOS18_S_8
-- Compiling architecture OBUF_LVCMOS18_S_8_V of OBUF_LVCMOS18_S_8
-- Compiling entity OBUF_LVCMOS2
-- Compiling architecture OBUF_LVCMOS2_V of OBUF_LVCMOS2
-- Compiling entity OBUF_LVCMOS25
-- Compiling architecture OBUF_LVCMOS25_V of OBUF_LVCMOS25
-- Compiling entity OBUF_LVCMOS25_F_12
-- Compiling architecture OBUF_LVCMOS25_F_12_V of OBUF_LVCMOS25_F_12
-- Compiling entity OBUF_LVCMOS25_F_16
-- Compiling architecture OBUF_LVCMOS25_F_16_V of OBUF_LVCMOS25_F_16
-- Compiling entity OBUF_LVCMOS25_F_2
-- Compiling architecture OBUF_LVCMOS25_F_2_V of OBUF_LVCMOS25_F_2
-- Compiling entity OBUF_LVCMOS25_F_24
-- Compiling architecture OBUF_LVCMOS25_F_24_V of OBUF_LVCMOS25_F_24
-- Compiling entity OBUF_LVCMOS25_F_4
-- Compiling architecture OBUF_LVCMOS25_F_4_V of OBUF_LVCMOS25_F_4
-- Compiling entity OBUF_LVCMOS25_F_6
-- Compiling architecture OBUF_LVCMOS25_F_6_V of OBUF_LVCMOS25_F_6
-- Compiling entity OBUF_LVCMOS25_F_8
-- Compiling architecture OBUF_LVCMOS25_F_8_V of OBUF_LVCMOS25_F_8
-- Compiling entity OBUF_LVCMOS25_S_12
-- Compiling architecture OBUF_LVCMOS25_S_12_V of OBUF_LVCMOS25_S_12
-- Compiling entity OBUF_LVCMOS25_S_16
-- Compiling architecture OBUF_LVCMOS25_S_16_V of OBUF_LVCMOS25_S_16
-- Compiling entity OBUF_LVCMOS25_S_2
-- Compiling architecture OBUF_LVCMOS25_S_2_V of OBUF_LVCMOS25_S_2
-- Compiling entity OBUF_LVCMOS25_S_24
-- Compiling architecture OBUF_LVCMOS25_S_24_V of OBUF_LVCMOS25_S_24
-- Compiling entity OBUF_LVCMOS25_S_4
-- Compiling architecture OBUF_LVCMOS25_S_4_V of OBUF_LVCMOS25_S_4
-- Compiling entity OBUF_LVCMOS25_S_6
-- Compiling architecture OBUF_LVCMOS25_S_6_V of OBUF_LVCMOS25_S_6
-- Compiling entity OBUF_LVCMOS25_S_8
-- Compiling architecture OBUF_LVCMOS25_S_8_V of OBUF_LVCMOS25_S_8
-- Compiling entity OBUF_LVCMOS33
-- Compiling architecture OBUF_LVCMOS33_V of OBUF_LVCMOS33
-- Compiling entity OBUF_LVCMOS33_F_12
-- Compiling architecture OBUF_LVCMOS33_F_12_V of OBUF_LVCMOS33_F_12
-- Compiling entity OBUF_LVCMOS33_F_16
-- Compiling architecture OBUF_LVCMOS33_F_16_V of OBUF_LVCMOS33_F_16
-- Compiling entity OBUF_LVCMOS33_F_2
-- Compiling architecture OBUF_LVCMOS33_F_2_V of OBUF_LVCMOS33_F_2
-- Compiling entity OBUF_LVCMOS33_F_24
-- Compiling architecture OBUF_LVCMOS33_F_24_V of OBUF_LVCMOS33_F_24
-- Compiling entity OBUF_LVCMOS33_F_4
-- Compiling architecture OBUF_LVCMOS33_F_4_V of OBUF_LVCMOS33_F_4
-- Compiling entity OBUF_LVCMOS33_F_6
-- Compiling architecture OBUF_LVCMOS33_F_6_V of OBUF_LVCMOS33_F_6
-- Compiling entity OBUF_LVCMOS33_F_8
-- Compiling architecture OBUF_LVCMOS33_F_8_V of OBUF_LVCMOS33_F_8
-- Compiling entity OBUF_LVCMOS33_S_12
-- Compiling architecture OBUF_LVCMOS33_S_12_V of OBUF_LVCMOS33_S_12
-- Compiling entity OBUF_LVCMOS33_S_16
-- Compiling architecture OBUF_LVCMOS33_S_16_V of OBUF_LVCMOS33_S_16
-- Compiling entity OBUF_LVCMOS33_S_2
-- Compiling architecture OBUF_LVCMOS33_S_2_V of OBUF_LVCMOS33_S_2
-- Compiling entity OBUF_LVCMOS33_S_24
-- Compiling architecture OBUF_LVCMOS33_S_24_V of OBUF_LVCMOS33_S_24
-- Compiling entity OBUF_LVCMOS33_S_4
-- Compiling architecture OBUF_LVCMOS33_S_4_V of OBUF_LVCMOS33_S_4
-- Compiling entity OBUF_LVCMOS33_S_6
-- Compiling architecture OBUF_LVCMOS33_S_6_V of OBUF_LVCMOS33_S_6
-- Compiling entity OBUF_LVCMOS33_S_8
-- Compiling architecture OBUF_LVCMOS33_S_8_V of OBUF_LVCMOS33_S_8
-- Compiling entity OBUF_LVDCI_15
-- Compiling architecture OBUF_LVDCI_15_V of OBUF_LVDCI_15
-- Compiling entity OBUF_LVDCI_18
-- Compiling architecture OBUF_LVDCI_18_V of OBUF_LVDCI_18
-- Compiling entity OBUF_LVDCI_25
-- Compiling architecture OBUF_LVDCI_25_V of OBUF_LVDCI_25
-- Compiling entity OBUF_LVDCI_33
-- Compiling architecture OBUF_LVDCI_33_V of OBUF_LVDCI_33
-- Compiling entity OBUF_LVDCI_DV2_15
-- Compiling architecture OBUF_LVDCI_DV2_15_V of OBUF_LVDCI_DV2_15
-- Compiling entity OBUF_LVDCI_DV2_18
-- Compiling architecture OBUF_LVDCI_DV2_18_V of OBUF_LVDCI_DV2_18
-- Compiling entity OBUF_LVDCI_DV2_25
-- Compiling architecture OBUF_LVDCI_DV2_25_V of OBUF_LVDCI_DV2_25
-- Compiling entity OBUF_LVDCI_DV2_33
-- Compiling architecture OBUF_LVDCI_DV2_33_V of OBUF_LVDCI_DV2_33
-- Compiling entity OBUF_LVDS
-- Compiling architecture OBUF_LVDS_V of OBUF_LVDS
-- Compiling entity OBUF_LVPECL
-- Compiling architecture OBUF_LVPECL_V of OBUF_LVPECL
-- Compiling entity OBUF_LVTTL
-- Compiling architecture OBUF_LVTTL_V of OBUF_LVTTL
-- Compiling entity OBUF_LVTTL_F_12
-- Compiling architecture OBUF_LVTTL_F_12_V of OBUF_LVTTL_F_12
-- Compiling entity OBUF_LVTTL_F_16
-- Compiling architecture OBUF_LVTTL_F_16_V of OBUF_LVTTL_F_16
-- Compiling entity OBUF_LVTTL_F_2
-- Compiling architecture OBUF_LVTTL_F_2_V of OBUF_LVTTL_F_2
-- Compiling entity OBUF_LVTTL_F_24
-- Compiling architecture OBUF_LVTTL_F_24_V of OBUF_LVTTL_F_24
-- Compiling entity OBUF_LVTTL_F_4
-- Compiling architecture OBUF_LVTTL_F_4_V of OBUF_LVTTL_F_4
-- Compiling entity OBUF_LVTTL_F_6
-- Compiling architecture OBUF_LVTTL_F_6_V of OBUF_LVTTL_F_6
-- Compiling entity OBUF_LVTTL_F_8
-- Compiling architecture OBUF_LVTTL_F_8_V of OBUF_LVTTL_F_8
-- Compiling entity OBUF_LVTTL_S_12
-- Compiling architecture OBUF_LVTTL_S_12_V of OBUF_LVTTL_S_12
-- Compiling entity OBUF_LVTTL_S_16
-- Compiling architecture OBUF_LVTTL_S_16_V of OBUF_LVTTL_S_16
-- Compiling entity OBUF_LVTTL_S_2
-- Compiling architecture OBUF_LVTTL_S_2_V of OBUF_LVTTL_S_2
-- Compiling entity OBUF_LVTTL_S_24
-- Compiling architecture OBUF_LVTTL_S_24_V of OBUF_LVTTL_S_24
-- Compiling entity OBUF_LVTTL_S_4
-- Compiling architecture OBUF_LVTTL_S_4_V of OBUF_LVTTL_S_4
-- Compiling entity OBUF_LVTTL_S_6
-- Compiling architecture OBUF_LVTTL_S_6_V of OBUF_LVTTL_S_6
-- Compiling entity OBUF_LVTTL_S_8
-- Compiling architecture OBUF_LVTTL_S_8_V of OBUF_LVTTL_S_8
-- Compiling entity OBUF_PCI33_3
-- Compiling architecture OBUF_PCI33_3_V of OBUF_PCI33_3
-- Compiling entity OBUF_PCI33_5
-- Compiling architecture OBUF_PCI33_5_V of OBUF_PCI33_5
-- Compiling entity OBUF_PCI66_3
-- Compiling architecture OBUF_PCI66_3_V of OBUF_PCI66_3
-- Compiling entity OBUF_PCIX
-- Compiling architecture OBUF_PCIX_V of OBUF_PCIX
-- Compiling entity OBUF_PCIX66_3
-- Compiling architecture OBUF_PCIX66_3_V of OBUF_PCIX66_3
-- Compiling entity OBUF_SSTL18_I
-- Compiling architecture OBUF_SSTL18_I_V of OBUF_SSTL18_I
-- Compiling entity OBUF_SSTL18_II
-- Compiling architecture OBUF_SSTL18_II_V of OBUF_SSTL18_II
-- Compiling entity OBUF_SSTL18_II_DCI
-- Compiling architecture OBUF_SSTL18_II_DCI_V of OBUF_SSTL18_II_DCI
-- Compiling entity OBUF_SSTL18_I_DCI
-- Compiling architecture OBUF_SSTL18_I_DCI_V of OBUF_SSTL18_I_DCI
-- Compiling entity OBUF_SSTL2_I
-- Compiling architecture OBUF_SSTL2_I_V of OBUF_SSTL2_I
-- Compiling entity OBUF_SSTL2_II
-- Compiling architecture OBUF_SSTL2_II_V of OBUF_SSTL2_II
-- Compiling entity OBUF_SSTL2_II_DCI
-- Compiling architecture OBUF_SSTL2_II_DCI_V of OBUF_SSTL2_II_DCI
-- Compiling entity OBUF_SSTL2_I_DCI
-- Compiling architecture OBUF_SSTL2_I_DCI_V of OBUF_SSTL2_I_DCI
-- Compiling entity OBUF_SSTL3_I
-- Compiling architecture OBUF_SSTL3_I_V of OBUF_SSTL3_I
-- Compiling entity OBUF_SSTL3_II
-- Compiling architecture OBUF_SSTL3_II_V of OBUF_SSTL3_II
-- Compiling entity OBUF_SSTL3_II_DCI
-- Compiling architecture OBUF_SSTL3_II_DCI_V of OBUF_SSTL3_II_DCI
-- Compiling entity OBUF_SSTL3_I_DCI
-- Compiling architecture OBUF_SSTL3_I_DCI_V of OBUF_SSTL3_I_DCI
-- Compiling entity OBUF_S_12
-- Compiling architecture OBUF_S_12_V of OBUF_S_12
-- Compiling entity OBUF_S_16
-- Compiling architecture OBUF_S_16_V of OBUF_S_16
-- Compiling entity OBUF_S_2
-- Compiling architecture OBUF_S_2_V of OBUF_S_2
-- Compiling entity OBUF_S_24
-- Compiling architecture OBUF_S_24_V of OBUF_S_24
-- Compiling entity OBUF_S_4
-- Compiling architecture OBUF_S_4_V of OBUF_S_4
-- Compiling entity OBUF_S_6
-- Compiling architecture OBUF_S_6_V of OBUF_S_6
-- Compiling entity OBUF_S_8
-- Compiling architecture OBUF_S_8_V of OBUF_S_8
-- Compiling entity ODDR2
-- Compiling architecture ODDR2_V of ODDR2
-- Compiling entity OR2
-- Compiling architecture OR2_V of OR2
-- Compiling entity OR2B1
-- Compiling architecture OR2B1_V of OR2B1
-- Compiling entity OR2B2
-- Compiling architecture OR2B2_V of OR2B2
-- Compiling entity OR3
-- Compiling architecture OR3_V of OR3
-- Compiling entity OR3B1
-- Compiling architecture OR3B1_V of OR3B1
-- Compiling entity OR3B2
-- Compiling architecture OR3B2_V of OR3B2
-- Compiling entity OR3B3
-- Compiling architecture OR3B3_V of OR3B3
-- Compiling entity OR4
-- Compiling architecture OR4_V of OR4
-- Compiling entity OR4B1
-- Compiling architecture OR4B1_V of OR4B1
-- Compiling entity OR4B2
-- Compiling architecture OR4B2_V of OR4B2
-- Compiling entity OR4B3
-- Compiling architecture OR4B3_V of OR4B3
-- Compiling entity OR4B4
-- Compiling architecture OR4B4_V of OR4B4
-- Compiling entity OR5
-- Compiling architecture OR5_V of OR5
-- Compiling entity OR5B1
-- Compiling architecture OR5B1_V of OR5B1
-- Compiling entity OR5B2
-- Compiling architecture OR5B2_V of OR5B2
-- Compiling entity OR5B3
-- Compiling architecture OR5B3_V of OR5B3
-- Compiling entity OR5B4
-- Compiling architecture OR5B4_V of OR5B4
-- Compiling entity OR5B5
-- Compiling architecture OR5B5_V of OR5B5
-- Compiling entity PLL_ADV
-- Compiling architecture PLL_ADV_V of PLL_ADV
-- Compiling entity PLL_BASE
-- Compiling architecture PLL_BASE_V of PLL_BASE
-- Compiling entity RAM128X1S_1
-- Compiling architecture RAM128X1S_1_V of RAM128X1S_1
-- Compiling entity RAM16X1D
-- Compiling architecture RAM16X1D_V of RAM16X1D
-- Compiling entity RAM16X1D_1
-- Compiling architecture RAM16X1D_1_V of RAM16X1D_1
-- Compiling entity RAM16X1S
-- Compiling architecture RAM16X1S_V of RAM16X1S
-- Compiling entity RAM16X1S_1
-- Compiling architecture RAM16X1S_1_V of RAM16X1S_1
-- Compiling entity RAM16X2S
-- Compiling architecture RAM16X2S_V of RAM16X2S
-- Compiling entity RAM16X4S
-- Compiling architecture RAM16X4S_V of RAM16X4S
-- Compiling entity RAM16X8S
-- Compiling architecture RAM16X8S_V of RAM16X8S
-- Compiling entity RAM32X1D_1
-- Compiling architecture RAM32X1D_1_V of RAM32X1D_1
-- Compiling entity RAM32X1S_1
-- Compiling architecture RAM32X1S_1_V of RAM32X1S_1
-- Compiling entity RAM32X2S
-- Compiling architecture RAM32X2S_V of RAM32X2S
-- Compiling entity RAM32X4S
-- Compiling architecture RAM32X4S_V of RAM32X4S
-- Compiling entity RAM32X8S
-- Compiling architecture RAM32X8S_V of RAM32X8S
-- Compiling entity RAM64X1D_1
-- Compiling architecture RAM64X1D_1_V of RAM64X1D_1
-- Compiling entity RAM64X1S_1
-- Compiling architecture RAM64X1S_1_V of RAM64X1S_1
-- Compiling entity RAM64X2S
-- Compiling architecture RAM64X2S_V of RAM64X2S
-- Compiling entity RAMB16
-- Compiling architecture RAMB16_V of RAMB16
-- Compiling entity RAMB16BWE
-- Compiling architecture RAMB16BWE_V of RAMB16BWE
-- Compiling entity RAMB16BWER
-- Compiling architecture RAMB16BWER_V of RAMB16BWER
-- Compiling entity RAMB16BWE_S18
-- Compiling architecture RAMB16BWE_S18_V of RAMB16BWE_S18
-- Compiling entity RAMB16BWE_S18_S18
-- Compiling architecture RAMB16BWE_S18_S18_V of RAMB16BWE_S18_S18
-- Compiling entity RAMB16BWE_S18_S9
-- Compiling architecture RAMB16BWE_S18_S9_V of RAMB16BWE_S18_S9
-- Compiling entity RAMB16BWE_S36
-- Compiling architecture RAMB16BWE_S36_V of RAMB16BWE_S36
-- Compiling entity RAMB16BWE_S36_S18
-- Compiling architecture RAMB16BWE_S36_S18_V of RAMB16BWE_S36_S18
-- Compiling entity RAMB16BWE_S36_S36
-- Compiling architecture RAMB16BWE_S36_S36_V of RAMB16BWE_S36_S36
-- Compiling entity RAMB16BWE_S36_S9
-- Compiling architecture RAMB16BWE_S36_S9_V of RAMB16BWE_S36_S9
-- Compiling entity RAMB16_S1
-- Compiling architecture RAMB16_S1_V of RAMB16_S1
-- Compiling entity RAMB16_S18
-- Compiling architecture RAMB16_S18_V of RAMB16_S18
-- Compiling entity RAMB16_S18_S18
-- Compiling architecture RAMB16_S18_S18_V of RAMB16_S18_S18
-- Compiling entity RAMB16_S18_S36
-- Compiling architecture RAMB16_S18_S36_V of RAMB16_S18_S36
-- Compiling entity RAMB16_S1_S1
-- Compiling architecture RAMB16_S1_S1_V of RAMB16_S1_S1
-- Compiling entity RAMB16_S1_S18
-- Compiling architecture RAMB16_S1_S18_V of RAMB16_S1_S18
-- Compiling entity RAMB16_S1_S2
-- Compiling architecture RAMB16_S1_S2_V of RAMB16_S1_S2
-- Compiling entity RAMB16_S1_S36
-- Compiling architecture RAMB16_S1_S36_V of RAMB16_S1_S36
-- Compiling entity RAMB16_S1_S4
-- Compiling architecture RAMB16_S1_S4_V of RAMB16_S1_S4
-- Compiling entity RAMB16_S1_S9
-- Compiling architecture RAMB16_S1_S9_V of RAMB16_S1_S9
-- Compiling entity RAMB16_S2
-- Compiling architecture RAMB16_S2_V of RAMB16_S2
-- Compiling entity RAMB16_S2_S18
-- Compiling architecture RAMB16_S2_S18_V of RAMB16_S2_S18
-- Compiling entity RAMB16_S2_S2
-- Compiling architecture RAMB16_S2_S2_V of RAMB16_S2_S2
-- Compiling entity RAMB16_S2_S36
-- Compiling architecture RAMB16_S2_S36_V of RAMB16_S2_S36
-- Compiling entity RAMB16_S2_S4
-- Compiling architecture RAMB16_S2_S4_V of RAMB16_S2_S4
-- Compiling entity RAMB16_S2_S9
-- Compiling architecture RAMB16_S2_S9_V of RAMB16_S2_S9
-- Compiling entity RAMB16_S36
-- Compiling architecture RAMB16_S36_V of RAMB16_S36
-- Compiling entity RAMB16_S36_S36
-- Compiling architecture RAMB16_S36_S36_V of RAMB16_S36_S36
-- Compiling entity RAMB16_S4
-- Compiling architecture RAMB16_S4_V of RAMB16_S4
-- Compiling entity RAMB16_S4_S18
-- Compiling architecture RAMB16_S4_S18_V of RAMB16_S4_S18
-- Compiling entity RAMB16_S4_S36
-- Compiling architecture RAMB16_S4_S36_V of RAMB16_S4_S36
-- Compiling entity RAMB16_S4_S4
-- Compiling architecture RAMB16_S4_S4_V of RAMB16_S4_S4
-- Compiling entity RAMB16_S4_S9
-- Compiling architecture RAMB16_S4_S9_V of RAMB16_S4_S9
-- Compiling entity RAMB16_S9
-- Compiling architecture RAMB16_S9_V of RAMB16_S9
-- Compiling entity RAMB16_S9_S18
-- Compiling architecture RAMB16_S9_S18_V of RAMB16_S9_S18
-- Compiling entity RAMB16_S9_S36
-- Compiling architecture RAMB16_S9_S36_V of RAMB16_S9_S36
-- Compiling entity RAMB16_S9_S9
-- Compiling architecture RAMB16_S9_S9_V of RAMB16_S9_S9
-- Compiling entity RAMB18
-- Compiling architecture RAMB18_V of RAMB18
-- Compiling entity RAMB18SDP
-- Compiling architecture RAMB18SDP_V of RAMB18SDP
-- Compiling entity RAMB36
-- Compiling architecture RAMB36_V of RAMB36
-- Compiling entity RAMB36SDP
-- Compiling architecture RAMB36SDP_V of RAMB36SDP
-- Compiling entity RAMB8BWER
-- Compiling architecture RAMB8BWER_V of RAMB8BWER
-- Compiling entity ROM128X1
-- Compiling architecture ROM128X1_V of ROM128X1
-- Compiling entity ROM16X1
-- Compiling architecture ROM16X1_V of ROM16X1
-- Compiling entity ROM256X1
-- Compiling architecture ROM256X1_V of ROM256X1
-- Compiling entity ROM32X1
-- Compiling architecture ROM32X1_V of ROM32X1
-- Compiling entity ROM64X1
-- Compiling architecture ROM64X1_V of ROM64X1
-- Compiling entity SRL16
-- Compiling architecture SRL16_V of SRL16
-- Compiling entity SRL16E_1
-- Compiling architecture SRL16E_1_V of SRL16E_1
-- Compiling entity SRL16_1
-- Compiling architecture SRL16_1_V of SRL16_1
-- Compiling entity SRL32E
-- Compiling architecture SRL32E_V of SRL32E
-- Compiling entity SRLC16
-- Compiling architecture SRLC16_V of SRLC16
-- Compiling entity SRLC16E_1
-- Compiling architecture SRLC16E_1_V of SRLC16E_1
-- Compiling entity SRLC16_1
-- Compiling architecture SRLC16_1_V of SRLC16_1
-- Compiling entity STARTUP_SPARTAN3
-- Compiling architecture STARTUP_SPARTAN3_V of STARTUP_SPARTAN3
-- Compiling entity STARTUP_SPARTAN3A
-- Compiling architecture STARTUP_SPARTAN3A_V of STARTUP_SPARTAN3A
-- Compiling entity STARTUP_SPARTAN6
-- Compiling architecture STARTUP_SPARTAN6_V of STARTUP_SPARTAN6
-- Compiling entity STARTUP_VIRTEX4
-- Compiling architecture STARTUP_VIRTEX4_V of STARTUP_VIRTEX4
-- Compiling entity STARTUP_VIRTEX5
-- Compiling architecture STARTUP_VIRTEX5_V of STARTUP_VIRTEX5
-- Compiling entity STARTUP_VIRTEX6
-- Compiling architecture STARTUP_VIRTEX6_V of STARTUP_VIRTEX6
-- Compiling entity SYSMON
-- Compiling architecture SYSMON_V of SYSMON
-- Compiling entity TEMAC_SINGLE
-- Compiling architecture TEMAC_SINGLE_V of TEMAC_SINGLE
-- Compiling entity USR_ACCESS_VIRTEX4
-- Compiling architecture USR_ACCESS_VIRTEX4_V of USR_ACCESS_VIRTEX4
-- Compiling entity USR_ACCESS_VIRTEX5
-- Compiling architecture USR_ACCESS_VIRTEX5_V of USR_ACCESS_VIRTEX5
-- Compiling entity USR_ACCESS_VIRTEX6
-- Compiling architecture USR_ACCESS_VIRTEX6_V of USR_ACCESS_VIRTEX6
-- Compiling entity XNOR2
-- Compiling architecture XNOR2_V of XNOR2
-- Compiling entity XNOR3
-- Compiling architecture XNOR3_V of XNOR3
-- Compiling entity XNOR4
-- Compiling architecture XNOR4_V of XNOR4
-- Compiling entity XNOR5
-- Compiling architecture XNOR5_V of XNOR5
-- Compiling entity XOR2
-- Compiling architecture XOR2_V of XOR2
-- Compiling entity XOR3
-- Compiling architecture XOR3_V of XOR3
-- Compiling entity XOR4
-- Compiling architecture XOR4_V of XOR4
-- Compiling entity XOR5
-- Compiling architecture XOR5_V of XOR5
-- Compiling entity XORCY_D
-- Compiling architecture XORCY_D_V of XORCY_D
-- Compiling entity XORCY_L
-- Compiling architecture XORCY_L_V of XORCY_L
-- Compiling entity GTHE2_CHANNEL
-- Compiling architecture GTHE2_CHANNEL_V of GTHE2_CHANNEL
-- Compiling entity GTHE2_COMMON
-- Compiling architecture GTHE2_COMMON_V of GTHE2_COMMON
-- Compiling entity GTXE2_CHANNEL
-- Compiling architecture GTXE2_CHANNEL_V of GTXE2_CHANNEL
-- Compiling entity GTXE2_COMMON
-- Compiling architecture GTXE2_COMMON_V of GTXE2_COMMON
-- Compiling entity IN_FIFO
-- Compiling architecture IN_FIFO_V of IN_FIFO
-- Compiling entity ISERDESE2
-- Compiling architecture ISERDESE2_V of ISERDESE2
-- Compiling entity OSERDESE2
-- Compiling architecture OSERDESE2_V of OSERDESE2
-- Compiling entity OUT_FIFO
-- Compiling architecture OUT_FIFO_V of OUT_FIFO
-- Compiling entity PCIE_2_1
-- Compiling architecture PCIE_2_1_V of PCIE_2_1
-- Compiling entity PCIE_3_0
-- Compiling architecture PCIE_3_0_V of PCIE_3_0
-- Compiling entity PHASER_IN
-- Compiling architecture PHASER_IN_V of PHASER_IN
-- Compiling entity PHASER_IN_PHY
-- Compiling architecture PHASER_IN_PHY_V of PHASER_IN_PHY
-- Compiling entity PHASER_OUT
-- Compiling architecture PHASER_OUT_V of PHASER_OUT
-- Compiling entity PHASER_OUT_PHY
-- Compiling architecture PHASER_OUT_PHY_V of PHASER_OUT_PHY
-- Compiling entity PHY_CONTROL
-- Compiling architecture PHY_CONTROL_V of PHY_CONTROL
End time: 10:26:11 on May 15,2024, Elapsed time: 0:00:17
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:unisim)
==============================================================================

 vhdl library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:26:14 on May 15,2024
vcom -93 -work unimacro -f F:\FPGA\vivadoModelsimLib/unimacro/.cxl.vhd.unimacro.unimacro.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
-- Compiling package body VCOMPONENTS
-- Loading package VCOMPONENTS
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ADDMACC_MACRO
-- Compiling architecture addmacc of ADDMACC_MACRO
-- Compiling entity ADDSUB_MACRO
-- Compiling architecture addsub of ADDSUB_MACRO
-- Compiling entity BRAM_SDP_MACRO
-- Compiling architecture bram_V of BRAM_SDP_MACRO
-- Compiling entity BRAM_SINGLE_MACRO
-- Compiling architecture bram_V of BRAM_SINGLE_MACRO
-- Compiling entity BRAM_TDP_MACRO
-- Compiling architecture bram_V of BRAM_TDP_MACRO
-- Compiling entity COUNTER_LOAD_MACRO
-- Compiling architecture counter of COUNTER_LOAD_MACRO
-- Compiling entity COUNTER_TC_MACRO
-- Compiling architecture count of COUNTER_TC_MACRO
-- Compiling entity EQ_COMPARE_MACRO
-- Compiling architecture compare of EQ_COMPARE_MACRO
-- Loading package VCOMPONENTS
-- Compiling entity FIFO_DUALCLOCK_MACRO
-- Compiling architecture fifo_V of FIFO_DUALCLOCK_MACRO
-- Compiling entity FIFO_SYNC_MACRO
-- Compiling architecture fifo_V of FIFO_SYNC_MACRO
-- Compiling entity MACC_MACRO
-- Compiling architecture macc of MACC_MACRO
-- Compiling entity MULT_MACRO
-- Compiling architecture mult of MULT_MACRO
End time: 10:26:15 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:unimacro)
==============================================================================

[0 error(s), 0 warning(s)] vhdl library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:unifast)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:26:17 on May 15,2024
vcom -93 -work unifast -f F:\FPGA\vivadoModelsimLib/unifast/.cxl.vhd.unifast.unifast.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package VITAL_Timing
-- Loading package VITAL_Primitives
-- Loading package VPKG
-- Compiling entity DSP48E1
-- Compiling architecture DSP48E1_V of DSP48E1
-- Compiling entity MMCME2_ADV
-- Compiling architecture MMCME2_ADV_V of MMCME2_ADV
-- Compiling entity PLLE2_ADV
-- Compiling architecture PLLE2_ADV_V of PLLE2_ADV
-- Compiling entity GTHE2_CHANNEL
-- Compiling architecture GTHE2_CHANNEL_FAST_V of GTHE2_CHANNEL
-- Compiling entity GTXE2_CHANNEL
-- Compiling architecture GTXE2_CHANNEL_FAST_V of GTXE2_CHANNEL
End time: 10:26:18 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:unifast)
==============================================================================

[0 error(s), 0 warning(s)]
compile_simlib: 0 error(s), 1 warning(s), 0.40 % complete

Compiling verilog library 'unisim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unisim)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:26:41 on May 15,2024
vlog -sv -svinputport=relaxed -work unisims_ver -f F:\FPGA\vivadoModelsimLib/unisims_ver/.cxl.sv.unisim.unisims_ver.cmf 
-- Compiling module HSADC
-- Compiling module HSDAC
-- Compiling module RFDAC
-- Compiling module RFADC
-- Compiling module GTM_DUAL
-- Compiling module URAM288E5
-- Compiling module URAM288E5_BASE
-- Compiling module GTME5_QUAD

Top level modules:
	HSADC
	HSDAC
	RFDAC
	RFADC
	GTM_DUAL
	URAM288E5
	URAM288E5_BASE
	GTME5_QUAD
End time: 10:26:42 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:unisim)
==============================================================================

 verilog library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unimacro)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:26:44 on May 15,2024
vlog -work unimacro_ver -f F:\FPGA\vivadoModelsimLib/unimacro_ver/.cxl.ver.unimacro.unimacro_ver.cmf 
-- Compiling module ADDMACC_MACRO
-- Compiling module ADDSUB_MACRO
-- Compiling module BRAM_SDP_MACRO
-- Compiling module BRAM_SINGLE_MACRO
-- Compiling module BRAM_TDP_MACRO
-- Compiling module COUNTER_LOAD_MACRO
-- Compiling module COUNTER_TC_MACRO
-- Compiling module EQ_COMPARE_MACRO
-- Compiling module FIFO_DUALCLOCK_MACRO
-- Compiling module FIFO_SYNC_MACRO
-- Compiling module MACC_MACRO
-- Compiling module MULT_MACRO

Top level modules:
	ADDMACC_MACRO
	ADDSUB_MACRO
	BRAM_SDP_MACRO
	BRAM_SINGLE_MACRO
	BRAM_TDP_MACRO
	COUNTER_LOAD_MACRO
	COUNTER_TC_MACRO
	EQ_COMPARE_MACRO
	FIFO_DUALCLOCK_MACRO
	FIFO_SYNC_MACRO
	MACC_MACRO
	MULT_MACRO
End time: 10:26:44 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:unimacro)
==============================================================================

[0 error(s), 0 warning(s)] verilog library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:unifast)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:26:47 on May 15,2024
vlog -work unifast_ver -f F:\FPGA\vivadoModelsimLib/unifast_ver/.cxl.ver.unifast.unifast_ver.cmf 
-- Compiling module DSP48E1
-- Compiling module GTHE2_CHANNEL
-- Compiling module GTXE2_CHANNEL
-- Compiling module MMCME2_ADV
-- Compiling module PLLE2_ADV

Top level modules:
	DSP48E1
	GTHE2_CHANNEL
	GTXE2_CHANNEL
	MMCME2_ADV
	PLLE2_ADV
End time: 10:26:47 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:unifast)
==============================================================================

[0 error(s), 0 warning(s)]
compile_simlib: 0 error(s), 0 warning(s), 0.60 % complete

Compiling verilog library 'simprim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:simprim)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:04 on May 15,2024
vlog "+define+XIL_TIMING" -sv -svinputport=relaxed -work simprims_ver -f F:\FPGA\vivadoModelsimLib/simprims_ver/.cxl.sv.simprim.simprims_ver.cmf 
-- Compiling module HSADC
-- Compiling module HSDAC
-- Compiling module RFDAC
-- Compiling module RFADC
-- Compiling module GTM_DUAL
-- Compiling module URAM288E5
-- Compiling module URAM288E5_BASE
-- Compiling module GTME5_QUAD

Top level modules:
	HSADC
	HSDAC
	RFDAC
	RFADC
	GTM_DUAL
	URAM288E5
	URAM288E5_BASE
	GTME5_QUAD
End time: 10:34:06 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:simprim)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 0.80 % complete

Compiling vhdl library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xpm)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:08 on May 15,2024
vcom -work xpm -f F:\FPGA\vivadoModelsimLib/xpm/.cxl.vhd.xpm.xpm.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
End time: 10:34:09 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xpm)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 1.00 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/xpm".
Errors: 0, Warnings: 1

Compiling verilog library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xpm)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:11 on May 15,2024
vlog -sv -work xpm -f F:\FPGA\vivadoModelsimLib/xpm/.cxl.ver.xpm.xpm.cmf 
-- Compiling module xpm_cdc_single
-- Compiling module xpm_cdc_gray
-- Compiling module xpm_cdc_handshake
-- Compiling module xpm_cdc_pulse
-- Compiling module xpm_cdc_array_single
-- Compiling module xpm_cdc_sync_rst
-- Compiling module xpm_cdc_async_rst
-- Compiling module xpm_cdc_low_latency_handshake
-- Compiling module xpm_fifo_base
-- Compiling module xpm_fifo_rst
-- Compiling module xpm_counter_updn
-- Compiling module xpm_fifo_reg_vec
-- Compiling module xpm_fifo_reg_bit
-- Compiling module xpm_reg_pipe_bit
-- Compiling module xpm_fifo_sync
-- Compiling module xpm_fifo_async
-- Compiling module xpm_fifo_axis
-- Compiling module xpm_fifo_axif
-- Compiling module xpm_fifo_axil
-- Compiling module xpm_fifo_axi_reg_slice
-- Compiling module xpm_fifo_tb
-- Compiling module xpm_fifo_ex
-- Compiling module xpm_fifo_gen_dverif
-- Compiling module xpm_fifo_gen_rng
-- Compiling module xpm_fifo_gen_dgen
-- Compiling module xpm_fifo_gen_pctrl
-- Compiling module xpm_memory_base
-- Compiling module asym_bwe_bb
-- Compiling module xpm_memory_dpdistram
-- Compiling module xpm_memory_dprom
-- Compiling module xpm_memory_sdpram
-- Compiling module xpm_memory_spram
-- Compiling module xpm_memory_sprom
-- Compiling module xpm_memory_tdpram
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nmu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
-- Compiling module xpm_nmu_mm
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2263) Redefinition of macro: <protected>.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xpm\xpm_noc\hdl\xpm_nsu_mm.sv(96): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
-- Compiling module xpm_nsu_mm

Top level modules:
	xpm_cdc_handshake
	xpm_cdc_pulse
	xpm_cdc_array_single
	xpm_cdc_async_rst
	xpm_cdc_low_latency_handshake
	xpm_fifo_axis
	xpm_fifo_axif
	xpm_fifo_axil
	xpm_fifo_tb
	xpm_memory_dpdistram
	xpm_memory_dprom
	xpm_memory_sdpram
	xpm_memory_spram
	xpm_memory_sprom
	xpm_memory_tdpram
	xpm_nmu_mm
	xpm_nsu_mm
End time: 10:34:13 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 136

END_COMPILATION_MESSAGES(modelsim:verilog:xpm)
==============================================================================


compile_simlib: 0 error(s), 136 warning(s), 1.20 % complete

Compiling verilog library 'xilinx_vip'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xilinx_vip)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:15 on May 15,2024
vlog -sv "+incdir+F:/FPGA/Vivado23/Vivado/2023.2/data/xilinx_vip/include" -work xilinx_vip -f F:\FPGA\vivadoModelsimLib/xilinx_vip/.cxl.sv.xilinx_vip.xilinx_vip.cmf 
-- Compiling interface axi4stream_vip_axi4streampc
-- Compiling interface axi_vip_axi4pc
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1145): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1166): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1187): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1195): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1226): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1254): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1306): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1339): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1354): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1367): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1380): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1393): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1406): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1419): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1432): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1445): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1458): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1471): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1484): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1703): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1714): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1725): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1736): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1747): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1758): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1769): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1780): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1791): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1802): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1813): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(1999): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2014): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2027): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2040): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2085): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2096): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2107): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2224): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2322): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2478): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2630): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2721): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2862): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2888): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2933): No trigger event inferred in disable expression.
** Warning: (vlog-13361) F:\FPGA\Vivado23\Vivado\2023.2\data\xilinx_vip\hdl\axi_vip_axi4pc.sv(2955): No trigger event inferred in disable expression.
-- Compiling package xil_common_vip_pkg
-- Compiling package axi4stream_vip_pkg
-- Importing package xil_common_vip_pkg
-- Compiling package axi_vip_pkg
-- Compiling package axi4stream_vip_if_sv_unit
-- Importing package axi4stream_vip_pkg
-- Compiling interface axi4stream_vip_if
-- Compiling package axi_vip_if_sv_unit
-- Importing package axi_vip_pkg
-- Compiling interface axi_vip_if
-- Compiling interface clk_vip_if
-- Compiling interface rst_vip_if

Top level modules:
	--none--
End time: 10:34:15 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 46

END_COMPILATION_MESSAGES(modelsim:verilog:xilinx_vip)
==============================================================================


compile_simlib: 0 error(s), 46 warning(s), 1.41 % complete

Compiling verilog library 'adc_dac_if_phy_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:adc_dac_if_phy_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:18 on May 15,2024
vlog -L adc_dac_if_phy_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work adc_dac_if_phy_v1_0_0 -f F:\FPGA\vivadoModelsimLib/adc_dac_if_phy_v1_0_0/.cxl.sv.ip.cmf 
-- Compiling module adc_dac_if_phy_v1_0_0_xphy_wrapper
-- Compiling module adc_dac_if_phy_v1_0_0_bank_wrapper
-- Compiling module adc_dac_if_phy_v1_0_0_pll

Top level modules:
	adc_dac_if_phy_v1_0_0_xphy_wrapper
	adc_dac_if_phy_v1_0_0_pll
End time: 10:34:18 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:adc_dac_if_phy_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 1.61 % complete

Compiling verilog library 'advanced_io_wizard_phy_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:advanced_io_wizard_phy_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:21 on May 15,2024
vlog -L advanced_io_wizard_phy_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work advanced_io_wizard_phy_v1_0_1 -f F:\FPGA\vivadoModelsimLib/advanced_io_wizard_phy_v1_0_1/.cxl.sv.ip.cmf 
-- Compiling module advanced_io_wizard_phy_v1_0_1_sync_cell
-- Compiling module advanced_io_wizard_phy_v1_0_1_reset_sm
-- Compiling interface advanced_io_wizard_phy_v1_0_1_reset_if
-- Compiling module advanced_io_wizard_phy_v1_0_1_bank_wrapper
-- Compiling package advanced_io_wizard_phy_v1_0_rfs_sv_unit
-- Compiling module advanced_io_wizard_phy_v1_0_1_rx_versal_deskew_main
-- Compiling module advanced_io_wizard_phy_v1_0_1_rx_versal_deskew_top
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_16b
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_14b
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_12b
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_11b
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_10b
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_9b
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_8b
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_7b
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_6b
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_5b
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_4b
-- Compiling module advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_Toplevel
-- Compiling module advanced_io_wizard_phy_v1_0_1_GenPulse
-- Compiling module advanced_io_wizard_phy_v1_0_1_Fdcr
-- Compiling module advanced_io_wizard_phy_v1_0_1_C4BCEtc
-- Compiling module advanced_io_wizard_phy_v1_0_1_C3BCEtc
-- Compiling module advanced_io_wizard_phy_v1_0_1_C2BCEtc

Top level modules:
	advanced_io_wizard_phy_v1_0_1_sync_cell
	advanced_io_wizard_phy_v1_0_1_reset_sm
	advanced_io_wizard_phy_v1_0_1_bank_wrapper
	advanced_io_wizard_phy_v1_0_1_rx_versal_deskew_top
	advanced_io_wizard_phy_v1_0_1_BitSlipInLogic_Toplevel
End time: 10:34:21 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:advanced_io_wizard_phy_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 1.81 % complete

Compiling verilog library 'advanced_io_wizard_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:advanced_io_wizard_v1_0_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:24 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work advanced_io_wizard_v1_0_10 -f F:\FPGA\vivadoModelsimLib/advanced_io_wizard_v1_0_10/.cxl.ver.ip.cmf 
-- Compiling module advanced_io_wizard_v1_0_10_clk_scheme
-- Compiling module advanced_io_wizard_v1_0_10_mipi_tx_cal
-- Compiling module advanced_io_wizard_v1_0_10_bidirectional_state_machine
-- Compiling module advanced_io_wizard_v1_0_10_bidirectional_state_machine_simpleriu

Top level modules:
	advanced_io_wizard_v1_0_10_clk_scheme
	advanced_io_wizard_v1_0_10_mipi_tx_cal
	advanced_io_wizard_v1_0_10_bidirectional_state_machine
	advanced_io_wizard_v1_0_10_bidirectional_state_machine_simpleriu
End time: 10:34:24 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:advanced_io_wizard_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 2.01 % complete

Compiling vhdl library 'ahblite_axi_bridge_v3_0_24'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:ahblite_axi_bridge_v3_0_24)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:27 on May 15,2024
vcom -93 -work ahblite_axi_bridge_v3_0_24 -f F:\FPGA\vivadoModelsimLib/ahblite_axi_bridge_v3_0_24/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ahblite_axi_bridge_pkg
-- Compiling package body ahblite_axi_bridge_pkg
-- Loading package ahblite_axi_bridge_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Loading package ahblite_axi_bridge_pkg
-- Compiling entity axi_wchannel
-- Compiling architecture RTL of axi_wchannel
-- Compiling entity axi_rchannel
-- Compiling architecture RTL of axi_rchannel
-- Compiling entity ahb_if
-- Compiling architecture RTL of ahb_if
-- Compiling entity ahb_data_counter
-- Compiling architecture RTL of ahb_data_counter
-- Compiling entity ahblite_axi_control
-- Compiling architecture RTL of ahblite_axi_control
-- Compiling entity ahblite_axi_bridge
-- Compiling architecture RTL of ahblite_axi_bridge
-- Loading entity ahblite_axi_control
-- Loading entity ahb_if
-- Loading entity ahb_data_counter
-- Loading entity axi_wchannel
-- Loading entity axi_rchannel
-- Loading entity time_out
End time: 10:34:27 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:ahblite_axi_bridge_v3_0_24)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 2.21 % complete

Compiling verilog library 'ai_noc'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ai_noc)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:30 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ai_noc -f F:\FPGA\vivadoModelsimLib/ai_noc/.cxl.ver.ip.cmf 
-- Compiling module ai_noc_v1_0_0_ai_noc

Top level modules:
	ai_noc_v1_0_0_ai_noc
End time: 10:34:30 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ai_noc)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 2.41 % complete

Compiling verilog library 'ai_pl_trig'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ai_pl_trig)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:33 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ai_pl_trig -f F:\FPGA\vivadoModelsimLib/ai_pl_trig/.cxl.ver.ip.cmf 
-- Compiling module ai_pl_trig_v1_0_0_ai_pl_trig

Top level modules:
	ai_pl_trig_v1_0_0_ai_pl_trig
End time: 10:34:33 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ai_pl_trig)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 2.61 % complete

Compiling verilog library 'ai_pl'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ai_pl)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:36 on May 15,2024
vlog -L ai_pl "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ai_pl -f F:\FPGA\vivadoModelsimLib/ai_pl/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ai_pl_v1_0/hdl/ai_pl_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:34:36 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 6

END_COMPILATION_MESSAGES(modelsim:verilog:ai_pl)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 2.81 % complete

Compiling verilog library 'anlt_subcore_ip_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:anlt_subcore_ip_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:39 on May 15,2024
vlog -L anlt_subcore_ip_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work anlt_subcore_ip_v1_0_1 -f F:\FPGA\vivadoModelsimLib/anlt_subcore_ip_v1_0_1/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:34:41 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:anlt_subcore_ip_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.01 % complete

Compiling verilog library 'an_lt_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:an_lt_v1_0_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:43 on May 15,2024
vlog -L an_lt_v1_0_10 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work an_lt_v1_0_10 -f F:\FPGA\vivadoModelsimLib/an_lt_v1_0_10/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:34:43 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:an_lt_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.21 % complete

Compiling verilog library 'audio_clock_recovery_unit_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:audio_clock_recovery_unit_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:46 on May 15,2024
vlog -L audio_clock_recovery_unit_v1_0_3 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work audio_clock_recovery_unit_v1_0_3 -f F:\FPGA\vivadoModelsimLib/audio_clock_recovery_unit_v1_0_3/.cxl.sv.ip.cmf 
-- Compiling module audio_clock_recovery_unit_v1_0_3_axi
-- Compiling module audio_clock_recovery_unit_v1_0_3_sys
-- Compiling module audio_clock_recovery_unit_v1_0_3

Top level modules:
	audio_clock_recovery_unit_v1_0_3
End time: 10:34:46 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:audio_clock_recovery_unit_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.41 % complete

Compiling verilog library 'audio_tpg_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:audio_tpg_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:50 on May 15,2024
vlog -L audio_tpg_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work audio_tpg_v1_0_1 -f F:\FPGA\vivadoModelsimLib/audio_tpg_v1_0_1/.cxl.sv.ip.cmf 
-- Compiling module pat_gen_engine

Top level modules:
	pat_gen_engine
End time: 10:34:50 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:audio_tpg_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.61 % complete

Compiling verilog library 'av_pat_gen_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:av_pat_gen_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:53 on May 15,2024
vlog -L av_pat_gen_v1_0_2 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work av_pat_gen_v1_0_2 -f F:\FPGA\vivadoModelsimLib/av_pat_gen_v1_0_2/.cxl.sv.ip.cmf 
-- Compiling module av_pat_gen_v1_0_2_av_axi
-- Compiling module av_pat_gen_v1_0_2_timing
-- Compiling module av_pat_gen_v1_0_2_video_pattern
-- Compiling module av_pat_gen_v1_0_2_dport
-- Compiling module av_pat_gen_v1_0_2
-- Compiling module pulse_clkcross_aud

Top level modules:
	av_pat_gen_v1_0_2
End time: 10:34:53 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:av_pat_gen_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.82 % complete

Compiling verilog library 'av_pat_gen_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:av_pat_gen_v2_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:56 on May 15,2024
vlog -L av_pat_gen_v2_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work av_pat_gen_v2_0_1 -f F:\FPGA\vivadoModelsimLib/av_pat_gen_v2_0_1/.cxl.sv.ip.cmf 
-- Compiling module av_pat_gen_v2_0_1_av_axi
-- Compiling module av_pat_gen_v2_0_1_video_pattern_new
-- Compiling module av_pat_gen_v2_0_1_dport
-- Compiling module av_pat_gen_v2_0_1
-- Compiling module pulse_clkcross_aud

Top level modules:
	av_pat_gen_v2_0_1
End time: 10:34:56 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:av_pat_gen_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.02 % complete

Compiling verilog library 'axis_cap_ctrl_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_cap_ctrl_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:34:59 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_cap_ctrl_v1_0_0 -f F:\FPGA\vivadoModelsimLib/axis_cap_ctrl_v1_0_0/.cxl.ver.ip.cmf 
-- Compiling module axis_cap_ctrl_v1_0_0_axis_cap_ctrl
-- Compiling module axis_cap_ctrl_v1_0_0_case1
-- Compiling module axis_cap_ctrl_v1_0_0_case2
-- Compiling module axis_cap_ctrl_v1_0_0_case3
-- Compiling module axis_cap_ctrl_v1_0_0_case4
-- Compiling module axis_cap_ctrl_v1_0_0_case5
-- Compiling module axis_cap_ctrl_v1_0_0_case6
-- Compiling module axis_cap_ctrl_v1_0_0_case7
-- Compiling module axis_cap_ctrl_v1_0_0_case8

Top level modules:
	axis_cap_ctrl_v1_0_0_axis_cap_ctrl
End time: 10:34:59 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_cap_ctrl_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.22 % complete

Compiling verilog library 'axis_dbg_stub_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_dbg_stub_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:02 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_dbg_stub_v1_0_0 -f F:\FPGA\vivadoModelsimLib/axis_dbg_stub_v1_0_0/.cxl.ver.ip.cmf 
-- Compiling module axis_dbg_stub_v1_0_0_axis_dbg_stub

Top level modules:
	axis_dbg_stub_v1_0_0_axis_dbg_stub
End time: 10:35:02 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_dbg_stub_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.42 % complete

Compiling verilog library 'axis_dbg_sync_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_dbg_sync_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:05 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_dbg_sync_v1_0_0 -f F:\FPGA\vivadoModelsimLib/axis_dbg_sync_v1_0_0/.cxl.ver.ip.cmf 
-- Compiling module axis_dbg_sync_v1_0_0_axis_dbg_sync

Top level modules:
	axis_dbg_sync_v1_0_0_axis_dbg_sync
End time: 10:35:05 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_dbg_sync_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.62 % complete

Compiling verilog library 'axis_ila_adv_trig_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_ila_adv_trig_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:08 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_ila_adv_trig_v1_0_0 -f F:\FPGA\vivadoModelsimLib/axis_ila_adv_trig_v1_0_0/.cxl.ver.ip.cmf 
-- Compiling module axis_ila_adv_trig_v1_0_0_adv_trigger
-- Compiling module axis_ila_adv_trig_v1_0_0_adv_trigger_sequencer
-- Compiling module axis_ila_adv_trig_v1_0_0_ila_counter
-- Compiling module axis_ila_adv_trig_v1_0_0_generic_counter
-- Compiling module axis_ila_adv_trig_v1_0_0_ila_fsm_memory_read

Top level modules:
	axis_ila_adv_trig_v1_0_0_adv_trigger
End time: 10:35:08 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_ila_adv_trig_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.82 % complete

Compiling verilog library 'axis_ila_ct_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_ila_ct_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:11 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_ila_ct_v1_0_0 -f F:\FPGA\vivadoModelsimLib/axis_ila_ct_v1_0_0/.cxl.ver.ip.cmf 
-- Compiling module axis_ila_ct_v1_0_0_axis_ila_ct

Top level modules:
	axis_ila_ct_v1_0_0_axis_ila_ct
End time: 10:35:11 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_ila_ct_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 5.02 % complete

Compiling verilog library 'axis_ila_pp_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_ila_pp_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:14 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_ila_pp_v1_0_1 -f F:\FPGA\vivadoModelsimLib/axis_ila_pp_v1_0_1/.cxl.ver.ip.cmf 
-- Compiling module axis_ila_pp_v1_0_1_axis_ila_pp

Top level modules:
	axis_ila_pp_v1_0_1_axis_ila_pp
End time: 10:35:15 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_ila_pp_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 5.22 % complete

Compiling verilog library 'axis_ila_txns_cntr_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_ila_txns_cntr_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:17 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_ila_txns_cntr_v1_0_0 -f F:\FPGA\vivadoModelsimLib/axis_ila_txns_cntr_v1_0_0/.cxl.ver.ip.cmf 
-- Compiling module axis_ila_txns_cntr_v1_0_0_cntr
-- Compiling module axis_ila_txns_cntr_v1_0_0_axis_ila_txns_cntr

Top level modules:
	axis_ila_txns_cntr_v1_0_0_axis_ila_txns_cntr
End time: 10:35:17 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_ila_txns_cntr_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 5.42 % complete

Compiling verilog library 'axis_infrastructure_v1_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_infrastructure_v1_1_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:20 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_infrastructure_v1_1_1 -f F:\FPGA\vivadoModelsimLib/axis_infrastructure_v1_1_1/.cxl.ver.ip.cmf 
-- Compiling module axis_infrastructure_v1_1_1_mux_enc
-- Compiling module axis_infrastructure_v1_1_1_util_aclken_converter
-- Compiling module axis_infrastructure_v1_1_1_util_aclken_converter_wrapper
-- Compiling module axis_infrastructure_v1_1_1_util_axis2vector
-- Compiling module axis_infrastructure_v1_1_1_util_vector2axis
-- Compiling module axis_infrastructure_v1_1_1_clock_synchronizer
-- Compiling module axis_infrastructure_v1_1_1_cdc_handshake

Top level modules:
	axis_infrastructure_v1_1_1_mux_enc
	axis_infrastructure_v1_1_1_util_aclken_converter_wrapper
	axis_infrastructure_v1_1_1_clock_synchronizer
	axis_infrastructure_v1_1_1_cdc_handshake
End time: 10:35:21 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_infrastructure_v1_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 5.62 % complete

Compiling verilog library 'axis_itct_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_itct_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:24 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_itct_v1_0_0 -f F:\FPGA\vivadoModelsimLib/axis_itct_v1_0_0/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:35:41 on May 15,2024, Elapsed time: 0:00:17
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_itct_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 5.82 % complete

Compiling verilog library 'axis_mem_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_mem_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:43 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_mem_v1_0_1 -f F:\FPGA\vivadoModelsimLib/axis_mem_v1_0_1/.cxl.ver.ip.cmf 
-- Compiling module axis_mem_v1_0_1_generic_mux
-- Compiling module axis_mem_v1_0_1_generic_memrd
-- Compiling module axis_mem_v1_0_1_mem
-- Compiling module axis_mem_v1_0_1_axis_mem
-- Compiling module dfff
-- Compiling module axis_mem_v1_0_1_trace_header
-- Compiling module dff

Top level modules:
	axis_mem_v1_0_1_axis_mem
End time: 10:35:49 on May 15,2024, Elapsed time: 0:00:06
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_mem_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 6.02 % complete

Compiling verilog library 'axis_mu_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_mu_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:51 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_mu_v1_0_0 -f F:\FPGA\vivadoModelsimLib/axis_mu_v1_0_0/.cxl.ver.ip.cmf 
-- Compiling module axis_mu_v1_0_0_allx_carry_logic
-- Compiling module axis_mu_v1_0_0_allx
-- Compiling module axis_mu_v1_0_0_mu_eq
-- Compiling module axis_mu_v1_0_0_mu_eq_edge
-- Compiling module axis_mu_v1_0_0_axis_mu

Top level modules:
	axis_mu_v1_0_0_axis_mu
End time: 10:35:51 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_mu_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 6.22 % complete

Compiling verilog library 'axis_protocol_checker_v2_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_protocol_checker_v2_0_13)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:54 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_protocol_checker_v2_0_13 -f F:\FPGA\vivadoModelsimLib/axis_protocol_checker_v2_0_13/.cxl.ver.ip.cmf 
-- Compiling module axis_protocol_checker_v2_0_13_asr_inline
-- Compiling module axis_protocol_checker_v2_0_13_reporter
-- Compiling module axis_protocol_checker_v2_0_13_top

Top level modules:
	axis_protocol_checker_v2_0_13_top
End time: 10:35:54 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_protocol_checker_v2_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 6.43 % complete

Compiling vhdl library 'axi_ahblite_bridge_v3_0_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_ahblite_bridge_v3_0_26)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:35:57 on May 15,2024
vcom -93 -work axi_ahblite_bridge_v3_0_26 -f F:\FPGA\vivadoModelsimLib/axi_ahblite_bridge_v3_0_26/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity time_out
-- Compiling architecture RTL of time_out
-- Loading entity counter_f
-- Compiling entity ahb_skid_buf
-- Compiling architecture implementation of ahb_skid_buf
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_slv_if
-- Compiling architecture RTL of axi_slv_if
-- Compiling entity ahb_mstr_if
-- Compiling architecture RTL of ahb_mstr_if
-- Compiling entity axi_ahblite_bridge
-- Compiling architecture RTL of axi_ahblite_bridge
-- Loading entity ahb_skid_buf
-- Loading entity axi_slv_if
-- Loading entity ahb_mstr_if
-- Loading entity time_out
End time: 10:35:58 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_ahblite_bridge_v3_0_26)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 6.63 % complete

Compiling verilog library 'axi_amm_bridge_v1_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_amm_bridge_v1_0_19)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:00 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_amm_bridge_v1_0_19 -f F:\FPGA\vivadoModelsimLib/axi_amm_bridge_v1_0_19/.cxl.ver.ip.cmf 
-- Compiling module axi_amm_bridge_v1_0_19_lite
-- Compiling module axi_amm_bridge_v1_0_19_fifo
-- Compiling module axi_amm_bridge_v1_0_19_full
-- Compiling module axi_amm_bridge_v1_0_19_top

Top level modules:
	axi_amm_bridge_v1_0_19_top
End time: 10:36:00 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_amm_bridge_v1_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 6.83 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_1_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_bram_ctrl_v4_1_9)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:03 on May 15,2024
vcom -93 -work axi_bram_ctrl_v4_1_9 -f F:\FPGA\vivadoModelsimLib/axi_bram_ctrl_v4_1_9/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling package axi_bram_ctrl_funcs
-- Loading package NUMERIC_STD
-- Compiling package body axi_bram_ctrl_funcs
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity axi_lite_if
-- Compiling architecture IMP of axi_lite_if
-- Compiling entity checkbit_handler_64
-- Compiling architecture IMP of checkbit_handler_64
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit_64
-- Compiling architecture IMP of Correct_One_Bit_64
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ecc_gen
-- Compiling architecture trans of ecc_gen
-- Loading entity axi_lite_if
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity lite_ecc_reg
-- Compiling architecture implementation of lite_ecc_reg
-- Loading entity lite_ecc_reg
-- Loading entity Parity
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity ecc_gen
-- Compiling entity axi_lite
-- Compiling architecture implementation of axi_lite
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(6862): Nonresolved signal 'lite_sm_cs' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(10568):Process LITE_SM_REG_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(10574)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(8367):Process LITE_SM_REG_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(8373)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(6862): Nonresolved signal 'lite_sm_ns' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(10314):Process LITE_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(10329)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(10024):Process LITE_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(10040)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(8133):Process LITE_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(8145)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(7875):Process LITE_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(7889)
-- Compiling entity sng_port_arb
-- Compiling architecture implementation of sng_port_arb
-- Compiling entity ua_narrow
-- Compiling architecture implementation of ua_narrow
-- Compiling entity wrap_brst
-- Compiling architecture implementation of wrap_brst
-- Compiling entity wrap_brst_rd
-- Compiling architecture implementation of wrap_brst_rd
-- Loading entity wrap_brst
-- Loading entity ua_narrow
-- Loading entity checkbit_handler_64
-- Loading entity Correct_One_Bit_64
-- Compiling entity rd_chnl
-- Compiling architecture implementation of rd_chnl
-- Loading entity wrap_brst_rd
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(14800): Nonresolved signal 'rd_addr_sm_cs' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22497):Process RD_ADDR_SM_REG_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22501)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(16834):Process RD_ADDR_SM_REG_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(16845)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(14800): Nonresolved signal 'rd_addr_sm_ns' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22378):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22387)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22325):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22334)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22250):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22259)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(16660):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(16672)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(16497):Process RD_ADDR_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(16510)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(14961): Nonresolved signal 'rd_data_sm_cs' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22848):Process RD_DATA_SM_REG_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22852)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(19815):Process RD_DATA_SM_REG_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(19821)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(14961): Nonresolved signal 'rd_data_sm_ns' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22751):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22762)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22657):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22668)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22570):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22582)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(18660):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(18693)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(17345):Process RD_DATA_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(17380)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(15080): Nonresolved signal 'rlast_sm_ns' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(21350):Process RLAST_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(21364)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(21213):Process RLAST_SM_CMB_PROCESS_RL
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(21230)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(15135): Nonresolved signal 'rl_count' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22552):Process line__22552
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(22556)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(20239):Process line__20239
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(20243)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(19982):Process line__19982
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(19986)
-- Loading entity SRL_FIFO
-- Compiling entity wr_chnl
-- Compiling architecture implementation of wr_chnl
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(24325): Nonresolved signal 'wr_data_ecc_sm_ns' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(26490):Process WR_DATA_ECC_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(26503)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(26242):Process WR_DATA_ECC_SM_CMB_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd(26256)
-- Loading entity sng_port_arb
-- Loading entity wr_chnl
-- Loading entity rd_chnl
-- Compiling entity full_axi
-- Compiling architecture implementation of full_axi
-- Loading entity axi_lite
-- Loading entity full_axi
-- Compiling entity axi_bram_ctrl_top
-- Compiling architecture implementation of axi_bram_ctrl_top
-- Loading package VCOMPONENTS
-- Loading entity axi_bram_ctrl_top
-- Compiling entity axi_bram_ctrl
-- Compiling architecture implementation of axi_bram_ctrl
End time: 10:36:05 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 9

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_bram_ctrl_v4_1_9)
==============================================================================


compile_simlib: 0 error(s), 9 warning(s), 7.03 % complete

Compiling verilog library 'axi_chip2chip_v5_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_chip2chip_v5_0_20)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:07 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_chip2chip_v5_0_20 -f F:\FPGA\vivadoModelsimLib/axi_chip2chip_v5_0_20/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:36:07 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_chip2chip_v5_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.23 % complete

Compiling verilog library 'axi_infrastructure_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_infrastructure_v1_1_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:10 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_infrastructure_v1_1_0 -f F:\FPGA\vivadoModelsimLib/axi_infrastructure_v1_1_0/.cxl.ver.ip.cmf 
-- Compiling module axi_infrastructure_v1_1_0_axi2vector
-- Compiling module axi_infrastructure_v1_1_0_axic_srl_fifo
-- Compiling module axi_infrastructure_v1_1_0_vector2axi

Top level modules:
	axi_infrastructure_v1_1_0_axi2vector
	axi_infrastructure_v1_1_0_axic_srl_fifo
	axi_infrastructure_v1_1_0_vector2axi
End time: 10:36:10 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_infrastructure_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.43 % complete

Compiling verilog library 'axi_jtag_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_jtag_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:13 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_jtag_v1_0_1 -f F:\FPGA\vivadoModelsimLib/axi_jtag_v1_0_1/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:36:13 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_jtag_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.63 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0_4)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:16 on May 15,2024
vcom -93 -work axi_lite_ipif_v3_0_4 -f F:\FPGA\vivadoModelsimLib/axi_lite_ipif_v3_0_4/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity slave_attachment
-- Compiling architecture imp of slave_attachment
-- Loading entity address_decoder
-- Compiling entity axi_lite_ipif
-- Compiling architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
End time: 10:36:16 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.83 % complete

Compiling vhdl library 'axi_lmb_bridge_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_lmb_bridge_v1_0_2)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:19 on May 15,2024
vcom -93 -work axi_lmb_bridge_v1_0_2 -f F:\FPGA\vivadoModelsimLib/axi_lmb_bridge_v1_0_2/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_lmb_bridge
-- Loading package NUMERIC_STD
-- Compiling architecture IMP of axi_lmb_bridge
End time: 10:36:19 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_lmb_bridge_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.03 % complete

Compiling verilog library 'axi_pcie3_v3_0_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie3_v3_0_27)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:22 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_pcie3_v3_0_27 -f F:\FPGA\vivadoModelsimLib/axi_pcie3_v3_0_27/.cxl.ver.ip.cmf 
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie3_v3_0\hdl\axi_pcie3_v3_0_vl_rfs.v(105): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie3_v3_0\hdl\axi_pcie3_v3_0_vl_rfs.v(105): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 10:36:23 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie3_v3_0_27)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 8.23 % complete

Compiling verilog library 'axi_perf_mon_v5_0_31'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_perf_mon_v5_0_31)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:25 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_perf_mon_v5_0_31 -f F:\FPGA\vivadoModelsimLib/axi_perf_mon_v5_0_31/.cxl.ver.ip.cmf 
-- Compiling module axi_perf_mon_v5_0_31_dff_async_reset
-- Compiling module axi_perf_mon_v5_0_31_async_fifo
-- Compiling module axi_perf_mon_v5_0_31_sync_fifo
-- Compiling module axi_perf_mon_v5_0_31_acc_n_incr
-- Compiling module axi_perf_mon_v5_0_31_async_stream_fifo
-- Compiling module axi_perf_mon_v5_0_31_axi_interface
-- Compiling module axi_perf_mon_v5_0_31_counter
-- Compiling module axi_perf_mon_v5_0_31_counter_ovf
-- Compiling module axi_perf_mon_v5_0_31_cdc_sync
-- Compiling module axi_perf_mon_v5_0_31_flags_gen
-- Compiling module axi_perf_mon_v5_0_31_glbl_clk_cnt
-- Compiling module axi_perf_mon_v5_0_31_interrupt_module
-- Compiling module axi_perf_mon_v5_0_31_intr_sync
-- Compiling module axi_perf_mon_v5_0_31_metric_calc
-- Compiling module axi_perf_mon_v5_0_31_metric_counters
-- Compiling module axi_perf_mon_v5_0_31_metric_sel_n_cnt
-- Compiling module axi_perf_mon_v5_0_31_mon_fifo
-- Compiling module axi_perf_mon_v5_0_31_ext_calc
-- Compiling module axi_perf_mon_v5_0_31_register_module
-- Compiling module axi_perf_mon_v5_0_31_samp_intl_cnt
-- Compiling module axi_perf_mon_v5_0_31_samp_metrics_data
-- Compiling module axi_perf_mon_v5_0_31_strm_fifo_wr_logic
-- Compiling module axi_perf_mon_v5_0_31_throttle
-- Compiling module axi_perf_mon_v5_0_31_postTriggerMarker
-- Compiling module axi_perf_mon_v5_0_31_advanced
-- Compiling module axi_perf_mon_v5_0_31_profile
-- Compiling module axi_perf_mon_v5_0_31_acc_sample_profile
-- Compiling module axi_perf_mon_v5_0_31_register_module_profile
-- Compiling module axi_perf_mon_v5_0_31_metric_calc_profile
-- Compiling module axi_perf_mon_v5_0_31_metric_counters_profile
-- Compiling module axi_perf_mon_v5_0_31_flags_gen_trace
-- Compiling module axi_perf_mon_v5_0_31_top

Top level modules:
	axi_perf_mon_v5_0_31_top
End time: 10:36:25 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_perf_mon_v5_0_31)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.43 % complete

Compiling verilog library 'axi_pmon_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_pmon_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:28 on May 15,2024
vlog -L axi_pmon_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work axi_pmon_v1_0_0 -f F:\FPGA\vivadoModelsimLib/axi_pmon_v1_0_0/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:36:28 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_pmon_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.63 % complete

Compiling verilog library 'axi_remapper_rx_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_remapper_rx_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:31 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_remapper_rx_v1_0_1 -f F:\FPGA\vivadoModelsimLib/axi_remapper_rx_v1_0_1/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:36:31 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_remapper_rx_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 8.84 % complete

Compiling verilog library 'axi_remapper_tx_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_remapper_tx_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:34 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_remapper_tx_v1_0_1 -f F:\FPGA\vivadoModelsimLib/axi_remapper_tx_v1_0_1/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:36:34 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_remapper_tx_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.04 % complete

Compiling verilog library 'blk_mem_gen_v8_3_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_3_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:37 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work blk_mem_gen_v8_3_7 -f F:\FPGA\vivadoModelsimLib/blk_mem_gen_v8_3_7/.cxl.ver.ip.cmf 
-- Compiling module STATE_LOGIC_v8_3
-- Compiling module beh_vlog_muxf7_v8_3
-- Compiling module beh_vlog_ff_clr_v8_3
-- Compiling module beh_vlog_ff_pre_v8_3
-- Compiling module beh_vlog_ff_ce_clr_v8_3
-- Compiling module write_netlist_v8_3
-- Compiling module read_netlist_v8_3
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
-- Compiling module blk_mem_axi_regs_fwd_v8_3
-- Compiling module blk_mem_gen_v8_3_7_output_stage
-- Compiling module blk_mem_gen_v8_3_7_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_3_7_mem_module
-- Compiling module blk_mem_gen_v8_3_7

Top level modules:
	blk_mem_gen_v8_3_7
End time: 10:36:37 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_3_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.24 % complete

Compiling verilog library 'blk_mem_gen_v8_4_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_4_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:40 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work blk_mem_gen_v8_4_7 -f F:\FPGA\vivadoModelsimLib/blk_mem_gen_v8_4_7/.cxl.ver.ip.cmf 
-- Compiling module STATE_LOGIC_v8_4
-- Compiling module beh_vlog_muxf7_v8_4
-- Compiling module beh_vlog_ff_clr_v8_4
-- Compiling module beh_vlog_ff_pre_v8_4
-- Compiling module beh_vlog_ff_ce_clr_v8_4
-- Compiling module write_netlist_v8_4
-- Compiling module read_netlist_v8_4
-- Compiling module blk_mem_axi_write_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_read_wrapper_beh_v8_4
-- Compiling module blk_mem_axi_regs_fwd_v8_4
-- Compiling module blk_mem_gen_v8_4_7_output_stage
-- Compiling module blk_mem_gen_v8_4_7_softecc_output_reg_stage
-- Compiling module blk_mem_gen_v8_4_7_mem_module
-- Compiling module blk_mem_gen_v8_4_7

Top level modules:
	blk_mem_gen_v8_4_7
End time: 10:36:40 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:blk_mem_gen_v8_4_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.44 % complete

Compiling verilog library 'bscan_axi_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:bscan_axi_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:43 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work bscan_axi_v1_0_1 -f F:\FPGA\vivadoModelsimLib/bscan_axi_v1_0_1/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:36:44 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:bscan_axi_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.64 % complete

Compiling vhdl library 'bscan_jtag'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:bscan_jtag)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:46 on May 15,2024
vcom -93 -work bscan_jtag -f F:\FPGA\vivadoModelsimLib/bscan_jtag/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:36:47 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:bscan_jtag)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.84 % complete

Compiling vhdl library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:bsip_v1_1_0)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:50 on May 15,2024
vcom -93 -work bsip_v1_1_0 -f F:\FPGA\vivadoModelsimLib/bsip_v1_1_0/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:36:50 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:bsip_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.04 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/bsip_v1_1_0".
Errors: 0, Warnings: 1

Compiling verilog library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:bsip_v1_1_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:53 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work bsip_v1_1_0 -f F:\FPGA\vivadoModelsimLib/bsip_v1_1_0/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:36:53 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:bsip_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.24 % complete

Compiling verilog library 'bs_mux_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:bs_mux_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:56 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work bs_mux_v1_0_0 -f F:\FPGA\vivadoModelsimLib/bs_mux_v1_0_0/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:36:56 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:bs_mux_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.44 % complete

Compiling verilog library 'cam_v2_6_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cam_v2_6_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:36:59 on May 15,2024
vlog -L cam_v2_6_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work cam_v2_6_0 -f F:\FPGA\vivadoModelsimLib/cam_v2_6_0/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_v2_6/hdl/cam_v2_6_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:37:08 on May 15,2024, Elapsed time: 0:00:09
Errors: 0, Warnings: 182

END_COMPILATION_MESSAGES(modelsim:verilog:cam_v2_6_0)
==============================================================================


compile_simlib: 0 error(s), 182 warning(s), 10.64 % complete

Compiling verilog library 'clk_gen_sim_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:clk_gen_sim_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:10 on May 15,2024
vlog -L clk_gen_sim_v1_0_3 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work clk_gen_sim_v1_0_3 -f F:\FPGA\vivadoModelsimLib/clk_gen_sim_v1_0_3/.cxl.sv.ip.cmf 
-- Compiling module clk_gen_sim_v1_0_3

Top level modules:
	clk_gen_sim_v1_0_3
End time: 10:37:10 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:clk_gen_sim_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.84 % complete

Compiling verilog library 'clk_vip_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:clk_vip_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:13 on May 15,2024
vlog -L clk_vip_v1_0_3 -L xilinx_vip "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work clk_vip_v1_0_3 -f F:\FPGA\vivadoModelsimLib/clk_vip_v1_0_3/.cxl.sv.ip.cmf 
-- Compiling module clk_vip_v1_0_3_top

Top level modules:
	clk_vip_v1_0_3_top
End time: 10:37:13 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:clk_vip_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.04 % complete

Compiling verilog library 'cmac_usplus_v3_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cmac_usplus_v3_1_14)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:16 on May 15,2024
vlog -L cmac_usplus_v3_1_14 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work cmac_usplus_v3_1_14 -f F:\FPGA\vivadoModelsimLib/cmac_usplus_v3_1_14/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:37:18 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:cmac_usplus_v3_1_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.24 % complete

Compiling verilog library 'cmac_v2_6_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cmac_v2_6_12)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:20 on May 15,2024
vlog -L cmac_v2_6_12 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work cmac_v2_6_12 -f F:\FPGA\vivadoModelsimLib/cmac_v2_6_12/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:37:20 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:cmac_v2_6_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.45 % complete

Compiling vhdl library 'compact_gt_v1_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:compact_gt_v1_0_16)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:23 on May 15,2024
vcom -93 -work compact_gt_v1_0_16 -f F:\FPGA\vivadoModelsimLib/compact_gt_v1_0_16/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:37:23 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:compact_gt_v1_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.65 % complete

Compiling verilog library 'cpm4_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cpm4_v1_0_14)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:26 on May 15,2024
vlog -L cpm4_v1_0_14 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work cpm4_v1_0_14 -f F:\FPGA\vivadoModelsimLib/cpm4_v1_0_14/.cxl.sv.ip.cmf 
-- Compiling interface pciea_port_axis_rq_if
-- Compiling interface pciea_port_axis_cc_if
-- Compiling interface pciea_port_axis_ext_cq_if
-- Compiling interface pciea_port_axis_ext_rc_if
-- Compiling interface dma_pcie_axis_rq_if
-- Compiling interface dma_pcie_axis_rc_if
-- Compiling interface dma_pcie_axis_cq_if
-- Compiling interface dma_pcie_axis_cc_if
-- Compiling interface dma_pcie_c2h_axis_if
-- Compiling interface dma_pcie_byp_in_if
-- Compiling interface dma_pcie_byp_out_if
-- Compiling interface dma_pcie_h2c_axis_if
-- Compiling interface dma_pcie_mdma_c2h_axis_if
-- Compiling interface dma_pcie_mdma_h2c_axis_if
-- Compiling interface dma_pcie_mdma_byp_out_if
-- Compiling interface dma_pcie_mdma_byp_in_if
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm4_v1_0/hdl/cpm4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:37:26 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 62

END_COMPILATION_MESSAGES(modelsim:verilog:cpm4_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 62 warning(s), 11.85 % complete

Compiling verilog library 'cpm5_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cpm5_v1_0_14)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:29 on May 15,2024
vlog -L cpm5_v1_0_14 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work cpm5_v1_0_14 -f F:\FPGA\vivadoModelsimLib/cpm5_v1_0_14/.cxl.sv.ip.cmf 
-- Compiling interface pciea_port_axis_rq_if
-- Compiling interface pciea_port_axis_cc_if
-- Compiling interface pciea_port_axis_ext_cq_if
-- Compiling interface pciea_port_axis_ext_rc_if
-- Compiling interface dma_pcie_mdma_h2c_axis_if
-- Compiling interface dma_pcie_mdma_c2h_axis_if
-- Compiling interface dma_pcie_mdma_byp_out_if
-- Compiling interface dma_pcie_mdma_byp_in_if
-- Compiling interface dma_pcie_h2c_axis_if
-- Compiling interface dma_pcie_c2h_axis_if
-- Compiling interface dma_pcie_byp_out_if
-- Compiling interface dma_pcie_byp_in_if
-- Compiling interface dma_pcie_axis_rq_if
-- Compiling interface dma_pcie_axis_rc_if
-- Compiling interface dma_pcie_axis_cq_if
-- Compiling interface dma_pcie_axis_cc_if
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpm5_v1_0/hdl/cpm5_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:37:29 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 156

END_COMPILATION_MESSAGES(modelsim:verilog:cpm5_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 156 warning(s), 12.05 % complete

Compiling verilog library 'dcmac_v2_3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:dcmac_v2_3_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:32 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work dcmac_v2_3_0 -f F:\FPGA\vivadoModelsimLib/dcmac_v2_3_0/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:37:32 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:dcmac_v2_3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.25 % complete

Compiling verilog library 'ddr4_pl_phy_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ddr4_pl_phy_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:35 on May 15,2024
vlog -L ddr4_pl_phy_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ddr4_pl_phy_v1_0_1 -f F:\FPGA\vivadoModelsimLib/ddr4_pl_phy_v1_0_1/.cxl.sv.ip.cmf 
-- Compiling module ddr4_pl_phy_v1_0_1_pll
-- Compiling module ddr4_pl_phy_v1_0_1_xphy_bank_wrapper

Top level modules:
	ddr4_pl_phy_v1_0_1_pll
	ddr4_pl_phy_v1_0_1_xphy_bank_wrapper
End time: 10:37:35 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ddr4_pl_phy_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.45 % complete

Compiling verilog library 'ddr4_pl_v1_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ddr4_pl_v1_0_12)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:38 on May 15,2024
vlog -L ddr4_pl_v1_0_12 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ddr4_pl_v1_0_12 -f F:\FPGA\vivadoModelsimLib/ddr4_pl_v1_0_12/.cxl.sv.ip.cmf 
-- Compiling module ddr4_pl_v1_0_12_cal
-- Compiling module ddr4_pl_v1_0_12_cal_addr_decode
-- Compiling module ddr4_pl_v1_0_12_cal_config_rom
-- Compiling module ddr4_pl_v1_0_12_cal_cplx
-- Compiling module ddr4_pl_v1_0_12_cal_cplx_data
-- Compiling module ddr4_pl_v1_0_12_cal_mc_odt
-- Compiling module ddr4_pl_v1_0_12_cal_pi
-- Compiling module ddr4_pl_v1_0_12_cal_rd_en
-- Compiling module ddr4_pl_v1_0_12_cal_read
-- Compiling module ddr4_pl_v1_0_12_cal_sync
-- Compiling module ddr4_pl_v1_0_12_cal_top
-- Compiling module ddr4_pl_v1_0_12_cal_wr_bit
-- Compiling module ddr4_pl_v1_0_12_cal_wr_byte
-- Compiling module ddr4_pl_v1_0_12_cal_write
-- Compiling module ddr4_pl_v1_0_12_cal_xsdb_arbiter
-- Compiling module ddr4_pl_v1_0_12_cal_xsdb_bram
-- Compiling module ddr4_pl_v1_0_12_cfg_mem_mod
-- Compiling module ddr4_pl_v1_0_12_bram_tdp

Top level modules:
	ddr4_pl_v1_0_12_cal_top
	ddr4_pl_v1_0_12_cal_xsdb_arbiter
End time: 10:37:38 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ddr4_pl_v1_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.65 % complete

Compiling vhdl library 'displayport_v8_1_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:displayport_v8_1_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:41 on May 15,2024
vcom -93 -work displayport_v8_1_7 -f F:\FPGA\vivadoModelsimLib/displayport_v8_1_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:37:41 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:displayport_v8_1_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 12.85 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/displayport_v8_1_7".
Errors: 0, Warnings: 1

Compiling verilog library 'displayport_v8_1_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:displayport_v8_1_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:44 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work displayport_v8_1_7 -f F:\FPGA\vivadoModelsimLib/displayport_v8_1_7/.cxl.ver.ip.cmf 
** Warning: ** while parsing file included at F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\displayport_v8_1\hdl\displayport_v8_1_rfs.v(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/displayport_v8_1_7_rx_dpcd_defs.v(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: ** while parsing file included at F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\displayport_v8_1\hdl\displayport_v8_1_rfs.v(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/displayport_v8_1_7_rx_dpcd_defs.v(87): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 10:37:52 on May 15,2024, Elapsed time: 0:00:08
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(modelsim:verilog:displayport_v8_1_7)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 13.05 % complete

Compiling verilog library 'dist_mem_gen_v8_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:dist_mem_gen_v8_0_14)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:54 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work dist_mem_gen_v8_0_14 -f F:\FPGA\vivadoModelsimLib/dist_mem_gen_v8_0_14/.cxl.ver.ip.cmf 
-- Compiling module dist_mem_gen_v8_0_14

Top level modules:
	dist_mem_gen_v8_0_14
End time: 10:37:54 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:dist_mem_gen_v8_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 13.25 % complete

Compiling vhdl library 'dprx_fec_8b10b_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dprx_fec_8b10b_v1_0_2)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:37:57 on May 15,2024
vcom -93 -work dprx_fec_8b10b_v1_0_2 -f F:\FPGA\vivadoModelsimLib/dprx_fec_8b10b_v1_0_2/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:37:57 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:dprx_fec_8b10b_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 13.45 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/dprx_fec_8b10b_v1_0_2".
Errors: 0, Warnings: 1

Compiling verilog library 'dprx_fec_8b10b_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:dprx_fec_8b10b_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:00 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work dprx_fec_8b10b_v1_0_2 -f F:\FPGA\vivadoModelsimLib/dprx_fec_8b10b_v1_0_2/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:38:00 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:dprx_fec_8b10b_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 13.65 % complete

Compiling verilog library 'dp_videoaxi4s_bridge_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:dp_videoaxi4s_bridge_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:03 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work dp_videoaxi4s_bridge_v1_0_2 -f F:\FPGA\vivadoModelsimLib/dp_videoaxi4s_bridge_v1_0_2/.cxl.ver.ip.cmf 
-- Compiling module dp_videoaxi4s_bridge_v1_0_2
-- Compiling module dp_videoaxi4s_bridge_v1_0_2_axis
-- Compiling module dp_videoaxi4s_bridge_v1_0_2_sub
-- Compiling module dp_videoaxi4s_bridge_v1_0_2_remap
-- Compiling module dp_videoaxi4s_bridge_v1_0_2_fifo_async
-- Compiling module dp_videoaxi4s_bridge_v1_0_2_fifo_sync
-- Compiling module dp_videoaxi4s_bridge_v1_0_2_cdc_single
-- Compiling module dp_videoaxi4s_bridge_v1_0_2_cdc_array
-- Compiling module dp_videoaxi4s_bridge_v1_0_2_cdc_pulse
-- Compiling module dp_videoaxi4s_bridge_v1_0_2_dsc_fifo

Top level modules:
	dp_videoaxi4s_bridge_v1_0_2
	dp_videoaxi4s_bridge_v1_0_2_fifo_async
End time: 10:38:03 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:dp_videoaxi4s_bridge_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 13.86 % complete

Compiling verilog library 'ecc_v2_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ecc_v2_0_15)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:06 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ecc_v2_0_15 -f F:\FPGA\vivadoModelsimLib/ecc_v2_0_15/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:38:06 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ecc_v2_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.06 % complete

Compiling verilog library 'emb_fifo_gen_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:emb_fifo_gen_v1_0_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:09 on May 15,2024
vlog -L emb_fifo_gen_v1_0_4 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work emb_fifo_gen_v1_0_4 -f F:\FPGA\vivadoModelsimLib/emb_fifo_gen_v1_0_4/.cxl.sv.ip.cmf 
-- Compiling module emb_fifo_gen_v1_0_4

Top level modules:
	emb_fifo_gen_v1_0_4
End time: 10:38:09 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:emb_fifo_gen_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.26 % complete

Compiling verilog library 'emb_mem_gen_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:emb_mem_gen_v1_0_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:12 on May 15,2024
vlog -L emb_mem_gen_v1_0_8 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work emb_mem_gen_v1_0_8 -f F:\FPGA\vivadoModelsimLib/emb_mem_gen_v1_0_8/.cxl.sv.ip.cmf 
-- Compiling module emb_mem_gen_v1_0_8

Top level modules:
	emb_mem_gen_v1_0_8
End time: 10:38:12 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:emb_mem_gen_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.46 % complete

Compiling vhdl library 'emc_common_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:emc_common_v3_0_6)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:15 on May 15,2024
vcom -93 -work emc_common_v3_0_6 -f F:\FPGA\vivadoModelsimLib/emc_common_v3_0_6/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity ld_arith_reg
-- Compiling entity io_registers
-- Compiling architecture imp of io_registers
-- Compiling entity counters
-- Compiling architecture imp of counters
-- Compiling entity mem_state_machine
-- Compiling architecture imp of mem_state_machine
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity select_param
-- Compiling architecture imp of select_param
-- Compiling entity addr_counter_mux
-- Compiling architecture imp of addr_counter_mux
-- Compiling entity mem_steer
-- Compiling architecture imp of mem_steer
-- Compiling entity EMC
-- Compiling architecture imp of EMC
-- Loading entity ipic_if
-- Loading entity mem_state_machine
-- Loading entity addr_counter_mux
-- Loading entity counters
-- Loading entity select_param
-- Loading entity mem_steer
-- Loading entity io_registers
End time: 10:38:16 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:emc_common_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.66 % complete

Compiling vhdl library 'ethernet_1_10_25g_v2_7_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:ethernet_1_10_25g_v2_7_12)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:18 on May 15,2024
vcom -93 -work ethernet_1_10_25g_v2_7_12 -f F:\FPGA\vivadoModelsimLib/ethernet_1_10_25g_v2_7_12/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:38:19 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:ethernet_1_10_25g_v2_7_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.86 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/ethernet_1_10_25g_v2_7_12".
Errors: 0, Warnings: 1

Compiling verilog library 'ethernet_1_10_25g_v2_7_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ethernet_1_10_25g_v2_7_12)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:21 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ethernet_1_10_25g_v2_7_12 -f F:\FPGA\vivadoModelsimLib/ethernet_1_10_25g_v2_7_12/.cxl.ver.ip.cmf 
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\ethernet_1_10_25g_v2_7\hdl\ethernet_1_10_25g_v2_7_rfs.v(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\ethernet_1_10_25g_v2_7\hdl\ethernet_1_10_25g_v2_7_rfs.v(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\ethernet_1_10_25g_v2_7\hdl\ethernet_1_10_25g_v2_7_rfs.v(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\ethernet_1_10_25g_v2_7\hdl\ethernet_1_10_25g_v2_7_rfs.v(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.

Top level modules:
End time: 10:38:23 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 4

END_COMPILATION_MESSAGES(modelsim:verilog:ethernet_1_10_25g_v2_7_12)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 15.06 % complete

Compiling verilog library 'fast_adapter_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fast_adapter_v1_0_6)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:25 on May 15,2024
vlog -L fast_adapter_v1_0_6 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work fast_adapter_v1_0_6 -f F:\FPGA\vivadoModelsimLib/fast_adapter_v1_0_6/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/fast_adapter_v1_0/hdl/fast_adapter_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:38:25 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 53

END_COMPILATION_MESSAGES(modelsim:verilog:fast_adapter_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 53 warning(s), 15.26 % complete

Compiling vhdl library 'fifo_generator_v13_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:28 on May 15,2024
vcom -93 -work fifo_generator_v13_0_7 -f F:\FPGA\vivadoModelsimLib/fifo_generator_v13_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fifo_generator_v13_0_7_bhv_as
-- Compiling architecture behavioral of fifo_generator_v13_0_7_bhv_as
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity fifo_generator_v13_0_7_bhv_ss
-- Compiling architecture behavioral of fifo_generator_v13_0_7_bhv_ss
-- Compiling entity fifo_generator_v13_0_7_bhv_preload0
-- Compiling architecture behavioral of fifo_generator_v13_0_7_bhv_preload0
-- Loading entity fifo_generator_v13_0_7_bhv_as
-- Loading entity fifo_generator_v13_0_7_bhv_ss
-- Compiling entity fifo_generator_v13_0_7_conv
-- Compiling architecture behavioral of fifo_generator_v13_0_7_conv
-- Compiling entity fifo_generator_v13_0_7_axic_reg_slice
-- Compiling architecture xilinx of fifo_generator_v13_0_7_axic_reg_slice
-- Loading entity fifo_generator_v13_0_7_conv
-- Compiling entity fifo_generator_vhdl_beh
-- Compiling architecture behavioral of fifo_generator_vhdl_beh
End time: 10:38:29 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.46 % complete

Compiling vhdl library 'fifo_generator_v13_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_1_5)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:31 on May 15,2024
vcom -93 -work fifo_generator_v13_1_5 -f F:\FPGA\vivadoModelsimLib/fifo_generator_v13_1_5/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:38:33 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_1_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.66 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/fifo_generator_v13_1_5".
Errors: 0, Warnings: 1

Compiling verilog library 'fifo_generator_v13_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_1_5)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:35 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work fifo_generator_v13_1_5 -f F:\FPGA\vivadoModelsimLib/fifo_generator_v13_1_5/.cxl.ver.ip.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_1_5_CONV_VER
-- Compiling module fifo_generator_v13_1_5_sync_stage
-- Compiling module fifo_generator_v13_1_5_bhv_ver_as
-- Compiling module fifo_generator_v13_1_5_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_1_5_bhv_ver_ss
-- Compiling module fifo_generator_v13_1_5_bhv_ver_preload0
-- Compiling module fifo_generator_v13_1_5_axic_reg_slice

Top level modules:
End time: 10:38:35 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_1_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 15.86 % complete

Compiling vhdl library 'fifo_generator_v13_2_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_2_9)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:38 on May 15,2024
vcom -93 -work fifo_generator_v13_2_9 -f F:\FPGA\vivadoModelsimLib/fifo_generator_v13_2_9/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:38:39 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:fifo_generator_v13_2_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 16.06 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/fifo_generator_v13_2_9".
Errors: 0, Warnings: 1

Compiling verilog library 'fifo_generator_v13_2_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_2_9)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:41 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work fifo_generator_v13_2_9 -f F:\FPGA\vivadoModelsimLib/fifo_generator_v13_2_9/.cxl.ver.ip.cmf 
-- Compiling module fifo_generator_vlog_beh
-- Compiling module fifo_generator_v13_2_9_CONV_VER
-- Compiling module fifo_generator_v13_2_9_sync_stage
-- Compiling module fifo_generator_v13_2_9_bhv_ver_as
-- Compiling module fifo_generator_v13_2_9_beh_ver_ll_afifo
-- Compiling module fifo_generator_v13_2_9_bhv_ver_ss
-- Compiling module fifo_generator_v13_2_9_bhv_ver_preload0
-- Compiling module fifo_generator_v13_2_9_axic_reg_slice

Top level modules:
End time: 10:38:41 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:fifo_generator_v13_2_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 16.27 % complete

Compiling vhdl library 'fit_timer_v2_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fit_timer_v2_0_11)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:44 on May 15,2024
vcom -93 -work fit_timer_v2_0_11 -f F:\FPGA\vivadoModelsimLib/fit_timer_v2_0_11/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_timer
-- Loading entity Divide_part
-- Compiling architecture VHDL_RTL of FIT_timer
End time: 10:38:45 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:fit_timer_v2_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 16.47 % complete

Compiling verilog library 'generic_baseblocks_v2_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:generic_baseblocks_v2_1_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:47 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work generic_baseblocks_v2_1_1 -f F:\FPGA\vivadoModelsimLib/generic_baseblocks_v2_1_1/.cxl.ver.ip.cmf 
-- Compiling module generic_baseblocks_v2_1_1_carry_and
-- Compiling module generic_baseblocks_v2_1_1_carry_latch_and
-- Compiling module generic_baseblocks_v2_1_1_carry_latch_or
-- Compiling module generic_baseblocks_v2_1_1_carry_or
-- Compiling module generic_baseblocks_v2_1_1_carry
-- Compiling module generic_baseblocks_v2_1_1_command_fifo
-- Compiling module generic_baseblocks_v2_1_1_comparator_mask_static
-- Compiling module generic_baseblocks_v2_1_1_comparator_mask
-- Compiling module generic_baseblocks_v2_1_1_comparator_sel_mask_static
-- Compiling module generic_baseblocks_v2_1_1_comparator_sel_mask
-- Compiling module generic_baseblocks_v2_1_1_comparator_sel_static
-- Compiling module generic_baseblocks_v2_1_1_comparator_sel
-- Compiling module generic_baseblocks_v2_1_1_comparator_static
-- Compiling module generic_baseblocks_v2_1_1_comparator
-- Compiling module generic_baseblocks_v2_1_1_mux_enc
-- Compiling module generic_baseblocks_v2_1_1_mux
-- Compiling module generic_baseblocks_v2_1_1_nto1_mux

Top level modules:
	generic_baseblocks_v2_1_1_carry_latch_and
	generic_baseblocks_v2_1_1_carry_or
	generic_baseblocks_v2_1_1_carry
	generic_baseblocks_v2_1_1_command_fifo
	generic_baseblocks_v2_1_1_comparator_mask_static
	generic_baseblocks_v2_1_1_comparator_mask
	generic_baseblocks_v2_1_1_comparator_sel_mask_static
	generic_baseblocks_v2_1_1_comparator_sel_mask
	generic_baseblocks_v2_1_1_comparator_sel_static
	generic_baseblocks_v2_1_1_comparator_sel
	generic_baseblocks_v2_1_1_comparator_static
	generic_baseblocks_v2_1_1_comparator
	generic_baseblocks_v2_1_1_mux_enc
	generic_baseblocks_v2_1_1_nto1_mux
End time: 10:38:47 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:generic_baseblocks_v2_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 16.67 % complete

Compiling verilog library 'gigantic_mux'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gigantic_mux)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:50 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work gigantic_mux -f F:\FPGA\vivadoModelsimLib/gigantic_mux/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:38:50 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:gigantic_mux)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 16.87 % complete

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_2_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:gig_ethernet_pcs_pma_v16_2_15)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:53 on May 15,2024
vcom -93 -work gig_ethernet_pcs_pma_v16_2_15 -f F:\FPGA\vivadoModelsimLib/gig_ethernet_pcs_pma_v16_2_15/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:38:54 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:gig_ethernet_pcs_pma_v16_2_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.07 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/gig_ethernet_pcs_pma_v16_2_15".
Errors: 0, Warnings: 1

Compiling verilog library 'gig_ethernet_pcs_pma_v16_2_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gig_ethernet_pcs_pma_v16_2_15)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:56 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work gig_ethernet_pcs_pma_v16_2_15 -f F:\FPGA\vivadoModelsimLib/gig_ethernet_pcs_pma_v16_2_15/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:38:57 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:gig_ethernet_pcs_pma_v16_2_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.27 % complete

Compiling vhdl library 'gmii_to_rgmii_v4_1_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:gmii_to_rgmii_v4_1_11)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:38:59 on May 15,2024
vcom -93 -work gmii_to_rgmii_v4_1_11 -f F:\FPGA\vivadoModelsimLib/gmii_to_rgmii_v4_1_11/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:39:00 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:gmii_to_rgmii_v4_1_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.47 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_5_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:03 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work gtwizard_ultrascale_v1_5_4 -f F:\FPGA\vivadoModelsimLib/gtwizard_ultrascale_v1_5_4/.cxl.ver.ip.cmf 
-- Compiling module gtwizard_ultrascale_v1_5_4_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_5_4_reset_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_reset
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
End time: 10:39:03 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_5_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.67 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_6_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_6_15)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:06 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work gtwizard_ultrascale_v1_6_15 -f F:\FPGA\vivadoModelsimLib/gtwizard_ultrascale_v1_6_15/.cxl.ver.ip.cmf 
-- Compiling module gtwizard_ultrascale_v1_6_15_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_15_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_6_15_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_15_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_6_15_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_15_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_15_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_15_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_15_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_15_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_15_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_6_15_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_6_15_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_6_15_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_6_15_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_6_15_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_6_15_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_6_15_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_6_15_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_6_15_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_6_15_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_6_15_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_6_15_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_6_15_gthe4_delay_powergood
	gtwizard_ultrascale_v1_6_15_gtye4_delay_powergood
	gtwizard_ultrascale_v1_6_15_gthe3_cpll_cal
	gtwizard_ultrascale_v1_6_15_gthe4_cpll_cal
	gtwizard_ultrascale_v1_6_15_gtye4_cpll_cal
	gtwizard_ultrascale_v1_6_15_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_6_15_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_6_15_gtwiz_reset
	gtwizard_ultrascale_v1_6_15_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_6_15_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_6_15_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_6_15_gtwiz_userdata_tx
End time: 10:39:06 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_6_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.87 % complete

Compiling verilog library 'gtwizard_ultrascale_v1_7_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_7_17)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:09 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work gtwizard_ultrascale_v1_7_17 -f F:\FPGA\vivadoModelsimLib/gtwizard_ultrascale_v1_7_17/.cxl.ver.ip.cmf 
-- Compiling module gtwizard_ultrascale_v1_7_17_bit_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_17_gte4_drp_arb
-- Compiling module gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood
-- Compiling module gtwizard_ultrascale_v1_7_17_gthe3_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_17_gthe3_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal
-- Compiling module gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_rx
-- Compiling module gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_tx
-- Compiling module gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal_freq_counter
-- Compiling module gtwizard_ultrascale_v1_7_17_gtwiz_buffbypass_rx
-- Compiling module gtwizard_ultrascale_v1_7_17_gtwiz_buffbypass_tx
-- Compiling module gtwizard_ultrascale_v1_7_17_gtwiz_reset
-- Compiling module gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx
-- Compiling module gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx
-- Compiling module gtwizard_ultrascale_v1_7_17_gtwiz_userdata_rx
-- Compiling module gtwizard_ultrascale_v1_7_17_gtwiz_userdata_tx
-- Compiling module gtwizard_ultrascale_v1_7_17_reset_synchronizer
-- Compiling module gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer

Top level modules:
	gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood
	gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood
	gtwizard_ultrascale_v1_7_17_gthe3_cpll_cal
	gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal
	gtwizard_ultrascale_v1_7_17_gtye4_cpll_cal
	gtwizard_ultrascale_v1_7_17_gtwiz_buffbypass_rx
	gtwizard_ultrascale_v1_7_17_gtwiz_buffbypass_tx
	gtwizard_ultrascale_v1_7_17_gtwiz_reset
	gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx
	gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx
	gtwizard_ultrascale_v1_7_17_gtwiz_userdata_rx
	gtwizard_ultrascale_v1_7_17_gtwiz_userdata_tx
End time: 10:39:09 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:gtwizard_ultrascale_v1_7_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 18.07 % complete

Compiling verilog library 'hbm2e_pl_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hbm2e_pl_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:12 on May 15,2024
vlog -L hbm2e_pl_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work hbm2e_pl_v1_0_0 -f F:\FPGA\vivadoModelsimLib/hbm2e_pl_v1_0_0/.cxl.sv.ip.cmf 
-- Compiling package LCL_DTYPE
-- Compiling package hbm2e_pl_v1_0_axi2lbus_top_sv_unit
-- Importing package LCL_DTYPE
-- Compiling module hbm2e_pl_v1_0_0_axi2lbus_top
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_axi_fifo.sv(70)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_axi_fifo_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_axi_fifo
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_axi_port.sv(83)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_axi_port_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_axi_port
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_cmd_arb.sv(74)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_cmd_arb_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_cmd_arb
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_cmd_fifo.sv(68)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_cmd_fifo_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_cmd_fifo
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_lbus_cmd_gen.sv(83)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_lbus_cmd_gen_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_lbus_cmd_gen
-- Compiling module hbm2e_pl_v1_0_0_mc_2t1_rr
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_4h_8h_arb.sv(73)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_4h_8h_arb_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_mc_4h_8h_arb
-- Compiling module hbm2e_pl_v1_0_0_mc_8t4_arbiter_4t2
-- Compiling module hbm2e_pl_v1_0_0_mc_axi2lbus_wdata_wrapper
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_cmd_arbiter.sv(70)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_cmd_arbiter_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_mc_cmd_arbiter
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_cmd_gen.sv(82)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_cmd_gen_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_cmd_gen
-- Compiling module hbm2e_pl_v1_0_0_mc_cmd_scheduler
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_refresh.sv(73)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_refresh_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_mc_refresh
-- Compiling module hbm2e_pl_v1_0_0_mc_data_path
-- Compiling module hbm2e_pl_v1_0_0_mc_dbi_wrt_gen
-- Compiling module hbm2e_pl_v1_0_0_mc_dbi_gen_8bit
-- Compiling interface intf_axis_bus
-- Compiling interface inf_lbus_cmd
-- Compiling interface inf_lbus_data
-- Compiling interface dfi_hbm2e
-- Compiling interface intf_dfi_dw_wrt
-- Compiling interface intf_dfi_dw_rd
-- Compiling interface intf_dfi_aw
-- Compiling interface wrt_dport_slot
-- Compiling module hbm2e_pl_v1_0_0_mem_init
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_pc_wrapper.sv(66)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_pc_wrapper_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_mc_pc_wrapper
-- Compiling module hbm2e_pl_v1_0_0_mc_safe_timer
-- Compiling module hbm2e_pl_v1_0_0_mc_safe_timer_act
-- Compiling module hbm2e_pl_v1_0_0_mc_safe_timer_wrt2rd
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(67)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_mc_top_wrapper_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_mc_top_wrapper
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(670): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(671): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(672): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(673): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(674): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(675): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(676): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(678): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(679): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(680): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(681): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(682): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(683): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(684): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(686): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(687): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(688): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(689): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(690): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(691): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(692): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(694): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(695): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(696): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(697): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(698): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(699): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(700): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(702): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(703): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(704): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(705): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(706): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(707): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(709): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(710): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(711): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(712): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(713): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/shmc_rtl/hbm2e_pl_v1_0_mc_top_wrapper.sv(714): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module hbm2e_pl_v1_0_0_rr_arb
-- Compiling package LCL_DTYPE
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/hbm2e_pl_v1_0/hdl/lbus_rtl/hbm2e_pl_v1_0_tdp.sv(70)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm2e_pl_v1_0_0_mc_lcl_package.sv(67): (vlog-2275) Existing package 'LCL_DTYPE' at line 67 will be overwritten.
-- Compiling package hbm2e_pl_v1_0_tdp_sv_unit
-- Compiling module hbm2e_pl_v1_0_0_tdp
-- Compiling module hbm2e_pl_v1_0_0_mc_8t2_arbiter

Top level modules:
	hbm2e_pl_v1_0_0_mc_top_wrapper
	hbm2e_pl_v1_0_0_mc_8t2_arbiter
End time: 10:39:12 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 52

END_COMPILATION_MESSAGES(modelsim:verilog:hbm2e_pl_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 52 warning(s), 18.27 % complete

Compiling verilog library 'hbm_v1_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hbm_v1_0_15)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:15 on May 15,2024
vlog -L hbm_v1_0_15 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work hbm_v1_0_15 -f F:\FPGA\vivadoModelsimLib/hbm_v1_0_15/.cxl.sv.ip.cmf 
-- Compiling module hbm_top
-- Compiling module hbm_apb_mst
-- Compiling module hbm_temp_rd
-- Compiling module hbm_apb_arbiter
-- Compiling module hbm_data_fetch

Top level modules:
	hbm_top
End time: 10:39:15 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:hbm_v1_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 18.47 % complete

Compiling verilog library 'hdcp22_cipher_dp_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_cipher_dp_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:18 on May 15,2024
vlog -L hdcp22_cipher_dp_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work hdcp22_cipher_dp_v1_0_1 -f F:\FPGA\vivadoModelsimLib/hdcp22_cipher_dp_v1_0_1/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:39:18 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_cipher_dp_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 18.67 % complete

Compiling verilog library 'hdcp22_cipher_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_cipher_v1_0_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:21 on May 15,2024
vlog -L hdcp22_cipher_v1_0_4 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work hdcp22_cipher_v1_0_4 -f F:\FPGA\vivadoModelsimLib/hdcp22_cipher_v1_0_4/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:39:21 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_cipher_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 18.88 % complete

Compiling verilog library 'hdcp22_rng_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_rng_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:24 on May 15,2024
vlog -L hdcp22_rng_v1_0_2 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work hdcp22_rng_v1_0_2 -f F:\FPGA\vivadoModelsimLib/hdcp22_rng_v1_0_2/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:39:24 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp22_rng_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.08 % complete

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp_keymngmt_blk_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:27 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work hdcp_keymngmt_blk_v1_0_1 -f F:\FPGA\vivadoModelsimLib/hdcp_keymngmt_blk_v1_0_1/.cxl.ver.ip.cmf 
-- Compiling module hdcp_keymngmt_blk_v1_0_1_sync_ff
-- Compiling module hdcp_keymngmt_blk_v1_0_1_dpram_2clk
-- Compiling module hdcp_keymngmt_blk_v1_0_1_keystore
-- Compiling module hdcp_keymngmt_blk_v1_0_1

Top level modules:
	hdcp_keymngmt_blk_v1_0_1
End time: 10:39:27 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp_keymngmt_blk_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.28 % complete

Compiling verilog library 'hdcp_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdcp_v1_0_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:30 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work hdcp_v1_0_4 -f F:\FPGA\vivadoModelsimLib/hdcp_v1_0_4/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:39:31 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:hdcp_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.48 % complete

Compiling verilog library 'hdmi_acr_ctrl_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdmi_acr_ctrl_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:33 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work hdmi_acr_ctrl_v1_0_2 -f F:\FPGA\vivadoModelsimLib/hdmi_acr_ctrl_v1_0_2/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:39:33 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:hdmi_acr_ctrl_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.68 % complete

Compiling vhdl library 'hdmi_gt_controller_v1_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:hdmi_gt_controller_v1_0_12)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:36 on May 15,2024
vcom -93 -work hdmi_gt_controller_v1_0_12 -f F:\FPGA\vivadoModelsimLib/hdmi_gt_controller_v1_0_12/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 10:39:36 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:hdmi_gt_controller_v1_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 19.88 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/hdmi_gt_controller_v1_0_12".
Errors: 0, Warnings: 1

Compiling verilog library 'hdmi_gt_controller_v1_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hdmi_gt_controller_v1_0_12)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:40 on May 15,2024
vlog -L hdmi_gt_controller_v1_0_12 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work hdmi_gt_controller_v1_0_12 -f F:\FPGA\vivadoModelsimLib/hdmi_gt_controller_v1_0_12/.cxl.sv.ip.cmf 
-- Compiling module hdmi_gt_controller_v1_0_12_dru
-- Compiling module hdmi_gt_controller_v1_0_12_lib_rst_v1_0
-- Compiling module hdmi_gt_controller_v1_0_12_lib_edge_v1_0
-- Compiling module hdmi_gt_controller_v1_0_12_tx_tmdsclk_patgen

Top level modules:
	hdmi_gt_controller_v1_0_12_dru
	hdmi_gt_controller_v1_0_12_lib_edge_v1_0
	hdmi_gt_controller_v1_0_12_tx_tmdsclk_patgen
End time: 10:39:40 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:hdmi_gt_controller_v1_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.08 % complete

Compiling verilog library 'high_speed_selectio_wiz_v3_6_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:high_speed_selectio_wiz_v3_6_6)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:43 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work high_speed_selectio_wiz_v3_6_6 -f F:\FPGA\vivadoModelsimLib/high_speed_selectio_wiz_v3_6_6/.cxl.ver.ip.cmf 
-- Compiling module high_speed_selectio_wiz_v3_6_6_sync_cell
-- Compiling module PRBS_ANY
-- Compiling module high_speed_selectio_wiz_v3_6_6_rst_scheme
-- Compiling module high_speed_selectio_wiz_v3_6_6_clk_scheme
-- Compiling module high_speed_selectio_wiz_v3_6_6_clk_rst_top
-- Compiling module high_speed_selectio_wiz_v3_6_6_bs_ctrl_top
-- Compiling module high_speed_selectio_wiz_v3_6_6_iobuf_top
-- Compiling module high_speed_selectio_wiz_v3_6_6_C2BCEtc
-- Compiling module high_speed_selectio_wiz_v3_6_6_C2BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_6_6_C3BCEtc
-- Compiling module high_speed_selectio_wiz_v3_6_6_C3BCEtc_dwnld
-- Compiling module high_speed_selectio_wiz_v3_6_6_Fdcr
-- Compiling module high_speed_selectio_wiz_v3_6_6_GenPulse
-- Compiling module high_speed_selectio_wiz_v3_6_6_BitSlipInLogic_4b
-- Compiling module high_speed_selectio_wiz_v3_6_6_BitSlipInLogic_8b
-- Compiling module high_speed_selectio_wiz_v3_6_6_BitSlipInLogic_FstCmp_4b
-- Compiling module high_speed_selectio_wiz_v3_6_6_BitSlipInLogic_FstCmp_8b
-- Compiling module high_speed_selectio_wiz_v3_6_6_BitSlipInLogic_Toplevel
-- Compiling module high_speed_selectio_wiz_v3_6_6_rxtx_bs
-- Compiling module high_speed_selectio_wiz_v3_6_6_tx_bs_tri
-- Compiling module high_speed_selectio_wiz_v3_6_6_rx_bs
-- Compiling module high_speed_selectio_wiz_v3_6_6_tx_bs
-- Compiling module high_speed_selectio_wiz_v3_6_6_bs_top

Top level modules:
	PRBS_ANY
	high_speed_selectio_wiz_v3_6_6_clk_rst_top
	high_speed_selectio_wiz_v3_6_6_bs_ctrl_top
	high_speed_selectio_wiz_v3_6_6_iobuf_top
	high_speed_selectio_wiz_v3_6_6_bs_top
End time: 10:39:43 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:high_speed_selectio_wiz_v3_6_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.28 % complete

Compiling verilog library 'hsdp_trace_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hsdp_trace_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:46 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work hsdp_trace_v1_0_0 -f F:\FPGA\vivadoModelsimLib/hsdp_trace_v1_0_0/.cxl.ver.ip.cmf 
-- Compiling module hsdp_trace_v1_0_0_arbiter
-- Compiling module hsdp_trace_v1_0_0_hsdp_trace
-- Compiling module hsdp_trace_v1_0_0_input_stream
-- Compiling module hsdp_trace_v1_0_0_output_stream

Top level modules:
	hsdp_trace_v1_0_0_hsdp_trace
End time: 10:39:46 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:hsdp_trace_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.48 % complete

Compiling verilog library 'hsdp_trace_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hsdp_trace_v2_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:49 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work hsdp_trace_v2_0_1 -f F:\FPGA\vivadoModelsimLib/hsdp_trace_v2_0_1/.cxl.ver.ip.cmf 
-- Compiling module hsdp_trace_v2_0_1_arbiter
-- Compiling module hsdp_trace_v2_0_1_hsdp_trace
-- Compiling module hsdp_trace_v2_0_1_input_stream
-- Compiling module hsdp_trace_v2_0_1_output_stream
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\hsdp_trace_v2_0\hdl\hsdp_trace_v2_0_vl_rfs.v(1642): (vlog-2263) Redefinition of macro: 'NUMBER_OF_STREAMS' (previously defined near F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\hsdp_trace_v2_0\hdl\hsdp_trace_v2_0_vl_rfs.v(67), old value '4', new value '16') .
-- Compiling module hsdp_trace_v2_0_1_l2_arbiter

Top level modules:
	hsdp_trace_v2_0_1_hsdp_trace
End time: 10:39:49 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:hsdp_trace_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 20.68 % complete

Compiling verilog library 'i2s_receiver_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:i2s_receiver_v1_0_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:52 on May 15,2024
vlog -L i2s_receiver_v1_0_7 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work i2s_receiver_v1_0_7 -f F:\FPGA\vivadoModelsimLib/i2s_receiver_v1_0_7/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:39:52 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:i2s_receiver_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.88 % complete

Compiling verilog library 'i2s_transmitter_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:i2s_transmitter_v1_0_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:55 on May 15,2024
vlog -L i2s_transmitter_v1_0_7 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work i2s_transmitter_v1_0_7 -f F:\FPGA\vivadoModelsimLib/i2s_transmitter_v1_0_7/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:39:55 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:i2s_transmitter_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.08 % complete

Compiling verilog library 'ibert_lib_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ibert_lib_v1_0_9)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:39:58 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ibert_lib_v1_0_9 -f F:\FPGA\vivadoModelsimLib/ibert_lib_v1_0_9/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:39:58 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ibert_lib_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.29 % complete

Compiling verilog library 'ieee802d3_clause74_fec_v1_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_clause74_fec_v1_0_17)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:01 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ieee802d3_clause74_fec_v1_0_17 -f F:\FPGA\vivadoModelsimLib/ieee802d3_clause74_fec_v1_0_17/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:01 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_clause74_fec_v1_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.49 % complete

Compiling verilog library 'ilknf_v1_3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ilknf_v1_3_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:04 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ilknf_v1_3_2 -f F:\FPGA\vivadoModelsimLib/ilknf_v1_3_2/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:04 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ilknf_v1_3_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.69 % complete

Compiling verilog library 'interlaken_v2_4_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:interlaken_v2_4_16)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:07 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work interlaken_v2_4_16 -f F:\FPGA\vivadoModelsimLib/interlaken_v2_4_16/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:07 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:interlaken_v2_4_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 21.89 % complete

Compiling verilog library 'in_system_ibert_v1_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:in_system_ibert_v1_0_20)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:10 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work in_system_ibert_v1_0_20 -f F:\FPGA\vivadoModelsimLib/in_system_ibert_v1_0_20/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:10 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:in_system_ibert_v1_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.09 % complete

Compiling vhdl library 'iomodule_v3_1_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_1_9)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:13 on May 15,2024
vcom -93 -work iomodule_v3_1_9 -f F:\FPGA\vivadoModelsimLib/iomodule_v3_1_9/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package IOModule_Vote_Pkg
-- Compiling package body IOModule_Vote_Pkg
-- Loading package IOModule_Vote_Pkg
-- Compiling package iomodule_funcs
-- Loading package NUMERIC_STD
-- Compiling package body iomodule_funcs
-- Loading package iomodule_funcs
-- Compiling entity xil_scan_reset_control
-- Compiling architecture IMP of xil_scan_reset_control
-- Loading package iomodule_funcs
-- Compiling entity XIL_SRL16E
-- Compiling architecture IMP of XIL_SRL16E
-- Compiling entity XIL_SRLC16E
-- Compiling architecture IMP of XIL_SRLC16E
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXCY_XORCY
-- Compiling architecture IMP of MB_MUXCY_XORCY
-- Compiling entity MB_FDR
-- Compiling architecture IMP of MB_FDR
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_FDSE
-- Compiling architecture IMP of MB_FDSE
-- Compiling entity MB_MULT_AND
-- Compiling architecture IMP of MB_MULT_AND
-- Compiling entity MB_LUT3
-- Compiling architecture IMP of MB_LUT3
-- Compiling entity MB_MUXF5
-- Compiling architecture IMP of MB_MUXF5
-- Compiling entity MB_MUXF6
-- Compiling architecture IMP of MB_MUXF6
-- Compiling entity mb_sync_bit
-- Loading entity xil_scan_reset_control
-- Compiling architecture IMP of mb_sync_bit
-- Loading entity mb_sync_bit
-- Compiling entity mb_sync_vec
-- Compiling architecture IMP of mb_sync_vec
-- Compiling entity mb_sync_reset
-- Compiling architecture IMP of mb_sync_reset
-- Loading package IOModule_Vote_Pkg
-- Compiling entity pulse_sync
-- Compiling architecture IMP of pulse_sync
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity GPI_Module
-- Compiling architecture IMP of GPI_Module
-- Compiling entity GPO_Module
-- Compiling architecture IMP of GPO_Module
-- Compiling entity intr_ctrl
-- Compiling architecture IMP of intr_ctrl
-- Compiling entity PIT_Module
-- Compiling architecture IMP of PIT_Module
-- Compiling entity Uart_Control_Status
-- Compiling architecture IMP of Uart_Control_Status
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity UART_Core
-- Compiling architecture IMP of UART_Core
-- Compiling entity UART
-- Compiling architecture IMP of Uart
-- Compiling entity Iomodule_core
-- Compiling architecture IMP of iomodule_core
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading entity Iomodule_core
-- Loading entity pselect_mask
-- Compiling entity iomodule
-- Compiling architecture IMP of iomodule
End time: 10:40:14 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_1_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.29 % complete

Compiling verilog library 'jesd204c_v4_2_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:jesd204c_v4_2_13)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:16 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work jesd204c_v4_2_13 -f F:\FPGA\vivadoModelsimLib/jesd204c_v4_2_13/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:17 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:jesd204c_v4_2_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.49 % complete

Compiling verilog library 'jesd204_v7_2_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:jesd204_v7_2_19)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:19 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work jesd204_v7_2_19 -f F:\FPGA\vivadoModelsimLib/jesd204_v7_2_19/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:20 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:jesd204_v7_2_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.69 % complete

Compiling verilog library 'jtag_axi'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:jtag_axi)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:22 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work jtag_axi -f F:\FPGA\vivadoModelsimLib/jtag_axi/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:23 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:jtag_axi)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 22.89 % complete

Compiling vhdl library 'lib_cdc_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_cdc_v1_0_2)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:25 on May 15,2024
vcom -93 -work lib_cdc_v1_0_2 -f F:\FPGA\vivadoModelsimLib/lib_cdc_v1_0_2/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity cdc_sync
-- Compiling architecture implementation of cdc_sync
End time: 10:40:26 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_cdc_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.09 % complete

Compiling vhdl library 'lib_pkg_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_pkg_v1_0_3)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:28 on May 15,2024
vcom -93 -work lib_pkg_v1_0_3 -f F:\FPGA\vivadoModelsimLib/lib_pkg_v1_0_3/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package lib_pkg
-- Compiling package body lib_pkg
-- Loading package lib_pkg
End time: 10:40:29 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_pkg_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.29 % complete

Compiling verilog library 'll_compress_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ll_compress_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:32 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ll_compress_v1_0_0 -f F:\FPGA\vivadoModelsimLib/ll_compress_v1_0_0/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:32 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ll_compress_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.49 % complete

Compiling verilog library 'll_compress_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ll_compress_v1_1_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:35 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ll_compress_v1_1_0 -f F:\FPGA\vivadoModelsimLib/ll_compress_v1_1_0/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:35 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ll_compress_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.69 % complete

Compiling verilog library 'll_compress_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ll_compress_v2_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:38 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ll_compress_v2_0_1 -f F:\FPGA\vivadoModelsimLib/ll_compress_v2_0_1/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:38 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ll_compress_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 23.90 % complete

Compiling verilog library 'll_compress_v2_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ll_compress_v2_1_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:41 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ll_compress_v2_1_1 -f F:\FPGA\vivadoModelsimLib/ll_compress_v2_1_1/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:41 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ll_compress_v2_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 24.10 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0_23)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:44 on May 15,2024
vcom -93 -work lmb_bram_if_cntlr_v4_0_23 -f F:\FPGA\vivadoModelsimLib/lmb_bram_if_cntlr_v4_0_23/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Compiling entity ParityEnable
-- Compiling architecture IMP of ParityEnable
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Compiling entity Correct_One_Bit_64
-- Compiling architecture IMP of Correct_One_Bit_64
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity axi_interface
-- Compiling architecture IMP of axi_interface
-- Compiling entity round_robin_arbiter
-- Compiling architecture imp of round_robin_arbiter
-- Compiling entity lmb_mux
-- Compiling architecture imp of lmb_mux
-- Compiling entity lmb_bram_if_cntlr
-- Compiling architecture imp of lmb_bram_if_cntlr
End time: 10:40:45 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0_23)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 24.30 % complete

Compiling vhdl library 'lmb_v10_v3_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0_13)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:47 on May 15,2024
vcom -93 -work lmb_v10_v3_0_13 -f F:\FPGA\vivadoModelsimLib/lmb_v10_v3_0_13/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 10:40:47 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 24.50 % complete

Compiling verilog library 'ltlib_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ltlib_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:50 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ltlib_v1_0_1 -f F:\FPGA\vivadoModelsimLib/ltlib_v1_0_1/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:50 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ltlib_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 24.70 % complete

Compiling verilog library 'lut_buffer_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:lut_buffer_v2_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:53 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work lut_buffer_v2_0_0 -f F:\FPGA\vivadoModelsimLib/lut_buffer_v2_0_0/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:40:53 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:lut_buffer_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 24.90 % complete

Compiling verilog library 'l_ethernet_v3_3_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:l_ethernet_v3_3_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:40:56 on May 15,2024
vlog -L l_ethernet_v3_3_7 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work l_ethernet_v3_3_7 -f F:\FPGA\vivadoModelsimLib/l_ethernet_v3_3_7/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:41:04 on May 15,2024, Elapsed time: 0:00:08
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:l_ethernet_v3_3_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.10 % complete

Compiling verilog library 'mammoth_transcode_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mammoth_transcode_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:06 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work mammoth_transcode_v1_0_1 -f F:\FPGA\vivadoModelsimLib/mammoth_transcode_v1_0_1/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:41:07 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:mammoth_transcode_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.30 % complete

Compiling verilog library 'mem_pl_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mem_pl_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:09 on May 15,2024
vlog -L mem_pl_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work mem_pl_v1_0_1 -f F:\FPGA\vivadoModelsimLib/mem_pl_v1_0_1/.cxl.sv.ip.cmf 
-- Compiling module mem_pl_phy_pll
-- Compiling module mem_pl_v1_0_1_chipscope_xsdb_slave

Top level modules:
	mem_pl_phy_pll
	mem_pl_v1_0_1_chipscope_xsdb_slave
End time: 10:41:09 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:mem_pl_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.50 % complete

Compiling vhdl library 'microblaze_v11_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v11_0_12)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:12 on May 15,2024
vcom -93 -work microblaze_v11_0_12 -f F:\FPGA\vivadoModelsimLib/microblaze_v11_0_12/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:41:16 on May 15,2024, Elapsed time: 0:00:04
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v11_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.70 % complete

Compiling vhdl library 'microblaze_v9_5_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v9_5_5)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:18 on May 15,2024
vcom -93 -work microblaze_v9_5_5 -f F:\FPGA\vivadoModelsimLib/microblaze_v9_5_5/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:41:20 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_v9_5_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 25.90 % complete

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_rx_ctrl_v1_0_9)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:22 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work mipi_csi2_rx_ctrl_v1_0_9 -f F:\FPGA\vivadoModelsimLib/mipi_csi2_rx_ctrl_v1_0_9/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:41:24 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_rx_ctrl_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.10 % complete

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_tx_ctrl_v1_0_5)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:26 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work mipi_csi2_tx_ctrl_v1_0_5 -f F:\FPGA\vivadoModelsimLib/mipi_csi2_tx_ctrl_v1_0_5/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:41:28 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_csi2_tx_ctrl_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.31 % complete

Compiling verilog library 'mipi_dphy_v4_3_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_dphy_v4_3_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:30 on May 15,2024
vlog -L mipi_dphy_v4_3_8 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work mipi_dphy_v4_3_8 -f F:\FPGA\vivadoModelsimLib/mipi_dphy_v4_3_8/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:41:31 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_dphy_v4_3_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.51 % complete

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mipi_dsi_tx_ctrl_v1_0_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:33 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work mipi_dsi_tx_ctrl_v1_0_8 -f F:\FPGA\vivadoModelsimLib/mipi_dsi_tx_ctrl_v1_0_8/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:41:34 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:mipi_dsi_tx_ctrl_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.71 % complete

Compiling verilog library 'mpegtsmux_v1_1_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mpegtsmux_v1_1_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:36 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work mpegtsmux_v1_1_7 -f F:\FPGA\vivadoModelsimLib/mpegtsmux_v1_1_7/.cxl.ver.ip.cmf 
End time: 10:41:37 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:mpegtsmux_v1_1_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.91 % complete

Compiling verilog library 'mpram_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mpram_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:39 on May 15,2024
vlog -L mpram_v1_0_2 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work mpram_v1_0_2 -f F:\FPGA\vivadoModelsimLib/mpram_v1_0_2/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:41:40 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:mpram_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 27.11 % complete

Compiling verilog library 'mrmac_v2_2_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mrmac_v2_2_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:42 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work mrmac_v2_2_0 -f F:\FPGA\vivadoModelsimLib/mrmac_v2_2_0/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:41:43 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:mrmac_v2_2_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 27.31 % complete

Compiling verilog library 'multi_channel_25g_rs_fec_v1_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:multi_channel_25g_rs_fec_v1_0_23)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:45 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work multi_channel_25g_rs_fec_v1_0_23 -f F:\FPGA\vivadoModelsimLib/multi_channel_25g_rs_fec_v1_0_23/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:41:46 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:multi_channel_25g_rs_fec_v1_0_23)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 27.51 % complete

Compiling vhdl library 'mutex_v2_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mutex_v2_1_12)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:49 on May 15,2024
vcom -93 -work mutex_v2_1_12 -f F:\FPGA\vivadoModelsimLib/mutex_v2_1_12/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect
-- Compiling architecture imp of pselect
-- Compiling entity Gen_DRAM
-- Compiling architecture syn of Gen_DRAM
-- Loading package NUMERIC_STD
-- Loading entity Gen_DRAM
-- Compiling entity multi_channel_register
-- Compiling architecture IMP of multi_channel_register
-- Loading entity multi_channel_register
-- Compiling entity multi_channel_mutex
-- Compiling architecture IMP of multi_channel_mutex
-- Compiling entity mutex_core
-- Compiling architecture IMP of mutex_core
-- Compiling entity axi_decode
-- Compiling architecture IMP of axi_decode
-- Compiling entity mutex
-- Compiling architecture IMP of mutex
End time: 10:41:49 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:mutex_v2_1_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 27.71 % complete

Compiling verilog library 'noc_hbm_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:noc_hbm_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:41:52 on May 15,2024
vlog -L noc_hbm_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work noc_hbm_v1_0_0 -f F:\FPGA\vivadoModelsimLib/noc_hbm_v1_0_0/.cxl.sv.ip.cmf 
-- Compiling module HBM_CHNL
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dbuf_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dbuf_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dbuf_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_dpath_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_refresh_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_txnq_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_pend_fifo_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_farb_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_hbm_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_na_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/lbus_checker.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/lbus_checker.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/lbus_checker.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/lbus_checker.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_hbm_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/lbus_checker.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_hbm_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbmmc_mc_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_ctrl_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_pkg_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_lbus_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_csr_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_na_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/MC/hbm_bfm_phy_shim.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbmmc_mc_regs_config_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/BM_HBM_PHY_CHNL.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/BM_HBM_PHY_CHNL.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/BM_HBM_PHY_CHNL.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_noc_phy_direct_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_8_1_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_if_phydir.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_noc_phy_direct_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_intf_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_if_phydir.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_cmd_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_data_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/hbm_dfi_misc_ctl_if_bfm.sv(87): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_hbm_v1_0/hdl/bfm/PHY_IO_PLL/hbm_phy_chnl_top_bfm.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
	HBM_CHNL
End time: 10:42:08 on May 15,2024, Elapsed time: 0:00:16
Errors: 0, Warnings: 125

END_COMPILATION_MESSAGES(modelsim:verilog:noc_hbm_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 125 warning(s), 27.91 % complete

Compiling verilog library 'noc_ncrb_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:noc_ncrb_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:10 on May 15,2024
vlog -L noc_ncrb_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work noc_ncrb_v1_0_0 -f F:\FPGA\vivadoModelsimLib/noc_ncrb_v1_0_0/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:42:10 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:noc_ncrb_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 28.11 % complete

Compiling verilog library 'noc_nidb_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:noc_nidb_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:13 on May 15,2024
vlog -L noc_nidb_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nidb_v1_0_0 -f F:\FPGA\vivadoModelsimLib/noc_nidb_v1_0_0/.cxl.sv.ip.cmf 
-- Compiling package noc_nidb_v1_0_vl_rfs_sv_unit
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nidb_v1_0/hdl/noc_nidb_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function 'print_msg' as an implicit VOID cast.

Top level modules:
End time: 10:42:13 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 10

END_COMPILATION_MESSAGES(modelsim:verilog:noc_nidb_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 10 warning(s), 28.31 % complete

Compiling verilog library 'noc_nmu_phydir_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:noc_nmu_phydir_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:16 on May 15,2024
vlog -L noc_nmu_phydir_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nmu_phydir_v1_0_0 -f F:\FPGA\vivadoModelsimLib/noc_nmu_phydir_v1_0_0/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:42:17 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:noc_nmu_phydir_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 28.51 % complete

Compiling verilog library 'noc_npp_rptr_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:noc_npp_rptr_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:19 on May 15,2024
vlog -L noc_npp_rptr_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work noc_npp_rptr_v1_0_0 -f F:\FPGA\vivadoModelsimLib/noc_npp_rptr_v1_0_0/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:42:20 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:noc_npp_rptr_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 28.71 % complete

Compiling verilog library 'noc_nps4_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:noc_nps4_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:22 on May 15,2024
vlog -L noc_nps4_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nps4_v1_0_0 -f F:\FPGA\vivadoModelsimLib/noc_nps4_v1_0_0/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nps4_v1_0/hdl/noc_nps4_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:42:23 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(modelsim:verilog:noc_nps4_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 17 warning(s), 28.92 % complete

Compiling verilog library 'noc_nps6_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:noc_nps6_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:25 on May 15,2024
vlog -L noc_nps6_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nps6_v1_0_0 -f F:\FPGA\vivadoModelsimLib/noc_nps6_v1_0_0/.cxl.sv.ip.cmf 
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ivca.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ivca.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ivca.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_class.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_class.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_class.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_class.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_class.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps6_class.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:42:26 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 19

END_COMPILATION_MESSAGES(modelsim:verilog:noc_nps6_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 19 warning(s), 29.12 % complete

Compiling verilog library 'noc_nps_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:noc_nps_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:28 on May 15,2024
vlog -L noc_nps_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nps_v1_0_1 -f F:\FPGA\vivadoModelsimLib/noc_nps_v1_0_1/.cxl.sv.ip.cmf 
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nps_ipa.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
End time: 10:42:29 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:noc_nps_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 29.32 % complete

Compiling verilog library 'noc_nsu_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:noc_nsu_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:32 on May 15,2024
vlog -L noc_nsu_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work noc_nsu_v1_0_0 -f F:\FPGA\vivadoModelsimLib/noc_nsu_v1_0_0/.cxl.sv.ip.cmf 
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_defines_nsu.vh(32): (vlog-2263) Redefinition of macro: 'MEM_DEPTH' (previously defined near F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)) .
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_defines_nsu.vh(58): (vlog-2263) Redefinition of macro: 'NOC_NPP_AXRSVD0_WIDTH' (previously defined near F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nsu_noc_define.vh(543), old value '(`NOC_NPP_DATA_WIDTH-`NOC_NPP_AXADDR_WIDTH-`NOC_NPP_AXLEN_WIDTH-`NOC_NPP_AXSIZE_WIDTH-`NOC_NPP_AXBURST_WIDTH-`NOC_NPP_AXLOCK_WIDTH-`NOC_NPP_AXCACHE_WIDTH-`NOC_NPP_AXPROT_WIDTH-`NOC_NPP_AXQOS_WIDTH-`NOC_NPP_AXID_WIDTH-`NOC_NPP_AXUSER_WIDTH)', new value '(`NOC_NPP_DATA_WIDTH-`NOC_NPP_AXADDR_WIDTH-`NOC_NPP_AXLEN_WIDTH-`NOC_NPP_AXSIZE_WIDTH-`NOC_NPP_AXBURST_WIDTH-`NOC_NPP_AXLOCK_WIDTH-`NOC_NPP_AXCACHE_WIDTH-`NOC_NPP_AXPROT_WIDTH-`NOC_NPP_AXQOS_WIDTH-`NOC_NPP_AXID_WIDTH-`NOC_NPP_AXUSER_WIDTH-`NOC_NPP_POISON_WIDTH)') .
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_defines_nsu.vh(75): (vlog-2263) Redefinition of macro: 'NOC_NPP_PKT_CTRL_WIDTH' (previously defined near F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nsu_noc_define.vh(560), old value '(`NOC_NPP_PKT_TYPE_WIDTH + `NOC_NPP_MISC_CTRL_WIDTH + `NOC_NPP_TAG_WIDTH + `NOC_NPP_SRC_WIDTH + `NOC_NPP_DST_WIDTH + `NOC_NPP_DST_PAR_WIDTH + `NOC_NPP_PRI_WIDTH + `NOC_NPP_LAST_WIDTH + `NOC_NPP_ECC_WIDTH + `NOC_NPP_POISON_WIDTH + `NOC_NPP_TLAST_WIDTH + `NOC_NPP_DBI_WIDTH)', new value '(`NOC_NPP_PKT_TYPE_WIDTH + `NOC_NPP_MISC_CTRL_WIDTH + `NOC_NPP_TAG_WIDTH + `NOC_NPP_SRC_WIDTH + `NOC_NPP_DST_WIDTH + `NOC_NPP_DST_PAR_WIDTH + `NOC_NPP_PRI_WIDTH + `NOC_NPP_LAST_WIDTH + `NOC_NPP_ECC_WIDTH+ `NOC_NPP_POISON_WIDTH + `NOC_NPP_TLAST_WIDTH + `NOC_NPP_DBI_WIDTH)') .
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_defines_nsu.vh(100): (vlog-2263) Redefinition of macro: 'NOC_NPP_TAG' (previously defined near F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nsu_noc_define.vh(583), old value '141:134', new value '141:134  ') .
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_defines_nsu.vh(101): (vlog-2263) Redefinition of macro: 'NOC_NPP_SRC' (previously defined near F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nsu_noc_define.vh(584), old value '153:142', new value '153:142  ') .
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_defines_nsu.vh(102): (vlog-2263) Redefinition of macro: 'NOC_NPP_DST' (previously defined near F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/nsu_noc_define.vh(585), old value '165:154', new value '165:154  ') .
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/noc_nsu_v1_0/hdl/noc_nsu_v1_0_vl_rfs.sv(87)
** while parsing file included at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_sb_nsu.sv(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: (vlog-13361) <protected>(<protected>): No trigger event inferred in disable expression.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/noc_npp_mon_nsu.sv(87): (vlog-2240) Treating stand-alone use of function '<protected>' as an implicit VOID cast.

Top level modules:
End time: 10:42:33 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 66

END_COMPILATION_MESSAGES(modelsim:verilog:noc_nsu_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 66 warning(s), 29.52 % complete

Compiling verilog library 'nvmeha_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:nvmeha_v1_0_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:35 on May 15,2024
vlog -L nvmeha_v1_0_10 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work nvmeha_v1_0_10 -f F:\FPGA\vivadoModelsimLib/nvmeha_v1_0_10/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/nvmeha_v1_0/hdl/nvmeha_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:42:35 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 45

END_COMPILATION_MESSAGES(modelsim:verilog:nvmeha_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 45 warning(s), 29.72 % complete

Compiling verilog library 'nvme_tc_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:nvme_tc_v3_0_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:38 on May 15,2024
vlog -L nvme_tc_v3_0_4 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work nvme_tc_v3_0_4 -f F:\FPGA\vivadoModelsimLib/nvme_tc_v3_0_4/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:42:38 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:nvme_tc_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 29.92 % complete

Compiling verilog library 'oddr_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:oddr_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:41 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work oddr_v1_0_3 -f F:\FPGA\vivadoModelsimLib/oddr_v1_0_3/.cxl.ver.ip.cmf 
-- Compiling module oddr_v1_0_3_oddr

Top level modules:
	oddr_v1_0_3_oddr
End time: 10:42:41 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:oddr_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.12 % complete

Compiling verilog library 'oran_radio_if_v3_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:oran_radio_if_v3_1_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:44 on May 15,2024
vlog -L oran_radio_if_v3_1_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work oran_radio_if_v3_1_0 -f F:\FPGA\vivadoModelsimLib/oran_radio_if_v3_1_0/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/oran_radio_if_v3_1/hdl/oran_radio_if_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:42:45 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 63

END_COMPILATION_MESSAGES(modelsim:verilog:oran_radio_if_v3_1_0)
==============================================================================


compile_simlib: 0 error(s), 63 warning(s), 30.32 % complete

Compiling vhdl library 'pci32_v5_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pci32_v5_0_12)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:47 on May 15,2024
vcom -93 -work pci32_v5_0_12 -f F:\FPGA\vivadoModelsimLib/pci32_v5_0_12/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:42:47 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:pci32_v5_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.52 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/pci32_v5_0_12".
Errors: 0, Warnings: 1

Compiling verilog library 'pci32_v5_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:pci32_v5_0_12)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:50 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work pci32_v5_0_12 -f F:\FPGA\vivadoModelsimLib/pci32_v5_0_12/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:42:50 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:pci32_v5_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.72 % complete

Compiling vhdl library 'pci64_v5_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pci64_v5_0_11)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:53 on May 15,2024
vcom -93 -work pci64_v5_0_11 -f F:\FPGA\vivadoModelsimLib/pci64_v5_0_11/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:42:53 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:pci64_v5_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 30.92 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/pci64_v5_0_11".
Errors: 0, Warnings: 1

Compiling verilog library 'pci64_v5_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:pci64_v5_0_11)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:56 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work pci64_v5_0_11 -f F:\FPGA\vivadoModelsimLib/pci64_v5_0_11/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:42:56 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:pci64_v5_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.12 % complete

Compiling verilog library 'pcie_axi4lite_tap_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:pcie_axi4lite_tap_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:42:59 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work pcie_axi4lite_tap_v1_0_1 -f F:\FPGA\vivadoModelsimLib/pcie_axi4lite_tap_v1_0_1/.cxl.ver.ip.cmf 
-- Compiling module pcie_axi4lite_tap_v1_0_1_axi_read_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_axis_cc_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_axis_cq_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_axi_write_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_maxi_controller
-- Compiling module pcie_axi4lite_tap_v1_0_1_tag_manager
-- Compiling module pcie_axi4lite_tap_v1_0_1_top

Top level modules:
	pcie_axi4lite_tap_v1_0_1_top
End time: 10:42:59 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:pcie_axi4lite_tap_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.33 % complete

Compiling verilog library 'pcie_jtag_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:pcie_jtag_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:02 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work pcie_jtag_v1_0_0 -f F:\FPGA\vivadoModelsimLib/pcie_jtag_v1_0_0/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:43:02 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:pcie_jtag_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.53 % complete

Compiling verilog library 'pcie_qdma_mailbox_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:pcie_qdma_mailbox_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:05 on May 15,2024
vlog -L pcie_qdma_mailbox_v1_0_3 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work pcie_qdma_mailbox_v1_0_3 -f F:\FPGA\vivadoModelsimLib/pcie_qdma_mailbox_v1_0_3/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling package pcie_qdma_mailbox_v1_0_vl_rfs_sv_unit
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/pcie_qdma_mailbox_v1_0/hdl/pcie_qdma_mailbox_v1_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling module pcie_qdma_mailbox_v1_0_3_GenericFIFO

Top level modules:
End time: 10:43:05 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 32

END_COMPILATION_MESSAGES(modelsim:verilog:pcie_qdma_mailbox_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 32 warning(s), 31.73 % complete

Compiling vhdl library 'pc_cfr_v6_4_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v6_4_3)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:08 on May 15,2024
vcom -93 -work pc_cfr_v6_4_3 -f F:\FPGA\vivadoModelsimLib/pc_cfr_v6_4_3/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:43:10 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v6_4_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.93 % complete

Compiling vhdl library 'pc_cfr_v7_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v7_0_2)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:12 on May 15,2024
vcom -93 -work pc_cfr_v7_0_2 -f F:\FPGA\vivadoModelsimLib/pc_cfr_v7_0_2/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:43:14 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v7_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.13 % complete

Compiling vhdl library 'pc_cfr_v7_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v7_1_1)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:16 on May 15,2024
vcom -93 -work pc_cfr_v7_1_1 -f F:\FPGA\vivadoModelsimLib/pc_cfr_v7_1_1/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:43:18 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v7_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.33 % complete

Compiling vhdl library 'pc_cfr_v7_2_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v7_2_2)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:20 on May 15,2024
vcom -93 -work pc_cfr_v7_2_2 -f F:\FPGA\vivadoModelsimLib/pc_cfr_v7_2_2/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:43:22 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v7_2_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.53 % complete

Compiling vhdl library 'pc_cfr_v7_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v7_3_1)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:24 on May 15,2024
vcom -93 -work pc_cfr_v7_3_1 -f F:\FPGA\vivadoModelsimLib/pc_cfr_v7_3_1/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:43:26 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v7_3_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.73 % complete

Compiling vhdl library 'pc_cfr_v8_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v8_0_0)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:28 on May 15,2024
vcom -93 -work pc_cfr_v8_0_0 -f F:\FPGA\vivadoModelsimLib/pc_cfr_v8_0_0/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:43:30 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:pc_cfr_v8_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 32.93 % complete

Compiling vhdl library 'picxo'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:picxo)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:32 on May 15,2024
vcom -93 -work picxo -f F:\FPGA\vivadoModelsimLib/picxo/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:43:33 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:picxo)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.13 % complete

Compiling vhdl library 'picxo_fracxo_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:picxo_fracxo_v2_0_1)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:35 on May 15,2024
vcom -93 -work picxo_fracxo_v2_0_1 -f F:\FPGA\vivadoModelsimLib/picxo_fracxo_v2_0_1/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:43:36 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:picxo_fracxo_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.33 % complete

Compiling verilog library 'ptp_1588_timer_syncer_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ptp_1588_timer_syncer_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:39 on May 15,2024
vlog -L ptp_1588_timer_syncer_v1_0_2 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ptp_1588_timer_syncer_v1_0_2 -f F:\FPGA\vivadoModelsimLib/ptp_1588_timer_syncer_v1_0_2/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:43:39 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ptp_1588_timer_syncer_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.53 % complete

Compiling verilog library 'ptp_1588_timer_syncer_v2_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ptp_1588_timer_syncer_v2_0_5)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:42 on May 15,2024
vlog -L ptp_1588_timer_syncer_v2_0_5 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ptp_1588_timer_syncer_v2_0_5 -f F:\FPGA\vivadoModelsimLib/ptp_1588_timer_syncer_v2_0_5/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:43:42 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ptp_1588_timer_syncer_v2_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.73 % complete

Compiling verilog library 'qdma_v5_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:qdma_v5_0_6)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:45 on May 15,2024
vlog -L qdma_v5_0_6 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work qdma_v5_0_6 -f F:\FPGA\vivadoModelsimLib/qdma_v5_0_6/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling package qdma_v5_0_vl_rfs_sv_unit
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module qdma_v5_0_6_GenericFIFO
-- Compiling module qdma_v5_0_6_GenericFIFO2
-- Compiling module qdma_v5_0_6_GenericFIFOAsyncNoHead
-- Compiling module qdma_v5_0_6_GenericFIFOAsync
-- Compiling module qdma_v5_0_6_GenericFIFOHead
-- Compiling module qdma_v5_0_6_GenericFIFOHead2
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdma_v5_0/hdl/qdma_v5_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	qdma_v5_0_6_GenericFIFO2
End time: 10:43:48 on May 15,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 2789

END_COMPILATION_MESSAGES(modelsim:verilog:qdma_v5_0_6)
==============================================================================


compile_simlib: 0 error(s), 2789 warning(s), 33.94 % complete

Compiling verilog library 'qdriv_pl_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:qdriv_pl_v1_0_11)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:50 on May 15,2024
vlog -L qdriv_pl_v1_0_11 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work qdriv_pl_v1_0_11 -f F:\FPGA\vivadoModelsimLib/qdriv_pl_v1_0_11/.cxl.sv.ip.cmf 
-- Compiling module qdriv_pl_v1_0_11_comparison
-- Compiling module qdriv_pl_v1_0_11_cal_cplx
-- Compiling module qdriv_pl_v1_0_11_cal_cplx_data
-- Compiling module qdriv_pl_v1_0_11_cal_cplx_top
-- Compiling module qdriv_pl_v1_0_11_cal_f2r_sync
-- Compiling module qdriv_pl_v1_0_11_cal_r2f_sync
-- Compiling module qdriv_pl_v1_0_11_cmd_gen
-- Compiling module qdriv_pl_v1_0_11_config_rom
-- Compiling module qdriv_pl_v1_0_11_reg_set
-- Compiling module qdriv_pl_v1_0_11_slip_updater
-- Compiling module qdriv_pl_v1_0_11_xsdb_bram
-- Compiling module qdriv_pl_v1_0_11_floping
-- Compiling module qdriv_pl_v1_0_11_cal_adr_decode
-- Compiling module qdriv_pl_v1_0_11_rvalid_gen
-- Compiling module qdriv_pl_v1_0_11_bitslip_path
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(635): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(636): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(637): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(638): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(639): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(640): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(641): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(642): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(645): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(646): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(647): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(648): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(649): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(650): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(651): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_bitslip_path.sv(652): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module qdriv_pl_v1_0_11_rw_control
-- Compiling module qdriv_pl_v1_0_11_ctrl
-- Compiling module qdriv_pl_v1_0_11_ctrl_cmd_mapper

Top level modules:
	qdriv_pl_v1_0_11_cal_f2r_sync
	qdriv_pl_v1_0_11_cal_r2f_sync
	qdriv_pl_v1_0_11_config_rom
	qdriv_pl_v1_0_11_xsdb_bram
	qdriv_pl_v1_0_11_cal_adr_decode
	qdriv_pl_v1_0_11_bitslip_path
	qdriv_pl_v1_0_11_ctrl
End time: 10:43:50 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 16

END_COMPILATION_MESSAGES(modelsim:verilog:qdriv_pl_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 16 warning(s), 34.14 % complete

Compiling vhdl library 'rama_v1_1_15_lib'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rama_v1_1_15_lib)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:53 on May 15,2024
vcom -93 -work rama_v1_1_15_lib -f F:\FPGA\vivadoModelsimLib/rama_v1_1_15_lib/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:43:53 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:rama_v1_1_15_lib)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.34 % complete

Compiling verilog library 'rld3_pl_phy_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:rld3_pl_phy_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:43:56 on May 15,2024
vlog -L rld3_pl_phy_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work rld3_pl_phy_v1_0_1 -f F:\FPGA\vivadoModelsimLib/rld3_pl_phy_v1_0_1/.cxl.sv.ip.cmf 
-- Compiling module rld3_pl_phy_v1_0_1_xphy_bank
-- Compiling module rld3_pl_phy_v1_0_1_xphy_bank_wrapper
-- Compiling module rld3_pl_phy_v1_0_1_pll

Top level modules:
	rld3_pl_phy_v1_0_1_xphy_bank_wrapper
	rld3_pl_phy_v1_0_1_pll
End time: 10:43:56 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:rld3_pl_phy_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.54 % complete

Compiling verilog library 'rld3_pl_v1_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:rld3_pl_v1_0_13)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:00 on May 15,2024
vlog -L rld3_pl_v1_0_13 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work rld3_pl_v1_0_13 -f F:\FPGA\vivadoModelsimLib/rld3_pl_v1_0_13/.cxl.sv.ip.cmf 
-- Compiling module rld3_pl_v1_0_13_cal
-- Compiling module rld3_pl_v1_0_13_cal_addr_decode
-- Compiling module rld3_pl_v1_0_13_cal_bfifo
-- Compiling module rld3_pl_v1_0_13_cal_config_rom
-- Compiling module rld3_pl_v1_0_13_cal_cplx
-- Compiling module rld3_pl_v1_0_13_cal_cplx_data
-- Compiling module rld3_pl_v1_0_13_cal_debug_microblaze
-- Compiling module rld3_pl_v1_0_13_cal_mc_odt
-- Compiling module rld3_pl_v1_0_13_cal_odt
-- Compiling module rld3_pl_v1_0_13_cal_pi
-- Compiling module rld3_pl_v1_0_13_cal_rd_en
-- Compiling module rld3_pl_v1_0_13_cal_read
-- Compiling module rld3_pl_v1_0_13_cal_sync
-- Compiling module rld3_pl_v1_0_13_cal_top
-- Compiling module rld3_pl_v1_0_13_cal_wr_bit
-- Compiling module rld3_pl_v1_0_13_cal_wr_byte
-- Compiling module rld3_pl_v1_0_13_cal_write
-- Compiling module rld3_pl_v1_0_13_cal_xsdb_arbiter
-- Compiling module rld3_pl_v1_0_13_cal_xsdb_bram
-- Compiling module rld3_pl_v1_0_13_bank_queue
-- Compiling module rld3_pl_v1_0_13_bank_queue_mapper
-- Compiling module rld3_pl_v1_0_13_ch_data_queue
-- Compiling module rld3_pl_v1_0_13_ch_tag_reorder
-- Compiling module rld3_pl_v1_0_13_cmd_addr_pi
-- Compiling module rld3_pl_v1_0_13_cmd_data_queue
-- Compiling module rld3_pl_v1_0_13_cmd_rotater
-- Compiling module rld3_pl_v1_0_13_cmd_time_gen
-- Compiling module rld3_pl_v1_0_13_data_pi
-- Compiling module rld3_pl_v1_0_13_floping
-- Compiling module rld3_pl_v1_0_13_mc
-- Compiling module rld3_pl_v1_0_13_rd_data_pipe
-- Compiling module rld3_pl_v1_0_13_rd_data_queue
-- Compiling module rld3_pl_v1_0_13_rd_tag_queue
-- Compiling module rld3_pl_v1_0_13_sync_fifo
-- Compiling module rld3_pl_v1_0_13_sync_fifo_4_1
-- Compiling module rld3_pl_v1_0_13_wr_cmd_queue
-- Compiling module rld3_pl_v1_0_13_wr_data_pipe

Top level modules:
	rld3_pl_v1_0_13_cal_bfifo
	rld3_pl_v1_0_13_cal_odt
	rld3_pl_v1_0_13_cal_top
	rld3_pl_v1_0_13_cal_xsdb_bram
	rld3_pl_v1_0_13_cmd_addr_pi
	rld3_pl_v1_0_13_cmd_rotater
	rld3_pl_v1_0_13_data_pi
	rld3_pl_v1_0_13_floping
	rld3_pl_v1_0_13_mc
End time: 10:44:01 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:rld3_pl_v1_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.74 % complete

Compiling verilog library 'roe_framer_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:roe_framer_v3_0_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:03 on May 15,2024
vlog -L roe_framer_v3_0_7 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work roe_framer_v3_0_7 -f F:\FPGA\vivadoModelsimLib/roe_framer_v3_0_7/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:44:04 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:roe_framer_v3_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 34.94 % complete

Compiling verilog library 'rst_vip_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:rst_vip_v1_0_5)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:06 on May 15,2024
vlog -L rst_vip_v1_0_5 -L xilinx_vip "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work rst_vip_v1_0_5 -f F:\FPGA\vivadoModelsimLib/rst_vip_v1_0_5/.cxl.sv.ip.cmf 
-- Compiling module rst_vip_v1_0_5_top

Top level modules:
	rst_vip_v1_0_5_top
End time: 10:44:06 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:rst_vip_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.14 % complete

Compiling verilog library 'smartconnect_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:smartconnect_v1_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:09 on May 15,2024
vlog -L smartconnect_v1_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work smartconnect_v1_0 -f F:\FPGA\vivadoModelsimLib/smartconnect_v1_0/.cxl.sv.ip.cmf 
-- Compiling package sc_util_v1_0_vl_rfs_sv_unit
-- Compiling package sc_exit_v1_0_vl_rfs_sv_unit
-- Compiling package sc_sc2axi_v1_0_vl_rfs_sv_unit
-- Compiling package sc_axi2sc_v1_0_vl_rfs_sv_unit
-- Compiling package sc_switchboard_v1_0_vl_rfs_sv_unit
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_node_v1_0/hdl/sc_node_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling package sc_node_v1_0_vl_rfs_sv_unit
-- Compiling package sc_si_converter_v1_0_vl_rfs_sv_unit
-- Compiling package sc_transaction_regulator_v1_0_vl_rfs_sv_unit
-- Compiling package sc_mmu_v1_0_vl_rfs_sv_unit
-- Compiling package sc_noc_entry_bridge_v1_0_vl_rfs_sv_unit
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_noc_entry_bridge_v1_0/hdl/sc_noc_entry_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling package sc_noc_exit_bridge_v1_0_vl_rfs_sv_unit
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_noc_exit_bridge_v1_0/hdl/sc_noc_exit_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_noc_exit_bridge_v1_0/hdl/sc_noc_exit_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sc_noc_exit_bridge_v1_0/hdl/sc_noc_exit_bridge_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling package sc_noc_router_v1_0_vl_rfs_sv_unit
-- Compiling package sc_splitter_v1_0_vl_rfs_sv_unit

Top level modules:
End time: 10:44:11 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 26

END_COMPILATION_MESSAGES(modelsim:verilog:smartconnect_v1_0)
==============================================================================


compile_simlib: 0 error(s), 26 warning(s), 35.34 % complete

Compiling verilog library 'sem_ultra_v3_1_25'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:sem_ultra_v3_1_25)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:13 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work sem_ultra_v3_1_25 -f F:\FPGA\vivadoModelsimLib/sem_ultra_v3_1_25/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:44:14 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:sem_ultra_v3_1_25)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.54 % complete

Compiling verilog library 'sem_v4_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:sem_v4_1_14)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:16 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work sem_v4_1_14 -f F:\FPGA\vivadoModelsimLib/sem_v4_1_14/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:44:16 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:sem_v4_1_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.74 % complete

Compiling verilog library 'shell_utils_msp432_bsl_crc_gen_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:shell_utils_msp432_bsl_crc_gen_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:19 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work shell_utils_msp432_bsl_crc_gen_v1_0_1 -f F:\FPGA\vivadoModelsimLib/shell_utils_msp432_bsl_crc_gen_v1_0_1/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:44:19 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:shell_utils_msp432_bsl_crc_gen_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.94 % complete

Compiling verilog library 'sim_clk_gen_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:sim_clk_gen_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:22 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work sim_clk_gen_v1_0_3 -f F:\FPGA\vivadoModelsimLib/sim_clk_gen_v1_0_3/.cxl.ver.ip.cmf 
-- Compiling module sim_clk_gen

Top level modules:
	sim_clk_gen
End time: 10:44:22 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:sim_clk_gen_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 36.14 % complete

Compiling verilog library 'sim_trig_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:sim_trig_v1_0_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:25 on May 15,2024
vlog -L sim_trig_v1_0_10 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work sim_trig_v1_0_10 -f F:\FPGA\vivadoModelsimLib/sim_trig_v1_0_10/.cxl.sv.ip.cmf 
-- Compiling module APB_to_VIO2
-- Compiling module sim_trig_pulse_stretcher
-- Compiling module sim_trig_pulse_generator
-- Compiling module bridge_logic
-- Compiling module sim_trig_synchronizer

Top level modules:
	sim_trig_pulse_stretcher
	sim_trig_pulse_generator
	bridge_logic
	sim_trig_synchronizer
End time: 10:44:25 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:sim_trig_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 36.35 % complete

Compiling verilog library 'stm_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:stm_v1_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:28 on May 15,2024
vlog -L stm_v1_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work stm_v1_0 -f F:\FPGA\vivadoModelsimLib/stm_v1_0/.cxl.sv.ip.cmf 
-- Compiling module stma_v1_0_0_fifo_lut
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(236): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(237): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(238): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(239): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(240): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(240): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(241): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(242): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(243): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(246): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(249): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(256): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(257): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(258): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(267): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(268): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(269): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(270): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(287): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(288): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(290): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(293): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(296): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(297): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(298): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(314): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(317): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(320): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(321): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(468): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(469): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(470): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(470): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(472): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(473): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stma_v1_0_0_fifo_bram
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(741): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(742): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(743): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(778): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stma_v1_0/hdl/stma_v1_0_rfs.sv(779): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stma_v1_0_0_simple_dport_bram_rst
-- Compiling module stma_v1_0_0_c2h
-- Compiling module stma_v1_0_0_h2c
-- Compiling module stma_v1_0_0_top

Top level modules:
	stma_v1_0_0_top
End time: 10:44:28 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 40

END_COMPILATION_MESSAGES(modelsim:verilog:stm_v1_0)
==============================================================================


compile_simlib: 0 error(s), 40 warning(s), 36.55 % complete

Compiling verilog library 'stm_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:stm_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:31 on May 15,2024
vlog -L stm_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work stm_v1_0_1 -f F:\FPGA\vivadoModelsimLib/stm_v1_0_1/.cxl.sv.ip.cmf 
-- Compiling package stm_v1_0_vl_rfs_sv_unit
-- Compiling module stm_v1_0_1_acc
-- Compiling module stm_v1_0_1_c2h
-- Compiling module stm_v1_0_1_cache_cam
-- Compiling module stm_v1_0_1_fifo_lut
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2556): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2557): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2558): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2559): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2560): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2560): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2561): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2562): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2563): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2566): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2569): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2576): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2577): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2578): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2587): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2588): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2589): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2590): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2607): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2608): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2610): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2613): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2616): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2617): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2618): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2634): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2637): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2640): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2641): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2788): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2789): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2790): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2790): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2792): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(2793): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stm_v1_0_1_no_fifo_reg
-- Compiling module stm_v1_0_1_h2c
-- Compiling module stm_v1_0_1_pri_enc
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7922): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7923): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7924): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7925): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7926): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7927): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7928): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7929): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7930): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7931): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7932): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7933): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7934): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7935): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7936): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7937): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7938): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7939): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7940): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7941): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7942): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7943): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7944): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7945): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7946): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7947): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7948): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7949): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7950): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7951): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7952): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7953): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7954): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7955): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7956): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7957): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7958): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7959): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7960): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7961): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7962): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7963): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7964): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7965): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7966): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7967): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7968): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7969): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7970): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7971): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7972): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7973): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7974): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7975): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7976): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7977): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7978): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7979): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7980): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7981): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7982): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7983): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7984): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7985): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7986): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7992): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7993): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7994): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7995): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7996): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7997): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7998): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(7999): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8000): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8001): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8002): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8003): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8004): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8005): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8006): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8007): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8008): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8009): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8010): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8011): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8012): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8013): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8014): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8015): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8016): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8017): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8018): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8019): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8020): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8021): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8022): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8023): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8024): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8030): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8031): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8032): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8033): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8034): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8035): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8036): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8037): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8038): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8039): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8040): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8041): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8042): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8043): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8044): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8045): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8046): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8051): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8052): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8052): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(8054): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module stm_v1_0_1_rra
-- Compiling module stm_v1_0_1_r_rw_dport_bram_rst
-- Compiling module stm_v1_0_1_simple_dport_bram_rst
-- Compiling module stm_v1_0_1_slr
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9119): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9122): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9126): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9130): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9136): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9148): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9151): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv(9157): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
	stm_v1_0_1_acc
	stm_v1_0_1_c2h
	stm_v1_0_1_h2c
End time: 10:44:32 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 162

END_COMPILATION_MESSAGES(modelsim:verilog:stm_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 162 warning(s), 36.75 % complete

Compiling vhdl library 'system_cache_v5_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:system_cache_v5_0_10)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:34 on May 15,2024
vcom -93 -work system_cache_v5_0_10 -f F:\FPGA\vivadoModelsimLib/system_cache_v5_0_10/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package system_cache_pkg
-- Compiling package body system_cache_pkg
-- Loading package system_cache_pkg
-- Loading package system_cache_pkg
-- Compiling package system_cache_queue_pkg
-- Compiling package body system_cache_queue_pkg
-- Loading package system_cache_queue_pkg
-- Compiling package sc_ccix_home_pkg
-- Compiling package body sc_ccix_home_pkg
-- Loading package sc_ccix_home_pkg
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_LUT6_2
-- Compiling architecture IMP of MB_LUT6_2
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_FDSE
-- Compiling architecture IMP of MB_FDSE
-- Compiling entity muxcy_xorcy
-- Compiling architecture IMP of muxcy_xorcy
-- Compiling entity carry_and_di
-- Compiling architecture IMP of carry_and_di
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_and_n
-- Compiling architecture IMP of carry_and_n
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity carry_or_n
-- Compiling architecture IMP of carry_or_n
-- Compiling entity carry_vec_or
-- Compiling architecture IMP of carry_vec_or
-- Compiling entity carry_vec_and_n
-- Compiling architecture IMP of carry_vec_and_n
-- Compiling entity carry_latch_and
-- Compiling architecture IMP of carry_latch_and
-- Compiling entity carry_latch_and_n
-- Compiling architecture IMP of carry_latch_and_n
-- Compiling entity carry_latch_or
-- Compiling architecture IMP of carry_latch_or
-- Compiling entity carry_latch_or_n
-- Compiling architecture IMP of carry_latch_or_n
-- Compiling entity carry_piperun_step
-- Compiling architecture IMP of carry_piperun_step
-- Compiling entity carry_compare
-- Compiling architecture IMP of carry_compare
-- Compiling entity carry_lte
-- Compiling architecture IMP of carry_lte
-- Compiling entity carry_prio_mux
-- Compiling architecture IMP of carry_prio_mux
-- Compiling entity carry_prio_mux_enable
-- Compiling architecture IMP of carry_prio_mux_enable
-- Compiling entity carry_select_and
-- Compiling architecture IMP of carry_select_and
-- Compiling entity carry_select_and_n
-- Compiling architecture IMP of carry_select_and_n
-- Compiling entity carry_select_or
-- Compiling architecture IMP of carry_select_or
-- Compiling entity carry_select_or_n
-- Compiling architecture IMP of carry_select_or_n
-- Compiling entity carry_compare_const
-- Compiling architecture IMP of carry_compare_const
-- Compiling entity carry_compare_mask
-- Compiling architecture IMP of carry_compare_mask
-- Compiling entity carry_compare_mask_const
-- Compiling architecture IMP of carry_compare_mask_const
-- Compiling entity comparator
-- Compiling architecture IMP of comparator
-- Compiling entity reg_ce
-- Compiling architecture IMP of reg_ce
-- Compiling entity reg_ce_kill
-- Compiling architecture IMP of reg_ce_kill
-- Compiling entity bit_reg_ce
-- Compiling architecture IMP of bit_reg_ce
-- Compiling entity bit_reg_ce_kill
-- Compiling architecture IMP of bit_reg_ce_kill
-- Compiling entity find_first
-- Compiling architecture IMP of find_first
-- Compiling entity fsb_element
-- Compiling architecture IMP of fsb_element
-- Compiling entity fsb32
-- Compiling architecture IMP of fsb32
-- Compiling entity fsb64
-- Compiling architecture IMP of fsb64
-- Compiling entity fsb128
-- Compiling architecture IMP of fsb128
-- Compiling entity fsb256
-- Compiling architecture IMP of fsb256
-- Compiling entity gen_fsb
-- Compiling architecture IMP of gen_fsb
-- Compiling entity sc_access_buffer
-- Compiling architecture IMP of sc_access_buffer
-- Compiling entity sc_txnid_buffer
-- Compiling architecture IMP of sc_txnid_buffer
-- Compiling entity ccix_common_reg_ce
-- Compiling architecture IMP of ccix_common_reg_ce
-- Compiling entity sam_routing_reg_ce
-- Compiling architecture IMP of sam_routing_reg_ce
-- Compiling entity sc_mst_snp_req_peek
-- Compiling architecture IMP of sc_mst_snp_req_peek
-- Compiling entity sc_core_release
-- Compiling architecture IMP of sc_core_release
-- Compiling entity sc_bit_buffer
-- Compiling architecture IMP of sc_bit_buffer
-- Compiling entity sc_sequence_check
-- Compiling architecture IMP of sc_sequence_check
-- Compiling entity sc_parity
-- Compiling architecture IMP of sc_parity
-- Compiling entity sc_checkbit_handler
-- Compiling architecture IMP of sc_checkbit_handler
-- Compiling entity sc_integrity
-- Compiling architecture IMP of sc_integrity
-- Compiling entity sc_integrity_generate
-- Compiling architecture IMP of sc_integrity_generate
-- Compiling entity sc_integrity_check
-- Compiling architecture IMP of sc_integrity_check
-- Compiling entity sc_integrity_pipeline
-- Compiling architecture IMP of sc_integrity_pipeline
-- Compiling entity sc_statistics_counters
-- Compiling architecture IMP of sc_statistics_counters
-- Compiling entity sc_stat_latency
-- Loading package system_cache_queue_pkg
-- Compiling architecture IMP of sc_stat_latency
-- Compiling entity sc_srl_fifo_counter
-- Compiling architecture IMP of sc_srl_fifo_counter
-- Compiling entity sc_stat_counter
-- Compiling architecture IMP of sc_stat_counter
-- Compiling entity sc_stat_event
-- Compiling architecture IMP of sc_stat_event
-- Compiling entity sc_lud_pipeline
-- Compiling architecture IMP of sc_lud_pipeline
-- Compiling entity sc_ud_pipeline
-- Compiling architecture IMP of sc_ud_pipeline
-- Compiling entity sc_snp_pipeline
-- Compiling architecture IMP of sc_snp_pipeline
-- Compiling entity sc_data_merge
-- Compiling architecture IMP of sc_data_merge
-- Compiling entity sc_txn_buffer
-- Compiling architecture IMP of sc_txn_buffer
-- Compiling entity sc_txn_handling
-- Compiling architecture IMP of sc_txn_handling
-- Compiling entity sc_credit_bank
-- Compiling architecture IMP of sc_credit_bank
-- Compiling entity sc_shadow_tracker
-- Compiling architecture IMP of sc_shadow_tracker
-- Compiling entity sc_ooo_data_buffer
-- Compiling architecture IMP of sc_ooo_data_buffer
-- Compiling entity sc_ooo_snoop_buffer
-- Compiling architecture IMP of sc_ooo_snoop_buffer
-- Compiling entity sc_ooo_hit_buffer
-- Compiling architecture IMP of sc_ooo_hit_buffer
-- Compiling entity sc_ooo_setup_buffer
-- Compiling architecture IMP of sc_ooo_setup_buffer
-- Compiling entity sc_ooo_bresp_buffer
-- Compiling architecture IMP of sc_ooo_bresp_buffer
-- Compiling entity sc_ooo_early_buffer
-- Compiling architecture IMP of sc_ooo_early_buffer
-- Compiling entity sc_ooo_wc_buffer
-- Compiling architecture IMP of sc_ooo_wc_buffer
-- Compiling entity sc_ooo_segment_buffer
-- Compiling architecture IMP of sc_ooo_segment_buffer
-- Compiling entity sc_ooo_slot_buffer
-- Compiling architecture IMP of sc_ooo_slot_buffer
-- Compiling entity sc_ooo_read_source_buffer
-- Compiling architecture IMP of sc_ooo_read_source_buffer
-- Compiling entity sc_ooo_valid_buffer
-- Compiling architecture IMP of sc_ooo_valid_buffer
-- Compiling entity sc_ooo_wr_channel
-- Compiling architecture IMP of sc_ooo_wr_channel
-- Compiling entity sc_ooo_wr_interface
-- Compiling architecture IMP of sc_ooo_wr_interface
-- Compiling entity sc_ooo_rd_channel
-- Compiling architecture IMP of sc_ooo_rd_channel
-- Compiling entity sc_ooo_rd_interface
-- Compiling architecture IMP of sc_ooo_rd_interface
-- Compiling entity sc_transaction_tracker
-- Compiling architecture IMP of sc_transaction_tracker
-- Compiling entity sc_address_check
-- Compiling architecture IMP of sc_address_check
-- Compiling entity sc_sam
-- Compiling architecture IMP of sc_sam
-- Compiling entity sc_rr_arbiter
-- Compiling architecture IMP of sc_rr_arbiter
-- Compiling package sc_ats_design_pkg
-- Compiling package body sc_ats_design_pkg
-- Loading package sc_ats_design_pkg
-- Loading package sc_ats_design_pkg
-- Compiling entity sc_atc_table
-- Compiling architecture IMP of sc_atc_table
-- Compiling entity sc_atc_core
-- Compiling architecture IMP of sc_atc_core
-- Compiling entity ats_cmd_decode_256
-- Compiling architecture RTL of ats_cmd_decode_256
-- Compiling entity ats_cmd_decode_512_1024
-- Compiling architecture RTL of ats_cmd_decode_512_1024
-- Compiling entity rc_decomposer_top
-- Compiling architecture RTL of rc_decomposer_top
-- Compiling entity ats_cpl_decode_256
-- Compiling architecture RTL of ats_cpl_decode_256
-- Compiling entity ats_cpl_decode_512_1024
-- Compiling architecture RTL of ats_cpl_decode_512_1024
-- Compiling entity cq_decomposer_top
-- Compiling architecture RTL of cq_decomposer_top
-- Compiling entity cc_completer
-- Compiling architecture RTL of cc_completer
-- Compiling entity cc_completer_512_1024
-- Compiling architecture RTL of cc_completer_512_1024
-- Compiling entity rq_composer
-- Compiling architecture RTL of rq_composer
-- Compiling entity rq_composer_512_1024
-- Compiling architecture RTL of rq_composer_512_1024
-- Compiling entity rc_mux_queue_handler
-- Compiling architecture RTL of rc_mux_queue_handler
-- Compiling entity cq_mux_queue_cc_handler
-- Compiling architecture RTL of cq_mux_queue_cc_handler
-- Compiling entity rq_message_queue_handler
-- Compiling architecture RTL of rq_message_queue_handler
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity sc_ats_table_handler
-- Compiling architecture RTL of sc_ats_table_handler
-- Compiling entity sc_atc
-- Compiling architecture IMP of sc_atc
-- Compiling entity sc_ats_interface
-- Compiling architecture RTL of sc_ats_interface
-- Compiling entity sc_hazard_store
-- Compiling architecture IMP of sc_hazard_store
-- Compiling entity sc_hazard_track
-- Compiling architecture IMP of sc_hazard_track
-- Compiling entity sc_ccix_home_hazard
-- Compiling architecture IMP of sc_ccix_home_hazard
-- Compiling entity sc_cxs_interface
-- Compiling architecture IMP of sc_cxs_interface
-- Compiling entity sc_cxs_encode
-- Compiling architecture IMP of sc_cxs_encode
-- Compiling entity sc_cxs_decode
-- Compiling architecture IMP of sc_cxs_decode
-- Compiling entity sc_cchix_complete
-- Compiling architecture IMP of sc_cchix_complete
-- Compiling entity sc_cchix_rd_pipe
-- Compiling architecture IMP of sc_cchix_rd_pipe
-- Compiling entity sc_cchix_wr_pipe
-- Compiling architecture IMP of sc_cchix_wr_pipe
-- Compiling entity sc_cchix_rsp_pipe
-- Compiling architecture IMP of sc_cchix_rsp_pipe
-- Compiling entity sc_cchix_snp_pipe
-- Compiling architecture IMP of sc_cchix_snp_pipe
-- Compiling entity sc_ccix_line_state_buffer
-- Compiling architecture IMP of sc_ccix_line_state_buffer
-- Compiling entity sc_ccix_req_buffer_conflict
-- Compiling architecture IMP of sc_ccix_req_buffer_conflict
-- Compiling entity sc_ccix_req_buffer
-- Compiling architecture IMP of sc_ccix_req_buffer
-- Compiling entity sc_ccix_rsp_buffer
-- Compiling architecture IMP of sc_ccix_rsp_buffer
-- Compiling entity sc_ccix_snp_buffer
-- Compiling architecture IMP of sc_ccix_snp_buffer
-- Compiling entity sc_ccix_crd_buffer
-- Compiling architecture IMP of sc_ccix_crd_buffer
-- Compiling entity sc_ccix_per_buffer
-- Compiling architecture IMP of sc_ccix_per_buffer
-- Compiling entity sc_ccix_bcast_buffer
-- Compiling architecture IMP of sc_ccix_bcast_buffer
-- Compiling entity sc_txn_return_buffer
-- Compiling architecture IMP of sc_txn_return_buffer
-- Compiling entity sc_compack_buffer
-- Compiling architecture IMP of sc_compack_buffer
-- Compiling entity sc_snp_dec_buffer
-- Compiling architecture IMP of sc_snp_dec_buffer
-- Compiling entity sc_ccix_dummy_buffer
-- Compiling architecture IMP of sc_ccix_dummy_buffer
-- Compiling entity sc_ccix_ha_txn_buffer
-- Compiling architecture IMP of sc_ccix_ha_txn_buffer
-- Loading package sc_ccix_home_pkg
-- Compiling entity sc_ccix_ha_rd_state_buffer
-- Compiling architecture IMP of sc_ccix_ha_rd_state_buffer
-- Compiling entity read_req_home_info_buffer
-- Compiling architecture IMP of read_req_home_info_buffer
-- Compiling entity write_req_home_info_buffer
-- Compiling architecture IMP of write_req_home_info_buffer
-- Compiling entity sc_ccix_chain
-- Compiling architecture IMP of sc_ccix_chain
-- Compiling entity sc_ccix_base
-- Compiling architecture IMP of sc_ccix_base
-- Compiling entity sc_ccix_home_wr_path
-- Compiling architecture IMP of sc_ccix_home_wr_path
-- Compiling entity sc_snoopfilter
-- Compiling architecture IMP of sc_snoopfilter
-- Compiling entity sc_ccix_slave
-- Compiling architecture IMP of sc_ccix_slave
-- Compiling entity sc_ha_cmp
-- Compiling architecture IMP of sc_ha_cmp
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity rrarbiter_256
-- Compiling architecture IMP of rrarbiter_256
-- Compiling entity sc_ha_snp_delay
-- Compiling architecture IMP of sc_ha_snp_delay
-- Compiling entity sc_ha_snp_tracker
-- Compiling architecture IMP of sc_ha_snp_tracker
-- Compiling entity sc_home_coherency
-- Compiling architecture IMP of sc_home_coherency
-- Compiling entity sc_slave_Interface_Select
-- Compiling architecture IMP of sc_slave_Interface_Select
-- Compiling entity sc_slave_Memory_Read
-- Compiling architecture IMP of sc_slave_Memory_Read
-- Compiling entity sc_slave_Memory_Write
-- Compiling architecture IMP of sc_slave_Memory_Write
-- Compiling entity sc_slave_Memory_interface
-- Compiling architecture IMP of sc_slave_Memory_interface
-- Compiling entity sc_slave_response_gen
-- Compiling architecture IMP of sc_slave_response_gen
-- Compiling entity sc_ccix_home
-- Compiling architecture IMP of sc_ccix_home
-- Compiling entity sc_ccix_ra_hazard
-- Compiling architecture IMP of sc_ccix_ra_hazard
-- Compiling entity sc_ccix_ra
-- Compiling architecture IMP of sc_ccix_ra
-- Compiling entity sc_ccix_switch
-- Compiling architecture IMP of sc_ccix_switch
-- Compiling entity sc_ccix_rx_link
-- Compiling architecture IMP of sc_ccix_rx_link
-- Compiling entity sc_ccix_tx_link
-- Compiling architecture IMP of sc_ccix_tx_link
-- Compiling entity sc_ccix_req_msg_decode
-- Compiling architecture IMP of sc_ccix_req_msg_decode
-- Compiling entity sc_ccix_rsp_msg_decode
-- Compiling architecture IMP of sc_ccix_rsp_msg_decode
-- Compiling entity sc_ccix_snp_msg_decode
-- Compiling architecture IMP of sc_ccix_snp_msg_decode
-- Compiling entity sc_ccix_msg_encode
-- Compiling architecture IMP of sc_ccix_msg_encode
-- Compiling entity sc_ccix_decode
-- Compiling architecture IMP of sc_ccix_decode
-- Compiling entity sc_ccix_encode
-- Compiling architecture IMP of sc_ccix_encode
-- Compiling entity sc_ccix_port
-- Compiling architecture IMP of sc_ccix_port
-- Compiling entity sc_ccix_interface
-- Compiling architecture IMP of sc_ccix_interface
-- Compiling entity sc_chi_link_interface
-- Compiling architecture IMP of sc_chi_link_interface
-- Compiling entity sc_chi_req_buffer
-- Compiling architecture IMP of sc_chi_req_buffer
-- Compiling entity sc_chi_snp_buffer
-- Compiling architecture IMP of sc_chi_snp_buffer
-- Compiling entity sc_chi_snp_buffer_peek
-- Compiling architecture IMP of sc_chi_snp_buffer_peek
-- Compiling entity sc_chi_dat_buffer
-- Compiling architecture IMP of sc_chi_dat_buffer
-- Compiling entity sc_chi_rsp_buffer
-- Compiling architecture IMP of sc_chi_rsp_buffer
-- Compiling entity sc_chi_retry_rsp_buffer
-- Compiling architecture IMP of sc_chi_retry_rsp_buffer
-- Compiling entity sc_chi_receipt_rsp_buffer
-- Compiling architecture IMP of sc_chi_receipt_rsp_buffer
-- Compiling entity sc_chi_comp_rsp_buffer
-- Compiling architecture IMP of sc_chi_comp_rsp_buffer
-- Compiling entity sc_chi_nodata_rsp_buffer
-- Compiling architecture IMP of sc_chi_nodata_rsp_buffer
-- Compiling entity sc_chi_dvm_rsp_buffer
-- Compiling architecture IMP of sc_chi_dvm_rsp_buffer
-- Compiling entity sc_chi_data_rsp_buffer
-- Compiling architecture IMP of sc_chi_data_rsp_buffer
-- Compiling entity sc_chi_compack_rsp_buffer
-- Compiling architecture IMP of sc_chi_compack_rsp_buffer
-- Compiling entity sc_chi_dbid_rsp_buffer
-- Compiling architecture IMP of sc_chi_dbid_rsp_buffer
-- Compiling entity sc_chi_size_req_buffer
-- Compiling architecture IMP of sc_chi_size_req_buffer
-- Compiling entity sc_chi_setup_req_buffer
-- Compiling architecture IMP of sc_chi_setup_req_buffer
-- Compiling entity sc_chi_snp_req_buffer
-- Compiling architecture IMP of sc_chi_snp_req_buffer
-- Compiling entity sc_chi_snp_rsp_buffer
-- Compiling architecture IMP of sc_chi_snp_rsp_buffer
-- Compiling entity sc_chi_tracetag_buffer
-- Compiling architecture IMP of sc_chi_tracetag_buffer
-- Compiling entity sc_chi_pcrd_rsp_buffer
-- Compiling architecture IMP of sc_chi_pcrd_rsp_buffer
-- Compiling entity sc_chi_decode
-- Compiling architecture IMP of sc_chi_decode
-- Compiling entity sc_chi_encode
-- Compiling architecture IMP of sc_chi_encode
-- Compiling entity sc_chi_req_mux
-- Compiling architecture IMP of sc_chi_req_mux
-- Compiling entity sc_chi_snp
-- Compiling architecture IMP of sc_chi_snp
-- Compiling entity sc_chi_crsp
-- Compiling architecture IMP of sc_chi_crsp
-- Compiling entity sc_chi_srsp
-- Compiling architecture IMP of sc_chi_srsp
-- Compiling entity sc_chi_rnf
-- Compiling architecture IMP of sc_chi_rnf
-- Compiling entity sc_chi_interface
-- Compiling architecture IMP of sc_chi_interface
-- Compiling entity sc_replay_module
-- Compiling architecture IMP of sc_replay_module
-- Compiling entity sc_trace_module
-- Compiling architecture IMP of sc_trace_module
-- Compiling entity sc_m_axi_interface
-- Compiling architecture IMP of sc_m_axi_interface
-- Compiling entity sc_m_ace_interface
-- Compiling architecture IMP of sc_m_ace_interface
-- Compiling entity sc_axi_transaction_ordering
-- Compiling architecture IMP of sc_axi_transaction_ordering
-- Compiling entity sc_ccix_transaction_ordering
-- Compiling architecture IMP of sc_ccix_transaction_ordering
-- Compiling entity sc_crossbar
-- Compiling architecture IMP of sc_crossbar
-- Compiling entity sc_back_end
-- Compiling architecture IMP of sc_back_end
-- Compiling entity sc_ram_module
-- Compiling architecture IMP of sc_ram_module
-- Compiling entity sc_lru_calculate
-- Compiling architecture RTL of sc_lru_calculate
-- Compiling entity sc_lru_module
-- Compiling architecture IMP of sc_lru_module
-- Compiling entity sc_update
-- Compiling architecture IMP of sc_update
-- Compiling entity sc_lookup
-- Compiling architecture IMP of sc_lookup
-- Compiling entity sc_cache_core
-- Compiling architecture IMP of sc_cache_core
-- Compiling entity sc_s_axi_length_generation
-- Compiling architecture IMP of sc_s_axi_length_generation
-- Compiling entity sc_s_axi_a_channel
-- Compiling architecture IMP of sc_s_axi_a_channel
-- Compiling entity sc_s_axi_w_channel
-- Compiling architecture IMP of sc_s_axi_w_channel
-- Compiling entity sc_s_axi_b_channel
-- Compiling architecture IMP of sc_s_axi_b_channel
-- Compiling entity sc_s_axi_r_channel
-- Compiling architecture IMP of sc_s_axi_r_channel
-- Compiling entity sc_s_axi_opt_interface
-- Compiling architecture IMP of sc_s_axi_opt_interface
-- Compiling entity sc_s_axi_gen_interface
-- Compiling architecture IMP of sc_s_axi_gen_interface
-- Compiling entity sc_s_axi_ctrl_interface
-- Compiling architecture IMP of sc_s_axi_ctrl_interface
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(273675): Nonresolved signal 'Inject_Setup_Info' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279731):Conditional signal assignment line__279731
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278558):Conditional signal assignment line__278558
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(275270): Nonresolved signal 'w_ccix_sub_idx' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279750):Conditional signal assignment line__279750
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(277205):Process Write_Handle
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(277250)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(275271): Nonresolved signal 'w_ccix_info_idx' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279749):Conditional signal assignment line__279749
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(277205):Process Write_Handle
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(277249)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(275358): Nonresolved signal 'word_idx' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279794):Conditional signal assignment line__279794
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278903):Conditional signal assignment line__278903
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(275359): Nonresolved signal 'cfg_idx' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279795):Conditional signal assignment line__279795
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278904):Conditional signal assignment line__278904
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(275360): Nonresolved signal 'sub_idx' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279796):Conditional signal assignment line__279796
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278905):Conditional signal assignment line__278905
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(275361): Nonresolved signal 'info_idx' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279797):Conditional signal assignment line__279797
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278906):Conditional signal assignment line__278906
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(275362): Nonresolved signal 'num_idx' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279798):Conditional signal assignment line__279798
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278907):Conditional signal assignment line__278907
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(275363): Nonresolved signal 'cat_idx' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279799):Conditional signal assignment line__279799
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278908):Conditional signal assignment line__278908
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(275364): Nonresolved signal 'block_idx' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279800):Conditional signal assignment line__279800
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278914):Process Range_Limit
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278918)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(275365): Nonresolved signal 'master_idx' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279801):Conditional signal assignment line__279801
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278914):Process Range_Limit
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278928)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(275367): Nonresolved signal 'selected_block_idx' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(279802):Conditional signal assignment line__279802
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278681):Process Register_Bank
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd(278711)
-- Compiling entity sc_access
-- Compiling architecture IMP of sc_access
-- Compiling entity sc_arbiter
-- Compiling architecture IMP of sc_arbiter
-- Compiling entity sc_control
-- Compiling architecture IMP of sc_control
-- Compiling entity sc_front_end
-- Compiling architecture IMP of sc_front_end
-- Compiling entity system_cache
-- Compiling architecture IMP of system_cache
End time: 10:44:46 on May 15,2024, Elapsed time: 0:00:12
Errors: 0, Warnings: 12

END_COMPILATION_MESSAGES(modelsim:vhdl:system_cache_v5_0_10)
==============================================================================


compile_simlib: 0 error(s), 12 warning(s), 36.95 % complete

Compiling verilog library 'ta_dma_v1_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ta_dma_v1_0_13)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:48 on May 15,2024
vlog -L ta_dma_v1_0_13 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ta_dma_v1_0_13 -f F:\FPGA\vivadoModelsimLib/ta_dma_v1_0_13/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ta_dma_v1_0/hdl/ta_dma_v1_0_rfs.sv(87): (vlog-2263) Redefinition of macro: <protected>.

Top level modules:
End time: 10:44:48 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:ta_dma_v1_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 37.15 % complete

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gpplte_v3_0_6)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:51 on May 15,2024
vcom -93 -work tcc_decoder_3gpplte_v3_0_6 -f F:\FPGA\vivadoModelsimLib/tcc_decoder_3gpplte_v3_0_6/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_BIN_to_slv".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_BSM2DSM_to_slv".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_WENG2RENG_to_slv".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_Thread_to_slv".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_Thread_to_slv".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_lifo".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_win".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_siso".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_IPU2MSEQ_to_slv".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_Block_to_slv".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_IPU2OPU_to_slv".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_MSEQ2OPU_to_slv".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "OPU_compress_BMAN2READ_to_slv".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "GLB_compress_BOUT_to_slv".
End time: 10:44:53 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gpplte_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 17 warning(s), 37.35 % complete

Compiling verilog library 'ten_gig_eth_mac_v15_1_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_mac_v15_1_11)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:55 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ten_gig_eth_mac_v15_1_11 -f F:\FPGA\vivadoModelsimLib/ten_gig_eth_mac_v15_1_11/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:44:55 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_mac_v15_1_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 37.55 % complete

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_pcs_pma_v6_0_26)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:44:58 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ten_gig_eth_pcs_pma_v6_0_26 -f F:\FPGA\vivadoModelsimLib/ten_gig_eth_pcs_pma_v6_0_26/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:44:58 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ten_gig_eth_pcs_pma_v6_0_26)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 37.75 % complete

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:timer_sync_1588_v1_2_4)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:01 on May 15,2024
vcom -93 -work timer_sync_1588_v1_2_4 -f F:\FPGA\vivadoModelsimLib/timer_sync_1588_v1_2_4/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:45:02 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 37.95 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/timer_sync_1588_v1_2_4".
Errors: 0, Warnings: 1

Compiling verilog library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:timer_sync_1588_v1_2_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:04 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work timer_sync_1588_v1_2_4 -f F:\FPGA\vivadoModelsimLib/timer_sync_1588_v1_2_4/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:45:04 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 38.15 % complete

Compiling vhdl library 'tmr_inject_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_inject_v1_0_5)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:07 on May 15,2024
vcom -93 -work tmr_inject_v1_0_5 -f F:\FPGA\vivadoModelsimLib/tmr_inject_v1_0_5/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Loading package NUMERIC_STD
-- Compiling entity tmr_inject
-- Compiling architecture imp of tmr_inject
-- Loading entity pselect_mask
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(328): Nonresolved signal 'reg_addr_inject_enable' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(414):Conditional signal assignment line__414
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(405):Conditional signal assignment line__405
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(397):Conditional signal assignment line__397
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(329): Nonresolved signal 'reg_addr_instruction_inject_enable' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(415):Conditional signal assignment line__415
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(406):Conditional signal assignment line__406
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(398):Conditional signal assignment line__398
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(330): Nonresolved signal 'reg_addr_lsw_addr_inject_enable' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(416):Conditional signal assignment line__416
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(408):Conditional signal assignment line__407
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(399):Conditional signal assignment line__399
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(331): Nonresolved signal 'reg_addr_msw_addr_inject_enable' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(417):Conditional signal assignment line__417
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(409):Conditional signal assignment line__409
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd(400):Conditional signal assignment line__400
End time: 10:45:07 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 4

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_inject_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 38.35 % complete

Compiling vhdl library 'tmr_manager_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_manager_v1_0_11)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:10 on May 15,2024
vcom -93 -work tmr_manager_v1_0_11 -f F:\FPGA\vivadoModelsimLib/tmr_manager_v1_0_11/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mb_sync_bit
-- Compiling architecture IMP of mb_sync_bit
-- Loading entity mb_sync_bit
-- Compiling entity mb_sync_vec
-- Compiling architecture IMP of mb_sync_vec
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity temporal_bit
-- Compiling architecture IMP of temporal_bit
-- Loading package NUMERIC_STD
-- Compiling entity tmr_manager
-- Compiling architecture imp of tmr_manager
-- Loading entity temporal_bit
-- Loading entity pselect_mask
-- Loading entity mb_sync_vec
End time: 10:45:10 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_manager_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 38.55 % complete

Compiling vhdl library 'tmr_voter_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_voter_v1_0_5)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:13 on May 15,2024
vcom -93 -work tmr_voter_v1_0_5 -f F:\FPGA\vivadoModelsimLib/tmr_voter_v1_0_5/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity temporal_bit
-- Compiling architecture IMP of temporal_bit
-- Compiling entity temporal_vec
-- Loading entity temporal_bit
-- Compiling architecture IMP of temporal_vec
-- Compiling entity Voter
-- Compiling architecture IMP of Voter
-- Loading entity Voter
-- Compiling entity lmb_voter
-- Compiling architecture imp of lmb_voter
-- Compiling entity s_lmb_voter
-- Compiling architecture imp of s_lmb_voter
-- Compiling entity bram_voter
-- Compiling architecture imp of bram_voter
-- Compiling entity m_bram_voter
-- Compiling architecture imp of m_bram_voter
-- Compiling entity axi_voter
-- Compiling architecture imp of axi_voter
-- Compiling entity s_axi_voter
-- Compiling architecture imp of s_axi_voter
-- Compiling entity s_axis_voter
-- Compiling architecture imp of s_axis_voter
-- Compiling entity m_axis_voter
-- Compiling architecture imp of m_axis_voter
-- Compiling entity trace_voter
-- Compiling architecture imp of trace_voter
-- Compiling entity interrupt_voter
-- Compiling architecture imp of interrupt_voter
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
-- Compiling entity tmr_voter
-- Compiling architecture imp of tmr_voter
-- Loading entity m_bram_voter
-- Loading entity tmr_comparator
End time: 10:45:13 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_voter_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 38.76 % complete

Compiling verilog library 'trace_s2mm_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:trace_s2mm_v2_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:16 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work trace_s2mm_v2_0_0 -f F:\FPGA\vivadoModelsimLib/trace_s2mm_v2_0_0/.cxl.ver.ip.cmf 
End time: 10:45:16 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:trace_s2mm_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 38.96 % complete

Compiling vhdl library 'tsn_endpoint_ethernet_mac_block_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tsn_endpoint_ethernet_mac_block_v1_0_14)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:19 on May 15,2024
vcom -93 -work tsn_endpoint_ethernet_mac_block_v1_0_14 -f F:\FPGA\vivadoModelsimLib/tsn_endpoint_ethernet_mac_block_v1_0_14/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:45:19 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:tsn_endpoint_ethernet_mac_block_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.16 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/tsn_endpoint_ethernet_mac_block_v1_0_14".
Errors: 0, Warnings: 1

Compiling verilog library 'tsn_endpoint_ethernet_mac_block_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:tsn_endpoint_ethernet_mac_block_v1_0_14)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:22 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work tsn_endpoint_ethernet_mac_block_v1_0_14 -f F:\FPGA\vivadoModelsimLib/tsn_endpoint_ethernet_mac_block_v1_0_14/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:45:22 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:tsn_endpoint_ethernet_mac_block_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.36 % complete

Compiling vhdl library 'uhdsdi_gt_v2_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:uhdsdi_gt_v2_0_12)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:25 on May 15,2024
vcom -93 -work uhdsdi_gt_v2_0_12 -f F:\FPGA\vivadoModelsimLib/uhdsdi_gt_v2_0_12/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:45:26 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:uhdsdi_gt_v2_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.56 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/uhdsdi_gt_v2_0_12".
Errors: 0, Warnings: 1

Compiling verilog library 'uhdsdi_gt_v2_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:uhdsdi_gt_v2_0_12)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:28 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work uhdsdi_gt_v2_0_12 -f F:\FPGA\vivadoModelsimLib/uhdsdi_gt_v2_0_12/.cxl.ver.ip.cmf 
-- Compiling module uhdsdi_gt_v2_0_12_drp_control
-- Compiling module uhdsdi_gt_v2_0_12_rate_detect
-- Compiling module uhdsdi_gt_v2_0_12_control
-- Compiling module uhdsdi_gt_v2_0_12_rx_control
-- Compiling module uhdsdi_gt_v2_0_12_tx_control
-- Compiling module uhdsdi_gt_v2_0_12_sync_block
-- Compiling module uhdsdi_gt_v2_0_12_drp_control_fsm
-- Compiling module uhdsdi_gt_v2_0_12_gthe4_common
-- Compiling module uhdsdi_gt_v2_0_12_gtwizard_ultrascale_v1_7_17_gtye4_common

Top level modules:
	uhdsdi_gt_v2_0_12_control
	uhdsdi_gt_v2_0_12_gthe4_common
	uhdsdi_gt_v2_0_12_gtwizard_ultrascale_v1_7_17_gtye4_common
End time: 10:45:28 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:uhdsdi_gt_v2_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.76 % complete

Compiling vhdl library 'uhdsdi_gt_v2_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:uhdsdi_gt_v2_1_3)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:31 on May 15,2024
vcom -93 -work uhdsdi_gt_v2_1_3 -f F:\FPGA\vivadoModelsimLib/uhdsdi_gt_v2_1_3/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:45:32 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:uhdsdi_gt_v2_1_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.96 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/uhdsdi_gt_v2_1_3".
Errors: 0, Warnings: 1

Compiling verilog library 'uhdsdi_gt_v2_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:uhdsdi_gt_v2_1_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:34 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work uhdsdi_gt_v2_1_3 -f F:\FPGA\vivadoModelsimLib/uhdsdi_gt_v2_1_3/.cxl.ver.ip.cmf 
-- Compiling module uhdsdi_gt_v2_1_3_drp_control
-- Compiling module uhdsdi_gt_v2_1_3_rate_detect
-- Compiling module uhdsdi_gt_v2_1_3_control
-- Compiling module uhdsdi_gt_v2_1_3_rx_control
-- Compiling module uhdsdi_gt_v2_1_3_tx_control
-- Compiling module uhdsdi_gt_v2_1_3_sync_block
-- Compiling module uhdsdi_gt_v2_1_3_drp_control_fsm
-- Compiling module uhdsdi_gt_v2_1_3_gthe4_common
-- Compiling module uhdsdi_gt_v2_1_3_gtwizard_ultrascale_v1_7_17_gtye4_common

Top level modules:
	uhdsdi_gt_v2_1_3_control
	uhdsdi_gt_v2_1_3_gthe4_common
	uhdsdi_gt_v2_1_3_gtwizard_ultrascale_v1_7_17_gtye4_common
End time: 10:45:34 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:uhdsdi_gt_v2_1_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.16 % complete

Compiling verilog library 'uram_rd_back_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:uram_rd_back_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:37 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work uram_rd_back_v1_0_3 -f F:\FPGA\vivadoModelsimLib/uram_rd_back_v1_0_3/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:45:37 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:uram_rd_back_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.36 % complete

Compiling verilog library 'usxgmii_v1_2_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:usxgmii_v1_2_14)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:40 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work usxgmii_v1_2_14 -f F:\FPGA\vivadoModelsimLib/usxgmii_v1_2_14/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:45:41 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:usxgmii_v1_2_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.56 % complete

Compiling verilog library 'util_ff_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:util_ff_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:43 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work util_ff_v1_0_2 -f F:\FPGA\vivadoModelsimLib/util_ff_v1_0_2/.cxl.ver.ip.cmf 
-- Compiling module util_ff_v1_0_2_util_ff

Top level modules:
	util_ff_v1_0_2_util_ff
End time: 10:45:43 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:util_ff_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.76 % complete

Compiling verilog library 'util_idelay_ctrl_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:util_idelay_ctrl_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:46 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work util_idelay_ctrl_v1_0_3 -f F:\FPGA\vivadoModelsimLib/util_idelay_ctrl_v1_0_3/.cxl.ver.ip.cmf 
-- Compiling module util_idelay_ctrl_v1_0_3_util_idelay_ctrl

Top level modules:
	util_idelay_ctrl_v1_0_3_util_idelay_ctrl
End time: 10:45:46 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:util_idelay_ctrl_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 40.96 % complete

Compiling verilog library 'util_reduced_logic_v2_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:util_reduced_logic_v2_0_5)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:49 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work util_reduced_logic_v2_0_5 -f F:\FPGA\vivadoModelsimLib/util_reduced_logic_v2_0_5/.cxl.ver.ip.cmf 
-- Compiling module util_reduced_logic_v2_0_5_util_reduced_logic

Top level modules:
	util_reduced_logic_v2_0_5_util_reduced_logic
End time: 10:45:49 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:util_reduced_logic_v2_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.16 % complete

Compiling verilog library 'util_vector_logic_v2_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:util_vector_logic_v2_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:52 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work util_vector_logic_v2_0_3 -f F:\FPGA\vivadoModelsimLib/util_vector_logic_v2_0_3/.cxl.ver.ip.cmf 
-- Compiling module util_vector_logic_v2_0_3_util_vector_logic

Top level modules:
	util_vector_logic_v2_0_3_util_vector_logic
End time: 10:45:53 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:util_vector_logic_v2_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.37 % complete

Compiling verilog library 'vfb_v1_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vfb_v1_0_23)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:55 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work vfb_v1_0_23 -f F:\FPGA\vivadoModelsimLib/vfb_v1_0_23/.cxl.ver.ip.cmf 
-- Compiling module vfb_v1_0_23_arst_ff
-- Compiling module vfb_v1_0_23_reorder
-- Compiling module vfb_v1_0_23_rst_gen
-- Compiling module vfb_v1_0_23_line_selector
-- Compiling module vfb_v1_0_23_line_detector
-- Compiling module vfb_v1_0_23_ydconverter
-- Compiling module vfb_v1_0_23_op_inf

Top level modules:
	vfb_v1_0_23_arst_ff
	vfb_v1_0_23_reorder
	vfb_v1_0_23_rst_gen
	vfb_v1_0_23_line_selector
	vfb_v1_0_23_line_detector
	vfb_v1_0_23_ydconverter
	vfb_v1_0_23_op_inf
End time: 10:45:56 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:vfb_v1_0_23)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.57 % complete

Compiling verilog library 'video_frame_crc_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:video_frame_crc_v1_0_5)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:45:59 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work video_frame_crc_v1_0_5 -f F:\FPGA\vivadoModelsimLib/video_frame_crc_v1_0_5/.cxl.ver.ip.cmf 
-- Compiling module video_frame_crc_v1_0_5_S_AXI
-- Compiling module video_frame_crc_v1_0_5
-- Compiling module crc_16_comp

Top level modules:
	video_frame_crc_v1_0_5
End time: 10:45:59 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:video_frame_crc_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.77 % complete

Compiling vhdl library 'vid_edid_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:vid_edid_v1_0_1)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:02 on May 15,2024
vcom -93 -work vid_edid_v1_0_1 -f F:\FPGA\vivadoModelsimLib/vid_edid_v1_0_1/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Compiling package vid_edid_v1_0_1_family_support
-- Compiling package body vid_edid_v1_0_1_family_support
-- Loading package vid_edid_v1_0_1_family_support
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package vid_edid_v1_0_1_family_support
-- Compiling entity vid_edid_v1_0_1_pselect_f
-- Compiling architecture imp of vid_edid_v1_0_1_pselect_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package vid_edid_v1_0_1_proc_common_pkg
-- Compiling package body vid_edid_v1_0_1_proc_common_pkg
-- Loading package vid_edid_v1_0_1_proc_common_pkg
-- Loading package NUMERIC_STD
-- Compiling entity vid_edid_v1_0_1_counter_f
-- Compiling architecture imp of vid_edid_v1_0_1_counter_f
-- Compiling package vid_edid_v1_0_1_common_pkg
-- Compiling package body vid_edid_v1_0_1_common_pkg
-- Loading package vid_edid_v1_0_1_common_pkg
-- Compiling entity vid_edid_v1_0_1_multiplexor
-- Compiling architecture RTL of vid_edid_v1_0_1_multiplexor
-- Loading package vid_edid_v1_0_1_proc_common_pkg
-- Compiling entity vid_edid_v1_0_1_axilite_sif
-- Compiling architecture RTL of vid_edid_v1_0_1_axilite_sif
-- Compiling entity vid_edid_v1_0_1_apb_mif
-- Compiling architecture RTL of vid_edid_v1_0_1_apb_mif
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity vid_edid_v1_0_1_psel_decoder
-- Compiling architecture RTL of vid_edid_v1_0_1_psel_decoder
-- Loading package vid_edid_v1_0_1_common_pkg
-- Compiling entity vid_edid_v1_0_1_rom
-- Compiling architecture rtl of vid_edid_v1_0_1_rom
-- Compiling entity vid_edid_v1_0_1_axi_apb_bridge
-- Compiling architecture RTL of vid_edid_v1_0_1_axi_apb_bridge
-- Compiling entity vid_edid_v1_0_1_edid_rom
-- Compiling architecture rtl of vid_edid_v1_0_1_edid_rom
-- Loading entity vid_edid_v1_0_1_rom
End time: 10:46:02 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:vid_edid_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 41.97 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/vid_edid_v1_0_1".
Errors: 0, Warnings: 1

Compiling verilog library 'vid_edid_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vid_edid_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:05 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work vid_edid_v1_0_1 -f F:\FPGA\vivadoModelsimLib/vid_edid_v1_0_1/.cxl.ver.ip.cmf 
-- Compiling module vid_edid_v1_0_1
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\vid_edid_v1_0\hdl\vid_edid_v1_0_rfs.v(82): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\vid_edid_v1_0\hdl\vid_edid_v1_0_rfs.v(93): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	vid_edid_v1_0_1
End time: 10:46:05 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(modelsim:verilog:vid_edid_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 42.17 % complete

Compiling vhdl library 'vid_phy_controller_v2_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:vid_phy_controller_v2_1_17)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:08 on May 15,2024
vcom -93 -work vid_phy_controller_v2_1_17 -f F:\FPGA\vivadoModelsimLib/vid_phy_controller_v2_1_17/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 10:46:08 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:vid_phy_controller_v2_1_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.37 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/vid_phy_controller_v2_1_17".
Errors: 0, Warnings: 1

Compiling verilog library 'vid_phy_controller_v2_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vid_phy_controller_v2_1_17)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:12 on May 15,2024
vlog -L vid_phy_controller_v2_1_17 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work vid_phy_controller_v2_1_17 -f F:\FPGA\vivadoModelsimLib/vid_phy_controller_v2_1_17/.cxl.sv.ip.cmf 
-- Compiling module vid_phy_controller_v2_1_17_lib_rst_v1_0
-- Compiling module vid_phy_controller_v2_1_17_lib_sync_v1_0
-- Compiling module vid_phy_controller_v2_1_17_lib_cap_v1_0
-- Compiling module vid_phy_controller_v2_1_17_lib_edge_v1_0
-- Compiling module vid_phy_controller_v2_1_17_lib_cda_gray_v1_0
-- Compiling module vid_phy_controller_v2_1_17_lib_fifo_sc_v1_0
-- Compiling module vid_phy_controller_v2_1_17_lib_fifo_dc_v1_0
-- Compiling module vid_phy_controller_v2_1_17_lib_div_v1_0
-- Compiling module vid_phy_controller_v2_1_17_datawidth_conv
-- Compiling module vid_phy_controller_v2_1_17_dru

Top level modules:
	vid_phy_controller_v2_1_17_lib_sync_v1_0
	vid_phy_controller_v2_1_17_lib_cap_v1_0
	vid_phy_controller_v2_1_17_lib_edge_v1_0
	vid_phy_controller_v2_1_17_lib_fifo_sc_v1_0
	vid_phy_controller_v2_1_17_lib_div_v1_0
	vid_phy_controller_v2_1_17_datawidth_conv
	vid_phy_controller_v2_1_17_dru
End time: 10:46:12 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:vid_phy_controller_v2_1_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.57 % complete

Compiling vhdl library 'vid_phy_controller_v2_2_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:vid_phy_controller_v2_2_17)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:15 on May 15,2024
vcom -93 -work vid_phy_controller_v2_2_17 -f F:\FPGA\vivadoModelsimLib/vid_phy_controller_v2_2_17/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 10:46:15 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:vid_phy_controller_v2_2_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.77 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/vid_phy_controller_v2_2_17".
Errors: 0, Warnings: 1

Compiling verilog library 'vid_phy_controller_v2_2_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vid_phy_controller_v2_2_17)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:19 on May 15,2024
vlog -L vid_phy_controller_v2_2_17 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work vid_phy_controller_v2_2_17 -f F:\FPGA\vivadoModelsimLib/vid_phy_controller_v2_2_17/.cxl.sv.ip.cmf 
-- Compiling module vid_phy_controller_v2_2_17_lib_rst_v1_0
-- Compiling module vid_phy_controller_v2_2_17_lib_sync_v1_0
-- Compiling module vid_phy_controller_v2_2_17_lib_cap_v1_0
-- Compiling module vid_phy_controller_v2_2_17_lib_edge_v1_0
-- Compiling module vid_phy_controller_v2_2_17_lib_cda_gray_v1_0
-- Compiling module vid_phy_controller_v2_2_17_lib_fifo_sc_v1_0
-- Compiling module vid_phy_controller_v2_2_17_lib_fifo_dc_v1_0
-- Compiling module vid_phy_controller_v2_2_17_lib_div_v1_0
-- Compiling module vid_phy_controller_v2_2_17_datawidth_conv
-- Compiling module vid_phy_controller_v2_2_17_gt_tx_tmdsclk_patgen
-- Compiling module vid_phy_controller_v2_2_17_dru

Top level modules:
	vid_phy_controller_v2_2_17_lib_sync_v1_0
	vid_phy_controller_v2_2_17_lib_cap_v1_0
	vid_phy_controller_v2_2_17_lib_edge_v1_0
	vid_phy_controller_v2_2_17_lib_fifo_sc_v1_0
	vid_phy_controller_v2_2_17_lib_div_v1_0
	vid_phy_controller_v2_2_17_datawidth_conv
	vid_phy_controller_v2_2_17_gt_tx_tmdsclk_patgen
	vid_phy_controller_v2_2_17_dru
End time: 10:46:19 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:vid_phy_controller_v2_2_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 42.97 % complete

Compiling verilog library 'vitis_deadlock_detector_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vitis_deadlock_detector_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:22 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work vitis_deadlock_detector_v1_0_1 -f F:\FPGA\vivadoModelsimLib/vitis_deadlock_detector_v1_0_1/.cxl.ver.ip.cmf 
-- Compiling module AXI_LITE_IF
-- Compiling module deadlock_register
-- Compiling module vitis_deadlock_detector

Top level modules:
	vitis_deadlock_detector
End time: 10:46:22 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:vitis_deadlock_detector_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.17 % complete

Compiling verilog library 'v_axi4s_remap_v1_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_axi4s_remap_v1_0_22)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:25 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_axi4s_remap_v1_0_22 -f F:\FPGA\vivadoModelsimLib/v_axi4s_remap_v1_0_22/.cxl.ver.ip.cmf 
End time: 10:46:25 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_axi4s_remap_v1_0_22)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.37 % complete

Compiling verilog library 'v_axi4s_remap_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_axi4s_remap_v1_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:28 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_axi4s_remap_v1_1_8 -f F:\FPGA\vivadoModelsimLib/v_axi4s_remap_v1_1_8/.cxl.ver.ip.cmf 
End time: 10:46:28 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_axi4s_remap_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.57 % complete

Compiling verilog library 'v_csc_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_csc_v1_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:31 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_csc_v1_1_8 -f F:\FPGA\vivadoModelsimLib/v_csc_v1_1_8/.cxl.ver.ip.cmf 
End time: 10:46:31 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_csc_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.78 % complete

Compiling verilog library 'v_deinterlacer_v5_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_deinterlacer_v5_1_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:34 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_deinterlacer_v5_1_1 -f F:\FPGA\vivadoModelsimLib/v_deinterlacer_v5_1_1/.cxl.ver.ip.cmf 
End time: 10:46:34 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_deinterlacer_v5_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 43.98 % complete

Compiling verilog library 'v_demosaic_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_demosaic_v1_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:37 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_demosaic_v1_1_8 -f F:\FPGA\vivadoModelsimLib/v_demosaic_v1_1_8/.cxl.ver.ip.cmf 
End time: 10:46:37 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_demosaic_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.18 % complete

Compiling verilog library 'v_frmbuf_rd_v2_2_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_2_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:40 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_frmbuf_rd_v2_2_8 -f F:\FPGA\vivadoModelsimLib/v_frmbuf_rd_v2_2_8/.cxl.ver.ip.cmf 
End time: 10:46:40 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_2_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.38 % complete

Compiling verilog library 'v_frmbuf_wr_v2_2_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_2_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:43 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_frmbuf_wr_v2_2_8 -f F:\FPGA\vivadoModelsimLib/v_frmbuf_wr_v2_2_8/.cxl.ver.ip.cmf 
End time: 10:46:43 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_2_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.58 % complete

Compiling verilog library 'v_gamma_lut_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_gamma_lut_v1_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:46 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_gamma_lut_v1_1_8 -f F:\FPGA\vivadoModelsimLib/v_gamma_lut_v1_1_8/.cxl.ver.ip.cmf 
End time: 10:46:46 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_gamma_lut_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.78 % complete

Compiling verilog library 'v_hcresampler_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hcresampler_v1_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:49 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_hcresampler_v1_1_8 -f F:\FPGA\vivadoModelsimLib/v_hcresampler_v1_1_8/.cxl.ver.ip.cmf 
End time: 10:46:49 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_hcresampler_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 44.98 % complete

Compiling vhdl library 'v_hdmi_phy1_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_hdmi_phy1_v1_0_10)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:52 on May 15,2024
vcom -93 -work v_hdmi_phy1_v1_0_10 -f F:\FPGA\vivadoModelsimLib/v_hdmi_phy1_v1_0_10/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Compiling entity bs_flex
-- Compiling architecture behavior of bs_flex
-- Compiling entity control
-- Compiling architecture behavior of control
-- Compiling entity rotwdt
-- Compiling architecture behavior of rotwdt
-- Compiling entity nidru_20_wrapper
-- Compiling architecture Behavioral of nidru_20_wrapper
End time: 10:46:52 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:v_hdmi_phy1_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.18 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/v_hdmi_phy1_v1_0_10".
Errors: 0, Warnings: 1

Compiling verilog library 'v_hdmi_phy1_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_phy1_v1_0_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:56 on May 15,2024
vlog -L v_hdmi_phy1_v1_0_10 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_phy1_v1_0_10 -f F:\FPGA\vivadoModelsimLib/v_hdmi_phy1_v1_0_10/.cxl.sv.ip.cmf 
-- Compiling module v_hdmi_phy1_v1_0_10_lib_rst_v1_0
-- Compiling module v_hdmi_phy1_v1_0_10_lib_sync_v1_0
-- Compiling module v_hdmi_phy1_v1_0_10_lib_cap_v1_0
-- Compiling module v_hdmi_phy1_v1_0_10_lib_edge_v1_0
-- Compiling module v_hdmi_phy1_v1_0_10_lib_cda_gray_v1_0
-- Compiling module v_hdmi_phy1_v1_0_10_lib_fifo_sc_v1_0
-- Compiling module v_hdmi_phy1_v1_0_10_lib_fifo_dc_v1_0
-- Compiling module v_hdmi_phy1_v1_0_10_lib_div_v1_0
-- Compiling module v_hdmi_phy1_v1_0_10_datawidth_conv
-- Compiling module v_hdmi_phy1_v1_0_10_gt_tx_tmdsclk_patgen
-- Compiling module v_hdmi_phy1_v1_0_10_dru

Top level modules:
	v_hdmi_phy1_v1_0_10_lib_sync_v1_0
	v_hdmi_phy1_v1_0_10_lib_cap_v1_0
	v_hdmi_phy1_v1_0_10_lib_edge_v1_0
	v_hdmi_phy1_v1_0_10_lib_fifo_sc_v1_0
	v_hdmi_phy1_v1_0_10_lib_div_v1_0
	v_hdmi_phy1_v1_0_10_datawidth_conv
	v_hdmi_phy1_v1_0_10_gt_tx_tmdsclk_patgen
	v_hdmi_phy1_v1_0_10_dru
End time: 10:46:56 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_phy1_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.38 % complete

Compiling verilog library 'v_hdmi_rx_v3_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx_v3_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:46:59 on May 15,2024
vlog -L v_hdmi_rx_v3_0_3 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_rx_v3_0_3 -f F:\FPGA\vivadoModelsimLib/v_hdmi_rx_v3_0_3/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx_v3_0/hdl/v_hdmi_rx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:47:00 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 523

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx_v3_0_3)
==============================================================================


compile_simlib: 0 error(s), 523 warning(s), 45.58 % complete

Compiling verilog library 'v_hdmi_tx_v3_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx_v3_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:02 on May 15,2024
vlog -L v_hdmi_tx_v3_0_3 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_tx_v3_0_3 -f F:\FPGA\vivadoModelsimLib/v_hdmi_tx_v3_0_3/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx_v3_0/hdl/v_hdmi_tx_v3_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:47:03 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 174

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx_v3_0_3)
==============================================================================


compile_simlib: 0 error(s), 174 warning(s), 45.78 % complete

Compiling verilog library 'v_hscaler_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hscaler_v1_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:05 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_hscaler_v1_1_8 -f F:\FPGA\vivadoModelsimLib/v_hscaler_v1_1_8/.cxl.ver.ip.cmf 
End time: 10:47:05 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_hscaler_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.98 % complete

Compiling verilog library 'v_letterbox_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_letterbox_v1_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:08 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_letterbox_v1_1_8 -f F:\FPGA\vivadoModelsimLib/v_letterbox_v1_1_8/.cxl.ver.ip.cmf 
End time: 10:47:08 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_letterbox_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.18 % complete

Compiling verilog library 'v_mix_v5_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_mix_v5_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:11 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_mix_v5_1_8 -f F:\FPGA\vivadoModelsimLib/v_mix_v5_1_8/.cxl.ver.ip.cmf 
End time: 10:47:12 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_mix_v5_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.39 % complete

Compiling verilog library 'v_scenechange_v1_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_scenechange_v1_1_5)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:14 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_scenechange_v1_1_5 -f F:\FPGA\vivadoModelsimLib/v_scenechange_v1_1_5/.cxl.ver.ip.cmf 
End time: 10:47:15 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_scenechange_v1_1_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.59 % complete

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_sdi_rx_vid_bridge_v2_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:17 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_sdi_rx_vid_bridge_v2_0_1 -f F:\FPGA\vivadoModelsimLib/v_sdi_rx_vid_bridge_v2_0_1/.cxl.ver.ip.cmf 
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_lib_sync_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_lib_sync_bus
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_12g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_12g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_12g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_12g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_12g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_12g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_3g_ce_gen
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_3g_converter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_3g_fifo
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_3g_formatter
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_3g_sync_extract
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_3g_trs_decode
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1_3g
-- Compiling module v_sdi_rx_vid_bridge_v2_0_1

Top level modules:
	v_sdi_rx_vid_bridge_v2_0_1_lib_sync_fifo
	v_sdi_rx_vid_bridge_v2_0_1_lib_sync_bus
	v_sdi_rx_vid_bridge_v2_0_1
End time: 10:47:18 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_sdi_rx_vid_bridge_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.79 % complete

Compiling verilog library 'v_smpte_sdi_v3_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_sdi_v3_0_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:20 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_smpte_sdi_v3_0_10 -f F:\FPGA\vivadoModelsimLib/v_smpte_sdi_v3_0_10/.cxl.ver.ip.cmf 
-- Compiling module v_smpte_sdi_v3_0_10_anc_rx
-- Compiling module v_smpte_sdi_v3_0_10_autodetect
-- Compiling module v_smpte_sdi_v3_0_10_edh_crc
-- Compiling module v_smpte_sdi_v3_0_10_edh_crc16
-- Compiling module v_smpte_sdi_v3_0_10_edh_errcnt
-- Compiling module v_smpte_sdi_v3_0_10_edh_flags
-- Compiling module v_smpte_sdi_v3_0_10_edh_loc
-- Compiling module v_smpte_sdi_v3_0_10_edh_processor
-- Compiling module v_smpte_sdi_v3_0_10_edh_rx
-- Compiling module v_smpte_sdi_v3_0_10_edh_tx
-- Compiling module v_smpte_sdi_v3_0_10_fly_field
-- Compiling module v_smpte_sdi_v3_0_10_fly_fsm
-- Compiling module v_smpte_sdi_v3_0_10_fly_horz
-- Compiling module v_smpte_sdi_v3_0_10_fly_vert
-- Compiling module v_smpte_sdi_v3_0_10_flywheel
-- Compiling module v_smpte_sdi_v3_0_10_hdsdi_crc2
-- Compiling module v_smpte_sdi_v3_0_10_hdsdi_insert_crc
-- Compiling module v_smpte_sdi_v3_0_10_hdsdi_insert_ln
-- Compiling module v_smpte_sdi_v3_0_10_hdsdi_rx_crc
-- Compiling module v_smpte_sdi_v3_0_10_multi_sdi_decoder
-- Compiling module v_smpte_sdi_v3_0_10_multi_sdi_encoder
-- Compiling module v_smpte_sdi_v3_0_10_multi_sdi_framer
-- Compiling module v_smpte_sdi_v3_0_10_mux12_wide
-- Compiling module v_smpte_sdi_v3_0_10_sdi_bitrep_20b
-- Compiling module v_smpte_sdi_v3_0_10_SMPTE352_vpid_capture
-- Compiling module v_smpte_sdi_v3_0_10_SMPTE352_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_10_SMPTE425_B_demux2
-- Compiling module v_smpte_sdi_v3_0_10_smpte_encoder
-- Compiling module v_smpte_sdi_v3_0_10_triple_sdi_reset
-- Compiling module v_smpte_sdi_v3_0_10_triple_sdi_rx
-- Compiling module v_smpte_sdi_v3_0_10_triple_sdi_rx_autorate
-- Compiling module v_smpte_sdi_v3_0_10_triple_sdi_transport_detect
-- Compiling module v_smpte_sdi_v3_0_10_triple_sdi_tx_output
-- Compiling module v_smpte_sdi_v3_0_10_triple_sdi_vpid_insert
-- Compiling module v_smpte_sdi_v3_0_10_trs_detect
-- Compiling module v_smpte_sdi_v3_0_10_trsgen
-- Compiling module v_smpte_sdi_v3_0_10_video_decode
-- Compiling module v_smpte_sdi_v3_0_10

Top level modules:
	v_smpte_sdi_v3_0_10
End time: 10:47:21 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_sdi_v3_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.99 % complete

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_rx_v1_0_2)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:24 on May 15,2024
vcom -93 -work v_smpte_uhdsdi_rx_v1_0_2 -f F:\FPGA\vivadoModelsimLib/v_smpte_uhdsdi_rx_v1_0_2/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package VCOMPONENTS
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 10:47:24 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_rx_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.19 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/v_smpte_uhdsdi_rx_v1_0_2".
Errors: 0, Warnings: 1

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_rx_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:27 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_smpte_uhdsdi_rx_v1_0_2 -f F:\FPGA\vivadoModelsimLib/v_smpte_uhdsdi_rx_v1_0_2/.cxl.ver.ip.cmf 
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_decoder
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_framer
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_errcnt
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_hdr_extract
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_autodetect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_demux_4
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_flags
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_trs_restore
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_video_decode
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_processor
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_tx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_autorate
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_loc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_fly_field
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_crc16
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_transport_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_flywheel
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_to_demux
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_crc
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_crc2
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_s00_axi
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2_rx
-- Compiling module v_smpte_uhdsdi_rx_v1_0_2

Top level modules:
	v_smpte_uhdsdi_rx_v1_0_2
End time: 10:47:27 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_rx_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.39 % complete

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_tx_v1_0_3)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:30 on May 15,2024
vcom -93 -work v_smpte_uhdsdi_tx_v1_0_3 -f F:\FPGA\vivadoModelsimLib/v_smpte_uhdsdi_tx_v1_0_3/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package VCOMPONENTS
-- Compiling entity cross_clk_reg
-- Compiling architecture rtl of cross_clk_reg
-- Compiling entity cross_clk_bus
-- Compiling architecture rtl of cross_clk_bus
-- Compiling entity map_pulse
-- Compiling architecture struct of map_pulse
End time: 10:47:30 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:v_smpte_uhdsdi_tx_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.59 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/v_smpte_uhdsdi_tx_v1_0_3".
Errors: 0, Warnings: 1

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_tx_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:33 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_smpte_uhdsdi_tx_v1_0_3 -f F:\FPGA\vivadoModelsimLib/v_smpte_uhdsdi_tx_v1_0_3/.cxl.ver.ip.cmf 
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_flags
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_loc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_processor
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_mux
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_bitrep_20b
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_video_decode
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_autodetect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_rx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_channel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_output
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_syncbit_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_trsgen
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_crc2
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_insert_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_scrambler
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_crc16
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_insert_ln
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_s00_axi
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_errcnt
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_crc
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_flywheel
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_encoder
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_hdr_pkt_mux
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_hdr_embedd
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_hdr_anc_det
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_edh_fly_field
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3_tx
-- Compiling module v_smpte_uhdsdi_tx_v1_0_3

Top level modules:
	v_smpte_uhdsdi_tx_v1_0_3
End time: 10:47:33 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_tx_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.79 % complete

Compiling verilog library 'v_smpte_uhdsdi_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_v1_0_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:36 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_smpte_uhdsdi_v1_0_10 -f F:\FPGA\vivadoModelsimLib/v_smpte_uhdsdi_v1_0_10/.cxl.ver.ip.cmf 
-- Compiling module v_smpte_uhdsdi_v1_0_10_crc2
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_anc_rx
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_autodetect
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_crc16
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_crc
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_errcnt
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_flags
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_fly_field
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_fly_fsm
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_fly_horz
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_fly_vert
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_flywheel
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_loc
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_processor
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_rx
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_trs_detect
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_tx
-- Compiling module v_smpte_uhdsdi_v1_0_10_edh_video_decode
-- Compiling module v_smpte_uhdsdi_v1_0_10_rx_autorate
-- Compiling module v_smpte_uhdsdi_v1_0_10_rx_crc
-- Compiling module v_smpte_uhdsdi_v1_0_10_rx_decoder
-- Compiling module v_smpte_uhdsdi_v1_0_10_rx_demux_4
-- Compiling module v_smpte_uhdsdi_v1_0_10_rx_framer
-- Compiling module v_smpte_uhdsdi_v1_0_10_rx_st352_pid_capture
-- Compiling module v_smpte_uhdsdi_v1_0_10_rx_to_demux
** Warning: (vlog-2083) F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\v_smpte_uhdsdi_v1_0\hdl\v_smpte_uhdsdi_v1_0_vl_rfs.v(8300): Carriage return (0x0D) is not followed by a newline (0x0A).
-- Compiling module v_smpte_uhdsdi_v1_0_10_rx_transport_detect
-- Compiling module v_smpte_uhdsdi_v1_0_10_rx_trs_restore
-- Compiling module v_smpte_uhdsdi_v1_0_10_rx
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx_bitrep_20b
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx_channel
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx_encoder
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx_insert_crc
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx_insert_ln
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx_mux
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx_output
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx_scrambler
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx_st352_pid_insert
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx_syncbit_insert
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx_trsgen
-- Compiling module v_smpte_uhdsdi_v1_0_10_tx
-- Compiling module v_smpte_uhdsdi_v1_0_10

Top level modules:
	v_smpte_uhdsdi_v1_0_10
End time: 10:47:36 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:v_smpte_uhdsdi_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 47.99 % complete

Compiling verilog library 'v_tpg_v8_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_tpg_v8_0_12)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:39 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_tpg_v8_0_12 -f F:\FPGA\vivadoModelsimLib/v_tpg_v8_0_12/.cxl.ver.ip.cmf 
End time: 10:47:39 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_tpg_v8_0_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.19 % complete

Compiling verilog library 'v_tpg_v8_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_tpg_v8_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:42 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_tpg_v8_1_8 -f F:\FPGA\vivadoModelsimLib/v_tpg_v8_1_8/.cxl.ver.ip.cmf 
End time: 10:47:42 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_tpg_v8_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.39 % complete

Compiling verilog library 'v_uhdsdi_audio_v2_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_uhdsdi_audio_v2_0_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:45 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_uhdsdi_audio_v2_0_7 -f F:\FPGA\vivadoModelsimLib/v_uhdsdi_audio_v2_0_7/.cxl.ver.ip.cmf 
-- Compiling module v_uhdsdi_audio_v2_0_7_fifo_34x64_fwft
-- Compiling module v_uhdsdi_audio_v2_0_7_fifo_40x32_fwft
-- Compiling module v_uhdsdi_audio_v2_0_7_fifo_28x16_fwft
-- Compiling module v_uhdsdi_audio_v2_0_7_fifo_29x32_fwft
-- Compiling module v_uhdsdi_audio_v2_0_7_fifo_5x32_fwft
-- Compiling module v_uhdsdi_audio_v2_0_7_aud_stat_ext
-- Compiling module v_uhdsdi_audio_v2_0_7_ctrl_pkt_dec
-- Compiling module v_uhdsdi_audio_v2_0_7_aes_cs_ext
-- Compiling module v_uhdsdi_audio_v2_0_7_sync_one_shot
-- Compiling module v_uhdsdi_audio_v2_0_7_trs_detect
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_mux_ctrl_constr
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_mux_ctrl
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_mux_data_constr
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_mux_data
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_mux_ecc_encode
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_mux_top
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_mux_anc_det
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_mux_anc_store
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_mux_pkt_gen
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_mux_pkt_mux
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_mux_ram_300x10
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_mux_ram_64x9
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_mux_samp_calc_alu
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_mux_vid_delay
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_mux_top
-- Compiling module v_uhdsdi_audio_v2_0_7_mux_axilite_slave
-- Compiling module v_uhdsdi_audio_v2_0_7_mux_axis_slave
-- Compiling module v_uhdsdi_audio_v2_0_7_mux_delay_dwx32
-- Compiling module v_uhdsdi_audio_v2_0_7_mux_inp_fifos
-- Compiling module v_uhdsdi_audio_v2_0_7_mux_top
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_demux_arbiter
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_demux_clk_phase
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_demux_audio_det
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_demux_data_extr
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_demux_data
-- Compiling module v_uhdsdi_audio_v2_0_7_hd_demux_fifos
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_demux_buffer_512
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_demux_infsm
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_demux_outfsm
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_demux_pkt_del
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_demux_present_flags
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_demux_trs_adf_xyz_detect
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_demux_aud_clk_gen
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_demux_clock_interp_2
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_demux_aes
-- Compiling module v_uhdsdi_audio_v2_0_7_sd_demux_aes_top
-- Compiling module v_uhdsdi_audio_v2_0_7_demux_axilite_slave
-- Compiling module v_uhdsdi_audio_v2_0_7_demux_axis_master
-- Compiling module v_uhdsdi_audio_v2_0_7_demux_rs_fifo1
-- Compiling module v_uhdsdi_audio_v2_0_7_demux_rs_fifo2
-- Compiling module v_uhdsdi_audio_v2_0_7_demux_top

Top level modules:
	v_uhdsdi_audio_v2_0_7_mux_top
	v_uhdsdi_audio_v2_0_7_demux_top
End time: 10:47:45 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_uhdsdi_audio_v2_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.59 % complete

Compiling verilog library 'v_uhdsdi_vidgen_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_uhdsdi_vidgen_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:48 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_uhdsdi_vidgen_v1_0_2 -f F:\FPGA\vivadoModelsimLib/v_uhdsdi_vidgen_v1_0_2/.cxl.ver.ip.cmf 
-- Compiling module v_uhdsdi_vidgen_v1_0_2_multigenHD
-- Compiling module v_uhdsdi_vidgen_v1_0_2_multigenHD_horz
-- Compiling module v_uhdsdi_vidgen_v1_0_2_multigenHD_output
-- Compiling module v_uhdsdi_vidgen_v1_0_2_multigenHD_vert
-- Compiling module v_uhdsdi_vidgen_v1_0_2_vidgen_ntsc
-- Compiling module v_uhdsdi_vidgen_v1_0_2_vidgen_pal
-- Compiling module v_uhdsdi_vidgen_v1_0_2

Top level modules:
	v_uhdsdi_vidgen_v1_0_2
End time: 10:47:48 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_uhdsdi_vidgen_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.80 % complete

Compiling verilog library 'v_vcresampler_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vcresampler_v1_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:51 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_vcresampler_v1_1_8 -f F:\FPGA\vivadoModelsimLib/v_vcresampler_v1_1_8/.cxl.ver.ip.cmf 
End time: 10:47:51 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_vcresampler_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.00 % complete

Compiling verilog library 'v_vid_in_axi4s_v4_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vid_in_axi4s_v4_0_11)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:54 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_vid_in_axi4s_v4_0_11 -f F:\FPGA\vivadoModelsimLib/v_vid_in_axi4s_v4_0_11/.cxl.ver.ip.cmf 
-- Compiling module v_vid_in_axi4s_v4_0_11_fifo_async
-- Compiling module v_vid_in_axi4s_v4_0_11_fifo_sync
-- Compiling module v_vid_in_axi4s_v4_0_11_cdc_single
-- Compiling module v_vid_in_axi4s_v4_0_11_coupler
-- Compiling module v_vid_in_axi4s_v4_0_11_formatter
-- Compiling module v_vid_in_axi4s_v4_0_11_drop
-- Compiling module v_vid_in_axi4s_v4_0_11_remap
-- Compiling module v_vid_in_axi4s_v4_0_11

Top level modules:
	v_vid_in_axi4s_v4_0_11
End time: 10:47:54 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_vid_in_axi4s_v4_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.20 % complete

Compiling verilog library 'v_vid_in_axi4s_v5_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vid_in_axi4s_v5_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:47:57 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_vid_in_axi4s_v5_0_3 -f F:\FPGA\vivadoModelsimLib/v_vid_in_axi4s_v5_0_3/.cxl.ver.ip.cmf 
-- Compiling module v_vid_in_axi4s_v5_0_3_fifo_async
-- Compiling module v_vid_in_axi4s_v5_0_3_fifo_sync
-- Compiling module v_vid_in_axi4s_v5_0_3_cdc_single
-- Compiling module v_vid_in_axi4s_v5_0_3_coupler
-- Compiling module v_vid_in_axi4s_v5_0_3_formatter
-- Compiling module v_vid_in_axi4s_v5_0_3_drop
-- Compiling module v_vid_in_axi4s_v5_0_3_remap
-- Compiling module v_vid_in_axi4s_v5_0_3

Top level modules:
	v_vid_in_axi4s_v5_0_3
End time: 10:47:57 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_vid_in_axi4s_v5_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.40 % complete

Compiling verilog library 'v_vscaler_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vscaler_v1_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:00 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_vscaler_v1_1_8 -f F:\FPGA\vivadoModelsimLib/v_vscaler_v1_1_8/.cxl.ver.ip.cmf 
End time: 10:48:00 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_vscaler_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.60 % complete

Compiling verilog library 'v_warp_filter_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_warp_filter_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:03 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_warp_filter_v1_0_2 -f F:\FPGA\vivadoModelsimLib/v_warp_filter_v1_0_2/.cxl.ver.ip.cmf 
End time: 10:48:03 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_warp_filter_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 49.80 % complete

Compiling verilog library 'v_warp_init_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_warp_init_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:06 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_warp_init_v1_0_2 -f F:\FPGA\vivadoModelsimLib/v_warp_init_v1_0_2/.cxl.ver.ip.cmf 
End time: 10:48:06 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_warp_init_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.00 % complete

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_wrapper_v3_0_5)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:09 on May 15,2024
vcom -93 -work xbip_dsp48_wrapper_v3_0_5 -f F:\FPGA\vivadoModelsimLib/xbip_dsp48_wrapper_v3_0_5/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:48:10 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_wrapper_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.20 % complete

Compiling vhdl library 'xbip_utils_v3_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_utils_v3_0_11)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:12 on May 15,2024
vcom -93 -work xbip_utils_v3_0_11 -f F:\FPGA\vivadoModelsimLib/xbip_utils_v3_0_11/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:48:12 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_utils_v3_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.40 % complete

Compiling vhdl library 'xdfe_nlf_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xdfe_nlf_v1_0_4)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:15 on May 15,2024
vcom -93 -work xdfe_nlf_v1_0_4 -f F:\FPGA\vivadoModelsimLib/xdfe_nlf_v1_0_4/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:48:15 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xdfe_nlf_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.60 % complete

Compiling vhdl library 'xdfe_nlf_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xdfe_nlf_v1_1_0)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:18 on May 15,2024
vcom -93 -work xdfe_nlf_v1_1_0 -f F:\FPGA\vivadoModelsimLib/xdfe_nlf_v1_1_0/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:48:18 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xdfe_nlf_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.80 % complete

Compiling verilog library 'xdfe_resampler_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xdfe_resampler_v1_0_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:21 on May 15,2024
vlog -L xdfe_resampler_v1_0_7 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_resampler_v1_0_7 -f F:\FPGA\vivadoModelsimLib/xdfe_resampler_v1_0_7/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:48:21 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:xdfe_resampler_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 51.00 % complete

Compiling verilog library 'xdma_v4_1_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xdma_v4_1_26)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:24 on May 15,2024
vlog -L xdma_v4_1_26 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work xdma_v4_1_26 -f F:\FPGA\vivadoModelsimLib/xdma_v4_1_26/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling package xdma_v4_1_vl_rfs_sv_unit
-- Compiling interface dma_pcie_axis_cc_if
-- Compiling interface dma_pcie_axis_cq_if
-- Compiling interface dma_pcie_axis_rc_if
-- Compiling interface dma_pcie_axis_rq_if
-- Compiling interface dma_pcie_c2h_crdt_if
-- Compiling interface dma_pcie_dsc_in_if
-- Compiling interface dma_pcie_dsc_out_if
-- Compiling interface dma_pcie_fabric_input_if
-- Compiling interface dma_pcie_fabric_output_if
-- Compiling interface dma_pcie_gic_if
-- Compiling interface dma_pcie_h2c_crdt_if
-- Compiling interface dma_pcie_mi_16Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_2Bx2048_ram_if
-- Compiling interface dma_pcie_mi_4Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx128_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx256_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx512_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx1024_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_64Bx2048_32Bwe_ram_if
-- Compiling interface dma_pcie_mi_8Bx2048_4Bwe_ram_if
-- Compiling interface dma_pcie_mi_dsc_cpld_if
-- Compiling interface dma_pcie_mi_dsc_cpli_if
-- Compiling interface dma_pcie_misc_input_if
-- Compiling interface dma_pcie_misc_output_if
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling module xdma_v4_1_26_BufferMem
-- Compiling module xdma_v4_1_26_GenericFIFO1R2W
-- Compiling module xdma_v4_1_26_GenericFIFO
-- Compiling module xdma_v4_1_26_GenericFIFOAsyncNoHead
-- Compiling module xdma_v4_1_26_GenericFIFOAsync
-- Compiling module xdma_v4_1_26_GenericFIFOHead
-- Compiling module xdma_v4_1_26_GenericFIFOHead2
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	xdma_v4_1_26_BufferMem
	xdma_v4_1_26_GenericFIFO1R2W
End time: 10:48:25 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 533

END_COMPILATION_MESSAGES(modelsim:verilog:xdma_v4_1_26)
==============================================================================


compile_simlib: 0 error(s), 533 warning(s), 51.20 % complete

Compiling verilog library 'xlconcat_v2_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xlconcat_v2_1_5)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:28 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work xlconcat_v2_1_5 -f F:\FPGA\vivadoModelsimLib/xlconcat_v2_1_5/.cxl.ver.ip.cmf 
-- Compiling module xlconcat_v2_1_5_xlconcat

Top level modules:
	xlconcat_v2_1_5_xlconcat
End time: 10:48:28 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:xlconcat_v2_1_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 51.41 % complete

Compiling verilog library 'xlconstant_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xlconstant_v1_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:31 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work xlconstant_v1_1_8 -f F:\FPGA\vivadoModelsimLib/xlconstant_v1_1_8/.cxl.ver.ip.cmf 
-- Compiling module xlconstant_v1_1_8_xlconstant

Top level modules:
	xlconstant_v1_1_8_xlconstant
End time: 10:48:31 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:xlconstant_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 51.61 % complete

Compiling verilog library 'xlslice_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xlslice_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:34 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work xlslice_v1_0_3 -f F:\FPGA\vivadoModelsimLib/xlslice_v1_0_3/.cxl.ver.ip.cmf 
-- Compiling module xlslice_v1_0_3_xlslice

Top level modules:
	xlslice_v1_0_3_xlslice
End time: 10:48:34 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:xlslice_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 51.81 % complete

Compiling verilog library 'xpm_cdc_gen_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xpm_cdc_gen_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:37 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work xpm_cdc_gen_v1_0_3 -f F:\FPGA\vivadoModelsimLib/xpm_cdc_gen_v1_0_3/.cxl.ver.ip.cmf 
-- Compiling module xpm_cdc_gen_v1_0_3

Top level modules:
	xpm_cdc_gen_v1_0_3
End time: 10:48:37 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:xpm_cdc_gen_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.01 % complete

Compiling verilog library 'xsdbm_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xsdbm_v3_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:40 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work xsdbm_v3_0_0 -f F:\FPGA\vivadoModelsimLib/xsdbm_v3_0_0/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:48:40 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:xsdbm_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.21 % complete

Compiling verilog library 'xxv_ethernet_v4_1_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xxv_ethernet_v4_1_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:43 on May 15,2024
vlog -L xxv_ethernet_v4_1_7 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work xxv_ethernet_v4_1_7 -f F:\FPGA\vivadoModelsimLib/xxv_ethernet_v4_1_7/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:48:49 on May 15,2024, Elapsed time: 0:00:06
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:xxv_ethernet_v4_1_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.41 % complete

Compiling verilog library 'aurora_8b10b_versal_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:aurora_8b10b_versal_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:51 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work aurora_8b10b_versal_v1_0_1 -f F:\FPGA\vivadoModelsimLib/aurora_8b10b_versal_v1_0_1/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:48:51 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:aurora_8b10b_versal_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.61 % complete

Compiling verilog library 'axi_c2c_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_c2c_v1_0_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:54 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_c2c_v1_0_8 -f F:\FPGA\vivadoModelsimLib/axi_c2c_v1_0_8/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:48:54 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_c2c_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 52.81 % complete

Compiling vhdl library 'lib_srl_fifo_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_srl_fifo_v1_0_3)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:48:57 on May 15,2024
vcom -93 -work lib_srl_fifo_v1_0_3 -f F:\FPGA\vivadoModelsimLib/lib_srl_fifo_v1_0_3/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity cntr_incr_decr_addn_f
-- Loading package NUMERIC_STD
-- Compiling architecture imp of cntr_incr_decr_addn_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_f
-- Compiling architecture behavioral of dynshreg_f
-- Compiling entity srl_fifo_rbu_f
-- Compiling architecture imp of srl_fifo_rbu_f
-- Loading entity cntr_incr_decr_addn_f
-- Loading entity dynshreg_f
-- Compiling entity srl_fifo_f
-- Compiling architecture imp of srl_fifo_f
-- Loading entity srl_fifo_rbu_f
End time: 10:48:57 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_srl_fifo_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.01 % complete

Compiling vhdl library 'lib_fifo_v1_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_fifo_v1_0_18)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:00 on May 15,2024
vcom -93 -work lib_fifo_v1_0_18 -f F:\FPGA\vivadoModelsimLib/lib_fifo_v1_0_18/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Compiling entity async_fifo_fg
-- Compiling architecture implementation of async_fifo_fg
-- Compiling entity sync_fifo_fg
-- Compiling architecture implementation of sync_fifo_fg
End time: 10:49:00 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_fifo_v1_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.21 % complete

Compiling vhdl library 'axi_datamover_v5_1_31'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_datamover_v5_1_31)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:03 on May 15,2024
vcom -93 -work axi_datamover_v5_1_31 -f F:\FPGA\vivadoModelsimLib/axi_datamover_v5_1_31/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_datamover_reset
-- Compiling architecture implementation of axi_datamover_reset
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_datamover_afifo_autord
-- Compiling architecture imp of axi_datamover_afifo_autord
-- Loading entity sync_fifo_fg
-- Compiling entity axi_datamover_sfifo_autord
-- Compiling architecture imp of axi_datamover_sfifo_autord
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Compiling entity axi_datamover_fifo
-- Compiling architecture imp of axi_datamover_fifo
-- Loading entity axi_datamover_fifo
-- Compiling entity axi_datamover_cmd_status
-- Compiling architecture implementation of axi_datamover_cmd_status
-- Compiling entity axi_datamover_scc
-- Compiling architecture implementation of axi_datamover_scc
-- Compiling entity axi_datamover_strb_gen2
-- Compiling architecture implementation of axi_datamover_strb_gen2
-- Loading entity axi_datamover_strb_gen2
-- Compiling entity axi_datamover_pcc
-- Compiling architecture implementation of axi_datamover_pcc
-- Compiling entity axi_datamover_addr_cntl
-- Compiling architecture implementation of axi_datamover_addr_cntl
-- Compiling entity axi_datamover_rdmux
-- Compiling architecture implementation of axi_datamover_rdmux
-- Loading entity axi_datamover_rdmux
-- Compiling entity axi_datamover_rddata_cntl
-- Compiling architecture implementation of axi_datamover_rddata_cntl
-- Compiling entity axi_datamover_rd_status_cntl
-- Compiling architecture implementation of axi_datamover_rd_status_cntl
-- Compiling entity axi_datamover_wr_demux
-- Compiling architecture implementation of axi_datamover_wr_demux
-- Compiling entity axi_datamover_wrdata_cntl
-- Compiling architecture implementation of axi_datamover_wrdata_cntl
-- Compiling entity axi_datamover_wr_status_cntl
-- Compiling architecture implementation of axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Compiling entity axi_datamover_skid2mm_buf
-- Compiling architecture implementation of axi_datamover_skid2mm_buf
-- Compiling entity axi_datamover_skid_buf
-- Compiling architecture implementation of axi_datamover_skid_buf
-- Compiling entity axi_datamover_rd_sf
-- Compiling architecture implementation of axi_datamover_rd_sf
-- Compiling entity axi_datamover_wr_sf
-- Compiling architecture implementation of axi_datamover_wr_sf
-- Compiling entity axi_datamover_stbs_set
-- Compiling architecture implementation of axi_datamover_stbs_set
-- Compiling entity axi_datamover_stbs_set_nodre
-- Compiling architecture implementation of axi_datamover_stbs_set_nodre
-- Compiling entity axi_datamover_ibttcc
-- Compiling architecture implementation of axi_datamover_ibttcc
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Compiling entity axi_datamover_indet_btt
-- Compiling architecture implementation of axi_datamover_indet_btt
-- Compiling entity axi_datamover_dre_mux2_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux2_1_x_n
-- Compiling entity axi_datamover_dre_mux4_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux4_1_x_n
-- Compiling entity axi_datamover_dre_mux8_1_x_n
-- Compiling architecture implementation of axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Compiling entity axi_datamover_mm2s_dre
-- Compiling architecture implementation of axi_datamover_mm2s_dre
-- Compiling entity axi_datamover_s2mm_dre
-- Compiling architecture implementation of axi_datamover_s2mm_dre
-- Compiling entity axi_datamover_ms_strb_set
-- Compiling architecture implementation of axi_datamover_ms_strb_set
-- Loading entity axi_datamover_ms_strb_set
-- Compiling entity axi_datamover_mssai_skid_buf
-- Compiling architecture implementation of axi_datamover_mssai_skid_buf
-- Compiling entity axi_datamover_slice
-- Compiling architecture working of axi_datamover_slice
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Compiling entity axi_datamover_s2mm_scatter
-- Compiling architecture implementation of axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_s2mm_scatter
-- Compiling entity axi_datamover_s2mm_realign
-- Compiling architecture implementation of axi_datamover_s2mm_realign
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_skid2mm_buf
-- Compiling entity axi_datamover_s2mm_basic_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_basic_wrap
-- Compiling entity axi_datamover_s2mm_omit_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wr_sf
-- Compiling entity axi_datamover_s2mm_full_wrap
-- Compiling architecture implementation of axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Compiling entity axi_datamover_mm2s_basic_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_basic_wrap
-- Compiling entity axi_datamover_mm2s_omit_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Compiling entity axi_datamover_mm2s_full_wrap
-- Compiling architecture implementation of axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Compiling entity axi_datamover
-- Compiling architecture implementation of axi_datamover
End time: 10:49:04 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_datamover_v5_1_31)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.41 % complete

Compiling verilog library 'amm_axi_bridge_v1_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:amm_axi_bridge_v1_0_15)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:06 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work amm_axi_bridge_v1_0_15 -f F:\FPGA\vivadoModelsimLib/amm_axi_bridge_v1_0_15/.cxl.ver.ip.cmf 
-- Compiling module amm_axi_bridge_v1_0_15_read_top
-- Compiling module amm_axi_bridge_v1_0_15_read_multi
-- Compiling module amm_axi_bridge_v1_0_15_read_demux
-- Compiling module amm_axi_bridge_v1_0_15_write_top
-- Compiling module amm_axi_bridge_v1_0_15_write_multi
-- Compiling module amm_axi_bridge_v1_0_15_write_mux
-- Compiling module amm_axi_bridge_v1_0_15_top
-- Compiling module amm_axi_bridge_v1_0_15_fifo
-- Compiling module amm_axi_bridge_v1_0_15_arbitration

Top level modules:
	amm_axi_bridge_v1_0_15_top
End time: 10:49:07 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:amm_axi_bridge_v1_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.61 % complete

Compiling verilog library 'axis_register_slice_v1_1_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_register_slice_v1_1_29)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:10 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_register_slice_v1_1_29 -f F:\FPGA\vivadoModelsimLib/axis_register_slice_v1_1_29/.cxl.ver.ip.cmf 
-- Compiling module axis_register_slice_v1_1_29_tdm_sample
-- Compiling module axis_register_slice_v1_1_29_test_master
-- Compiling module axis_register_slice_v1_1_29_test_slave
-- Compiling module axis_register_slice_v1_1_29_multi_slr
-- Compiling module axis_register_slice_v1_1_29_middle_region_slr
-- Compiling module axis_register_slice_v1_1_29_source_region_slr
-- Compiling module axis_register_slice_v1_1_29_dest_region_slr
-- Compiling module axis_register_slice_v1_1_29_single_slr
-- Compiling module axis_register_slice_v1_1_29_axic_reg_srl_fifo
-- Compiling module axis_register_slice_v1_1_29_srl_rtl
-- Compiling module axis_register_slice_v1_1_29_auto_slr
-- Compiling module axis_register_slice_v1_1_29_auto_src
-- Compiling module axis_register_slice_v1_1_29_auto_dest
-- Compiling module axis_register_slice_v1_1_29_axisc_register_slice
-- Compiling module axis_register_slice_v1_1_29_axis_register_slice

Top level modules:
	axis_register_slice_v1_1_29_axis_register_slice
End time: 10:49:10 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_register_slice_v1_1_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.82 % complete

Compiling verilog library 'axis_switch_v1_1_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_switch_v1_1_29)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:13 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_switch_v1_1_29 -f F:\FPGA\vivadoModelsimLib/axis_switch_v1_1_29/.cxl.ver.ip.cmf 
-- Compiling module axis_switch_v1_1_29_arb_rr
-- Compiling module axis_switch_v1_1_29_arb_trr
-- Compiling module axis_switch_v1_1_29_axisc_decoder
-- Compiling module axis_switch_v1_1_29_axisc_transfer_mux
-- Compiling module axis_switch_v1_1_29_axisc_arb_responder
-- Compiling module axis_switch_v1_1_29_axis_switch_arbiter
-- Compiling module axis_switch_v1_1_29_dynamic_priority_encoder
-- Compiling module axis_switch_v1_1_29_axi_ctrl_read
-- Compiling module axis_switch_v1_1_29_axi_ctrl_write
-- Compiling module axis_switch_v1_1_29_axi_ctrl_top
-- Compiling module axis_switch_v1_1_29_static_router_config_dp
-- Compiling module axis_switch_v1_1_29_static_router_config
-- Compiling module axis_switch_v1_1_29_static_router
-- Compiling module axis_switch_v1_1_29_reg_bank_16x32
-- Compiling module axis_switch_v1_1_29_axis_switch

Top level modules:
	axis_switch_v1_1_29_axis_switch
End time: 10:49:13 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_switch_v1_1_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.02 % complete

Compiling verilog library 'axis_clock_converter_v1_1_30'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_clock_converter_v1_1_30)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:16 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_clock_converter_v1_1_30 -f F:\FPGA\vivadoModelsimLib/axis_clock_converter_v1_1_30/.cxl.ver.ip.cmf 
-- Compiling module axis_clock_converter_v1_1_30_axisc_sync_clock_converter
-- Compiling module axis_clock_converter_v1_1_30_axisc_async_clock_converter
-- Compiling module axis_clock_converter_v1_1_30_axisc_sample_cycle_ratio
-- Compiling module axis_clock_converter_v1_1_30_axis_clock_converter

Top level modules:
	axis_clock_converter_v1_1_30_axis_clock_converter
End time: 10:49:16 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_clock_converter_v1_1_30)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.22 % complete

Compiling verilog library 'axis_data_fifo_v2_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_data_fifo_v2_0_11)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:19 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_data_fifo_v2_0_11 -f F:\FPGA\vivadoModelsimLib/axis_data_fifo_v2_0_11/.cxl.ver.ip.cmf 
-- Compiling module axis_data_fifo_v2_0_11_top

Top level modules:
	axis_data_fifo_v2_0_11_top
End time: 10:49:19 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_data_fifo_v2_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.42 % complete

Compiling verilog library 'ats_switch_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ats_switch_v1_0_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:22 on May 15,2024
vlog -L ats_switch_v1_0_8 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ats_switch_v1_0_8 -f F:\FPGA\vivadoModelsimLib/ats_switch_v1_0_8/.cxl.sv.ip.cmf 
-- Compiling module ats_switch_v1_0_8_rq_interconnect
-- Compiling module ats_switch_v1_0_8_rc_interconnect
-- Compiling module ats_switch_v1_0_8_cq_interconnect
-- Compiling module ats_switch_v1_0_8_cc_interconnect
-- Compiling module ats_switch_v1_0_8_axilite
-- Compiling module ats_switch_v1_0_8_cc
-- Compiling module ats_switch_v1_0_8_cq
-- Compiling module ats_switch_v1_0_8_header_extract
-- Compiling module ats_switch_v1_0_8_rc
-- Compiling module ats_switch_v1_0_8_reg
-- Compiling module ats_switch_v1_0_8_rq
-- Compiling module ats_switch_v1_0_8_tdest_cq
-- Compiling module ats_switch_v1_0_8_tdest_rc
-- Compiling module ats_switch_v1_0_8_tdest_rc_straddle_512
-- Compiling module ats_switch_v1_0_8_top
-- Compiling module ats_switch_v1_0_8_tdest_rc_straddle_1024
-- Compiling module ats_switch_v1_0_8_tdest_cq_straddle_1024
-- Compiling module ats_switch_v1_0_8_tdest_cq_straddle_512

Top level modules:
	ats_switch_v1_0_8_top
End time: 10:49:22 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ats_switch_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.62 % complete

Compiling verilog library 'audio_formatter_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:audio_formatter_v1_0_11)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:25 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work audio_formatter_v1_0_11 -f F:\FPGA\vivadoModelsimLib/audio_formatter_v1_0_11/.cxl.ver.ip.cmf 
-- Compiling module audio_formatter_v1_0_11
-- Compiling module audio_formatter_v1_0_11_reset
-- Compiling module audio_formatter_v1_0_11_aes_enc
-- Compiling module audio_formatter_v1_0_11_aes_dec
-- Compiling module audio_formatter_v1_0_11_s2mm_top
-- Compiling module audio_formatter_v1_0_11_s2mm_registers
-- Compiling module audio_formatter_v1_0_11_s2mm
-- Compiling module audio_formatter_v1_0_11_s2mm_sync
-- Compiling module audio_formatter_v1_0_11_s2mm_buffer
-- Compiling module audio_formatter_v1_0_11_s2mm_command_gen
-- Compiling module audio_formatter_v1_0_11_mm2s_top
-- Compiling module audio_formatter_v1_0_11_mm2s_registers
-- Compiling module audio_formatter_v1_0_11_mm2s
-- Compiling module audio_formatter_v1_0_11_mm2s_sync
-- Compiling module audio_formatter_v1_0_11_mm2s_buffer
-- Compiling module audio_formatter_v1_0_11_mm2s_command_gen

Top level modules:
	audio_formatter_v1_0_11
End time: 10:49:25 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:audio_formatter_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 54.82 % complete

Compiling verilog library 'axi4stream_vip_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi4stream_vip_v1_1_15)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:28 on May 15,2024
vlog -L axi4stream_vip_v1_1_15 -L xilinx_vip "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work axi4stream_vip_v1_1_15 -f F:\FPGA\vivadoModelsimLib/axi4stream_vip_v1_1_15/.cxl.sv.ip.cmf 
-- Compiling module axi4stream_vip_v1_1_15_top

Top level modules:
	axi4stream_vip_v1_1_15_top
End time: 10:49:28 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi4stream_vip_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.02 % complete

Compiling vhdl library 'v_tc_v6_2_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_tc_v6_2_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:31 on May 15,2024
vcom -93 -work v_tc_v6_2_7 -f F:\FPGA\vivadoModelsimLib/v_tc_v6_2_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:49:32 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:v_tc_v6_2_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.22 % complete

Compiling verilog library 'v_dp_axi4s_vid_out_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_dp_axi4s_vid_out_v1_0_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:34 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_dp_axi4s_vid_out_v1_0_7 -f F:\FPGA\vivadoModelsimLib/v_dp_axi4s_vid_out_v1_0_7/.cxl.ver.ip.cmf 
-- Compiling module v_dp_axi4s_vid_out_v1_0_7_fifo_async
-- Compiling module v_dp_axi4s_vid_out_v1_0_7_fifo_sync
-- Compiling module v_dp_axi4s_vid_out_v1_0_7_cdc_single
-- Compiling module v_dp_axi4s_vid_out_v1_0_7_coupler
-- Compiling module v_dp_axi4s_vid_out_v1_0_7_sync
-- Compiling module v_dp_axi4s_vid_out_v1_0_7_formatter
-- Compiling module v_dp_axi4s_vid_out_v1_0_7_repeat
-- Compiling module v_dp_axi4s_vid_out_v1_0_7_remap
-- Compiling module v_dp_axi4s_vid_out_v1_0_7

Top level modules:
	v_dp_axi4s_vid_out_v1_0_7
End time: 10:49:34 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_dp_axi4s_vid_out_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.42 % complete

Compiling vhdl library 'v_tc_v6_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_tc_v6_1_13)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:37 on May 15,2024
vcom -93 -work v_tc_v6_1_13 -f F:\FPGA\vivadoModelsimLib/v_tc_v6_1_13/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:49:38 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:v_tc_v6_1_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.62 % complete

Compiling verilog library 'v_axi4s_vid_out_v4_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_axi4s_vid_out_v4_0_17)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:40 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_axi4s_vid_out_v4_0_17 -f F:\FPGA\vivadoModelsimLib/v_axi4s_vid_out_v4_0_17/.cxl.ver.ip.cmf 
-- Compiling module v_axi4s_vid_out_v4_0_17_fifo_async
-- Compiling module v_axi4s_vid_out_v4_0_17_fifo_sync
-- Compiling module v_axi4s_vid_out_v4_0_17_cdc_single
-- Compiling module v_axi4s_vid_out_v4_0_17_coupler
-- Compiling module v_axi4s_vid_out_v4_0_17_sync
-- Compiling module v_axi4s_vid_out_v4_0_17_formatter
-- Compiling module v_axi4s_vid_out_v4_0_17_repeat
-- Compiling module v_axi4s_vid_out_v4_0_17_remap
-- Compiling module v_axi4s_vid_out_v4_0_17

Top level modules:
	v_axi4s_vid_out_v4_0_17
End time: 10:49:40 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_axi4s_vid_out_v4_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 55.82 % complete

Compiling verilog library 'axi4svideo_bridge_v1_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi4svideo_bridge_v1_0_17)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:43 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi4svideo_bridge_v1_0_17 -f F:\FPGA\vivadoModelsimLib/axi4svideo_bridge_v1_0_17/.cxl.ver.ip.cmf 
-- Compiling module axi4svideo_bridge_v1_0_17_sync_cell
-- Compiling module axi4svideo_bridge_v1_0_17

Top level modules:
	axi4svideo_bridge_v1_0_17
End time: 10:49:43 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi4svideo_bridge_v1_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.02 % complete

Compiling vhdl library 'axis_accelerator_adapter_v2_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axis_accelerator_adapter_v2_1_17)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:46 on May 15,2024
vcom -93 -work axis_accelerator_adapter_v2_1_17 -f F:\FPGA\vivadoModelsimLib/axis_accelerator_adapter_v2_1_17/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package xd_adapter_pkg
-- Compiling package body xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Loading package xd_adapter_pkg
-- Compiling entity synchronizer_ff
-- Compiling architecture AMD of synchronizer_ff
-- Compiling entity clk_x_pntrs
-- Compiling architecture AMD of clk_x_pntrs
-- Loading entity synchronizer_ff
-- Compiling entity axis_acc_adapter_cdc_sync
-- Compiling architecture implementation of axis_acc_adapter_cdc_sync
-- Compiling entity symmetric_dp_bank_v6
-- Compiling architecture rtl of symmetric_dp_bank_v6
-- Compiling entity dp_bank_sdp_v6
-- Compiling architecture rtl of dp_bank_sdp_v6
-- Compiling entity asymmetric_dp_bank_v6
-- Compiling architecture rtl of asymmetric_dp_bank_v6
-- Loading entity asymmetric_dp_bank_v6
-- Loading entity symmetric_dp_bank_v6
-- Loading entity dp_bank_sdp_v6
-- Compiling entity arg_mem_bank_v6
-- Compiling architecture rtl of arg_mem_bank_v6
-- Loading entity arg_mem_bank_v6
-- Compiling entity arg_mem_bank
-- Compiling architecture rtl of arg_mem_bank
-- Compiling entity srl_fifo_32_wt
-- Compiling architecture rtl of srl_fifo_32_wt
-- Loading entity arg_mem_bank
-- Compiling entity oarg_columnized_mem_bank
-- Compiling architecture rtl of oarg_columnized_mem_bank
-- Compiling entity iarg_columnized_mem_bank
-- Compiling architecture rtl of iarg_columnized_mem_bank
-- Loading entity iarg_columnized_mem_bank
-- Compiling entity xd_s2m_memory_dc
-- Compiling architecture rtl of xd_s2m_memory_dc
-- Loading entity clk_x_pntrs
-- Compiling entity xd_s2m_converter
-- Compiling architecture rtl of xd_s2m_converter
-- Loading entity oarg_columnized_mem_bank
-- Loading entity srl_fifo_32_wt
-- Compiling entity xd_m2s_memory_dc
-- Compiling architecture rtl of xd_m2s_memory_dc
-- Compiling entity xd_m2s_converter
-- Compiling architecture rtl of xd_m2s_converter
-- Compiling entity s2s_async_fifo_wt
-- Compiling architecture rtl of s2s_async_fifo_wt
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8330): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8331): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8332): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8333): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8334): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8335): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8389): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8390): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8391): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8394): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8399): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8402): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8403): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8404): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8406): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8384): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8386): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8436): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8437): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8438): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8441): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8446): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8428): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8429): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8432): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8466): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8467): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8468): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8470): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8471): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8472): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8475): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8476): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8488): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8489): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8502): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8503): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8515): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8516): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8528): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8529): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8541): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8542): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8774): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8775): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8776): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8777): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8778): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8779): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8833): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8834): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8835): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8838): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8843): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8846): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8847): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8848): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8850): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8828): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8830): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8880): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8881): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8882): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8885): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8890): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8872): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8873): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8876): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8910): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8911): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8912): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8914): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8915): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8916): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8919): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8920): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8932): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8933): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8946): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8947): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8959): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8960): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8972): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8973): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8985): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(8986): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity xd_s2m_converter
-- Loading entity xd_s2m_memory_dc
-- Compiling entity xd_s2m_adapter
-- Compiling architecture rtl of xd_s2m_adapter
-- Compiling entity xd_output_scalars_fifo
-- Compiling architecture rtl of xd_output_scalars_fifo
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10686): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10687): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10688): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10689): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10690): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10691): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10745): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10746): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10747): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10750): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10755): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10758): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10759): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10760): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10762): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10740): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10742): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10792): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10793): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10794): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10797): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10802): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10784): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10785): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10788): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10822): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10823): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10824): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10826): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10827): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10828): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10831): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10832): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10844): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10845): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10858): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10859): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10871): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10872): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10884): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10885): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10897): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(10898): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity s2s_async_fifo_wt
-- Compiling entity xd_oarg_s2s_adapter
-- Compiling architecture rtl of xd_oarg_s2s_adapter
-- Loading entity xd_m2s_converter
-- Loading entity xd_m2s_memory_dc
-- Compiling entity xd_m2s_adapter
-- Compiling architecture rtl of xd_m2s_adapter
-- Compiling entity xd_input_scalars_fifo
-- Compiling architecture rtl of xd_input_scalars_fifo
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14086): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14087): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14088): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14089): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14090): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14091): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14145): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14146): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14147): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14150): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14155): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14158): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14159): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14160): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14162): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14140): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14142): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14192): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14193): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14194): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14197): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14202): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14184): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14185): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14188): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14222): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14223): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14224): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14226): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14227): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14228): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14231): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14232): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14244): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14245): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14258): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14259): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14271): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14272): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14284): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14285): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14297): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(14298): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Compiling entity xd_iarg_s2s_adapter
-- Compiling architecture rtl of xd_iarg_s2s_adapter
-- Compiling entity sync_ap_status
-- Compiling architecture rtl of sync_ap_status
-- Compiling entity async_fifo_dist_wt
-- Compiling architecture rtl of async_fifo_dist_wt
-- Compiling entity async_fifo_dist_inst
-- Compiling architecture rtl of async_fifo_dist_inst
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15929): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15930): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_assert" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15931): (vcom-1191) Type conversion on actual associated with formal "prog_empty_thresh_negate" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15932): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15933): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_assert" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15934): (vcom-1191) Type conversion on actual associated with formal "prog_full_thresh_negate" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15988): (vcom-1191) Type conversion on actual associated with formal "s_axi_awid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15989): (vcom-1191) Type conversion on actual associated with formal "s_axi_awaddr" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15990): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlen" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15993): (vcom-1191) Type conversion on actual associated with formal "s_axi_awlock" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15998): (vcom-1191) Type conversion on actual associated with formal "s_axi_awuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16001): (vcom-1191) Type conversion on actual associated with formal "s_axi_wid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16002): (vcom-1191) Type conversion on actual associated with formal "s_axi_wdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16003): (vcom-1191) Type conversion on actual associated with formal "s_axi_wstrb" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16005): (vcom-1191) Type conversion on actual associated with formal "s_axi_wuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15983): (vcom-1191) Type conversion on actual associated with formal "m_axi_bid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(15985): (vcom-1191) Type conversion on actual associated with formal "m_axi_buser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16035): (vcom-1191) Type conversion on actual associated with formal "s_axi_arid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16036): (vcom-1191) Type conversion on actual associated with formal "s_axi_araddr" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16037): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlen" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16040): (vcom-1191) Type conversion on actual associated with formal "s_axi_arlock" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16045): (vcom-1191) Type conversion on actual associated with formal "s_axi_aruser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16027): (vcom-1191) Type conversion on actual associated with formal "m_axi_rid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16028): (vcom-1191) Type conversion on actual associated with formal "m_axi_rdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16031): (vcom-1191) Type conversion on actual associated with formal "m_axi_ruser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16065): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdata" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16066): (vcom-1191) Type conversion on actual associated with formal "s_axis_tstrb" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16067): (vcom-1191) Type conversion on actual associated with formal "s_axis_tkeep" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16069): (vcom-1191) Type conversion on actual associated with formal "s_axis_tid" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16070): (vcom-1191) Type conversion on actual associated with formal "s_axis_tdest" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16071): (vcom-1191) Type conversion on actual associated with formal "s_axis_tuser" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16074): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16075): (vcom-1191) Type conversion on actual associated with formal "axi_aw_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16087): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16088): (vcom-1191) Type conversion on actual associated with formal "axi_w_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16101): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16102): (vcom-1191) Type conversion on actual associated with formal "axi_b_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16114): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16115): (vcom-1191) Type conversion on actual associated with formal "axi_ar_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16127): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16128): (vcom-1191) Type conversion on actual associated with formal "axi_r_prog_empty_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16140): (vcom-1191) Type conversion on actual associated with formal "axis_prog_full_thresh" must be a constrained array subtype.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd(16141): (vcom-1191) Type conversion on actual associated with formal "axis_prog_empty_thresh" must be a constrained array subtype.
-- Loading entity async_fifo_dist_wt
-- Loading entity sync_ap_status
-- Loading entity axis_acc_adapter_cdc_sync
-- Compiling entity xd_sync_module
-- Compiling architecture rtl of xd_sync_module
-- Loading entity async_fifo_dist_inst
-- Loading entity xd_output_scalars_fifo
-- Compiling entity xd_output_scalars_module
-- Compiling architecture rtl of xd_output_scalars_module
-- Loading entity xd_m2s_adapter
-- Loading entity xd_oarg_s2s_adapter
-- Compiling entity xd_output_args_module
-- Compiling architecture rtl of xd_output_args_module
-- Loading entity xd_input_scalars_fifo
-- Compiling entity xd_input_scalars_module
-- Compiling architecture rtl of xd_input_scalars_module
-- Loading entity xd_s2m_adapter
-- Loading entity xd_iarg_s2s_adapter
-- Compiling entity xd_input_args_module
-- Compiling architecture rtl of xd_input_args_module
-- Compiling entity axi_lite_adapter
-- Compiling architecture rtl of axi_lite_adapter
-- Loading entity axi_lite_adapter
-- Loading entity xd_input_args_module
-- Loading entity xd_output_args_module
-- Loading entity xd_sync_module
-- Loading entity xd_input_scalars_module
-- Loading entity xd_output_scalars_module
-- Compiling entity axis_accelerator_adapter_core
-- Compiling architecture rtl of axis_accelerator_adapter_core
-- Loading entity axis_accelerator_adapter_core
-- Compiling entity axis_accelerator_adapter
-- Compiling architecture rtl of axis_accelerator_adapter
End time: 10:49:47 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 215

END_COMPILATION_MESSAGES(modelsim:vhdl:axis_accelerator_adapter_v2_1_17)
==============================================================================


compile_simlib: 0 error(s), 215 warning(s), 56.22 % complete

Compiling verilog library 'axis_broadcaster_v1_1_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_broadcaster_v1_1_28)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:49 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_broadcaster_v1_1_28 -f F:\FPGA\vivadoModelsimLib/axis_broadcaster_v1_1_28/.cxl.ver.ip.cmf 
-- Compiling module axis_broadcaster_v1_1_28_core

Top level modules:
	axis_broadcaster_v1_1_28_core
End time: 10:49:49 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_broadcaster_v1_1_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.43 % complete

Compiling verilog library 'axis_combiner_v1_1_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_combiner_v1_1_27)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:52 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_combiner_v1_1_27 -f F:\FPGA\vivadoModelsimLib/axis_combiner_v1_1_27/.cxl.ver.ip.cmf 
-- Compiling module axis_combiner_v1_1_27_top

Top level modules:
	axis_combiner_v1_1_27_top
End time: 10:49:52 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_combiner_v1_1_27)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.63 % complete

Compiling verilog library 'axis_data_fifo_v1_1_30'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_data_fifo_v1_1_30)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:55 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_data_fifo_v1_1_30 -f F:\FPGA\vivadoModelsimLib/axis_data_fifo_v1_1_30/.cxl.ver.ip.cmf 
-- Compiling module axis_data_fifo_v1_1_30_axis_data_fifo

Top level modules:
	axis_data_fifo_v1_1_30_axis_data_fifo
End time: 10:49:56 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_data_fifo_v1_1_30)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 56.83 % complete

Compiling verilog library 'axis_dwidth_converter_v1_1_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_dwidth_converter_v1_1_28)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:49:58 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_dwidth_converter_v1_1_28 -f F:\FPGA\vivadoModelsimLib/axis_dwidth_converter_v1_1_28/.cxl.ver.ip.cmf 
-- Compiling module axis_dwidth_converter_v1_1_28_axisc_downsizer
-- Compiling module axis_dwidth_converter_v1_1_28_axisc_upsizer
-- Compiling module axis_dwidth_converter_v1_1_28_axis_dwidth_converter

Top level modules:
	axis_dwidth_converter_v1_1_28_axis_dwidth_converter
End time: 10:49:59 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_dwidth_converter_v1_1_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.03 % complete

Compiling verilog library 'axis_ila_intf_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_ila_intf_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:02 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_ila_intf_v1_0_1 -f F:\FPGA\vivadoModelsimLib/axis_ila_intf_v1_0_1/.cxl.ver.ip.cmf 
-- Compiling module axis_ila_intf_v1_0_1_axis_ila_intf
-- Compiling module axis_ila_intf_v1_0_1_axis_valid_last_gen
-- Compiling module axis_ila_intf_v1_0_1_reg_array
-- Compiling module axis_ila_intf_v1_0_1_axis_dbg_sync
-- Compiling module axis_ila_intf_v1_0_1_generic_mux
-- Compiling module axis_ila_intf_v1_0_1_clk_status

Top level modules:
	axis_ila_intf_v1_0_1_axis_ila_intf
End time: 10:50:02 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_ila_intf_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.23 % complete

Compiling verilog library 'axis_interconnect_v1_1_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_interconnect_v1_1_22)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:05 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_interconnect_v1_1_22 -f F:\FPGA\vivadoModelsimLib/axis_interconnect_v1_1_22/.cxl.ver.ip.cmf 
-- Compiling module axis_interconnect_v1_1_22_axisc_sync_clock_converter
-- Compiling module axis_interconnect_v1_1_22_axisc_sample_cycle_ratio
-- Compiling module axis_interconnect_v1_1_22_axis_clock_converter
-- Compiling module axis_interconnect_v1_1_22_axis_data_fifo
-- Compiling module axis_interconnect_v1_1_22_arb_rr
-- Compiling module axis_interconnect_v1_1_22_axisc_decoder
-- Compiling module axis_interconnect_v1_1_22_axisc_transfer_mux
-- Compiling module axis_interconnect_v1_1_22_axisc_arb_responder
-- Compiling module axis_interconnect_v1_1_22_axis_switch_arbiter
-- Compiling module axis_interconnect_v1_1_22_dynamic_priority_encoder
-- Compiling module axis_interconnect_v1_1_22_axis_switch
-- Compiling module axis_interconnect_v1_1_22_axis_subset_converter
-- Compiling module axis_interconnect_v1_1_22_mux_enc
-- Compiling module axis_interconnect_v1_1_22_util_aclken_converter
-- Compiling module axis_interconnect_v1_1_22_util_aclken_converter_wrapper
-- Compiling module axis_interconnect_v1_1_22_util_axis2vector
-- Compiling module axis_interconnect_v1_1_22_util_vector2axis
-- Compiling module axis_interconnect_v1_1_22_axisc_register_slice
-- Compiling module axis_interconnect_v1_1_22_axis_register_slice
-- Compiling module axis_interconnect_v1_1_22_axisc_downsizer
-- Compiling module axis_interconnect_v1_1_22_axisc_upsizer
-- Compiling module axis_interconnect_v1_1_22_axis_dwidth_converter
-- Compiling module axis_interconnect_v1_1_22_dynamic_datapath
-- Compiling module axis_interconnect_v1_1_22_axis_interconnect
-- Compiling module axis_interconnect_v1_1_22_axis_interconnect_16x16_top

Top level modules:
	axis_interconnect_v1_1_22_axis_interconnect_16x16_top
End time: 10:50:05 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_interconnect_v1_1_22)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.43 % complete

Compiling verilog library 'axis_subset_converter_v1_1_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_subset_converter_v1_1_29)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:08 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axis_subset_converter_v1_1_29 -f F:\FPGA\vivadoModelsimLib/axis_subset_converter_v1_1_29/.cxl.ver.ip.cmf 
-- Compiling module axis_subset_converter_v1_1_29_core

Top level modules:
	axis_subset_converter_v1_1_29_core
End time: 10:50:08 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_subset_converter_v1_1_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.63 % complete

Compiling verilog library 'axis_vio_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axis_vio_v1_0_9)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:11 on May 15,2024
vlog -L axis_vio_v1_0_9 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work axis_vio_v1_0_9 -f F:\FPGA\vivadoModelsimLib/axis_vio_v1_0_9/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:50:11 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axis_vio_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 57.83 % complete

Compiling vhdl library 'axi_apb_bridge_v3_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_apb_bridge_v3_0_19)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:14 on May 15,2024
vcom -93 -work axi_apb_bridge_v3_0_19 -f F:\FPGA\vivadoModelsimLib/axi_apb_bridge_v3_0_19/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity pselect_f
-- Compiling entity psel_decoder
-- Compiling architecture RTL of psel_decoder
-- Compiling entity multiplexor
-- Compiling architecture RTL of multiplexor
-- Loading package lib_pkg
-- Loading entity counter_f
-- Compiling entity axilite_sif
-- Compiling architecture RTL of axilite_sif
-- Compiling entity apb_mif
-- Compiling architecture RTL of apb_mif
-- Compiling entity axi_apb_bridge
-- Compiling architecture RTL of axi_apb_bridge
-- Loading entity psel_decoder
-- Loading entity multiplexor
-- Loading entity axilite_sif
-- Loading entity apb_mif
End time: 10:50:14 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_apb_bridge_v3_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 58.03 % complete

Compiling vhdl library 'axi_bram_ctrl_v4_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_bram_ctrl_v4_0_15)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:17 on May 15,2024
vcom -93 -work axi_bram_ctrl_v4_0_15 -f F:\FPGA\vivadoModelsimLib/axi_bram_ctrl_v4_0_15/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling package axi_bram_ctrl_funcs
-- Loading package NUMERIC_STD
-- Compiling package body axi_bram_ctrl_funcs
-- Loading package axi_bram_ctrl_funcs
-- Compiling package coregen_comp_defs
-- Compiling entity axi_lite_if
-- Compiling architecture IMP of axi_lite_if
-- Compiling entity checkbit_handler_64
-- Compiling architecture IMP of checkbit_handler_64
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit_64
-- Compiling architecture IMP of Correct_One_Bit_64
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ecc_gen
-- Compiling architecture trans of ecc_gen
-- Loading entity axi_lite_if
-- Loading package axi_bram_ctrl_funcs
-- Compiling entity lite_ecc_reg
-- Compiling architecture implementation of lite_ecc_reg
-- Loading entity lite_ecc_reg
-- Loading entity Parity
-- Loading entity checkbit_handler
-- Loading entity Correct_One_Bit
-- Loading entity ecc_gen
-- Compiling entity axi_lite
-- Compiling architecture implementation of axi_lite
-- Compiling entity sng_port_arb
-- Compiling architecture implementation of sng_port_arb
-- Compiling entity ua_narrow
-- Compiling architecture implementation of ua_narrow
-- Compiling entity wrap_brst
-- Compiling architecture implementation of wrap_brst
-- Loading entity wrap_brst
-- Loading entity ua_narrow
-- Loading entity checkbit_handler_64
-- Loading entity Correct_One_Bit_64
-- Compiling entity rd_chnl
-- Compiling architecture implementation of rd_chnl
-- Loading entity SRL_FIFO
-- Compiling entity wr_chnl
-- Compiling architecture implementation of wr_chnl
-- Loading entity sng_port_arb
-- Loading entity wr_chnl
-- Loading entity rd_chnl
-- Compiling entity full_axi
-- Compiling architecture implementation of full_axi
-- Loading entity axi_lite
-- Loading entity full_axi
-- Compiling entity axi_bram_ctrl_top
-- Compiling architecture implementation of axi_bram_ctrl_top
-- Loading package VCOMPONENTS
-- Loading entity axi_bram_ctrl_top
-- Compiling entity axi_bram_ctrl
-- Compiling architecture implementation of axi_bram_ctrl
-- Loading package vl_types
-- Loading entity blk_mem_gen_v8_3_7
End time: 10:50:18 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_bram_ctrl_v4_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 58.23 % complete

Compiling vhdl library 'axi_sg_v4_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_sg_v4_1_17)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:20 on May 15,2024
vcom -93 -work axi_sg_v4_1_17 -f F:\FPGA\vivadoModelsimLib/axi_sg_v4_1_17/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Compiling entity axi_sg_reset
-- Compiling architecture implementation of axi_sg_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_sg_sfifo_autord
-- Compiling architecture imp of axi_sg_sfifo_autord
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity async_fifo_fg
-- Compiling entity axi_sg_afifo_autord
-- Compiling architecture imp of axi_sg_afifo_autord
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_sg_sfifo_autord
-- Loading entity axi_sg_afifo_autord
-- Compiling entity axi_sg_fifo
-- Compiling architecture imp of axi_sg_fifo
-- Loading entity axi_sg_fifo
-- Compiling entity axi_sg_cmd_status
-- Compiling architecture implementation of axi_sg_cmd_status
-- Compiling entity axi_sg_rdmux
-- Compiling architecture implementation of axi_sg_rdmux
-- Compiling entity axi_sg_addr_cntl
-- Compiling architecture implementation of axi_sg_addr_cntl
-- Loading entity axi_sg_rdmux
-- Compiling entity axi_sg_rddata_cntl
-- Compiling architecture implementation of axi_sg_rddata_cntl
-- Compiling entity axi_sg_rd_status_cntl
-- Compiling architecture implementation of axi_sg_rd_status_cntl
-- Compiling entity axi_sg_scc
-- Compiling architecture implementation of axi_sg_scc
-- Compiling entity axi_sg_wr_demux
-- Compiling architecture implementation of axi_sg_wr_demux
-- Compiling entity axi_sg_scc_wr
-- Compiling architecture implementation of axi_sg_scc_wr
-- Loading entity axi_sg_wr_demux
-- Compiling entity axi_sg_skid2mm_buf
-- Compiling architecture implementation of axi_sg_skid2mm_buf
-- Compiling entity axi_sg_wrdata_cntl
-- Compiling architecture implementation of axi_sg_wrdata_cntl
-- Compiling entity axi_sg_wr_status_cntl
-- Compiling architecture implementation of axi_sg_wr_status_cntl
-- Compiling entity axi_sg_skid_buf
-- Compiling architecture implementation of axi_sg_skid_buf
-- Loading entity axi_sg_reset
-- Loading entity axi_sg_cmd_status
-- Loading entity axi_sg_scc
-- Loading entity axi_sg_addr_cntl
-- Loading entity axi_sg_rddata_cntl
-- Loading entity axi_sg_rd_status_cntl
-- Loading entity axi_sg_skid_buf
-- Compiling entity axi_sg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_scc_wr
-- Loading entity axi_sg_wrdata_cntl
-- Loading entity axi_sg_wr_status_cntl
-- Loading entity axi_sg_skid2mm_buf
-- Compiling entity axi_sg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_sg_s2mm_basic_wrap
-- Loading entity axi_sg_mm2s_basic_wrap
-- Loading entity axi_sg_s2mm_basic_wrap
-- Compiling entity axi_sg_datamover
-- Compiling architecture implementation of axi_sg_datamover
-- Loading package axi_sg_pkg
-- Compiling entity axi_sg_ftch_sm
-- Compiling architecture implementation of axi_sg_ftch_sm
-- Compiling entity axi_sg_ftch_pntr
-- Compiling architecture implementation of axi_sg_ftch_pntr
-- Compiling entity axi_sg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_ftch_mngr
-- Compiling architecture implementation of axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_sm
-- Loading entity axi_sg_ftch_pntr
-- Loading entity axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_cntrl_strm
-- Compiling architecture implementation of axi_sg_cntrl_strm
-- Loading entity cdc_sync
-- Compiling entity axi_sg_ftch_queue
-- Compiling architecture implementation of axi_sg_ftch_queue
-- Loading entity axi_sg_cntrl_strm
-- Compiling entity axi_sg_ftch_noqueue
-- Compiling architecture implementation of axi_sg_ftch_noqueue
-- Compiling entity axi_sg_ftch_q_mngr
-- Compiling architecture implementation of axi_sg_ftch_q_mngr
-- Loading entity axi_sg_ftch_queue
-- Loading entity axi_sg_ftch_noqueue
-- Compiling entity axi_sg_updt_cmdsts_if
-- Compiling architecture implementation of axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_sm
-- Compiling architecture implementation of axi_sg_updt_sm
-- Compiling entity axi_sg_updt_mngr
-- Compiling architecture implementation of axi_sg_updt_mngr
-- Loading entity axi_sg_updt_sm
-- Loading entity axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_queue
-- Compiling architecture implementation of axi_sg_updt_queue
-- Compiling entity axi_sg_updt_noqueue
-- Compiling architecture implementation of axi_sg_updt_noqueue
-- Compiling entity axi_sg_updt_q_mngr
-- Compiling architecture implementation of axi_sg_updt_q_mngr
-- Loading entity axi_sg_updt_queue
-- Loading entity axi_sg_updt_noqueue
-- Compiling entity axi_sg_intrpt
-- Compiling architecture implementation of axi_sg_intrpt
-- Compiling entity axi_sg
-- Compiling architecture implementation of axi_sg
-- Loading entity axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_q_mngr
-- Loading entity axi_sg_updt_mngr
-- Loading entity axi_sg_updt_q_mngr
-- Loading entity axi_sg_intrpt
-- Loading entity axi_sg_datamover
End time: 10:50:21 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_sg_v4_1_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 58.43 % complete

Compiling vhdl library 'axi_cdma_v4_1_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_cdma_v4_1_29)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:23 on May 15,2024
vcom -93 -work axi_cdma_v4_1_29 -f F:\FPGA\vivadoModelsimLib/axi_cdma_v4_1_29/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_cdma_pkg
-- Compiling package body axi_cdma_pkg
-- Loading package axi_cdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_cdma_pkg
-- Compiling entity axi_cdma_pulse_gen
-- Compiling architecture implementation of axi_cdma_pulse_gen
-- Loading entity cdc_sync
-- Loading entity axi_cdma_pulse_gen
-- Compiling entity axi_cdma_reset
-- Compiling architecture implementation of axi_cdma_reset
-- Compiling entity axi_cdma_lite_if
-- Compiling architecture implementation of axi_cdma_lite_if
-- Compiling entity axi_cdma_register
-- Compiling architecture implementation of axi_cdma_register
-- Loading entity axi_cdma_lite_if
-- Loading entity axi_cdma_register
-- Compiling entity axi_cdma_reg_module
-- Compiling architecture implementation of axi_cdma_reg_module
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Compiling entity axi_cdma_sfifo_autord
-- Compiling architecture imp of axi_cdma_sfifo_autord
-- Loading entity srl_fifo_f
-- Loading entity axi_cdma_sfifo_autord
-- Compiling entity axi_cdma_sf
-- Compiling architecture implementation of axi_cdma_sf
-- Compiling entity axi_cdma_simple_cntlr
-- Compiling architecture implementation of axi_cdma_simple_cntlr
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity async_fifo_fg
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
-- Loading entity axi_cdma_reset
-- Loading entity axi_cdma_reg_module
-- Loading entity axi_cdma_simple_cntlr
-- Loading entity axi_cdma_sf
-- Compiling entity axi_cdma_simple_wrap
-- Compiling architecture implementation of axi_cdma_simple_wrap
-- Compiling entity axi_cdma_sg_cntlr
-- Compiling architecture implementation of axi_cdma_sg_cntlr
-- Loading package axi_sg_pkg
-- Loading entity axi_sg
-- Loading entity axi_cdma_sg_cntlr
-- Compiling entity axi_cdma_sg_wrap
-- Compiling architecture implementation of axi_cdma_sg_wrap
-- Loading entity axi_cdma_simple_wrap
-- Loading entity axi_cdma_sg_wrap
-- Compiling entity axi_cdma
-- Compiling architecture implementation of axi_cdma
End time: 10:50:24 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_cdma_v4_1_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 58.63 % complete

Compiling verilog library 'axi_clock_converter_v2_1_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_clock_converter_v2_1_28)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:26 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_clock_converter_v2_1_28 -f F:\FPGA\vivadoModelsimLib/axi_clock_converter_v2_1_28/.cxl.ver.ip.cmf 
-- Compiling module axi_clock_converter_v2_1_28_axic_sync_clock_converter
-- Compiling module axi_clock_converter_v2_1_28_axic_sample_cycle_ratio
-- Compiling module axi_clock_converter_v2_1_28_lite_async
-- Compiling module axi_clock_converter_v2_1_28_axi_clock_converter

Top level modules:
	axi_clock_converter_v2_1_28_axi_clock_converter
End time: 10:50:26 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_clock_converter_v2_1_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 58.84 % complete

Compiling verilog library 'axi_data_fifo_v2_1_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_data_fifo_v2_1_28)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:29 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_data_fifo_v2_1_28 -f F:\FPGA\vivadoModelsimLib/axi_data_fifo_v2_1_28/.cxl.ver.ip.cmf 
-- Compiling module axi_data_fifo_v2_1_28_axic_fifo
-- Compiling module axi_data_fifo_v2_1_28_fifo_gen
-- Compiling module axi_data_fifo_v2_1_28_axic_srl_fifo
-- Compiling module axi_data_fifo_v2_1_28_axic_reg_srl_fifo
-- Compiling module axi_data_fifo_v2_1_28_ndeep_srl
-- Compiling module axi_data_fifo_v2_1_28_axi_data_fifo

Top level modules:
	axi_data_fifo_v2_1_28_axic_fifo
	axi_data_fifo_v2_1_28_axic_srl_fifo
	axi_data_fifo_v2_1_28_axic_reg_srl_fifo
	axi_data_fifo_v2_1_28_axi_data_fifo
End time: 10:50:29 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_data_fifo_v2_1_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.04 % complete

Compiling verilog library 'axi_register_slice_v2_1_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_register_slice_v2_1_29)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:32 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_register_slice_v2_1_29 -f F:\FPGA\vivadoModelsimLib/axi_register_slice_v2_1_29/.cxl.ver.ip.cmf 
-- Compiling module axi_register_slice_v2_1_29_test_master
-- Compiling module axi_register_slice_v2_1_29_test_slave
-- Compiling module axi_register_slice_v2_1_29_tdm_sample
-- Compiling module axi_register_slice_v2_1_29_auto_slr
-- Compiling module axi_register_slice_v2_1_29_auto_src
-- Compiling module axi_register_slice_v2_1_29_auto_dest
-- Compiling module axi_register_slice_v2_1_29_srl_rtl
-- Compiling module axi_register_slice_v2_1_29_axic_register_slice
-- Compiling module axi_register_slice_v2_1_29_multi_slr
-- Compiling module axi_register_slice_v2_1_29_middle_region_slr
-- Compiling module axi_register_slice_v2_1_29_source_region_slr
-- Compiling module axi_register_slice_v2_1_29_dest_region_slr
-- Compiling module axi_register_slice_v2_1_29_single_slr
-- Compiling module axi_register_slice_v2_1_29_axic_reg_srl_fifo
-- Compiling module axi_register_slice_v2_1_29_axi_register_slice

Top level modules:
	axi_register_slice_v2_1_29_axi_register_slice
End time: 10:50:32 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_register_slice_v2_1_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.24 % complete

Compiling verilog library 'axi_crossbar_v2_1_30'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_crossbar_v2_1_30)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:35 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_crossbar_v2_1_30 -f F:\FPGA\vivadoModelsimLib/axi_crossbar_v2_1_30/.cxl.ver.ip.cmf 
-- Compiling module axi_crossbar_v2_1_30_addr_arbiter_sasd
-- Compiling module axi_crossbar_v2_1_30_addr_arbiter
-- Compiling module axi_crossbar_v2_1_30_addr_decoder
-- Compiling module axi_crossbar_v2_1_30_arbiter_resp
-- Compiling module axi_crossbar_v2_1_30_crossbar_sasd
-- Compiling module axi_crossbar_v2_1_30_crossbar
-- Compiling module axi_crossbar_v2_1_30_decerr_slave
-- Compiling module axi_crossbar_v2_1_30_si_transactor
-- Compiling module axi_crossbar_v2_1_30_splitter
-- Compiling module axi_crossbar_v2_1_30_wdata_mux
-- Compiling module axi_crossbar_v2_1_30_wdata_router
-- Compiling module axi_crossbar_v2_1_30_axi_crossbar

Top level modules:
	axi_crossbar_v2_1_30_axi_crossbar
End time: 10:50:35 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_crossbar_v2_1_30)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.44 % complete

Compiling verilog library 'axi_dbg_hub'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_dbg_hub)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:38 on May 15,2024
vlog -L axi_dbg_hub "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work axi_dbg_hub -f F:\FPGA\vivadoModelsimLib/axi_dbg_hub/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:50:39 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_dbg_hub)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.64 % complete

Compiling vhdl library 'axi_dma_v7_1_30'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_dma_v7_1_30)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:41 on May 15,2024
vcom -93 -work axi_dma_v7_1_30 -f F:\FPGA\vivadoModelsimLib/axi_dma_v7_1_30/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_dma_pkg
-- Compiling package body axi_dma_pkg
-- Loading package axi_dma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_dma_pkg
-- Compiling entity axi_dma_reset
-- Compiling architecture implementation of axi_dma_reset
-- Loading entity cdc_sync
-- Compiling entity axi_dma_rst_module
-- Compiling architecture implementation of axi_dma_rst_module
-- Loading entity axi_dma_reset
-- Compiling entity axi_dma_lite_if
-- Compiling architecture implementation of axi_dma_lite_if
-- Compiling entity axi_dma_register
-- Compiling architecture implementation of axi_dma_register
-- Compiling entity axi_dma_register_s2mm
-- Compiling architecture implementation of axi_dma_register_s2mm
-- Compiling entity axi_dma_reg_module
-- Compiling architecture implementation of axi_dma_reg_module
-- Loading entity axi_dma_lite_if
-- Loading entity axi_dma_register
-- Loading entity axi_dma_register_s2mm
-- Compiling entity axi_dma_skid_buf
-- Compiling architecture implementation of axi_dma_skid_buf
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_dma_afifo_autord
-- Compiling architecture imp of axi_dma_afifo_autord
-- Compiling entity axi_dma_s2mm
-- Compiling architecture implementation of axi_dma_s2mm
-- Compiling entity axi_dma_sofeof_gen
-- Compiling architecture implementation of axi_dma_sofeof_gen
-- Compiling entity axi_dma_smple_sm
-- Compiling architecture implementation of axi_dma_smple_sm
-- Loading entity srl_fifo_f
-- Compiling entity axi_dma_mm2s_sg_if
-- Compiling architecture implementation of axi_dma_mm2s_sg_if
-- Compiling entity axi_dma_mm2s_sm
-- Compiling architecture implementation of axi_dma_mm2s_sm
-- Compiling entity axi_dma_mm2s_cmdsts_if
-- Compiling architecture implementation of axi_dma_mm2s_cmdsts_if
-- Compiling entity axi_dma_mm2s_sts_mngr
-- Compiling architecture implementation of axi_dma_mm2s_sts_mngr
-- Compiling entity axi_dma_mm2s_cntrl_strm
-- Compiling architecture implementation of axi_dma_mm2s_cntrl_strm
-- Loading entity sync_fifo_fg
-- Loading entity axi_dma_skid_buf
-- Loading entity axi_dma_afifo_autord
-- Compiling entity axi_dma_mm2s_mngr
-- Compiling architecture implementation of axi_dma_mm2s_mngr
-- Loading entity axi_dma_mm2s_sm
-- Loading entity axi_dma_mm2s_sg_if
-- Loading entity axi_dma_smple_sm
-- Loading entity axi_dma_mm2s_cmdsts_if
-- Loading entity axi_dma_mm2s_sts_mngr
-- Compiling entity axi_dma_s2mm_sg_if
-- Compiling architecture implementation of axi_dma_s2mm_sg_if
-- Compiling entity axi_dma_s2mm_sm
-- Compiling architecture implementation of axi_dma_s2mm_sm
-- Compiling entity axi_dma_s2mm_cmdsts_if
-- Compiling architecture implementation of axi_dma_s2mm_cmdsts_if
-- Compiling entity axi_dma_s2mm_sts_mngr
-- Compiling architecture implementation of axi_dma_s2mm_sts_mngr
-- Compiling entity axi_dma_s2mm_sts_strm
-- Compiling architecture implementation of axi_dma_s2mm_sts_strm
-- Compiling entity axi_dma_s2mm_mngr
-- Compiling architecture implementation of axi_dma_s2mm_mngr
-- Loading entity axi_dma_s2mm_sm
-- Loading entity axi_dma_s2mm_sg_if
-- Loading entity axi_dma_s2mm_cmdsts_if
-- Loading entity axi_dma_s2mm_sts_mngr
-- Loading entity axi_dma_s2mm_sts_strm
-- Compiling entity axi_dma_cmd_split
-- Compiling architecture implementation of axi_dma_cmd_split
-- Compiling entity axi_dma
-- Compiling architecture implementation of axi_dma
-- Loading entity axi_dma_rst_module
-- Loading entity axi_dma_reg_module
-- Loading package axi_sg_pkg
-- Loading entity axi_sg
-- Loading entity axi_dma_mm2s_mngr
-- Loading entity axi_dma_sofeof_gen
-- Loading entity axi_dma_s2mm_mngr
-- Loading entity axi_dma_s2mm
-- Loading entity axi_dma_cmd_split
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
End time: 10:50:43 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_dma_v7_1_30)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 59.84 % complete

Compiling verilog library 'axi_protocol_converter_v2_1_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_converter_v2_1_29)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:45 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_protocol_converter_v2_1_29 -f F:\FPGA\vivadoModelsimLib/axi_protocol_converter_v2_1_29/.cxl.ver.ip.cmf 
-- Compiling module axi_protocol_converter_v2_1_29_a_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_29_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_29_axilite_conv
-- Compiling module axi_protocol_converter_v2_1_29_r_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_29_w_axi3_conv
-- Compiling module axi_protocol_converter_v2_1_29_b_downsizer
-- Compiling module axi_protocol_converter_v2_1_29_decerr_slave
-- Compiling module axi_protocol_converter_v2_1_29_b2s_simple_fifo
-- Compiling module axi_protocol_converter_v2_1_29_b2s_wrap_cmd
-- Compiling module axi_protocol_converter_v2_1_29_b2s_incr_cmd
-- Compiling module axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm
-- Compiling module axi_protocol_converter_v2_1_29_b2s_cmd_translator
-- Compiling module axi_protocol_converter_v2_1_29_b2s_b_channel
-- Compiling module axi_protocol_converter_v2_1_29_b2s_r_channel
-- Compiling module axi_protocol_converter_v2_1_29_b2s_aw_channel
-- Compiling module axi_protocol_converter_v2_1_29_b2s_ar_channel
-- Compiling module axi_protocol_converter_v2_1_29_b2s
-- Compiling module axi_protocol_converter_v2_1_29_axi_protocol_converter

Top level modules:
	axi_protocol_converter_v2_1_29_axi_protocol_converter
End time: 10:50:45 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_converter_v2_1_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.04 % complete

Compiling verilog library 'axi_dwidth_converter_v2_1_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_dwidth_converter_v2_1_29)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:48 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_dwidth_converter_v2_1_29 -f F:\FPGA\vivadoModelsimLib/axi_dwidth_converter_v2_1_29/.cxl.ver.ip.cmf 
-- Compiling module axi_dwidth_converter_v2_1_29_a_downsizer
-- Compiling module axi_dwidth_converter_v2_1_29_b_downsizer
-- Compiling module axi_dwidth_converter_v2_1_29_r_downsizer
-- Compiling module axi_dwidth_converter_v2_1_29_w_downsizer
-- Compiling module axi_dwidth_converter_v2_1_29_axi_downsizer
-- Compiling module axi_dwidth_converter_v2_1_29_axi4lite_downsizer
-- Compiling module axi_dwidth_converter_v2_1_29_axi4lite_upsizer
-- Compiling module axi_dwidth_converter_v2_1_29_a_upsizer
-- Compiling module axi_dwidth_converter_v2_1_29_r_upsizer
-- Compiling module axi_dwidth_converter_v2_1_29_w_upsizer
-- Compiling module axi_dwidth_converter_v2_1_29_w_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_29_r_upsizer_pktfifo
-- Compiling module axi_dwidth_converter_v2_1_29_axi_upsizer
-- Compiling module axi_dwidth_converter_v2_1_29_top

Top level modules:
	axi_dwidth_converter_v2_1_29_top
End time: 10:50:48 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_dwidth_converter_v2_1_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.24 % complete

Compiling vhdl library 'axi_emc_v3_0_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_emc_v3_0_29)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:51 on May 15,2024
vcom -93 -work axi_emc_v3_0_29 -f F:\FPGA\vivadoModelsimLib/axi_emc_v3_0_29/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package emc_pkg
-- Compiling package body emc_pkg
-- Loading package emc_pkg
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_emc_addr_gen
-- Compiling architecture imp of axi_emc_addr_gen
-- Loading package emc_pkg
-- Compiling entity axi_emc_address_decode
-- Compiling architecture imp of axi_emc_address_decode
-- Loading entity pselect_f
-- Compiling entity axi_emc_native_interface
-- Compiling architecture imp of axi_emc_native_interface
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_emc_v3_0\hdl\axi_emc_v3_0_vh_rfs.vhd(2480): (vcom-1445) Duplicate signal "single_transfer_cmb" found in sensitivity list.
-- Loading entity axi_emc_addr_gen
-- Loading entity axi_emc_address_decode
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity counter_f
-- Compiling entity startup_wrapper
-- Compiling architecture startup_arch of startup_wrapper
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity axi_emc
-- Compiling architecture imp of axi_emc
-- Loading entity axi_emc_native_interface
-- Loading entity EMC
-- Loading entity startup_wrapper
End time: 10:50:52 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_emc_v3_0_29)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 60.44 % complete

Compiling vhdl library 'axi_epc_v2_0_32'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_epc_v2_0_32)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:54 on May 15,2024
vcom -93 -work axi_epc_v2_0_32 -f F:\FPGA\vivadoModelsimLib/axi_epc_v2_0_32/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity async_statemachine
-- Compiling architecture imp of async_statemachine
-- Loading entity ld_arith_reg
-- Compiling entity async_counters
-- Compiling architecture imp of async_counters
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Compiling entity sync_cntl
-- Compiling architecture imp of sync_cntl
-- Compiling entity ipic_if_decode
-- Compiling architecture imp of ipic_if_decode
-- Compiling entity data_steer
-- Compiling architecture imp of data_steer
-- Loading entity async_statemachine
-- Loading entity async_counters
-- Compiling entity async_cntl
-- Compiling architecture imp of async_cntl
-- Compiling entity address_gen
-- Compiling architecture imp of address_gen
-- Compiling entity access_mux
-- Compiling architecture imp of access_mux
-- Compiling entity epc_core
-- Compiling architecture imp of epc_core
-- Loading entity ipic_if_decode
-- Loading entity sync_cntl
-- Loading entity async_cntl
-- Loading entity address_gen
-- Loading entity data_steer
-- Loading entity access_mux
-- Compiling entity axi_epc
-- Compiling architecture imp of axi_epc
-- Loading entity axi_lite_ipif
-- Loading entity epc_core
End time: 10:50:55 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_epc_v2_0_32)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.64 % complete

Compiling verilog library 'axi_epu_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_epu_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:50:57 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_epu_v1_0_2 -f F:\FPGA\vivadoModelsimLib/axi_epu_v1_0_2/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:50:57 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_epu_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.84 % complete

Compiling vhdl library 'lib_bmg_v1_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lib_bmg_v1_0_16)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:00 on May 15,2024
vcom -93 -work lib_bmg_v1_0_16 -f F:\FPGA\vivadoModelsimLib/lib_bmg_v1_0_16/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package VCOMPONENTS
-- Compiling entity blk_mem_gen_wrapper
-- Compiling architecture implementation of blk_mem_gen_wrapper
-- Loading package vl_types
-- Loading entity blk_mem_gen_v8_4_7
End time: 10:51:00 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:lib_bmg_v1_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.04 % complete

Compiling vhdl library 'axi_ethernetlite_v3_0_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernetlite_v3_0_28)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:03 on May 15,2024
vcom -93 -work axi_ethernetlite_v3_0_28 -f F:\FPGA\vivadoModelsimLib/axi_ethernetlite_v3_0_28/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ld_arith_reg
-- Loading package NUMERIC_STD
-- Compiling architecture imp of ld_arith_reg
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package mac_pkg
-- Compiling package body mac_pkg
-- Loading package mac_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package mac_pkg
-- Compiling entity lfsr16
-- Compiling architecture imp of lfsr16
-- Compiling entity defer_state
-- Compiling architecture implementation of defer_state
-- Compiling entity crcnibshiftreg
-- Compiling architecture implementation of crcnibshiftreg
-- Compiling entity cntr5bit
-- Compiling architecture implementation of cntr5bit
-- Compiling entity tx_statemachine
-- Compiling architecture implementation of tx_statemachine
-- Loading entity cntr5bit
-- Compiling entity tx_intrfce
-- Compiling architecture implementation of tx_intrfce
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading entity cdc_sync
-- Compiling entity rx_statemachine
-- Compiling architecture imp of rx_statemachine
-- Compiling entity rx_intrfce
-- Compiling architecture implementation of rx_intrfce
-- Compiling entity ram16x4
-- Compiling architecture imp of ram16x4
-- Compiling entity msh_cnt
-- Compiling architecture imp of msh_cnt
-- Compiling entity deferral
-- Compiling architecture implementation of deferral
-- Loading entity defer_state
-- Compiling entity crcgentx
-- Compiling architecture arch1 of crcgentx
-- Loading entity crcnibshiftreg
-- Compiling entity crcgenrx
-- Compiling architecture arch1 of crcgenrx
-- Compiling entity bocntr
-- Compiling architecture implementation of bocntr
-- Loading entity lfsr16
-- Compiling entity transmit
-- Compiling architecture imp of transmit
-- Loading entity crcgentx
-- Loading entity tx_intrfce
-- Loading entity mux_onehot_f
-- Loading entity ld_arith_reg
-- Loading entity tx_statemachine
-- Loading entity deferral
-- Loading entity msh_cnt
-- Loading entity bocntr
-- Compiling entity receive
-- Compiling architecture imp of receive
-- Loading entity rx_statemachine
-- Loading entity rx_intrfce
-- Loading entity crcgenrx
-- Compiling entity MacAddrRAM
-- Compiling architecture imp of MacAddrRAM
-- Loading entity ram16x4
-- Compiling entity mdio_if
-- Compiling architecture imp of mdio_if
-- Compiling entity emac_dpram
-- Compiling architecture imp of emac_dpram
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity emac
-- Compiling architecture imp of emac
-- Loading entity receive
-- Loading entity transmit
-- Loading entity MacAddrRAM
-- Compiling entity xemac
-- Compiling architecture imp of xemac
-- Loading entity emac
-- Loading entity emac_dpram
-- Loading entity mdio_if
-- Compiling entity axi_interface
-- Compiling architecture rtl of axi_interface
-- Loading entity axi_interface
-- Compiling entity axi_ethernetlite
-- Compiling architecture imp of axi_ethernetlite
-- Loading entity xemac
End time: 10:51:04 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernetlite_v3_0_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.24 % complete

Compiling vhdl library 'axi_ethernet_buffer_v2_0_24'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernet_buffer_v2_0_24)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:06 on May 15,2024
vcom -93 -work axi_ethernet_buffer_v2_0_24 -f F:\FPGA\vivadoModelsimLib/axi_ethernet_buffer_v2_0_24/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:51:07 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_ethernet_buffer_v2_0_24)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.45 % complete

Compiling vhdl library 'axi_fifo_mm_s_v4_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_fifo_mm_s_v4_3_1)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:09 on May 15,2024
vcom -93 -work axi_fifo_mm_s_v4_3_1 -f F:\FPGA\vivadoModelsimLib/axi_fifo_mm_s_v4_3_1/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package axi_fifo_mm_s_pkg
-- Compiling package body axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Loading package axi_fifo_mm_s_pkg
-- Compiling entity axi_write_fsm
-- Compiling architecture axi_write_fsm_arch of axi_write_fsm
-- Compiling entity axi_write_wrapper
-- Compiling architecture axi_write_wrap_arch of axi_write_wrapper
-- Loading entity axi_write_fsm
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_read_fsm
-- Compiling architecture axi_read_fsm_arch of axi_read_fsm
-- Compiling entity axi_read_wrapper
-- Compiling architecture axi_read_wrapper_arch of axi_read_wrapper
-- Loading entity axi_read_fsm
-- Compiling entity axi_wrapper
-- Compiling architecture amd of axi_wrapper
-- Loading entity axi_write_wrapper
-- Loading entity axi_read_wrapper
-- Loading package NUMERIC_STD
-- Loading package VCOMPONENTS
-- Compiling entity axis_fg
-- Compiling architecture structure of axis_fg
-- Loading package lib_pkg
-- Loading package ipif_pkg
-- Compiling entity fifo
-- Compiling architecture structure of fifo
-- Loading entity axis_fg
-- Compiling entity ipic2axi_s
-- Compiling architecture beh of ipic2axi_s
-- Loading entity fifo
-- Compiling entity axi_fifo_mm_s
-- Compiling architecture structure of axi_fifo_mm_s
-- Loading entity axi_lite_ipif
-- Loading entity axi_wrapper
-- Loading entity ipic2axi_s
End time: 10:51:10 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_fifo_mm_s_v4_3_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.65 % complete

Compiling verilog library 'axi_firewall_v1_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_firewall_v1_1_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:12 on May 15,2024
vlog -L smartconnect_v1_0 -L axi_firewall_v1_1_8 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work axi_firewall_v1_1_8 -f F:\FPGA\vivadoModelsimLib/axi_firewall_v1_1_8/.cxl.sv.ip.cmf 
-- Compiling module axi_firewall_v1_1_8_checks_mi
-- Compiling module axi_firewall_v1_1_8_checks_si
-- Compiling package axi_firewall_v1_1_vl_rfs_sv_unit
-- Compiling module axi_firewall_v1_1_8_threadcam
-- Compiling module axi_firewall_v1_1_8_top

Top level modules:
	axi_firewall_v1_1_8_top
End time: 10:51:13 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_firewall_v1_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 61.85 % complete

Compiling verilog library 'axi_firewall_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_firewall_v1_2_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:16 on May 15,2024
vlog -L smartconnect_v1_0 -L axi_firewall_v1_2_4 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work axi_firewall_v1_2_4 -f F:\FPGA\vivadoModelsimLib/axi_firewall_v1_2_4/.cxl.sv.ip.cmf 
-- Compiling module axi_firewall_v1_2_4_checks_mi
-- Compiling module axi_firewall_v1_2_4_checks_si
-- Compiling package axi_firewall_v1_2_vl_rfs_sv_unit
-- Compiling module axi_firewall_v1_2_4_threadcam
-- Compiling module axi_firewall_v1_2_4_top

Top level modules:
	axi_firewall_v1_2_4_top
End time: 10:51:16 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_firewall_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.05 % complete

Compiling vhdl library 'interrupt_control_v3_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:interrupt_control_v3_1_5)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:19 on May 15,2024
vcom -93 -work interrupt_control_v3_1_5 -f F:\FPGA\vivadoModelsimLib/interrupt_control_v3_1_5/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Compiling entity interrupt_control
-- Compiling architecture implementation of interrupt_control
End time: 10:51:19 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:interrupt_control_v3_1_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.25 % complete

Compiling vhdl library 'axi_gpio_v2_0_31'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_gpio_v2_0_31)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:22 on May 15,2024
vcom -93 -work axi_gpio_v2_0_31 -f F:\FPGA\vivadoModelsimLib/axi_gpio_v2_0_31/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity GPIO_Core
-- Compiling architecture IMP of GPIO_Core
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Compiling entity axi_gpio
-- Compiling architecture imp of axi_gpio
-- Loading entity axi_lite_ipif
-- Loading entity interrupt_control
-- Loading entity GPIO_Core
End time: 10:51:22 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_gpio_v2_0_31)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.45 % complete

Compiling vhdl library 'axi_hbicap_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_hbicap_v1_0_6)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:25 on May 15,2024
vcom -93 -work axi_hbicap_v1_0_6 -f F:\FPGA\vivadoModelsimLib/axi_hbicap_v1_0_6/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:51:26 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_hbicap_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.65 % complete

Compiling vhdl library 'axi_hwicap_v3_0_33'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_hwicap_v3_0_33)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:28 on May 15,2024
vcom -93 -work axi_hwicap_v3_0_33 -f F:\FPGA\vivadoModelsimLib/axi_hwicap_v3_0_33/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading package lib_pkg
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity cdc_sync
-- Loading package ipif_pkg
-- Compiling entity icap_statemachine
-- Compiling architecture imp of icap_statemachine
-- Compiling entity icap_statemachine_shared
-- Compiling architecture imp of icap_statemachine_shared
-- Compiling entity hwicap
-- Compiling architecture imp of hwicap
-- Loading entity ipic_if
-- Loading entity icap_statemachine
-- Compiling entity hwicap_shared
-- Compiling architecture imp of hwicap_shared
-- Loading entity icap_statemachine_shared
-- Loading entity axi_lite_ipif
-- Loading entity interrupt_control
-- Loading entity hwicap
-- Compiling entity axi_hwicap
-- Compiling architecture implementation of axi_hwicap
-- Loading entity hwicap_shared
End time: 10:51:29 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_hwicap_v3_0_33)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 62.85 % complete

Compiling vhdl library 'axi_iic_v2_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_iic_v2_1_5)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:31 on May 15,2024
vcom -93 -work axi_iic_v2_1_5 -f F:\FPGA\vivadoModelsimLib/axi_iic_v2_1_5/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity soft_reset
-- Compiling architecture implementation of soft_reset
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture RTL of upcnt_n
-- Compiling entity shift8
-- Compiling architecture RTL of shift8
-- Compiling package iic_pkg
-- Compiling package body iic_pkg
-- Loading package iic_pkg
-- Compiling entity debounce
-- Compiling architecture RTL of debounce
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package iic_pkg
-- Compiling entity reg_interface
-- Compiling architecture RTL of reg_interface
-- Loading entity upcnt_n
-- Loading entity shift8
-- Compiling entity iic_control
-- Compiling architecture RTL of iic_control
-- Loading entity debounce
-- Compiling entity filter
-- Compiling architecture RTL of filter
-- Compiling entity dynamic_master
-- Compiling architecture RTL of dynamic_master
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity axi_ipif_ssp1
-- Compiling architecture RTL of axi_ipif_ssp1
-- Loading entity interrupt_control
-- Loading entity soft_reset
-- Compiling entity iic
-- Compiling architecture RTL of iic
-- Loading entity axi_ipif_ssp1
-- Loading entity reg_interface
-- Loading entity filter
-- Loading entity iic_control
-- Loading entity SRL_FIFO
-- Loading entity dynamic_master
-- Compiling entity axi_iic
-- Compiling architecture RTL of axi_iic
-- Loading entity iic
End time: 10:51:32 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_iic_v2_1_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.05 % complete

Compiling vhdl library 'axi_intc_v4_1_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_intc_v4_1_18)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:34 on May 15,2024
vcom -93 -work axi_intc_v4_1_18 -f F:\FPGA\vivadoModelsimLib/axi_intc_v4_1_18/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity double_synchronizer
-- Compiling architecture RTL of double_synchronizer
-- Compiling entity shared_ram_ivar
-- Compiling architecture byte_data_ram_a of shared_ram_ivar
-- Compiling entity pulse_synchronizer
-- Compiling architecture RTL of pulse_synchronizer
-- Loading entity double_synchronizer
-- Loading package MATH_REAL
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity intc_core
-- Compiling architecture imp of intc_core
-- Loading entity pulse_synchronizer
-- Loading entity shared_ram_ivar
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity intc_core
-- Compiling entity axi_intc
-- Compiling architecture imp of axi_intc
End time: 10:51:35 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_intc_v4_1_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.25 % complete

Compiling verilog library 'axi_interconnect_v1_7_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_interconnect_v1_7_22)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:37 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_interconnect_v1_7_22 -f F:\FPGA\vivadoModelsimLib/axi_interconnect_v1_7_22/.cxl.ver.ip.cmf 
-- Compiling module axi_interconnect_v1_7_22_a_axi3_conv
-- Compiling module axi_interconnect_v1_7_22_addr_arbiter_sasd
-- Compiling module axi_interconnect_v1_7_22_addr_arbiter
-- Compiling module axi_interconnect_v1_7_22_addr_decoder
-- Compiling module axi_interconnect_v1_7_22_a_downsizer
-- Compiling module axi_interconnect_v1_7_22_arbiter_resp
-- Compiling module axi_interconnect_v1_7_22_a_upsizer
-- Compiling module axi_interconnect_v1_7_22_axi3_conv
-- Compiling module axi_interconnect_v1_7_22_axic_fifo
-- Compiling module axi_interconnect_v1_7_22_axi_clock_converter
-- Compiling module axi_interconnect_v1_7_22_axic_register_slice
-- Compiling module axi_interconnect_v1_7_22_axic_reg_srl_fifo
-- Compiling module axi_interconnect_v1_7_22_axi_crossbar
-- Compiling module axi_interconnect_v1_7_22_axic_srl_fifo
-- Compiling module axi_interconnect_v1_7_22_axi_data_fifo
-- Compiling module axi_interconnect_v1_7_22_axi_downsizer
-- Compiling module axi_interconnect_v1_7_22_axilite_conv
-- Compiling module axi_interconnect_v1_7_22_axi_protocol_converter
-- Compiling module axi_interconnect_v1_7_22_axi_register_slice
-- Compiling module axi_interconnect_v1_7_22_axi_upsizer
-- Compiling module axi_interconnect_v1_7_22_b_downsizer
-- Compiling module axi_interconnect_v1_7_22_carry_and
-- Compiling module axi_interconnect_v1_7_22_carry_latch_and
-- Compiling module axi_interconnect_v1_7_22_carry_latch_or
-- Compiling module axi_interconnect_v1_7_22_carry_or
-- Compiling module axi_interconnect_v1_7_22_carry
-- Compiling module axi_interconnect_v1_7_22_command_fifo
-- Compiling module axi_interconnect_v1_7_22_comparator_mask_static
-- Compiling module axi_interconnect_v1_7_22_comparator_mask
-- Compiling module axi_interconnect_v1_7_22_comparator_sel_mask_static
-- Compiling module axi_interconnect_v1_7_22_comparator_sel_mask
-- Compiling module axi_interconnect_v1_7_22_comparator_sel_static
-- Compiling module axi_interconnect_v1_7_22_comparator_sel
-- Compiling module axi_interconnect_v1_7_22_comparator_static
-- Compiling module axi_interconnect_v1_7_22_comparator
-- Compiling module axi_interconnect_v1_7_22_converter_bank
-- Compiling module axi_interconnect_v1_7_22_crossbar_sasd
-- Compiling module axi_interconnect_v1_7_22_crossbar
-- Compiling module axi_interconnect_v1_7_22_data_fifo_bank
-- Compiling module axi_interconnect_v1_7_22_decerr_slave
-- Compiling module axi_interconnect_v1_7_22_fifo_gen
-- Compiling module axi_interconnect_v1_7_22_mux_enc
-- Compiling module axi_interconnect_v1_7_22_mux
-- Compiling module axi_interconnect_v1_7_22_ndeep_srl
-- Compiling module axi_interconnect_v1_7_22_nto1_mux
-- Compiling module axi_interconnect_v1_7_22_protocol_conv_bank
-- Compiling module axi_interconnect_v1_7_22_r_axi3_conv
-- Compiling module axi_interconnect_v1_7_22_r_downsizer
-- Compiling module axi_interconnect_v1_7_22_register_slice_bank
-- Compiling module axi_interconnect_v1_7_22_r_upsizer
-- Compiling module axi_interconnect_v1_7_22_si_transactor
-- Compiling module axi_interconnect_v1_7_22_splitter
-- Compiling module axi_interconnect_v1_7_22_w_axi3_conv
-- Compiling module axi_interconnect_v1_7_22_wdata_mux
-- Compiling module axi_interconnect_v1_7_22_wdata_router
-- Compiling module axi_interconnect_v1_7_22_w_downsizer
-- Compiling module axi_interconnect_v1_7_22_w_upsizer
-- Compiling module axi_interconnect_v1_7_22_axic_sample_cycle_ratio
-- Compiling module axi_interconnect_v1_7_22_axic_sync_clock_converter
-- Compiling module axi_interconnect_v1_7_22_axi_interconnect
-- Compiling module axi_interconnect_v1_7_22_top

Top level modules:
	axi_interconnect_v1_7_22_carry
	axi_interconnect_v1_7_22_comparator_mask_static
	axi_interconnect_v1_7_22_comparator_mask
	axi_interconnect_v1_7_22_comparator_sel_mask_static
	axi_interconnect_v1_7_22_comparator_sel_mask
	axi_interconnect_v1_7_22_top
End time: 10:51:37 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_interconnect_v1_7_22)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.45 % complete

Compiling vhdl library 'axi_master_burst_v2_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_master_burst_v2_0_8)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:40 on May 15,2024
vcom -93 -work axi_master_burst_v2_0_8 -f F:\FPGA\vivadoModelsimLib/axi_master_burst_v2_0_8/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity axi_master_burst_wr_demux
-- Compiling architecture implementation of axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_strb_gen
-- Compiling architecture implementation of axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_rdmux
-- Compiling architecture implementation of axi_master_burst_rdmux
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Compiling entity axi_master_burst_fifo
-- Compiling architecture imp of axi_master_burst_fifo
-- Loading entity axi_master_burst_fifo
-- Compiling entity axi_master_burst_wr_status_cntl
-- Compiling architecture implementation of axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_strb_gen
-- Compiling entity axi_master_burst_wrdata_cntl
-- Compiling architecture implementation of axi_master_burst_wrdata_cntl
-- Compiling entity axi_master_burst_stbs_set
-- Compiling architecture implementation of axi_master_burst_stbs_set
-- Compiling entity axi_master_burst_skid_buf
-- Compiling architecture implementation of axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Compiling entity axi_master_burst_skid2mm_buf
-- Compiling architecture implementation of axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_status_cntl
-- Compiling architecture implementation of axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_rdmux
-- Compiling entity axi_master_burst_rddata_cntl
-- Compiling architecture implementation of axi_master_burst_rddata_cntl
-- Compiling entity axi_master_burst_pcc
-- Compiling architecture implementation of axi_master_burst_pcc
-- Compiling entity axi_master_burst_first_stb_offset
-- Compiling architecture implementation of axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_addr_cntl
-- Compiling architecture implementation of axi_master_burst_addr_cntl
-- Compiling entity axi_master_burst_wr_llink
-- Compiling architecture implementation of axi_master_burst_wr_llink
-- Compiling entity axi_master_burst_reset
-- Compiling architecture implementation of axi_master_burst_reset
-- Loading entity axi_master_burst_pcc
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_skid2mm_buf
-- Compiling entity axi_master_burst_rd_wr_cntlr
-- Compiling architecture implementation of axi_master_burst_rd_wr_cntlr
-- Compiling entity axi_master_burst_rd_llink
-- Compiling architecture implementation of axi_master_burst_rd_llink
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Compiling entity axi_master_burst_cmd_status
-- Compiling architecture implementation of axi_master_burst_cmd_status
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Compiling entity axi_master_burst
-- Compiling architecture implementation of axi_master_burst
End time: 10:51:40 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_master_burst_v2_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.65 % complete

Compiling vhdl library 'axi_msg_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_msg_v1_0_10)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:43 on May 15,2024
vcom -93 -work axi_msg_v1_0_10 -f F:\FPGA\vivadoModelsimLib/axi_msg_v1_0_10/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_msg_pkg
-- Compiling package body axi_msg_pkg
-- Loading package axi_msg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_msg_pkg
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity axi_msg_bmg_ctrl
-- Compiling architecture implementation of axi_msg_bmg_ctrl
-- Compiling entity axi_msg_bmg
-- Compiling architecture blk_mem_gen_0_arch of axi_msg_bmg
-- Compiling entity axi_msg_reset
-- Compiling architecture implementation of axi_msg_reset
-- Compiling entity axi_msg_sfifo_autord
-- Compiling architecture imp of axi_msg_sfifo_autord
-- Loading entity async_fifo_fg
-- Compiling entity axi_msg_afifo_autord
-- Compiling architecture imp of axi_msg_afifo_autord
-- Loading entity srl_fifo_f
-- Loading entity axi_msg_sfifo_autord
-- Loading entity axi_msg_afifo_autord
-- Compiling entity axi_msg_fifo
-- Compiling architecture imp of axi_msg_fifo
-- Loading entity axi_msg_fifo
-- Compiling entity axi_msg_cmd_status
-- Compiling architecture implementation of axi_msg_cmd_status
-- Compiling entity axi_msg_rdmux
-- Compiling architecture implementation of axi_msg_rdmux
-- Compiling entity axi_msg_addr_cntl
-- Compiling architecture implementation of axi_msg_addr_cntl
-- Loading entity axi_msg_rdmux
-- Compiling entity axi_msg_rddata_cntl
-- Compiling architecture implementation of axi_msg_rddata_cntl
-- Compiling entity axi_msg_rd_status_cntl
-- Compiling architecture implementation of axi_msg_rd_status_cntl
-- Compiling entity axi_msg_scc
-- Compiling architecture implementation of axi_msg_scc
-- Compiling entity axi_msg_wr_demux
-- Compiling architecture implementation of axi_msg_wr_demux
-- Compiling entity axi_msg_scc_wr
-- Compiling architecture implementation of axi_msg_scc_wr
-- Loading entity axi_msg_wr_demux
-- Compiling entity axi_msg_skid2mm_buf
-- Compiling architecture implementation of axi_msg_skid2mm_buf
-- Compiling entity axi_msg_wrdata_cntl
-- Compiling architecture implementation of axi_msg_wrdata_cntl
-- Compiling entity axi_msg_wr_status_cntl
-- Compiling architecture implementation of axi_msg_wr_status_cntl
-- Compiling entity axi_msg_skid_buf
-- Compiling architecture implementation of axi_msg_skid_buf
-- Loading entity axi_msg_reset
-- Loading entity axi_msg_cmd_status
-- Loading entity axi_msg_scc
-- Loading entity axi_msg_addr_cntl
-- Loading entity axi_msg_rddata_cntl
-- Loading entity axi_msg_rd_status_cntl
-- Loading entity axi_msg_skid_buf
-- Compiling entity axi_msg_mm2s_basic_wrap
-- Compiling architecture implementation of axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_scc_wr
-- Loading entity axi_msg_wrdata_cntl
-- Loading entity axi_msg_wr_status_cntl
-- Loading entity axi_msg_skid2mm_buf
-- Compiling entity axi_msg_s2mm_basic_wrap
-- Compiling architecture implementation of axi_msg_s2mm_basic_wrap
-- Loading entity axi_msg_mm2s_basic_wrap
-- Loading entity axi_msg_s2mm_basic_wrap
-- Compiling entity axi_msg_datamover
-- Compiling architecture implementation of axi_msg_datamover
-- Compiling entity axi_msg_ftch_sm
-- Compiling architecture implementation of axi_msg_ftch_sm
-- Compiling entity axi_msg_channel_pntr
-- Compiling architecture implementation of axi_msg_channel_pntr
-- Compiling entity axi_msg_ftch_pntr
-- Compiling architecture implementation of axi_msg_ftch_pntr
-- Loading entity axi_msg_channel_pntr
-- Compiling entity axi_msg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_msg_ftch_cmdsts_if
-- Compiling entity axi_msg_ftch_mngr
-- Compiling architecture implementation of axi_msg_ftch_mngr
-- Loading entity axi_msg_ftch_sm
-- Loading entity axi_msg_ftch_pntr
-- Loading entity axi_msg_ftch_cmdsts_if
-- Compiling entity axi_msg_cntrl_strm
-- Compiling architecture implementation of axi_msg_cntrl_strm
-- Loading entity cdc_sync
-- Compiling entity axi_msg_ftch_fifo
-- Compiling architecture implementation of axi_msg_ftch_fifo
-- Loading entity axi_msg_bmg_ctrl
-- Compiling entity axi_msg_ftch_queue
-- Compiling architecture implementation of axi_msg_ftch_queue
-- Loading entity axi_msg_bmg
-- Loading entity axi_msg_ftch_fifo
-- Compiling entity axi_msg_ftch_q_mngr
-- Compiling architecture implementation of axi_msg_ftch_q_mngr
-- Loading entity axi_msg_ftch_queue
-- Compiling entity axi_msg_updt_cmdsts_if
-- Compiling architecture implementation of axi_msg_updt_cmdsts_if
-- Compiling entity axi_msg_updt_sm
-- Compiling architecture implementation of axi_msg_updt_sm
-- Compiling entity axi_msg_updt_mngr
-- Compiling architecture implementation of axi_msg_updt_mngr
-- Loading entity axi_msg_updt_sm
-- Loading entity axi_msg_updt_cmdsts_if
-- Compiling entity axi_msg_updt_queue
-- Compiling architecture implementation of axi_msg_updt_queue
-- Compiling entity axi_msg_updt_q_mngr
-- Compiling architecture implementation of axi_msg_updt_q_mngr
-- Loading entity axi_msg_updt_queue
-- Compiling entity axi_msg_intrpt
-- Compiling architecture implementation of axi_msg_intrpt
-- Compiling entity axi_msg
-- Compiling architecture implementation of axi_msg
-- Loading entity axi_msg_ftch_mngr
-- Loading entity axi_msg_ftch_q_mngr
-- Loading entity axi_msg_updt_mngr
-- Loading entity axi_msg_updt_q_mngr
-- Loading entity axi_msg_intrpt
-- Loading entity axi_msg_datamover
End time: 10:51:44 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_msg_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.86 % complete

Compiling vhdl library 'axi_mcdma_v1_1_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_mcdma_v1_1_10)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:46 on May 15,2024
vcom -93 -work axi_mcdma_v1_1_10 -f F:\FPGA\vivadoModelsimLib/axi_mcdma_v1_1_10/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling package axi_mcdma_pkg
-- Compiling package body axi_mcdma_pkg
-- Loading package axi_mcdma_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_mcdma_pkg
-- Compiling entity axi_mcdma_reset
-- Compiling architecture implementation of axi_mcdma_reset
-- Loading entity cdc_sync
-- Compiling entity axi_mcdma_rst_module
-- Compiling architecture implementation of axi_mcdma_rst_module
-- Loading entity axi_mcdma_reset
-- Compiling entity axi_mcdma_lite_if
-- Compiling architecture implementation of axi_mcdma_lite_if
-- Compiling entity axi_mcdma_register
-- Compiling architecture implementation of axi_mcdma_register
-- Compiling entity axi_mcdma_common_register
-- Compiling architecture implementation of axi_mcdma_common_register
-- Compiling entity axi_mcdma_s2mm_common_register
-- Compiling architecture implementation of axi_mcdma_s2mm_common_register
-- Compiling entity axi_mcdma_mm2s_common_register
-- Compiling architecture implementation of axi_mcdma_mm2s_common_register
-- Compiling entity axi_mcdma_read_mux
-- Compiling architecture implementation of axi_mcdma_read_mux
-- Compiling entity axi_mcdma_reg_module
-- Compiling architecture implementation of axi_mcdma_reg_module
-- Loading entity axi_mcdma_lite_if
-- Loading entity axi_mcdma_common_register
-- Loading entity axi_mcdma_read_mux
-- Loading entity axi_mcdma_mm2s_common_register
-- Loading entity axi_mcdma_register
-- Loading entity axi_mcdma_s2mm_common_register
-- Compiling entity axi_mcdma_skid_buf
-- Compiling architecture implementation of axi_mcdma_skid_buf
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_mcdma_afifo_autord
-- Compiling architecture imp of axi_mcdma_afifo_autord
-- Compiling entity axi_mcdma_pkt_drop
-- Compiling architecture implementation of axi_mcdma_pkt_drop
-- Compiling entity axi_mcdma_s2mm_tdest
-- Compiling architecture implementation of axi_mcdma_s2mm_tdest
-- Loading entity axi_mcdma_pkt_drop
-- Compiling entity axi_mcdma_sofeof_gen
-- Compiling architecture implementation of axi_mcdma_sofeof_gen
-- Loading entity axi_mcdma_afifo_autord
-- Compiling entity axi_mcdma_smple_sm
-- Compiling architecture implementation of axi_mcdma_smple_sm
-- Compiling entity axi_mcdma_mm2s_tdest
-- Compiling architecture implementation of axi_mcdma_mm2s_tdest
-- Loading entity sync_fifo_fg
-- Compiling entity axi_mcdma_mm2s_priority
-- Compiling architecture implementation of axi_mcdma_mm2s_priority
-- Compiling entity axi_mcdma_mm2s_wrr
-- Compiling architecture implementation of axi_mcdma_mm2s_wrr
-- Loading entity srl_fifo_f
-- Compiling entity axi_mcdma_mm2s_sg_if
-- Compiling architecture implementation of axi_mcdma_mm2s_sg_if
-- Compiling entity axi_mcdma_mm2s_sm
-- Compiling architecture implementation of axi_mcdma_mm2s_sm
-- Compiling entity axi_mcdma_mm2s_cmdsts_if
-- Compiling architecture implementation of axi_mcdma_mm2s_cmdsts_if
-- Compiling entity axi_mcdma_mm2s_sts_mngr
-- Compiling architecture implementation of axi_mcdma_mm2s_sts_mngr
-- Compiling entity axi_mcdma_mm2s_cntrl_strm
-- Compiling architecture implementation of axi_mcdma_mm2s_cntrl_strm
-- Loading entity axi_mcdma_skid_buf
-- Compiling entity axi_mcdma_mm2s_mngr
-- Compiling architecture implementation of axi_mcdma_mm2s_mngr
-- Loading entity axi_mcdma_mm2s_wrr
-- Loading entity axi_mcdma_mm2s_priority
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_mcdma_v1_1\hdl\axi_mcdma_v1_1_vh_rfs.vhd(17923): (vcom-1445) Duplicate signal "tid_to_fifo_fp" found in sensitivity list.
-- Loading entity axi_mcdma_mm2s_tdest
-- Loading entity axi_mcdma_mm2s_sm
-- Loading entity axi_mcdma_mm2s_sg_if
-- Loading entity axi_mcdma_mm2s_cmdsts_if
-- Loading entity axi_mcdma_mm2s_sts_mngr
-- Loading entity axi_mcdma_mm2s_cntrl_strm
-- Compiling entity axi_mcdma_stbs_set
-- Compiling architecture implementation of axi_mcdma_stbs_set
-- Compiling entity axi_mcdma_s2mm_sg_if
-- Compiling architecture implementation of axi_mcdma_s2mm_sg_if
-- Compiling entity axi_mcdma_s2mm_sm
-- Compiling architecture implementation of axi_mcdma_s2mm_sm
-- Compiling entity axi_mcdma_s2mm_cmdsts_if
-- Compiling architecture implementation of axi_mcdma_s2mm_cmdsts_if
-- Compiling entity axi_mcdma_s2mm_sts_mngr
-- Compiling architecture implementation of axi_mcdma_s2mm_sts_mngr
-- Compiling entity axi_mcdma_s2mm_sts_strm
-- Compiling architecture implementation of axi_mcdma_s2mm_sts_strm
-- Compiling entity axi_mcdma_s2mm_mngr
-- Compiling architecture implementation of axi_mcdma_s2mm_mngr
-- Loading entity axi_mcdma_s2mm_sm
-- Loading entity axi_mcdma_s2mm_sg_if
-- Loading entity axi_mcdma_s2mm_cmdsts_if
-- Loading entity axi_mcdma_s2mm_sts_mngr
-- Loading entity axi_mcdma_s2mm_sts_strm
-- Compiling entity axi_mcdma_cmd_split
-- Compiling architecture implementation of axi_mcdma_cmd_split
-- Compiling entity axi_mcdma
-- Compiling architecture implementation of axi_mcdma
-- Loading entity axi_mcdma_rst_module
-- Loading entity axi_mcdma_reg_module
-- Loading package axi_msg_pkg
-- Loading entity axi_msg
-- Loading entity axi_mcdma_mm2s_mngr
-- Loading entity axi_mcdma_sofeof_gen
-- Loading entity axi_mcdma_s2mm_mngr
-- Loading entity axi_mcdma_s2mm_tdest
-- Loading entity axi_mcdma_stbs_set
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
End time: 10:51:47 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_mcdma_v1_1_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 64.06 % complete

Compiling verilog library 'axi_memory_init_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_memory_init_v1_0_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:49 on May 15,2024
vlog -L smartconnect_v1_0 -L axi_memory_init_v1_0_10 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work axi_memory_init_v1_0_10 -f F:\FPGA\vivadoModelsimLib/axi_memory_init_v1_0_10/.cxl.sv.ip.cmf 
-- Compiling module axi_memory_init_v1_0_10_top

Top level modules:
	axi_memory_init_v1_0_10_top
End time: 10:51:49 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_memory_init_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.26 % complete

Compiling verilog library 'axi_mm2s_mapper_v1_1_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_mm2s_mapper_v1_1_28)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:52 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_mm2s_mapper_v1_1_28 -f F:\FPGA\vivadoModelsimLib/axi_mm2s_mapper_v1_1_28/.cxl.ver.ip.cmf 
-- Compiling module axi_mm2s_mapper_v1_1_28_stream_expander
-- Compiling module axi_mm2s_mapper_v1_1_28_stream_encapsulator
-- Compiling module axi_mm2s_mapper_v1_1_28_transaction_counter
-- Compiling module axi_mm2s_mapper_v1_1_28_top

Top level modules:
	axi_mm2s_mapper_v1_1_28_top
End time: 10:51:52 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_mm2s_mapper_v1_1_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.46 % complete

Compiling verilog library 'axi_mmu_v2_1_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_mmu_v2_1_27)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:55 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_mmu_v2_1_27 -f F:\FPGA\vivadoModelsimLib/axi_mmu_v2_1_27/.cxl.ver.ip.cmf 
-- Compiling module axi_mmu_v2_1_27_addr_decoder
-- Compiling module axi_mmu_v2_1_27_decerr_slave
-- Compiling module axi_mmu_v2_1_27_top

Top level modules:
	axi_mmu_v2_1_27_top
End time: 10:51:55 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_mmu_v2_1_27)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 64.66 % complete

Compiling vhdl library 'axi_pcie_v2_9_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_pcie_v2_9_10)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:51:58 on May 15,2024
vcom -93 -work axi_pcie_v2_9_10 -f F:\FPGA\vivadoModelsimLib/axi_pcie_v2_9_10/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity axi_enhanced_pcie
-- Compiling architecture structure of axi_enhanced_pcie
-- Compiling package axi_pcie_mm_s_pkg
-- Loading package axi_pcie_mm_s_pkg
-- Compiling entity axi_mm_masterbridge_rd
-- Compiling architecture behavioral of axi_mm_masterbridge_rd
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(2731): Nonresolved signal 'rddatasmsig' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(3072):Process axi_wr_master_data
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(3077)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(2995):Process axi_wr_master_data
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(3000)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(2921):Process axi_wr_master_data
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(2926)
-- Compiling entity axi_mm_masterbridge_wr
-- Compiling architecture behavioral of axi_mm_masterbridge_wr
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(3448): Nonresolved signal 'wrdatasmsig' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(3748):Process axi_wr_master_data
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(3755)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(3644):Process axi_wr_master_data
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(3651)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(3585):Process axi_wr_master_data
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(3592)
-- Compiling entity array_arith
-- Compiling architecture rtl of array_arith
-- Compiling entity axi_s_masterbridge_rd
-- Compiling architecture behavioral of axi_s_masterbridge_rd
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(4269): Nonresolved signal 'rdreqsmsig' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(6474):Process rd_master_ingress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(6487)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(5383):Process rd_master_ingress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(5396)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(4479):Process rd_master_ingress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(4492)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(4279): Nonresolved signal 'cpltlpsmsig' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(7219):Process cpl_master_egress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(7224)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(6147):Process cpl_master_egress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(6152)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(5101):Process cpl_master_egress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(5105)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(4287): Nonresolved signal 'cplndtlpsmsig' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(7113):Process cplnd_master_egress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(7117)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(6047):Process cplnd_master_egress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(6051)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(4974):Process cplnd_master_egress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(4978)
-- Compiling entity axi_s_masterbridge_wr
-- Compiling architecture behavioral of axi_s_masterbridge_wr
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(8156): Nonresolved signal 'wrreqsmsig' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(8762):Process wr_master_ingress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(8776)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(8421):Process wr_master_ingress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(8435)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(8184):Process wr_master_ingress
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd(8198)
-- Loading package VCOMPONENTS
-- Loading entity sync_fifo_fg
-- Loading package lib_pkg
-- Compiling entity axi_mm_s_masterbridge_rd
-- Compiling architecture behavioral of axi_mm_s_masterbridge_rd
-- Loading entity axi_s_masterbridge_rd
-- Loading entity axi_mm_masterbridge_rd
-- Compiling entity axi_mm_s_masterbridge_wr
-- Compiling architecture behavioral of axi_mm_s_masterbridge_wr
-- Loading entity axi_s_masterbridge_wr
-- Loading entity axi_mm_masterbridge_wr
-- Compiling entity axi_mm_s_masterbridge
-- Compiling architecture behavioral of axi_mm_s_masterbridge
-- Loading entity axi_mm_s_masterbridge_wr
-- Loading entity axi_mm_s_masterbridge_rd
-- Compiling entity register_block
-- Compiling architecture structure of register_block
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity slave_read_cpl_tlp
-- Compiling architecture structure of slave_read_cpl_tlp
-- Compiling entity slave_read_req_tlp
-- Compiling architecture structure of slave_read_req_tlp
-- Compiling entity slave_write_req_tlp
-- Compiling architecture structure of slave_write_req_tlp
-- Compiling entity axi_slave_read
-- Compiling architecture structure of axi_slave_read
-- Compiling entity axi_slave_write
-- Compiling architecture structure of axi_slave_write
-- Compiling entity slave_bridge
-- Compiling architecture structure of slave_bridge
-- Loading entity axi_slave_write
-- Loading entity axi_slave_read
-- Loading entity slave_write_req_tlp
-- Loading entity slave_read_req_tlp
-- Loading entity slave_read_cpl_tlp
-- Compiling entity axi_pcie_mm_s
-- Compiling architecture structure of axi_pcie_mm_s
-- Loading entity register_block
-- Loading entity axi_mm_s_masterbridge
-- Loading entity slave_bridge
-- Compiling package axi_pcie_msi_irq_pkg
-- Compiling entity axi_pcie_msi_irq
-- Compiling architecture behavior of axi_pcie_msi_irq
-- Compiling entity axi_pcie
-- Compiling architecture structure of axi_pcie
-- Loading entity axi_pcie_mm_s
-- Loading entity axi_enhanced_pcie
End time: 10:51:59 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 6

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_pcie_v2_9_10)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 64.86 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/axi_pcie_v2_9_10".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_pcie_v2_9_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie_v2_9_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:01 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_pcie_v2_9_10 -f F:\FPGA\vivadoModelsimLib/axi_pcie_v2_9_10/.cxl.ver.ip.cmf 
-- Compiling module axi_pcie_v2_9_10_a_upsizer
-- Compiling module axi_pcie_v2_9_10_address_decoder
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_cfg
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_cfg_block_bridge
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_cfg_event_handler
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_cfg_gen_sink
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_cfg_slave
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_rx
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_rx_demux
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_rx_destraddler
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_rx_null_gen
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_rx_pipeline
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_top
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_tx
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_tx_arbiter
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_tx_pipeline
-- Compiling module axi_pcie_v2_9_10_axi_enhanced_tx_port_mux
-- Compiling module axi_pcie_v2_9_10_axi_lite_ipif
-- Compiling module axi_pcie_v2_9_10_axi_pcie_enhanced_core_top
-- Compiling module axi_pcie_v2_9_10_axi_register_slice
-- Compiling module axi_pcie_v2_9_10_axi_upsizer
-- Compiling module axi_pcie_v2_9_10_axic_register_slice
-- Compiling module axi_pcie_v2_9_10_carry_and
-- Compiling module axi_pcie_v2_9_10_carry_latch_and
-- Compiling module axi_pcie_v2_9_10_carry_latch_or
-- Compiling module axi_pcie_v2_9_10_carry_or
-- Compiling module axi_pcie_v2_9_10_command_fifo
-- Compiling module axi_pcie_v2_9_10_comparator
-- Compiling module axi_pcie_v2_9_10_comparator_sel
-- Compiling module axi_pcie_v2_9_10_comparator_sel_static
-- Compiling module axi_pcie_v2_9_10_enhanced_core_top_wrap
-- Compiling module axi_pcie_v2_9_10_fifo
-- Compiling module axi_pcie_v2_9_10_GTPA1_DUAL_WRAPPER
-- Compiling module axi_pcie_v2_9_10_GTPA1_DUAL_WRAPPER_TILE
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_gt_rx_valid_filter_7x
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_gt_top
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v1_6_gt_top_ies
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_gt_wrapper
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_gtx_cpllpd_ovrd
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v1_6_gt_wrapper_ies
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_gtp_pipe_rate
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_gtp_pipe_drp
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_gtp_pipe_reset
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pcie_7x
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pcie_bram_7x
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pcie_bram_top_7x
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pcie_brams_7x
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pcie_pipe_lane
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pcie_pipe_misc
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pcie_pipe_pipeline
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pcie_top
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v1_6_pipe_clock_ies
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pipe_drp
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pipe_eq
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v1_6_pipe_eq_ies
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pipe_rate
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v1_6_pipe_rate_ies
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pipe_reset
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pipe_sync
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v1_6_pipe_sync_ies
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pipe_user
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v1_6_pipe_user_ies
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_pipe_wrapper
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v1_6_pipe_wrapper_ies
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v1_6_qpll_drp_ies
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_qpll_reset
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v1_6_qpll_wrapper_ies
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_rxeq_scan
-- Compiling module axi_pcie_v2_9_10_pselect_f
-- Compiling module axi_pcie_v2_9_10_r_upsizer
-- Compiling module axi_pcie_v2_9_10_slave_attachment
-- Compiling module axi_pcie_v2_9_10_w_upsizer
-- Compiling module axi_pcie_v2_9_10_pcie_7x_v2_0_2_sys_clk_gen_ps

Top level modules:
	axi_pcie_v2_9_10_axi_upsizer
	axi_pcie_v2_9_10_enhanced_core_top_wrap
	axi_pcie_v2_9_10_fifo
	axi_pcie_v2_9_10_GTPA1_DUAL_WRAPPER
	axi_pcie_v2_9_10_pcie_7x_v2_0_2_gt_top
	axi_pcie_v2_9_10_pcie_7x_v1_6_gt_top_ies
	axi_pcie_v2_9_10_pcie_7x_v2_0_2_pcie_top
	axi_pcie_v2_9_10_pcie_7x_v2_0_2_sys_clk_gen_ps
End time: 10:52:02 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_pcie_v2_9_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.06 % complete

Compiling verilog library 'axi_protocol_checker_v2_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_checker_v2_0_15)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:04 on May 15,2024
vlog -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_15 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work axi_protocol_checker_v2_0_15 -f F:\FPGA\vivadoModelsimLib/axi_protocol_checker_v2_0_15/.cxl.sv.ip.cmf 
-- Compiling module axi_protocol_checker_v2_0_15_axi4litepc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_15_axi4pc_asr_inline
-- Compiling module axi_protocol_checker_v2_0_15_core
-- Compiling module axi_protocol_checker_v2_0_15_syn_fifo
-- Compiling module axi_protocol_checker_v2_0_15_reporter
-- Compiling package axi_protocol_checker_v2_0_vl_rfs_sv_unit
-- Compiling module axi_protocol_checker_v2_0_15_threadcam
-- Compiling module axi_protocol_checker_v2_0_15_top

Top level modules:
	axi_protocol_checker_v2_0_15_top
End time: 10:52:05 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_protocol_checker_v2_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.26 % complete

Compiling vhdl library 'axi_quad_spi_v3_2_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_quad_spi_v3_2_28)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:08 on May 15,2024
vcom -93 -work axi_quad_spi_v3_2_28 -f F:\FPGA\vivadoModelsimLib/axi_quad_spi_v3_2_28/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package comp_defs
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity soft_reset
-- Compiling architecture implementation of soft_reset
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Loading entity cdc_sync
-- Compiling entity xip_cross_clk_sync
-- Compiling architecture imp of xip_cross_clk_sync
-- Compiling entity reset_sync_module
-- Compiling architecture imp of reset_sync_module
-- Compiling entity qspi_status_slave_sel_reg
-- Compiling architecture imp of qspi_status_slave_sel_reg
-- Compiling entity qspi_startup_block
-- Compiling architecture imp of qspi_startup_block
-- Loading package lib_pkg
-- Compiling entity qspi_receive_transmit_reg
-- Compiling architecture imp of qspi_receive_transmit_reg
-- Compiling entity qspi_occupancy_reg
-- Compiling architecture imp of qspi_occupancy_reg
-- Compiling entity qspi_mode_control_logic
-- Compiling architecture imp of qspi_mode_control_logic
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(3836): Nonresolved signal 'qspi_cntrl_ns' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(7704):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(7750)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(7396):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(7442)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(7088):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(7134)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(6807):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(6851)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(6539):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(6583)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(6259):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(6303)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(5981):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(6028)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(5757):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(5802)
-- Compiling entity qspi_mode_0_module
-- Compiling architecture imp of qspi_mode_0_module
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(8848): Nonresolved signal 'spi_cntrl_ps' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(9134):Process PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(9140)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(8987):Process PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(8993)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(8849): Nonresolved signal 'spi_cntrl_ns' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(9149):Process SPI_STATE_MACHINE_P
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(9170)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(9002):Process SPI_STATE_MACHINE_P
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(9020)
-- Loading package comp_defs
-- Compiling entity qspi_look_up_logic
-- Compiling architecture imp of qspi_look_up_logic
-- Loading package vl_types
-- Loading entity dist_mem_gen_v8_0_14
-- Compiling entity qspi_fifo_ifmodule
-- Compiling architecture imp of qspi_fifo_ifmodule
-- Compiling entity qspi_cntrl_reg
-- Compiling architecture imp of qspi_cntrl_reg
-- Compiling entity qspi_address_decoder
-- Compiling architecture imp of qspi_address_decoder
-- Loading entity pselect_f
-- Compiling entity qspi_dual_quad_mode
-- Compiling architecture work of qspi_dual_quad_mode
-- Loading entity qspi_startup_block
-- Compiling entity cross_clk_sync_fifo_1
-- Compiling architecture imp of cross_clk_sync_fifo_1
-- Compiling entity cross_clk_sync_fifo_0
-- Compiling architecture imp of cross_clk_sync_fifo_0
-- Compiling entity xip_status_reg
-- Compiling architecture imp of xip_status_reg
-- Compiling entity xip_cntrl_reg
-- Compiling architecture imp of xip_cntrl_reg
-- Loading entity srl_fifo_f
-- Compiling entity qspi_core_interface
-- Compiling architecture imp of qspi_core_interface
-- Loading entity reset_sync_module
-- Loading entity qspi_receive_transmit_reg
-- Loading entity cross_clk_sync_fifo_0
-- Loading entity cross_clk_sync_fifo_1
-- Loading entity counter_f
-- Loading entity qspi_fifo_ifmodule
-- Loading entity qspi_occupancy_reg
-- Loading entity qspi_mode_0_module
-- Loading entity qspi_look_up_logic
-- Loading entity qspi_mode_control_logic
-- Loading entity qspi_cntrl_reg
-- Loading entity qspi_status_slave_sel_reg
-- Loading entity soft_reset
-- Loading entity interrupt_control
-- Compiling entity axi_qspi_xip_if
-- Compiling architecture imp of axi_qspi_xip_if
-- Loading entity qspi_address_decoder
-- Loading entity xip_cross_clk_sync
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(22612): Nonresolved signal 'nm_wr_en_cntrl_ps' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29757):Process MX_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29763)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29250):Process NM_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29256)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28742):Process NM_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28748)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27948):Process MX_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27954)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27430):Process NM_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27436)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26912):Process NM_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26918)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26242):Process MX_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26248)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25786):Process SP_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25792)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25277):Process NM_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25283)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(22613): Nonresolved signal 'nm_wr_en_cntrl_ns' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29776):Process MX_WR_EN_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29798)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29269):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29291)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28761):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28783)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27967):Process MX_WR_EN_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27989)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27449):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27471)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26931):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26953)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26261):Process MX_WR_EN_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26283)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25805):Process SP_WR_EN_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25827)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25296):Process NM_WR_EN_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25318)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(22626): Nonresolved signal 'nm_sm_4_byte_addr_ps' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29819):Process MX_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29825)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29312):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29318)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28804):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28810)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28010):Process MX_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28016)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27492):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27498)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26974):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26980)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26304):Process MX_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26310)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25848):Process SP_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25854)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25339):Process NM_4_BYTE_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25345)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(22627): Nonresolved signal 'nm_sm_4_byte_addr_ns' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29843):Process MX_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29863)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29336):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(29356)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28828):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28848)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28034):Process MX_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28054)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27516):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27536)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26998):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(27018)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26328):Process MX_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26348)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25872):Process SP_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25892)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25363):Process NM_4_BYTE_ADDR_EN_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(25383)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(22673): Nonresolved signal 'qspi_cntrl_ns' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32932):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32991)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32630):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32689)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32329):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32388)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32026):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32082)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31753):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31804)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31481):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31532)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31209):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31260)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(30980):Process QSPI_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31032)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(22674): Nonresolved signal 'qspi_cntrl_ps' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32908):Process PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32914)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32606):Process PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32612)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32305):Process PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32311)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32002):Process PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(32008)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31729):Process PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31735)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31457):Process PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31463)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31185):Process PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(31191)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(30955):Process PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(30961)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(22681): Nonresolved signal 'wb_cntrl_ns' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28450):Process WB_DUAL_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28470)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26678):Process WB_DUAL_CNTRL_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26699)
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(22682): Nonresolved signal 'wb_cntrl_ps' may have multiple sources.
  Drivers:
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28434):Process WB_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(28440)
    F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26662):Process WB_PS_TO_NS_PROCESS
       Driven at:
          F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd(26668)
-- Compiling entity axi_qspi_enhanced_mode
-- Compiling architecture imp of axi_qspi_enhanced_mode
-- Compiling entity axi_quad_spi_top
-- Compiling architecture imp of axi_quad_spi_top
-- Loading entity qspi_core_interface
-- Loading entity axi_qspi_enhanced_mode
-- Loading entity xip_cntrl_reg
-- Loading entity xip_status_reg
-- Loading entity axi_qspi_xip_if
-- Compiling entity axi_quad_spi
-- Compiling architecture imp of axi_quad_spi
-- Loading entity axi_quad_spi_top
-- Loading entity qspi_dual_quad_mode
End time: 10:52:09 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 11

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_quad_spi_v3_2_28)
==============================================================================


compile_simlib: 0 error(s), 11 warning(s), 65.46 % complete

Compiling verilog library 'axi_sideband_util_v1_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_sideband_util_v1_0_13)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:11 on May 15,2024
vlog -L smartconnect_v1_0 -L axi_sideband_util_v1_0_13 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work axi_sideband_util_v1_0_13 -f F:\FPGA\vivadoModelsimLib/axi_sideband_util_v1_0_13/.cxl.sv.ip.cmf 
-- Compiling module axi_sideband_util_v1_0_13_top

Top level modules:
	axi_sideband_util_v1_0_13_top
End time: 10:52:11 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_sideband_util_v1_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.66 % complete

Compiling vhdl library 'axi_tft_v2_0_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_tft_v2_0_27)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:14 on May 15,2024
vcom -93 -work axi_tft_v2_0_27 -f F:\FPGA\vivadoModelsimLib/axi_tft_v2_0_27/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_master_burst_reset
-- Loading entity axi_master_burst_stbs_set
-- Loading entity axi_master_burst_first_stb_offset
-- Loading entity axi_master_burst_cmd_status
-- Loading entity axi_master_burst_strb_gen
-- Loading entity axi_master_burst_pcc
-- Loading package lib_pkg
-- Loading entity srl_fifo_f
-- Loading entity axi_master_burst_fifo
-- Loading entity axi_master_burst_addr_cntl
-- Loading entity axi_master_burst_rdmux
-- Loading entity axi_master_burst_rddata_cntl
-- Loading entity axi_master_burst_wrdata_cntl
-- Loading entity axi_master_burst_rd_status_cntl
-- Loading entity axi_master_burst_wr_status_cntl
-- Loading entity axi_master_burst_skid_buf
-- Loading entity axi_master_burst_wr_demux
-- Loading entity axi_master_burst_skid2mm_buf
-- Loading entity axi_master_burst_rd_wr_cntlr
-- Loading entity axi_master_burst_rd_llink
-- Loading entity axi_master_burst_wr_llink
-- Loading entity axi_master_burst
-- Compiling entity axi_tft
-- Compiling architecture imp of axi_tft
End time: 10:52:14 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_tft_v2_0_27)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 65.86 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/axi_tft_v2_0_27".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_tft_v2_0_27'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_tft_v2_0_27)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:17 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_tft_v2_0_27 -f F:\FPGA\vivadoModelsimLib/axi_tft_v2_0_27/.cxl.ver.ip.cmf 
-- Compiling module axi_tft_v2_0_27_iic_init
-- Compiling module axi_tft_v2_0_27_v_sync
-- Compiling module axi_tft_v2_0_27_tft_interface
-- Compiling module axi_tft_v2_0_27_slave_register
-- Compiling module axi_tft_v2_0_27_line_buffer
-- Compiling module axi_tft_v2_0_27_h_sync
-- Compiling module axi_tft_v2_0_27_tft_controller

Top level modules:
	axi_tft_v2_0_27_tft_controller
End time: 10:52:17 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_tft_v2_0_27)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.06 % complete

Compiling vhdl library 'axi_timebase_wdt_v3_0_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_timebase_wdt_v3_0_21)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:20 on May 15,2024
vcom -93 -work axi_timebase_wdt_v3_0_21 -f F:\FPGA\vivadoModelsimLib/axi_timebase_wdt_v3_0_21/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity window_wdt_counter
-- Compiling architecture wc_imp of window_wdt_counter
-- Compiling entity window_wdt_fail_cnt
-- Compiling architecture fc_imp of window_wdt_fail_cnt
-- Compiling entity timebase_wdt_core
-- Compiling architecture imp of timebase_wdt_core
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading package ipif_pkg
-- Compiling entity axi_timebase_wdt
-- Compiling architecture imp of axi_timebase_wdt
-- Loading entity timebase_wdt_core
-- Loading entity axi_lite_ipif
-- Compiling entity axi_window_wdt
-- Compiling architecture imp of axi_window_wdt
-- Loading entity window_wdt_counter
-- Loading entity window_wdt_fail_cnt
-- Compiling entity axi_timebase_wdt_top
-- Compiling architecture top_arch of axi_timebase_wdt_top
-- Loading entity axi_timebase_wdt
-- Loading entity axi_window_wdt
End time: 10:52:21 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_timebase_wdt_v3_0_21)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.27 % complete

Compiling vhdl library 'axi_timer_v2_0_31'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_timer_v2_0_31)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:23 on May 15,2024
vcom -93 -work axi_timer_v2_0_31 -f F:\FPGA\vivadoModelsimLib/axi_timer_v2_0_31/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity counter_f
-- Compiling architecture imp of counter_f
-- Compiling entity mux_onehot_f
-- Compiling architecture imp of mux_onehot_f
-- Compiling package TC_Types
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ipif_pkg
-- Loading package lib_pkg
-- Loading package TC_Types
-- Compiling entity timer_control
-- Compiling architecture imp of timer_control
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity count_module
-- Compiling architecture imp of count_module
-- Loading entity counter_f
-- Compiling entity tc_core
-- Compiling architecture imp of tc_core
-- Loading entity mux_onehot_f
-- Loading entity count_module
-- Loading entity timer_control
-- Compiling entity axi_timer
-- Compiling architecture imp of axi_timer
-- Loading entity tc_core
-- Loading entity axi_lite_ipif
End time: 10:52:24 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_timer_v2_0_31)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.47 % complete

Compiling vhdl library 'axi_traffic_gen_v3_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_traffic_gen_v3_0_15)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:26 on May 15,2024
vcom -93 -work axi_traffic_gen_v3_0_15 -f F:\FPGA\vivadoModelsimLib/axi_traffic_gen_v3_0_15/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity axi_traffic_gen_v3_0_15_bmg_wrap
-- Compiling architecture implementation of axi_traffic_gen_v3_0_15_bmg_wrap
-- Loading package VCOMPONENTS
-- Loading entity blk_mem_gen_wrapper
End time: 10:52:26 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_traffic_gen_v3_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.67 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/axi_traffic_gen_v3_0_15".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_traffic_gen_v3_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_traffic_gen_v3_0_15)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:29 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_traffic_gen_v3_0_15 -f F:\FPGA\vivadoModelsimLib/axi_traffic_gen_v3_0_15/.cxl.ver.ip.cmf 
-- Compiling module axi_traffic_gen_v3_0_15_asynch_rst_ff
-- Compiling module axi_traffic_gen_v3_0_15_slvram_v7
-- Compiling module axi_traffic_gen_v3_0_15_regslice
-- Compiling module axi_traffic_gen_v3_0_15_inferram
-- Compiling module axi_traffic_gen_v3_0_15_randgen
-- Compiling module axi_traffic_gen_v3_0_15_id_track
-- Compiling module axi_traffic_gen_v3_0_15_ex_fifo
-- Compiling module axi_traffic_gen_v3_0_15_cmdram
-- Compiling module axi_traffic_gen_v3_0_15_addrgen
-- Compiling module axi_traffic_gen_v3_0_15_s_w_channel
-- Compiling module axi_traffic_gen_v3_0_15_s_r_channel
-- Compiling module axi_traffic_gen_v3_0_15_sharedram_wrap
-- Compiling module axi_traffic_gen_v3_0_15_registers
-- Compiling module axi_traffic_gen_v3_0_15_paramram_wrap
-- Compiling module axi_traffic_gen_v3_0_15_paramram_64_wrap
-- Compiling module axi_traffic_gen_v3_0_15_addrram_wrap
-- Compiling module axi_traffic_gen_v3_0_15_m_w_channel
-- Compiling module axi_traffic_gen_v3_0_15_m_r_channel
-- Compiling module axi_traffic_gen_v3_0_15_cmdram_wrap
-- Compiling module axi_traffic_gen_v3_0_15_static_regblk
-- Compiling module axi_traffic_gen_v3_0_15_static_cmdgen
-- Compiling module axi_traffic_gen_v3_0_15_static_mrdwr
-- Compiling module axi_traffic_gen_v3_0_15_static_top
-- Compiling module axi_traffic_gen_v3_0_15_slave_only_top
-- Compiling module axi_traffic_gen_v3_0_15_basic_n_full_top
-- Compiling module axi_traffic_gen_v3_0_15_axis_fifo
-- Compiling module axi_traffic_gen_v3_0_15_streaming_top
-- Compiling module axi_traffic_gen_v3_0_15_systeminit_dmg
-- Compiling module axi_traffic_gen_v3_0_15_systeminit_mrdwr
-- Compiling module axi_traffic_gen_v3_0_15_systeminit_top
-- Compiling module axi_traffic_gen_v3_0_15_top

Top level modules:
	axi_traffic_gen_v3_0_15_top
End time: 10:52:29 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_traffic_gen_v3_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 66.87 % complete

Compiling vhdl library 'axi_uart16550_v2_0_31'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_uart16550_v2_0_31)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:32 on May 15,2024
vcom -93 -work axi_uart16550_v2_0_31 -f F:\FPGA\vivadoModelsimLib/axi_uart16550_v2_0_31/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity rx_fifo_control
-- Compiling architecture implementation of rx_fifo_control
-- Compiling entity xuart_tx_load_sm
-- Compiling architecture implementation of xuart_tx_load_sm
-- Loading package NUMERIC_STD
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Compiling entity tx_fifo_block
-- Compiling architecture implementation of tx_fifo_block
-- Compiling entity tx16550
-- Compiling architecture implementation of tx16550
-- Compiling entity rx_fifo_block
-- Compiling architecture implementation of rx_fifo_block
-- Loading entity rx_fifo_control
-- Compiling entity rx16550
-- Compiling architecture implementation of rx16550
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Compiling entity uart16550
-- Compiling architecture implementation of uart16550
-- Compiling entity ipic_if
-- Compiling architecture imp of ipic_if
-- Loading entity uart16550
-- Loading entity ipic_if
-- Compiling entity xuart
-- Compiling architecture imp of xuart
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity axi_uart16550
-- Compiling architecture rtl of axi_uart16550
End time: 10:52:33 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_uart16550_v2_0_31)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.07 % complete

Compiling vhdl library 'axi_uartlite_v2_0_33'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_uartlite_v2_0_33)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:35 on May 15,2024
vcom -93 -work axi_uartlite_v2_0_33 -f F:\FPGA\vivadoModelsimLib/axi_uartlite_v2_0_33/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity dynshreg_i_f
-- Compiling architecture behavioral of dynshreg_i_f
-- Loading entity srl_fifo_f
-- Compiling entity uartlite_tx
-- Compiling architecture RTL of uartlite_tx
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity uartlite_rx
-- Compiling architecture RTL of uartlite_rx
-- Compiling entity baudrate
-- Compiling architecture RTL of baudrate
-- Loading entity baudrate
-- Loading entity uartlite_rx
-- Loading entity uartlite_tx
-- Compiling entity uartlite_core
-- Compiling architecture RTL of uartlite_core
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity uartlite_core
-- Compiling entity axi_uartlite
-- Compiling architecture RTL of axi_uartlite
End time: 10:52:36 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_uartlite_v2_0_33)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.27 % complete

Compiling vhdl library 'axi_usb2_device_v5_0_30'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_usb2_device_v5_0_30)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:38 on May 15,2024
vcom -93 -work axi_usb2_device_v5_0_30 -f F:\FPGA\vivadoModelsimLib/axi_usb2_device_v5_0_30/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:52:39 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_usb2_device_v5_0_30)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.47 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/axi_usb2_device_v5_0_30".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_usb2_device_v5_0_30'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_usb2_device_v5_0_30)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:41 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_usb2_device_v5_0_30 -f F:\FPGA\vivadoModelsimLib/axi_usb2_device_v5_0_30/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:52:42 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_usb2_device_v5_0_30)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.67 % complete

Compiling vhdl library 'axi_utils_v2_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_utils_v2_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:45 on May 15,2024
vcom -93 -work axi_utils_v2_0_7 -f F:\FPGA\vivadoModelsimLib/axi_utils_v2_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:52:45 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_utils_v2_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 67.87 % complete

Compiling vhdl library 'axi_vdma_v6_3_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_vdma_v6_3_17)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:48 on May 15,2024
vcom -93 -work axi_vdma_v6_3_17 -f F:\FPGA\vivadoModelsimLib/axi_vdma_v6_3_17/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package axi_sg_pkg
-- Compiling package body axi_sg_pkg
-- Loading package axi_sg_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package axi_sg_pkg
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package lib_pkg
-- Compiling entity axi_sg_ftch_sm
-- Compiling architecture implementation of axi_sg_ftch_sm
-- Compiling entity axi_sg_ftch_pntr
-- Compiling architecture implementation of axi_sg_ftch_pntr
-- Compiling entity axi_sg_ftch_cmdsts_if
-- Compiling architecture implementation of axi_sg_ftch_cmdsts_if
-- Compiling entity axi_sg_ftch_mngr
-- Compiling architecture implementation of axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_sm
-- Loading entity axi_sg_ftch_pntr
-- Loading entity axi_sg_ftch_cmdsts_if
-- Loading package VCOMPONENTS
-- Loading entity async_fifo_fg
-- Compiling entity axi_sg_afifo_autord
-- Compiling architecture imp of axi_sg_afifo_autord
-- Loading entity sync_fifo_fg
-- Compiling entity axi_sg_ftch_queue
-- Compiling architecture implementation of axi_sg_ftch_queue
-- Loading entity axi_sg_afifo_autord
-- Compiling entity axi_sg_ftch_noqueue
-- Compiling architecture implementation of axi_sg_ftch_noqueue
-- Compiling entity axi_sg_ftch_q_mngr
-- Compiling architecture implementation of axi_sg_ftch_q_mngr
-- Loading entity axi_sg_ftch_queue
-- Loading entity axi_sg_ftch_noqueue
-- Compiling entity axi_sg_updt_cmdsts_if
-- Compiling architecture implementation of axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_sm
-- Compiling architecture implementation of axi_sg_updt_sm
-- Compiling entity axi_sg_updt_mngr
-- Compiling architecture implementation of axi_sg_updt_mngr
-- Loading entity axi_sg_updt_sm
-- Loading entity axi_sg_updt_cmdsts_if
-- Compiling entity axi_sg_updt_queue
-- Compiling architecture implementation of axi_sg_updt_queue
-- Compiling entity axi_sg_updt_noqueue
-- Compiling architecture implementation of axi_sg_updt_noqueue
-- Compiling entity axi_sg_updt_q_mngr
-- Compiling architecture implementation of axi_sg_updt_q_mngr
-- Loading entity axi_sg_updt_queue
-- Loading entity axi_sg_updt_noqueue
-- Compiling entity axi_sg_intrpt
-- Compiling architecture implementation of axi_sg_intrpt
-- Compiling entity axi_sg
-- Compiling architecture implementation of axi_sg
-- Loading entity axi_sg_ftch_mngr
-- Loading entity axi_sg_ftch_q_mngr
-- Loading entity axi_sg_updt_mngr
-- Loading entity axi_sg_updt_q_mngr
-- Loading entity axi_sg_intrpt
-- Loading entity axi_datamover_mm2s_omit_wrap
-- Loading entity axi_datamover_reset
-- Loading entity srl_fifo_f
-- Loading entity axi_datamover_sfifo_autord
-- Loading entity axi_datamover_afifo_autord
-- Loading entity axi_datamover_fifo
-- Loading entity axi_datamover_cmd_status
-- Loading entity axi_datamover_strb_gen2
-- Loading entity axi_datamover_pcc
-- Loading entity axi_datamover_addr_cntl
-- Loading entity axi_datamover_rdmux
-- Loading entity axi_datamover_rddata_cntl
-- Loading entity axi_datamover_rd_status_cntl
-- Loading entity axi_datamover_dre_mux8_1_x_n
-- Loading entity axi_datamover_dre_mux4_1_x_n
-- Loading entity axi_datamover_dre_mux2_1_x_n
-- Loading entity axi_datamover_mm2s_dre
-- Loading entity axi_datamover_rd_sf
-- Loading entity axi_datamover_skid_buf
-- Loading entity axi_datamover_mm2s_full_wrap
-- Loading entity axi_datamover_scc
-- Loading entity axi_datamover_mm2s_basic_wrap
-- Loading entity axi_datamover_s2mm_omit_wrap
-- Loading entity axi_datamover_ibttcc
-- Loading entity axi_datamover_stbs_set
-- Loading entity axi_datamover_stbs_set_nodre
-- Loading entity axi_datamover_indet_btt
-- Loading entity axi_datamover_s2mm_dre
-- Loading entity axi_datamover_ms_strb_set
-- Loading entity axi_datamover_mssai_skid_buf
-- Loading entity axi_datamover_slice
-- Loading entity axi_datamover_s2mm_scatter
-- Loading entity axi_datamover_s2mm_realign
-- Loading entity axi_datamover_wrdata_cntl
-- Loading entity axi_datamover_wr_status_cntl
-- Loading entity axi_datamover_wr_demux
-- Loading entity axi_datamover_skid2mm_buf
-- Loading entity axi_datamover_wr_sf
-- Loading entity axi_datamover_s2mm_full_wrap
-- Loading entity axi_datamover_s2mm_basic_wrap
-- Loading entity axi_datamover
-- Compiling package axi_vdma_pkg
-- Compiling package body axi_vdma_pkg
-- Loading package axi_vdma_pkg
-- Loading package axi_vdma_pkg
-- Compiling entity axi_vdma_cdc
-- Compiling architecture implementation of axi_vdma_cdc
-- Compiling entity axi_vdma_vid_cdc
-- Compiling architecture implementation of axi_vdma_vid_cdc
-- Loading entity cdc_sync
-- Compiling entity axi_vdma_sg_cdc
-- Compiling architecture implementation of axi_vdma_sg_cdc
-- Compiling entity axi_vdma_reset
-- Compiling architecture implementation of axi_vdma_reset
-- Compiling entity axi_vdma_rst_module
-- Compiling architecture implementation of axi_vdma_rst_module
-- Loading entity axi_vdma_reset
-- Compiling entity axi_vdma_lite_if
-- Compiling architecture implementation of axi_vdma_lite_if
-- Compiling entity axi_vdma_register
-- Compiling architecture implementation of axi_vdma_register
-- Compiling entity axi_vdma_regdirect
-- Compiling architecture implementation of axi_vdma_regdirect
-- Compiling entity axi_vdma_reg_mux
-- Compiling architecture implementation of axi_vdma_reg_mux
-- Compiling entity axi_vdma_reg_module
-- Compiling architecture implementation of axi_vdma_reg_module
-- Loading entity axi_vdma_register
-- Loading entity axi_vdma_regdirect
-- Loading entity axi_vdma_reg_mux
-- Compiling entity axi_vdma_reg_if
-- Compiling architecture implementation of axi_vdma_reg_if
-- Loading entity axi_vdma_lite_if
-- Compiling entity axi_vdma_intrpt
-- Compiling architecture implementation of axi_vdma_intrpt
-- Compiling entity axi_vdma_sof_gen
-- Compiling architecture implementation of axi_vdma_sof_gen
-- Compiling entity axi_vdma_skid_buf
-- Compiling architecture implementation of axi_vdma_skid_buf
-- Compiling entity axi_vdma_sfifo
-- Compiling architecture AMD of axi_vdma_sfifo
-- Compiling entity axi_vdma_sfifo_autord
-- Compiling architecture imp of axi_vdma_sfifo_autord
-- Compiling entity axi_vdma_afifo_builtin
-- Compiling architecture AMD of axi_vdma_afifo_builtin
-- Compiling entity axi_vdma_afifo
-- Compiling architecture AMD of axi_vdma_afifo
-- Compiling entity axi_vdma_afifo_autord
-- Compiling architecture imp of axi_vdma_afifo_autord
-- Compiling entity axi_vdma_mm2s_linebuf
-- Compiling architecture implementation of axi_vdma_mm2s_linebuf
-- Loading entity axi_vdma_sfifo
-- Loading entity axi_vdma_afifo
-- Loading entity axi_vdma_afifo_builtin
-- Loading entity axi_vdma_skid_buf
-- Compiling entity axi_vdma_s2mm_linebuf
-- Compiling architecture implementation of axi_vdma_s2mm_linebuf
-- Loading entity blk_mem_gen_wrapper
-- Compiling entity axi_vdma_blkmem
-- Compiling architecture implementation of axi_vdma_blkmem
-- Compiling entity axi_vdma_fsync_gen
-- Compiling architecture implementation of axi_vdma_fsync_gen
-- Compiling entity axi_vdma_vregister
-- Compiling architecture implementation of axi_vdma_vregister
-- Compiling entity axi_vdma_vregister_64
-- Compiling architecture implementation of axi_vdma_vregister_64
-- Compiling entity axi_vdma_sgregister
-- Compiling architecture implementation of axi_vdma_sgregister
-- Loading entity axi_vdma_blkmem
-- Compiling entity axi_vdma_vaddrreg_mux
-- Compiling architecture implementation of axi_vdma_vaddrreg_mux
-- Compiling entity axi_vdma_vaddrreg_mux_64
-- Compiling architecture implementation of axi_vdma_vaddrreg_mux_64
-- Compiling entity axi_vdma_vidreg_module
-- Compiling architecture implementation of axi_vdma_vidreg_module
-- Loading entity axi_vdma_sgregister
-- Loading entity axi_vdma_vregister
-- Loading entity axi_vdma_vaddrreg_mux
-- Compiling entity axi_vdma_vidreg_module_64
-- Compiling architecture implementation of axi_vdma_vidreg_module_64
-- Loading entity axi_vdma_vregister_64
-- Loading entity axi_vdma_vaddrreg_mux_64
-- Compiling entity axi_vdma_genlock_mux
-- Compiling architecture implementation of axi_vdma_genlock_mux
-- Compiling entity axi_vdma_greycoder
-- Compiling architecture implementation of axi_vdma_greycoder
-- Compiling entity axi_vdma_genlock_mngr
-- Compiling architecture implementation of axi_vdma_genlock_mngr
-- Loading entity axi_vdma_greycoder
-- Loading entity axi_vdma_genlock_mux
-- Compiling entity axi_vdma_sg_if
-- Compiling architecture implementation of axi_vdma_sg_if
-- Compiling entity axi_vdma_sm
-- Compiling architecture implementation of axi_vdma_sm
-- Compiling entity axi_vdma_cmdsts_if
-- Compiling architecture implementation of axi_vdma_cmdsts_if
-- Compiling entity axi_vdma_sts_mngr
-- Compiling architecture implementation of axi_vdma_sts_mngr
-- Compiling entity axi_vdma_mngr
-- Compiling architecture implementation of axi_vdma_mngr
-- Loading entity axi_vdma_sm
-- Loading entity axi_vdma_sg_if
-- Loading entity axi_vdma_cmdsts_if
-- Loading entity axi_vdma_sts_mngr
-- Loading entity axi_vdma_vidreg_module
-- Loading entity axi_vdma_genlock_mngr
-- Compiling entity axi_vdma_mngr_64
-- Compiling architecture implementation of axi_vdma_mngr_64
-- Loading entity axi_vdma_vidreg_module_64
-- Compiling entity axi_vdma_mm2s_axis_dwidth_converter
-- Compiling architecture implementation of axi_vdma_mm2s_axis_dwidth_converter
-- Compiling entity axi_vdma_s2mm_axis_dwidth_converter
-- Compiling architecture implementation of axi_vdma_s2mm_axis_dwidth_converter
-- Compiling entity axi_vdma
-- Compiling architecture implementation of axi_vdma
-- Loading entity axi_vdma_rst_module
-- Loading entity axi_vdma_reg_if
-- Loading entity axi_vdma_intrpt
-- Loading entity axi_sg
-- Loading entity axi_vdma_sg_cdc
-- Loading entity axi_vdma_mm2s_axis_dwidth_converter
-- Loading entity axi_vdma_reg_module
-- Loading entity axi_vdma_mngr
-- Loading entity axi_vdma_mngr_64
-- Loading entity axi_vdma_fsync_gen
-- Loading entity axi_vdma_vid_cdc
-- Loading entity axi_vdma_sof_gen
-- Loading entity axi_vdma_mm2s_linebuf
-- Loading entity axi_vdma_s2mm_axis_dwidth_converter
-- Loading entity axi_vdma_s2mm_linebuf
End time: 10:52:49 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_vdma_v6_3_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.07 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/axi_vdma_v6_3_17".
Errors: 0, Warnings: 1

Compiling verilog library 'axi_vdma_v6_3_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_vdma_v6_3_17)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:51 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work axi_vdma_v6_3_17 -f F:\FPGA\vivadoModelsimLib/axi_vdma_v6_3_17/.cxl.ver.ip.cmf 
-- Compiling module axi_vdma_v6_3_17_axis_infrastructure_v1_0_util_axis2vector
-- Compiling module axi_vdma_v6_3_17_axis_infrastructure_v1_0_util_vector2axis
-- Compiling module axi_vdma_v6_3_17_axis_register_slice_v1_0_axisc_register_slice
-- Compiling module axi_vdma_v6_3_17_axis_register_slice_v1_0_axis_register_slice
-- Compiling module axi_vdma_v6_3_17_axis_dwidth_converter_v1_0_axisc_upsizer
-- Compiling module axi_vdma_v6_3_17_axis_dwidth_converter_v1_0_axisc_downsizer
-- Compiling module axi_vdma_v6_3_17_axis_dwidth_converter_v1_0_axis_dwidth_converter

Top level modules:
	axi_vdma_v6_3_17_axis_dwidth_converter_v1_0_axis_dwidth_converter
End time: 10:52:51 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_vdma_v6_3_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.27 % complete

Compiling vhdl library 'xbip_pipe_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_pipe_v3_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:54 on May 15,2024
vcom -93 -work xbip_pipe_v3_0_7 -f F:\FPGA\vivadoModelsimLib/xbip_pipe_v3_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:52:55 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_pipe_v3_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.47 % complete

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_addsub_v3_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:52:57 on May 15,2024
vcom -93 -work xbip_dsp48_addsub_v3_0_7 -f F:\FPGA\vivadoModelsimLib/xbip_dsp48_addsub_v3_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:52:58 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_addsub_v3_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.67 % complete

Compiling vhdl library 'xbip_addsub_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_addsub_v3_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:01 on May 15,2024
vcom -93 -work xbip_addsub_v3_0_7 -f F:\FPGA\vivadoModelsimLib/xbip_addsub_v3_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:01 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_addsub_v3_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.88 % complete

Compiling vhdl library 'c_reg_fd_v12_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_reg_fd_v12_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:04 on May 15,2024
vcom -93 -work c_reg_fd_v12_0_7 -f F:\FPGA\vivadoModelsimLib/c_reg_fd_v12_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:04 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:c_reg_fd_v12_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.08 % complete

Compiling vhdl library 'c_addsub_v12_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_addsub_v12_0_16)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:07 on May 15,2024
vcom -93 -work c_addsub_v12_0_16 -f F:\FPGA\vivadoModelsimLib/c_addsub_v12_0_16/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:08 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:c_addsub_v12_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.28 % complete

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_31'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_vfifo_ctrl_v2_0_31)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:10 on May 15,2024
vcom -93 -work axi_vfifo_ctrl_v2_0_31 -f F:\FPGA\vivadoModelsimLib/axi_vfifo_ctrl_v2_0_31/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:11 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_vfifo_ctrl_v2_0_31)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.48 % complete

Compiling verilog library 'axi_vip_v1_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:axi_vip_v1_1_15)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:13 on May 15,2024
vlog -L axi_vip_v1_1_15 -L xilinx_vip "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work axi_vip_v1_1_15 -f F:\FPGA\vivadoModelsimLib/axi_vip_v1_1_15/.cxl.sv.ip.cmf 
-- Compiling module axi_vip_v1_1_15_top

Top level modules:
	axi_vip_v1_1_15_top
End time: 10:53:13 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:axi_vip_v1_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.68 % complete

Compiling verilog library 'bs_switch_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:bs_switch_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:16 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work bs_switch_v1_0_3 -f F:\FPGA\vivadoModelsimLib/bs_switch_v1_0_3/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:53:16 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:bs_switch_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 69.88 % complete

Compiling verilog library 'cam_blk_lib_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cam_blk_lib_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:19 on May 15,2024
vlog -L cam_v2_6_0 -L cam_blk_lib_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work cam_blk_lib_v1_0_0 -f F:\FPGA\vivadoModelsimLib/cam_blk_lib_v1_0_0/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/reset_macros.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling interface axis_interface
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
-- Compiling interface axil_interface
-- Compiling interface axil_interface_wa
-- Compiling interface axil_interface_wd
-- Compiling interface axil_interface_wr
-- Compiling interface axil_interface_ra
-- Compiling interface axil_interface_rd
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cam_blk_lib_v1_0/hdl/cam_blk_lib_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:53:27 on May 15,2024, Elapsed time: 0:00:08
Errors: 0, Warnings: 656

END_COMPILATION_MESSAGES(modelsim:verilog:cam_blk_lib_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 656 warning(s), 70.08 % complete

Compiling verilog library 'canfd_v3_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:canfd_v3_0_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:29 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work canfd_v3_0_8 -f F:\FPGA\vivadoModelsimLib/canfd_v3_0_8/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:53:30 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:canfd_v3_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.28 % complete

Compiling vhdl library 'can_v5_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:can_v5_1_1)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:32 on May 15,2024
vcom -93 -work can_v5_1_1 -f F:\FPGA\vivadoModelsimLib/can_v5_1_1/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:33 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:can_v5_1_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.48 % complete

Compiling verilog library 'cdcam_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cdcam_v1_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:36 on May 15,2024
vlog -L cam_v2_6_0 -L cam_blk_lib_v1_0_0 -L cdcam_v1_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work cdcam_v1_0_0 -f F:\FPGA\vivadoModelsimLib/cdcam_v1_0_0/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:53:36 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:cdcam_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.68 % complete

Compiling vhdl library 'cic_compiler_v4_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cic_compiler_v4_0_17)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:39 on May 15,2024
vcom -93 -work cic_compiler_v4_0_17 -f F:\FPGA\vivadoModelsimLib/cic_compiler_v4_0_17/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:40 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:cic_compiler_v4_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 70.88 % complete

Compiling vhdl library 'xbip_bram18k_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_bram18k_v3_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:42 on May 15,2024
vcom -93 -work xbip_bram18k_v3_0_7 -f F:\FPGA\vivadoModelsimLib/xbip_bram18k_v3_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:43 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_bram18k_v3_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.08 % complete

Compiling vhdl library 'mult_gen_v12_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mult_gen_v12_0_19)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:45 on May 15,2024
vcom -93 -work mult_gen_v12_0_19 -f F:\FPGA\vivadoModelsimLib/mult_gen_v12_0_19/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:46 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:mult_gen_v12_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.29 % complete

Compiling vhdl library 'cmpy_v6_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cmpy_v6_0_22)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:48 on May 15,2024
vcom -93 -work cmpy_v6_0_22 -f F:\FPGA\vivadoModelsimLib/cmpy_v6_0_22/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:49 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:cmpy_v6_0_22)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.49 % complete

Compiling vhdl library 'c_mux_bit_v12_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bit_v12_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:51 on May 15,2024
vcom -93 -work c_mux_bit_v12_0_7 -f F:\FPGA\vivadoModelsimLib/c_mux_bit_v12_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:52 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bit_v12_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.69 % complete

Compiling vhdl library 'c_shift_ram_v12_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_shift_ram_v12_0_15)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:55 on May 15,2024
vcom -93 -work c_shift_ram_v12_0_15 -f F:\FPGA\vivadoModelsimLib/c_shift_ram_v12_0_15/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:55 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:c_shift_ram_v12_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 71.89 % complete

Compiling vhdl library 'c_mux_bus_v12_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bus_v12_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:53:58 on May 15,2024
vcom -93 -work c_mux_bus_v12_0_7 -f F:\FPGA\vivadoModelsimLib/c_mux_bus_v12_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:53:58 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:c_mux_bus_v12_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.09 % complete

Compiling vhdl library 'c_gate_bit_v12_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_gate_bit_v12_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:01 on May 15,2024
vcom -93 -work c_gate_bit_v12_0_7 -f F:\FPGA\vivadoModelsimLib/c_gate_bit_v12_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:02 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:c_gate_bit_v12_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.29 % complete

Compiling vhdl library 'xbip_counter_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_counter_v3_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:04 on May 15,2024
vcom -93 -work xbip_counter_v3_0_7 -f F:\FPGA\vivadoModelsimLib/xbip_counter_v3_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:04 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_counter_v3_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.49 % complete

Compiling vhdl library 'c_counter_binary_v12_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_counter_binary_v12_0_17)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:07 on May 15,2024
vcom -93 -work c_counter_binary_v12_0_17 -f F:\FPGA\vivadoModelsimLib/c_counter_binary_v12_0_17/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:07 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:c_counter_binary_v12_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.69 % complete

Compiling vhdl library 'c_compare_v12_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_compare_v12_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:10 on May 15,2024
vcom -93 -work c_compare_v12_0_7 -f F:\FPGA\vivadoModelsimLib/c_compare_v12_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:11 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:c_compare_v12_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 72.89 % complete

Compiling vhdl library 'convolution_v9_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:convolution_v9_0_18)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:13 on May 15,2024
vcom -93 -work convolution_v9_0_18 -f F:\FPGA\vivadoModelsimLib/convolution_v9_0_18/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:13 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:convolution_v9_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 73.09 % complete

Compiling vhdl library 'cordic_v6_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cordic_v6_0_20)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:16 on May 15,2024
vcom -93 -work cordic_v6_0_20 -f F:\FPGA\vivadoModelsimLib/cordic_v6_0_20/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:17 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:cordic_v6_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 73.29 % complete

Compiling vhdl library 'cpri_v8_11_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:cpri_v8_11_17)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:19 on May 15,2024
vcom -93 -work cpri_v8_11_17 -f F:\FPGA\vivadoModelsimLib/cpri_v8_11_17/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:20 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:cpri_v8_11_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 73.49 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/cpri_v8_11_17".
Errors: 0, Warnings: 1

Compiling verilog library 'cpri_v8_11_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:cpri_v8_11_17)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:23 on May 15,2024
vlog -L cpri_v8_11_17 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work cpri_v8_11_17 -f F:\FPGA\vivadoModelsimLib/cpri_v8_11_17/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpri_v8_11/hdl/cpri_v8_11_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/cpri_v8_11/hdl/cpri_v8_11_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:54:23 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2

END_COMPILATION_MESSAGES(modelsim:verilog:cpri_v8_11_17)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 73.69 % complete

Compiling vhdl library 'xbip_dsp48_acc_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_acc_v3_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:26 on May 15,2024
vcom -93 -work xbip_dsp48_acc_v3_0_7 -f F:\FPGA\vivadoModelsimLib/xbip_dsp48_acc_v3_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:26 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_acc_v3_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 73.90 % complete

Compiling vhdl library 'xbip_accum_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_accum_v3_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:29 on May 15,2024
vcom -93 -work xbip_accum_v3_0_7 -f F:\FPGA\vivadoModelsimLib/xbip_accum_v3_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:29 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_accum_v3_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.10 % complete

Compiling vhdl library 'c_accum_v12_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:c_accum_v12_0_16)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:32 on May 15,2024
vcom -93 -work c_accum_v12_0_16 -f F:\FPGA\vivadoModelsimLib/c_accum_v12_0_16/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:32 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:c_accum_v12_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.30 % complete

Compiling verilog library 'dbg_intf'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:dbg_intf)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:35 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work dbg_intf -f F:\FPGA\vivadoModelsimLib/dbg_intf/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:54:35 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:dbg_intf)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.50 % complete

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multadd_v3_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:38 on May 15,2024
vcom -93 -work xbip_dsp48_multadd_v3_0_7 -f F:\FPGA\vivadoModelsimLib/xbip_dsp48_multadd_v3_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:39 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multadd_v3_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.70 % complete

Compiling vhdl library 'dds_compiler_v6_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dds_compiler_v6_0_23)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:41 on May 15,2024
vcom -93 -work dds_compiler_v6_0_23 -f F:\FPGA\vivadoModelsimLib/dds_compiler_v6_0_23/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:42 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:dds_compiler_v6_0_23)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 74.90 % complete

Compiling vhdl library 'dft_v4_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dft_v4_0_17)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:44 on May 15,2024
vcom -93 -work dft_v4_0_17 -f F:\FPGA\vivadoModelsimLib/dft_v4_0_17/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:45 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:dft_v4_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.10 % complete

Compiling vhdl library 'dft_v4_2_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dft_v4_2_6)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:48 on May 15,2024
vcom -93 -work dft_v4_2_6 -f F:\FPGA\vivadoModelsimLib/dft_v4_2_6/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:49 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:dft_v4_2_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.30 % complete

Compiling vhdl library 'dfx_axi_shutdown_manager_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dfx_axi_shutdown_manager_v1_0_1)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:51 on May 15,2024
vcom -93 -work dfx_axi_shutdown_manager_v1_0_1 -f F:\FPGA\vivadoModelsimLib/dfx_axi_shutdown_manager_v1_0_1/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:51 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:dfx_axi_shutdown_manager_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.50 % complete

Compiling vhdl library 'dfx_bitstream_monitor_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dfx_bitstream_monitor_v1_0_3)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:54 on May 15,2024
vcom -93 -work dfx_bitstream_monitor_v1_0_3 -f F:\FPGA\vivadoModelsimLib/dfx_bitstream_monitor_v1_0_3/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:55 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:dfx_bitstream_monitor_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.70 % complete

Compiling vhdl library 'dfx_controller_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dfx_controller_v1_0_5)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:54:57 on May 15,2024
vcom -93 -work dfx_controller_v1_0_5 -f F:\FPGA\vivadoModelsimLib/dfx_controller_v1_0_5/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:54:58 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:dfx_controller_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 75.90 % complete

Compiling vhdl library 'dfx_decoupler_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dfx_decoupler_v1_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:01 on May 15,2024
vcom -93 -work dfx_decoupler_v1_0_7 -f F:\FPGA\vivadoModelsimLib/dfx_decoupler_v1_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:55:01 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:dfx_decoupler_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 76.10 % complete

Compiling vhdl library 'displayport_v7_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:displayport_v7_0_22)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:04 on May 15,2024
vcom -93 -work displayport_v7_0_22 -f F:\FPGA\vivadoModelsimLib/displayport_v7_0_22/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:55:04 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:displayport_v7_0_22)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 76.31 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/displayport_v7_0_22".
Errors: 0, Warnings: 1

Compiling verilog library 'displayport_v7_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:displayport_v7_0_22)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:07 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work displayport_v7_0_22 -f F:\FPGA\vivadoModelsimLib/displayport_v7_0_22/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:55:14 on May 15,2024, Elapsed time: 0:00:07
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:displayport_v7_0_22)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 76.51 % complete

Compiling vhdl library 'displayport_v9_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:displayport_v9_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:16 on May 15,2024
vcom -93 -work displayport_v9_0_7 -f F:\FPGA\vivadoModelsimLib/displayport_v9_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:55:17 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:displayport_v9_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 76.71 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/displayport_v9_0_7".
Errors: 0, Warnings: 1

Compiling verilog library 'displayport_v9_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:displayport_v9_0_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:19 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work displayport_v9_0_7 -f F:\FPGA\vivadoModelsimLib/displayport_v9_0_7/.cxl.ver.ip.cmf 
** Warning: ** while parsing file included at F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\displayport_v9_0\hdl\displayport_v9_0_rfs.v(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/displayport_v9_0_7_rx_dpcd_defs.v(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: ** while parsing file included at F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\displayport_v9_0\hdl\displayport_v9_0_rfs.v(87)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/displayport_v9_0_7_rx_dpcd_defs.v(87): (vlog-2263) Redefinition of macro: <protected>.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\displayport_v9_0\hdl\displayport_v9_0_rfs.v(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\displayport_v9_0\hdl\displayport_v9_0_rfs.v(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 10:55:27 on May 15,2024, Elapsed time: 0:00:08
Errors: 0, Warnings: 4

END_COMPILATION_MESSAGES(modelsim:verilog:displayport_v9_0_7)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 76.91 % complete

Compiling vhdl library 'xbip_dsp48_mult_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_mult_v3_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:29 on May 15,2024
vcom -93 -work xbip_dsp48_mult_v3_0_7 -f F:\FPGA\vivadoModelsimLib/xbip_dsp48_mult_v3_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:55:30 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_mult_v3_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 77.11 % complete

Compiling vhdl library 'floating_point_v7_0_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_0_21)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:32 on May 15,2024
vcom -93 -work floating_point_v7_0_21 -f F:\FPGA\vivadoModelsimLib/floating_point_v7_0_21/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:55:35 on May 15,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_0_21)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 77.31 % complete

Compiling vhdl library 'div_gen_v5_1_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:div_gen_v5_1_20)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:37 on May 15,2024
vcom -93 -work div_gen_v5_1_20 -f F:\FPGA\vivadoModelsimLib/div_gen_v5_1_20/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:55:38 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:div_gen_v5_1_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 77.51 % complete

Compiling vhdl library 'rs_toolbox_v9_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rs_toolbox_v9_0_11)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:40 on May 15,2024
vcom -93 -work rs_toolbox_v9_0_11 -f F:\FPGA\vivadoModelsimLib/rs_toolbox_v9_0_11/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:55:41 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:rs_toolbox_v9_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 77.71 % complete

Compiling vhdl library 'rs_decoder_v9_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rs_decoder_v9_0_20)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:44 on May 15,2024
vcom -93 -work rs_decoder_v9_0_20 -f F:\FPGA\vivadoModelsimLib/rs_decoder_v9_0_20/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:55:45 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:rs_decoder_v9_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 77.91 % complete

Compiling vhdl library 'dprx_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dprx_v1_0_2)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:47 on May 15,2024
vcom -93 -work dprx_v1_0_2 -f F:\FPGA\vivadoModelsimLib/dprx_v1_0_2/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:55:47 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:dprx_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.11 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/dprx_v1_0_2".
Errors: 0, Warnings: 1

Compiling verilog library 'dprx_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:dprx_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:50 on May 15,2024
vlog -L dprx_v1_0_2 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work dprx_v1_0_2 -f F:\FPGA\vivadoModelsimLib/dprx_v1_0_2/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/dprx_v1_0/hdl/dprx_v1_0_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 10:55:57 on May 15,2024, Elapsed time: 0:00:07
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:dprx_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 78.31 % complete

Compiling vhdl library 'dptx_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dptx_v1_0_2)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:55:59 on May 15,2024
vcom -93 -work dptx_v1_0_2 -f F:\FPGA\vivadoModelsimLib/dptx_v1_0_2/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:55:59 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:dptx_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.51 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/dptx_v1_0_2".
Errors: 0, Warnings: 1

Compiling verilog library 'dptx_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:dptx_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:02 on May 15,2024
vlog -L dptx_v1_0_2 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work dptx_v1_0_2 -f F:\FPGA\vivadoModelsimLib/dptx_v1_0_2/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:56:09 on May 15,2024, Elapsed time: 0:00:07
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:dptx_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.71 % complete

Compiling vhdl library 'dsp_macro_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:dsp_macro_v1_0_4)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:11 on May 15,2024
vcom -93 -work dsp_macro_v1_0_4 -f F:\FPGA\vivadoModelsimLib/dsp_macro_v1_0_4/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:56:12 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:dsp_macro_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 78.92 % complete

Compiling verilog library 'ernic_v3_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ernic_v3_1_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:14 on May 15,2024
vlog -L ernic_v3_1_4 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ernic_v3_1_4 -f F:\FPGA\vivadoModelsimLib/ernic_v3_1_4/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v3_1/hdl/ernic_v3_1_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 10:56:15 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 43

END_COMPILATION_MESSAGES(modelsim:verilog:ernic_v3_1_4)
==============================================================================


compile_simlib: 0 error(s), 43 warning(s), 79.12 % complete

Compiling verilog library 'ernic_v4_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ernic_v4_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:17 on May 15,2024
vlog -L ernic_v4_0_2 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ernic_v4_0_2 -f F:\FPGA\vivadoModelsimLib/ernic_v4_0_2/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ernic_v4_0/hdl/ernic_v4_0_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 10:56:18 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 54

END_COMPILATION_MESSAGES(modelsim:verilog:ernic_v4_0_2)
==============================================================================


compile_simlib: 0 error(s), 54 warning(s), 79.32 % complete

Compiling verilog library 'etrnic_v1_1_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:etrnic_v1_1_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:20 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work etrnic_v1_1_7 -f F:\FPGA\vivadoModelsimLib/etrnic_v1_1_7/.cxl.ver.ip.cmf 
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\etrnic_v1_1\hdl\etrnic_v1_1_rfs.v(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
End time: 10:56:21 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:verilog:etrnic_v1_1_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 79.52 % complete

Compiling verilog library 'fc32_rs_fec_v1_0_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fc32_rs_fec_v1_0_26)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:24 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work fc32_rs_fec_v1_0_26 -f F:\FPGA\vivadoModelsimLib/fc32_rs_fec_v1_0_26/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:56:24 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:fc32_rs_fec_v1_0_26)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 79.72 % complete

Compiling verilog library 'fec_5g_common_v1_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:fec_5g_common_v1_1_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:27 on May 15,2024
vlog -L fec_5g_common_v1_1_3 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work fec_5g_common_v1_1_3 -f F:\FPGA\vivadoModelsimLib/fec_5g_common_v1_1_3/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:56:27 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:fec_5g_common_v1_1_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 79.92 % complete

Compiling vhdl library 'fir_compiler_v5_2_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v5_2_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:30 on May 15,2024
vcom -93 -work fir_compiler_v5_2_7 -f F:\FPGA\vivadoModelsimLib/fir_compiler_v5_2_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\fir_compiler_v5_2\hdl\fir_compiler_v5_2_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "HIGH" is function call "LUT_clause_index".
End time: 10:56:31 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 1

END_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v5_2_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 80.12 % complete

Compiling vhdl library 'fir_compiler_v7_2_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v7_2_20)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:34 on May 15,2024
vcom -93 -work fir_compiler_v7_2_20 -f F:\FPGA\vivadoModelsimLib/fir_compiler_v7_2_20/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:56:36 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:fir_compiler_v7_2_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.32 % complete

Compiling verilog library 'flexo_100g_rs_fec_v1_0_26'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:flexo_100g_rs_fec_v1_0_26)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:38 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work flexo_100g_rs_fec_v1_0_26 -f F:\FPGA\vivadoModelsimLib/flexo_100g_rs_fec_v1_0_26/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:56:39 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:flexo_100g_rs_fec_v1_0_26)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.52 % complete

Compiling vhdl library 'floating_point_v7_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_1_16)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:41 on May 15,2024
vcom -93 -work floating_point_v7_1_16 -f F:\FPGA\vivadoModelsimLib/floating_point_v7_1_16/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:56:44 on May 15,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:floating_point_v7_1_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.72 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/floating_point_v7_1_16".
Errors: 0, Warnings: 1

Compiling verilog library 'floating_point_v7_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:floating_point_v7_1_16)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:46 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work floating_point_v7_1_16 -f F:\FPGA\vivadoModelsimLib/floating_point_v7_1_16/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:56:46 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:floating_point_v7_1_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 80.92 % complete

Compiling verilog library 'xdfe_common_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xdfe_common_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:49 on May 15,2024
vlog -L xdfe_common_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_common_v1_0_1 -f F:\FPGA\vivadoModelsimLib/xdfe_common_v1_0_1/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:56:49 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:xdfe_common_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 81.12 % complete

Compiling verilog library 'xdfe_fft_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xdfe_fft_v1_0_5)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:52 on May 15,2024
vlog -L xdfe_common_v1_0_1 -L xdfe_fft_v1_0_5 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_fft_v1_0_5 -f F:\FPGA\vivadoModelsimLib/xdfe_fft_v1_0_5/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_fft_v1_0/hdl/xdfe_fft_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_fft_v1_0/hdl/xdfe_fft_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_fft_v1_0/hdl/xdfe_fft_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:56:52 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(modelsim:verilog:xdfe_fft_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 81.33 % complete

Compiling verilog library 'ft_prach_v1_2_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ft_prach_v1_2_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:55 on May 15,2024
vlog -L xdfe_common_v1_0_1 -L xdfe_fft_v1_0_5 -L ft_prach_v1_2_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ft_prach_v1_2_0 -f F:\FPGA\vivadoModelsimLib/ft_prach_v1_2_0/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ft_prach_v1_2/hdl/ft_prach_v1_2_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ft_prach_v1_2/hdl/ft_prach_v1_2_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ft_prach_v1_2/hdl/ft_prach_v1_2_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ft_prach_v1_2/hdl/ft_prach_v1_2_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ft_prach_v1_2/hdl/ft_prach_v1_2_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ft_prach_v1_2/hdl/ft_prach_v1_2_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:56:55 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 6

END_COMPILATION_MESSAGES(modelsim:verilog:ft_prach_v1_2_0)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 81.53 % complete

Compiling vhdl library 'g709_rs_encoder_v2_2_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_encoder_v2_2_10)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:56:58 on May 15,2024
vcom -93 -work g709_rs_encoder_v2_2_10 -f F:\FPGA\vivadoModelsimLib/g709_rs_encoder_v2_2_10/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:57:00 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_encoder_v2_2_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 81.73 % complete

Compiling vhdl library 'g709_rs_decoder_v2_2_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_decoder_v2_2_12)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:02 on May 15,2024
vcom -93 -work g709_rs_decoder_v2_2_12 -f F:\FPGA\vivadoModelsimLib/g709_rs_decoder_v2_2_12/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:57:03 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:g709_rs_decoder_v2_2_12)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 81.93 % complete

Compiling vhdl library 'g709_fec_v2_4_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g709_fec_v2_4_8)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:06 on May 15,2024
vcom -93 -work g709_fec_v2_4_8 -f F:\FPGA\vivadoModelsimLib/g709_fec_v2_4_8/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:57:07 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:g709_fec_v2_4_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.13 % complete

Compiling vhdl library 'g975_efec_i4_v1_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i4_v1_0_20)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:09 on May 15,2024
vcom -93 -work g975_efec_i4_v1_0_20 -f F:\FPGA\vivadoModelsimLib/g975_efec_i4_v1_0_20/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:57:11 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i4_v1_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.33 % complete

Compiling vhdl library 'g975_efec_i7_v2_0_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i7_v2_0_21)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:13 on May 15,2024
vcom -93 -work g975_efec_i7_v2_0_21 -f F:\FPGA\vivadoModelsimLib/g975_efec_i7_v2_0_21/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:57:15 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:g975_efec_i7_v2_0_21)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.53 % complete

Compiling verilog library 'hw_trace'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:hw_trace)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:17 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work hw_trace -f F:\FPGA\vivadoModelsimLib/hw_trace/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:57:17 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:hw_trace)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.73 % complete

Compiling verilog library 'icap_arb_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:icap_arb_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:20 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work icap_arb_v1_0_1 -f F:\FPGA\vivadoModelsimLib/icap_arb_v1_0_1/.cxl.ver.ip.cmf 
-- Compiling module icap_arb_v1_0_1_S00_AXI
-- Compiling module icap_arb_v1_0_1_icap_arb

Top level modules:
	icap_arb_v1_0_1_icap_arb
End time: 10:57:20 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:icap_arb_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 82.93 % complete

Compiling verilog library 'ieee802d3_200g_rs_fec_v2_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_200g_rs_fec_v2_0_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:23 on May 15,2024
vlog -L ieee802d3_200g_rs_fec_v2_0_10 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ieee802d3_200g_rs_fec_v2_0_10 -f F:\FPGA\vivadoModelsimLib/ieee802d3_200g_rs_fec_v2_0_10/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:57:25 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_200g_rs_fec_v2_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.13 % complete

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_25g_rs_fec_v1_0_28)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:27 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ieee802d3_25g_rs_fec_v1_0_28 -f F:\FPGA\vivadoModelsimLib/ieee802d3_25g_rs_fec_v1_0_28/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:57:28 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_25g_rs_fec_v1_0_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.33 % complete

Compiling verilog library 'ieee802d3_400g_rs_fec_v3_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_400g_rs_fec_v3_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:30 on May 15,2024
vlog -L ieee802d3_400g_rs_fec_v3_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ieee802d3_400g_rs_fec_v3_0_1 -f F:\FPGA\vivadoModelsimLib/ieee802d3_400g_rs_fec_v3_0_1/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:57:33 on May 15,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_400g_rs_fec_v3_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.53 % complete

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_50g_rs_fec_v1_0_23)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:35 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ieee802d3_50g_rs_fec_v1_0_23 -f F:\FPGA\vivadoModelsimLib/ieee802d3_50g_rs_fec_v1_0_23/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:57:36 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_50g_rs_fec_v1_0_23)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.73 % complete

Compiling verilog library 'ieee802d3_50g_rs_fec_v2_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_50g_rs_fec_v2_0_16)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:38 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work ieee802d3_50g_rs_fec_v2_0_16 -f F:\FPGA\vivadoModelsimLib/ieee802d3_50g_rs_fec_v2_0_16/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:57:39 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_50g_rs_fec_v2_0_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 83.94 % complete

Compiling verilog library 'ieee802d3_rs_fec_v2_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_rs_fec_v2_0_20)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:41 on May 15,2024
vlog -L ieee802d3_rs_fec_v2_0_20 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ieee802d3_rs_fec_v2_0_20 -f F:\FPGA\vivadoModelsimLib/ieee802d3_rs_fec_v2_0_20/.cxl.sv.ip.cmf 

Top level modules:
End time: 10:57:44 on May 15,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:ieee802d3_rs_fec_v2_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 84.14 % complete

Compiling verilog library 'ldpc_5gnr_lite_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ldpc_5gnr_lite_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:46 on May 15,2024
vlog -L fec_5g_common_v1_1_3 -L ldpc_5gnr_lite_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ldpc_5gnr_lite_v1_0_1 -f F:\FPGA\vivadoModelsimLib/ldpc_5gnr_lite_v1_0_1/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2697) <protected> <protected> of part-select into '<protected>' is out of bounds.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_lite_v1_0/hdl/ldpc_5gnr_lite_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:57:47 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 158

END_COMPILATION_MESSAGES(modelsim:verilog:ldpc_5gnr_lite_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 158 warning(s), 84.34 % complete

Compiling verilog library 'ldpc_5gnr_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ldpc_5gnr_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:49 on May 15,2024
vlog -L fec_5g_common_v1_1_3 -L xdfe_common_v1_0_1 -L ldpc_5gnr_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ldpc_5gnr_v1_0_1 -f F:\FPGA\vivadoModelsimLib/ldpc_5gnr_v1_0_1/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_5gnr_v1_0/hdl/ldpc_5gnr_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:57:50 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 110

END_COMPILATION_MESSAGES(modelsim:verilog:ldpc_5gnr_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 110 warning(s), 84.54 % complete

Compiling verilog library 'ldpc_v2_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:ldpc_v2_0_13)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:52 on May 15,2024
vlog -L fec_5g_common_v1_1_3 -L xdfe_common_v1_0_1 -L ldpc_5gnr_v1_0_1 -L ldpc_5gnr_lite_v1_0_1 -L ldpc_v2_0_13 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work ldpc_v2_0_13 -f F:\FPGA\vivadoModelsimLib/ldpc_v2_0_13/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/ldpc_v2_0/hdl/ldpc_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:57:53 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 215

END_COMPILATION_MESSAGES(modelsim:verilog:ldpc_v2_0_13)
==============================================================================


compile_simlib: 0 error(s), 215 warning(s), 84.74 % complete

Compiling vhdl library 'xfft_v7_2_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v7_2_15)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:57:55 on May 15,2024
vcom -93 -work xfft_v7_2_15 -f F:\FPGA\vivadoModelsimLib/xfft_v7_2_15/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:57:58 on May 15,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v7_2_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 84.94 % complete

Compiling vhdl library 'lte_fft_v2_0_24'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_fft_v2_0_24)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:00 on May 15,2024
vcom -93 -work lte_fft_v2_0_24 -f F:\FPGA\vivadoModelsimLib/lte_fft_v2_0_24/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:58:02 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_fft_v2_0_24)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.14 % complete

Compiling vhdl library 'xfft_v9_1_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v9_1_10)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:04 on May 15,2024
vcom -93 -work xfft_v9_1_10 -f F:\FPGA\vivadoModelsimLib/xfft_v9_1_10/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:58:06 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xfft_v9_1_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.34 % complete

Compiling vhdl library 'lte_fft_v2_1_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lte_fft_v2_1_8)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:08 on May 15,2024
vcom -93 -work lte_fft_v2_1_8 -f F:\FPGA\vivadoModelsimLib/lte_fft_v2_1_8/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:58:10 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:lte_fft_v2_1_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.54 % complete

Compiling vhdl library 'mailbox_v2_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mailbox_v2_1_16)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:12 on May 15,2024
vcom -93 -work mailbox_v2_1_16 -f F:\FPGA\vivadoModelsimLib/mailbox_v2_1_16/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity Sync_BRAM
-- Compiling architecture syn of Sync_BRAM
-- Compiling entity Sync_DPRAM
-- Compiling architecture syn of Sync_DPRAM
-- Compiling entity Sync_FIFO
-- Compiling architecture VHDL_RTL of Sync_FIFO
-- Compiling entity Async_FIFO
-- Compiling architecture IMP of Async_FIFO
-- Loading entity Sync_FIFO
-- Loading entity Async_FIFO
-- Compiling entity fsl_v20
-- Compiling architecture IMP of fsl_v20
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity if_decode
-- Compiling architecture IMP of if_decode
-- Compiling entity mailbox
-- Compiling architecture IMP of mailbox
End time: 10:58:13 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:mailbox_v2_1_16)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.74 % complete

Compiling vhdl library 'mdm_v3_2_25'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2_25)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:15 on May 15,2024
vcom -93 -work mdm_v3_2_25 -f F:\FPGA\vivadoModelsimLib/mdm_v3_2_25/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Compiling package mdm_funcs
-- Compiling package body mdm_funcs
-- Loading package mdm_funcs
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity xil_scan_reset_control
-- Compiling architecture IMP of xil_scan_reset_control
-- Loading package mdm_funcs
-- Compiling entity MB_BSCANE2
-- Compiling architecture IMP of MB_BSCANE2
-- Compiling entity MB_BUFG
-- Compiling architecture IMP of MB_BUFG
-- Compiling entity MB_BUFGCE_1
-- Compiling architecture IMP of MB_BUFGCE_1
-- Compiling entity MB_BUFGCTRL
-- Compiling architecture IMP of MB_BUFGCTRL
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity MB_PLLE2_BASE
-- Compiling architecture IMP of MB_PLLE2_BASE
-- Compiling entity MB_FDC_1
-- Compiling architecture IMP of MB_FDC_1
-- Compiling entity MB_FDRE_1
-- Compiling architecture IMP of MB_FDRE_1
-- Compiling entity MB_SRL16E
-- Compiling architecture IMP of MB_SRL16E
-- Compiling entity MB_FDRSE
-- Compiling architecture IMP of MB_FDRSE
-- Compiling entity MB_MUXCY_XORCY
-- Compiling architecture IMP of MB_MUXCY_XORCY
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_SRLC32E
-- Compiling architecture IMP of MB_SRLC32E
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_or_vec
-- Compiling architecture IMP of carry_or_vec
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity select_bit
-- Compiling architecture IMP of select_bit
-- Compiling entity MB_LUT1
-- Compiling architecture IMP of MB_LUT1
-- Compiling entity Arbiter
-- Compiling architecture IMP of Arbiter
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity bus_master
-- Compiling architecture IMP of bus_master
-- Compiling entity JTAG_CONTROL
-- Loading entity SRL_FIFO
-- Loading entity xil_scan_reset_control
-- Compiling architecture IMP of JTAG_CONTROL
-- Compiling entity MDM_Core
-- Compiling architecture IMP of MDM_CORE
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity MDM
-- Compiling architecture IMP of MDM
End time: 10:58:16 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2_25)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 85.94 % complete

Compiling verilog library 'mem_tg_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:mem_tg_v1_0_11)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:18 on May 15,2024
vlog -L axis_vio_v1_0_9 -L mem_tg_v1_0_11 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work mem_tg_v1_0_11 -f F:\FPGA\vivadoModelsimLib/mem_tg_v1_0_11/.cxl.sv.ip.cmf 
-- Compiling module apb_to_register
-- Compiling module cfg_reg_rw
-- Compiling module read_write_request_counter
-- Compiling module app2axi
-- Compiling module simple_tg
-- Compiling module atg_axi_hw_tg
-- Compiling module axic_register_slice
-- Compiling module atg_axi_tg_2to1_converter
-- Compiling module atg_axi_tg_addr_prbs
-- Compiling module atg_axi_tg_arbiter
-- Compiling module atg_axi_tg_data_prbs_seed
-- Compiling module atg_axi_tg_data_prbs
-- Compiling module atg_axi_tg_errchk
-- Compiling module atg_axi_tg_fifo
-- Compiling module atg_axi_tg_instr_bram
-- Compiling module atg_axi_tg_mpfifo
-- Compiling module atg_axi_tg_pattern_gen_addr
-- Compiling module atg_axi_tg_pattern_gen_data_bram
-- Compiling module atg_axi_tg_pattern_gen_data_cal_cplx
-- Compiling module atg_axi_tg_pattern_gen_data
-- Compiling module atg_axi_tg_pattern_gen_exp_data
-- Compiling module atg_axi_tg_prbs_gen
-- Compiling module atg_axi_tg_top
-- Compiling module atg_axi_tg_victim_data
-- Compiling module burst_length_gen
-- Compiling module register_space_reg_rd
-- Compiling module register_space_reg
-- Compiling module led_display_driver

Top level modules:
	apb_to_register
	read_write_request_counter
	app2axi
	simple_tg
	atg_axi_hw_tg
	register_space_reg_rd
	register_space_reg
	led_display_driver
End time: 10:58:18 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:mem_tg_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.14 % complete

Compiling vhdl library 'iomodule_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_0)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:21 on May 15,2024
vcom -93 -work iomodule_v3_0 -f F:\FPGA\vivadoModelsimLib/iomodule_v3_0/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity XIL_SRL16E
-- Compiling architecture IMP of XIL_SRL16E
-- Compiling entity XIL_SRLC16E
-- Compiling architecture IMP of XIL_SRLC16E
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity GPI_Module
-- Compiling architecture IMP of GPI_Module
-- Compiling entity GPO_Module
-- Compiling architecture IMP of GPO_Module
-- Compiling entity intr_ctrl
-- Compiling architecture IMP of intr_ctrl
-- Compiling entity PIT_Module
-- Compiling architecture IMP of PIT_Module
-- Compiling entity Uart_Control_Status
-- Compiling architecture IMP of Uart_Control_Status
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity Iomodule_core
-- Compiling architecture IMP of iomodule_core
-- Loading entity Iomodule_core
-- Loading entity pselect_mask
-- Compiling entity iomodule
-- Compiling architecture IMP of iomodule
End time: 10:58:22 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:iomodule_v3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.35 % complete

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:24 on May 15,2024
vcom -93 -work lmb_bram_if_cntlr_v4_0 -f F:\FPGA\vivadoModelsimLib/lmb_bram_if_cntlr_v4_0/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package lmb_bram_if_funcs
-- Loading package NUMERIC_STD
-- Compiling package body lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Loading package lmb_bram_if_funcs
-- Compiling entity MB_LUT6
-- Compiling architecture IMP of MB_LUT6
-- Compiling entity MB_MUXCY
-- Compiling architecture IMP of MB_MUXCY
-- Compiling entity MB_XORCY
-- Compiling architecture IMP of MB_XORCY
-- Compiling entity MB_MUXF7
-- Compiling architecture IMP of MB_MUXF7
-- Compiling entity MB_MUXF8
-- Compiling architecture IMP of MB_MUXF8
-- Compiling entity MB_FDRE
-- Compiling architecture IMP of MB_FDRE
-- Compiling entity XOR18
-- Compiling architecture IMP of XOR18
-- Compiling entity Parity
-- Compiling architecture IMP of Parity
-- Compiling entity ParityEnable
-- Compiling architecture IMP of ParityEnable
-- Compiling entity checkbit_handler
-- Compiling architecture IMP of checkbit_handler
-- Compiling entity Correct_One_Bit
-- Compiling architecture IMP of Correct_One_Bit
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity pselect_mask
-- Compiling architecture imp of pselect_mask
-- Compiling entity axi_interface
-- Compiling architecture IMP of axi_interface
-- Compiling entity lmb_mux
-- Compiling architecture imp of lmb_mux
-- Compiling entity lmb_bram_if_cntlr
-- Compiling architecture imp of lmb_bram_if_cntlr
End time: 10:58:25 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_bram_if_cntlr_v4_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.55 % complete

Compiling vhdl library 'lmb_v10_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:27 on May 15,2024
vcom -93 -work lmb_v10_v3_0 -f F:\FPGA\vivadoModelsimLib/lmb_v10_v3_0/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity lmb_v10
-- Compiling architecture IMP of lmb_v10
End time: 10:58:27 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:lmb_v10_v3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.75 % complete

Compiling vhdl library 'axi_lite_ipif_v3_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:30 on May 15,2024
vcom -93 -work axi_lite_ipif_v3_0 -f F:\FPGA\vivadoModelsimLib/axi_lite_ipif_v3_0/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package ipif_pkg
-- Compiling package body ipif_pkg
-- Loading package ipif_pkg
-- Compiling entity pselect_f
-- Compiling architecture imp of pselect_f
-- Loading package NUMERIC_STD
-- Loading package ipif_pkg
-- Compiling entity address_decoder
-- Compiling architecture IMP of address_decoder
-- Loading entity pselect_f
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity slave_attachment
-- Compiling architecture imp of slave_attachment
-- Loading entity address_decoder
-- Compiling entity axi_lite_ipif
-- Compiling architecture imp of axi_lite_ipif
-- Loading entity slave_attachment
End time: 10:58:30 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:axi_lite_ipif_v3_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 86.95 % complete

Compiling vhdl library 'mdm_v3_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:33 on May 15,2024
vcom -93 -work mdm_v3_2 -f F:\FPGA\vivadoModelsimLib/mdm_v3_2/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity carry_and
-- Compiling architecture IMP of carry_and
-- Compiling entity carry_or_vec
-- Compiling architecture IMP of carry_or_vec
-- Compiling entity carry_or
-- Compiling architecture IMP of carry_or
-- Compiling entity select_bit
-- Compiling architecture IMP of select_bit
-- Compiling entity Arbiter
-- Compiling architecture IMP of Arbiter
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity bus_master
-- Compiling architecture IMP of bus_master
-- Compiling entity JTAG_CONTROL
-- Loading entity SRL_FIFO
-- Compiling architecture IMP of JTAG_CONTROL
-- Compiling entity MDM_Core
-- Compiling architecture IMP of MDM_CORE
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling entity MDM
-- Compiling architecture IMP of MDM
End time: 10:58:34 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:mdm_v3_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 87.15 % complete

Compiling vhdl library 'microblaze_mcs_v2_3_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_mcs_v2_3_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:36 on May 15,2024
vcom -93 -work microblaze_mcs_v2_3_7 -f F:\FPGA\vivadoModelsimLib/microblaze_mcs_v2_3_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:58:38 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:microblaze_mcs_v2_3_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 87.35 % complete

Compiling verilog library 'perf_axi_tg_v1_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:perf_axi_tg_v1_0_11)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:40 on May 15,2024
vlog -L axi4stream_vip_v1_1_15 -L axi_vip_v1_1_15 -L perf_axi_tg_v1_0_11 -L xilinx_vip "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work perf_axi_tg_v1_0_11 -f F:\FPGA\vivadoModelsimLib/perf_axi_tg_v1_0_11/.cxl.sv.ip.cmf 
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Importing package xilinx_vip.axi_vip_pkg
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_rdch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_rdch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_stream_sptg.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_stream_sptg.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_stream_sptg.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_wrch_ctrl.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_rd_wr_err_detect.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/axi_rd_wr_err_detect.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_cnst_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_cnst_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_cnst_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_cnst_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_cnst_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/perf_axi_tg_v1_0/hdl/rtl/di_check_mult_id.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:58:43 on May 15,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 25

END_COMPILATION_MESSAGES(modelsim:verilog:perf_axi_tg_v1_0_11)
==============================================================================


compile_simlib: 0 error(s), 25 warning(s), 87.55 % complete

Compiling verilog library 'polar_v1_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:polar_v1_0_12)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:45 on May 15,2024
vlog -L fec_5g_common_v1_1_3 -L polar_v1_0_12 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work polar_v1_0_12 -f F:\FPGA\vivadoModelsimLib/polar_v1_0_12/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_0/hdl/polar_v1_0_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:58:45 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 71

END_COMPILATION_MESSAGES(modelsim:verilog:polar_v1_0_12)
==============================================================================


compile_simlib: 0 error(s), 71 warning(s), 87.75 % complete

Compiling verilog library 'polar_v1_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:polar_v1_1_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:48 on May 15,2024
vlog -L fec_5g_common_v1_1_3 -L polar_v1_1_2 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work polar_v1_1_2 -f F:\FPGA\vivadoModelsimLib/polar_v1_1_2/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/polar_v1_1/hdl/polar_v1_1_vl_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:58:48 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 71

END_COMPILATION_MESSAGES(modelsim:verilog:polar_v1_1_2)
==============================================================================


compile_simlib: 0 error(s), 71 warning(s), 87.95 % complete

Compiling verilog library 'processing_system7_vip_v1_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:processing_system7_vip_v1_0_17)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:51 on May 15,2024
vlog -L axi_vip_v1_1_15 -L processing_system7_vip_v1_0_17 -L xilinx_vip "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work processing_system7_vip_v1_0_17 -f F:\FPGA\vivadoModelsimLib/processing_system7_vip_v1_0_17/.cxl.sv.ip.cmf 
-- Compiling module processing_system7_vip_v1_0_17_arb_wr
-- Compiling module processing_system7_vip_v1_0_17_arb_rd
-- Compiling module processing_system7_vip_v1_0_17_arb_wr_4
-- Compiling module processing_system7_vip_v1_0_17_arb_rd_4
-- Compiling module processing_system7_vip_v1_0_17_arb_hp2_3
-- Compiling module processing_system7_vip_v1_0_17_arb_hp0_1
-- Compiling module processing_system7_vip_v1_0_17_ssw_hp
-- Compiling module processing_system7_vip_v1_0_17_sparse_mem
-- Compiling module processing_system7_vip_v1_0_17_reg_map
-- Compiling module processing_system7_vip_v1_0_17_ocm_mem
-- Compiling module processing_system7_vip_v1_0_17_intr_wr_mem
-- Compiling module processing_system7_vip_v1_0_17_intr_rd_mem
-- Compiling module processing_system7_vip_v1_0_17_fmsw_gp
-- Compiling module processing_system7_vip_v1_0_17_regc
-- Compiling module processing_system7_vip_v1_0_17_ocmc
-- Compiling module processing_system7_vip_v1_0_17_interconnect_model
-- Compiling module processing_system7_vip_v1_0_17_gen_reset
-- Compiling module processing_system7_vip_v1_0_17_gen_clock
-- Compiling module processing_system7_vip_v1_0_17_ddrc
-- Compiling package processing_system7_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module processing_system7_vip_v1_0_17_axi_slave
-- Compiling module processing_system7_vip_v1_0_17_axi_slave_acp
-- Compiling module processing_system7_vip_v1_0_17_axi_master
-- Compiling module processing_system7_vip_v1_0_17_afi_slave
-- Compiling module processing_system7_vip_v1_0_17

Top level modules:
	processing_system7_vip_v1_0_17_intr_wr_mem
	processing_system7_vip_v1_0_17
End time: 10:58:51 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:processing_system7_vip_v1_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.15 % complete

Compiling vhdl library 'proc_sys_reset_v5_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:proc_sys_reset_v5_0_14)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:54 on May 15,2024
vcom -93 -work proc_sys_reset_v5_0_14 -f F:\FPGA\vivadoModelsimLib/proc_sys_reset_v5_0_14/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity upcnt_n
-- Compiling architecture imp of upcnt_n
-- Compiling entity sequence_psr
-- Compiling architecture imp of sequence_psr
-- Loading entity upcnt_n
-- Compiling entity lpf
-- Compiling architecture imp of lpf
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity cdc_sync
-- Compiling entity proc_sys_reset
-- Compiling architecture imp of proc_sys_reset
-- Loading entity lpf
-- Loading entity sequence_psr
End time: 10:58:55 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:proc_sys_reset_v5_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.35 % complete

Compiling vhdl library 'pr_decoupler_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:pr_decoupler_v1_0_10)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:58:57 on May 15,2024
vcom -93 -work pr_decoupler_v1_0_10 -f F:\FPGA\vivadoModelsimLib/pr_decoupler_v1_0_10/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:58:57 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:pr_decoupler_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.55 % complete

Compiling verilog library 'psx_vip_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:psx_vip_v1_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:00 on May 15,2024
vlog -L axi_vip_v1_1_15 -L smartconnect_v1_0 -L psx_vip_v1_0_2 -L xilinx_vip "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work psx_vip_v1_0_2 -f F:\FPGA\vivadoModelsimLib/psx_vip_v1_0_2/.cxl.sv.ip.cmf 
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s03a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s04a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s05a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s06a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s07a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s03a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s03a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s04a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s05a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s03a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s04a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s05a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s06a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s07a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s08a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s09a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s10a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s11a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s12a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s13a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s03a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s04a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s05a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s03a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s04a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s05a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s06a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s07a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s08a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s09a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s03a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s04a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s05a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s06a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s07a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s08a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s09a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s10a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s11a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s12a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s03a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s04a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s05a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s06a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s07a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s08a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s09a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s10a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s11a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s12a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s13a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s03a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s03a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s04a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s05a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s06a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s07a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s08a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s09a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s10a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s11a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s12a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s13a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s01a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s02a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s03a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s04a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s05a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s06a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s07a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s08a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s09a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s10a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s11a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s12a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s13a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s14a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s15a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_s00a2s_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m02e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m03e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m04e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m05e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m06e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m07e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m08e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m09e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m10e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m11e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m12e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m13e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m14e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m15e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m02e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m03e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m04e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m05e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m06e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m07e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m08e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m09e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m10e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m11e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m12e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m13e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m14e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m15e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m02e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m03e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m04e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m05e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m02e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m03e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m04e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m05e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m06e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m07e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m08e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m09e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m10e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m11e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m12e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m13e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m14e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m15e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m02e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m03e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m02e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m03e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m04e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m05e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m06e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m07e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m08e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m02e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m03e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m04e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m02e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m03e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m04e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m05e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m06e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m07e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m08e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m09e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m10e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m11e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m12e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m13e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m14e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m15e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m02e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m03e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m04e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m05e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m06e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m07e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m08e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m09e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m10e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m11e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m12e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m13e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m14e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m15e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m02e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m03e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m04e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m05e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m06e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m07e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m08e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m09e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m10e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m11e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m12e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m13e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m14e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m15e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m01e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m02e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m03e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_m00e_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m02arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m03arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m04arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m05arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m06arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m07arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m08arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m09arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m10arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m11arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m12arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m13arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m14arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m15arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m02arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m03arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m04arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m05arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m06arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m07arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m08arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m09arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m10arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m11arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m12arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m13arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m14arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m15arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m02arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m03arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m04arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m05arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m02arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m03arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m04arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m05arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m06arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m07arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m08arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m09arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m10arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m11arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m12arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m13arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m14arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m15arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m02arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m03arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m02arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m03arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m04arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m05arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m06arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m07arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m08arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m02arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m03arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m04arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m02arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m03arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m04arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m05arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m06arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m07arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m08arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m09arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m10arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m11arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m12arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m13arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m14arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m15arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m02arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m03arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m04arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m05arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m06arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m07arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m08arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m09arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m10arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m11arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m12arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m13arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m14arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m15arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m02arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m03arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m04arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m05arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m06arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m07arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m08arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m09arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m10arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m11arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m12arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m13arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m14arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m15arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m00arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m01arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m02arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m03arn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m02awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m03awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m04awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m05awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m06awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m07awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m08awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m09awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m10awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m11awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m12awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m13awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m14awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m15awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m02awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m03awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m04awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m05awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m06awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m07awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m08awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m09awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m10awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m11awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m12awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m13awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m14awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m15awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m02awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m03awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m04awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m05awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m02awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m03awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m04awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m05awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m06awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m07awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m08awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m09awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m10awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m11awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m12awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m13awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m14awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m15awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m02awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m03awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m02awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m03awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m04awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m05awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m06awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m07awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m08awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m02awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m03awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m04awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m02awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m03awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m04awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m05awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m06awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m07awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m08awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m09awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m10awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m11awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m12awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m13awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m14awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m15awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m02awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m03awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m04awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m05awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m06awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m07awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m08awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m09awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m10awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m11awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m12awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m13awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m14awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m15awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m02awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m03awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m04awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m05awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m06awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m07awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m08awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m09awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m10awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m11awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m12awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m13awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m14awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m15awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m00awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m01awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m02awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m03awn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m02bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m03bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m04bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m05bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m06bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m07bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m08bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m09bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m10bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m11bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m12bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m13bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m14bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m15bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m02bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m03bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m04bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m05bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m06bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m07bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m08bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m09bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m10bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m11bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m12bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m13bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m14bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m15bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m02bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m03bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m04bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m05bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m02bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m03bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m04bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m05bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m06bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m07bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m08bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m09bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m10bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m11bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m12bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m13bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m14bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m15bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m02bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m03bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m02bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m03bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m04bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m05bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m06bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m07bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m08bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m02bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m03bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m04bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m02bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m03bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m04bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m05bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m06bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m07bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m08bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m09bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m10bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m11bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m12bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m13bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m14bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m15bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m02bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m03bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m04bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m05bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m06bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m07bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m08bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m09bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m10bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m11bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m12bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m13bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m14bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m15bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m02bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m03bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m04bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m05bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m06bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m07bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m08bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m09bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m10bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m11bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m12bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m13bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m14bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m15bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m00bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m01bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m02bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m03bn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s03mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s04mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s05mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s06mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s07mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s03mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s03mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s04mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s05mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s03mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s04mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s05mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s06mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s07mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s08mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s09mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s10mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s11mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s12mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s13mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s03mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s04mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s05mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s03mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s04mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s05mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s06mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s07mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s08mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s09mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s03mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s04mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s05mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s06mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s07mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s08mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s09mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s10mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s11mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s12mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s03mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s04mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s05mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s06mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s07mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s08mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s09mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s10mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s11mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s12mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s13mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s03mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s03mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s04mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s05mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s06mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s07mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s08mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s09mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s10mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s11mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s12mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s13mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s01mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s02mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s03mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s04mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s05mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s06mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s07mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s08mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s09mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s10mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s11mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s12mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s13mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s14mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s15mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_s00mmu_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m02rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m03rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m04rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m05rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m06rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m07rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m08rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m09rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m10rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m11rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m12rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m13rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m14rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m15rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m02rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m03rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m04rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m05rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m06rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m07rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m08rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m09rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m10rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m11rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m12rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m13rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m14rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m15rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m02rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m03rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m04rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m05rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m02rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m03rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m04rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m05rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m06rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m07rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m08rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m09rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m10rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m11rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m12rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m13rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m14rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m15rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m02rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m03rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m02rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m03rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m04rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m05rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m06rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m07rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m08rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m02rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m03rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m04rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m02rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m03rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m04rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m05rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m06rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m07rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m08rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m09rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m10rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m11rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m12rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m13rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m14rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m15rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m02rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m03rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m04rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m05rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m06rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m07rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m08rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m09rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m10rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m11rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m12rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m13rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m14rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m15rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m02rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m03rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m04rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m05rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m06rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m07rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m08rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m09rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m10rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m11rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m12rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m13rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m14rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m15rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m00rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m01rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m02rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m03rn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m02wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m03wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m04wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m05wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m06wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m07wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m08wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m09wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m10wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m11wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m12wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m13wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m14wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m15wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m02wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m03wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m04wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m05wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m06wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m07wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m08wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m09wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m10wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m11wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m12wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m13wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m14wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m15wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m02wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m03wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m04wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m05wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m02wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m03wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m04wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m05wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m06wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m07wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m08wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m09wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m10wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m11wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m12wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m13wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m14wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m15wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m02wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m03wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m02wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m03wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m04wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m05wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m06wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m07wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m08wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m02wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m03wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m04wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m02wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m03wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m04wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m05wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m06wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m07wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m08wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m09wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m10wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m11wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m12wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m13wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m14wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m15wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m02wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m03wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m04wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m05wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m06wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m07wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m08wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m09wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m10wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m11wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m12wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m13wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m14wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m15wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m02wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m03wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m04wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m05wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m06wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m07wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m08wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m09wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m10wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m11wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m12wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m13wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m14wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m15wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m00wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m01wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m02wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m03wn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m02s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m03s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m04s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m05s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m06s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m07s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m08s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m09s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m10s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m11s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m12s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m13s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m14s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_m15s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m02s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m03s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m04s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m05s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m06s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m07s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m08s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m09s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m10s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m11s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m12s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m13s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m14s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_m15s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m02s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m03s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m04s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_m05s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m02s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m03s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m04s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m05s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m06s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m07s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m08s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m09s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m10s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m11s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m12s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m13s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m14s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_m15s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m02s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_m03s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m02s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m03s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m04s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m05s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m06s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m07s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_m08s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m02s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m03s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_m04s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m02s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m03s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m04s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m05s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m06s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m07s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m08s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m09s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m10s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m11s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m12s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m13s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m14s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_m15s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m02s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m03s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m04s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m05s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m06s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m07s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m08s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m09s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m10s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m11s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m12s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m13s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m14s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_m15s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m02s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m03s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m04s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m05s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m06s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m07s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m08s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m09s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m10s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m11s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m12s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m13s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m14s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_m15s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m01s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m02s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_m03s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_m00s2a_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sarn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sarn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sarn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sarn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sarn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sarn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sarn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sarn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sarn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sarn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sarn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sarn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sarn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sarn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sarn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sarn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sarn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sarn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sarn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sarn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sarn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sarn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sarn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sarn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_14
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_15
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sarn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_sarn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sawn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sawn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sawn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sawn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sawn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sawn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sawn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sawn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sawn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sawn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sawn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sawn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sawn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sawn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sawn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sawn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sawn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sawn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sawn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sawn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sawn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sawn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sawn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sawn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_14
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_15
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sawn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_sawn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sbn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sbn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sbn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sbn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_sbn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_sbn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sbn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sbn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_sbn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_sbn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sbn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sbn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_sbn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sbn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sbn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sbn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sbn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sbn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sbn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_sbn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_sbn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_sbn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_sbn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_sbn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_14
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_15
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_sbn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_sbn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s03sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s04sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s05sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s06sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s07sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s03sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s03sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s04sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s05sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s03sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s04sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s05sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s06sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s07sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s08sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s09sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s10sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s11sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s12sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s13sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s03sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s04sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s05sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s03sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s04sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s05sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s06sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s07sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s08sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s09sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s03sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s04sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s05sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s06sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s07sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s08sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s09sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s10sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s11sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s12sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s03sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s04sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s05sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s06sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s07sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s08sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s09sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s10sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s11sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s12sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s13sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s03sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s03sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s04sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s05sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s06sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s07sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s08sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s09sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s10sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s11sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s12sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s13sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s01sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s02sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s03sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s04sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s05sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s06sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s07sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s08sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s09sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s10sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s11sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s12sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s13sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s14sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s15sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_s00sic_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_srn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_srn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_srn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_srn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_srn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_srn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_srn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_srn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_srn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_srn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_srn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_srn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_srn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_srn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_srn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_srn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_srn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_srn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_srn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_srn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_srn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_srn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_srn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_srn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_14
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_15
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_srn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_srn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_arsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_awsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_bsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_rsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_wsw_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_swn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_swn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_swn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_swn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_swn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_swn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_swn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_swn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_swn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_swn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_swn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_swn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_swn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_swn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_swn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_swn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_swn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_swn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_swn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_swn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_swn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_swn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_swn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_swn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_11
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_12
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_13
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_14
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_15
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_4
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_5
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_7
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_swn_9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_swn_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s03tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s04tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s05tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s06tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_s07tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_s03tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s03tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s04tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_s05tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s03tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s04tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s05tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s06tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s07tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s08tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s09tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s10tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s11tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s12tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_s13tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s03tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s04tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_s05tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s03tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s04tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s05tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s06tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s07tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s08tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_s09tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s03tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s04tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s05tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s06tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s07tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s08tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s09tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s10tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s11tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_s12tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s03tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s04tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s05tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s06tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s07tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s08tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s09tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s10tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s11tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s12tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_s13tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_s03tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s03tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s04tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s05tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s06tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s07tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s08tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s09tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s10tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s11tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s12tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_s13tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s01tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s02tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s03tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s04tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s05tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s06tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s07tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s08tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s09tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s10tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s11tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s12tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s13tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s14tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_s15tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_s00tr_0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0775_one_0
-- Compiling module psx_vip_v1_0_2_bd_0775
-- Compiling module psx_vip_v1_0_2_clk_map_imp_GNNJRT
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1IKBFUQ
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_JURLS1
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_MT9CEZ
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_0d7a_one_0
-- Compiling module psx_vip_v1_0_2_bd_0d7a
-- Compiling module psx_vip_v1_0_2_clk_map_imp_HGU9JX
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1J1BW1Y
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_15QLVL6
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_J9P3PH
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_MF213Z
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_1PLJS9D
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_1L3C7L5
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_1AV0MB0
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_1DAG8MQ
-- Compiling module psx_vip_v1_0_2_s03_entry_pipeline_imp_EBC660
-- Compiling module psx_vip_v1_0_2_s03_nodes_imp_CE64ZO
-- Compiling module psx_vip_v1_0_2_s04_entry_pipeline_imp_J70PSM
-- Compiling module psx_vip_v1_0_2_s04_nodes_imp_KD7OQS
-- Compiling module psx_vip_v1_0_2_s05_entry_pipeline_imp_1PP5W76
-- Compiling module psx_vip_v1_0_2_s05_nodes_imp_1MXOU42
-- Compiling module psx_vip_v1_0_2_s06_entry_pipeline_imp_1ATBBZZ
-- Compiling module psx_vip_v1_0_2_s06_nodes_imp_1AMHEP5
-- Compiling module psx_vip_v1_0_2_s07_entry_pipeline_imp_EDCOMJ
-- Compiling module psx_vip_v1_0_2_s07_nodes_imp_EPND9B
-- Compiling module psx_vip_v1_0_2_switchboards_imp_GFOYKR
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_115e_one_0
-- Compiling module psx_vip_v1_0_2_bd_115e
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1OBGT4O
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_9DKEXV
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_VMN24V
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1970IOW
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1EVIOQI
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_FZ15YS
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_BQT8EK
-- Compiling module psx_vip_v1_0_2_switchboards_imp_1P88RLA
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1515_one_0
-- Compiling module psx_vip_v1_0_2_bd_1515
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1M3SMZ8
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_BL8GB3
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1BFBDSC
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1H374BA
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_1ae5_one_0
-- Compiling module psx_vip_v1_0_2_bd_1ae5
-- Compiling module psx_vip_v1_0_2_clk_map_imp_RR790O
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_17GRQNN
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_8R7WKW
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_2U2JSA
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_23ff_one_0
-- Compiling module psx_vip_v1_0_2_bd_23ff
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1HHQFO5
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_FNBN66
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_SXYGBM
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_D4HE4U
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_1W2Z5N8
-- Compiling module psx_vip_v1_0_2_m02_exit_pipeline_imp_65UBV2
-- Compiling module psx_vip_v1_0_2_m02_nodes_imp_122WUJ3
-- Compiling module psx_vip_v1_0_2_m03_exit_pipeline_imp_B5NBI
-- Compiling module psx_vip_v1_0_2_m03_nodes_imp_5LOVEH
-- Compiling module psx_vip_v1_0_2_m04_exit_pipeline_imp_RYJUA6
-- Compiling module psx_vip_v1_0_2_m04_nodes_imp_VML3JT
-- Compiling module psx_vip_v1_0_2_m05_exit_pipeline_imp_W5XQRY
-- Compiling module psx_vip_v1_0_2_m05_nodes_imp_1TQTZDB
-- Compiling module psx_vip_v1_0_2_m06_exit_pipeline_imp_KOXVV2
-- Compiling module psx_vip_v1_0_2_m06_nodes_imp_14438US
-- Compiling module psx_vip_v1_0_2_m07_exit_pipeline_imp_Q0AUZ2
-- Compiling module psx_vip_v1_0_2_m07_nodes_imp_3S025E
-- Compiling module psx_vip_v1_0_2_m08_exit_pipeline_imp_ZU1O9A
-- Compiling module psx_vip_v1_0_2_m08_nodes_imp_P9BWGK
-- Compiling module psx_vip_v1_0_2_m09_exit_pipeline_imp_15MUXN2
-- Compiling module psx_vip_v1_0_2_m09_nodes_imp_1IY14KI
-- Compiling module psx_vip_v1_0_2_m10_exit_pipeline_imp_1991Q6Y
-- Compiling module psx_vip_v1_0_2_m10_nodes_imp_1M6CL3E
-- Compiling module psx_vip_v1_0_2_m11_exit_pipeline_imp_1E0F5SQ
-- Compiling module psx_vip_v1_0_2_m11_nodes_imp_L9JIRG
-- Compiling module psx_vip_v1_0_2_m12_exit_pipeline_imp_1375ROA
-- Compiling module psx_vip_v1_0_2_m12_nodes_imp_DJ5G13
-- Compiling module psx_vip_v1_0_2_m13_exit_pipeline_imp_16UK4NU
-- Compiling module psx_vip_v1_0_2_m13_nodes_imp_1C7YL1T
-- Compiling module psx_vip_v1_0_2_m14_exit_pipeline_imp_1YY9PSQ
-- Compiling module psx_vip_v1_0_2_m14_nodes_imp_1JI180H
-- Compiling module psx_vip_v1_0_2_m15_exit_pipeline_imp_1SJLHQY
-- Compiling module psx_vip_v1_0_2_m15_nodes_imp_NLDI1Z
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1FYVV2L
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1CJMT5J
-- Compiling module psx_vip_v1_0_2_switchboards_imp_1INVI83
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2543_one_0
-- Compiling module psx_vip_v1_0_2_bd_2543
-- Compiling module psx_vip_v1_0_2_clk_map_imp_OCYM6I
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1CNYFPT
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_CAISK2
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_G2VPQG
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2ab3_one_0
-- Compiling module psx_vip_v1_0_2_bd_2ab3
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1LVW6LW
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_B5GA0F
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1BH1WH8
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1GW46NQ
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c73_one_0
-- Compiling module psx_vip_v1_0_2_bd_2c73
-- Compiling module psx_vip_v1_0_2_clk_map_imp_5S6OEJ
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1TM1RDC
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_1G8X1X8
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_1XQBOCW
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_987NGQ
-- Compiling module psx_vip_v1_0_2_m02_exit_pipeline_imp_1HVE1QO
-- Compiling module psx_vip_v1_0_2_m02_nodes_imp_PUBJV5
-- Compiling module psx_vip_v1_0_2_m03_exit_pipeline_imp_1N3LN68
-- Compiling module psx_vip_v1_0_2_m03_nodes_imp_1HBL7VR
-- Compiling module psx_vip_v1_0_2_m04_exit_pipeline_imp_1D2HKUO
-- Compiling module psx_vip_v1_0_2_m04_nodes_imp_1A0XHWN
-- Compiling module psx_vip_v1_0_2_m05_exit_pipeline_imp_1ALJ500
-- Compiling module psx_vip_v1_0_2_m05_nodes_imp_FSOJO1
-- Compiling module psx_vip_v1_0_2_m06_exit_pipeline_imp_17ZLIKW
-- Compiling module psx_vip_v1_0_2_m06_nodes_imp_J0U2IY
-- Compiling module psx_vip_v1_0_2_m07_exit_pipeline_imp_126R91S
-- Compiling module psx_vip_v1_0_2_m07_nodes_imp_1OCKBWC
-- Compiling module psx_vip_v1_0_2_m08_exit_pipeline_imp_NND80G
-- Compiling module psx_vip_v1_0_2_m08_nodes_imp_13P73D6
-- Compiling module psx_vip_v1_0_2_m09_exit_pipeline_imp_IC191S
-- Compiling module psx_vip_v1_0_2_m09_nodes_imp_50USOS
-- Compiling module psx_vip_v1_0_2_m10_exit_pipeline_imp_X13KLG
-- Compiling module psx_vip_v1_0_2_m10_nodes_imp_1L1N2S
-- Compiling module psx_vip_v1_0_2_m11_exit_pipeline_imp_QOAH1G
-- Compiling module psx_vip_v1_0_2_m11_nodes_imp_16DJEJM
-- Compiling module psx_vip_v1_0_2_m12_exit_pipeline_imp_OSKJ2C
-- Compiling module psx_vip_v1_0_2_m12_nodes_imp_1RHVVZT
-- Compiling module psx_vip_v1_0_2_m13_exit_pipeline_imp_LRN96S
-- Compiling module psx_vip_v1_0_2_m13_nodes_imp_XT1233
-- Compiling module psx_vip_v1_0_2_m14_exit_pipeline_imp_C46EIS
-- Compiling module psx_vip_v1_0_2_m14_nodes_imp_7SPWY7
-- Compiling module psx_vip_v1_0_2_m15_exit_pipeline_imp_GSF5XG
-- Compiling module psx_vip_v1_0_2_m15_nodes_imp_ZTDPBT
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_UVX7F7
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_Y3OH55
-- Compiling module psx_vip_v1_0_2_switchboards_imp_4R1HP9
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2c83_one_0
-- Compiling module psx_vip_v1_0_2_bd_2c83
-- Compiling module psx_vip_v1_0_2_clk_map_imp_14VG24K
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_TXK3Z3
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_GLOB3N
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_YMFNJ3
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_1AAN03P
-- Compiling module psx_vip_v1_0_2_m02_exit_pipeline_imp_JC3TEN
-- Compiling module psx_vip_v1_0_2_m02_nodes_imp_1OOU74U
-- Compiling module psx_vip_v1_0_2_m03_exit_pipeline_imp_MX09Y7
-- Compiling module psx_vip_v1_0_2_m03_nodes_imp_JW9A08
-- Compiling module psx_vip_v1_0_2_m04_exit_pipeline_imp_FBX9GF
-- Compiling module psx_vip_v1_0_2_m04_nodes_imp_9KCKRS
-- Compiling module psx_vip_v1_0_2_m05_exit_pipeline_imp_8ZQY1R
-- Compiling module psx_vip_v1_0_2_m05_nodes_imp_1H4H5CU
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1SL8ISC
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1YBINLY
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_W3ZIRS
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_QRWP68
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_1HO8HH
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_7SVWRV
-- Compiling module psx_vip_v1_0_2_s03_entry_pipeline_imp_17VYCKH
-- Compiling module psx_vip_v1_0_2_s03_nodes_imp_ZT7RA5
-- Compiling module psx_vip_v1_0_2_switchboards_imp_15RLGK2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_2dcb_one_0
-- Compiling module psx_vip_v1_0_2_bd_2dcb
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1ML06NW
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_C2ZNTZ
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1ASKJTW
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1GGZYBI
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_31ea_one_0
-- Compiling module psx_vip_v1_0_2_bd_31ea
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1LCZ1RY
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_F06E05
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_SC5D1L
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1EADAHY
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_18JD6KC
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_CUJ2R6
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_H2R11M
-- Compiling module psx_vip_v1_0_2_switchboards_imp_1KG75NS
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3403_one_0
-- Compiling module psx_vip_v1_0_2_bd_3403
-- Compiling module psx_vip_v1_0_2_clk_map_imp_12IX9JW
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_VRC3EV
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_9I8FHN
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_S4J5ON
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_1H2UK2L
-- Compiling module psx_vip_v1_0_2_m02_exit_pipeline_imp_PKH1ON
-- Compiling module psx_vip_v1_0_2_m02_nodes_imp_1I5L6TI
-- Compiling module psx_vip_v1_0_2_m03_exit_pipeline_imp_KTQFIF
-- Compiling module psx_vip_v1_0_2_m03_nodes_imp_Q49VHS
-- Compiling module psx_vip_v1_0_2_m04_exit_pipeline_imp_CZWK07
-- Compiling module psx_vip_v1_0_2_m04_nodes_imp_GMOLM8
-- Compiling module psx_vip_v1_0_2_m05_exit_pipeline_imp_G3BRT3
-- Compiling module psx_vip_v1_0_2_m05_nodes_imp_1AAVWG6
-- Compiling module psx_vip_v1_0_2_m06_exit_pipeline_imp_59UX3
-- Compiling module psx_vip_v1_0_2_m06_nodes_imp_1OML78D
-- Compiling module psx_vip_v1_0_2_m07_exit_pipeline_imp_6KKWEF
-- Compiling module psx_vip_v1_0_2_m07_nodes_imp_JURO2Z
-- Compiling module psx_vip_v1_0_2_m08_exit_pipeline_imp_1KDSHMV
-- Compiling module psx_vip_v1_0_2_m08_nodes_imp_4QTNX9
-- Compiling module psx_vip_v1_0_2_m09_exit_pipeline_imp_1P2NOG7
-- Compiling module psx_vip_v1_0_2_m09_nodes_imp_12V9XKB
-- Compiling module psx_vip_v1_0_2_m10_exit_pipeline_imp_1SNL9CJ
-- Compiling module psx_vip_v1_0_2_m10_nodes_imp_177GNER
-- Compiling module psx_vip_v1_0_2_m11_exit_pipeline_imp_1YIXGSZ
-- Compiling module psx_vip_v1_0_2_m11_nodes_imp_1V2V3P
-- Compiling module psx_vip_v1_0_2_m12_exit_pipeline_imp_1JB318Z
-- Compiling module psx_vip_v1_0_2_m12_nodes_imp_Y2Z41A
-- Compiling module psx_vip_v1_0_2_m13_exit_pipeline_imp_1LUJF0Z
-- Compiling module psx_vip_v1_0_2_m13_nodes_imp_1SBWAJC
-- Compiling module psx_vip_v1_0_2_m14_exit_pipeline_imp_1EECXHV
-- Compiling module psx_vip_v1_0_2_m14_nodes_imp_103BO9K
-- Compiling module psx_vip_v1_0_2_m15_exit_pipeline_imp_193NHAR
-- Compiling module psx_vip_v1_0_2_m15_nodes_imp_8MQ8KU
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1UZ0E9W
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1RIFPSU
-- Compiling module psx_vip_v1_0_2_switchboards_imp_13P29U2
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_3d6a_one_0
-- Compiling module psx_vip_v1_0_2_bd_3d6a
-- Compiling module psx_vip_v1_0_2_clk_map_imp_ESY4XE
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1L5A0MH
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_LVPL7U
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_PCXHO0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_437a_one_0
-- Compiling module psx_vip_v1_0_2_bd_437a
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1O1JB9B
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_93K4MC
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_19H0TPJ
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1ELGZUL
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43ad_one_0
-- Compiling module psx_vip_v1_0_2_bd_43ad
-- Compiling module psx_vip_v1_0_2_clk_map_imp_J4JX7M
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1G8GBAX
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_HLCMD6
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_BVP068
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_43fd_one_0
-- Compiling module psx_vip_v1_0_2_bd_43fd
-- Compiling module psx_vip_v1_0_2_clk_map_imp_38PQUD
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1VF9VR2
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_19A8ATU
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_V4CU7X
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_S6IEAV
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_1TAVKTL
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_1WZEWLT
-- Compiling module psx_vip_v1_0_2_switchboards_imp_3ZVD9V
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_4667_one_0
-- Compiling module psx_vip_v1_0_2_bd_4667
-- Compiling module psx_vip_v1_0_2_clk_map_imp_JCMNDG
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1GGLXCF
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_H9LURW
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_C2LLAU
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_566c_one_0
-- Compiling module psx_vip_v1_0_2_bd_566c
-- Compiling module psx_vip_v1_0_2_clk_map_imp_148N5UK
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_TBDFGN
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1T2FHXG
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1YTC0PQ
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_5e7f_one_0
-- Compiling module psx_vip_v1_0_2_bd_5e7f
-- Compiling module psx_vip_v1_0_2_clk_map_imp_15RSD4R
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_UK502O
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1TRQUG3
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1X083AX
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_60de_one_0
-- Compiling module psx_vip_v1_0_2_bd_60de
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1S1KS83
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_8GL73S
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_LQ1V6C
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_2L9CE0
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_1MMAWYQ
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_17NNDIZ
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_11ZSDGH
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_1PCK4V
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_62JL1Z
-- Compiling module psx_vip_v1_0_2_switchboards_imp_1R0FIGL
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_69c4_one_0
-- Compiling module psx_vip_v1_0_2_bd_69c4
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1FNOKI1
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_IGCKK2
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1HQIF4H
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1MUBEVF
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7947_one_0
-- Compiling module psx_vip_v1_0_2_bd_7947
-- Compiling module psx_vip_v1_0_2_clk_map_imp_UMLI85
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_15UBP7I
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_1J7G2GI
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_62OK7X
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_3NU4N
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_13KB4P5
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_17NFR5D
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_1WXNTF8
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_1QHGGDM
-- Compiling module psx_vip_v1_0_2_s03_entry_pipeline_imp_RGY63K
-- Compiling module psx_vip_v1_0_2_s03_nodes_imp_YGZBTO
-- Compiling module psx_vip_v1_0_2_s04_entry_pipeline_imp_60Y8JY
-- Compiling module psx_vip_v1_0_2_s04_nodes_imp_774U3G
-- Compiling module psx_vip_v1_0_2_s05_entry_pipeline_imp_13MCPAY
-- Compiling module psx_vip_v1_0_2_s05_nodes_imp_10WG6JU
-- Compiling module psx_vip_v1_0_2_switchboards_imp_TVFTJN
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_7aae_one_0
-- Compiling module psx_vip_v1_0_2_bd_7aae
-- Compiling module psx_vip_v1_0_2_clk_map_imp_LR1TMS
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1EPW1I7
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_1S3CQSZ
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_EY8JVG
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_8Z762U
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_1CFPVEW
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_1GJ6GOG
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_1O244TX
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_1HLXG6J
-- Compiling module psx_vip_v1_0_2_s03_entry_pipeline_imp_ILJ15T
-- Compiling module psx_vip_v1_0_2_s03_nodes_imp_PL88YL
-- Compiling module psx_vip_v1_0_2_s04_entry_pipeline_imp_EWUIHB
-- Compiling module psx_vip_v1_0_2_s04_nodes_imp_G30SD9
-- Compiling module psx_vip_v1_0_2_s05_entry_pipeline_imp_1CI1MU3
-- Compiling module psx_vip_v1_0_2_s05_nodes_imp_19RU86J
-- Compiling module psx_vip_v1_0_2_s06_entry_pipeline_imp_1NZ4HYE
-- Compiling module psx_vip_v1_0_2_s06_nodes_imp_1O3JUWG
-- Compiling module psx_vip_v1_0_2_s07_entry_pipeline_imp_IOTW6Q
-- Compiling module psx_vip_v1_0_2_s07_nodes_imp_JB3IH2
-- Compiling module psx_vip_v1_0_2_s08_entry_pipeline_imp_ESYL6I
-- Compiling module psx_vip_v1_0_2_s08_nodes_imp_59VAGG
-- Compiling module psx_vip_v1_0_2_s09_entry_pipeline_imp_1CBMQ9A
-- Compiling module psx_vip_v1_0_2_s09_nodes_imp_13EXO7A
-- Compiling module psx_vip_v1_0_2_s10_entry_pipeline_imp_1E5QK6Z
-- Compiling module psx_vip_v1_0_2_s10_nodes_imp_16MJVXQ
-- Compiling module psx_vip_v1_0_2_s11_entry_pipeline_imp_D8J5NZ
-- Compiling module psx_vip_v1_0_2_s11_nodes_imp_1AS8BC
-- Compiling module psx_vip_v1_0_2_s12_entry_pipeline_imp_OS6Q8I
-- Compiling module psx_vip_v1_0_2_s12_nodes_imp_XIOTS3
-- Compiling module psx_vip_v1_0_2_s13_entry_pipeline_imp_1HV58CM
-- Compiling module psx_vip_v1_0_2_s13_nodes_imp_1RQZ6WL
-- Compiling module psx_vip_v1_0_2_switchboards_imp_KZW49E
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_812a_one_0
-- Compiling module psx_vip_v1_0_2_bd_812a
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1TJUIB0
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_5T45BR
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_J3QM6Z
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1641JHW
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_107IPRI
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_3IXZ4W
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_8Q0YHK
-- Compiling module psx_vip_v1_0_2_switchboards_imp_1SSOT16
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_8e4d_one_0
-- Compiling module psx_vip_v1_0_2_bd_8e4d
-- Compiling module psx_vip_v1_0_2_clk_map_imp_18VW6YX
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_OT5QC2
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1OK61LD
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1LPF9U3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9194_one_0
-- Compiling module psx_vip_v1_0_2_bd_9194
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1BQF9Q1
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_NHJRJ6
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_19P05Q
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1NT6FXD
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1HVY8FV
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_LCZRHX
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_QF5RV1
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_G4BZK8
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_9T1ITY
-- Compiling module psx_vip_v1_0_2_s03_entry_pipeline_imp_18SCFMK
-- Compiling module psx_vip_v1_0_2_s03_nodes_imp_1GTAF34
-- Compiling module psx_vip_v1_0_2_s04_entry_pipeline_imp_1NVTFHU
-- Compiling module psx_vip_v1_0_2_s04_nodes_imp_1OXJWO0
-- Compiling module psx_vip_v1_0_2_s05_entry_pipeline_imp_L9F1WM
-- Compiling module psx_vip_v1_0_2_s05_nodes_imp_JL1WLY
-- Compiling module psx_vip_v1_0_2_switchboards_imp_1B3N033
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_95c0_one_0
-- Compiling module psx_vip_v1_0_2_bd_95c0
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1TJL0PU
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_5PNHO9
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_163RD4Q
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_102RPCW
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_9b8c_one_0
-- Compiling module psx_vip_v1_0_2_bd_9b8c
-- Compiling module psx_vip_v1_0_2_clk_map_imp_D0I2H2
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1NGEE3H
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_NOV466
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_HZQFGK
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_a4c4_one_0
-- Compiling module psx_vip_v1_0_2_bd_a4c4
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1RB9GU9
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_7WOORE
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_LA7SL2
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_18ATYS9
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_12B35MR
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_1CGSR1
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_6EYR05
-- Compiling module psx_vip_v1_0_2_switchboards_imp_1QOH7BR
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ad5d_one_0
-- Compiling module psx_vip_v1_0_2_bd_ad5d
-- Compiling module psx_vip_v1_0_2_clk_map_imp_46TQFR
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1WQCAMK
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_1AH9CDC
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_WCWNGV
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_QYE191
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_1UKJC4B
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_1XYSJAB
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_16GNCX2
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_ZLE8HK
-- Compiling module psx_vip_v1_0_2_s03_entry_pipeline_imp_OR6YA
-- Compiling module psx_vip_v1_0_2_s03_nodes_imp_84G55A
-- Compiling module psx_vip_v1_0_2_s04_entry_pipeline_imp_WEC3MK
-- Compiling module psx_vip_v1_0_2_s04_nodes_imp_XG1VBI
-- Compiling module psx_vip_v1_0_2_s05_entry_pipeline_imp_1UI66Q0
-- Compiling module psx_vip_v1_0_2_s05_nodes_imp_1ROMF20
-- Compiling module psx_vip_v1_0_2_s06_entry_pipeline_imp_16JLL11
-- Compiling module psx_vip_v1_0_2_s06_nodes_imp_16P6K4J
-- Compiling module psx_vip_v1_0_2_s07_entry_pipeline_imp_LHPWH
-- Compiling module psx_vip_v1_0_2_s07_nodes_imp_1D5F6D
-- Compiling module psx_vip_v1_0_2_s08_entry_pipeline_imp_W86BXL
-- Compiling module psx_vip_v1_0_2_s08_nodes_imp_MW18MB
-- Compiling module psx_vip_v1_0_2_s09_entry_pipeline_imp_1UENLML
-- Compiling module psx_vip_v1_0_2_s09_nodes_imp_1LK2MXH
-- Compiling module psx_vip_v1_0_2_switchboards_imp_3029XD
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_b511_one_0
-- Compiling module psx_vip_v1_0_2_bd_b511
-- Compiling module psx_vip_v1_0_2_clk_map_imp_4DA96P
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1WJUDAY
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_1ADKJJQ
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_1Q7O36I
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_G50CQO
-- Compiling module psx_vip_v1_0_2_m02_exit_pipeline_imp_1OA32AI
-- Compiling module psx_vip_v1_0_2_m02_nodes_imp_JI5MQJ
-- Compiling module psx_vip_v1_0_2_m03_exit_pipeline_imp_1L9R7OA
-- Compiling module psx_vip_v1_0_2_m03_nodes_imp_1OU74ML
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_W8Y121
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_R1X6MB
-- Compiling module psx_vip_v1_0_2_switchboards_imp_2WJ3RR
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bebf_one_0
-- Compiling module psx_vip_v1_0_2_bd_bebf
-- Compiling module psx_vip_v1_0_2_clk_map_imp_23YS8H
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1YT7ZQI
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_1CK1TOM
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_YFP6SP
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_TB9PKJ
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_1S7R9FH
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_1VVWH51
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_14DSBI8
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_11YEVBY
-- Compiling module psx_vip_v1_0_2_s03_entry_pipeline_imp_31LUVO
-- Compiling module psx_vip_v1_0_2_s03_nodes_imp_61F7MW
-- Compiling module psx_vip_v1_0_2_s04_entry_pipeline_imp_YH49X6
-- Compiling module psx_vip_v1_0_2_s04_nodes_imp_V34FQG
-- Compiling module psx_vip_v1_0_2_s05_entry_pipeline_imp_1S5EGA6
-- Compiling module psx_vip_v1_0_2_s05_nodes_imp_1TRK8GU
-- Compiling module psx_vip_v1_0_2_s06_entry_pipeline_imp_14GQ7DF
-- Compiling module psx_vip_v1_0_2_s06_nodes_imp_14CDZWL
-- Compiling module psx_vip_v1_0_2_s07_entry_pipeline_imp_2YCQVB
-- Compiling module psx_vip_v1_0_2_s07_nodes_imp_3FYA2B
-- Compiling module psx_vip_v1_0_2_s08_entry_pipeline_imp_YL1ZF3
-- Compiling module psx_vip_v1_0_2_s08_nodes_imp_P8U2YT
-- Compiling module psx_vip_v1_0_2_s09_entry_pipeline_imp_1SBRKNV
-- Compiling module psx_vip_v1_0_2_s09_nodes_imp_1JH9D6B
-- Compiling module psx_vip_v1_0_2_s10_entry_pipeline_imp_1Y9DOY6
-- Compiling module psx_vip_v1_0_2_s10_nodes_imp_1LTCKEZ
-- Compiling module psx_vip_v1_0_2_s11_entry_pipeline_imp_SDRGPM
-- Compiling module psx_vip_v1_0_2_s11_nodes_imp_LGAYP9
-- Compiling module psx_vip_v1_0_2_s12_entry_pipeline_imp_4MO4MF
-- Compiling module psx_vip_v1_0_2_s12_nodes_imp_DNC6PI
-- Compiling module psx_vip_v1_0_2_switchboards_imp_N7MP3
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf27_one_0
-- Compiling module psx_vip_v1_0_2_bd_bf27
-- Compiling module psx_vip_v1_0_2_clk_map_imp_198LUZI
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_PFDT51
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_37JEG9
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1O339VQ
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1KXR3DO
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_IV6042
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_M9EGFE
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_EQH1KF
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_CB0T4H
-- Compiling module psx_vip_v1_0_2_s03_entry_pipeline_imp_1CE4B23
-- Compiling module psx_vip_v1_0_2_s03_nodes_imp_1D7CNWN
-- Compiling module psx_vip_v1_0_2_s04_entry_pipeline_imp_1O5PWLX
-- Compiling module psx_vip_v1_0_2_s04_nodes_imp_1MZJZK7
-- Compiling module psx_vip_v1_0_2_s05_entry_pipeline_imp_IRLNCX
-- Compiling module psx_vip_v1_0_2_s05_nodes_imp_KF36WH
-- Compiling module psx_vip_v1_0_2_s06_entry_pipeline_imp_ES7DTO
-- Compiling module psx_vip_v1_0_2_s06_nodes_imp_EZ0WVE
-- Compiling module psx_vip_v1_0_2_s07_entry_pipeline_imp_1CC2QNC
-- Compiling module psx_vip_v1_0_2_s07_nodes_imp_1AVTWD8
-- Compiling module psx_vip_v1_0_2_s08_entry_pipeline_imp_1NZMLEO
-- Compiling module psx_vip_v1_0_2_s08_nodes_imp_1YLFBHM
-- Compiling module psx_vip_v1_0_2_s09_entry_pipeline_imp_IO0LRO
-- Compiling module psx_vip_v1_0_2_s09_nodes_imp_RKPKT8
-- Compiling module psx_vip_v1_0_2_s10_entry_pipeline_imp_OVKWYP
-- Compiling module psx_vip_v1_0_2_s10_nodes_imp_WERXO4
-- Compiling module psx_vip_v1_0_2_s11_entry_pipeline_imp_1I2D2K5
-- Compiling module psx_vip_v1_0_2_s11_nodes_imp_1SUW8CI
-- Compiling module psx_vip_v1_0_2_s12_entry_pipeline_imp_1E0E3GO
-- Compiling module psx_vip_v1_0_2_s12_nodes_imp_15IMZYX
-- Compiling module psx_vip_v1_0_2_s13_entry_pipeline_imp_D4IGGS
-- Compiling module psx_vip_v1_0_2_s13_nodes_imp_2EPA0F
-- Compiling module psx_vip_v1_0_2_switchboards_imp_1A9R2RS
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_bf7e_one_0
-- Compiling module psx_vip_v1_0_2_bd_bf7e
-- Compiling module psx_vip_v1_0_2_clk_map_imp_P9Z3B7
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_19FA6OO
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_91UW63
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_EQW401
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_c1dd_one_0
-- Compiling module psx_vip_v1_0_2_bd_c1dd
-- Compiling module psx_vip_v1_0_2_clk_map_imp_U6KS7M
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_156F8CP
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_1IHFSIT
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_6G9Z4A
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_TNZ80
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_12WENZ2
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_18DVCKM
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_1XLLN8J
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_1R5BANX
-- Compiling module psx_vip_v1_0_2_s03_entry_pipeline_imp_R3BAYF
-- Compiling module psx_vip_v1_0_2_s03_nodes_imp_Z4KC7F
-- Compiling module psx_vip_v1_0_2_switchboards_imp_T5FI10
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ca4c_one_0
-- Compiling module psx_vip_v1_0_2_bd_ca4c
-- Compiling module psx_vip_v1_0_2_clk_map_imp_A600B9
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1P1Y5AM
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_QEAFRH
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_KP8LSN
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d041_one_0
-- Compiling module psx_vip_v1_0_2_bd_d041
-- Compiling module psx_vip_v1_0_2_clk_map_imp_ML5QPF
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1B3VB1K
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_1XCN2PW
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_BWU6JV
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_HKPVW1
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_1DA511B
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_191LUX3
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_1JCGFNM
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_1PNQ3VG
-- Compiling module psx_vip_v1_0_2_s03_entry_pipeline_imp_PJEW7Q
-- Compiling module psx_vip_v1_0_2_s03_nodes_imp_INDPBE
-- Compiling module psx_vip_v1_0_2_s04_entry_pipeline_imp_BUH0ZC
-- Compiling module psx_vip_v1_0_2_s04_nodes_imp_ATDQ5M
-- Compiling module psx_vip_v1_0_2_s05_entry_pipeline_imp_1DBKHD8
-- Compiling module psx_vip_v1_0_2_s05_nodes_imp_1G5FKRG
-- Compiling module psx_vip_v1_0_2_s06_entry_pipeline_imp_1J96YTT
-- Compiling module psx_vip_v1_0_2_s06_nodes_imp_1JDLG5J
-- Compiling module psx_vip_v1_0_2_s07_entry_pipeline_imp_PMD43P
-- Compiling module psx_vip_v1_0_2_s07_nodes_imp_P507LD
-- Compiling module psx_vip_v1_0_2_s08_entry_pipeline_imp_BQYG0D
-- Compiling module psx_vip_v1_0_2_s08_nodes_imp_3CG687
-- Compiling module psx_vip_v1_0_2_s09_entry_pipeline_imp_1D5EPG9
-- Compiling module psx_vip_v1_0_2_s09_nodes_imp_148EODT
-- Compiling module psx_vip_v1_0_2_s10_entry_pipeline_imp_1BO0UBW
-- Compiling module psx_vip_v1_0_2_s10_nodes_imp_11D7JA1
-- Compiling module psx_vip_v1_0_2_s11_entry_pipeline_imp_DIN6MW
-- Compiling module psx_vip_v1_0_2_s11_nodes_imp_7O37ZJ
-- Compiling module psx_vip_v1_0_2_s12_entry_pipeline_imp_JIUDLX
-- Compiling module psx_vip_v1_0_2_s12_nodes_imp_SSG25W
-- Compiling module psx_vip_v1_0_2_s13_entry_pipeline_imp_1PDC81D
-- Compiling module psx_vip_v1_0_2_s13_nodes_imp_1XL6LJ6
-- Compiling module psx_vip_v1_0_2_switchboards_imp_NHB7OL
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d044_one_0
-- Compiling module psx_vip_v1_0_2_bd_d044
-- Compiling module psx_vip_v1_0_2_clk_map_imp_95Q8SC
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1OEBXGN
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_P45DLW
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_LZHPA6
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d10f_one_0
-- Compiling module psx_vip_v1_0_2_bd_d10f
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1HRO0LZ
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_FXCBT8
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_T82CBK
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_CUJ9XO
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_1VSV2QE
-- Compiling module psx_vip_v1_0_2_m02_exit_pipeline_imp_6FVSR0
-- Compiling module psx_vip_v1_0_2_m02_nodes_imp_11SV6FH
-- Compiling module psx_vip_v1_0_2_m03_exit_pipeline_imp_16X70
-- Compiling module psx_vip_v1_0_2_m03_nodes_imp_5VQ917
-- Compiling module psx_vip_v1_0_2_m04_exit_pipeline_imp_S8NHL8
-- Compiling module psx_vip_v1_0_2_m04_nodes_imp_VCPTKR
-- Compiling module psx_vip_v1_0_2_m05_exit_pipeline_imp_VW2L8S
-- Compiling module psx_vip_v1_0_2_m05_nodes_imp_1U0P40D
-- Compiling module psx_vip_v1_0_2_m06_exit_pipeline_imp_KZ2BF0
-- Compiling module psx_vip_v1_0_2_m06_nodes_imp_14E0VH2
-- Compiling module psx_vip_v1_0_2_m07_exit_pipeline_imp_PQF3IK
-- Compiling module psx_vip_v1_0_2_m07_nodes_imp_3I2CYO
-- Compiling module psx_vip_v1_0_2_m08_exit_pipeline_imp_ZK0158
-- Compiling module psx_vip_v1_0_2_m08_nodes_imp_OZDZO6
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1FP0IQ7
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1CTN9W5
-- Compiling module psx_vip_v1_0_2_switchboards_imp_1IDTUBL
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_d1cf_one_0
-- Compiling module psx_vip_v1_0_2_bd_d1cf
-- Compiling module psx_vip_v1_0_2_clk_map_imp_MASZUO
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1AVH5JV
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_C60H94
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_HB2DKY
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_dfb4_one_0
-- Compiling module psx_vip_v1_0_2_bd_dfb4
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1A0CBVW
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_PXTXPZ
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1POT71W
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1KKZI0E
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e012_one_0
-- Compiling module psx_vip_v1_0_2_bd_e012
-- Compiling module psx_vip_v1_0_2_clk_map_imp_3SIEI1
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1VZGAWI
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_WSEH4H
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_RMPB8R
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e046_one_0
-- Compiling module psx_vip_v1_0_2_bd_e046
-- Compiling module psx_vip_v1_0_2_clk_map_imp_X7JP9X
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_13PMI5Q
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_3DZH4D
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_73AUEV
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e35e_one_0
-- Compiling module psx_vip_v1_0_2_bd_e35e
-- Compiling module psx_vip_v1_0_2_clk_map_imp_17ZSVS3
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_SC3TQ0
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_F080ES
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_VD1SZC
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_1BH428Y
-- Compiling module psx_vip_v1_0_2_m02_exit_pipeline_imp_K3LH2W
-- Compiling module psx_vip_v1_0_2_m02_nodes_imp_1NSEAIH
-- Compiling module psx_vip_v1_0_2_m03_exit_pipeline_imp_QGDVG8
-- Compiling module psx_vip_v1_0_2_m03_nodes_imp_KNPJGV
-- Compiling module psx_vip_v1_0_2_m04_exit_pipeline_imp_G8EKAG
-- Compiling module psx_vip_v1_0_2_m04_nodes_imp_D8Q03Z
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1RJSTVF
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1US6LUP
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_Z3CK4V
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_UG8P5J
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_2E44PE
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_4YHFV0
-- Compiling module psx_vip_v1_0_2_switchboards_imp_1730WTX
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_e3ae_one_0
-- Compiling module psx_vip_v1_0_2_bd_e3ae
-- Compiling module psx_vip_v1_0_2_clk_map_imp_HUQD2R
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1FBL6Y0
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_1SKZEIS
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_1CSRAG8
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_WOOOC2
-- Compiling module psx_vip_v1_0_2_m02_exit_pipeline_imp_15SU86G
-- Compiling module psx_vip_v1_0_2_m02_nodes_imp_2OM0O9
-- Compiling module psx_vip_v1_0_2_m03_exit_pipeline_imp_ZY4HM0
-- Compiling module psx_vip_v1_0_2_m03_nodes_imp_158Q65B
-- Compiling module psx_vip_v1_0_2_m04_exit_pipeline_imp_1RCSKFC
-- Compiling module psx_vip_v1_0_2_m04_nodes_imp_1UZL1SV
-- Compiling module psx_vip_v1_0_2_m05_exit_pipeline_imp_1VK6TGO
-- Compiling module psx_vip_v1_0_2_m05_nodes_imp_U2LB8P
-- Compiling module psx_vip_v1_0_2_m06_exit_pipeline_imp_1K1ZROO
-- Compiling module psx_vip_v1_0_2_m06_nodes_imp_4FU86Q
-- Compiling module psx_vip_v1_0_2_m07_exit_pipeline_imp_1PDBORS
-- Compiling module psx_vip_v1_0_2_m07_nodes_imp_1350CXW
-- Compiling module psx_vip_v1_0_2_m08_exit_pipeline_imp_H1754
-- Compiling module psx_vip_v1_0_2_m08_nodes_imp_1OXLZ76
-- Compiling module psx_vip_v1_0_2_m09_exit_pipeline_imp_69VICO
-- Compiling module psx_vip_v1_0_2_m09_nodes_imp_JKZRPG
-- Compiling module psx_vip_v1_0_2_m10_exit_pipeline_imp_9URLJ0
-- Compiling module psx_vip_v1_0_2_m10_nodes_imp_MJBA98
-- Compiling module psx_vip_v1_0_2_m11_exit_pipeline_imp_EM4OL8
-- Compiling module psx_vip_v1_0_2_m11_nodes_imp_1KNUCPM
-- Compiling module psx_vip_v1_0_2_m12_exit_pipeline_imp_3U5AGS
-- Compiling module psx_vip_v1_0_2_m12_nodes_imp_1CXFX8H
-- Compiling module psx_vip_v1_0_2_m13_exit_pipeline_imp_7HKPH8
-- Compiling module psx_vip_v1_0_2_m13_nodes_imp_CKXMYF
-- Compiling module psx_vip_v1_0_2_m14_exit_pipeline_imp_ZA1KN0
-- Compiling module psx_vip_v1_0_2_m14_nodes_imp_K50X4N
-- Compiling module psx_vip_v1_0_2_m15_exit_pipeline_imp_SVD01O
-- Compiling module psx_vip_v1_0_2_m15_nodes_imp_1N9MITD
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_GM0AY3
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_CVI06P
-- Compiling module psx_vip_v1_0_2_switchboards_imp_JAV145
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ebd0_one_0
-- Compiling module psx_vip_v1_0_2_bd_ebd0
-- Compiling module psx_vip_v1_0_2_clk_map_imp_KWAQ6I
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1DXYITT
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_DJTLG2
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_ADX0I0
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_ec22_one_0
-- Compiling module psx_vip_v1_0_2_bd_ec22
-- Compiling module psx_vip_v1_0_2_clk_map_imp_K42W1V
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1D27X20
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_1QEHRN8
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_1ALVLY0
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_YXO94Y
-- Compiling module psx_vip_v1_0_2_m02_exit_pipeline_imp_17ZB5P4
-- Compiling module psx_vip_v1_0_2_m02_nodes_imp_FDB4P
-- Compiling module psx_vip_v1_0_2_m03_exit_pipeline_imp_1274F2W
-- Compiling module psx_vip_v1_0_2_m03_nodes_imp_17FGXRJ
-- Compiling module psx_vip_v1_0_2_m04_exit_pipeline_imp_1TLUWPK
-- Compiling module psx_vip_v1_0_2_m04_nodes_imp_1X6554F
-- Compiling module psx_vip_v1_0_2_m05_exit_pipeline_imp_1XQQYFS
-- Compiling module psx_vip_v1_0_2_m05_nodes_imp_RTJ9ZT
-- Compiling module psx_vip_v1_0_2_m06_exit_pipeline_imp_1HV6HZS
-- Compiling module psx_vip_v1_0_2_m06_nodes_imp_6P6SN6
-- Compiling module psx_vip_v1_0_2_m07_exit_pipeline_imp_1N41MC8
-- Compiling module psx_vip_v1_0_2_m07_nodes_imp_10Y5QES
-- Compiling module psx_vip_v1_0_2_m08_exit_pipeline_imp_2NKMQG
-- Compiling module psx_vip_v1_0_2_m08_nodes_imp_1MR1HJ6
-- Compiling module psx_vip_v1_0_2_m09_exit_pipeline_imp_8IVQVS
-- Compiling module psx_vip_v1_0_2_m09_nodes_imp_LU2450
-- Compiling module psx_vip_v1_0_2_m10_exit_pipeline_imp_C3TL8S
-- Compiling module psx_vip_v1_0_2_m10_nodes_imp_OQ4JX8
-- Compiling module psx_vip_v1_0_2_m11_exit_pipeline_imp_GSP630
-- Compiling module psx_vip_v1_0_2_m11_nodes_imp_1IEJ8A2
-- Compiling module psx_vip_v1_0_2_m12_exit_pipeline_imp_1ND2RW
-- Compiling module psx_vip_v1_0_2_m12_nodes_imp_1F6DPBL
-- Compiling module psx_vip_v1_0_2_m13_exit_pipeline_imp_589KZW
-- Compiling module psx_vip_v1_0_2_m13_nodes_imp_AEHPMV
-- Compiling module psx_vip_v1_0_2_m14_exit_pipeline_imp_X0NY6K
-- Compiling module psx_vip_v1_0_2_m14_nodes_imp_HY5WAV
-- Compiling module psx_vip_v1_0_2_m15_exit_pipeline_imp_QOHO24
-- Compiling module psx_vip_v1_0_2_m15_nodes_imp_1PIZEEP
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_EF8SGR
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_AM6J29
-- Compiling module psx_vip_v1_0_2_switchboards_imp_LK7K0L
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_efe2_one_0
-- Compiling module psx_vip_v1_0_2_bd_efe2
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1FYVF0B
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_IU409S
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1HHQNVN
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1N84CQH
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f452_one_0
-- Compiling module psx_vip_v1_0_2_bd_f452
-- Compiling module psx_vip_v1_0_2_clk_map_imp_YJDKGV
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_10UTZPG
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_1N2CT9K
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_1527XS4
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_KIJ71A
-- Compiling module psx_vip_v1_0_2_m02_exit_pipeline_imp_1BBAI6C
-- Compiling module psx_vip_v1_0_2_m02_nodes_imp_EUZ81X
-- Compiling module psx_vip_v1_0_2_m03_exit_pipeline_imp_1GMNIV8
-- Compiling module psx_vip_v1_0_2_m03_nodes_imp_1AR51BN
-- Compiling module psx_vip_v1_0_2_m04_exit_pipeline_imp_1O24FT0
-- Compiling module psx_vip_v1_0_2_m04_nodes_imp_1KYOENN
-- Compiling module psx_vip_v1_0_2_m05_exit_pipeline_imp_1LJA8CK
-- Compiling module psx_vip_v1_0_2_m05_nodes_imp_M9PZYD
-- Compiling module psx_vip_v1_0_2_m06_exit_pipeline_imp_1WAMS90
-- Compiling module psx_vip_v1_0_2_m06_nodes_imp_C8UGF2
-- Compiling module psx_vip_v1_0_2_m07_exit_pipeline_imp_1QFY5AC
-- Compiling module psx_vip_v1_0_2_m07_nodes_imp_1D5S354
-- Compiling module psx_vip_v1_0_2_m08_exit_pipeline_imp_H36J9G
-- Compiling module psx_vip_v1_0_2_m08_nodes_imp_1SAMCKE
-- Compiling module psx_vip_v1_0_2_m09_exit_pipeline_imp_BUXW3O
-- Compiling module psx_vip_v1_0_2_m09_nodes_imp_Y1R9M0
-- Compiling module psx_vip_v1_0_2_m10_exit_pipeline_imp_8S5HAO
-- Compiling module psx_vip_v1_0_2_m10_nodes_imp_U9V0SG
-- Compiling module psx_vip_v1_0_2_m11_exit_pipeline_imp_2DHATS
-- Compiling module psx_vip_v1_0_2_m11_nodes_imp_1UM2RW6
-- Compiling module psx_vip_v1_0_2_m12_exit_pipeline_imp_DV28NK
-- Compiling module psx_vip_v1_0_2_m12_nodes_imp_12YZRZH
-- Compiling module psx_vip_v1_0_2_m13_exit_pipeline_imp_AS8HOW
-- Compiling module psx_vip_v1_0_2_m13_nodes_imp_4ULMHN
-- Compiling module psx_vip_v1_0_2_m14_exit_pipeline_imp_ILIWGG
-- Compiling module psx_vip_v1_0_2_m14_nodes_imp_WDUME3
-- Compiling module psx_vip_v1_0_2_m15_exit_pipeline_imp_NCWDN4
-- Compiling module psx_vip_v1_0_2_m15_nodes_imp_1SUKOTP
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_27S1ZB
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_52IVBX
-- Compiling module psx_vip_v1_0_2_switchboards_imp_XRLGY1
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f4a2_one_0
-- Compiling module psx_vip_v1_0_2_bd_f4a2
-- Compiling module psx_vip_v1_0_2_clk_map_imp_194YLXR
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_OZ3EQC
-- Compiling module psx_vip_v1_0_2_m00_nodes_imp_2U26WO
-- Compiling module psx_vip_v1_0_2_m01_exit_pipeline_imp_LESPZO
-- Compiling module psx_vip_v1_0_2_m01_nodes_imp_15YHT72
-- Compiling module psx_vip_v1_0_2_m02_exit_pipeline_imp_W9W82C
-- Compiling module psx_vip_v1_0_2_m02_nodes_imp_1TAU7YT
-- Compiling module psx_vip_v1_0_2_m03_exit_pipeline_imp_RLNUVO
-- Compiling module psx_vip_v1_0_2_m03_nodes_imp_WU1OKJ
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1O98K0N
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1KREXQL
-- Compiling module psx_vip_v1_0_2_s01_entry_pipeline_imp_IEQ0EB
-- Compiling module psx_vip_v1_0_2_s01_nodes_imp_MN8I0R
-- Compiling module psx_vip_v1_0_2_s02_entry_pipeline_imp_EMTM7Y
-- Compiling module psx_vip_v1_0_2_s02_nodes_imp_CRCQ1S
-- Compiling module psx_vip_v1_0_2_s03_entry_pipeline_imp_1CS2CTM
-- Compiling module psx_vip_v1_0_2_s03_nodes_imp_1D3ICUU
-- Compiling module psx_vip_v1_0_2_s04_entry_pipeline_imp_1OC7UF8
-- Compiling module psx_vip_v1_0_2_s04_nodes_imp_1N61XLI
-- Compiling module psx_vip_v1_0_2_s05_entry_pipeline_imp_IBFHU8
-- Compiling module psx_vip_v1_0_2_s05_nodes_imp_K13P5S
-- Compiling module psx_vip_v1_0_2_s06_entry_pipeline_imp_EO7AR1
-- Compiling module psx_vip_v1_0_2_s06_nodes_imp_EIJK6Z
-- Compiling module psx_vip_v1_0_2_s07_entry_pipeline_imp_1CPQY9L
-- Compiling module psx_vip_v1_0_2_s07_nodes_imp_1AZU07H
-- Compiling module psx_vip_v1_0_2_s08_entry_pipeline_imp_1OD9LRL
-- Compiling module psx_vip_v1_0_2_s08_nodes_imp_1YZ25IZ
-- Compiling module psx_vip_v1_0_2_s09_entry_pipeline_imp_IK23DX
-- Compiling module psx_vip_v1_0_2_s09_nodes_imp_REK8I5
-- Compiling module psx_vip_v1_0_2_s10_entry_pipeline_imp_OFKEI8
-- Compiling module psx_vip_v1_0_2_s10_nodes_imp_WKSWBP
-- Compiling module psx_vip_v1_0_2_s11_entry_pipeline_imp_1I8PGH0
-- Compiling module psx_vip_v1_0_2_s11_nodes_imp_1SHDGWJ
-- Compiling module psx_vip_v1_0_2_s12_entry_pipeline_imp_1EDWR6H
-- Compiling module psx_vip_v1_0_2_s12_nodes_imp_152M9ZC
-- Compiling module psx_vip_v1_0_2_s13_entry_pipeline_imp_D0O0GD
-- Compiling module psx_vip_v1_0_2_s13_nodes_imp_2I8AYM
-- Compiling module psx_vip_v1_0_2_s14_entry_pipeline_imp_OI8SMB
-- Compiling module psx_vip_v1_0_2_s14_nodes_imp_U6H3GE
-- Compiling module psx_vip_v1_0_2_s15_entry_pipeline_imp_1I53CC7
-- Compiling module psx_vip_v1_0_2_s15_nodes_imp_1V36ZM0
-- Compiling module psx_vip_v1_0_2_switchboards_imp_1AG3DQX
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_f5ea_one_0
-- Compiling module psx_vip_v1_0_2_bd_f5ea
-- Compiling module psx_vip_v1_0_2_clk_map_imp_ET775E
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_1L3QTK9
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_LW5OH6
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_PCO8Q8
-- Compiling module psx_vip_v1_0_2_psx_vip_v1_0_2_bd_fb71_one_0
-- Compiling module psx_vip_v1_0_2_bd_fb71
-- Compiling module psx_vip_v1_0_2_clk_map_imp_1H4DEJP
-- Compiling module psx_vip_v1_0_2_m00_exit_pipeline_imp_JXR0OU
-- Compiling module psx_vip_v1_0_2_s00_entry_pipeline_imp_1IN9G71
-- Compiling module psx_vip_v1_0_2_s00_nodes_imp_1M2L7ON
-- Compiling module psx_vip_v1_0_2_design_SC_CCI_0
-- Compiling module psx_vip_v1_0_2_design_sc_cpmpscdxacelite512mcap32_128_0
-- Compiling module psx_vip_v1_0_2_design_SC_FPD_ADDR1_0
-- Compiling module psx_vip_v1_0_2_design_SC_FPD_ADDR2_0
-- Compiling module psx_vip_v1_0_2_design_SC_FPD_ADDR3_0
-- Compiling module psx_vip_v1_0_2_design_SC_FPD_AXI_PL_0
-- Compiling module psx_vip_v1_0_2_design_SC_FPD_REG_0
-- Compiling module psx_vip_v1_0_2_design_SC_HNF_FPD_0
-- Compiling module psx_vip_v1_0_2_design_SC_HNF_LPD_0
-- Compiling module psx_vip_v1_0_2_design_SC_HNF_PMC_0
-- Compiling module psx_vip_v1_0_2_design_SC_LPD_ADDR1_0
-- Compiling module psx_vip_v1_0_2_design_SC_LPD_ADDR2_0
-- Compiling module psx_vip_v1_0_2_design_SC_LPD_ADDR3_0
-- Compiling module psx_vip_v1_0_2_design_SC_LPD_REG_0
-- Compiling module psx_vip_v1_0_2_design_sc_lpxcpm128_0
-- Compiling module psx_vip_v1_0_2_design_SC_OCM_0
-- Compiling module psx_vip_v1_0_2_design_SC_PKI_FPD_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd0_128x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd0_256x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd0_32x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd0_64x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd1_128x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd1_256x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd1_32x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd1_64x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd2_128x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd2_256x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd2_32x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd2_64x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd3_128x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd3_256x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd3_32x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpsfpd3_64x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpslpd4_128x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpslpd4_256x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpslpd4_32x256_0
-- Compiling module psx_vip_v1_0_2_design_sc_plpslpd4_64x256_0
-- Compiling module psx_vip_v1_0_2_design_SC_PMC_ADDR1_0
-- Compiling module psx_vip_v1_0_2_design_SC_PMC_ADDR2_0
-- Compiling module psx_vip_v1_0_2_design_SC_PMC_ADDR3_0
-- Compiling module psx_vip_v1_0_2_design_SC_PMC_LPD_FPD_0
-- Compiling module psx_vip_v1_0_2_design_SC_PMC_NOC_INTERMEDIATE_0
-- Compiling module psx_vip_v1_0_2_design_SC_PMC_REG_0
-- Compiling module psx_vip_v1_0_2_design_sc_pscpmcdxaxi128_256_0
-- Compiling module psx_vip_v1_0_2_design_SC_PSCPMCFG_0
-- Compiling module psx_vip_v1_0_2_design_sc_psplfpd128x128_0
-- Compiling module psx_vip_v1_0_2_design_sc_psplfpd128x32_0
-- Compiling module psx_vip_v1_0_2_design_sc_psplfpd128x64_0
-- Compiling module psx_vip_v1_0_2_design_sc_pspllpd128x128_0
-- Compiling module psx_vip_v1_0_2_design_sc_pspllpd128x32_0
-- Compiling module psx_vip_v1_0_2_design_sc_pspllpd128x64_0
-- Compiling module psx_vip_v1_0_2_design_SC_RPU_NOC_INTERMEDIATE_0
-- Compiling module psx_vip_v1_0_2_design_SC_SPLITTER64BYTE_0
-- Compiling module psx_vip_v1_0_2_design
-- Compiling module psx_vip_v1_0_2_reg_map
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_DIST_ALIAS_GICDA_CFGID_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(1894)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(1894): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_DIST_MAIN_GICD_CFGID_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2800)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2800): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_ITS0_GITS0_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2866)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2866): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_ITS0_GITS0_BASER0_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2873)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2873): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_ITS0_GITS0_BASER1_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2874)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2874): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI1_GICR1_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2957)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2957): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI10_GICR10_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2978)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2978): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI11_GICR11_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2999)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(2999): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI12_GICR12_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3020)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3020): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI13_GICR13_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3041)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3041): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI14_GICR14_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3062)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3062): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI15_GICR15_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3083)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3083): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI2_GICR2_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3104)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3104): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI3_GICR3_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3125)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3125): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI4_GICR4_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3146)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3146): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI5_GICR5_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3167)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3167): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI6_GICR6_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3188)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3188): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI7_GICR7_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3209)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3209): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI8_GICR8_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3230)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3230): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'APU_GIC_REDIST_LPI9_GICR9_TYPER_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3251)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(3251): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME0_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10085)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10085): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME0_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10086)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10086): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME10_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10123)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10123): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME10_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10124)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10124): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME11_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10161)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10161): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME11_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10162)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10162): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME12_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10199)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10199): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME12_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10200)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10200): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME13_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10237)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10237): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME13_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10238)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10238): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME14_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10275)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10275): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME14_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10276)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10276): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME1_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10313)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10313): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME1_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10314)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10314): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME2_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10351)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10351): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME2_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10352)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10352): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME3_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10389)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10389): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME3_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10390)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10390): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME4_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10427)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10427): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME4_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10428)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10428): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME5_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10465)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10465): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME5_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10466)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10466): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME6_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10503)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10503): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME6_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10504)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10504): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME7_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10541)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10541): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME7_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10542)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10542): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME8_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10579)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10579): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME8_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10580)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10580): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME9_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10617)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10617): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME9_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10618)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10618): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME_BCAST_REG_CRAM_WR_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10655)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10655): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'CFRAME_BCAST_REG_CRAM_RD_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10656)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(10656): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'EMMC_REG_CAPABILITIES_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(23797)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(23797): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNSAM_UNIT_INFO_U_RNI_NID4_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(47028)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(47028): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_HASH_ADDR_MASK_REG_U_RNI_NID4_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(47072)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(47072): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_REGION_CMP_ADDR_MASK_REG_U_RNI_NID4_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(47073)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(47073): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_UNIT_INFO_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48178)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48178): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_AUX_CTL_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48181)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48181): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_QOS_RESERVATION_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48185)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48185): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_STARVATION_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48186)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48186): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION0_RNF_VEC_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48202)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48202): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION1_RNF_VEC_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48203)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48203): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION2_RNF_VEC_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48204)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48204): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION3_RNF_VEC_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48205)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48205): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_PHYS_ID0_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48224)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48224): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_PHYS_ID1_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48225)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48225): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_HN_SAM_HASH_ADDR_MASK_REG_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48288)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48288): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_HN_SAM_REGION_CMP_ADDR_MASK_REG_U_HNF_NID8_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48289)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48289): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_MXP_NODE_INFO_U_SMXP_0_1_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48324)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48324): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_FDC_NODE_INFO_U_SMXP_0_1_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48404)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48404): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNSAM_UNIT_INFO_U_RNFBESAM_NID12_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48969)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(48969): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_HASH_ADDR_MASK_REG_U_RNFBESAM_NID12_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49013)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49013): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_REGION_CMP_ADDR_MASK_REG_U_RNFBESAM_NID12_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49014)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49014): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_SBSX_NODE_INFO_U_SBSX_NID64_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49031)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49031): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_MXP_NODE_INFO_U_SMXP_1_0_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49046)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49046): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNSAM_UNIT_INFO_U_RND_NID68_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49152)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49152): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_HASH_ADDR_MASK_REG_U_RND_NID68_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49196)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49196): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_REGION_CMP_ADDR_MASK_REG_U_RND_NID68_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49197)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49197): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_FDC_NODE_INFO_U_SMXP_1_0_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49214)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(49214): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_NODE_INFO_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50300)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50300): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_UNIT_INFO_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50302)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50302): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_AUX_CTL_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50305)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50305): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_QOS_RESERVATION_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50309)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50309): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_STARVATION_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50310)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50310): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION0_RNF_VEC_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50326)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50326): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION1_RNF_VEC_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50327)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50327): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION2_RNF_VEC_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50328)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50328): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION3_RNF_VEC_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50329)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50329): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_PHYS_ID0_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50348)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50348): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_PHYS_ID1_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50349)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50349): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_HN_SAM_HASH_ADDR_MASK_REG_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50412)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50412): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_HN_SAM_REGION_CMP_ADDR_MASK_REG_U_HNF_NID72_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50413)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50413): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_MXP_NODE_INFO_U_SMXP_1_1_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50448)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50448): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_FDC_NODE_INFO_U_SMXP_1_1_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50528)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(50528): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNSAM_UNIT_INFO_U_RNFBESAM_NID76_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51093)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51093): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_HASH_ADDR_MASK_REG_U_RNFBESAM_NID76_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51137)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51137): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_REGION_CMP_ADDR_MASK_REG_U_RNFBESAM_NID76_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51138)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51138): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_SBSX_NODE_INFO_U_SBSX_NID128_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51155)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51155): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_MXP_NODE_INFO_U_SMXP_2_0_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51170)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51170): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNI_NODE_INFO_U_RNI_NID132_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51250)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51250): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNSAM_UNIT_INFO_U_RNI_NID132_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51274)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51274): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_HASH_ADDR_MASK_REG_U_RNI_NID132_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51318)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51318): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_REGION_CMP_ADDR_MASK_REG_U_RNI_NID132_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51319)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51319): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_FDC_NODE_INFO_U_SMXP_2_0_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51336)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(51336): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_NODE_INFO_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52422)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52422): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_UNIT_INFO_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52424)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52424): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_AUX_CTL_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52427)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52427): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_QOS_RESERVATION_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52431)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52431): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_STARVATION_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52432)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52432): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION0_RNF_VEC_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52448)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52448): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION1_RNF_VEC_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52449)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52449): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION2_RNF_VEC_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52450)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52450): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION3_RNF_VEC_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52451)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52451): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_PHYS_ID0_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52470)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_PHYS_ID1_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52471)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52471): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_HN_SAM_HASH_ADDR_MASK_REG_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52534)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52534): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_HN_SAM_REGION_CMP_ADDR_MASK_REG_U_HNF_NID136_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52535)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52535): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_MXP_NODE_INFO_U_SMXP_2_1_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52570)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52570): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_FDC_NODE_INFO_U_SMXP_2_1_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52650)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(52650): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNSAM_UNIT_INFO_U_RNFBESAM_NID140_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53215)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53215): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_HASH_ADDR_MASK_REG_U_RNFBESAM_NID140_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53259)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53259): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_REGION_CMP_ADDR_MASK_REG_U_RNFBESAM_NID140_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53260)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53260): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_SBSX_NODE_INFO_U_SBSX_NID192_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53277)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53277): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_CFGM_PERIPH_ID_0_PERIPH_ID_1_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53293)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53293): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_CFGM_COMPONENT_ID_0_COMPONENT_ID_1_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53297)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53297): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_CFGM_COMPONENT_ID_2_COMPONENT_ID_3_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53298)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53298): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_INFO_GLOBAL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53556)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53556): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_CFGM_ERRDEVARCH_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53582)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53582): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_CFGM_ERRPIDR01_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53586)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53586): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_CFGM_ERRCIDR01_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53588)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53588): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_CFGM_ERRCIDR23_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53589)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53589): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_MXP_NODE_INFO_U_SMXP_3_0_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53590)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53590): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF0_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53675)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53675): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF1_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53679)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53679): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF2_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53683)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53683): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF3_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53687)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53687): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF4_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53691)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53691): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF5_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53695)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53695): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF6_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53699)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53699): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF7_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53703)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53703): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF8_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53707)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53707): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF9_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53711)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53711): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF10_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53715)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53715): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF11_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53719)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53719): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF12_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53723)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53723): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF13_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53727)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53727): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF14_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53731)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53731): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DN_VMF15_CTRL_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53735)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53735): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_FDC_NODE_INFO_U_SMXP_3_0_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53740)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53740): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DT_AUTHSTATUS_DEVARCH_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53806)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53806): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DT_DEVTYPE_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53808)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53808): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DT_PIDR01_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53811)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53811): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DT_CIDR01_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53813)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53813): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_DT_CIDR23_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53814)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(53814): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNI_SAM_ADDRREGION0_CFG_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54344)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54344): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNI_SAM_ADDRREGION1_CFG_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54345)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54345): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNI_SAM_ADDRREGION2_CFG_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54346)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54346): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNI_SAM_ADDRREGION3_CFG_U_HND_NID196_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54347)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54347): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_NODE_INFO_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54444)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54444): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_UNIT_INFO_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54446)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54446): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_AUX_CTL_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54449)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54449): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_QOS_RESERVATION_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54453)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54453): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_STARVATION_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54454)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54454): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION0_RNF_VEC_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54470)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54470): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION1_RNF_VEC_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54471)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54471): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION2_RNF_VEC_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54472)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54472): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_SLCWAY_PARTITION3_RNF_VEC_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54473)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54473): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_PHYS_ID0_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54492)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54492): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNF_RN_PHYS_ID1_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54493)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54493): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_HN_SAM_HASH_ADDR_MASK_REG_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54556)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54556): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_HN_SAM_REGION_CMP_ADDR_MASK_REG_U_HNF_NID200_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54557)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54557): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_MXP_NODE_INFO_U_SMXP_3_1_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54592)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54592): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_FDC_NODE_INFO_U_SMXP_3_1_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54672)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(54672): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNSAM_UNIT_INFO_U_RNFBESAM_NID204_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55237)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55237): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_HASH_ADDR_MASK_REG_U_RNFBESAM_NID204_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55281)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55281): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_REGION_CMP_ADDR_MASK_REG_U_RNFBESAM_NID204_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55282)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55282): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_MXP_NODE_INFO_U_SMXP_4_0_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55299)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55299): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNI_NODE_INFO_U_HNI_NID256_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55379)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55379): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNI_SAM_ADDRREGION0_CFG_U_HNI_NID256_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55385)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55385): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNI_SAM_ADDRREGION1_CFG_U_HNI_NID256_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55386)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55386): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNI_SAM_ADDRREGION2_CFG_U_HNI_NID256_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55387)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55387): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_HNI_SAM_ADDRREGION3_CFG_U_HNI_NID256_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55388)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55388): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNI_NODE_INFO_U_RNI_NID260_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55400)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55400): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNI_UNIT_INFO_U_RNI_NID260_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55402)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55402): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNSAM_UNIT_INFO_U_RNI_NID260_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55424)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55424): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_HASH_ADDR_MASK_REG_U_RNI_NID260_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55468)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55468): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_REGION_CMP_ADDR_MASK_REG_U_RNI_NID260_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55469)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55469): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_FDC_NODE_INFO_U_SMXP_4_0_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55486)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(55486): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_CXG_RA_UNIT_INFO_U_CXRH_NID264_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(56574)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(56574): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_MXP_NODE_INFO_U_SMXP_4_1_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(56629)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(56629): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_CXG_HA_UNIT_INFO_U_CXRH_NID264_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(56712)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(56712): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_CXLA_AUX_CTL_U_CXRH_NID264_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(56754)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(56754): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_FDC_NODE_INFO_U_SMXP_4_1_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(56780)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(56780): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNSAM_UNIT_INFO_U_CXRH_NID264_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57345)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57345): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_HASH_ADDR_MASK_REG_U_CXRH_NID264_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57389)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57389): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_REGION_CMP_ADDR_MASK_REG_U_CXRH_NID264_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57390)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57390): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_POR_RNSAM_UNIT_INFO_U_RNFBESAM_NID268_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57409)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57409): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_HASH_ADDR_MASK_REG_U_RNFBESAM_NID268_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57453)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57453): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'PS_FPD_CMN_RNSAM_REGION_CMP_ADDR_MASK_REG_U_RNFBESAM_NID268_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57454)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(57454): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Warning: ** while parsing file included at F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/psx_vip_v1_0/hdl/psx_vip_v1_0_vl_rfs.sv(1216313)
** while parsing macro expansion: 'SD0_REG_CAPABILITIES_DEFVAL' starting at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(58421)
** at F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/psx_vip_v1_0_2_reg_init.sv(58421): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
-- Compiling module psx_vip_v1_0_2_ocm_mem
-- Compiling module psx_vip_v1_0_2_regc
-- Compiling module psx_vip_v1_0_2_ocmc
-- Compiling module psx_vip_v1_0_2_gen_reset
-- Compiling module psx_vip_v1_0_2_gen_clock
-- Compiling package psx_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module psx_vip_v1_0_2_axi_slave
-- Compiling module psx_vip_v1_0_2_axi_master
-- Compiling module psx_vip_v1_0_2_mux_design
-- Compiling module psx_vip_v1_0_2

Top level modules:
	psx_vip_v1_0_2
End time: 10:59:11 on May 15,2024, Elapsed time: 0:00:11
Errors: 0, Warnings: 200

END_COMPILATION_MESSAGES(modelsim:verilog:psx_vip_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 200 warning(s), 88.76 % complete

Compiling verilog library 'qdriv_pl_phy_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:qdriv_pl_phy_v1_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:13 on May 15,2024
vlog -L mem_pl_v1_0_1 -L qdriv_pl_phy_v1_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work qdriv_pl_phy_v1_0_1 -f F:\FPGA\vivadoModelsimLib/qdriv_pl_phy_v1_0_1/.cxl.sv.ip.cmf 
-- Compiling module qdriv_pl_phy_v1_0_1_xphy_bank_wrapper
-- Compiling module qdriv_pl_phy_v1_0_1_floping

Top level modules:
	qdriv_pl_phy_v1_0_1_xphy_bank_wrapper
	qdriv_pl_phy_v1_0_1_floping
End time: 10:59:13 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:qdriv_pl_phy_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 88.96 % complete

Compiling vhdl library 'quadsgmii_v3_5_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:quadsgmii_v3_5_15)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:16 on May 15,2024
vcom -93 -work quadsgmii_v3_5_15 -f F:\FPGA\vivadoModelsimLib/quadsgmii_v3_5_15/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:59:17 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:quadsgmii_v3_5_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 89.16 % complete

Compiling vhdl library 'rs_encoder_v9_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:rs_encoder_v9_0_19)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:19 on May 15,2024
vcom -93 -work rs_encoder_v9_0_19 -f F:\FPGA\vivadoModelsimLib/rs_encoder_v9_0_19/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:59:21 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:rs_encoder_v9_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 89.36 % complete

Compiling verilog library 'sd_fec_v1_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:sd_fec_v1_1_12)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:23 on May 15,2024
vlog -L fec_5g_common_v1_1_3 -L sd_fec_v1_1_12 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work sd_fec_v1_1_12 -f F:\FPGA\vivadoModelsimLib/sd_fec_v1_1_12/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/sd_fec_v1_1/hdl/sd_fec_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:59:23 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 295

END_COMPILATION_MESSAGES(modelsim:verilog:sd_fec_v1_1_12)
==============================================================================


compile_simlib: 0 error(s), 295 warning(s), 89.56 % complete

Compiling verilog library 'shell_utils_addr_remap_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:shell_utils_addr_remap_v1_0_8)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:26 on May 15,2024
vlog -L smartconnect_v1_0 -L shell_utils_addr_remap_v1_0_8 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work shell_utils_addr_remap_v1_0_8 -f F:\FPGA\vivadoModelsimLib/shell_utils_addr_remap_v1_0_8/.cxl.sv.ip.cmf 
-- Compiling module shell_utils_addr_remap_v1_0_8_decerr_slave
-- Compiling module shell_utils_addr_remap_v1_0_8_top

Top level modules:
	shell_utils_addr_remap_v1_0_8_top
End time: 10:59:26 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:shell_utils_addr_remap_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 89.76 % complete

Compiling vhdl library 'shell_utils_build_info_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:shell_utils_build_info_v1_0_1)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:29 on May 15,2024
vcom -93 -work shell_utils_build_info_v1_0_1 -f F:\FPGA\vivadoModelsimLib/shell_utils_build_info_v1_0_1/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:59:29 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:shell_utils_build_info_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 89.96 % complete

Compiling vhdl library 'sid_v8_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:sid_v8_0_19)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:32 on May 15,2024
vcom -93 -work sid_v8_0_19 -f F:\FPGA\vivadoModelsimLib/sid_v8_0_19/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:59:33 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:sid_v8_0_19)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.16 % complete

Compiling verilog library 'soft_ecc_proxy_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:soft_ecc_proxy_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:35 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work soft_ecc_proxy_v1_0_3 -f F:\FPGA\vivadoModelsimLib/soft_ecc_proxy_v1_0_3/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:59:35 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:soft_ecc_proxy_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.36 % complete

Compiling verilog library 'soft_ecc_proxy_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:soft_ecc_proxy_v1_1_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:38 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work soft_ecc_proxy_v1_1_0 -f F:\FPGA\vivadoModelsimLib/soft_ecc_proxy_v1_1_0/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:59:38 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:soft_ecc_proxy_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.56 % complete

Compiling vhdl library 'spdif_v2_0_28'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:spdif_v2_0_28)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:41 on May 15,2024
vcom -93 -work spdif_v2_0_28 -f F:\FPGA\vivadoModelsimLib/spdif_v2_0_28/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:59:42 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:spdif_v2_0_28)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.76 % complete

Compiling vhdl library 'srio_gen2_v4_1_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:srio_gen2_v4_1_18)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:44 on May 15,2024
vcom -93 -work srio_gen2_v4_1_18 -f F:\FPGA\vivadoModelsimLib/srio_gen2_v4_1_18/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:59:44 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:srio_gen2_v4_1_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 90.96 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/srio_gen2_v4_1_18".
Errors: 0, Warnings: 1

Compiling verilog library 'srio_gen2_v4_1_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:srio_gen2_v4_1_18)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:47 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work srio_gen2_v4_1_18 -f F:\FPGA\vivadoModelsimLib/srio_gen2_v4_1_18/.cxl.ver.ip.cmf 

Top level modules:
End time: 10:59:48 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:srio_gen2_v4_1_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 91.16 % complete

Compiling vhdl library 'switch_core_top_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:switch_core_top_v1_0_14)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:50 on May 15,2024
vcom -93 -work switch_core_top_v1_0_14 -f F:\FPGA\vivadoModelsimLib/switch_core_top_v1_0_14/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 10:59:51 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:switch_core_top_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 91.37 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/switch_core_top_v1_0_14".
Errors: 0, Warnings: 1

Compiling verilog library 'switch_core_top_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:switch_core_top_v1_0_14)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:53 on May 15,2024
vlog -L switch_core_top_v1_0_14 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work switch_core_top_v1_0_14 -f F:\FPGA\vivadoModelsimLib/switch_core_top_v1_0_14/.cxl.sv.ip.cmf 
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/switch_core_top_v1_0_14_regs_include.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/switch_core_top_v1_0_14_regs_include.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl/switch_core_top_v1_0_14_regs_include.vh(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 10:59:54 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 3

END_COMPILATION_MESSAGES(modelsim:verilog:switch_core_top_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 91.57 % complete

Compiling vhdl library 'tcc_decoder_3gppmm_v2_0_25'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gppmm_v2_0_25)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 10:59:56 on May 15,2024
vcom -93 -work tcc_decoder_3gppmm_v2_0_25 -f F:\FPGA\vivadoModelsimLib/tcc_decoder_3gppmm_v2_0_25/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_lifo".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_win".
** Warning: F:\FPGA\Vivado23\Vivado\2023.2\data\ip\xilinx\tcc_decoder_3gppmm_v2_0\hdl\tcc_decoder_3gppmm_v2_0_vh_rfs.vhd(87): (vcom-1515) Prefix of predefined attribute "length" is function call "compress_fifo_siso".
End time: 10:59:59 on May 15,2024, Elapsed time: 0:00:03
Errors: 0, Warnings: 4

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_decoder_3gppmm_v2_0_25)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 91.77 % complete

Compiling vhdl library 'tcc_encoder_3gpplte_v4_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpplte_v4_0_17)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:01 on May 15,2024
vcom -93 -work tcc_encoder_3gpplte_v4_0_17 -f F:\FPGA\vivadoModelsimLib/tcc_encoder_3gpplte_v4_0_17/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 11:00:02 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpplte_v4_0_17)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 91.97 % complete

Compiling vhdl library 'tcc_encoder_3gpp_v5_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpp_v5_0_20)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:04 on May 15,2024
vcom -93 -work tcc_encoder_3gpp_v5_0_20 -f F:\FPGA\vivadoModelsimLib/tcc_encoder_3gpp_v5_0_20/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 11:00:05 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:tcc_encoder_3gpp_v5_0_20)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 92.17 % complete

Compiling vhdl library 'tmr_comparator_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_comparator_v1_0_6)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:07 on May 15,2024
vcom -93 -work tmr_comparator_v1_0_6 -f F:\FPGA\vivadoModelsimLib/tmr_comparator_v1_0_6/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Comparator
-- Compiling architecture IMP of Comparator
-- Compiling entity lmb_comparator
-- Compiling architecture imp of lmb_comparator
-- Loading entity Comparator
-- Compiling entity s_lmb_comparator
-- Compiling architecture imp of s_lmb_comparator
-- Compiling entity bram_comparator
-- Compiling architecture imp of bram_comparator
-- Compiling entity axi_comparator
-- Compiling architecture imp of axi_comparator
-- Compiling entity s_axi_comparator
-- Compiling architecture imp of s_axi_comparator
-- Compiling entity s_axis_comparator
-- Compiling architecture imp of s_axis_comparator
-- Compiling entity m_axis_comparator
-- Compiling architecture imp of m_axis_comparator
-- Compiling entity trace_comparator
-- Compiling architecture imp of trace_comparator
-- Compiling entity interrupt_comparator
-- Compiling architecture imp of interrupt_comparator
-- Compiling entity tmr_test
-- Compiling architecture imp of tmr_test
-- Compiling entity tmr_comparator
-- Compiling architecture imp of tmr_comparator
-- Loading entity Voter
-- Loading entity lmb_comparator
-- Loading entity lmb_voter
-- Loading entity s_lmb_comparator
-- Loading entity s_lmb_voter
-- Loading entity bram_comparator
-- Loading entity bram_voter
-- Loading entity axi_comparator
-- Loading entity axi_voter
-- Loading entity s_axi_comparator
-- Loading entity s_axi_voter
-- Loading entity m_axis_comparator
-- Loading entity m_axis_voter
-- Loading entity s_axis_comparator
-- Loading entity s_axis_voter
-- Loading entity trace_comparator
-- Loading entity trace_voter
-- Loading entity interrupt_comparator
-- Loading entity interrupt_voter
-- Loading entity tmr_test
End time: 11:00:07 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_comparator_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 92.37 % complete

Compiling vhdl library 'tmr_sem_v1_0_25'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tmr_sem_v1_0_25)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:10 on May 15,2024
vcom -93 -work tmr_sem_v1_0_25 -f F:\FPGA\vivadoModelsimLib/tmr_sem_v1_0_25/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity SRL_FIFO
-- Compiling architecture IMP of SRL_FIFO
-- Compiling entity Divide_part
-- Compiling architecture VHDL_RTL of Divide_part
-- Compiling entity FIT_Module
-- Compiling architecture VHDL_RTL of FIT_Module
-- Compiling entity UART_Receive
-- Compiling architecture IMP of UART_Receive
-- Compiling entity UART_Transmit
-- Compiling architecture IMP of UART_Transmit
-- Compiling entity tmr_sem
-- Loading package VCOMPONENTS
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Compiling architecture imp of tmr_sem
End time: 11:00:11 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:tmr_sem_v1_0_25)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 92.57 % complete

Compiling vhdl library 'tri_mode_ethernet_mac_v9_0_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tri_mode_ethernet_mac_v9_0_29)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:13 on May 15,2024
vcom -93 -work tri_mode_ethernet_mac_v9_0_29 -f F:\FPGA\vivadoModelsimLib/tri_mode_ethernet_mac_v9_0_29/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 11:00:14 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:tri_mode_ethernet_mac_v9_0_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 92.77 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/tri_mode_ethernet_mac_v9_0_29".
Errors: 0, Warnings: 1

Compiling verilog library 'tri_mode_ethernet_mac_v9_0_29'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:tri_mode_ethernet_mac_v9_0_29)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:16 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work tri_mode_ethernet_mac_v9_0_29 -f F:\FPGA\vivadoModelsimLib/tri_mode_ethernet_mac_v9_0_29/.cxl.ver.ip.cmf 

Top level modules:
End time: 11:00:17 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:tri_mode_ethernet_mac_v9_0_29)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 92.97 % complete

Compiling vhdl library 'tsn_temac_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:tsn_temac_v1_0_9)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:20 on May 15,2024
vcom -93 -work tsn_temac_v1_0_9 -f F:\FPGA\vivadoModelsimLib/tsn_temac_v1_0_9/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 11:00:21 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:tsn_temac_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.17 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/tsn_temac_v1_0_9".
Errors: 0, Warnings: 1

Compiling verilog library 'tsn_temac_v1_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:tsn_temac_v1_0_9)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:23 on May 15,2024
vlog -L tsn_temac_v1_0_9 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work tsn_temac_v1_0_9 -f F:\FPGA\vivadoModelsimLib/tsn_temac_v1_0_9/.cxl.sv.ip.cmf 

Top level modules:
End time: 11:00:23 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:tsn_temac_v1_0_9)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.37 % complete

Compiling verilog library 'vby1hs_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:vby1hs_v1_0_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:26 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work vby1hs_v1_0_4 -f F:\FPGA\vivadoModelsimLib/vby1hs_v1_0_4/.cxl.ver.ip.cmf 

Top level modules:
End time: 11:00:26 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:vby1hs_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.57 % complete

Compiling vhdl library 'versal_cips_ps_vip_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:versal_cips_ps_vip_v1_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:29 on May 15,2024
vcom -93 -work versal_cips_ps_vip_v1_0_7 -f F:\FPGA\vivadoModelsimLib/versal_cips_ps_vip_v1_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity versal_cips_ps_vip_v1_0_7_design_axi_apb_bridge_0_0
-- Compiling architecture versal_cips_ps_vip_v1_0_7_design_axi_apb_bridge_0_0_arch of versal_cips_ps_vip_v1_0_7_design_axi_apb_bridge_0_0
End time: 11:00:29 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:versal_cips_ps_vip_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.78 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/versal_cips_ps_vip_v1_0_7".
Errors: 0, Warnings: 1

Compiling verilog library 'versal_cips_ps_vip_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:versal_cips_ps_vip_v1_0_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:32 on May 15,2024
vlog -L axi_vip_v1_1_15 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_7 -L xilinx_vip "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work versal_cips_ps_vip_v1_0_7 -f F:\FPGA\vivadoModelsimLib/versal_cips_ps_vip_v1_0_7/.cxl.sv.ip.cmf 
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_s00mmu_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_s00tr_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_s00sic_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_s00a2s_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_sawn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_sarn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_swn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_srn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_sbn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_arsw_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_awsw_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_bsw_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_rsw_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_wsw_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m00awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m01awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m02awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m03awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m04awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m05awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m06awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m07awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m08awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m09awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m10awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m11awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m12awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m13awn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m00arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m01arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m02arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m03arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m04arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m05arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m06arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m07arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m08arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m09arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m10arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m11arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m12arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m13arn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m00wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m01wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m02wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m03wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m04wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m05wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m06wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m07wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m08wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m09wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m10wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m11wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m12wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m13wn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m00rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m01rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m02rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m03rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m04rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m05rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m06rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m07rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m08rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m09rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m10rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m11rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m12rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m13rn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m00bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m01bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m02bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m03bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m04bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m05bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m06bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m07bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m08bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m09bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m10bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m11bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m12bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m13bn_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m01s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m02s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m03s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m04s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m05s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m06s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m07s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m08s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m09s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m10s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m11s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m12s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m13s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_m00s2a_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m01e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m02e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m03e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m04e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m05e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m06e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m07e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m08e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m09e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m10e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m11e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m12e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_m13e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_m00e_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_FG09ES
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_1LFXP4V
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_L4Z918
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_OUV2P2
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_1CVYGKR
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_K5E01C
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_1KIUP4J
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_1PM1VVT
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_D5UY1E
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_1NWAVPL
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_NKNUOA
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_I4CLXS
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_1AV6IVX
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_M9W98M
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_1MNXBK5
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_1J65R6N
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_1DPEZBR
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_KYM3D8
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_1JO2F0V
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_1PCKJV9
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_GHJ9J5
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_1IBGUZE
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_I0JGT5
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_NOBQGZ
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_12EL5DD
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_VUELRE
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_1V4J1RD
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_1RCRSTV
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_VS963S
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_12BSW6R
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_2IC35C
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_7YNBVU
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_11DKCR0
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_YZM05Z
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_1Y95QAC
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_1SISTVY
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_GNVBO8
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_1IK2SCJ
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_nodes_imp_15847XR
-- Compiling module versal_cips_ps_vip_v1_0_7_m01_exit_pipeline_imp_1MOZ6PV
-- Compiling module versal_cips_ps_vip_v1_0_7_m01_nodes_imp_2NZ0IH
-- Compiling module versal_cips_ps_vip_v1_0_7_m02_exit_pipeline_imp_1T6SQYR
-- Compiling module versal_cips_ps_vip_v1_0_7_m02_nodes_imp_WQGEWY
-- Compiling module versal_cips_ps_vip_v1_0_7_m03_exit_pipeline_imp_1YFMTDV
-- Compiling module versal_cips_ps_vip_v1_0_7_m03_nodes_imp_1SMYINO
-- Compiling module versal_cips_ps_vip_v1_0_7_m04_exit_pipeline_imp_166BB43
-- Compiling module versal_cips_ps_vip_v1_0_7_m04_nodes_imp_136MH4K
-- Compiling module versal_cips_ps_vip_v1_0_7_m05_exit_pipeline_imp_13PZCN7
-- Compiling module versal_cips_ps_vip_v1_0_7_m05_nodes_imp_4HYYBM
-- Compiling module versal_cips_ps_vip_v1_0_7_m06_exit_pipeline_imp_1EL33PF
-- Compiling module versal_cips_ps_vip_v1_0_7_m06_nodes_imp_U24ZH5
-- Compiling module versal_cips_ps_vip_v1_0_7_m07_exit_pipeline_imp_18SVB5V
-- Compiling module versal_cips_ps_vip_v1_0_7_m07_nodes_imp_1UYSFLB
-- Compiling module versal_cips_ps_vip_v1_0_7_m08_exit_pipeline_imp_YXERYB
-- Compiling module versal_cips_ps_vip_v1_0_7_m08_nodes_imp_1AK4LQX
-- Compiling module versal_cips_ps_vip_v1_0_7_m09_exit_pipeline_imp_TMPADF
-- Compiling module versal_cips_ps_vip_v1_0_7_m09_nodes_imp_GAXXM7
-- Compiling module versal_cips_ps_vip_v1_0_7_m10_exit_pipeline_imp_QL5H3R
-- Compiling module versal_cips_ps_vip_v1_0_7_m10_nodes_imp_CLUH1J
-- Compiling module versal_cips_ps_vip_v1_0_7_m11_exit_pipeline_imp_K8YUC7
-- Compiling module versal_cips_ps_vip_v1_0_7_m11_nodes_imp_1CXS1IP
-- Compiling module versal_cips_ps_vip_v1_0_7_m12_exit_pipeline_imp_VHSSBB
-- Compiling module versal_cips_ps_vip_v1_0_7_m12_nodes_imp_1KLR0X6
-- Compiling module versal_cips_ps_vip_v1_0_7_m13_exit_pipeline_imp_SHHZMF
-- Compiling module versal_cips_ps_vip_v1_0_7_m13_nodes_imp_MHNRBW
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_JUJAWW
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_MT09I2
-- Compiling module versal_cips_ps_vip_v1_0_7_switchboards_imp_G130UM
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_YBJQ2B
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_10DPRVS
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_25WMJ
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_5ZB9F5
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a
-- Compiling module versal_cips_ps_vip_v1_0_7_clk_map_imp_DLUDCT
-- Compiling module versal_cips_ps_vip_v1_0_7_m00_exit_pipeline_imp_1JY66DI
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_entry_pipeline_imp_KONUTH
-- Compiling module versal_cips_ps_vip_v1_0_7_s00_nodes_imp_QF0TZZ
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_427c_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_428c_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_436c_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_439c_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_6f5b_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_7a9a_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_826a_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_82dd_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_833d_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_83cd_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_a2bb_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_bd_b77a_one_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_smartconnect_1_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_smartconnect_2_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_smartconnect_3_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_smartconnect_4_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_smartconnect_5_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_smartconnect_6_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_smartconnect_7_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_sc_psplfpd128x32_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_sc_psplfpd128x64_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_sc_pspllpd128x32_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_sc_pspllpd128x64_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design_sc_axi2apb_slave_side_0
-- Compiling module versal_cips_ps_vip_v1_0_7_design
-- Compiling module versal_cips_ps_vip_v1_0_7_reg_map
-- Compiling module versal_cips_ps_vip_v1_0_7_ocm_mem
-- Compiling module versal_cips_ps_vip_v1_0_7_regc
-- Compiling module versal_cips_ps_vip_v1_0_7_ocmc
-- Compiling module versal_cips_ps_vip_v1_0_7_gen_reset
-- Compiling module versal_cips_ps_vip_v1_0_7_gen_clock
-- Compiling package versal_cips_ps_vip_v1_0_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module versal_cips_ps_vip_v1_0_7_axi_slave
-- Compiling module versal_cips_ps_vip_v1_0_7_axi_master
-- Compiling module versal_cips_ps_vip_cci_address_decode
-- Compiling module versal_cips_ps_vip_v1_0_7_mux_design
-- Compiling module versal_cips_ps_vip_v1_0_7

Top level modules:
	versal_cips_ps_vip_v1_0_7
End time: 11:00:34 on May 15,2024, Elapsed time: 0:00:02
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:versal_cips_ps_vip_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 93.98 % complete

Compiling verilog library 'videoaxi4s_bridge_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:videoaxi4s_bridge_v1_0_6)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:36 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work videoaxi4s_bridge_v1_0_6 -f F:\FPGA\vivadoModelsimLib/videoaxi4s_bridge_v1_0_6/.cxl.ver.ip.cmf 
-- Compiling module videoaxi4s_bridge_v1_0_6
-- Compiling module videoaxi4s_bridge_v1_0_6_axis
-- Compiling module videoaxi4s_bridge_v1_0_6_sub
-- Compiling module videoaxi4s_bridge_v1_0_6_dsc_fifo

Top level modules:
	videoaxi4s_bridge_v1_0_6
End time: 11:00:36 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:videoaxi4s_bridge_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.18 % complete

Compiling vhdl library 'viterbi_v9_1_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:viterbi_v9_1_15)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:39 on May 15,2024
vcom -93 -work viterbi_v9_1_15 -f F:\FPGA\vivadoModelsimLib/viterbi_v9_1_15/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 11:00:40 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:viterbi_v9_1_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.38 % complete

Compiling vhdl library 'v_dual_splitter_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:v_dual_splitter_v1_0_10)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:42 on May 15,2024
vcom -93 -work v_dual_splitter_v1_0_10 -f F:\FPGA\vivadoModelsimLib/v_dual_splitter_v1_0_10/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_SIGNED
-- Compiling entity video_ctrl_wrapper
-- Compiling architecture RTL of video_ctrl_wrapper
End time: 11:00:43 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:v_dual_splitter_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.58 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/v_dual_splitter_v1_0_10".
Errors: 0, Warnings: 1

Compiling verilog library 'v_dual_splitter_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_dual_splitter_v1_0_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:45 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_dual_splitter_v1_0_10 -f F:\FPGA\vivadoModelsimLib/v_dual_splitter_v1_0_10/.cxl.ver.ip.cmf 
-- Compiling module v_dual_splitter_v1_0_10_core
-- Compiling module v_dual_splitter_v1_0_10

Top level modules:
	v_dual_splitter_v1_0_10
End time: 11:00:46 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_dual_splitter_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.78 % complete

Compiling verilog library 'v_frmbuf_rd_v2_3_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_3_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:48 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_frmbuf_rd_v2_3_4 -f F:\FPGA\vivadoModelsimLib/v_frmbuf_rd_v2_3_4/.cxl.ver.ip.cmf 
End time: 11:00:49 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_3_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 94.98 % complete

Compiling verilog library 'v_frmbuf_rd_v2_4_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_4_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:52 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_frmbuf_rd_v2_4_1 -f F:\FPGA\vivadoModelsimLib/v_frmbuf_rd_v2_4_1/.cxl.ver.ip.cmf 
End time: 11:00:52 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_4_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.18 % complete

Compiling verilog library 'v_frmbuf_rd_v2_5_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_5_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:55 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_frmbuf_rd_v2_5_0 -f F:\FPGA\vivadoModelsimLib/v_frmbuf_rd_v2_5_0/.cxl.ver.ip.cmf 
End time: 11:00:55 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_rd_v2_5_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.38 % complete

Compiling verilog library 'v_frmbuf_wr_v2_3_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_3_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:00:58 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_frmbuf_wr_v2_3_4 -f F:\FPGA\vivadoModelsimLib/v_frmbuf_wr_v2_3_4/.cxl.ver.ip.cmf 
End time: 11:00:58 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_3_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.58 % complete

Compiling verilog library 'v_frmbuf_wr_v2_4_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_4_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:01 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_frmbuf_wr_v2_4_1 -f F:\FPGA\vivadoModelsimLib/v_frmbuf_wr_v2_4_1/.cxl.ver.ip.cmf 
End time: 11:01:01 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_4_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.78 % complete

Compiling verilog library 'v_frmbuf_wr_v2_5_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_5_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:04 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_frmbuf_wr_v2_5_0 -f F:\FPGA\vivadoModelsimLib/v_frmbuf_wr_v2_5_0/.cxl.ver.ip.cmf 
End time: 11:01:04 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_frmbuf_wr_v2_5_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 95.98 % complete

Compiling verilog library 'v_hdmi_rx1_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx1_v1_0_6)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:07 on May 15,2024
vlog -L v_hdmi_rx1_v1_0_6 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_rx1_v1_0_6 -f F:\FPGA\vivadoModelsimLib/v_hdmi_rx1_v1_0_6/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_rx1_v1_0/hdl/v_hdmi_rx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:01:08 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 736

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_rx1_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 736 warning(s), 96.18 % complete

Compiling verilog library 'v_hdmi_tx1_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx1_v1_0_6)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:10 on May 15,2024
vlog -L v_hdmi_tx1_v1_0_6 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work v_hdmi_tx1_v1_0_6 -f F:\FPGA\vivadoModelsimLib/v_hdmi_tx1_v1_0_6/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/v_hdmi_tx1_v1_0/hdl/v_hdmi_tx1_v1_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:01:11 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 506

END_COMPILATION_MESSAGES(modelsim:verilog:v_hdmi_tx1_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 506 warning(s), 96.39 % complete

Compiling verilog library 'v_mix_v5_2_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_mix_v5_2_6)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:13 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_mix_v5_2_6 -f F:\FPGA\vivadoModelsimLib/v_mix_v5_2_6/.cxl.ver.ip.cmf 
End time: 11:01:13 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_mix_v5_2_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 96.59 % complete

Compiling verilog library 'v_multi_scaler_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_multi_scaler_v1_2_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:16 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_multi_scaler_v1_2_4 -f F:\FPGA\vivadoModelsimLib/v_multi_scaler_v1_2_4/.cxl.ver.ip.cmf 
End time: 11:01:16 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_multi_scaler_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 96.79 % complete

Compiling verilog library 'v_tpg_v8_2_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_tpg_v8_2_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:19 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_tpg_v8_2_3 -f F:\FPGA\vivadoModelsimLib/v_tpg_v8_2_3/.cxl.ver.ip.cmf 
End time: 11:01:19 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_tpg_v8_2_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 96.99 % complete

Compiling verilog library 'v_vid_gt_bridge_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vid_gt_bridge_v1_0_10)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:22 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_vid_gt_bridge_v1_0_10 -f F:\FPGA\vivadoModelsimLib/v_vid_gt_bridge_v1_0_10/.cxl.ver.ip.cmf 
-- Compiling module v_vid_gt_bridge_v1_0_10_axi
-- Compiling module rx_rate_detect
-- Compiling module gpio_rate_change

Top level modules:
	v_vid_gt_bridge_v1_0_10_axi
	rx_rate_detect
	gpio_rate_change
End time: 11:01:22 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_vid_gt_bridge_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.19 % complete

Compiling verilog library 'v_vid_gt_bridge_v2_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vid_gt_bridge_v2_0_4)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:25 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_vid_gt_bridge_v2_0_4 -f F:\FPGA\vivadoModelsimLib/v_vid_gt_bridge_v2_0_4/.cxl.ver.ip.cmf 
-- Compiling module v_vid_gt_bridge_v2_0_4_axi
-- Compiling module rx_rate_detect
-- Compiling module gpio_rate_change

Top level modules:
	v_vid_gt_bridge_v2_0_4_axi
	rx_rate_detect
	gpio_rate_change
End time: 11:01:25 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_vid_gt_bridge_v2_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.39 % complete

Compiling verilog library 'v_vid_sdi_tx_bridge_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_vid_sdi_tx_bridge_v2_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:28 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_vid_sdi_tx_bridge_v2_0_1 -f F:\FPGA\vivadoModelsimLib/v_vid_sdi_tx_bridge_v2_0_1/.cxl.ver.ip.cmf 
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_lib_sync_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_lib_sync_bus
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_12g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_12g_clamp
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_12g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_12g_embedder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_12g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_12g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_12g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_3g_ce_gen
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_3g_converter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_3g_embeddder
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_3g_fifo
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_3g_formatter
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1_3g
-- Compiling module v_vid_sdi_tx_bridge_v2_0_1

Top level modules:
	v_vid_sdi_tx_bridge_v2_0_1_lib_sync_fifo
	v_vid_sdi_tx_bridge_v2_0_1_lib_sync_bus
	v_vid_sdi_tx_bridge_v2_0_1
End time: 11:01:29 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_vid_sdi_tx_bridge_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.59 % complete

Compiling verilog library 'v_warp_filter_v1_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_warp_filter_v1_1_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:31 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_warp_filter_v1_1_2 -f F:\FPGA\vivadoModelsimLib/v_warp_filter_v1_1_2/.cxl.ver.ip.cmf 
End time: 11:01:32 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_warp_filter_v1_1_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.79 % complete

Compiling verilog library 'v_warp_init_v1_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:v_warp_init_v1_1_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:34 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work v_warp_init_v1_1_2 -f F:\FPGA\vivadoModelsimLib/v_warp_init_v1_1_2/.cxl.ver.ip.cmf 
End time: 11:01:35 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:v_warp_init_v1_1_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 97.99 % complete

Compiling vhdl library 'xbip_dsp48_multacc_v3_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multacc_v3_0_7)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:38 on May 15,2024
vcom -93 -work xbip_dsp48_multacc_v3_0_7 -f F:\FPGA\vivadoModelsimLib/xbip_dsp48_multacc_v3_0_7/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 11:01:38 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_dsp48_multacc_v3_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 98.19 % complete

Compiling vhdl library 'xbip_multadd_v3_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xbip_multadd_v3_0_18)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:41 on May 15,2024
vcom -93 -work xbip_multadd_v3_0_18 -f F:\FPGA\vivadoModelsimLib/xbip_multadd_v3_0_18/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 11:01:42 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xbip_multadd_v3_0_18)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 98.39 % complete

Compiling verilog library 'xdfe_cc_filter_v1_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xdfe_cc_filter_v1_1_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:44 on May 15,2024
vlog -L xdfe_common_v1_0_1 -L xdfe_cc_filter_v1_1_2 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_cc_filter_v1_1_2 -f F:\FPGA\vivadoModelsimLib/xdfe_cc_filter_v1_1_2/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_filter_v1_1/hdl/xdfe_cc_filter_v1_1_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:01:44 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 17

END_COMPILATION_MESSAGES(modelsim:verilog:xdfe_cc_filter_v1_1_2)
==============================================================================


compile_simlib: 0 error(s), 17 warning(s), 98.59 % complete

Compiling verilog library 'xdfe_cc_mixer_v2_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xdfe_cc_mixer_v2_0_2)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:47 on May 15,2024
vlog -L xdfe_common_v1_0_1 -L xdfe_cc_mixer_v2_0_2 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_cc_mixer_v2_0_2 -f F:\FPGA\vivadoModelsimLib/xdfe_cc_mixer_v2_0_2/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_cc_mixer_v2_0/hdl/xdfe_cc_mixer_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:01:47 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 209

END_COMPILATION_MESSAGES(modelsim:verilog:xdfe_cc_mixer_v2_0_2)
==============================================================================


compile_simlib: 0 error(s), 209 warning(s), 98.80 % complete

Compiling verilog library 'xdfe_equalizer_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xdfe_equalizer_v1_0_7)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:50 on May 15,2024
vlog -L xdfe_common_v1_0_1 -L xdfe_equalizer_v1_0_7 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_equalizer_v1_0_7 -f F:\FPGA\vivadoModelsimLib/xdfe_equalizer_v1_0_7/.cxl.sv.ip.cmf 

Top level modules:
End time: 11:01:50 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:xdfe_equalizer_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 99.00 % complete

Compiling verilog library 'xdfe_nr_prach_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xdfe_nr_prach_v2_0_1)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:53 on May 15,2024
vlog -L xdfe_common_v1_0_1 -L xdfe_nr_prach_v2_0_1 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_nr_prach_v2_0_1 -f F:\FPGA\vivadoModelsimLib/xdfe_nr_prach_v2_0_1/.cxl.sv.ip.cmf 
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_nr_prach_v2_0/hdl/xdfe_nr_prach_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:01:53 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 24

END_COMPILATION_MESSAGES(modelsim:verilog:xdfe_nr_prach_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 24 warning(s), 99.20 % complete

Compiling vhdl library 'xdfe_ofdm_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:vhdl:xdfe_ofdm_v2_0_0)
Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:56 on May 15,2024
vcom -93 -work xdfe_ofdm_v2_0_0 -f F:\FPGA\vivadoModelsimLib/xdfe_ofdm_v2_0_0/.cxl.vhd.ip.cmf 
-- Loading package STANDARD
End time: 11:01:56 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:vhdl:xdfe_ofdm_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 99.40 % complete
** Warning: (vlib-34) Library already exists at "F:/FPGA/vivadoModelsimLib/xdfe_ofdm_v2_0_0".
Errors: 0, Warnings: 1

Compiling verilog library 'xdfe_ofdm_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xdfe_ofdm_v2_0_0)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:01:59 on May 15,2024
vlog -L xdfe_common_v1_0_1 -L xdfe_fft_v1_0_5 -L xdfe_ofdm_v2_0_0 "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work xdfe_ofdm_v2_0_0 -f F:\FPGA\vivadoModelsimLib/xdfe_ofdm_v2_0_0/.cxl.sv.ip.cmf 
-- Compiling interface axis_interface
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
** Warning: F:/FPGA/Vivado23/Vivado/2023.2/data/ip/xilinx/xdfe_ofdm_v2_0/hdl/xdfe_ofdm_v2_0_rfs.sv(87): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.

Top level modules:
End time: 11:01:59 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 92

END_COMPILATION_MESSAGES(modelsim:verilog:xdfe_ofdm_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 92 warning(s), 99.60 % complete

Compiling verilog library 'xsdbs_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:xsdbs_v1_0_3)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:02:02 on May 15,2024
vlog "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -work xsdbs_v1_0_3 -f F:\FPGA\vivadoModelsimLib/xsdbs_v1_0_3/.cxl.ver.ip.cmf 

Top level modules:
End time: 11:02:02 on May 15,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:xsdbs_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 99.80 % complete

Compiling verilog library 'zynq_ultra_ps_e_vip_v1_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(modelsim:verilog:zynq_ultra_ps_e_vip_v1_0_15)
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
Start time: 11:02:05 on May 15,2024
vlog -L axi_vip_v1_1_15 -L zynq_ultra_ps_e_vip_v1_0_15 -L xilinx_vip "+incdir+F:\Git_Repository\FPGA_myself\DVB-S\vivado\.cxl.ip/incl" -sv -svinputport=relaxed -work zynq_ultra_ps_e_vip_v1_0_15 -f F:\FPGA\vivadoModelsimLib/zynq_ultra_ps_e_vip_v1_0_15/.cxl.sv.ip.cmf 
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_arb_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_arb_rd
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_arb_wr_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_arb_rd_6
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_arb_rd_wr
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_sparse_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_reg_map
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_ocm_mem
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_regc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_ocmc
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_ddr_interconnect_model
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_gen_reset
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_gen_clock
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_ddrc
-- Compiling package zynq_ultra_ps_e_vip_v1_0_vl_rfs_sv_unit
-- Importing package xilinx_vip.axi_vip_pkg
-- Importing package xilinx_vip.xil_common_vip_pkg
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_axi_slave
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_axi_slave_acp
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15_axi_master
-- Compiling module zynq_ultra_ps_e_vip_v1_0_15

Top level modules:
	zynq_ultra_ps_e_vip_v1_0_15
End time: 11:02:06 on May 15,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

END_COMPILATION_MESSAGES(modelsim:verilog:zynq_ultra_ps_e_vip_v1_0_15)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 100.00 % complete

***********************************************************************************************************************
*                                             COMPILATION SUMMARY                                                     *
*                                                                                                                     *
*  Simulator used: modelsim                                                                                           *
*  Compiled on: Wed May 15 10:22:10 2024                                                                              *
*                                                                                                                     *
***********************************************************************************************************************
*  Library                                | Language |          Mapped Library Name           | Error(s) | Warning(s) *
*---------------------------------------------------------------------------------------------------------------------*
*  secureip                               | verilog  | secureip                               | 1        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | vhdl     | unisim                                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | vhdl     | unimacro                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | vhdl     | unifast                                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unisim                                 | verilog  | unisims_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unimacro                               | verilog  | unimacro_ver                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  unifast                                | verilog  | unifast_ver                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  simprim                                | verilog  | simprims_ver                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | vhdl     | xpm                                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm                                    | verilog  | xpm                                    | 0        | 136        *
*---------------------------------------------------------------------------------------------------------------------*
*  xilinx_vip                             | verilog  | xilinx_vip                             | 0        | 46         *
*---------------------------------------------------------------------------------------------------------------------*
*  adc_dac_if_phy_v1_0_0                  | verilog  | adc_dac_if_phy_v1_0_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  advanced_io_wizard_phy_v1_0_1          | verilog  | advanced_io_wizard_phy_v1_0_1          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  advanced_io_wizard_v1_0_10             | verilog  | advanced_io_wizard_v1_0_10             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ahblite_axi_bridge_v3_0_24             | vhdl     | ahblite_axi_bridge_v3_0_24             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ai_noc                                 | verilog  | ai_noc                                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ai_pl_trig                             | verilog  | ai_pl_trig                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ai_pl                                  | verilog  | ai_pl                                  | 0        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  anlt_subcore_ip_v1_0_1                 | verilog  | anlt_subcore_ip_v1_0_1                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  an_lt_v1_0_10                          | verilog  | an_lt_v1_0_10                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_clock_recovery_unit_v1_0_3       | verilog  | audio_clock_recovery_unit_v1_0_3       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_tpg_v1_0_1                       | verilog  | audio_tpg_v1_0_1                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v1_0_2                      | verilog  | av_pat_gen_v1_0_2                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  av_pat_gen_v2_0_1                      | verilog  | av_pat_gen_v2_0_1                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_cap_ctrl_v1_0_0                   | verilog  | axis_cap_ctrl_v1_0_0                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dbg_stub_v1_0_0                   | verilog  | axis_dbg_stub_v1_0_0                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dbg_sync_v1_0_0                   | verilog  | axis_dbg_sync_v1_0_0                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_ila_adv_trig_v1_0_0               | verilog  | axis_ila_adv_trig_v1_0_0               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_ila_ct_v1_0_0                     | verilog  | axis_ila_ct_v1_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_ila_pp_v1_0_1                     | verilog  | axis_ila_pp_v1_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_ila_txns_cntr_v1_0_0              | verilog  | axis_ila_txns_cntr_v1_0_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_infrastructure_v1_1_1             | verilog  | axis_infrastructure_v1_1_1             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_itct_v1_0_0                       | verilog  | axis_itct_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_mem_v1_0_1                        | verilog  | axis_mem_v1_0_1                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_mu_v1_0_0                         | verilog  | axis_mu_v1_0_0                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_protocol_checker_v2_0_13          | verilog  | axis_protocol_checker_v2_0_13          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ahblite_bridge_v3_0_26             | vhdl     | axi_ahblite_bridge_v3_0_26             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_amm_bridge_v1_0_19                 | verilog  | axi_amm_bridge_v1_0_19                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_1_9                   | vhdl     | axi_bram_ctrl_v4_1_9                   | 0        | 9          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_chip2chip_v5_0_20                  | verilog  | axi_chip2chip_v5_0_20                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_infrastructure_v1_1_0              | verilog  | axi_infrastructure_v1_1_0              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_jtag_v1_0_1                        | verilog  | axi_jtag_v1_0_1                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0_4                   | vhdl     | axi_lite_ipif_v3_0_4                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lmb_bridge_v1_0_2                  | vhdl     | axi_lmb_bridge_v1_0_2                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie3_v3_0_27                      | verilog  | axi_pcie3_v3_0_27                      | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_perf_mon_v5_0_31                   | verilog  | axi_perf_mon_v5_0_31                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pmon_v1_0_0                        | verilog  | axi_pmon_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_remapper_rx_v1_0_1                 | verilog  | axi_remapper_rx_v1_0_1                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_remapper_tx_v1_0_1                 | verilog  | axi_remapper_tx_v1_0_1                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_3_7                     | verilog  | blk_mem_gen_v8_3_7                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  blk_mem_gen_v8_4_7                     | verilog  | blk_mem_gen_v8_4_7                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bscan_axi_v1_0_1                       | verilog  | bscan_axi_v1_0_1                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bscan_jtag                             | vhdl     | bscan_jtag                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | vhdl     | bsip_v1_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bsip_v1_1_0                            | verilog  | bsip_v1_1_0                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_mux_v1_0_0                          | verilog  | bs_mux_v1_0_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cam_v2_6_0                             | verilog  | cam_v2_6_0                             | 0        | 182        *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_gen_sim_v1_0_3                     | verilog  | clk_gen_sim_v1_0_3                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  clk_vip_v1_0_3                         | verilog  | clk_vip_v1_0_3                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_usplus_v3_1_14                    | verilog  | cmac_usplus_v3_1_14                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmac_v2_6_12                           | verilog  | cmac_v2_6_12                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  compact_gt_v1_0_16                     | vhdl     | compact_gt_v1_0_16                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpm4_v1_0_14                           | verilog  | cpm4_v1_0_14                           | 0        | 62         *
*---------------------------------------------------------------------------------------------------------------------*
*  cpm5_v1_0_14                           | verilog  | cpm5_v1_0_14                           | 0        | 156        *
*---------------------------------------------------------------------------------------------------------------------*
*  dcmac_v2_3_0                           | verilog  | dcmac_v2_3_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ddr4_pl_phy_v1_0_1                     | verilog  | ddr4_pl_phy_v1_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ddr4_pl_v1_0_12                        | verilog  | ddr4_pl_v1_0_12                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_1_7                     | vhdl     | displayport_v8_1_7                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v8_1_7                     | verilog  | displayport_v8_1_7                     | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  dist_mem_gen_v8_0_14                   | verilog  | dist_mem_gen_v8_0_14                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dprx_fec_8b10b_v1_0_2                  | vhdl     | dprx_fec_8b10b_v1_0_2                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dprx_fec_8b10b_v1_0_2                  | verilog  | dprx_fec_8b10b_v1_0_2                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dp_videoaxi4s_bridge_v1_0_2            | verilog  | dp_videoaxi4s_bridge_v1_0_2            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ecc_v2_0_15                            | verilog  | ecc_v2_0_15                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emb_fifo_gen_v1_0_4                    | verilog  | emb_fifo_gen_v1_0_4                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emb_mem_gen_v1_0_8                     | verilog  | emb_mem_gen_v1_0_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  emc_common_v3_0_6                      | vhdl     | emc_common_v3_0_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_7_12              | vhdl     | ethernet_1_10_25g_v2_7_12              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ethernet_1_10_25g_v2_7_12              | verilog  | ethernet_1_10_25g_v2_7_12              | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  fast_adapter_v1_0_6                    | verilog  | fast_adapter_v1_0_6                    | 0        | 53         *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_0_7                 | vhdl     | fifo_generator_v13_0_7                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_5                 | vhdl     | fifo_generator_v13_1_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_1_5                 | verilog  | fifo_generator_v13_1_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_9                 | vhdl     | fifo_generator_v13_2_9                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fifo_generator_v13_2_9                 | verilog  | fifo_generator_v13_2_9                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fit_timer_v2_0_11                      | vhdl     | fit_timer_v2_0_11                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  generic_baseblocks_v2_1_1              | verilog  | generic_baseblocks_v2_1_1              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gigantic_mux                           | verilog  | gigantic_mux                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_2_15          | vhdl     | gig_ethernet_pcs_pma_v16_2_15          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gig_ethernet_pcs_pma_v16_2_15          | verilog  | gig_ethernet_pcs_pma_v16_2_15          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gmii_to_rgmii_v4_1_11                  | vhdl     | gmii_to_rgmii_v4_1_11                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_5_4             | verilog  | gtwizard_ultrascale_v1_5_4             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_6_15            | verilog  | gtwizard_ultrascale_v1_6_15            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  gtwizard_ultrascale_v1_7_17            | verilog  | gtwizard_ultrascale_v1_7_17            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm2e_pl_v1_0_0                        | verilog  | hbm2e_pl_v1_0_0                        | 0        | 52         *
*---------------------------------------------------------------------------------------------------------------------*
*  hbm_v1_0_15                            | verilog  | hbm_v1_0_15                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_dp_v1_0_1                | verilog  | hdcp22_cipher_dp_v1_0_1                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_cipher_v1_0_4                   | verilog  | hdcp22_cipher_v1_0_4                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp22_rng_v1_0_2                      | verilog  | hdcp22_rng_v1_0_2                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_keymngmt_blk_v1_0_1               | verilog  | hdcp_keymngmt_blk_v1_0_1               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdcp_v1_0_4                            | verilog  | hdcp_v1_0_4                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdmi_acr_ctrl_v1_0_2                   | verilog  | hdmi_acr_ctrl_v1_0_2                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdmi_gt_controller_v1_0_12             | vhdl     | hdmi_gt_controller_v1_0_12             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hdmi_gt_controller_v1_0_12             | verilog  | hdmi_gt_controller_v1_0_12             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  high_speed_selectio_wiz_v3_6_6         | verilog  | high_speed_selectio_wiz_v3_6_6         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hsdp_trace_v1_0_0                      | verilog  | hsdp_trace_v1_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hsdp_trace_v2_0_1                      | verilog  | hsdp_trace_v2_0_1                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_receiver_v1_0_7                    | verilog  | i2s_receiver_v1_0_7                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  i2s_transmitter_v1_0_7                 | verilog  | i2s_transmitter_v1_0_7                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ibert_lib_v1_0_9                       | verilog  | ibert_lib_v1_0_9                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_clause74_fec_v1_0_17         | verilog  | ieee802d3_clause74_fec_v1_0_17         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ilknf_v1_3_2                           | verilog  | ilknf_v1_3_2                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  interlaken_v2_4_16                     | verilog  | interlaken_v2_4_16                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  in_system_ibert_v1_0_20                | verilog  | in_system_ibert_v1_0_20                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_1_9                        | vhdl     | iomodule_v3_1_9                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204c_v4_2_13                       | verilog  | jesd204c_v4_2_13                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jesd204_v7_2_19                        | verilog  | jesd204_v7_2_19                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  jtag_axi                               | verilog  | jtag_axi                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_cdc_v1_0_2                         | vhdl     | lib_cdc_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_pkg_v1_0_3                         | vhdl     | lib_pkg_v1_0_3                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ll_compress_v1_0_0                     | verilog  | ll_compress_v1_0_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ll_compress_v1_1_0                     | verilog  | ll_compress_v1_1_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ll_compress_v2_0_1                     | verilog  | ll_compress_v2_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ll_compress_v2_1_1                     | verilog  | ll_compress_v2_1_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0_23              | vhdl     | lmb_bram_if_cntlr_v4_0_23              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0_13                        | vhdl     | lmb_v10_v3_0_13                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ltlib_v1_0_1                           | verilog  | ltlib_v1_0_1                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lut_buffer_v2_0_0                      | verilog  | lut_buffer_v2_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  l_ethernet_v3_3_7                      | verilog  | l_ethernet_v3_3_7                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mammoth_transcode_v1_0_1               | verilog  | mammoth_transcode_v1_0_1               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mem_pl_v1_0_1                          | verilog  | mem_pl_v1_0_1                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v11_0_12                    | vhdl     | microblaze_v11_0_12                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_v9_5_5                      | vhdl     | microblaze_v9_5_5                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_rx_ctrl_v1_0_9               | verilog  | mipi_csi2_rx_ctrl_v1_0_9               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_csi2_tx_ctrl_v1_0_5               | verilog  | mipi_csi2_tx_ctrl_v1_0_5               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dphy_v4_3_8                       | verilog  | mipi_dphy_v4_3_8                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mipi_dsi_tx_ctrl_v1_0_8                | verilog  | mipi_dsi_tx_ctrl_v1_0_8                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mpegtsmux_v1_1_7                       | verilog  | mpegtsmux_v1_1_7                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mpram_v1_0_2                           | verilog  | mpram_v1_0_2                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mrmac_v2_2_0                           | verilog  | mrmac_v2_2_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  multi_channel_25g_rs_fec_v1_0_23       | verilog  | multi_channel_25g_rs_fec_v1_0_23       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mutex_v2_1_12                          | vhdl     | mutex_v2_1_12                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_hbm_v1_0_0                         | verilog  | noc_hbm_v1_0_0                         | 0        | 125        *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_ncrb_v1_0_0                        | verilog  | noc_ncrb_v1_0_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nidb_v1_0_0                        | verilog  | noc_nidb_v1_0_0                        | 0        | 10         *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nmu_phydir_v1_0_0                  | verilog  | noc_nmu_phydir_v1_0_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_npp_rptr_v1_0_0                    | verilog  | noc_npp_rptr_v1_0_0                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nps4_v1_0_0                        | verilog  | noc_nps4_v1_0_0                        | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nps6_v1_0_0                        | verilog  | noc_nps6_v1_0_0                        | 0        | 19         *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nps_v1_0_1                         | verilog  | noc_nps_v1_0_1                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  noc_nsu_v1_0_0                         | verilog  | noc_nsu_v1_0_0                         | 0        | 66         *
*---------------------------------------------------------------------------------------------------------------------*
*  nvmeha_v1_0_10                         | verilog  | nvmeha_v1_0_10                         | 0        | 45         *
*---------------------------------------------------------------------------------------------------------------------*
*  nvme_tc_v3_0_4                         | verilog  | nvme_tc_v3_0_4                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  oddr_v1_0_3                            | verilog  | oddr_v1_0_3                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  oran_radio_if_v3_1_0                   | verilog  | oran_radio_if_v3_1_0                   | 0        | 63         *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_12                          | vhdl     | pci32_v5_0_12                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci32_v5_0_12                          | verilog  | pci32_v5_0_12                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_11                          | vhdl     | pci64_v5_0_11                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pci64_v5_0_11                          | verilog  | pci64_v5_0_11                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_axi4lite_tap_v1_0_1               | verilog  | pcie_axi4lite_tap_v1_0_1               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_jtag_v1_0_0                       | verilog  | pcie_jtag_v1_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pcie_qdma_mailbox_v1_0_3               | verilog  | pcie_qdma_mailbox_v1_0_3               | 0        | 32         *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v6_4_3                          | vhdl     | pc_cfr_v6_4_3                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v7_0_2                          | vhdl     | pc_cfr_v7_0_2                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v7_1_1                          | vhdl     | pc_cfr_v7_1_1                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v7_2_2                          | vhdl     | pc_cfr_v7_2_2                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v7_3_1                          | vhdl     | pc_cfr_v7_3_1                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pc_cfr_v8_0_0                          | vhdl     | pc_cfr_v8_0_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  picxo                                  | vhdl     | picxo                                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  picxo_fracxo_v2_0_1                    | vhdl     | picxo_fracxo_v2_0_1                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ptp_1588_timer_syncer_v1_0_2           | verilog  | ptp_1588_timer_syncer_v1_0_2           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ptp_1588_timer_syncer_v2_0_5           | verilog  | ptp_1588_timer_syncer_v2_0_5           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  qdma_v5_0_6                            | verilog  | qdma_v5_0_6                            | 0        | 2789       *
*---------------------------------------------------------------------------------------------------------------------*
*  qdriv_pl_v1_0_11                       | verilog  | qdriv_pl_v1_0_11                       | 0        | 16         *
*---------------------------------------------------------------------------------------------------------------------*
*  rama_v1_1_15_lib                       | vhdl     | rama_v1_1_15_lib                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rld3_pl_phy_v1_0_1                     | verilog  | rld3_pl_phy_v1_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rld3_pl_v1_0_13                        | verilog  | rld3_pl_v1_0_13                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  roe_framer_v3_0_7                      | verilog  | roe_framer_v3_0_7                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rst_vip_v1_0_5                         | verilog  | rst_vip_v1_0_5                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  smartconnect_v1_0                      | verilog  | smartconnect_v1_0                      | 0        | 26         *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_ultra_v3_1_25                      | verilog  | sem_ultra_v3_1_25                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sem_v4_1_14                            | verilog  | sem_v4_1_14                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  shell_utils_msp432_bsl_crc_gen_v1_0_1  | verilog  | shell_utils_msp432_bsl_crc_gen_v1_0_1  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_clk_gen_v1_0_3                     | verilog  | sim_clk_gen_v1_0_3                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sim_trig_v1_0_10                       | verilog  | sim_trig_v1_0_10                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  stm_v1_0                               | verilog  | stm_v1_0                               | 0        | 40         *
*---------------------------------------------------------------------------------------------------------------------*
*  stm_v1_0_1                             | verilog  | stm_v1_0_1                             | 0        | 162        *
*---------------------------------------------------------------------------------------------------------------------*
*  system_cache_v5_0_10                   | vhdl     | system_cache_v5_0_10                   | 0        | 12         *
*---------------------------------------------------------------------------------------------------------------------*
*  ta_dma_v1_0_13                         | verilog  | ta_dma_v1_0_13                         | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gpplte_v3_0_6             | vhdl     | tcc_decoder_3gpplte_v3_0_6             | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_mac_v15_1_11               | verilog  | ten_gig_eth_mac_v15_1_11               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ten_gig_eth_pcs_pma_v6_0_26            | verilog  | ten_gig_eth_pcs_pma_v6_0_26            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | vhdl     | timer_sync_1588_v1_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  timer_sync_1588_v1_2_4                 | verilog  | timer_sync_1588_v1_2_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_inject_v1_0_5                      | vhdl     | tmr_inject_v1_0_5                      | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_manager_v1_0_11                    | vhdl     | tmr_manager_v1_0_11                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_voter_v1_0_5                       | vhdl     | tmr_voter_v1_0_5                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  trace_s2mm_v2_0_0                      | verilog  | trace_s2mm_v2_0_0                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_14 | vhdl     | tsn_endpoint_ethernet_mac_block_v1_0_14 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_endpoint_ethernet_mac_block_v1_0_14 | verilog  | tsn_endpoint_ethernet_mac_block_v1_0_14 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v2_0_12                      | vhdl     | uhdsdi_gt_v2_0_12                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v2_0_12                      | verilog  | uhdsdi_gt_v2_0_12                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v2_1_3                       | vhdl     | uhdsdi_gt_v2_1_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uhdsdi_gt_v2_1_3                       | verilog  | uhdsdi_gt_v2_1_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  uram_rd_back_v1_0_3                    | verilog  | uram_rd_back_v1_0_3                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  usxgmii_v1_2_14                        | verilog  | usxgmii_v1_2_14                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_ff_v1_0_2                         | verilog  | util_ff_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_idelay_ctrl_v1_0_3                | verilog  | util_idelay_ctrl_v1_0_3                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_reduced_logic_v2_0_5              | verilog  | util_reduced_logic_v2_0_5              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  util_vector_logic_v2_0_3               | verilog  | util_vector_logic_v2_0_3               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vfb_v1_0_23                            | verilog  | vfb_v1_0_23                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  video_frame_crc_v1_0_5                 | verilog  | video_frame_crc_v1_0_5                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_1                        | vhdl     | vid_edid_v1_0_1                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_edid_v1_0_1                        | verilog  | vid_edid_v1_0_1                        | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_17             | vhdl     | vid_phy_controller_v2_1_17             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_1_17             | verilog  | vid_phy_controller_v2_1_17             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_17             | vhdl     | vid_phy_controller_v2_2_17             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vid_phy_controller_v2_2_17             | verilog  | vid_phy_controller_v2_2_17             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vitis_deadlock_detector_v1_0_1         | verilog  | vitis_deadlock_detector_v1_0_1         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_remap_v1_0_22                  | verilog  | v_axi4s_remap_v1_0_22                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_remap_v1_1_8                   | verilog  | v_axi4s_remap_v1_1_8                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_csc_v1_1_8                           | verilog  | v_csc_v1_1_8                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_deinterlacer_v5_1_1                  | verilog  | v_deinterlacer_v5_1_1                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_demosaic_v1_1_8                      | verilog  | v_demosaic_v1_1_8                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_2_8                     | verilog  | v_frmbuf_rd_v2_2_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_2_8                     | verilog  | v_frmbuf_wr_v2_2_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_gamma_lut_v1_1_8                     | verilog  | v_gamma_lut_v1_1_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hcresampler_v1_1_8                   | verilog  | v_hcresampler_v1_1_8                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_phy1_v1_0_10                    | vhdl     | v_hdmi_phy1_v1_0_10                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_phy1_v1_0_10                    | verilog  | v_hdmi_phy1_v1_0_10                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx_v3_0_3                       | verilog  | v_hdmi_rx_v3_0_3                       | 0        | 523        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx_v3_0_3                       | verilog  | v_hdmi_tx_v3_0_3                       | 0        | 174        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hscaler_v1_1_8                       | verilog  | v_hscaler_v1_1_8                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_letterbox_v1_1_8                     | verilog  | v_letterbox_v1_1_8                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v5_1_8                           | verilog  | v_mix_v5_1_8                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_scenechange_v1_1_5                   | verilog  | v_scenechange_v1_1_5                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_sdi_rx_vid_bridge_v2_0_1             | verilog  | v_sdi_rx_vid_bridge_v2_0_1             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_sdi_v3_0_10                    | verilog  | v_smpte_sdi_v3_0_10                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_2               | vhdl     | v_smpte_uhdsdi_rx_v1_0_2               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_rx_v1_0_2               | verilog  | v_smpte_uhdsdi_rx_v1_0_2               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_3               | vhdl     | v_smpte_uhdsdi_tx_v1_0_3               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_tx_v1_0_3               | verilog  | v_smpte_uhdsdi_tx_v1_0_3               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_smpte_uhdsdi_v1_0_10                 | verilog  | v_smpte_uhdsdi_v1_0_10                 | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v8_0_12                          | verilog  | v_tpg_v8_0_12                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v8_1_8                           | verilog  | v_tpg_v8_1_8                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_audio_v2_0_7                  | verilog  | v_uhdsdi_audio_v2_0_7                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_uhdsdi_vidgen_v1_0_2                 | verilog  | v_uhdsdi_vidgen_v1_0_2                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vcresampler_v1_1_8                   | verilog  | v_vcresampler_v1_1_8                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v4_0_11                 | verilog  | v_vid_in_axi4s_v4_0_11                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_in_axi4s_v5_0_3                  | verilog  | v_vid_in_axi4s_v5_0_3                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vscaler_v1_1_8                       | verilog  | v_vscaler_v1_1_8                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_warp_filter_v1_0_2                   | verilog  | v_warp_filter_v1_0_2                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_warp_init_v1_0_2                     | verilog  | v_warp_init_v1_0_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_wrapper_v3_0_5              | vhdl     | xbip_dsp48_wrapper_v3_0_5              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_utils_v3_0_11                     | vhdl     | xbip_utils_v3_0_11                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_nlf_v1_0_4                        | vhdl     | xdfe_nlf_v1_0_4                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_nlf_v1_1_0                        | vhdl     | xdfe_nlf_v1_1_0                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_resampler_v1_0_7                  | verilog  | xdfe_resampler_v1_0_7                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdma_v4_1_26                           | verilog  | xdma_v4_1_26                           | 0        | 533        *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconcat_v2_1_5                        | verilog  | xlconcat_v2_1_5                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlconstant_v1_1_8                      | verilog  | xlconstant_v1_1_8                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xlslice_v1_0_3                         | verilog  | xlslice_v1_0_3                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xpm_cdc_gen_v1_0_3                     | verilog  | xpm_cdc_gen_v1_0_3                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbm_v3_0_0                           | verilog  | xsdbm_v3_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xxv_ethernet_v4_1_7                    | verilog  | xxv_ethernet_v4_1_7                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  aurora_8b10b_versal_v1_0_1             | verilog  | aurora_8b10b_versal_v1_0_1             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_c2c_v1_0_8                         | verilog  | axi_c2c_v1_0_8                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_srl_fifo_v1_0_3                    | vhdl     | lib_srl_fifo_v1_0_3                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_fifo_v1_0_18                       | vhdl     | lib_fifo_v1_0_18                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_datamover_v5_1_31                  | vhdl     | axi_datamover_v5_1_31                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  amm_axi_bridge_v1_0_15                 | verilog  | amm_axi_bridge_v1_0_15                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_register_slice_v1_1_29            | verilog  | axis_register_slice_v1_1_29            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_switch_v1_1_29                    | verilog  | axis_switch_v1_1_29                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_clock_converter_v1_1_30           | verilog  | axis_clock_converter_v1_1_30           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v2_0_11                 | verilog  | axis_data_fifo_v2_0_11                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ats_switch_v1_0_8                      | verilog  | ats_switch_v1_0_8                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  audio_formatter_v1_0_11                | verilog  | audio_formatter_v1_0_11                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4stream_vip_v1_1_15                 | verilog  | axi4stream_vip_v1_1_15                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_2_7                            | vhdl     | v_tc_v6_2_7                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dp_axi4s_vid_out_v1_0_7              | verilog  | v_dp_axi4s_vid_out_v1_0_7              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tc_v6_1_13                           | vhdl     | v_tc_v6_1_13                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_axi4s_vid_out_v4_0_17                | verilog  | v_axi4s_vid_out_v4_0_17                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi4svideo_bridge_v1_0_17              | verilog  | axi4svideo_bridge_v1_0_17              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_accelerator_adapter_v2_1_17       | vhdl     | axis_accelerator_adapter_v2_1_17       | 0        | 215        *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_broadcaster_v1_1_28               | verilog  | axis_broadcaster_v1_1_28               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_combiner_v1_1_27                  | verilog  | axis_combiner_v1_1_27                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_data_fifo_v1_1_30                 | verilog  | axis_data_fifo_v1_1_30                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_dwidth_converter_v1_1_28          | verilog  | axis_dwidth_converter_v1_1_28          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_ila_intf_v1_0_1                   | verilog  | axis_ila_intf_v1_0_1                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_interconnect_v1_1_22              | verilog  | axis_interconnect_v1_1_22              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_subset_converter_v1_1_29          | verilog  | axis_subset_converter_v1_1_29          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axis_vio_v1_0_9                        | verilog  | axis_vio_v1_0_9                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_apb_bridge_v3_0_19                 | vhdl     | axi_apb_bridge_v3_0_19                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_bram_ctrl_v4_0_15                  | vhdl     | axi_bram_ctrl_v4_0_15                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sg_v4_1_17                         | vhdl     | axi_sg_v4_1_17                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_cdma_v4_1_29                       | vhdl     | axi_cdma_v4_1_29                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_clock_converter_v2_1_28            | verilog  | axi_clock_converter_v2_1_28            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_data_fifo_v2_1_28                  | verilog  | axi_data_fifo_v2_1_28                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_register_slice_v2_1_29             | verilog  | axi_register_slice_v2_1_29             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_crossbar_v2_1_30                   | verilog  | axi_crossbar_v2_1_30                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dbg_hub                            | verilog  | axi_dbg_hub                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dma_v7_1_30                        | vhdl     | axi_dma_v7_1_30                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_converter_v2_1_29         | verilog  | axi_protocol_converter_v2_1_29         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_dwidth_converter_v2_1_29           | verilog  | axi_dwidth_converter_v2_1_29           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_emc_v3_0_29                        | vhdl     | axi_emc_v3_0_29                        | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epc_v2_0_32                        | vhdl     | axi_epc_v2_0_32                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_epu_v1_0_2                         | verilog  | axi_epu_v1_0_2                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lib_bmg_v1_0_16                        | vhdl     | lib_bmg_v1_0_16                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernetlite_v3_0_28               | vhdl     | axi_ethernetlite_v3_0_28               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_ethernet_buffer_v2_0_24            | vhdl     | axi_ethernet_buffer_v2_0_24            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_fifo_mm_s_v4_3_1                   | vhdl     | axi_fifo_mm_s_v4_3_1                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_1_8                    | verilog  | axi_firewall_v1_1_8                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_firewall_v1_2_4                    | verilog  | axi_firewall_v1_2_4                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  interrupt_control_v3_1_5               | vhdl     | interrupt_control_v3_1_5               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_gpio_v2_0_31                       | vhdl     | axi_gpio_v2_0_31                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hbicap_v1_0_6                      | vhdl     | axi_hbicap_v1_0_6                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_hwicap_v3_0_33                     | vhdl     | axi_hwicap_v3_0_33                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_iic_v2_1_5                         | vhdl     | axi_iic_v2_1_5                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_intc_v4_1_18                       | vhdl     | axi_intc_v4_1_18                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_interconnect_v1_7_22               | verilog  | axi_interconnect_v1_7_22               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_master_burst_v2_0_8                | vhdl     | axi_master_burst_v2_0_8                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_msg_v1_0_10                        | vhdl     | axi_msg_v1_0_10                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mcdma_v1_1_10                      | vhdl     | axi_mcdma_v1_1_10                      | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_memory_init_v1_0_10                | verilog  | axi_memory_init_v1_0_10                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mm2s_mapper_v1_1_28                | verilog  | axi_mm2s_mapper_v1_1_28                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_mmu_v2_1_27                        | verilog  | axi_mmu_v2_1_27                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_9_10                       | vhdl     | axi_pcie_v2_9_10                       | 0        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_pcie_v2_9_10                       | verilog  | axi_pcie_v2_9_10                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_protocol_checker_v2_0_15           | verilog  | axi_protocol_checker_v2_0_15           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_quad_spi_v3_2_28                   | vhdl     | axi_quad_spi_v3_2_28                   | 0        | 11         *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_sideband_util_v1_0_13              | verilog  | axi_sideband_util_v1_0_13              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_27                        | vhdl     | axi_tft_v2_0_27                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_tft_v2_0_27                        | verilog  | axi_tft_v2_0_27                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timebase_wdt_v3_0_21               | vhdl     | axi_timebase_wdt_v3_0_21               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_timer_v2_0_31                      | vhdl     | axi_timer_v2_0_31                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_15                | vhdl     | axi_traffic_gen_v3_0_15                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_traffic_gen_v3_0_15                | verilog  | axi_traffic_gen_v3_0_15                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uart16550_v2_0_31                  | vhdl     | axi_uart16550_v2_0_31                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_uartlite_v2_0_33                   | vhdl     | axi_uartlite_v2_0_33                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_30                | vhdl     | axi_usb2_device_v5_0_30                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_usb2_device_v5_0_30                | verilog  | axi_usb2_device_v5_0_30                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_utils_v2_0_7                       | vhdl     | axi_utils_v2_0_7                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_17                       | vhdl     | axi_vdma_v6_3_17                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vdma_v6_3_17                       | verilog  | axi_vdma_v6_3_17                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_pipe_v3_0_7                       | vhdl     | xbip_pipe_v3_0_7                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_addsub_v3_0_7               | vhdl     | xbip_dsp48_addsub_v3_0_7               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_addsub_v3_0_7                     | vhdl     | xbip_addsub_v3_0_7                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_reg_fd_v12_0_7                       | vhdl     | c_reg_fd_v12_0_7                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_addsub_v12_0_16                      | vhdl     | c_addsub_v12_0_16                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vfifo_ctrl_v2_0_31                 | vhdl     | axi_vfifo_ctrl_v2_0_31                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_vip_v1_1_15                        | verilog  | axi_vip_v1_1_15                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  bs_switch_v1_0_3                       | verilog  | bs_switch_v1_0_3                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cam_blk_lib_v1_0_0                     | verilog  | cam_blk_lib_v1_0_0                     | 0        | 656        *
*---------------------------------------------------------------------------------------------------------------------*
*  canfd_v3_0_8                           | verilog  | canfd_v3_0_8                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  can_v5_1_1                             | vhdl     | can_v5_1_1                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cdcam_v1_0_0                           | verilog  | cdcam_v1_0_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cic_compiler_v4_0_17                   | vhdl     | cic_compiler_v4_0_17                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_bram18k_v3_0_7                    | vhdl     | xbip_bram18k_v3_0_7                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mult_gen_v12_0_19                      | vhdl     | mult_gen_v12_0_19                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cmpy_v6_0_22                           | vhdl     | cmpy_v6_0_22                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bit_v12_0_7                      | vhdl     | c_mux_bit_v12_0_7                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_shift_ram_v12_0_15                   | vhdl     | c_shift_ram_v12_0_15                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_mux_bus_v12_0_7                      | vhdl     | c_mux_bus_v12_0_7                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_gate_bit_v12_0_7                     | vhdl     | c_gate_bit_v12_0_7                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_counter_v3_0_7                    | vhdl     | xbip_counter_v3_0_7                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_counter_binary_v12_0_17              | vhdl     | c_counter_binary_v12_0_17              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_compare_v12_0_7                      | vhdl     | c_compare_v12_0_7                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  convolution_v9_0_18                    | vhdl     | convolution_v9_0_18                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cordic_v6_0_20                         | vhdl     | cordic_v6_0_20                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_11_17                          | vhdl     | cpri_v8_11_17                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  cpri_v8_11_17                          | verilog  | cpri_v8_11_17                          | 0        | 2          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_acc_v3_0_7                  | vhdl     | xbip_dsp48_acc_v3_0_7                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_accum_v3_0_7                      | vhdl     | xbip_accum_v3_0_7                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  c_accum_v12_0_16                       | vhdl     | c_accum_v12_0_16                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dbg_intf                               | verilog  | dbg_intf                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multadd_v3_0_7              | vhdl     | xbip_dsp48_multadd_v3_0_7              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dds_compiler_v6_0_23                   | vhdl     | dds_compiler_v6_0_23                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_0_17                            | vhdl     | dft_v4_0_17                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dft_v4_2_6                             | vhdl     | dft_v4_2_6                             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dfx_axi_shutdown_manager_v1_0_1        | vhdl     | dfx_axi_shutdown_manager_v1_0_1        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dfx_bitstream_monitor_v1_0_3           | vhdl     | dfx_bitstream_monitor_v1_0_3           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dfx_controller_v1_0_5                  | vhdl     | dfx_controller_v1_0_5                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dfx_decoupler_v1_0_7                   | vhdl     | dfx_decoupler_v1_0_7                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_22                    | vhdl     | displayport_v7_0_22                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v7_0_22                    | verilog  | displayport_v7_0_22                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v9_0_7                     | vhdl     | displayport_v9_0_7                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  displayport_v9_0_7                     | verilog  | displayport_v9_0_7                     | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_mult_v3_0_7                 | vhdl     | xbip_dsp48_mult_v3_0_7                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_0_21                 | vhdl     | floating_point_v7_0_21                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  div_gen_v5_1_20                        | vhdl     | div_gen_v5_1_20                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_toolbox_v9_0_11                     | vhdl     | rs_toolbox_v9_0_11                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_decoder_v9_0_20                     | vhdl     | rs_decoder_v9_0_20                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dprx_v1_0_2                            | vhdl     | dprx_v1_0_2                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dprx_v1_0_2                            | verilog  | dprx_v1_0_2                            | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  dptx_v1_0_2                            | vhdl     | dptx_v1_0_2                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dptx_v1_0_2                            | verilog  | dptx_v1_0_2                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  dsp_macro_v1_0_4                       | vhdl     | dsp_macro_v1_0_4                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ernic_v3_1_4                           | verilog  | ernic_v3_1_4                           | 0        | 43         *
*---------------------------------------------------------------------------------------------------------------------*
*  ernic_v4_0_2                           | verilog  | ernic_v4_0_2                           | 0        | 54         *
*---------------------------------------------------------------------------------------------------------------------*
*  etrnic_v1_1_7                          | verilog  | etrnic_v1_1_7                          | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fc32_rs_fec_v1_0_26                    | verilog  | fc32_rs_fec_v1_0_26                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fec_5g_common_v1_1_3                   | verilog  | fec_5g_common_v1_1_3                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v5_2_7                    | vhdl     | fir_compiler_v5_2_7                    | 0        | 1          *
*---------------------------------------------------------------------------------------------------------------------*
*  fir_compiler_v7_2_20                   | vhdl     | fir_compiler_v7_2_20                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  flexo_100g_rs_fec_v1_0_26              | verilog  | flexo_100g_rs_fec_v1_0_26              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_16                 | vhdl     | floating_point_v7_1_16                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  floating_point_v7_1_16                 | verilog  | floating_point_v7_1_16                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_common_v1_0_1                     | verilog  | xdfe_common_v1_0_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_fft_v1_0_5                        | verilog  | xdfe_fft_v1_0_5                        | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  ft_prach_v1_2_0                        | verilog  | ft_prach_v1_2_0                        | 0        | 6          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_encoder_v2_2_10                | vhdl     | g709_rs_encoder_v2_2_10                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_rs_decoder_v2_2_12                | vhdl     | g709_rs_decoder_v2_2_12                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g709_fec_v2_4_8                        | vhdl     | g709_fec_v2_4_8                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i4_v1_0_20                   | vhdl     | g975_efec_i4_v1_0_20                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  g975_efec_i7_v2_0_21                   | vhdl     | g975_efec_i7_v2_0_21                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  hw_trace                               | verilog  | hw_trace                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  icap_arb_v1_0_1                        | verilog  | icap_arb_v1_0_1                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_200g_rs_fec_v2_0_10          | verilog  | ieee802d3_200g_rs_fec_v2_0_10          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_25g_rs_fec_v1_0_28           | verilog  | ieee802d3_25g_rs_fec_v1_0_28           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_400g_rs_fec_v3_0_1           | verilog  | ieee802d3_400g_rs_fec_v3_0_1           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v1_0_23           | verilog  | ieee802d3_50g_rs_fec_v1_0_23           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_50g_rs_fec_v2_0_16           | verilog  | ieee802d3_50g_rs_fec_v2_0_16           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ieee802d3_rs_fec_v2_0_20               | verilog  | ieee802d3_rs_fec_v2_0_20               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_5gnr_lite_v1_0_1                  | verilog  | ldpc_5gnr_lite_v1_0_1                  | 0        | 158        *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_5gnr_v1_0_1                       | verilog  | ldpc_5gnr_v1_0_1                       | 0        | 110        *
*---------------------------------------------------------------------------------------------------------------------*
*  ldpc_v2_0_13                           | verilog  | ldpc_v2_0_13                           | 0        | 215        *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v7_2_15                           | vhdl     | xfft_v7_2_15                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_0_24                        | vhdl     | lte_fft_v2_0_24                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xfft_v9_1_10                           | vhdl     | xfft_v9_1_10                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lte_fft_v2_1_8                         | vhdl     | lte_fft_v2_1_8                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mailbox_v2_1_16                        | vhdl     | mailbox_v2_1_16                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2_25                            | vhdl     | mdm_v3_2_25                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mem_tg_v1_0_11                         | verilog  | mem_tg_v1_0_11                         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  iomodule_v3_0                          | vhdl     | iomodule_v3_0                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_bram_if_cntlr_v4_0                 | vhdl     | lmb_bram_if_cntlr_v4_0                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  lmb_v10_v3_0                           | vhdl     | lmb_v10_v3_0                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  axi_lite_ipif_v3_0                     | vhdl     | axi_lite_ipif_v3_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  mdm_v3_2                               | vhdl     | mdm_v3_2                               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  microblaze_mcs_v2_3_7                  | vhdl     | microblaze_mcs_v2_3_7                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  perf_axi_tg_v1_0_11                    | verilog  | perf_axi_tg_v1_0_11                    | 0        | 25         *
*---------------------------------------------------------------------------------------------------------------------*
*  polar_v1_0_12                          | verilog  | polar_v1_0_12                          | 0        | 71         *
*---------------------------------------------------------------------------------------------------------------------*
*  polar_v1_1_2                           | verilog  | polar_v1_1_2                           | 0        | 71         *
*---------------------------------------------------------------------------------------------------------------------*
*  processing_system7_vip_v1_0_17         | verilog  | processing_system7_vip_v1_0_17         | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  proc_sys_reset_v5_0_14                 | vhdl     | proc_sys_reset_v5_0_14                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  pr_decoupler_v1_0_10                   | vhdl     | pr_decoupler_v1_0_10                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  psx_vip_v1_0_2                         | verilog  | psx_vip_v1_0_2                         | 0        | 200        *
*---------------------------------------------------------------------------------------------------------------------*
*  qdriv_pl_phy_v1_0_1                    | verilog  | qdriv_pl_phy_v1_0_1                    | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  quadsgmii_v3_5_15                      | vhdl     | quadsgmii_v3_5_15                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  rs_encoder_v9_0_19                     | vhdl     | rs_encoder_v9_0_19                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sd_fec_v1_1_12                         | verilog  | sd_fec_v1_1_12                         | 0        | 295        *
*---------------------------------------------------------------------------------------------------------------------*
*  shell_utils_addr_remap_v1_0_8          | verilog  | shell_utils_addr_remap_v1_0_8          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  shell_utils_build_info_v1_0_1          | vhdl     | shell_utils_build_info_v1_0_1          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  sid_v8_0_19                            | vhdl     | sid_v8_0_19                            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  soft_ecc_proxy_v1_0_3                  | verilog  | soft_ecc_proxy_v1_0_3                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  soft_ecc_proxy_v1_1_0                  | verilog  | soft_ecc_proxy_v1_1_0                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  spdif_v2_0_28                          | vhdl     | spdif_v2_0_28                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_18                      | vhdl     | srio_gen2_v4_1_18                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  srio_gen2_v4_1_18                      | verilog  | srio_gen2_v4_1_18                      | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_14                | vhdl     | switch_core_top_v1_0_14                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  switch_core_top_v1_0_14                | verilog  | switch_core_top_v1_0_14                | 0        | 3          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_decoder_3gppmm_v2_0_25             | vhdl     | tcc_decoder_3gppmm_v2_0_25             | 0        | 4          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpplte_v4_0_17            | vhdl     | tcc_encoder_3gpplte_v4_0_17            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tcc_encoder_3gpp_v5_0_20               | vhdl     | tcc_encoder_3gpp_v5_0_20               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_comparator_v1_0_6                  | vhdl     | tmr_comparator_v1_0_6                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tmr_sem_v1_0_25                        | vhdl     | tmr_sem_v1_0_25                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_29          | vhdl     | tri_mode_ethernet_mac_v9_0_29          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tri_mode_ethernet_mac_v9_0_29          | verilog  | tri_mode_ethernet_mac_v9_0_29          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_9                       | vhdl     | tsn_temac_v1_0_9                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  tsn_temac_v1_0_9                       | verilog  | tsn_temac_v1_0_9                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  vby1hs_v1_0_4                          | verilog  | vby1hs_v1_0_4                          | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  versal_cips_ps_vip_v1_0_7              | vhdl     | versal_cips_ps_vip_v1_0_7              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  versal_cips_ps_vip_v1_0_7              | verilog  | versal_cips_ps_vip_v1_0_7              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  videoaxi4s_bridge_v1_0_6               | verilog  | videoaxi4s_bridge_v1_0_6               | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  viterbi_v9_1_15                        | vhdl     | viterbi_v9_1_15                        | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_10                | vhdl     | v_dual_splitter_v1_0_10                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_dual_splitter_v1_0_10                | verilog  | v_dual_splitter_v1_0_10                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_3_4                     | verilog  | v_frmbuf_rd_v2_3_4                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_4_1                     | verilog  | v_frmbuf_rd_v2_4_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_rd_v2_5_0                     | verilog  | v_frmbuf_rd_v2_5_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_3_4                     | verilog  | v_frmbuf_wr_v2_3_4                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_4_1                     | verilog  | v_frmbuf_wr_v2_4_1                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_frmbuf_wr_v2_5_0                     | verilog  | v_frmbuf_wr_v2_5_0                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_rx1_v1_0_6                      | verilog  | v_hdmi_rx1_v1_0_6                      | 0        | 736        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_hdmi_tx1_v1_0_6                      | verilog  | v_hdmi_tx1_v1_0_6                      | 0        | 506        *
*---------------------------------------------------------------------------------------------------------------------*
*  v_mix_v5_2_6                           | verilog  | v_mix_v5_2_6                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_multi_scaler_v1_2_4                  | verilog  | v_multi_scaler_v1_2_4                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_tpg_v8_2_3                           | verilog  | v_tpg_v8_2_3                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_gt_bridge_v1_0_10                | verilog  | v_vid_gt_bridge_v1_0_10                | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_gt_bridge_v2_0_4                 | verilog  | v_vid_gt_bridge_v2_0_4                 | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_vid_sdi_tx_bridge_v2_0_1             | verilog  | v_vid_sdi_tx_bridge_v2_0_1             | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_warp_filter_v1_1_2                   | verilog  | v_warp_filter_v1_1_2                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  v_warp_init_v1_1_2                     | verilog  | v_warp_init_v1_1_2                     | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_dsp48_multacc_v3_0_7              | vhdl     | xbip_dsp48_multacc_v3_0_7              | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xbip_multadd_v3_0_18                   | vhdl     | xbip_multadd_v3_0_18                   | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_cc_filter_v1_1_2                  | verilog  | xdfe_cc_filter_v1_1_2                  | 0        | 17         *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_cc_mixer_v2_0_2                   | verilog  | xdfe_cc_mixer_v2_0_2                   | 0        | 209        *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_equalizer_v1_0_7                  | verilog  | xdfe_equalizer_v1_0_7                  | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_nr_prach_v2_0_1                   | verilog  | xdfe_nr_prach_v2_0_1                   | 0        | 24         *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_ofdm_v2_0_0                       | vhdl     | xdfe_ofdm_v2_0_0                       | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  xdfe_ofdm_v2_0_0                       | verilog  | xdfe_ofdm_v2_0_0                       | 0        | 92         *
*---------------------------------------------------------------------------------------------------------------------*
*  xsdbs_v1_0_3                           | verilog  | xsdbs_v1_0_3                           | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*
*  zynq_ultra_ps_e_vip_v1_0_15            | verilog  | zynq_ultra_ps_e_vip_v1_0_15            | 0        | 0          *
*---------------------------------------------------------------------------------------------------------------------*

ERROR: [Vivado 12-23674] compile_simlib failed to compile for modelsim with error in 1 library (cxl_error.log, Number of error(s) = 1)
INFO: [Vivado 12-7167] Writing compiled library information...
INFO: [Vivado 12-7165] Finished writing compiled library information.
