// Seed: 4216105031
module module_0 (
    output tri0 id_0,
    output wand id_1,
    output uwire id_2,
    input wire id_3,
    input tri0 id_4,
    output wand id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri0 id_8,
    output uwire id_9,
    output supply1 id_10,
    input tri id_11,
    input wor id_12
    , id_22,
    output supply1 id_13,
    input tri0 id_14,
    output tri id_15,
    input tri id_16,
    output tri1 id_17,
    output wor id_18,
    output wand id_19,
    input tri id_20
);
  id_23 :
  assert property (@(posedge 1'b0 ^ id_14) id_6)
  else
    #1 begin
      id_10 = id_7;
    end
  assign id_8 = 1;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    input wor id_7,
    output wire id_8,
    output supply1 id_9,
    output wire id_10,
    input wor id_11,
    input tri1 id_12,
    output tri1 id_13,
    output uwire id_14,
    input tri1 id_15
    , id_18,
    output tri id_16
);
  module_0(
      id_14,
      id_16,
      id_10,
      id_2,
      id_2,
      id_13,
      id_4,
      id_7,
      id_16,
      id_10,
      id_10,
      id_15,
      id_15,
      id_10,
      id_4,
      id_8,
      id_3,
      id_10,
      id_8,
      id_9,
      id_6
  );
endmodule
