# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name conv74_lcssa139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv74_lcssa139 \
    op interface \
    ports { conv74_lcssa139 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name conv72_lcssa137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv72_lcssa137 \
    op interface \
    ports { conv72_lcssa137 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name conv70_lcssa135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv70_lcssa135 \
    op interface \
    ports { conv70_lcssa135 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name conv68_lcssa133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv68_lcssa133 \
    op interface \
    ports { conv68_lcssa133 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name conv66_lcssa131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv66_lcssa131 \
    op interface \
    ports { conv66_lcssa131 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name conv64_lcssa129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv64_lcssa129 \
    op interface \
    ports { conv64_lcssa129 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name conv62_lcssa127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv62_lcssa127 \
    op interface \
    ports { conv62_lcssa127 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name conv60_lcssa125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv60_lcssa125 \
    op interface \
    ports { conv60_lcssa125 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name conv58_lcssa123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv58_lcssa123 \
    op interface \
    ports { conv58_lcssa123 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name conv56_lcssa121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv56_lcssa121 \
    op interface \
    ports { conv56_lcssa121 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name conv54_lcssa119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv54_lcssa119 \
    op interface \
    ports { conv54_lcssa119 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name conv52_lcssa117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv52_lcssa117 \
    op interface \
    ports { conv52_lcssa117 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name conv50_lcssa115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv50_lcssa115 \
    op interface \
    ports { conv50_lcssa115 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name conv48_lcssa113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv48_lcssa113 \
    op interface \
    ports { conv48_lcssa113 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name conv46_lcssa111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv46_lcssa111 \
    op interface \
    ports { conv46_lcssa111 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name conv44_lcssa109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv44_lcssa109 \
    op interface \
    ports { conv44_lcssa109 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name conv42_lcssa107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv42_lcssa107 \
    op interface \
    ports { conv42_lcssa107 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name conv40_lcssa105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv40_lcssa105 \
    op interface \
    ports { conv40_lcssa105 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name conv38_lcssa103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv38_lcssa103 \
    op interface \
    ports { conv38_lcssa103 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name conv36_lcssa101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv36_lcssa101 \
    op interface \
    ports { conv36_lcssa101 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name conv34_lcssa99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv34_lcssa99 \
    op interface \
    ports { conv34_lcssa99 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name conv32_lcssa97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv32_lcssa97 \
    op interface \
    ports { conv32_lcssa97 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name conv30_lcssa95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv30_lcssa95 \
    op interface \
    ports { conv30_lcssa95 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name conv28_lcssa93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv28_lcssa93 \
    op interface \
    ports { conv28_lcssa93 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name conv26_lcssa91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv26_lcssa91 \
    op interface \
    ports { conv26_lcssa91 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name conv24_lcssa89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv24_lcssa89 \
    op interface \
    ports { conv24_lcssa89 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name conv22_lcssa87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv22_lcssa87 \
    op interface \
    ports { conv22_lcssa87 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name conv20_lcssa85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv20_lcssa85 \
    op interface \
    ports { conv20_lcssa85 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name conv18_lcssa83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv18_lcssa83 \
    op interface \
    ports { conv18_lcssa83 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name conv16_lcssa81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv16_lcssa81 \
    op interface \
    ports { conv16_lcssa81 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name conv14_lcssa79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv14_lcssa79 \
    op interface \
    ports { conv14_lcssa79 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name conv12_lcssa77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_conv12_lcssa77 \
    op interface \
    ports { conv12_lcssa77 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name seg_buf_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_31 \
    op interface \
    ports { seg_buf_31 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name seg_buf_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_30 \
    op interface \
    ports { seg_buf_30 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name seg_buf_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_29 \
    op interface \
    ports { seg_buf_29 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name seg_buf_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_28 \
    op interface \
    ports { seg_buf_28 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name seg_buf_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_27 \
    op interface \
    ports { seg_buf_27 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name seg_buf_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_26 \
    op interface \
    ports { seg_buf_26 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name seg_buf_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_25 \
    op interface \
    ports { seg_buf_25 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name seg_buf_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_24 \
    op interface \
    ports { seg_buf_24 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name seg_buf_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_23 \
    op interface \
    ports { seg_buf_23 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name seg_buf_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_22 \
    op interface \
    ports { seg_buf_22 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name seg_buf_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_21 \
    op interface \
    ports { seg_buf_21 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name seg_buf_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_20 \
    op interface \
    ports { seg_buf_20 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name seg_buf_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_19 \
    op interface \
    ports { seg_buf_19 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name seg_buf_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_18 \
    op interface \
    ports { seg_buf_18 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name seg_buf_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_17 \
    op interface \
    ports { seg_buf_17 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name seg_buf_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_16 \
    op interface \
    ports { seg_buf_16 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name seg_buf_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_15 \
    op interface \
    ports { seg_buf_15 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name seg_buf_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_14 \
    op interface \
    ports { seg_buf_14 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name seg_buf_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_13 \
    op interface \
    ports { seg_buf_13 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name seg_buf_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_12 \
    op interface \
    ports { seg_buf_12 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name seg_buf_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_11 \
    op interface \
    ports { seg_buf_11 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name seg_buf_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_10 \
    op interface \
    ports { seg_buf_10 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name seg_buf_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_9 \
    op interface \
    ports { seg_buf_9 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name seg_buf_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_8 \
    op interface \
    ports { seg_buf_8 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name seg_buf_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_7 \
    op interface \
    ports { seg_buf_7 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name seg_buf_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_6 \
    op interface \
    ports { seg_buf_6 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name seg_buf_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_5 \
    op interface \
    ports { seg_buf_5 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name seg_buf_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_4 \
    op interface \
    ports { seg_buf_4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name seg_buf_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_3 \
    op interface \
    ports { seg_buf_3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name seg_buf_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_2 \
    op interface \
    ports { seg_buf_2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name seg_buf_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_1 \
    op interface \
    ports { seg_buf_1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name seg_buf \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf \
    op interface \
    ports { seg_buf { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name trunc_ln145_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln145_1 \
    op interface \
    ports { trunc_ln145_1 { I 512 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name seg_buf_96_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_96_out \
    op interface \
    ports { seg_buf_96_out { O 8 vector } seg_buf_96_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name seg_buf_95_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_95_out \
    op interface \
    ports { seg_buf_95_out { O 8 vector } seg_buf_95_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name seg_buf_94_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_94_out \
    op interface \
    ports { seg_buf_94_out { O 8 vector } seg_buf_94_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name seg_buf_93_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_93_out \
    op interface \
    ports { seg_buf_93_out { O 8 vector } seg_buf_93_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name seg_buf_92_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_92_out \
    op interface \
    ports { seg_buf_92_out { O 8 vector } seg_buf_92_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name seg_buf_91_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_91_out \
    op interface \
    ports { seg_buf_91_out { O 8 vector } seg_buf_91_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name seg_buf_90_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_90_out \
    op interface \
    ports { seg_buf_90_out { O 8 vector } seg_buf_90_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name seg_buf_89_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_89_out \
    op interface \
    ports { seg_buf_89_out { O 8 vector } seg_buf_89_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name seg_buf_88_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_88_out \
    op interface \
    ports { seg_buf_88_out { O 8 vector } seg_buf_88_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name seg_buf_87_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_87_out \
    op interface \
    ports { seg_buf_87_out { O 8 vector } seg_buf_87_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name seg_buf_86_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_86_out \
    op interface \
    ports { seg_buf_86_out { O 8 vector } seg_buf_86_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name seg_buf_85_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_85_out \
    op interface \
    ports { seg_buf_85_out { O 8 vector } seg_buf_85_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name seg_buf_84_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_84_out \
    op interface \
    ports { seg_buf_84_out { O 8 vector } seg_buf_84_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name seg_buf_83_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_83_out \
    op interface \
    ports { seg_buf_83_out { O 8 vector } seg_buf_83_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name seg_buf_82_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_82_out \
    op interface \
    ports { seg_buf_82_out { O 8 vector } seg_buf_82_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name seg_buf_81_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_81_out \
    op interface \
    ports { seg_buf_81_out { O 8 vector } seg_buf_81_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name seg_buf_80_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_80_out \
    op interface \
    ports { seg_buf_80_out { O 8 vector } seg_buf_80_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name seg_buf_79_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_79_out \
    op interface \
    ports { seg_buf_79_out { O 8 vector } seg_buf_79_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name seg_buf_78_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_78_out \
    op interface \
    ports { seg_buf_78_out { O 8 vector } seg_buf_78_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name seg_buf_77_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_77_out \
    op interface \
    ports { seg_buf_77_out { O 8 vector } seg_buf_77_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name seg_buf_76_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_76_out \
    op interface \
    ports { seg_buf_76_out { O 8 vector } seg_buf_76_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name seg_buf_75_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_75_out \
    op interface \
    ports { seg_buf_75_out { O 8 vector } seg_buf_75_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name seg_buf_74_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_74_out \
    op interface \
    ports { seg_buf_74_out { O 8 vector } seg_buf_74_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name seg_buf_73_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_73_out \
    op interface \
    ports { seg_buf_73_out { O 8 vector } seg_buf_73_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name seg_buf_72_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_72_out \
    op interface \
    ports { seg_buf_72_out { O 8 vector } seg_buf_72_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name seg_buf_71_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_71_out \
    op interface \
    ports { seg_buf_71_out { O 8 vector } seg_buf_71_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name seg_buf_70_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_70_out \
    op interface \
    ports { seg_buf_70_out { O 8 vector } seg_buf_70_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name seg_buf_69_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_69_out \
    op interface \
    ports { seg_buf_69_out { O 8 vector } seg_buf_69_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name seg_buf_68_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_68_out \
    op interface \
    ports { seg_buf_68_out { O 8 vector } seg_buf_68_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name seg_buf_67_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_67_out \
    op interface \
    ports { seg_buf_67_out { O 8 vector } seg_buf_67_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name seg_buf_66_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_66_out \
    op interface \
    ports { seg_buf_66_out { O 8 vector } seg_buf_66_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name seg_buf_65_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_65_out \
    op interface \
    ports { seg_buf_65_out { O 8 vector } seg_buf_65_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name seg_buf_63_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_63_out \
    op interface \
    ports { seg_buf_63_out { O 8 vector } seg_buf_63_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name seg_buf_62_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_62_out \
    op interface \
    ports { seg_buf_62_out { O 8 vector } seg_buf_62_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name seg_buf_61_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_61_out \
    op interface \
    ports { seg_buf_61_out { O 8 vector } seg_buf_61_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name seg_buf_60_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_60_out \
    op interface \
    ports { seg_buf_60_out { O 8 vector } seg_buf_60_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name seg_buf_59_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_59_out \
    op interface \
    ports { seg_buf_59_out { O 8 vector } seg_buf_59_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name seg_buf_58_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_58_out \
    op interface \
    ports { seg_buf_58_out { O 8 vector } seg_buf_58_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name seg_buf_57_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_57_out \
    op interface \
    ports { seg_buf_57_out { O 8 vector } seg_buf_57_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name seg_buf_56_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_56_out \
    op interface \
    ports { seg_buf_56_out { O 8 vector } seg_buf_56_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name seg_buf_55_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_55_out \
    op interface \
    ports { seg_buf_55_out { O 8 vector } seg_buf_55_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name seg_buf_54_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_54_out \
    op interface \
    ports { seg_buf_54_out { O 8 vector } seg_buf_54_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name seg_buf_53_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_53_out \
    op interface \
    ports { seg_buf_53_out { O 8 vector } seg_buf_53_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name seg_buf_52_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_52_out \
    op interface \
    ports { seg_buf_52_out { O 8 vector } seg_buf_52_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name seg_buf_51_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_51_out \
    op interface \
    ports { seg_buf_51_out { O 8 vector } seg_buf_51_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name seg_buf_50_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_50_out \
    op interface \
    ports { seg_buf_50_out { O 8 vector } seg_buf_50_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name seg_buf_49_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_49_out \
    op interface \
    ports { seg_buf_49_out { O 8 vector } seg_buf_49_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name seg_buf_48_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_48_out \
    op interface \
    ports { seg_buf_48_out { O 8 vector } seg_buf_48_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name seg_buf_47_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_47_out \
    op interface \
    ports { seg_buf_47_out { O 8 vector } seg_buf_47_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name seg_buf_46_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_46_out \
    op interface \
    ports { seg_buf_46_out { O 8 vector } seg_buf_46_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name seg_buf_45_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_45_out \
    op interface \
    ports { seg_buf_45_out { O 8 vector } seg_buf_45_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name seg_buf_44_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_44_out \
    op interface \
    ports { seg_buf_44_out { O 8 vector } seg_buf_44_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name seg_buf_43_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_43_out \
    op interface \
    ports { seg_buf_43_out { O 8 vector } seg_buf_43_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name seg_buf_42_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_42_out \
    op interface \
    ports { seg_buf_42_out { O 8 vector } seg_buf_42_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name seg_buf_41_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_41_out \
    op interface \
    ports { seg_buf_41_out { O 8 vector } seg_buf_41_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name seg_buf_40_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_40_out \
    op interface \
    ports { seg_buf_40_out { O 8 vector } seg_buf_40_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name seg_buf_39_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_39_out \
    op interface \
    ports { seg_buf_39_out { O 8 vector } seg_buf_39_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name seg_buf_38_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_38_out \
    op interface \
    ports { seg_buf_38_out { O 8 vector } seg_buf_38_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name seg_buf_37_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_37_out \
    op interface \
    ports { seg_buf_37_out { O 8 vector } seg_buf_37_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name seg_buf_36_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_36_out \
    op interface \
    ports { seg_buf_36_out { O 8 vector } seg_buf_36_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name seg_buf_35_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_35_out \
    op interface \
    ports { seg_buf_35_out { O 8 vector } seg_buf_35_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name seg_buf_34_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_34_out \
    op interface \
    ports { seg_buf_34_out { O 8 vector } seg_buf_34_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name seg_buf_33_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_33_out \
    op interface \
    ports { seg_buf_33_out { O 8 vector } seg_buf_33_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name seg_buf_32_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_seg_buf_32_out \
    op interface \
    ports { seg_buf_32_out { O 8 vector } seg_buf_32_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName sha256_flow_control_loop_pipe_sequential_init_U
set CompName sha256_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix sha256_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


