{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 14:50:25 2024 " "Info: Processing started: Sat Apr 20 14:50:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter-256 -c counter-256 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter-256 -c counter-256" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../counter-8/COUNTER-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../counter-8/COUNTER-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER-8 " "Info: Found entity 1: COUNTER-8" {  } { { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter-256.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter-256.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter-256 " "Info: Found entity 1: counter-256" {  } { { "counter-256.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-256/counter-256.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter-256 " "Info: Elaborating entity \"counter-256\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER-8 COUNTER-8:inst3 " "Info: Elaborating entity \"COUNTER-8\" for hierarchy \"COUNTER-8:inst3\"" {  } { { "counter-256.bdf" "inst3" { Schematic "G:/CCP-DESIGN/Lesson3/counter-256/counter-256.bdf" { { 72 400 496 200 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 14:50:27 2024 " "Info: Processing ended: Sat Apr 20 14:50:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 14:50:28 2024 " "Info: Processing started: Sat Apr 20 14:50:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counter-256 -c counter-256 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counter-256 -c counter-256" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "counter-256 EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"counter-256\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.571 ns register register " "Info: Estimated most critical path is register to register delay of 0.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER-8:inst3\|inst3 1 REG LAB_X33_Y15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y15; Fanout = 2; REG Node = 'COUNTER-8:inst3\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.018 ns) + CELL(0.457 ns) 0.475 ns COUNTER-8:inst3\|inst3~2 2 COMB LAB_X33_Y15 1 " "Info: 2: + IC(0.018 ns) + CELL(0.457 ns) = 0.475 ns; Loc. = LAB_X33_Y15; Fanout = 1; COMB Node = 'COUNTER-8:inst3\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { COUNTER-8:inst3|inst3 COUNTER-8:inst3|inst3~2 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.571 ns COUNTER-8:inst3\|inst3 3 REG LAB_X33_Y15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.571 ns; Loc. = LAB_X33_Y15; Fanout = 2; REG Node = 'COUNTER-8:inst3\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { COUNTER-8:inst3|inst3~2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.553 ns ( 96.85 % ) " "Info: Total cell delay = 0.553 ns ( 96.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.018 ns ( 3.15 % ) " "Info: Total interconnect delay = 0.018 ns ( 3.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { COUNTER-8:inst3|inst3 COUNTER-8:inst3|inst3~2 COUNTER-8:inst3|inst3 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 14:50:30 2024 " "Info: Processing ended: Sat Apr 20 14:50:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 14:50:31 2024 " "Info: Processing started: Sat Apr 20 14:50:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counter-256 -c counter-256 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off counter-256 -c counter-256" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 14:50:33 2024 " "Info: Processing ended: Sat Apr 20 14:50:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 14:50:34 2024 " "Info: Processing started: Sat Apr 20 14:50:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter-256 -c counter-256 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter-256 -c counter-256 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "counter-256.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-256/counter-256.bdf" { { 280 80 248 296 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "COUNTER-8:inst4\|inst " "Info: Detected ripple clock \"COUNTER-8:inst4\|inst\" as buffer" {  } { { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER-8:inst4\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "COUNTER-8:inst4\|inst1 " "Info: Detected ripple clock \"COUNTER-8:inst4\|inst1\" as buffer" {  } { { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER-8:inst4\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "COUNTER-8:inst4\|inst2 " "Info: Detected ripple clock \"COUNTER-8:inst4\|inst2\" as buffer" {  } { { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER-8:inst4\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "COUNTER-8:inst4\|inst3 " "Info: Detected ripple clock \"COUNTER-8:inst4\|inst3\" as buffer" {  } { { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER-8:inst4\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "COUNTER-8:inst3\|inst " "Info: Detected ripple clock \"COUNTER-8:inst3\|inst\" as buffer" {  } { { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER-8:inst3\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "COUNTER-8:inst3\|inst1 " "Info: Detected ripple clock \"COUNTER-8:inst3\|inst1\" as buffer" {  } { { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER-8:inst3\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "COUNTER-8:inst3\|inst2 " "Info: Detected ripple clock \"COUNTER-8:inst3\|inst2\" as buffer" {  } { { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "COUNTER-8:inst3\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register COUNTER-8:inst3\|inst3 COUNTER-8:inst3\|inst3 380.08 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 380.08 MHz between source register \"COUNTER-8:inst3\|inst3\" and destination register \"COUNTER-8:inst3\|inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER-8:inst3\|inst3 1 REG LCFF_X33_Y15_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y15_N1; Fanout = 2; REG Node = 'COUNTER-8:inst3\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns COUNTER-8:inst3\|inst3~2 2 COMB LCCOMB_X33_Y15_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 1; COMB Node = 'COUNTER-8:inst3\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { COUNTER-8:inst3|inst3 COUNTER-8:inst3|inst3~2 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns COUNTER-8:inst3\|inst3 3 REG LCFF_X33_Y15_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X33_Y15_N1; Fanout = 2; REG Node = 'COUNTER-8:inst3\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { COUNTER-8:inst3|inst3~2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { COUNTER-8:inst3|inst3 COUNTER-8:inst3|inst3~2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { COUNTER-8:inst3|inst3 {} COUNTER-8:inst3|inst3~2 {} COUNTER-8:inst3|inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 11.941 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 11.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter-256.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-256/counter-256.bdf" { { 280 80 248 296 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.879 ns) 2.358 ns COUNTER-8:inst4\|inst 2 REG LCFF_X33_Y10_N3 3 " "Info: 2: + IC(0.403 ns) + CELL(0.879 ns) = 2.358 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { CP COUNTER-8:inst4|inst } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 3.570 ns COUNTER-8:inst4\|inst1 3 REG LCFF_X33_Y10_N9 3 " "Info: 3: + IC(0.333 ns) + CELL(0.879 ns) = 3.570 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { COUNTER-8:inst4|inst COUNTER-8:inst4|inst1 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.879 ns) 5.355 ns COUNTER-8:inst4\|inst2 4 REG LCFF_X33_Y13_N3 3 " "Info: 4: + IC(0.906 ns) + CELL(0.879 ns) = 5.355 ns; Loc. = LCFF_X33_Y13_N3; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { COUNTER-8:inst4|inst1 COUNTER-8:inst4|inst2 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 6.567 ns COUNTER-8:inst4\|inst3 5 REG LCFF_X33_Y13_N17 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 6.567 ns; Loc. = LCFF_X33_Y13_N17; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { COUNTER-8:inst4|inst2 COUNTER-8:inst4|inst3 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.879 ns) 8.005 ns COUNTER-8:inst3\|inst 6 REG LCFF_X33_Y12_N3 3 " "Info: 6: + IC(0.559 ns) + CELL(0.879 ns) = 8.005 ns; Loc. = LCFF_X33_Y12_N3; Fanout = 3; REG Node = 'COUNTER-8:inst3\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { COUNTER-8:inst4|inst3 COUNTER-8:inst3|inst } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 9.217 ns COUNTER-8:inst3\|inst1 7 REG LCFF_X33_Y12_N1 3 " "Info: 7: + IC(0.333 ns) + CELL(0.879 ns) = 9.217 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 3; REG Node = 'COUNTER-8:inst3\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { COUNTER-8:inst3|inst COUNTER-8:inst3|inst1 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.879 ns) 11.006 ns COUNTER-8:inst3\|inst2 8 REG LCFF_X33_Y15_N3 3 " "Info: 8: + IC(0.910 ns) + CELL(0.879 ns) = 11.006 ns; Loc. = LCFF_X33_Y15_N3; Fanout = 3; REG Node = 'COUNTER-8:inst3\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { COUNTER-8:inst3|inst1 COUNTER-8:inst3|inst2 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 11.941 ns COUNTER-8:inst3\|inst3 9 REG LCFF_X33_Y15_N1 2 " "Info: 9: + IC(0.333 ns) + CELL(0.602 ns) = 11.941 ns; Loc. = LCFF_X33_Y15_N1; Fanout = 2; REG Node = 'COUNTER-8:inst3\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { COUNTER-8:inst3|inst2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.831 ns ( 65.58 % ) " "Info: Total cell delay = 7.831 ns ( 65.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.110 ns ( 34.42 % ) " "Info: Total interconnect delay = 4.110 ns ( 34.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.941 ns" { CP COUNTER-8:inst4|inst COUNTER-8:inst4|inst1 COUNTER-8:inst4|inst2 COUNTER-8:inst4|inst3 COUNTER-8:inst3|inst COUNTER-8:inst3|inst1 COUNTER-8:inst3|inst2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.941 ns" { CP {} CP~combout {} COUNTER-8:inst4|inst {} COUNTER-8:inst4|inst1 {} COUNTER-8:inst4|inst2 {} COUNTER-8:inst4|inst3 {} COUNTER-8:inst3|inst {} COUNTER-8:inst3|inst1 {} COUNTER-8:inst3|inst2 {} COUNTER-8:inst3|inst3 {} } { 0.000ns 0.000ns 0.403ns 0.333ns 0.906ns 0.333ns 0.559ns 0.333ns 0.910ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 11.941 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 11.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter-256.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-256/counter-256.bdf" { { 280 80 248 296 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.879 ns) 2.358 ns COUNTER-8:inst4\|inst 2 REG LCFF_X33_Y10_N3 3 " "Info: 2: + IC(0.403 ns) + CELL(0.879 ns) = 2.358 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { CP COUNTER-8:inst4|inst } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 3.570 ns COUNTER-8:inst4\|inst1 3 REG LCFF_X33_Y10_N9 3 " "Info: 3: + IC(0.333 ns) + CELL(0.879 ns) = 3.570 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { COUNTER-8:inst4|inst COUNTER-8:inst4|inst1 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.879 ns) 5.355 ns COUNTER-8:inst4\|inst2 4 REG LCFF_X33_Y13_N3 3 " "Info: 4: + IC(0.906 ns) + CELL(0.879 ns) = 5.355 ns; Loc. = LCFF_X33_Y13_N3; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { COUNTER-8:inst4|inst1 COUNTER-8:inst4|inst2 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 6.567 ns COUNTER-8:inst4\|inst3 5 REG LCFF_X33_Y13_N17 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 6.567 ns; Loc. = LCFF_X33_Y13_N17; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { COUNTER-8:inst4|inst2 COUNTER-8:inst4|inst3 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.879 ns) 8.005 ns COUNTER-8:inst3\|inst 6 REG LCFF_X33_Y12_N3 3 " "Info: 6: + IC(0.559 ns) + CELL(0.879 ns) = 8.005 ns; Loc. = LCFF_X33_Y12_N3; Fanout = 3; REG Node = 'COUNTER-8:inst3\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { COUNTER-8:inst4|inst3 COUNTER-8:inst3|inst } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 9.217 ns COUNTER-8:inst3\|inst1 7 REG LCFF_X33_Y12_N1 3 " "Info: 7: + IC(0.333 ns) + CELL(0.879 ns) = 9.217 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 3; REG Node = 'COUNTER-8:inst3\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { COUNTER-8:inst3|inst COUNTER-8:inst3|inst1 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.879 ns) 11.006 ns COUNTER-8:inst3\|inst2 8 REG LCFF_X33_Y15_N3 3 " "Info: 8: + IC(0.910 ns) + CELL(0.879 ns) = 11.006 ns; Loc. = LCFF_X33_Y15_N3; Fanout = 3; REG Node = 'COUNTER-8:inst3\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { COUNTER-8:inst3|inst1 COUNTER-8:inst3|inst2 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 11.941 ns COUNTER-8:inst3\|inst3 9 REG LCFF_X33_Y15_N1 2 " "Info: 9: + IC(0.333 ns) + CELL(0.602 ns) = 11.941 ns; Loc. = LCFF_X33_Y15_N1; Fanout = 2; REG Node = 'COUNTER-8:inst3\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { COUNTER-8:inst3|inst2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.831 ns ( 65.58 % ) " "Info: Total cell delay = 7.831 ns ( 65.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.110 ns ( 34.42 % ) " "Info: Total interconnect delay = 4.110 ns ( 34.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.941 ns" { CP COUNTER-8:inst4|inst COUNTER-8:inst4|inst1 COUNTER-8:inst4|inst2 COUNTER-8:inst4|inst3 COUNTER-8:inst3|inst COUNTER-8:inst3|inst1 COUNTER-8:inst3|inst2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.941 ns" { CP {} CP~combout {} COUNTER-8:inst4|inst {} COUNTER-8:inst4|inst1 {} COUNTER-8:inst4|inst2 {} COUNTER-8:inst4|inst3 {} COUNTER-8:inst3|inst {} COUNTER-8:inst3|inst1 {} COUNTER-8:inst3|inst2 {} COUNTER-8:inst3|inst3 {} } { 0.000ns 0.000ns 0.403ns 0.333ns 0.906ns 0.333ns 0.559ns 0.333ns 0.910ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.941 ns" { CP COUNTER-8:inst4|inst COUNTER-8:inst4|inst1 COUNTER-8:inst4|inst2 COUNTER-8:inst4|inst3 COUNTER-8:inst3|inst COUNTER-8:inst3|inst1 COUNTER-8:inst3|inst2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.941 ns" { CP {} CP~combout {} COUNTER-8:inst4|inst {} COUNTER-8:inst4|inst1 {} COUNTER-8:inst4|inst2 {} COUNTER-8:inst4|inst3 {} COUNTER-8:inst3|inst {} COUNTER-8:inst3|inst1 {} COUNTER-8:inst3|inst2 {} COUNTER-8:inst3|inst3 {} } { 0.000ns 0.000ns 0.403ns 0.333ns 0.906ns 0.333ns 0.559ns 0.333ns 0.910ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { COUNTER-8:inst3|inst3 COUNTER-8:inst3|inst3~2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { COUNTER-8:inst3|inst3 {} COUNTER-8:inst3|inst3~2 {} COUNTER-8:inst3|inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.941 ns" { CP COUNTER-8:inst4|inst COUNTER-8:inst4|inst1 COUNTER-8:inst4|inst2 COUNTER-8:inst4|inst3 COUNTER-8:inst3|inst COUNTER-8:inst3|inst1 COUNTER-8:inst3|inst2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.941 ns" { CP {} CP~combout {} COUNTER-8:inst4|inst {} COUNTER-8:inst4|inst1 {} COUNTER-8:inst4|inst2 {} COUNTER-8:inst4|inst3 {} COUNTER-8:inst3|inst {} COUNTER-8:inst3|inst1 {} COUNTER-8:inst3|inst2 {} COUNTER-8:inst3|inst3 {} } { 0.000ns 0.000ns 0.403ns 0.333ns 0.906ns 0.333ns 0.559ns 0.333ns 0.910ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { COUNTER-8:inst3|inst3 {} } {  } {  } "" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q7 COUNTER-8:inst3\|inst3 16.169 ns register " "Info: tco from clock \"CP\" to destination pin \"Q7\" through register \"COUNTER-8:inst3\|inst3\" is 16.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 11.941 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 11.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "counter-256.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-256/counter-256.bdf" { { 280 80 248 296 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.879 ns) 2.358 ns COUNTER-8:inst4\|inst 2 REG LCFF_X33_Y10_N3 3 " "Info: 2: + IC(0.403 ns) + CELL(0.879 ns) = 2.358 ns; Loc. = LCFF_X33_Y10_N3; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { CP COUNTER-8:inst4|inst } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 3.570 ns COUNTER-8:inst4\|inst1 3 REG LCFF_X33_Y10_N9 3 " "Info: 3: + IC(0.333 ns) + CELL(0.879 ns) = 3.570 ns; Loc. = LCFF_X33_Y10_N9; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { COUNTER-8:inst4|inst COUNTER-8:inst4|inst1 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.879 ns) 5.355 ns COUNTER-8:inst4\|inst2 4 REG LCFF_X33_Y13_N3 3 " "Info: 4: + IC(0.906 ns) + CELL(0.879 ns) = 5.355 ns; Loc. = LCFF_X33_Y13_N3; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { COUNTER-8:inst4|inst1 COUNTER-8:inst4|inst2 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 6.567 ns COUNTER-8:inst4\|inst3 5 REG LCFF_X33_Y13_N17 3 " "Info: 5: + IC(0.333 ns) + CELL(0.879 ns) = 6.567 ns; Loc. = LCFF_X33_Y13_N17; Fanout = 3; REG Node = 'COUNTER-8:inst4\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { COUNTER-8:inst4|inst2 COUNTER-8:inst4|inst3 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.559 ns) + CELL(0.879 ns) 8.005 ns COUNTER-8:inst3\|inst 6 REG LCFF_X33_Y12_N3 3 " "Info: 6: + IC(0.559 ns) + CELL(0.879 ns) = 8.005 ns; Loc. = LCFF_X33_Y12_N3; Fanout = 3; REG Node = 'COUNTER-8:inst3\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { COUNTER-8:inst4|inst3 COUNTER-8:inst3|inst } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 248 312 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 9.217 ns COUNTER-8:inst3\|inst1 7 REG LCFF_X33_Y12_N1 3 " "Info: 7: + IC(0.333 ns) + CELL(0.879 ns) = 9.217 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 3; REG Node = 'COUNTER-8:inst3\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { COUNTER-8:inst3|inst COUNTER-8:inst3|inst1 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 424 488 304 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.879 ns) 11.006 ns COUNTER-8:inst3\|inst2 8 REG LCFF_X33_Y15_N3 3 " "Info: 8: + IC(0.910 ns) + CELL(0.879 ns) = 11.006 ns; Loc. = LCFF_X33_Y15_N3; Fanout = 3; REG Node = 'COUNTER-8:inst3\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { COUNTER-8:inst3|inst1 COUNTER-8:inst3|inst2 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 616 680 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 11.941 ns COUNTER-8:inst3\|inst3 9 REG LCFF_X33_Y15_N1 2 " "Info: 9: + IC(0.333 ns) + CELL(0.602 ns) = 11.941 ns; Loc. = LCFF_X33_Y15_N1; Fanout = 2; REG Node = 'COUNTER-8:inst3\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { COUNTER-8:inst3|inst2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.831 ns ( 65.58 % ) " "Info: Total cell delay = 7.831 ns ( 65.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.110 ns ( 34.42 % ) " "Info: Total interconnect delay = 4.110 ns ( 34.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.941 ns" { CP COUNTER-8:inst4|inst COUNTER-8:inst4|inst1 COUNTER-8:inst4|inst2 COUNTER-8:inst4|inst3 COUNTER-8:inst3|inst COUNTER-8:inst3|inst1 COUNTER-8:inst3|inst2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.941 ns" { CP {} CP~combout {} COUNTER-8:inst4|inst {} COUNTER-8:inst4|inst1 {} COUNTER-8:inst4|inst2 {} COUNTER-8:inst4|inst3 {} COUNTER-8:inst3|inst {} COUNTER-8:inst3|inst1 {} COUNTER-8:inst3|inst2 {} COUNTER-8:inst3|inst3 {} } { 0.000ns 0.000ns 0.403ns 0.333ns 0.906ns 0.333ns 0.559ns 0.333ns 0.910ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.951 ns + Longest register pin " "Info: + Longest register to pin delay is 3.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER-8:inst3\|inst3 1 REG LCFF_X33_Y15_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y15_N1; Fanout = 2; REG Node = 'COUNTER-8:inst3\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "../counter-8/COUNTER-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-8/COUNTER-8.bdf" { { 224 792 856 304 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(3.065 ns) 3.951 ns Q7 2 PIN PIN_151 0 " "Info: 2: + IC(0.886 ns) + CELL(3.065 ns) = 3.951 ns; Loc. = PIN_151; Fanout = 0; PIN Node = 'Q7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.951 ns" { COUNTER-8:inst3|inst3 Q7 } "NODE_NAME" } } { "counter-256.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/counter-256/counter-256.bdf" { { 72 680 856 88 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.065 ns ( 77.58 % ) " "Info: Total cell delay = 3.065 ns ( 77.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.886 ns ( 22.42 % ) " "Info: Total interconnect delay = 0.886 ns ( 22.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.951 ns" { COUNTER-8:inst3|inst3 Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.951 ns" { COUNTER-8:inst3|inst3 {} Q7 {} } { 0.000ns 0.886ns } { 0.000ns 3.065ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.941 ns" { CP COUNTER-8:inst4|inst COUNTER-8:inst4|inst1 COUNTER-8:inst4|inst2 COUNTER-8:inst4|inst3 COUNTER-8:inst3|inst COUNTER-8:inst3|inst1 COUNTER-8:inst3|inst2 COUNTER-8:inst3|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.941 ns" { CP {} CP~combout {} COUNTER-8:inst4|inst {} COUNTER-8:inst4|inst1 {} COUNTER-8:inst4|inst2 {} COUNTER-8:inst4|inst3 {} COUNTER-8:inst3|inst {} COUNTER-8:inst3|inst1 {} COUNTER-8:inst3|inst2 {} COUNTER-8:inst3|inst3 {} } { 0.000ns 0.000ns 0.403ns 0.333ns 0.906ns 0.333ns 0.559ns 0.333ns 0.910ns 0.333ns } { 0.000ns 1.076ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.951 ns" { COUNTER-8:inst3|inst3 Q7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.951 ns" { COUNTER-8:inst3|inst3 {} Q7 {} } { 0.000ns 0.886ns } { 0.000ns 3.065ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 14:50:34 2024 " "Info: Processing ended: Sat Apr 20 14:50:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
