{"sha": "81cdb4e249cc5a8f331b126c278b96f6ac792752", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODFjZGI0ZTI0OWNjNWE4ZjMzMWIxMjZjMjc4Yjk2ZjZhYzc5Mjc1Mg==", "commit": {"author": {"name": "Alan Lawrence", "email": "alan.lawrence@arm.com", "date": "2014-04-29T19:14:43Z"}, "committer": {"name": "Alan Lawrence", "email": "alalaw01@gcc.gnu.org", "date": "2014-04-29T19:14:43Z"}, "message": "Add execution tests of ARM ZIP Intrinsics.\n\n\t* gcc.target/arm/simd/simd.exp: New file.\n\t* gcc.target/arm/simd/vzipqf32_1.c: New file.\n\t* gcc.target/arm/simd/vzipqp16_1.c: New file.\n\t* gcc.target/arm/simd/vzipqp8_1.c: New file.\n\t* gcc.target/arm/simd/vzipqs16_1.c: New file.\n\t* gcc.target/arm/simd/vzipqs32_1.c: New file.\n\t* gcc.target/arm/simd/vzipqs8_1.c: New file.\n\t* gcc.target/arm/simd/vzipqu16_1.c: New file.\n\t* gcc.target/arm/simd/vzipqu32_1.c: New file.\n\t* gcc.target/arm/simd/vzipqu8_1.c: New file.\n\t* gcc.target/arm/simd/vzipf32_1.c: New file.\n\t* gcc.target/arm/simd/vzipp16_1.c: New file.\n\t* gcc.target/arm/simd/vzipp8_1.c: New file.\n\t* gcc.target/arm/simd/vzips16_1.c: New file.\n\t* gcc.target/arm/simd/vzips32_1.c: New file.\n\t* gcc.target/arm/simd/vzips8_1.c: New file.\n\t* gcc.target/arm/simd/vzipu16_1.c: New file.\n\t* gcc.target/arm/simd/vzipu32_1.c: New file.\n\t* gcc.target/arm/simd/vzipu8_1.c: New file.\n\nFrom-SVN: r209908", "tree": {"sha": "a410632684fe9c3bd5ce6b9d77232118035de029", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a410632684fe9c3bd5ce6b9d77232118035de029"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/81cdb4e249cc5a8f331b126c278b96f6ac792752", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/81cdb4e249cc5a8f331b126c278b96f6ac792752", "html_url": "https://github.com/Rust-GCC/gccrs/commit/81cdb4e249cc5a8f331b126c278b96f6ac792752", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/81cdb4e249cc5a8f331b126c278b96f6ac792752/comments", "author": null, "committer": null, "parents": [{"sha": "b15ea3099ae6e566f715aeafb32efbd1782614b4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b15ea3099ae6e566f715aeafb32efbd1782614b4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b15ea3099ae6e566f715aeafb32efbd1782614b4"}], "stats": {"total": 273, "additions": 273, "deletions": 0}, "files": [{"sha": "014835619023b59d3e43d8c9990ef38be3346777", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 22, "deletions": 0, "changes": 22, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -1,3 +1,25 @@\n+2013-04-29  Alan Lawrence  <alan.lawrence@arm.com>\n+\n+\t* gcc.target/arm/simd/simd.exp: New file.\n+\t* gcc.target/arm/simd/vzipqf32_1.c: New file.\n+\t* gcc.target/arm/simd/vzipqp16_1.c: New file.\n+\t* gcc.target/arm/simd/vzipqp8_1.c: New file.\n+\t* gcc.target/arm/simd/vzipqs16_1.c: New file.\n+\t* gcc.target/arm/simd/vzipqs32_1.c: New file.\n+\t* gcc.target/arm/simd/vzipqs8_1.c: New file.\n+\t* gcc.target/arm/simd/vzipqu16_1.c: New file.\n+\t* gcc.target/arm/simd/vzipqu32_1.c: New file.\n+\t* gcc.target/arm/simd/vzipqu8_1.c: New file.\n+\t* gcc.target/arm/simd/vzipf32_1.c: New file.\n+\t* gcc.target/arm/simd/vzipp16_1.c: New file.\n+\t* gcc.target/arm/simd/vzipp8_1.c: New file.\n+\t* gcc.target/arm/simd/vzips16_1.c: New file.\n+\t* gcc.target/arm/simd/vzips32_1.c: New file.\n+\t* gcc.target/arm/simd/vzips8_1.c: New file.\n+\t* gcc.target/arm/simd/vzipu16_1.c: New file.\n+\t* gcc.target/arm/simd/vzipu32_1.c: New file.\n+\t* gcc.target/arm/simd/vzipu8_1.c: New file.\n+\n 2014-04-29  Paolo Carlini  <paolo.carlini@oracle.com>\n \n \tPR c++/51707"}, {"sha": "746429dadf60a7a327a33d69f611fab8fee0c42d", "filename": "gcc/testsuite/gcc.target/arm/simd/simd.exp", "status": "added", "additions": 35, "deletions": 0, "changes": 35, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fsimd.exp", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fsimd.exp", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fsimd.exp?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,35 @@\n+# Copyright (C) 1997-2014 Free Software Foundation, Inc.\n+\n+# This program is free software; you can redistribute it and/or modify\n+# it under the terms of the GNU General Public License as published by\n+# the Free Software Foundation; either version 3 of the License, or\n+# (at your option) any later version.\n+#\n+# This program is distributed in the hope that it will be useful,\n+# but WITHOUT ANY WARRANTY; without even the implied warranty of\n+# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the\n+# GNU General Public License for more details.\n+#\n+# You should have received a copy of the GNU General Public License\n+# along with GCC; see the file COPYING3.  If not see\n+# <http://www.gnu.org/licenses/>.\n+\n+# GCC testsuite that uses the `dg.exp' driver.\n+\n+# Exit immediately if this isn't an ARM target.\n+if ![istarget arm*-*-*] then {\n+  return\n+}\n+\n+# Load support procs.\n+load_lib gcc-dg.exp\n+\n+# Initialize `dg'.\n+dg-init\n+\n+# Main loop.\n+dg-runtest [lsort [glob -nocomplain $srcdir/$subdir/*.\\[cCS\\]]] \\\n+\t\"\" \"\"\n+\n+# All done.\n+dg-finish"}, {"sha": "efaa96ea95580d5e596c60f96add8f73f96198eb", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipf32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipf32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipf32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipf32_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipf32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipf32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "4154333a7f7a4d93daae222bf423495e8f2216ca", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipp16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipp16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipp16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipp16_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipp16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipp16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "9fe2384c9f90e3fc339aa9b3fd37c4975fc06759", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipp8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipp8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipp8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipp8_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipp8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipp8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "8c547a79f5b2765745b21f984c74ebdb6c3204f1", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipqf32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqf32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqf32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqf32_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipQf32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipqf32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "e2af10b2af11bcab963e0c4f993ae978960002a4", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipqp16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqp16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqp16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqp16_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipQp16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipqp16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "11a13298563cabcbd5da28c3e9f5f0c82cb522c4", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipqp8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqp8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqp8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqp8_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipQp8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipqp8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "0576c0033e6a9748a5583cdf23add48efa4d7874", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipqs16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqs16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqs16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqs16_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipQs16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipqs16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "6cf24396d2003d57fe63620c59bf33c231f4dcda", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipqs32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqs32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqs32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqs32_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipQs32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipqs32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "0244374e001370805cc900a3442a37ef8a0723c4", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipqs8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqs8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqs8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqs8_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipQs8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipqs8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "3c406f514d2abd7f69185195fc7d2de41fa5f921", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipqu16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqu16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqu16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqu16_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipQu16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipqu16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.16\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "ba1393c6c9230c4e0b5a2ef8e9f46cf30671c1d4", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipqu32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqu32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqu32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqu32_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipQu32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipqu32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.32\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "023ecac3a522f95ec25c5456cd451fa33c47ff5f", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipqu8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqu8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqu8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipqu8_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipQu8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipqu8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.8\\[ \\t\\]+\\[qQ\\]\\[0-9\\]+, ?\\[qQ\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "b6c3c2fe897643a4bec6094734bce78f031cc7af", "filename": "gcc/testsuite/gcc.target/arm/simd/vzips16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzips16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzips16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzips16_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzips16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzips16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "1a6f17093424f01f7295eb8da699495d41f57e50", "filename": "gcc/testsuite/gcc.target/arm/simd/vzips32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzips32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzips32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzips32_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzips32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzips32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "8569357817ba2b67f1451d7d4a089df0dcd96751", "filename": "gcc/testsuite/gcc.target/arm/simd/vzips8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzips8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzips8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzips8_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzips8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzips8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "23bfcc4d962e9db1cee292e12d326cec41c4d3b8", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipu16_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipu16_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipu16_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipu16_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipu16' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipu16.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.16\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "6a753f25a9cafe020740e48b8b8c82a10ef8bec0", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipu32_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipu32_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipu32_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipu32_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipu32' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipu32.x\"\n+\n+/* { dg-final { scan-assembler-times \"vuzp\\.32\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}, {"sha": "972af74237f907ad921a4d329f523ce9c096a767", "filename": "gcc/testsuite/gcc.target/arm/simd/vzipu8_1.c", "status": "added", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipu8_1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/81cdb4e249cc5a8f331b126c278b96f6ac792752/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipu8_1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Farm%2Fsimd%2Fvzipu8_1.c?ref=81cdb4e249cc5a8f331b126c278b96f6ac792752", "patch": "@@ -0,0 +1,12 @@\n+/* Test the `vzipu8' ARM Neon intrinsic.  */\n+\n+/* { dg-do run } */\n+/* { dg-require-effective-target arm_neon_ok } */\n+/* { dg-options \"-save-temps -O1 -fno-inline\" } */\n+/* { dg-add-options arm_neon } */\n+\n+#include \"arm_neon.h\"\n+#include \"../../aarch64/simd/vzipu8.x\"\n+\n+/* { dg-final { scan-assembler-times \"vzip\\.8\\[ \\t\\]+\\[dD\\]\\[0-9\\]+, ?\\[dD\\]\\[0-9\\]+!?\\(?:\\[ \\t\\]+@\\[a-zA-Z0-9 \\]+\\)?\\n\" 1 } } */\n+/* { dg-final { cleanup-saved-temps } } */"}]}