add r0, r1, r1
orr r2, r3, r0
mvn r3, r2, lsl 1
