
---------- Begin Simulation Statistics ----------
final_tick                                 1326613500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78929                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739072                       # Number of bytes of host memory used
host_op_rate                                    79100                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.53                       # Real time elapsed on the host
host_tick_rate                               91306121                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1146768                       # Number of instructions simulated
sim_ops                                       1149258                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001327                       # Number of seconds simulated
sim_ticks                                  1326613500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            55.468179                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                 108483                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              195577                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            33564                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           143640                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             36454                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          42132                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5678                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 227661                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5971                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           681                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            21129                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    196526                       # Number of branches committed
system.cpu0.commit.bw_lim_events                27385                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3807                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          67148                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts             1055941                       # Number of instructions committed
system.cpu0.commit.committedOps               1056577                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      2199663                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.480336                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.256231                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1688059     76.74%     76.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       320884     14.59%     91.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        57516      2.61%     93.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        63884      2.90%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        18411      0.84%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        11010      0.50%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         6363      0.29%     98.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         6151      0.28%     98.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        27385      1.24%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      2199663                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               60876                       # Number of function calls committed.
system.cpu0.commit.int_insts                  1044624                       # Number of committed integer instructions.
system.cpu0.commit.loads                       294061                       # Number of loads committed
system.cpu0.commit.membars                       2286                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         2295      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          554515     52.48%     52.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            910      0.09%     52.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             596      0.06%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     52.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         294730     27.89%     80.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        203466     19.26%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1056577                       # Class of committed instruction
system.cpu0.commit.refs                        498231                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                    1055941                       # Number of Instructions Simulated
system.cpu0.committedOps                      1056577                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.510714                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.510714                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                43399                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                12557                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved              106280                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts               1175180                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 1273746                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   884344                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 21444                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                18536                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 2045                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     227661                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   181835                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       934161                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                10602                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       1219404                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  67792                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.085872                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1256716                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            144937                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.459950                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           2224978                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.548594                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.847918                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1309823     58.87%     58.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  733232     32.95%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  110180      4.95%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   44040      1.98%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   15121      0.68%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    7137      0.32%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    1306      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2219      0.10%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1920      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             2224978                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                         426188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               21522                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  204713                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.415341                       # Inst execution rate
system.cpu0.iew.exec_refs                      517151                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    208396                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                  10167                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               311544                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1830                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            13721                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              211952                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts            1123717                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               308755                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            14557                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts              1101137                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                   204                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 1149                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 21444                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 1567                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          960                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           18246                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1560                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        17483                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         7782                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            43                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         6350                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect         15172                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   375631                       # num instructions consuming a value
system.cpu0.iew.wb_count                      1092902                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.833619                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   313133                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.412234                       # insts written-back per cycle
system.cpu0.iew.wb_sent                       1093484                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 1325035                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 711026                       # number of integer regfile writes
system.cpu0.ipc                              0.398293                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.398293                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2593      0.23%      0.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               589763     52.86%     53.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 940      0.08%     53.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  597      0.05%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              313277     28.08%     81.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             208457     18.68%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1115695                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       4578                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004103                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                     91      1.99%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      1.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  2445     53.41%     55.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2039     44.54%     99.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               1117609                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           4460936                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses      1092834                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes          1190822                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                   1119188                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                  1115695                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4529                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          67136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              130                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           722                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        25688                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      2224978                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.501441                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.791256                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1403254     63.07%     63.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             614092     27.60%     90.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             149715      6.73%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              36837      1.66%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              15738      0.71%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               3584      0.16%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1593      0.07%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                 88      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                 77      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        2224978                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.420832                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            13410                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            5715                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              311544                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             211952                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    324                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                         2651166                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                        2574                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                  12925                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               685427                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  1172                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 1298709                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   593                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups              1386045                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts               1157131                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             757618                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   861171                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  5387                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 21444                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                 7951                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   72186                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups         1385988                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22778                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1013                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                     9707                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1006                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     3292623                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2272773                       # The number of ROB writes
system.cpu0.timesIdled                          49742                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  280                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            60.014230                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   5061                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                8433                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             1431                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             7285                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               836                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           1394                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             558                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  11080                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          330                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           517                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             1084                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                      7390                       # Number of branches committed
system.cpu1.commit.bw_lim_events                  191                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2017                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           4700                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts               30661                       # Number of instructions committed
system.cpu1.commit.committedOps                 31282                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples        77546                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.403399                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.018032                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        60685     78.26%     78.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        10265     13.24%     91.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         2956      3.81%     95.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         1857      2.39%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          727      0.94%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          192      0.25%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          573      0.74%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          100      0.13%     99.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          191      0.25%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        77546                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1815                       # Number of function calls committed.
system.cpu1.commit.int_insts                    29589                       # Number of committed integer instructions.
system.cpu1.commit.loads                         6537                       # Number of loads committed
system.cpu1.commit.membars                       1037                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1037      3.32%      3.32% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           19640     62.78%     66.10% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             31      0.10%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              62      0.20%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           7054     22.55%     88.95% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3446     11.02%     99.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            31282                       # Class of committed instruction
system.cpu1.commit.refs                         10512                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                      30661                       # Number of Instructions Simulated
system.cpu1.committedOps                        31282                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.944359                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.944359                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                20385                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  352                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                4250                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                 40144                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   32916                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                    23622                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  1276                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  676                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  784                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                      11080                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     6726                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                        39801                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  594                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                         45837                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   3246                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.122733                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             37546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches              5897                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.507737                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples             78983                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.595559                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.945024                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   47102     59.64%     59.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   22768     28.83%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    5740      7.27%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    1933      2.45%     98.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     587      0.74%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     657      0.83%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     100      0.13%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      87      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               78983                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          11294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                1153                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                    7825                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.377006                       # Inst execution rate
system.cpu1.iew.exec_refs                       11260                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                      4236                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                   5986                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                 7552                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1160                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              860                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                4492                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts              35978                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                 7024                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              811                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                34035                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   363                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    6                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  1276                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                  571                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              53                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         1015                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          517                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            15                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          712                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           441                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                    12266                       # num instructions consuming a value
system.cpu1.iew.wb_count                        33510                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844285                       # average fanout of values written-back
system.cpu1.iew.wb_producers                    10356                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.371191                       # insts written-back per cycle
system.cpu1.iew.wb_sent                         33707                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   40202                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  22609                       # number of integer regfile writes
system.cpu1.ipc                              0.339632                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.339632                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1226      3.52%      3.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                21970     63.05%     66.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  39      0.11%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   62      0.18%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                7770     22.30%     89.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3767     10.81%     99.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 34846                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                        304                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008724                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     71     23.36%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   218     71.71%     95.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   12      3.95%     99.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     99.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.99%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                 33909                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads            148961                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses        33498                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes            40668                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                     33719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                    34846                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2259                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           4695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                9                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           242                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined         1972                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples        78983                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.441184                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.778667                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              53655     67.93%     67.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              18834     23.85%     91.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               4617      5.85%     97.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               1093      1.38%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                553      0.70%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                120      0.15%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                 93      0.12%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                 15      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          78983                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.385990                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads             1994                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             168                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                7552                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               4492                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    189                       # number of misc regfile reads
system.cpu1.numCycles                           90277                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     2561882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                   7970                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                20598                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  1319                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                   34298                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                    90                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups                42412                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                 38005                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands              25105                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                    22915                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                   125                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                  1276                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 1853                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    4507                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           42400                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         10671                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               633                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     4216                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           621                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                      112177                       # The number of ROB reads
system.cpu1.rob.rob_writes                      73401                       # The number of ROB writes
system.cpu1.timesIdled                           1016                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            57.326007                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                   5008                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                8736                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect             1544                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted             7648                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               848                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1384                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             536                       # Number of indirect misses.
system.cpu2.branchPred.lookups                  11499                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          328                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           507                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts             1193                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                      7501                       # Number of branches committed
system.cpu2.commit.bw_lim_events                  206                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           1965                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           5586                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts               31158                       # Number of instructions committed
system.cpu2.commit.committedOps                 31770                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples        76563                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.414952                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.043645                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        59797     78.10%     78.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         9990     13.05%     91.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         2999      3.92%     95.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1898      2.48%     97.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          733      0.96%     98.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          235      0.31%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          602      0.79%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          103      0.13%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          206      0.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        76563                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1799                       # Number of function calls committed.
system.cpu2.commit.int_insts                    30095                       # Number of committed integer instructions.
system.cpu2.commit.loads                         6691                       # Number of loads committed
system.cpu2.commit.membars                       1026                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1026      3.23%      3.23% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           19884     62.59%     65.82% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             31      0.10%     65.91% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              62      0.20%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.11% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           7198     22.66%     88.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          3557     11.20%     99.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            31770                       # Class of committed instruction
system.cpu2.commit.refs                         10767                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                      31158                       # Number of Instructions Simulated
system.cpu2.committedOps                        31770                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.846717                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.846717                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                18903                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  356                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                4400                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                 41930                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                   32514                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                    24554                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                  1368                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  752                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  833                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                      11499                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     6985                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                        39811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  577                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                         46731                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   3438                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.129642                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             36641                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches              5856                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.526855                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples             78172                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.611050                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.954672                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   45815     58.61%     58.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   23160     29.63%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    5783      7.40%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    1863      2.38%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     696      0.89%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     646      0.83%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     111      0.14%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      12      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      86      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               78172                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          10526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                1268                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                    8126                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.395725                       # Inst execution rate
system.cpu2.iew.exec_refs                       11746                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                      4427                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                   5495                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                 7980                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1064                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts             1026                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                4708                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts              37357                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                 7319                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              872                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                35100                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                   261                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                  1368                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                  495                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              69                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads         1289                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          632                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          811                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           457                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                    13149                       # num instructions consuming a value
system.cpu2.iew.wb_count                        34505                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.828808                       # average fanout of values written-back
system.cpu2.iew.wb_producers                    10898                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.389017                       # insts written-back per cycle
system.cpu2.iew.wb_sent                         34678                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                   41706                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  23069                       # number of integer regfile writes
system.cpu2.ipc                              0.351282                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.351282                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1195      3.32%      3.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                22639     62.94%     66.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  32      0.09%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   62      0.17%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                8057     22.40%     88.92% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               3975     11.05%     99.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.03%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 35972                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                        338                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009396                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     79     23.37%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     23.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   248     73.37%     96.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    8      2.37%     99.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     99.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.89%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                 35100                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads            150437                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses        34493                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes            42937                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                     35184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                    35972                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               2173                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           5586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued               10                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           208                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined         2453                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples        78172                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.460165                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.809281                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              52565     67.24%     67.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              18751     23.99%     91.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               4682      5.99%     97.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1301      1.66%     98.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                596      0.76%     99.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                125      0.16%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                119      0.15%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                 33      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          78172                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.405556                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads             2384                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             259                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                7980                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               4708                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    169                       # number of misc regfile reads
system.cpu2.numCycles                           88698                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     2563274                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                   7552                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                20850                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  1434                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                   33916                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                    75                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups                45094                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                 39720                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands              26077                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                    23865                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                   134                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                  1368                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 1977                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    5227                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups           45082                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          9494                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               540                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     4162                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           531                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                      112634                       # The number of ROB reads
system.cpu2.rob.rob_writes                      76322                       # The number of ROB writes
system.cpu2.timesIdled                            969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            55.343653                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   4469                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                8075                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             1409                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             6679                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               846                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           1239                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             393                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  10145                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          294                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           489                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts             1063                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                      6951                       # Number of branches committed
system.cpu3.commit.bw_lim_events                  237                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           1935                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           4977                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts               29008                       # Number of instructions committed
system.cpu3.commit.committedOps                 29629                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples        68943                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.429761                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.091327                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        53762     77.98%     77.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         8948     12.98%     90.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         2682      3.89%     94.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1697      2.46%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          669      0.97%     98.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          168      0.24%     98.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          646      0.94%     99.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          134      0.19%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          237      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        68943                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1731                       # Number of function calls committed.
system.cpu3.commit.int_insts                    28035                       # Number of committed integer instructions.
system.cpu3.commit.loads                         6313                       # Number of loads committed
system.cpu3.commit.membars                       1038                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1038      3.50%      3.50% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           18287     61.72%     65.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             31      0.10%     65.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              62      0.21%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     65.54% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           6802     22.96%     88.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          3397     11.47%     99.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.04%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            29629                       # Class of committed instruction
system.cpu3.commit.refs                         10211                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                      29008                       # Number of Instructions Simulated
system.cpu3.committedOps                        29629                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.721215                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.721215                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                17389                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  352                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                3897                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                 38470                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   29110                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                    21872                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                  1205                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  685                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  797                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                      10145                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     6517                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                        36078                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  527                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                         41954                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   3102                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.128520                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             32743                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches              5315                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.531487                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples             70373                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.609992                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.951876                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   41235     58.59%     58.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   20840     29.61%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    5274      7.49%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    1651      2.35%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     670      0.95%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     502      0.71%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      99      0.14%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      14      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      88      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               70373                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                           8564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                1135                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                    7529                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.412481                       # Inst execution rate
system.cpu3.iew.exec_refs                       11041                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      4219                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                   4778                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                 7500                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               981                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              897                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                4457                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts              34607                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                 6822                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              844                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                32560                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                   226                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                  1205                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                  474                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              63                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads         1187                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          559                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          692                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           443                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                    12317                       # num instructions consuming a value
system.cpu3.iew.wb_count                        32093                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.828773                       # average fanout of values written-back
system.cpu3.iew.wb_producers                    10208                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.406565                       # insts written-back per cycle
system.cpu3.iew.wb_sent                         32234                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   38293                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  21345                       # number of integer regfile writes
system.cpu3.ipc                              0.367483                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.367483                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1174      3.51%      3.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                20784     62.22%     65.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  31      0.09%     65.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   62      0.19%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.01% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                7559     22.63%     88.64% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               3782     11.32%     99.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.04%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 33404                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                        369                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011047                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     82     22.22%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   268     72.63%     94.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   16      4.34%     99.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     99.19% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.81%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                 32584                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads            137536                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses        32081                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes            39578                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                     32516                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                    33404                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               2091                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           4977                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued               13                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           156                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined         2134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples        70373                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.474671                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.841315                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              46958     66.73%     66.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              17065     24.25%     90.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               4246      6.03%     97.01% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1210      1.72%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                534      0.76%     99.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                122      0.17%     99.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                198      0.28%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 37      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          70373                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.423173                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads             2171                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             267                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                7500                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               4457                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    136                       # number of misc regfile reads
system.cpu3.numCycles                           78937                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     2572813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                   6791                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                19376                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  1504                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                   30421                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                    86                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups                41250                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                 36625                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands              24089                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                    21246                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                   125                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                  1205                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 2051                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    4713                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           41238                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8659                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               469                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     4178                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           465                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                      102623                       # The number of ROB reads
system.cpu3.rob.rob_writes                      70642                       # The number of ROB writes
system.cpu3.timesIdled                            809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3775                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11843                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       106960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       220925                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1977                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              728                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            435                       # Transaction distribution
system.membus.trans_dist::ReadExReq               586                       # Transaction distribution
system.membus.trans_dist::ReadExResp              517                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1977                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       160128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  160128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1232                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3738                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3738    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3738                       # Request fanout histogram
system.membus.respLayer1.occupancy           13265000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3172000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12310895.348837                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   61597019.390509                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    503772000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      267876500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   1058737000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         5312                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            5312                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         5312                       # number of overall hits
system.cpu2.icache.overall_hits::total           5312                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         1673                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1673                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         1673                       # number of overall misses
system.cpu2.icache.overall_misses::total         1673                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     26418000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     26418000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     26418000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     26418000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         6985                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         6985                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         6985                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         6985                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.239513                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.239513                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.239513                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.239513                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 15790.794979                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 15790.794979                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 15790.794979                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 15790.794979                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         1560                       # number of writebacks
system.cpu2.icache.writebacks::total             1560                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           81                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           81                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           81                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           81                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         1592                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1592                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         1592                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1592                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     23521000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     23521000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     23521000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     23521000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.227917                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.227917                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.227917                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.227917                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 14774.497487                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14774.497487                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 14774.497487                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14774.497487                       # average overall mshr miss latency
system.cpu2.icache.replacements                  1560                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         5312                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           5312                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         1673                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1673                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     26418000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     26418000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         6985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         6985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.239513                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.239513                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 15790.794979                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 15790.794979                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           81                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           81                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         1592                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1592                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     23521000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     23521000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.227917                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.227917                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 14774.497487                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14774.497487                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           25.820685                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               5995                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1560                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             3.842949                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        223585000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    25.820685                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.806896                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.806896                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            15562                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           15562                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data         8474                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            8474                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data         8474                       # number of overall hits
system.cpu2.dcache.overall_hits::total           8474                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data         1726                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1726                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data         1726                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1726                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     22998999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     22998999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     22998999                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     22998999                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data        10200                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        10200                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data        10200                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        10200                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.169216                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.169216                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.169216                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.169216                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 13325.028389                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 13325.028389                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 13325.028389                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 13325.028389                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          142                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    15.777778                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks          124                       # number of writebacks
system.cpu2.dcache.writebacks::total              124                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          707                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          707                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          707                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          707                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data         1019                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1019                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data         1019                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1019                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data      8447000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      8447000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data      8447000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      8447000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.099902                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.099902                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.099902                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.099902                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data  8289.499509                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  8289.499509                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data  8289.499509                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8289.499509                       # average overall mshr miss latency
system.cpu2.dcache.replacements                   176                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data         5742                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           5742                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         1152                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1152                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data      9426000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      9426000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data         6894                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6894                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.167102                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.167102                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data  8182.291667                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8182.291667                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          424                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          424                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          728                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          728                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      5004500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5004500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.105599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.105599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data  6874.313187                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6874.313187                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         2732                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          2732                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          574                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          574                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     13572999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     13572999                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data         3306                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         3306                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.173624                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.173624                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 23646.339721                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23646.339721                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          283                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          283                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          291                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          291                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      3442500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3442500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.088022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.088022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 11829.896907                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11829.896907                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          215                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          117                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          117                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       448500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       448500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.352410                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.352410                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  3833.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  3833.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           84                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           84                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           33                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.099398                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.099398                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4893.939394                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4893.939394                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          150                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          103                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          103                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       451000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       451000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          253                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          253                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.407115                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.407115                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4378.640777                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4378.640777                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          101                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          101                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       353000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       353000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.399209                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.399209                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  3495.049505                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3495.049505                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        36500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        36500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          123                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            123                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          384                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          384                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      1828000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      1828000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          507                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          507                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.757396                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.757396                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4760.416667                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4760.416667                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          384                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          384                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1444000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1444000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.757396                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.757396                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3760.416667                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3760.416667                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           15.879142                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               8740                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1177                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.425658                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        223596500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    15.879142                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.496223                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.496223                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            23787                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           23787                       # Number of data accesses
system.cpu3.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    12794349.397590                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   62653004.588948                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           83    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    503657000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      264682500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   1061931000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         5029                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            5029                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         5029                       # number of overall hits
system.cpu3.icache.overall_hits::total           5029                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         1488                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1488                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         1488                       # number of overall misses
system.cpu3.icache.overall_misses::total         1488                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     23703000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     23703000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     23703000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     23703000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         6517                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         6517                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         6517                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         6517                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.228326                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.228326                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.228326                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.228326                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 15929.435484                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15929.435484                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 15929.435484                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15929.435484                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1389                       # number of writebacks
system.cpu3.icache.writebacks::total             1389                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           67                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           67                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1421                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1421                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1421                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1421                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     21023500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     21023500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     21023500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     21023500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.218045                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.218045                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.218045                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.218045                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 14794.862773                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14794.862773                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 14794.862773                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14794.862773                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1389                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         5029                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           5029                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         1488                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1488                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     23703000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     23703000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         6517                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         6517                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.228326                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.228326                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 15929.435484                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15929.435484                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           67                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1421                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1421                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     21023500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     21023500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.218045                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.218045                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 14794.862773                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14794.862773                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           25.009398                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               5624                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1389                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             4.048956                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        225271000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    25.009398                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.781544                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.781544                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            14455                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           14455                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data         8059                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            8059                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data         8059                       # number of overall hits
system.cpu3.dcache.overall_hits::total           8059                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data         1508                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1508                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data         1508                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1508                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     19936999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     19936999                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     19936999                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     19936999                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data         9567                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         9567                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data         9567                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         9567                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.157625                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.157625                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.157625                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.157625                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 13220.821618                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13220.821618                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 13220.821618                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 13220.821618                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    16.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks          118                       # number of writebacks
system.cpu3.dcache.writebacks::total              118                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          632                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          632                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          632                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          632                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          876                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          876                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          876                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          876                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      7185000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      7185000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      7185000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      7185000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.091565                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.091565                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.091565                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.091565                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data  8202.054795                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  8202.054795                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data  8202.054795                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8202.054795                       # average overall mshr miss latency
system.cpu3.dcache.replacements                   146                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data         5393                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           5393                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         1037                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1037                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data      7953500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      7953500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         6430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         6430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.161275                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161275                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data  7669.720347                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7669.720347                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data          394                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          394                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          643                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          643                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      4157500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      4157500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.100000                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data  6465.785381                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6465.785381                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         2666                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2666                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          471                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          471                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     11983499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     11983499                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         3137                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3137                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.150143                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.150143                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 25442.673036                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25442.673036                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          238                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          233                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          233                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      3027500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      3027500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.074275                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.074275                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 12993.562232                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12993.562232                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          216                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          216                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          107                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          107                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       415500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       415500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          323                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.331269                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.331269                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  3883.177570                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  3883.177570                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           79                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           79                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           28                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       116500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       116500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.086687                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.086687                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4160.714286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4160.714286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          159                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          159                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           96                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           96                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       430500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       430500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          255                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          255                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.376471                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.376471                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  4484.375000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4484.375000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           95                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       338500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       338500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.372549                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.372549                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  3563.157895                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3563.157895                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        37500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        37500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        34500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          197                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            197                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          292                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          292                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      1517500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      1517500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          489                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          489                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.597137                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.597137                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5196.917808                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5196.917808                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          292                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          292                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1225500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1225500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.597137                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.597137                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4196.917808                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4196.917808                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           16.612264                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               7764                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              957                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.112853                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        225282500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    16.612264                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.519133                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.519133                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            22249                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           22249                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    61785.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   74532.639063                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       264500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     1325316000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED      1297500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       119948                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          119948                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       119948                       # number of overall hits
system.cpu0.icache.overall_hits::total         119948                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        61886                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         61886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        61886                       # number of overall misses
system.cpu0.icache.overall_misses::total        61886                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    923024497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    923024497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    923024497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    923024497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       181834                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       181834                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       181834                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       181834                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.340343                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.340343                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.340343                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.340343                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14914.916088                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14914.916088                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14914.916088                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14914.916088                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          700                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        59727                       # number of writebacks
system.cpu0.icache.writebacks::total            59727                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2125                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2125                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2125                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2125                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        59761                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        59761                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        59761                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        59761                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    835443999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    835443999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    835443999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    835443999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.328657                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.328657                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.328657                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.328657                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13979.752665                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13979.752665                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13979.752665                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13979.752665                       # average overall mshr miss latency
system.cpu0.icache.replacements                 59727                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       119948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         119948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        61886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        61886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    923024497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    923024497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       181834                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       181834                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.340343                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.340343                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14914.916088                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14914.916088                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2125                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2125                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        59761                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        59761                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    835443999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    835443999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.328657                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.328657                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13979.752665                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13979.752665                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.954192                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             179594                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            59727                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.006915                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.954192                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998569                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998569                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           423427                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          423427                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       417225                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          417225                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       417225                       # number of overall hits
system.cpu0.dcache.overall_hits::total         417225                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        71587                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         71587                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        71587                       # number of overall misses
system.cpu0.dcache.overall_misses::total        71587                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   1066085610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1066085610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   1066085610                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1066085610                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       488812                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       488812                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       488812                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       488812                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.146451                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.146451                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.146451                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.146451                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 14892.167712                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14892.167712                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 14892.167712                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14892.167712                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        18750                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1339                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.002987                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        23423                       # number of writebacks
system.cpu0.dcache.writebacks::total            23423                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        27852                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27852                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        27852                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27852                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        43735                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        43735                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        43735                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        43735                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    589641837                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    589641837                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    589641837                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    589641837                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.089472                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.089472                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.089472                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089472                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 13482.150154                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13482.150154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 13482.150154                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13482.150154                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 43102                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       237744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         237744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        48130                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        48130                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    640511500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    640511500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       285874                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       285874                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.168361                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.168361                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 13307.947226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13307.947226                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12377                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12377                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        35753                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        35753                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    458606500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    458606500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.125066                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.125066                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12827.077448                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12827.077448                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       179481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        179481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        23457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        23457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    425574110                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    425574110                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       202938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       202938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.115587                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.115587                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 18142.733939                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18142.733939                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        15475                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        15475                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         7982                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7982                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    131035337                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    131035337                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039332                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039332                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 16416.353921                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16416.353921                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          507                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          507                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          130                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          130                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       924500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       924500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.204082                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.204082                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7111.538462                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7111.538462                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           99                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       410500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       410500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.048666                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.048666                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13241.935484                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13241.935484                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          366                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          366                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       939500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       939500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          548                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          548                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.332117                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.332117                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5162.087912                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5162.087912                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          177                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          177                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       764500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       764500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.322993                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.322993                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4319.209040                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4319.209040                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        21500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        21500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          398                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            398                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          283                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          283                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      1224000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      1224000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          681                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          681                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.415565                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.415565                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4325.088339                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4325.088339                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          283                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          283                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       941000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       941000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.415565                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.415565                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3325.088339                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3325.088339                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.870559                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             461847                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            43771                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.551438                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.870559                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995955                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995955                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1025159                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1025159                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               58231                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               41816                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1582                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 228                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1550                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 274                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1377                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                 220                       # number of demand (read+write) hits
system.l2.demand_hits::total                   105278                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              58231                       # number of overall hits
system.l2.overall_hits::.cpu0.data              41816                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1582                       # number of overall hits
system.l2.overall_hits::.cpu1.data                228                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1550                       # number of overall hits
system.l2.overall_hits::.cpu2.data                274                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1377                       # number of overall hits
system.l2.overall_hits::.cpu3.data                220                       # number of overall hits
system.l2.overall_hits::total                  105278                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1529                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                61                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                21                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                21                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                44                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                19                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2553                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1529                       # number of overall misses
system.l2.overall_misses::.cpu0.data              816                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               61                       # number of overall misses
system.l2.overall_misses::.cpu1.data               21                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               42                       # number of overall misses
system.l2.overall_misses::.cpu2.data               21                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               44                       # number of overall misses
system.l2.overall_misses::.cpu3.data               19                       # number of overall misses
system.l2.overall_misses::total                  2553                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    120859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     66936500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      4259000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      1488500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      2994500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data      1524000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst      3012000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      1378500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        202452000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    120859000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     66936500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      4259000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      1488500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      2994500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data      1524000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst      3012000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      1378500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       202452000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           59760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           42632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            1643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            1592                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               107831                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          59760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          42632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           1643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           1592                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              107831                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.025586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.019141                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.037127                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.084337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.026382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.071186                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.030964                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.079498                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.023676                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.025586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.019141                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.037127                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.084337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.026382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.071186                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.030964                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.079498                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.023676                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79044.473512                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82030.024510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 69819.672131                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 70880.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 71297.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 72571.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 68454.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 72552.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79299.647474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79044.473512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82030.024510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 69819.672131                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 70880.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 71297.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 72571.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 68454.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 72552.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79299.647474                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   8                       # number of writebacks
system.l2.writebacks::total                         8                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  58                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 58                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         1526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2495                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2495                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    105448500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     58776500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      2561000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      1278500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      1310500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data      1314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst      2081000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      1188500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    173958500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    105448500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     58776500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      2561000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      1278500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      1310500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data      1314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst      2081000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      1188500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    173958500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.025535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.019141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.023128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.084337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.013191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.071186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.023223                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.079498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.023138                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.025535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.019141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.023128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.084337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.013191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.071186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.023223                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.079498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023138                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69101.245085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72030.024510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 67394.736842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 60880.952381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 62404.761905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 62571.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 63060.606061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 62552.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69722.845691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69101.245085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72030.024510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 67394.736842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 60880.952381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 62404.761905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 62571.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 63060.606061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 62552.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69722.845691                       # average overall mshr miss latency
system.l2.replacements                             37                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        23750                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            23750                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        23750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        23750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        59180                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            59180                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        59180                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        59180                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              65                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              55                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              60                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  235                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              235                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.cpu0.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu0.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data             6937                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               30                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data               36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data               28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7031                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 517                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     36993000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      1488500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      1524000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      1378500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41384000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         7393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7548                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.061680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.411765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.368421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.404255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.068495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data        81125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 70880.952381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 72571.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 72552.631579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80046.421663                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           21                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           21                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     32433000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      1278500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      1314000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      1188500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36214000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.061680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.411765                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.368421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.404255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.068495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data        71125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 60880.952381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 62571.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 62552.631579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70046.421663                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         58231                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              62740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1529                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    120859000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      4259000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      2994500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst      3012000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    131124500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        59760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         1643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         1592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          64416                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.025586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.037127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.026382                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.030964                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.026018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79044.473512                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 69819.672131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 71297.619048                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 68454.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78236.575179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    105448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      2561000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      1310500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst      2081000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111401000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.025535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.023128                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.013191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.023223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.025118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69101.245085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 67394.736842                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 62404.761905                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 63060.606061                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68851.050680                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        34879                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data          192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     29943500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29943500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        35239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         35867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.010216                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.010037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83176.388889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83176.388889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     26343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.010216                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73176.388889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73176.388889                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              12                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       114500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       227500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19083.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18958.333333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2052.742998                       # Cycle average of tags in use
system.l2.tags.total_refs                         161                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        43                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.744186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.049089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1263.595291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      709.649779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       28.384835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.782105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        3.209956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       10.474244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        4.470544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       10.127155                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.308495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.173254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.002388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.501158                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2469                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.602783                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1687616                       # Number of tag accesses
system.l2.tags.data_accesses                  1687616                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         97600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         52224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             159616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        97600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst             33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  8                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         73570788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         39366402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1833239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          1013106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1013106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          1013106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1592024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data           916620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             120318390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     73570788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1833239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1013106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1592024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         78009156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         385945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               385945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         385945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        73570788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        39366402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1833239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         1013106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1013106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         1013106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1592024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data          916620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            120704335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        33.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        19.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5254                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2494                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          8                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2494                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        8                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     24517250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                71279750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9830.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28580.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1826                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2494                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    8                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.946108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.377757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.200057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          246     36.83%     36.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          204     30.54%     67.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           78     11.68%     79.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      6.14%     85.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      4.94%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      3.59%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.50%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.05%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           25      3.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          668                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 159616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  159616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       120.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    120.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1321330500                       # Total gap between requests
system.mem_ctrls.avgGap                     528109.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        97600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        52224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         2112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         1216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 73570787.573019564152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 39366401.743989482522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1833239.296901471214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1013105.927235023584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1013105.927235023584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1013105.927235023584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1592023.599940751214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 916619.648450735607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           21                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           21                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           21                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           33                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           19                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            8                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     42717250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     25108500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst       999750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data       418000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       448750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data       452750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       726250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data       408500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28011.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     30770.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     26309.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     19904.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     21369.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     21559.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     22007.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     21500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1527960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               812130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5540640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     104488800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        121819260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        406835040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          641023830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        483.203156                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1056524250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     44200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    225889250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3241560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1722930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12266520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     104488800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        243377460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        304470240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          669567510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.719355                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    789126750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     44200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    493286750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                199                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          100                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean        10602115                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57232709.053921                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          100    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    503684500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            100                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      266402000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   1060211500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         5001                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5001                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         5001                       # number of overall hits
system.cpu1.icache.overall_hits::total           5001                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         1725                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1725                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         1725                       # number of overall misses
system.cpu1.icache.overall_misses::total         1725                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     28293999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     28293999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     28293999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     28293999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         6726                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         6726                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         6726                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         6726                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.256467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.256467                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.256467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.256467                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16402.318261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16402.318261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16402.318261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16402.318261                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         1611                       # number of writebacks
system.cpu1.icache.writebacks::total             1611                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           82                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           82                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         1643                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1643                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         1643                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1643                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     25244500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     25244500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     25244500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     25244500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.244276                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.244276                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.244276                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.244276                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15364.881315                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15364.881315                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15364.881315                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15364.881315                       # average overall mshr miss latency
system.cpu1.icache.replacements                  1611                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         5001                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5001                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         1725                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1725                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     28293999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     28293999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         6726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         6726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.256467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.256467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16402.318261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16402.318261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           82                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         1643                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1643                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     25244500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     25244500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.244276                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.244276                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15364.881315                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15364.881315                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           25.069085                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               5823                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1611                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.614525                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        221328000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    25.069085                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.783409                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.783409                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            15095                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           15095                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         8102                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            8102                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         8102                       # number of overall hits
system.cpu1.dcache.overall_hits::total           8102                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         1700                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1700                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         1700                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1700                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     21679499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     21679499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     21679499                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     21679499                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data         9802                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         9802                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data         9802                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         9802                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.173434                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.173434                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.173434                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.173434                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12752.646471                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12752.646471                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12752.646471                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12752.646471                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           87                       # number of writebacks
system.cpu1.dcache.writebacks::total               87                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          700                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          700                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          700                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          700                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         1000                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1000                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         1000                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1000                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      8040000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      8040000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      8040000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      8040000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102020                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102020                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102020                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102020                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data         8040                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total         8040                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data         8040                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total         8040                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   137                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         5513                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           5513                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         1105                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1105                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      8761000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      8761000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         6618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166969                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166969                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data  7928.506787                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7928.506787                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          422                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          422                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          683                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      4392000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      4392000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.103203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103203                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  6430.453880                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6430.453880                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         2589                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2589                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          595                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          595                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     12918499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     12918499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         3184                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3184                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.186872                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.186872                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 21711.763025                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21711.763025                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          278                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          278                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          317                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          317                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      3648000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3648000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099560                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099560                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 11507.886435                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11507.886435                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          214                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          214                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          138                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       551000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       551000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.392045                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.392045                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  3992.753623                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  3992.753623                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           86                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           86                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           52                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       272000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       272000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.147727                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.147727                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5230.769231                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5230.769231                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          148                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          148                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       491000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       491000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          253                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          253                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.415020                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.415020                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4676.190476                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4676.190476                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          105                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       386000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       386000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.415020                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.415020                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3676.190476                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3676.190476                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           86                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             86                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          431                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          431                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2010000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2010000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          517                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          517                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.833656                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.833656                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4663.573086                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4663.573086                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          431                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          431                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1579000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1579000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.833656                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.833656                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3663.573086                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3663.573086                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           17.587727                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               9231                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1218                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.578818                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        221339500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    17.587727                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.549616                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.549616                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            23091                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           23091                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1326613500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102371                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23758                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        64287                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19838                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             963                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           470                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1433                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9247                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9247                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         64416                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37957                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           18                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       179246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       130047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         2072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                329043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7647104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      4227456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       208256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        21504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       201728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        26752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       179840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        22848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12535488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4997                       # Total snoops (count)
system.tol2bus.snoopTraffic                    243520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           113116                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.154037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.527878                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102170     90.32%     90.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6380      5.64%     95.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2654      2.35%     98.31% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1912      1.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             113116                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          198514470                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1986475                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           2405961                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1641481                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2156446                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65942921                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          89736301                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           2051982                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2483945                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2438249500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116818                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741120                       # Number of bytes of host memory used
host_op_rate                                   117498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.48                       # Real time elapsed on the host
host_tick_rate                               49449383                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2626084                       # Number of instructions simulated
sim_ops                                       2641372                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001112                       # Number of seconds simulated
sim_ticks                                  1111636000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            69.014147                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  92882                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              134584                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            20444                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           153348                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             22429                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          28026                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5597                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 220610                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         4523                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2765                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            14173                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    172244                       # Number of branches committed
system.cpu0.commit.bw_lim_events                12501                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          13017                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          48090                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              865937                       # Number of instructions committed
system.cpu0.commit.committedOps                868802                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      1888203                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.460121                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.135544                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1437515     76.13%     76.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       274819     14.55%     90.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        74549      3.95%     94.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        46747      2.48%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        21665      1.15%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         8739      0.46%     98.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         7395      0.39%     99.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         4273      0.23%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        12501      0.66%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1888203                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     10982                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               43337                       # Number of function calls committed.
system.cpu0.commit.int_insts                   851338                       # Number of committed integer instructions.
system.cpu0.commit.loads                       175506                       # Number of loads committed
system.cpu0.commit.membars                       4071                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         4458      0.51%      0.51% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          526511     60.60%     61.12% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           5503      0.63%     61.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             620      0.07%     61.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          2503      0.29%     62.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           370      0.04%     62.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          2163      0.25%     62.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult          300      0.03%     62.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           497      0.06%     62.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          529      0.06%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         175171     20.16%     82.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        145557     16.75%     99.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3100      0.36%     99.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1520      0.17%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           868802                       # Class of committed instruction
system.cpu0.commit.refs                        325348                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     865937                       # Number of Instructions Simulated
system.cpu0.committedOps                       868802                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.515518                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.515518                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               164598                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 6350                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               87854                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                969871                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 1151926                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   568062                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 16302                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                10809                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 5410                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     220610                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   143995                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       677118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 8487                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                       1052330                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                  45146                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.101277                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           1206607                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            115311                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.483101                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           1906298                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.554774                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.058668                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1253008     65.73%     65.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  454755     23.86%     89.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  103465      5.43%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   44803      2.35%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   20181      1.06%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14857      0.78%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    6488      0.34%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2394      0.13%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6347      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             1906298                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    10933                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    9029                       # number of floating regfile writes
system.cpu0.idleCycles                         271982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               14533                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  176883                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.416271                       # Inst execution rate
system.cpu0.iew.exec_refs                      343763                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    151479                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   1883                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               186696                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              9388                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             8770                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              153734                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             916889                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               192284                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            10943                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               906755                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     7                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  151                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 16302                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  163                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         3443                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            3302                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        11190                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         3892                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            19                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         6942                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          7591                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   338027                       # num instructions consuming a value
system.cpu0.iew.wb_count                       891187                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.829806                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   280497                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.409124                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        893776                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 1137438                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 583756                       # number of integer regfile writes
system.cpu0.ipc                              0.397532                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.397532                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             6576      0.72%      0.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               551337     60.08%     60.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5527      0.60%     61.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  620      0.07%     61.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               2618      0.29%     61.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                386      0.04%     61.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               2331      0.25%     62.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult               300      0.03%     62.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     62.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                497      0.05%     62.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               539      0.06%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     62.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              193940     21.13%     83.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             148251     16.15%     99.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3203      0.35%     99.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1572      0.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                917697                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  12799                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              24245                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        11338                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             12838                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                      13390                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.014591                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    117      0.87%      0.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      0.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      0.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      0.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      0.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      0.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      0.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      0.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                 1339     10.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  6000     44.81%     55.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5920     44.21%     99.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               14      0.10%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                911712                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           3730857                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       879849                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           952159                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    903362                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   917697                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              13527                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          48090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued               19                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           510                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        20602                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      1906298                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.481403                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.898893                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            1305790     68.50%     68.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             414157     21.73%     90.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             112480      5.90%     96.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              36747      1.93%     98.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              23350      1.22%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               8806      0.46%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               4054      0.21%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                727      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                187      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        1906298                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.421294                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             3709                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             784                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              186696                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             153734                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  13008                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  6362                       # number of misc regfile writes
system.cpu0.numCycles                         2178280                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                       45073                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                   2046                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               571416                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                     4                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 1171334                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                    34                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups              1156969                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                935793                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             618174                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   554032                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 20176                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 16302                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                24434                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   46763                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            12030                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups         1144939                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        138150                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6509                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                    45283                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6424                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     2768271                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1851879                       # The number of ROB writes
system.cpu0.timesIdled                          44789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2118                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            61.013828                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  33798                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               55394                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             6542                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            41079                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              8386                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           9251                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             865                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  65885                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          966                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2426                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts             3923                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                     44430                       # Number of branches committed
system.cpu1.commit.bw_lim_events                 2503                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          10954                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts          12079                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts              196582                       # Number of instructions committed
system.cpu1.commit.committedOps                199895                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples       488102                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.409535                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.048223                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       377507     77.34%     77.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        70994     14.54%     91.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        19524      4.00%     95.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        10001      2.05%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         2785      0.57%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1251      0.26%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         2328      0.48%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1209      0.25%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2503      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       488102                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                      7493                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               14156                       # Number of function calls committed.
system.cpu1.commit.int_insts                   187496                       # Number of committed integer instructions.
system.cpu1.commit.loads                        37943                       # Number of loads committed
system.cpu1.commit.membars                       4976                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         4976      2.49%      2.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          125208     62.64%     65.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            182      0.09%     65.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             256      0.13%     65.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          1917      0.96%     66.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt          1316      0.66%     66.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult          228      0.11%     67.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     67.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           448      0.22%     67.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc          266      0.13%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     67.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          38165     19.09%     86.53% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         23615     11.81%     98.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead         2204      1.10%     99.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         1114      0.56%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           199895                       # Class of committed instruction
system.cpu1.commit.refs                         65098                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                     196582                       # Number of Instructions Simulated
system.cpu1.committedOps                       199895                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.762145                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.762145                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                88381                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2632                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved               24858                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                228058                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  245014                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                   153694                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                  5413                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 5780                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                 1268                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                      65885                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                    43555                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                       203350                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 3088                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                        272943                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                  16064                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.121338                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            282388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches             42184                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.502669                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples            493770                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.571219                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.952308                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  301132     60.99%     60.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  141698     28.70%     89.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   31376      6.35%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   11211      2.27%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1733      0.35%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4217      0.85%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    1478      0.30%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     317      0.06%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     608      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              493770                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                     7263                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    6371                       # number of floating regfile writes
system.cpu1.idleCycles                          49218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                4232                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                   45435                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.381447                       # Inst execution rate
system.cpu1.iew.exec_refs                       66056                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                     27345                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                    373                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                40320                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              6850                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts             3605                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts               27984                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts             211974                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                38711                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1311                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts               207121                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                    32                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                   42                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                  5413                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                   86                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              29                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads         2377                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          829                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          668                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          3564                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                    65571                       # num instructions consuming a value
system.cpu1.iew.wb_count                       205263                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.850986                       # average fanout of values written-back
system.cpu1.iew.wb_producers                    55800                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.378025                       # insts written-back per cycle
system.cpu1.iew.wb_sent                        206789                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                  235088                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 136179                       # number of integer regfile writes
system.cpu1.ipc                              0.362037                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.362037                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             6465      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               130740     62.73%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 185      0.09%     65.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  256      0.12%     66.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               1938      0.93%     66.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt               1382      0.66%     67.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult               230      0.11%     67.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                448      0.21%     67.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc               266      0.13%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               39220     18.82%     86.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              23894     11.46%     98.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           2282      1.09%     99.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          1126      0.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                208432                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                   8618                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads              16290                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses         7602                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes              8825                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                       1656                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007945                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    510     30.80%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     30.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                  935     56.46%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   160      9.66%     96.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   40      2.42%     99.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               11      0.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                195005                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads            896000                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses       197661                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes           215229                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                    200128                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                   208432                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              11846                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined          12079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedNonSpecRemoved           892                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined         4657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples       493770                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.422124                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.733764                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             334760     67.80%     67.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             123391     24.99%     92.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              27643      5.60%     98.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               4801      0.97%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               1437      0.29%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                902      0.18%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                763      0.15%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                 68      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  5      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         493770                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.383861                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads             2206                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             336                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads               40320                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              27984                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   8799                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  4175                       # number of misc regfile writes
system.cpu1.numCycles                          542988                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     1639891                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                    511                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps               135096                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                   125                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  250821                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                   140                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups               235475                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                218640                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands             147900                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                   149149                       # Number of cycles rename is running
system.cpu1.rename.SquashCycles                  5413                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 2331                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                   12804                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups             8368                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups          227107                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         85545                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              4531                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     8414                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          4430                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                      687740                       # The number of ROB reads
system.cpu1.rob.rob_writes                     429616                       # The number of ROB writes
system.cpu1.timesIdled                           7449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            63.919265                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                  32967                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups               51576                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect             6770                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted            37107                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8388                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9114                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             726                       # Number of indirect misses.
system.cpu2.branchPred.lookups                  62609                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          989                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          2467                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts             4132                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                     46361                       # Number of branches committed
system.cpu2.commit.bw_lim_events                 3312                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          11011                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts          15153                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts              207937                       # Number of instructions committed
system.cpu2.commit.committedOps                211250                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples       489886                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.431223                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.130554                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       379624     77.49%     77.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        69699     14.23%     91.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        18121      3.70%     95.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        10217      2.09%     97.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         2748      0.56%     98.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1446      0.30%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         3093      0.63%     98.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1626      0.33%     99.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3312      0.68%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       489886                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                     10494                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               14370                       # Number of function calls committed.
system.cpu2.commit.int_insts                   196986                       # Number of committed integer instructions.
system.cpu2.commit.loads                        40616                       # Number of loads committed
system.cpu2.commit.membars                       4989                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         4989      2.36%      2.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          131068     62.04%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            212      0.10%     64.51% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             256      0.12%     64.63% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          3342      1.58%     66.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt          1624      0.77%     66.98% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult          408      0.19%     67.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     67.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv           336      0.16%     67.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc          476      0.23%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     67.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          39971     18.92%     86.48% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         24260     11.48%     97.96% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         3112      1.47%     99.43% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite         1196      0.57%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           211250                       # Class of committed instruction
system.cpu2.commit.refs                         68539                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                     207937                       # Number of Instructions Simulated
system.cpu2.committedOps                       211250                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.597921                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.597921                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                86012                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 2646                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved               26622                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                242178                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  245382                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                   157353                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                  5603                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 6145                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                 1498                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                      62609                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                    45018                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                       202775                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 3046                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                        277511                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                  16482                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.115899                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            284832                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches             41355                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.513715                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples            495848                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.574319                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.949861                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  299151     60.33%     60.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  146533     29.55%     89.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   30814      6.21%     96.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   11713      2.36%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    1701      0.34%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    2899      0.58%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    1729      0.35%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     662      0.13%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     646      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              495848                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                    10998                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    9319                       # number of floating regfile writes
system.cpu2.idleCycles                          44356                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                4492                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                   47973                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.410615                       # Inst execution rate
system.cpu2.iew.exec_refs                       70995                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                     29048                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                    569                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                43283                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              6681                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts             3525                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts               29867                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts             226403                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                41947                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1811                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts               221816                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                  199                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                  5603                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                  234                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              59                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads         2667                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores         1944                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          789                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          3703                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                    77211                       # num instructions consuming a value
system.cpu2.iew.wb_count                       219486                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.838792                       # average fanout of values written-back
system.cpu2.iew.wb_producers                    64764                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.406302                       # insts written-back per cycle
system.cpu2.iew.wb_sent                        221023                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                  251288                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 143873                       # number of integer regfile writes
system.cpu2.ipc                              0.384923                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.384923                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             6459      2.89%      2.89% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               138487     61.93%     64.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 212      0.09%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  256      0.11%     65.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               3379      1.51%     66.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt               1699      0.76%     67.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult               412      0.18%     67.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     67.48% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                336      0.15%     67.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc               480      0.21%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     67.85% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               41662     18.63%     86.48% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              25843     11.56%     98.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           3197      1.43%     99.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite          1205      0.54%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                223627                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                  11110                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads              21818                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses        10629                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes             11882                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                       1595                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007132                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                    510     31.97%     31.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     31.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     31.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     31.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     31.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     31.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     31.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     31.97% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                  385     24.14%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     56.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   610     38.24%     94.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   73      4.58%     98.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead               17      1.07%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                207653                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads            922879                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses       208857                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes           229675                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                    214685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                   223627                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              11718                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined          15153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedNonSpecRemoved           707                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined         5042                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples       495848                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.450999                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.805714                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             333530     67.26%     67.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             122556     24.72%     91.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              27975      5.64%     97.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               6854      1.38%     99.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               2018      0.41%     99.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               1200      0.24%     99.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1526      0.31%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                181      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  8      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         495848                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.413968                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads             2425                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             635                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads               43283                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              29867                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                  12215                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  6186                       # number of misc regfile writes
system.cpu2.numCycles                          540204                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     1642469                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                    834                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps               143929                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                   118                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  251691                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                   385                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups               255822                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                233955                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands             159683                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                   152522                       # Number of cycles rename is running
system.cpu2.rename.SquashCycles                  5603                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 2636                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                   15754                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups            12329                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups          243493                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         82562                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              4211                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     9291                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          4129                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                      703703                       # The number of ROB reads
system.cpu2.rob.rob_writes                     458768                       # The number of ROB writes
system.cpu2.timesIdled                           6903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            63.618385                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                  33455                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups               52587                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             6886                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted            38442                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              8431                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           9238                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             807                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  64132                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          981                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2446                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts             4215                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                     46651                       # Number of branches committed
system.cpu3.commit.bw_lim_events                 3184                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          11007                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts          14547                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts              208860                       # Number of instructions committed
system.cpu3.commit.committedOps                212167                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples       496509                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.427318                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.121639                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       385247     77.59%     77.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        70464     14.19%     91.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        18434      3.71%     95.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        10159      2.05%     97.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         2701      0.54%     98.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1529      0.31%     98.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         3100      0.62%     99.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1691      0.34%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         3184      0.64%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       496509                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                     10494                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               14447                       # Number of function calls committed.
system.cpu3.commit.int_insts                   197918                       # Number of committed integer instructions.
system.cpu3.commit.loads                        40790                       # Number of loads committed
system.cpu3.commit.membars                       4979                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         4979      2.35%      2.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          131722     62.08%     64.43% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            214      0.10%     64.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             256      0.12%     64.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          3342      1.58%     66.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt          1624      0.77%     66.99% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult          408      0.19%     67.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     67.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv           336      0.16%     67.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc          476      0.22%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     67.57% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead          40124     18.91%     86.48% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         24378     11.49%     97.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         3112      1.47%     99.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite         1196      0.56%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           212167                       # Class of committed instruction
system.cpu3.commit.refs                         68810                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                     208860                       # Number of Instructions Simulated
system.cpu3.committedOps                       212167                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.600101                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.600101                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                86241                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 2678                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved               26847                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                244133                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  251111                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                   158100                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                  5670                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 5964                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                 1391                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                      64132                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                    46632                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                       205474                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 3173                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                        279401                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                  16682                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.118094                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            288698                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches             41886                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.514497                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples            502513                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.572678                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.963653                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  305829     60.86%     60.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  145819     29.02%     89.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   30890      6.15%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   11747      2.34%     98.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    1765      0.35%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    2898      0.58%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    2239      0.45%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     654      0.13%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     672      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              502513                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                    10975                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    9296                       # number of floating regfile writes
system.cpu3.idleCycles                          40544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                4597                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                   48269                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.409449                       # Inst execution rate
system.cpu3.iew.exec_refs                       71029                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                     28996                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                    588                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                43327                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              6677                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts             3836                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts               29711                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts             226713                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                42033                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1746                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts               222354                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                    29                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                   88                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                  5670                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                  140                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              76                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads         2537                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores         1691                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          869                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect          3728                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                    76788                       # num instructions consuming a value
system.cpu3.iew.wb_count                       220138                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.840691                       # average fanout of values written-back
system.cpu3.iew.wb_producers                    64555                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.405368                       # insts written-back per cycle
system.cpu3.iew.wb_sent                        221646                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                  251689                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 144323                       # number of integer regfile writes
system.cpu3.ipc                              0.384601                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.384601                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             6433      2.87%      2.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               139072     62.06%     64.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 214      0.10%     65.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  258      0.12%     65.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               3367      1.50%     66.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.64% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt               1696      0.76%     67.40% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult               411      0.18%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                336      0.15%     67.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc               480      0.21%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               41717     18.62%     86.56% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              25723     11.48%     98.04% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           3192      1.42%     99.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite          1201      0.54%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                224100                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                  11647                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads              22330                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses        10601                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes             11702                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                       2134                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.009523                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                    520     24.37%     24.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      8      0.37%     24.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                  945     44.28%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     69.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   574     26.90%     95.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   68      3.19%     99.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead               19      0.89%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                208154                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads            930517                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses       209537                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes           229558                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                    215022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                   224100                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              11691                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined          14546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedNonSpecRemoved           684                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined         4541                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples       502513                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.445959                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.800073                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             339486     67.56%     67.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             123145     24.51%     92.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              28281      5.63%     97.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               6763      1.35%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               2010      0.40%     99.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               1107      0.22%     99.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               1538      0.31%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                163      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                 20      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         502513                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.412664                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads             2186                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             632                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads               43327                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              29711                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                  12170                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                  6186                       # number of misc regfile writes
system.cpu3.numCycles                          543057                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     1640024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                    783                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps               144540                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                   176                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  257462                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                   412                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups               256051                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                234385                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands             160010                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                   153122                       # Number of cycles rename is running
system.cpu3.rename.SquashCycles                  5670                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 2759                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                   15470                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups            12146                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups          243905                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         82717                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              4354                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     9802                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          4281                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                      710756                       # The number of ROB reads
system.cpu3.rob.rob_writes                     459432                       # The number of ROB writes
system.cpu3.timesIdled                           6918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        91268                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       112452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       284666                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                161                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               25                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             6172                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3658                       # Transaction distribution
system.membus.trans_dist::ReadExReq               799                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        11072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   11072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            10621                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10791                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10791    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10791                       # Request fanout histogram
system.membus.respLayer1.occupancy             907500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              254000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1514                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          758                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1110702.506596                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2130303.643264                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          758    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     20927500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            758                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      269723500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED    841912500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst        32726                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           32726                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst        32726                       # number of overall hits
system.cpu2.icache.overall_hits::total          32726                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        12292                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12292                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        12292                       # number of overall misses
system.cpu2.icache.overall_misses::total        12292                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    172931000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    172931000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    172931000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    172931000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst        45018                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        45018                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst        45018                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        45018                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.273046                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.273046                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.273046                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.273046                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 14068.581191                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 14068.581191                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 14068.581191                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 14068.581191                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        11913                       # number of writebacks
system.cpu2.icache.writebacks::total            11913                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          379                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          379                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          379                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          379                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        11913                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        11913                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        11913                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        11913                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    157532500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    157532500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    157532500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    157532500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.264627                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.264627                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.264627                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.264627                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 13223.579283                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13223.579283                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 13223.579283                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13223.579283                       # average overall mshr miss latency
system.cpu2.icache.replacements                 11913                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst        32726                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          32726                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        12292                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12292                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    172931000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    172931000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst        45018                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        45018                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.273046                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.273046                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 14068.581191                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 14068.581191                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          379                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          379                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        11913                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        11913                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    157532500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    157532500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.264627                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.264627                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 13223.579283                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13223.579283                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              45548                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            11945                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             3.813144                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           101949                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          101949                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data        51124                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           51124                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data        51124                       # number of overall hits
system.cpu2.dcache.overall_hits::total          51124                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data        11524                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11524                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data        11524                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11524                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     93330500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     93330500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     93330500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     93330500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data        62648                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        62648                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data        62648                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        62648                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.183948                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.183948                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.183948                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.183948                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data  8098.793822                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  8098.793822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data  8098.793822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  8098.793822                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks          678                       # number of writebacks
system.cpu2.dcache.writebacks::total              678                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         4245                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4245                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         4245                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4245                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data         7279                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7279                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data         7279                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7279                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data     48120000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     48120000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data     48120000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     48120000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.116189                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.116189                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.116189                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.116189                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data  6610.798187                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  6610.798187                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data  6610.798187                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6610.798187                       # average overall mshr miss latency
system.cpu2.dcache.replacements                  1116                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data        30130                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          30130                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         9147                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9147                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data     74333000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     74333000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data        39277                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        39277                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.232884                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.232884                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data  8126.489559                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  8126.489559                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data         3271                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3271                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data         5876                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5876                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data     38820500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     38820500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.149604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.149604                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data  6606.620150                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6606.620150                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data        20994                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         20994                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         2377                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2377                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     18997500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     18997500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data        23371                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        23371                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.101707                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.101707                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data  7992.217080                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  7992.217080                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          974                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          974                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         1403                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1403                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      9299500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9299500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.060032                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.060032                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data  6628.296507                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  6628.296507                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         2071                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2071                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          515                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          515                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2994500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2994500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         2586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2586                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.199149                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.199149                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  5814.563107                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5814.563107                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          280                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          280                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          235                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          235                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.090874                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.090874                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5148.936170                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5148.936170                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1159                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1159                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          856                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          856                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      4336500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      4336500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2015                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2015                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.424814                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.424814                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5066.004673                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5066.004673                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          843                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          843                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      3498500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      3498500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.418362                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.418362                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4150.059312                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4150.059312                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        38500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        38500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          738                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            738                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1729                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1729                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      9379500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      9379500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         2467                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         2467                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.700851                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.700851                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5424.812030                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5424.812030                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1729                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1729                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      7650500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      7650500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.700851                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.700851                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4424.812030                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4424.812030                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           20.991335                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              67941                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             7396                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.186182                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    20.991335                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.655979                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.655979                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           146802                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          146802                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1480                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          741                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1134248.313090                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2144235.214511                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          741    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     20836000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            741                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      271158000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED    840478000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst        34301                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           34301                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst        34301                       # number of overall hits
system.cpu3.icache.overall_hits::total          34301                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        12331                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12331                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        12331                       # number of overall misses
system.cpu3.icache.overall_misses::total        12331                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    172910500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    172910500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    172910500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    172910500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst        46632                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        46632                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst        46632                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        46632                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.264432                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.264432                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.264432                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.264432                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 14022.423161                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14022.423161                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 14022.423161                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14022.423161                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        11950                       # number of writebacks
system.cpu3.icache.writebacks::total            11950                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          381                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          381                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          381                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          381                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        11950                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        11950                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        11950                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        11950                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    157545500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    157545500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    157545500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    157545500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.256262                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.256262                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.256262                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.256262                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 13183.723849                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13183.723849                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 13183.723849                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13183.723849                       # average overall mshr miss latency
system.cpu3.icache.replacements                 11950                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst        34301                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          34301                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        12331                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12331                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    172910500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    172910500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst        46632                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        46632                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.264432                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.264432                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 14022.423161                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14022.423161                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          381                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          381                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        11950                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        11950                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    157545500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    157545500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.256262                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.256262                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 13183.723849                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13183.723849                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              47077                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            11982                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             3.928977                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           105214                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          105214                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        50945                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           50945                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        50945                       # number of overall hits
system.cpu3.dcache.overall_hits::total          50945                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data        11823                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11823                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data        11823                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11823                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     84531000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     84531000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     84531000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     84531000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data        62768                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        62768                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data        62768                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        62768                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.188360                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.188360                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.188360                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.188360                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data  7149.708196                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7149.708196                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data  7149.708196                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7149.708196                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks          528                       # number of writebacks
system.cpu3.dcache.writebacks::total              528                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data         4320                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4320                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data         4320                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4320                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data         7503                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7503                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data         7503                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7503                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data     43270000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     43270000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data     43270000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     43270000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.119535                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.119535                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.119535                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.119535                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data  5767.026523                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  5767.026523                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data  5767.026523                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  5767.026523                       # average overall mshr miss latency
system.cpu3.dcache.replacements                   904                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        30229                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          30229                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         9093                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9093                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data     63691500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     63691500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data        39322                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        39322                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.231245                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.231245                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data  7004.453976                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  7004.453976                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data         3333                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3333                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data         5760                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5760                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data     32485000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     32485000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.146483                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.146483                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data  5639.756944                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  5639.756944                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        20716                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         20716                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data         2730                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2730                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     20839500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     20839500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data        23446                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        23446                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.116438                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.116438                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data  7633.516484                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  7633.516484                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          987                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          987                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         1743                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1743                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data     10785000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     10785000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.074341                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.074341                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data  6187.607573                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  6187.607573                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         2047                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2047                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          579                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          579                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3093500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3093500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         2626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.220487                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.220487                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  5342.832470                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  5342.832470                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          336                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          336                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          243                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          243                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1262000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1262000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.092536                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.092536                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5193.415638                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5193.415638                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          856                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          856                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      4255500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4255500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2053                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2053                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.416951                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.416951                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  4971.378505                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4971.378505                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          846                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          846                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3418500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3418500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.412080                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.412080                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4040.780142                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4040.780142                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        63000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        63000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          714                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            714                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1732                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1732                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      9324500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      9324500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2446                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2446                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.708095                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.708095                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  5383.660508                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  5383.660508                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1732                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1732                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      7592500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      7592500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.708095                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.708095                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  4383.660508                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  4383.660508                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           19.834790                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              68399                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             7248                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.436948                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    19.834790                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.619837                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.619837                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           147010                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          147010                       # Number of data accesses
system.cpu0.numPwrStateTransitions                492                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          246                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    92111.788618                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   83413.481410                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          246    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       514000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            246                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     1088976500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     22659500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        84518                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           84518                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        84518                       # number of overall hits
system.cpu0.icache.overall_hits::total          84518                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        59477                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         59477                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        59477                       # number of overall misses
system.cpu0.icache.overall_misses::total        59477                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    795873000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    795873000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    795873000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    795873000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       143995                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       143995                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       143995                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       143995                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.413049                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.413049                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.413049                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.413049                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13381.189367                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13381.189367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13381.189367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13381.189367                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     9.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        57346                       # number of writebacks
system.cpu0.icache.writebacks::total            57346                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2131                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2131                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2131                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2131                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        57346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        57346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        57346                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        57346                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    721835000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    721835000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    721835000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    721835000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.398250                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.398250                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.398250                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.398250                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12587.364419                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12587.364419                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12587.364419                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12587.364419                       # average overall mshr miss latency
system.cpu0.icache.replacements                 57346                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        84518                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          84518                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        59477                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        59477                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    795873000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    795873000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       143995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       143995                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.413049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.413049                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13381.189367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13381.189367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2131                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2131                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        57346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        57346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    721835000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    721835000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.398250                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.398250                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12587.364419                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12587.364419                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             141977                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            57378                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.474415                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           345336                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          345336                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       255464                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          255464                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       255464                       # number of overall hits
system.cpu0.dcache.overall_hits::total         255464                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        63684                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         63684                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        63684                       # number of overall misses
system.cpu0.dcache.overall_misses::total        63684                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    725528330                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    725528330                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    725528330                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    725528330                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       319148                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       319148                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       319148                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       319148                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.199544                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.199544                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.199544                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.199544                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 11392.631273                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11392.631273                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 11392.631273                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11392.631273                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        20029                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3907                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.126440                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        23825                       # number of writebacks
system.cpu0.dcache.writebacks::total            23825                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        30192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        30192                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30192                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        33492                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33492                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        33492                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33492                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    356414872                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    356414872                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    356414872                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    356414872                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104942                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104942                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104942                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104942                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 10641.791234                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10641.791234                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 10641.791234                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10641.791234                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 29152                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       147132                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         147132                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        28615                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        28615                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    321521500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    321521500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       175747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       175747                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.162819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.162819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 11236.117421                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11236.117421                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         9299                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9299                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        19316                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        19316                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    200475000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    200475000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.109908                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.109908                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 10378.701595                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10378.701595                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       108332                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        108332                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        35069                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        35069                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    404006830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    404006830                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       143401                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       143401                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.244552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.244552                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 11520.340757                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11520.340757                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        20893                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        20893                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        14176                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        14176                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    155939872                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    155939872                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.098856                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.098856                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 11000.273138                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 11000.273138                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2944                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2944                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1163                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1163                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6978500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6978500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.283175                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.283175                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6000.429923                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6000.429923                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          921                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          921                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          242                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          242                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1137000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1137000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.058924                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.058924                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  4698.347107                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4698.347107                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2110                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2110                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1522                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1522                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6491500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6491500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3632                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3632                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.419053                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.419053                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4265.111695                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4265.111695                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1442                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1442                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5056500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5056500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.397026                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.397026                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3506.588072                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3506.588072                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        70000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        70000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        63000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        63000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1770                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1770                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          995                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          995                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      4632000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      4632000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.359855                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.359855                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4655.276382                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4655.276382                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          995                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          995                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      3637000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      3637000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.359855                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.359855                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3655.276382                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3655.276382                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.444072                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             300829                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            32780                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.177212                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.444072                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.982627                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.982627                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           692052                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          692052                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               57223                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               25116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12034                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                1687                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               11898                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                2048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               11939                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                1366                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123311                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              57223                       # number of overall hits
system.l2.overall_hits::.cpu0.data              25116                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12034                       # number of overall hits
system.l2.overall_hits::.cpu1.data               1687                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              11898                       # number of overall hits
system.l2.overall_hits::.cpu2.data               2048                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              11939                       # number of overall hits
system.l2.overall_hits::.cpu3.data               1366                       # number of overall hits
system.l2.overall_hits::total                  123311                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               124                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                23                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                 1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                15                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                 3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::total                    193                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              124                       # number of overall misses
system.l2.overall_misses::.cpu0.data               23                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               14                       # number of overall misses
system.l2.overall_misses::.cpu1.data                1                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               15                       # number of overall misses
system.l2.overall_misses::.cpu2.data                3                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               11                       # number of overall misses
system.l2.overall_misses::.cpu3.data                2                       # number of overall misses
system.l2.overall_misses::total                   193                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     10031000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data      1903500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      1021000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data        84000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      1070500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data       250500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst       761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data       168000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         15289500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     10031000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data      1903500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      1021000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data        84000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      1070500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data       250500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst       761000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data       168000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        15289500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           57347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           25139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12048                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            1688                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           11913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data            2051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           11950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data            1368                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               123504                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          57347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          25139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12048                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           1688                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          11913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data           2051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          11950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data           1368                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              123504                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.000915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.001162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.000592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.001259                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.001463                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.000921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.001462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001563                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.000915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.001162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.000592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.001259                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.001463                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.000921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.001462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001563                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80895.161290                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82760.869565                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 72928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 71366.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 69181.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79220.207254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80895.161290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82760.869565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 72928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 71366.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 69181.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79220.207254                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   4                       # number of writebacks
system.l2.writebacks::total                         4                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  24                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 24                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               169                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              169                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst      8559000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data      1673500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst       427500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst       712500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data       220500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst       238500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data       148000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     12053500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst      8559000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data      1673500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst       427500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data        74000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst       712500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data       220500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst       238500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data       148000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     12053500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.000915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.000498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.000592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.000839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.001463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.000335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.001462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001368                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.000915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.000498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.000592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.000839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.001463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.000335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.001462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001368                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst        71325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72760.869565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst        71250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        71250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst        59625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71322.485207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst        71325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72760.869565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst        71250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        71250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst        59625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71322.485207                       # average overall mshr miss latency
system.l2.replacements                             29                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        53482                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            53482                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        53482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        53482                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             470                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             421                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             440                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             530                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1861                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data          470                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          421                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          530                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1861                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.cpu0.data            58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           111                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            80                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                321                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu0.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            321                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data            10163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data               94                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10513                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data              2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data              1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data              3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data              2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   8                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data       153500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data        84000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data       250500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data       168000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        10165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.000197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.007812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.022727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.020833                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data        76750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data        84000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data        83500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data        84000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        82000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data       133500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data        74000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data       220500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data       148000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       576000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.000197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.007812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.022727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.020833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data        66750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data        74000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data        73500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data        74000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        72000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         57223                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         11898                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         11939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              93094                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     10031000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      1021000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      1070500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst       761000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12883500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        57347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12048                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        11913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        11950                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          93258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.001162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.001259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.000921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80895.161290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 72928.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 71366.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 69181.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78557.926829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          120                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst      8559000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst       427500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst       712500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst       238500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9937500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002093                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.000498                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.000839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.000335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst        71325                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst        71250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst        71250                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst        59625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70982.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        14953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         1560                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         1919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         1272                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data           21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              21                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data      1750000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1750000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        14974                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         1560                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data         1919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data         1272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.001402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83333.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83333.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data           21                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           21                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data      1540000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1540000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.001402                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001065                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73333.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73333.333333                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2560.160780                       # Cycle average of tags in use
system.l2.tags.total_refs                      419693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2638                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    159.095148                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks             15                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1560.568618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      805.975822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       43.921931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       21.938058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst       30.868380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       23.961122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       36.961548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       20.965302                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.380998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.196771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.010723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.007536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.005850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.009024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.625039                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2609                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2546                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.636963                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1674657                       # Number of tag accesses
system.l2.tags.data_accesses                  1674657                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst          7680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              10816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  4                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6908736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          1324174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           345437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data            57573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           575728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data           172718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           230291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data           115146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9729804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6908736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       345437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       575728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       230291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8060192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         230291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               230291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         230291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6908736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         1324174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          345437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data           57573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          575728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data          172718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          230291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data          115146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              9960095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples        23.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000455500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 628                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted
system.mem_ctrls.readBursts                       170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      1945000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 5132500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11441.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30191.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      102                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   170                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           66                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    153.212121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.935317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   143.275046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           33     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           15     22.73%     72.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            5      7.58%     80.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            4      6.06%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            4      6.06%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            1      1.52%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            1      1.52%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            1      1.52%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            1      1.52%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-767            1      1.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           66                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  10880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   10880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         9.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      9.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1116895500                       # Total gap between requests
system.mem_ctrls.avgGap                    6418939.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst         7744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data         1472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst          640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6966309.115573802963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1324174.459985102993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 345436.815648287709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57572.802608047954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 575728.026080479613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 172718.407824143855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 230291.210432191816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 115145.605216095908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          121                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data           23                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            4                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst      3656750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data       723500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst       181250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       301000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data        97500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst        75000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data        65000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30221.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31456.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30208.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     30100.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     18750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               185640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              521220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         31601940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        400256160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          520553355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.276806                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1040283250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     37180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     34172750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               299880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               155595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              685440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         31904040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        400001760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          520940235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.624833                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1039578750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     37180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     34877250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1466                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          734                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1145106.948229                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2158023.913189                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          734    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     20731000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            734                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      271127500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED    840508500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        31105                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31105                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        31105                       # number of overall hits
system.cpu1.icache.overall_hits::total          31105                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12450                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12450                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12450                       # number of overall misses
system.cpu1.icache.overall_misses::total        12450                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    174904500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    174904500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    174904500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    174904500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        43555                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        43555                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        43555                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        43555                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.285845                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.285845                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.285845                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.285845                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 14048.554217                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14048.554217                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 14048.554217                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14048.554217                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12048                       # number of writebacks
system.cpu1.icache.writebacks::total            12048                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          402                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          402                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          402                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          402                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12048                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12048                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12048                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12048                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    159320500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    159320500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    159320500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    159320500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.276616                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.276616                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.276616                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.276616                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 13223.813081                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13223.813081                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 13223.813081                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13223.813081                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12048                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        31105                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31105                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12450                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12450                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    174904500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    174904500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        43555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        43555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.285845                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.285845                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 14048.554217                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14048.554217                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          402                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          402                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12048                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12048                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    159320500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    159320500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.276616                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.276616                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 13223.813081                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13223.813081                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              43974                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12080                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.640232                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            99158                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           99158                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        48084                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           48084                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        48084                       # number of overall hits
system.cpu1.dcache.overall_hits::total          48084                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        10700                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10700                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        10700                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10700                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     81984500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     81984500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     81984500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     81984500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data        58784                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        58784                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data        58784                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        58784                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182022                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182022                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182022                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182022                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data  7662.102804                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7662.102804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data  7662.102804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7662.102804                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          394                       # number of writebacks
system.cpu1.dcache.writebacks::total              394                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         3977                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3977                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         3977                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3977                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         6723                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6723                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         6723                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6723                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     42646500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     42646500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     42646500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     42646500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.114368                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.114368                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.114368                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.114368                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data  6343.373494                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  6343.373494                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data  6343.373494                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6343.373494                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   768                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        27788                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          27788                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         8330                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8330                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     63843500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     63843500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data        36118                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        36118                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.230633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.230633                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data  7664.285714                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  7664.285714                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         2987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         5343                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5343                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     33692500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     33692500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147932                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147932                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  6305.914280                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6305.914280                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        20296                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         20296                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         2370                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2370                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     18141000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18141000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        22666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        22666                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.104562                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.104562                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data  7654.430380                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  7654.430380                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          990                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          990                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         1380                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1380                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      8954000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8954000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.060884                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060884                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data  6488.405797                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  6488.405797                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1659                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1659                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          896                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3466500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3466500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         2555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.350685                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.350685                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data  3868.861607                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  3868.861607                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          661                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          661                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          235                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          235                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1119500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1119500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.091977                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.091977                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4763.829787                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4763.829787                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1073                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1073                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          893                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          893                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4773500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4773500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.454222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.454222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5345.464726                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5345.464726                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          882                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          882                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3904500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3904500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.448627                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.448627                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4426.870748                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4426.870748                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       114500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       114500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          727                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            727                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1699                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1699                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      8977500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      8977500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2426                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2426                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.700330                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.700330                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5283.990583                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5283.990583                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1699                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1699                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7278500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7278500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.700330                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.700330                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4283.990583                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4283.990583                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           19.001754                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              63021                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6885                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.153377                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    19.001754                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.593805                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.593805                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           138322                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          138322                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1111636000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            130493                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           38                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25426                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        93257                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6540                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8033                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3979                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          12012                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           34                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           34                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         93258                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37274                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       172039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        90994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        36144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        12557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        35739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        13800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        35850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        13228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                410351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7340288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3133632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1542144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       133184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1524864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       174656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1529600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       121280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15499648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           33815                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1533440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           159501                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.819186                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.001220                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  81255     50.94%     50.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41548     26.05%     76.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  20981     13.15%     90.15% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  15717      9.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             159501                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          261134754                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          12563254                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          17964300                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          12473889                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          18014314                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          51026622                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          86278977                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          11756319                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18175286                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
