--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml MainAndBigButtonWrapper.twx MainAndBigButtonWrapper.ncd -o
MainAndBigButtonWrapper.twr MainAndBigButtonWrapper.pcf -ucf
MainAndBigButtonWrapper.ucf

Design file:              MainAndBigButtonWrapper.ncd
Physical constraint file: MainAndBigButtonWrapper.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-----------------+------------+------------+------------+------------+------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------+------------+------------------+--------+
button           |    2.657(R)|      SLOW  |   -1.287(R)|      FAST  |clk_BUFGP         |   0.000|
reset            |    2.198(R)|      SLOW  |   -0.991(R)|      FAST  |clk_BUFGP         |   0.000|
start            |    2.006(R)|      SLOW  |   -0.914(R)|      FAST  |clk_BUFGP         |   0.000|
toggleTimerSerial|    1.281(R)|      SLOW  |   -0.372(R)|      SLOW  |clk_BUFGP         |   0.000|
win<0>           |    2.834(R)|      SLOW  |   -1.422(R)|      FAST  |clk_BUFGP         |   0.000|
win<1>           |    3.056(R)|      SLOW  |   -1.465(R)|      FAST  |clk_BUFGP         |   0.000|
win<2>           |    3.144(R)|      SLOW  |   -1.362(R)|      FAST  |clk_BUFGP         |   0.000|
win<3>           |    3.093(R)|      SLOW  |   -1.322(R)|      FAST  |clk_BUFGP         |   0.000|
-----------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
enableGame<0>    |         7.775(R)|      SLOW  |         4.041(R)|      FAST  |clk_BUFGP         |   0.000|
enableGame<1>    |         7.991(R)|      SLOW  |         4.181(R)|      FAST  |clk_BUFGP         |   0.000|
enableGame<2>    |         7.962(R)|      SLOW  |         4.152(R)|      FAST  |clk_BUFGP         |   0.000|
enableGame<3>    |         8.178(R)|      SLOW  |         4.292(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<0>    |         7.784(R)|      SLOW  |         4.088(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<1>    |         7.780(R)|      SLOW  |         4.047(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<2>    |         8.935(R)|      SLOW  |         4.728(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<3>    |         8.952(R)|      SLOW  |         4.737(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<4>    |         9.170(R)|      SLOW  |         4.900(R)|      FAST  |clk_BUFGP         |   0.000|
randomMode<5>    |         9.137(R)|      SLOW  |         4.885(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<0>   |         8.282(R)|      SLOW  |         4.341(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<1>   |         9.005(R)|      SLOW  |         4.973(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<2>   |         8.735(R)|      SLOW  |         4.718(R)|      FAST  |clk_BUFGP         |   0.000|
resetModule<3>   |         8.946(R)|      SLOW  |         4.865(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<0>|         7.290(R)|      SLOW  |         3.731(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<1>|         7.873(R)|      SLOW  |         4.097(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<2>|         7.824(R)|      SLOW  |         4.090(R)|      FAST  |clk_BUFGP         |   0.000|
segment_common<3>|         7.976(R)|      SLOW  |         4.170(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<0>   |         6.884(R)|      SLOW  |         3.501(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<1>   |         7.383(R)|      SLOW  |         3.802(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<2>   |         7.274(R)|      SLOW  |         3.722(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<3>   |         7.947(R)|      SLOW  |         4.133(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<4>   |         8.090(R)|      SLOW  |         4.225(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<5>   |         8.062(R)|      SLOW  |         4.209(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<6>   |         7.990(R)|      SLOW  |         4.194(R)|      FAST  |clk_BUFGP         |   0.000|
segment_out<7>   |         8.288(R)|      SLOW  |         4.355(R)|      FAST  |clk_BUFGP         |   0.000|
winLED           |         7.112(R)|      SLOW  |         3.634(R)|      FAST  |clk_BUFGP         |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock strike<0> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|        12.276(R)|      SLOW  |         7.270(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|        10.507(R)|      SLOW  |         6.123(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock strike<1> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|        11.608(R)|      SLOW  |         6.831(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|         9.839(R)|      SLOW  |         5.684(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock strike<2> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|        11.881(R)|      SLOW  |         6.985(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|        10.112(R)|      SLOW  |         5.838(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock strike<3> to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
strikeLED<0>|        11.796(R)|      SLOW  |         6.985(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
strikeLED<1>|        10.027(R)|      SLOW  |         5.838(R)|      FAST  |Main/StrikeResult/isStrike|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.693|         |         |         |
strike<0>      |    5.280|         |         |         |
strike<1>      |    5.280|         |         |         |
strike<2>      |    5.280|         |         |         |
strike<3>      |    5.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.219|         |         |         |
strike<0>      |    1.249|         |         |         |
strike<1>      |    1.249|         |         |         |
strike<2>      |    1.249|         |         |         |
strike<3>      |    1.249|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.219|         |         |         |
strike<0>      |    1.249|         |         |         |
strike<1>      |    1.249|         |         |         |
strike<2>      |    1.249|         |         |         |
strike<3>      |    1.249|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.219|         |         |         |
strike<0>      |    1.249|         |         |         |
strike<1>      |    1.249|         |         |         |
strike<2>      |    1.249|         |         |         |
strike<3>      |    1.249|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock strike<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.219|         |         |         |
strike<0>      |    1.249|         |         |         |
strike<1>      |    1.249|         |         |         |
strike<2>      |    1.249|         |         |         |
strike<3>      |    1.249|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 13 16:05:09 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4551 MB



