Analysis & Synthesis report for Call_Center
Thu Aug 23 16:28:36 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Call_Center|MSS_Call_Center:MSS|y
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAM:G14_u1|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated
 16. Source assignments for RAM:G14_u2|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated
 17. Source assignments for RAM:G14_u3|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated
 18. Source assignments for RAM:G14_u4|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated
 19. Source assignments for RAM:G14_u5|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated
 20. Source assignments for RAM:G14_u6|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated
 21. Source assignments for RAM:G14_u7|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated
 22. Source assignments for RAM:G14_u8|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated
 23. Parameter Settings for Inferred Entity Instance: RAM:G14_u1|altsyncram:ram_rtl_0
 24. Parameter Settings for Inferred Entity Instance: RAM:G14_u2|altsyncram:ram_rtl_0
 25. Parameter Settings for Inferred Entity Instance: RAM:G14_u3|altsyncram:ram_rtl_0
 26. Parameter Settings for Inferred Entity Instance: RAM:G14_u4|altsyncram:ram_rtl_0
 27. Parameter Settings for Inferred Entity Instance: RAM:G14_u5|altsyncram:ram_rtl_0
 28. Parameter Settings for Inferred Entity Instance: RAM:G14_u6|altsyncram:ram_rtl_0
 29. Parameter Settings for Inferred Entity Instance: RAM:G14_u7|altsyncram:ram_rtl_0
 30. Parameter Settings for Inferred Entity Instance: RAM:G14_u8|altsyncram:ram_rtl_0
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "comparador_4bits:G3_hist"
 33. Port Connectivity Checks: "comparador_4bits:G3_cuentn6"
 34. Port Connectivity Checks: "comparador_4bits:G3_cuentn5"
 35. Port Connectivity Checks: "comparador_4bits:G3_cuentn4"
 36. Port Connectivity Checks: "comparador_4bits:G3_cuentn3"
 37. Port Connectivity Checks: "comparador_4bits:G3_cuentn2"
 38. Port Connectivity Checks: "comparador_4bits:G3_cuentn1"
 39. Port Connectivity Checks: "comparador_4bits:G3_oc"
 40. Port Connectivity Checks: "comparador_24bits:G3_hu8"
 41. Port Connectivity Checks: "comparador_24bits:G3_hu7"
 42. Port Connectivity Checks: "comparador_24bits:G3_hu6"
 43. Port Connectivity Checks: "comparador_24bits:G3_hu5"
 44. Port Connectivity Checks: "comparador_24bits:G3_hu4"
 45. Port Connectivity Checks: "comparador_24bits:G3_hu3"
 46. Port Connectivity Checks: "comparador_24bits:G3_hu2"
 47. Port Connectivity Checks: "comparador_24bits:G3_hu1"
 48. Port Connectivity Checks: "comparador_24bits:G3_nu8"
 49. Port Connectivity Checks: "comparador_24bits:G3_nu7"
 50. Port Connectivity Checks: "comparador_24bits:G3_nu6"
 51. Port Connectivity Checks: "comparador_24bits:G3_nu5"
 52. Port Connectivity Checks: "comparador_24bits:G3_nu4"
 53. Port Connectivity Checks: "comparador_24bits:G3_nu3"
 54. Port Connectivity Checks: "comparador_24bits:G3_nu2"
 55. Port Connectivity Checks: "comparador_24bits:G3_nu1"
 56. Port Connectivity Checks: "CLOCK_DIV_50:G"
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 23 16:28:36 2018       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; Call_Center                                 ;
; Top-level Entity Name              ; Call_Center                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 842                                         ;
;     Total combinational functions  ; 766                                         ;
;     Dedicated logic registers      ; 243                                         ;
; Total registers                    ; 243                                         ;
; Total pins                         ; 61                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,072                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Call_Center        ; Call_Center        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+
; archivo_componentes.vhd          ; yes             ; User VHDL File               ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/archivo_componentes.vhd    ;         ;
; Call_Center.vhd                  ; yes             ; User VHDL File               ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd            ;         ;
; MSS_Call_Center.vhd              ; yes             ; User VHDL File               ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd        ;         ;
; antirebote.vhd                   ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/antirebote.vhd             ;         ;
; clock_div_50.vhd                 ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/clock_div_50.vhd           ;         ;
; encoder_dec_bcd.vhd              ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/encoder_dec_bcd.vhd        ;         ;
; contador_1_4bits.vhd             ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/contador_1_4bits.vhd       ;         ;
; mux_2selector_restador.vhd       ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_2selector_restador.vhd ;         ;
; mux_8s.vhd                       ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_8s.vhd                 ;         ;
; mux_1selector.vhd                ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_1selector.vhd          ;         ;
; comparador_4bits_menor.vhd       ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_4bits_menor.vhd ;         ;
; comparador_24bits.vhd            ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_24bits.vhd      ;         ;
; comparador_4bits.vhd             ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_4bits.vhd       ;         ;
; flip_flop_d.vhd                  ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/flip_flop_d.vhd            ;         ;
; registro_sostenimiento.vhd       ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/registro_sostenimiento.vhd ;         ;
; ram.vhd                          ; yes             ; Auto-Found VHDL File         ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/ram.vhd                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_jd41.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/db/altsyncram_jd41.tdf     ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 842         ;
;                                             ;             ;
; Total combinational functions               ; 766         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 432         ;
;     -- 3 input functions                    ; 213         ;
;     -- <=2 input functions                  ; 121         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 761         ;
;     -- arithmetic mode                      ; 5           ;
;                                             ;             ;
; Total registers                             ; 243         ;
;     -- Dedicated logic registers            ; 243         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 61          ;
; Total memory bits                           ; 3072        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 251         ;
; Total fan-out                               ; 4621        ;
; Average fan-out                             ; 3.49        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                         ; Entity Name            ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+------------------------+--------------+
; |Call_Center                              ; 766 (46)            ; 243 (0)                   ; 3072        ; 0            ; 0       ; 0         ; 61   ; 0            ; |Call_Center                                                                ; Call_Center            ; work         ;
;    |ANTIREBOTE:Gsr_10|                    ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_10                                              ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_11|                    ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_11                                              ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_12|                    ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_12                                              ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_13|                    ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_13                                              ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_14|                    ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_14                                              ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_15|                    ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_15                                              ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_16|                    ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_16                                              ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_1|                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_1                                               ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_2|                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_2                                               ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_3|                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_3                                               ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_4|                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_4                                               ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_5|                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_5                                               ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_6|                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_6                                               ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_7|                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_7                                               ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_8|                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_8                                               ; ANTIREBOTE             ; work         ;
;    |ANTIREBOTE:Gsr_9|                     ; 2 (2)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|ANTIREBOTE:Gsr_9                                               ; ANTIREBOTE             ; work         ;
;    |CLOCK_DIV_50:G|                       ; 33 (33)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|CLOCK_DIV_50:G                                                 ; CLOCK_DIV_50           ; work         ;
;    |MSS_Call_Center:MSS|                  ; 197 (197)           ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|MSS_Call_Center:MSS                                            ; MSS_Call_Center        ; work         ;
;    |RAM:G14_u1|                           ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u1                                                     ; RAM                    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u1|altsyncram:ram_rtl_0                                ; altsyncram             ; work         ;
;          |altsyncram_jd41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u1|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ; altsyncram_jd41        ; work         ;
;    |RAM:G14_u2|                           ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u2                                                     ; RAM                    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u2|altsyncram:ram_rtl_0                                ; altsyncram             ; work         ;
;          |altsyncram_jd41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u2|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ; altsyncram_jd41        ; work         ;
;    |RAM:G14_u3|                           ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u3                                                     ; RAM                    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u3|altsyncram:ram_rtl_0                                ; altsyncram             ; work         ;
;          |altsyncram_jd41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u3|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ; altsyncram_jd41        ; work         ;
;    |RAM:G14_u4|                           ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u4                                                     ; RAM                    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u4|altsyncram:ram_rtl_0                                ; altsyncram             ; work         ;
;          |altsyncram_jd41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u4|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ; altsyncram_jd41        ; work         ;
;    |RAM:G14_u5|                           ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u5                                                     ; RAM                    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u5|altsyncram:ram_rtl_0                                ; altsyncram             ; work         ;
;          |altsyncram_jd41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u5|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ; altsyncram_jd41        ; work         ;
;    |RAM:G14_u6|                           ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u6                                                     ; RAM                    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u6|altsyncram:ram_rtl_0                                ; altsyncram             ; work         ;
;          |altsyncram_jd41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u6|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ; altsyncram_jd41        ; work         ;
;    |RAM:G14_u7|                           ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u7                                                     ; RAM                    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u7|altsyncram:ram_rtl_0                                ; altsyncram             ; work         ;
;          |altsyncram_jd41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u7|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ; altsyncram_jd41        ; work         ;
;    |RAM:G14_u8|                           ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u8                                                     ; RAM                    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u8|altsyncram:ram_rtl_0                                ; altsyncram             ; work         ;
;          |altsyncram_jd41:auto_generated| ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|RAM:G14_u8|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ; altsyncram_jd41        ; work         ;
;    |comparador_24bits:G3_nu1|             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_24bits:G3_nu1                                       ; comparador_24bits      ; work         ;
;    |comparador_24bits:G3_nu2|             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_24bits:G3_nu2                                       ; comparador_24bits      ; work         ;
;    |comparador_24bits:G3_nu3|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_24bits:G3_nu3                                       ; comparador_24bits      ; work         ;
;    |comparador_24bits:G3_nu4|             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_24bits:G3_nu4                                       ; comparador_24bits      ; work         ;
;    |comparador_24bits:G3_nu5|             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_24bits:G3_nu5                                       ; comparador_24bits      ; work         ;
;    |comparador_24bits:G3_nu6|             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_24bits:G3_nu6                                       ; comparador_24bits      ; work         ;
;    |comparador_24bits:G3_nu7|             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_24bits:G3_nu7                                       ; comparador_24bits      ; work         ;
;    |comparador_24bits:G3_nu8|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_24bits:G3_nu8                                       ; comparador_24bits      ; work         ;
;    |comparador_4bits:G3_cuentn1|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_4bits:G3_cuentn1                                    ; comparador_4bits       ; work         ;
;    |comparador_4bits:G3_cuentn5|          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_4bits:G3_cuentn5                                    ; comparador_4bits       ; work         ;
;    |comparador_4bits_menor:G3_h1|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_4bits_menor:G3_h1                                   ; comparador_4bits_menor ; work         ;
;    |comparador_4bits_menor:G3_h3|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_4bits_menor:G3_h3                                   ; comparador_4bits_menor ; work         ;
;    |comparador_4bits_menor:G3_h6|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_4bits_menor:G3_h6                                   ; comparador_4bits_menor ; work         ;
;    |comparador_4bits_menor:G3_h8|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|comparador_4bits_menor:G3_h8                                   ; comparador_4bits_menor ; work         ;
;    |contador_1_4bits:G1_1|                ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_1                                          ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_hist_u1|          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_hist_u1                                    ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_hist_u2|          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_hist_u2                                    ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_hist_u3|          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_hist_u3                                    ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_hist_u5|          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_hist_u5                                    ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_hist_u6|          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_hist_u6                                    ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_hist_u7|          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_hist_u7                                    ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_hist_u8|          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_hist_u8                                    ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_historial|        ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_historial                                  ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_ocupado|          ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_ocupado                                    ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_u1|               ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_u1                                         ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_u2|               ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_u2                                         ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_u3|               ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_u3                                         ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_u4|               ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_u4                                         ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_u5|               ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_u5                                         ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_u6|               ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_u6                                         ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_u7|               ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_u7                                         ; contador_1_4bits       ; work         ;
;    |contador_1_4bits:G1_u8|               ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|contador_1_4bits:G1_u8                                         ; contador_1_4bits       ; work         ;
;    |encoder_Dec_BCD:G0|                   ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|encoder_Dec_BCD:G0                                             ; encoder_Dec_BCD        ; work         ;
;    |flip_flop_D:G10|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|flip_flop_D:G10                                                ; flip_flop_D            ; work         ;
;    |flip_flop_D:G11|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|flip_flop_D:G11                                                ; flip_flop_D            ; work         ;
;    |flip_flop_D:G4|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|flip_flop_D:G4                                                 ; flip_flop_D            ; work         ;
;    |flip_flop_D:G5|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|flip_flop_D:G5                                                 ; flip_flop_D            ; work         ;
;    |flip_flop_D:G6|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|flip_flop_D:G6                                                 ; flip_flop_D            ; work         ;
;    |flip_flop_D:G7|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|flip_flop_D:G7                                                 ; flip_flop_D            ; work         ;
;    |flip_flop_D:G8|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|flip_flop_D:G8                                                 ; flip_flop_D            ; work         ;
;    |flip_flop_D:G9|                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|flip_flop_D:G9                                                 ; flip_flop_D            ; work         ;
;    |mux_1selector:G2_sal_d1|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_1selector:G2_sal_d1                                        ; mux_1selector          ; work         ;
;    |mux_1selector:G2_sal_d2|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_1selector:G2_sal_d2                                        ; mux_1selector          ; work         ;
;    |mux_1selector:G2_sal_d3|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_1selector:G2_sal_d3                                        ; mux_1selector          ; work         ;
;    |mux_1selector:G2_sal_d4|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_1selector:G2_sal_d4                                        ; mux_1selector          ; work         ;
;    |mux_1selector:G2_sal_d5|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_1selector:G2_sal_d5                                        ; mux_1selector          ; work         ;
;    |mux_1selector:G2_sal_d6|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_1selector:G2_sal_d6                                        ; mux_1selector          ; work         ;
;    |mux_2selector_restador:G2_resta_u1|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_2selector_restador:G2_resta_u1                             ; mux_2selector_restador ; work         ;
;    |mux_2selector_restador:G2_resta_u2|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_2selector_restador:G2_resta_u2                             ; mux_2selector_restador ; work         ;
;    |mux_2selector_restador:G2_resta_u3|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_2selector_restador:G2_resta_u3                             ; mux_2selector_restador ; work         ;
;    |mux_2selector_restador:G2_resta_u4|   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_2selector_restador:G2_resta_u4                             ; mux_2selector_restador ; work         ;
;    |mux_2selector_restador:G2_resta_u5|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_2selector_restador:G2_resta_u5                             ; mux_2selector_restador ; work         ;
;    |mux_2selector_restador:G2_resta_u6|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_2selector_restador:G2_resta_u6                             ; mux_2selector_restador ; work         ;
;    |mux_2selector_restador:G2_resta_u7|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_2selector_restador:G2_resta_u7                             ; mux_2selector_restador ; work         ;
;    |mux_2selector_restador:G2_resta_u8|   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_2selector_restador:G2_resta_u8                             ; mux_2selector_restador ; work         ;
;    |mux_8s:G2_h1|                         ; 246 (246)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|mux_8s:G2_h1                                                   ; mux_8s                 ; work         ;
;    |registro_sostenimiento:G12_1|         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|registro_sostenimiento:G12_1                                   ; registro_sostenimiento ; work         ;
;    |registro_sostenimiento:G12_2|         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|registro_sostenimiento:G12_2                                   ; registro_sostenimiento ; work         ;
;    |registro_sostenimiento:G12_3|         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|registro_sostenimiento:G12_3                                   ; registro_sostenimiento ; work         ;
;    |registro_sostenimiento:G12_4|         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|registro_sostenimiento:G12_4                                   ; registro_sostenimiento ; work         ;
;    |registro_sostenimiento:G12_5|         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|registro_sostenimiento:G12_5                                   ; registro_sostenimiento ; work         ;
;    |registro_sostenimiento:G12_6|         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Call_Center|registro_sostenimiento:G12_6                                   ; registro_sostenimiento ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                         ;
+---------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; RAM:G14_u1|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 24           ; --           ; --           ; 384  ; None ;
; RAM:G14_u2|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 24           ; --           ; --           ; 384  ; None ;
; RAM:G14_u3|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 24           ; --           ; --           ; 384  ; None ;
; RAM:G14_u4|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 24           ; --           ; --           ; 384  ; None ;
; RAM:G14_u5|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 24           ; --           ; --           ; 384  ; None ;
; RAM:G14_u6|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 24           ; --           ; --           ; 384  ; None ;
; RAM:G14_u7|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 24           ; --           ; --           ; 384  ; None ;
; RAM:G14_u8|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 24           ; --           ; --           ; 384  ; None ;
+---------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Call_Center|MSS_Call_Center:MSS|y                                                                                                                                                                          ;
+----------------+------+--------+-----------+----------+----------------+--------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+
; Name           ; y.T1 ; y.T_hi ; y.T_hist1 ; y.T_hist ; y.T_oc_apagado ; y.T_oc ; y.Ty ; y.Tx ; y.Tw ; y.Tv ; y.Tu ; y.Tt ; y.Ts ; y.Tr ; y.Tm ; y.Tl ; y.Tk ; y.Tj ; y.Ti ; y.Th ; y.Tg ; y.Tf ; y.Te ; y.Tc ; y.Tb ; y.Ta ;
+----------------+------+--------+-----------+----------+----------------+--------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+
; y.Ta           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ;
; y.Tb           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 1    ;
; y.Tc           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 1    ;
; y.Te           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 1    ;
; y.Tf           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 1    ;
; y.Tg           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Th           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Ti           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tj           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tk           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tl           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tm           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tr           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Ts           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tt           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tu           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tv           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tw           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Tx           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.Ty           ; 0    ; 0      ; 0         ; 0        ; 0              ; 0      ; 1    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.T_oc         ; 0    ; 0      ; 0         ; 0        ; 0              ; 1      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.T_oc_apagado ; 0    ; 0      ; 0         ; 0        ; 1              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.T_hist       ; 0    ; 0      ; 0         ; 1        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.T_hist1      ; 0    ; 0      ; 1         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.T_hi         ; 0    ; 1      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
; y.T1           ; 1    ; 0      ; 0         ; 0        ; 0              ; 0      ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 0    ; 1    ;
+----------------+------+--------+-----------+----------+----------------+--------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; MSS_Call_Center:MSS|OCUPADO                         ; MSS_Call_Center:MSS|WideOr23   ; yes                    ;
; MSS_Call_Center:MSS|t_a                             ; MSS_Call_Center:MSS|WideOr27   ; yes                    ;
; MSS_Call_Center:MSS|t_b                             ; MSS_Call_Center:MSS|WideOr27   ; yes                    ;
; MSS_Call_Center:MSS|t_c                             ; MSS_Call_Center:MSS|WideOr27   ; yes                    ;
; MSS_Call_Center:MSS|disp_select                     ; MSS_Call_Center:MSS|WideOr25   ; yes                    ;
; MSS_Call_Center:MSS|led1                            ; MSS_Call_Center:MSS|Selector18 ; yes                    ;
; MSS_Call_Center:MSS|clock_ff_d                      ; MSS_Call_Center:MSS|WideOr33   ; yes                    ;
; MSS_Call_Center:MSS|led2                            ; MSS_Call_Center:MSS|Selector26 ; yes                    ;
; MSS_Call_Center:MSS|led3                            ; MSS_Call_Center:MSS|Selector25 ; yes                    ;
; MSS_Call_Center:MSS|led4                            ; MSS_Call_Center:MSS|Selector24 ; yes                    ;
; MSS_Call_Center:MSS|led5                            ; MSS_Call_Center:MSS|Selector23 ; yes                    ;
; MSS_Call_Center:MSS|led6                            ; MSS_Call_Center:MSS|Selector22 ; yes                    ;
; MSS_Call_Center:MSS|led7                            ; MSS_Call_Center:MSS|Selector21 ; yes                    ;
; MSS_Call_Center:MSS|led8                            ; MSS_Call_Center:MSS|Selector20 ; yes                    ;
; MSS_Call_Center:MSS|reset_reg                       ; MSS_Call_Center:MSS|WideOr13   ; yes                    ;
; MSS_Call_Center:MSS|enable_reg[0]                   ; MSS_Call_Center:MSS|Selector27 ; yes                    ;
; MSS_Call_Center:MSS|we_u5                           ; MSS_Call_Center:MSS|Selector60 ; yes                    ;
; MSS_Call_Center:MSS|selec_u5[0]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|selec_u5[1]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|we_u2                           ; MSS_Call_Center:MSS|Selector63 ; yes                    ;
; MSS_Call_Center:MSS|selec_u2[0]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|selec_u2[1]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|we_u1                           ; MSS_Call_Center:MSS|Selector65 ; yes                    ;
; MSS_Call_Center:MSS|selec_u1[0]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|selec_u1[1]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|we_u4                           ; MSS_Call_Center:MSS|Selector61 ; yes                    ;
; MSS_Call_Center:MSS|selec_u4[1]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|selec_u4[0]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|we_u3                           ; MSS_Call_Center:MSS|Selector62 ; yes                    ;
; MSS_Call_Center:MSS|selec_u3[0]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|selec_u3[1]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|we_u7                           ; MSS_Call_Center:MSS|Selector58 ; yes                    ;
; MSS_Call_Center:MSS|selec_u7[0]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|selec_u7[1]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|we_u6                           ; MSS_Call_Center:MSS|Selector59 ; yes                    ;
; MSS_Call_Center:MSS|selec_u6[0]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|selec_u6[1]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|we_u8                           ; MSS_Call_Center:MSS|Selector57 ; yes                    ;
; MSS_Call_Center:MSS|selec_u8[0]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|selec_u8[1]                     ; MSS_Call_Center:MSS|WideOr18   ; yes                    ;
; MSS_Call_Center:MSS|enable_reg[1]                   ; MSS_Call_Center:MSS|Selector27 ; yes                    ;
; MSS_Call_Center:MSS|enable_reg[2]                   ; MSS_Call_Center:MSS|Selector27 ; yes                    ;
; MSS_Call_Center:MSS|enable_reg[3]                   ; MSS_Call_Center:MSS|Selector27 ; yes                    ;
; MSS_Call_Center:MSS|enable_reg[4]                   ; MSS_Call_Center:MSS|Selector27 ; yes                    ;
; MSS_Call_Center:MSS|enable_reg[5]                   ; MSS_Call_Center:MSS|Selector27 ; yes                    ;
; MSS_Call_Center:MSS|incremento_u5                   ; MSS_Call_Center:MSS|Selector69 ; yes                    ;
; MSS_Call_Center:MSS|ihist_u5                        ; MSS_Call_Center:MSS|Selector31 ; yes                    ;
; MSS_Call_Center:MSS|rhist_u5                        ; MSS_Call_Center:MSS|WideOr31   ; yes                    ;
; MSS_Call_Center:MSS|incremento_u2                   ; MSS_Call_Center:MSS|Selector72 ; yes                    ;
; MSS_Call_Center:MSS|ihist_u2                        ; MSS_Call_Center:MSS|Selector34 ; yes                    ;
; MSS_Call_Center:MSS|rhist_u2                        ; MSS_Call_Center:MSS|WideOr31   ; yes                    ;
; MSS_Call_Center:MSS|incremento_u1                   ; MSS_Call_Center:MSS|Selector74 ; yes                    ;
; MSS_Call_Center:MSS|ihist_u1                        ; MSS_Call_Center:MSS|Selector36 ; yes                    ;
; MSS_Call_Center:MSS|rhist_u1                        ; MSS_Call_Center:MSS|WideOr31   ; yes                    ;
; MSS_Call_Center:MSS|incremento_u4                   ; MSS_Call_Center:MSS|Selector70 ; yes                    ;
; MSS_Call_Center:MSS|incremento_u3                   ; MSS_Call_Center:MSS|Selector71 ; yes                    ;
; MSS_Call_Center:MSS|ihist_u3                        ; MSS_Call_Center:MSS|Selector33 ; yes                    ;
; MSS_Call_Center:MSS|rhist_u3                        ; MSS_Call_Center:MSS|WideOr31   ; yes                    ;
; MSS_Call_Center:MSS|incremento_u7                   ; MSS_Call_Center:MSS|Selector67 ; yes                    ;
; MSS_Call_Center:MSS|ihist_u7                        ; MSS_Call_Center:MSS|Selector29 ; yes                    ;
; MSS_Call_Center:MSS|rhist_u7                        ; MSS_Call_Center:MSS|WideOr31   ; yes                    ;
; MSS_Call_Center:MSS|incremento_u6                   ; MSS_Call_Center:MSS|Selector68 ; yes                    ;
; MSS_Call_Center:MSS|ihist_u6                        ; MSS_Call_Center:MSS|Selector30 ; yes                    ;
; MSS_Call_Center:MSS|rhist_u6                        ; MSS_Call_Center:MSS|WideOr31   ; yes                    ;
; MSS_Call_Center:MSS|incremento_u8                   ; MSS_Call_Center:MSS|Selector66 ; yes                    ;
; MSS_Call_Center:MSS|ihist_u8                        ; MSS_Call_Center:MSS|Selector28 ; yes                    ;
; MSS_Call_Center:MSS|rhist_u8                        ; MSS_Call_Center:MSS|WideOr31   ; yes                    ;
; MSS_Call_Center:MSS|reset_oc                        ; MSS_Call_Center:MSS|WideOr21   ; yes                    ;
; MSS_Call_Center:MSS|incrementa                      ; MSS_Call_Center:MSS|WideOr12   ; yes                    ;
; MSS_Call_Center:MSS|cuenta_a_0                      ; MSS_Call_Center:MSS|WideOr13   ; yes                    ;
; MSS_Call_Center:MSS|reset_hist                      ; MSS_Call_Center:MSS|WideOr24   ; yes                    ;
; Number of user-specified and inferred latches = 71  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; contador_1_4bits:G1_hist_u4|cont[0..3] ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 4  ;                                      ;
+----------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 243   ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 90    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                ;
+-------------------------------+----------------------+------+
; Register Name                 ; Megafunction         ; Type ;
+-------------------------------+----------------------+------+
; RAM:G14_u1|read_address[0..3] ; RAM:G14_u1|ram_rtl_0 ; RAM  ;
; RAM:G14_u2|read_address[0..3] ; RAM:G14_u2|ram_rtl_0 ; RAM  ;
; RAM:G14_u3|read_address[0..3] ; RAM:G14_u3|ram_rtl_0 ; RAM  ;
; RAM:G14_u4|read_address[0..3] ; RAM:G14_u4|ram_rtl_0 ; RAM  ;
; RAM:G14_u5|read_address[0..3] ; RAM:G14_u5|ram_rtl_0 ; RAM  ;
; RAM:G14_u6|read_address[0..3] ; RAM:G14_u6|ram_rtl_0 ; RAM  ;
; RAM:G14_u7|read_address[0..3] ; RAM:G14_u7|ram_rtl_0 ; RAM  ;
; RAM:G14_u8|read_address[0..3] ; RAM:G14_u8|ram_rtl_0 ; RAM  ;
+-------------------------------+----------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Call_Center|mux_2selector_restador:G2_resta_u1|Mux3 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Call_Center|mux_2selector_restador:G2_resta_u2|Mux3 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Call_Center|mux_2selector_restador:G2_resta_u3|Mux2 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Call_Center|mux_2selector_restador:G2_resta_u4|Mux0 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Call_Center|mux_2selector_restador:G2_resta_u5|Mux0 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Call_Center|mux_2selector_restador:G2_resta_u6|Mux2 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Call_Center|mux_2selector_restador:G2_resta_u7|Mux1 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Call_Center|mux_2selector_restador:G2_resta_u8|Mux3 ;
; 256:1              ; 24 bits   ; 4080 LEs      ; 216 LEs              ; 3864 LEs               ; No         ; |Call_Center|mux_8s:G2_h1|Mux23                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |Call_Center|MSS_Call_Center:MSS|Selector26          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for RAM:G14_u1|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for RAM:G14_u2|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for RAM:G14_u3|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for RAM:G14_u4|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for RAM:G14_u5|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for RAM:G14_u6|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for RAM:G14_u7|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for RAM:G14_u8|altsyncram:ram_rtl_0|altsyncram_jd41:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:G14_u1|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 24                   ; Untyped              ;
; WIDTHAD_A                          ; 4                    ; Untyped              ;
; NUMWORDS_A                         ; 16                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_jd41      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:G14_u2|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 24                   ; Untyped              ;
; WIDTHAD_A                          ; 4                    ; Untyped              ;
; NUMWORDS_A                         ; 16                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_jd41      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:G14_u3|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 24                   ; Untyped              ;
; WIDTHAD_A                          ; 4                    ; Untyped              ;
; NUMWORDS_A                         ; 16                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_jd41      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:G14_u4|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 24                   ; Untyped              ;
; WIDTHAD_A                          ; 4                    ; Untyped              ;
; NUMWORDS_A                         ; 16                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_jd41      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:G14_u5|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 24                   ; Untyped              ;
; WIDTHAD_A                          ; 4                    ; Untyped              ;
; NUMWORDS_A                         ; 16                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_jd41      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:G14_u6|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 24                   ; Untyped              ;
; WIDTHAD_A                          ; 4                    ; Untyped              ;
; NUMWORDS_A                         ; 16                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_jd41      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:G14_u7|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 24                   ; Untyped              ;
; WIDTHAD_A                          ; 4                    ; Untyped              ;
; NUMWORDS_A                         ; 16                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_jd41      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:G14_u8|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped              ;
; WIDTH_A                            ; 24                   ; Untyped              ;
; WIDTHAD_A                          ; 4                    ; Untyped              ;
; NUMWORDS_A                         ; 16                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_jd41      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                            ;
+-------------------------------------------+---------------------------------+
; Name                                      ; Value                           ;
+-------------------------------------------+---------------------------------+
; Number of entity instances                ; 8                               ;
; Entity Instance                           ; RAM:G14_u1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                     ;
;     -- WIDTH_A                            ; 24                              ;
;     -- NUMWORDS_A                         ; 16                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
; Entity Instance                           ; RAM:G14_u2|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                     ;
;     -- WIDTH_A                            ; 24                              ;
;     -- NUMWORDS_A                         ; 16                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
; Entity Instance                           ; RAM:G14_u3|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                     ;
;     -- WIDTH_A                            ; 24                              ;
;     -- NUMWORDS_A                         ; 16                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
; Entity Instance                           ; RAM:G14_u4|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                     ;
;     -- WIDTH_A                            ; 24                              ;
;     -- NUMWORDS_A                         ; 16                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
; Entity Instance                           ; RAM:G14_u5|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                     ;
;     -- WIDTH_A                            ; 24                              ;
;     -- NUMWORDS_A                         ; 16                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
; Entity Instance                           ; RAM:G14_u6|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                     ;
;     -- WIDTH_A                            ; 24                              ;
;     -- NUMWORDS_A                         ; 16                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
; Entity Instance                           ; RAM:G14_u7|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                     ;
;     -- WIDTH_A                            ; 24                              ;
;     -- NUMWORDS_A                         ; 16                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
; Entity Instance                           ; RAM:G14_u8|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                     ;
;     -- WIDTH_A                            ; 24                              ;
;     -- NUMWORDS_A                         ; 16                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                    ;
;     -- WIDTH_B                            ; 1                               ;
;     -- NUMWORDS_B                         ; 1                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ;
+-------------------------------------------+---------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_4bits:G3_hist" ;
+---------+-------+----------+-------------------------+
; Port    ; Type  ; Severity ; Details                 ;
+---------+-------+----------+-------------------------+
; a[1..0] ; Input ; Info     ; Stuck at GND            ;
; a[3]    ; Input ; Info     ; Stuck at GND            ;
; a[2]    ; Input ; Info     ; Stuck at VCC            ;
+---------+-------+----------+-------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "comparador_4bits:G3_cuentn6" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; b[3] ; Input ; Info     ; Stuck at GND                  ;
; b[2] ; Input ; Info     ; Stuck at VCC                  ;
; b[1] ; Input ; Info     ; Stuck at GND                  ;
; b[0] ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "comparador_4bits:G3_cuentn5" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND               ;
; b[3]    ; Input ; Info     ; Stuck at GND               ;
; b[2]    ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "comparador_4bits:G3_cuentn4" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; b[1..0] ; Input ; Info     ; Stuck at VCC               ;
; b[3..2] ; Input ; Info     ; Stuck at GND               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "comparador_4bits:G3_cuentn3" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND               ;
; b[1]    ; Input ; Info     ; Stuck at VCC               ;
; b[0]    ; Input ; Info     ; Stuck at GND               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "comparador_4bits:G3_cuentn2" ;
+---------+-------+----------+----------------------------+
; Port    ; Type  ; Severity ; Details                    ;
+---------+-------+----------+----------------------------+
; b[3..1] ; Input ; Info     ; Stuck at GND               ;
; b[0]    ; Input ; Info     ; Stuck at VCC               ;
+---------+-------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "comparador_4bits:G3_cuentn1" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; b    ; Input ; Info     ; Stuck at GND                  ;
+------+-------+----------+-------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "comparador_4bits:G3_oc" ;
+---------+-------+----------+-----------------------+
; Port    ; Type  ; Severity ; Details               ;
+---------+-------+----------+-----------------------+
; a[3..2] ; Input ; Info     ; Stuck at GND          ;
; a[1]    ; Input ; Info     ; Stuck at VCC          ;
; a[0]    ; Input ; Info     ; Stuck at GND          ;
+---------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_hu8" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[1..0]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[13..11] ; Input ; Info     ; Stuck at GND          ;
; b[9..7]   ; Input ; Info     ; Stuck at GND          ;
; b[3..2]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[15]     ; Input ; Info     ; Stuck at GND          ;
; b[14]     ; Input ; Info     ; Stuck at VCC          ;
; b[10]     ; Input ; Info     ; Stuck at VCC          ;
; b[6]      ; Input ; Info     ; Stuck at VCC          ;
; b[5]      ; Input ; Info     ; Stuck at GND          ;
; b[4]      ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_hu7" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[5..3]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..13] ; Input ; Info     ; Stuck at GND          ;
; b[9..6]   ; Input ; Info     ; Stuck at GND          ;
; b[2..0]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[12]     ; Input ; Info     ; Stuck at VCC          ;
; b[11]     ; Input ; Info     ; Stuck at GND          ;
; b[10]     ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_hu6" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[9..8]   ; Input ; Info     ; Stuck at VCC          ;
; b[2..1]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..14] ; Input ; Info     ; Stuck at GND          ;
; b[12..10] ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[13]     ; Input ; Info     ; Stuck at VCC          ;
; b[7]      ; Input ; Info     ; Stuck at GND          ;
; b[6]      ; Input ; Info     ; Stuck at VCC          ;
; b[5]      ; Input ; Info     ; Stuck at GND          ;
; b[4]      ; Input ; Info     ; Stuck at VCC          ;
; b[3]      ; Input ; Info     ; Stuck at GND          ;
; b[0]      ; Input ; Info     ; Stuck at GND          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_hu5" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[8..7]   ; Input ; Info     ; Stuck at VCC          ;
; b[1..0]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..14] ; Input ; Info     ; Stuck at GND          ;
; b[10..9]  ; Input ; Info     ; Stuck at GND          ;
; b[6..2]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[13]     ; Input ; Info     ; Stuck at VCC          ;
; b[12]     ; Input ; Info     ; Stuck at GND          ;
; b[11]     ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_hu4" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[9..8]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..13] ; Input ; Info     ; Stuck at GND          ;
; b[11..10] ; Input ; Info     ; Stuck at GND          ;
; b[5..2]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[12]     ; Input ; Info     ; Stuck at VCC          ;
; b[7]      ; Input ; Info     ; Stuck at GND          ;
; b[6]      ; Input ; Info     ; Stuck at VCC          ;
; b[1]      ; Input ; Info     ; Stuck at VCC          ;
; b[0]      ; Input ; Info     ; Stuck at GND          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_hu3" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[10..9]  ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..14] ; Input ; Info     ; Stuck at GND          ;
; b[12..11] ; Input ; Info     ; Stuck at GND          ;
; b[8..7]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[13]     ; Input ; Info     ; Stuck at VCC          ;
; b[6]      ; Input ; Info     ; Stuck at VCC          ;
; b[5]      ; Input ; Info     ; Stuck at GND          ;
; b[4]      ; Input ; Info     ; Stuck at VCC          ;
; b[3]      ; Input ; Info     ; Stuck at GND          ;
; b[2]      ; Input ; Info     ; Stuck at VCC          ;
; b[1]      ; Input ; Info     ; Stuck at GND          ;
; b[0]      ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_hu2" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[12..11] ; Input ; Info     ; Stuck at VCC          ;
; b[5..4]   ; Input ; Info     ; Stuck at VCC          ;
; b[2..0]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[10..6]  ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[15]     ; Input ; Info     ; Stuck at GND          ;
; b[14]     ; Input ; Info     ; Stuck at VCC          ;
; b[13]     ; Input ; Info     ; Stuck at GND          ;
; b[3]      ; Input ; Info     ; Stuck at GND          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_hu1" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[4..3]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..14] ; Input ; Info     ; Stuck at GND          ;
; b[12..11] ; Input ; Info     ; Stuck at GND          ;
; b[7..5]   ; Input ; Info     ; Stuck at GND          ;
; b[2..1]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[13]     ; Input ; Info     ; Stuck at VCC          ;
; b[10]     ; Input ; Info     ; Stuck at VCC          ;
; b[9]      ; Input ; Info     ; Stuck at GND          ;
; b[8]      ; Input ; Info     ; Stuck at VCC          ;
; b[0]      ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_nu8" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[1..0]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[13..11] ; Input ; Info     ; Stuck at GND          ;
; b[9..7]   ; Input ; Info     ; Stuck at GND          ;
; b[3..2]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[15]     ; Input ; Info     ; Stuck at GND          ;
; b[14]     ; Input ; Info     ; Stuck at VCC          ;
; b[10]     ; Input ; Info     ; Stuck at VCC          ;
; b[6]      ; Input ; Info     ; Stuck at VCC          ;
; b[5]      ; Input ; Info     ; Stuck at GND          ;
; b[4]      ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_nu7" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[5..3]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..13] ; Input ; Info     ; Stuck at GND          ;
; b[9..6]   ; Input ; Info     ; Stuck at GND          ;
; b[2..0]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[12]     ; Input ; Info     ; Stuck at VCC          ;
; b[11]     ; Input ; Info     ; Stuck at GND          ;
; b[10]     ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_nu6" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[9..8]   ; Input ; Info     ; Stuck at VCC          ;
; b[2..1]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..14] ; Input ; Info     ; Stuck at GND          ;
; b[12..10] ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[13]     ; Input ; Info     ; Stuck at VCC          ;
; b[7]      ; Input ; Info     ; Stuck at GND          ;
; b[6]      ; Input ; Info     ; Stuck at VCC          ;
; b[5]      ; Input ; Info     ; Stuck at GND          ;
; b[4]      ; Input ; Info     ; Stuck at VCC          ;
; b[3]      ; Input ; Info     ; Stuck at GND          ;
; b[0]      ; Input ; Info     ; Stuck at GND          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_nu5" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[8..7]   ; Input ; Info     ; Stuck at VCC          ;
; b[1..0]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..14] ; Input ; Info     ; Stuck at GND          ;
; b[10..9]  ; Input ; Info     ; Stuck at GND          ;
; b[6..2]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[13]     ; Input ; Info     ; Stuck at VCC          ;
; b[12]     ; Input ; Info     ; Stuck at GND          ;
; b[11]     ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_nu4" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[9..8]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..13] ; Input ; Info     ; Stuck at GND          ;
; b[11..10] ; Input ; Info     ; Stuck at GND          ;
; b[5..2]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[12]     ; Input ; Info     ; Stuck at VCC          ;
; b[7]      ; Input ; Info     ; Stuck at GND          ;
; b[6]      ; Input ; Info     ; Stuck at VCC          ;
; b[1]      ; Input ; Info     ; Stuck at VCC          ;
; b[0]      ; Input ; Info     ; Stuck at GND          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_nu3" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[10..9]  ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..14] ; Input ; Info     ; Stuck at GND          ;
; b[12..11] ; Input ; Info     ; Stuck at GND          ;
; b[8..7]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[13]     ; Input ; Info     ; Stuck at VCC          ;
; b[6]      ; Input ; Info     ; Stuck at VCC          ;
; b[5]      ; Input ; Info     ; Stuck at GND          ;
; b[4]      ; Input ; Info     ; Stuck at VCC          ;
; b[3]      ; Input ; Info     ; Stuck at GND          ;
; b[2]      ; Input ; Info     ; Stuck at VCC          ;
; b[1]      ; Input ; Info     ; Stuck at GND          ;
; b[0]      ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_nu2" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[12..11] ; Input ; Info     ; Stuck at VCC          ;
; b[5..4]   ; Input ; Info     ; Stuck at VCC          ;
; b[2..0]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[10..6]  ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[15]     ; Input ; Info     ; Stuck at GND          ;
; b[14]     ; Input ; Info     ; Stuck at VCC          ;
; b[13]     ; Input ; Info     ; Stuck at GND          ;
; b[3]      ; Input ; Info     ; Stuck at GND          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "comparador_24bits:G3_nu1" ;
+-----------+-------+----------+-----------------------+
; Port      ; Type  ; Severity ; Details               ;
+-----------+-------+----------+-----------------------+
; b[22..21] ; Input ; Info     ; Stuck at VCC          ;
; b[18..16] ; Input ; Info     ; Stuck at VCC          ;
; b[4..3]   ; Input ; Info     ; Stuck at VCC          ;
; b[20..19] ; Input ; Info     ; Stuck at GND          ;
; b[15..14] ; Input ; Info     ; Stuck at GND          ;
; b[12..11] ; Input ; Info     ; Stuck at GND          ;
; b[7..5]   ; Input ; Info     ; Stuck at GND          ;
; b[2..1]   ; Input ; Info     ; Stuck at GND          ;
; b[23]     ; Input ; Info     ; Stuck at GND          ;
; b[13]     ; Input ; Info     ; Stuck at VCC          ;
; b[10]     ; Input ; Info     ; Stuck at VCC          ;
; b[9]      ; Input ; Info     ; Stuck at GND          ;
; b[8]      ; Input ; Info     ; Stuck at VCC          ;
; b[0]      ; Input ; Info     ; Stuck at VCC          ;
+-----------+-------+----------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CLOCK_DIV_50:G"                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; clock_1mhz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_100khz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_10khz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_1khz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clock_10hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 61                          ;
; cycloneiii_ff         ; 243                         ;
;     CLR               ; 66                          ;
;     ENA CLR           ; 24                          ;
;     SCLR              ; 6                           ;
;     plain             ; 147                         ;
; cycloneiii_lcell_comb ; 766                         ;
;     arith             ; 5                           ;
;         2 data inputs ; 5                           ;
;     normal            ; 761                         ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 213                         ;
;         4 data inputs ; 432                         ;
; cycloneiii_ram_block  ; 192                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 5.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Aug 23 16:28:09 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Call_Center -c Call_Center
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file archivo_componentes.vhd
    Info (12022): Found design unit 1: archivo_componentes File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/archivo_componentes.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file call_center.vhd
    Info (12022): Found design unit 1: Call_Center-uno File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 27
    Info (12023): Found entity 1: Call_Center File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mss_call_center.vhd
    Info (12022): Found design unit 1: MSS_Call_Center-sol File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 24
    Info (12023): Found entity 1: MSS_Call_Center File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 5
Info (12127): Elaborating entity "Call_Center" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal "reset_u1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal "reset_u2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal "reset_u3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal "reset_u4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal "reset_u5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal "reset_u6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal "reset_u7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at Call_Center.vhd(35): used implicit default value for signal "reset_u8" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at Call_Center.vhd(51): used implicit default value for signal "reset_ff_d" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 51
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(54): used explicit default value for signal "cero" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 54
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(55): used explicit default value for signal "uno" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(56): used explicit default value for signal "dos" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 56
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(57): used explicit default value for signal "tres" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 57
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(58): used explicit default value for signal "cuatro" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 58
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(59): used explicit default value for signal "cinco" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at Call_Center.vhd(60): object "CLOCK_1MHz" assigned a value but never read File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 60
Warning (10036): Verilog HDL or VHDL warning at Call_Center.vhd(60): object "CLOCK_100kHz" assigned a value but never read File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 60
Warning (10036): Verilog HDL or VHDL warning at Call_Center.vhd(60): object "CLOCK_10kHz" assigned a value but never read File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 60
Warning (10036): Verilog HDL or VHDL warning at Call_Center.vhd(60): object "CLOCK_1kHz" assigned a value but never read File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 60
Warning (10036): Verilog HDL or VHDL warning at Call_Center.vhd(60): object "CLOCK_10Hz" assigned a value but never read File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 60
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(64): used explicit default value for signal "num_u1" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 64
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(66): used explicit default value for signal "num_u2" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 66
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(68): used explicit default value for signal "num_u3" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 68
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(70): used explicit default value for signal "num_u4" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 70
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(72): used explicit default value for signal "num_u5" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 72
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(74): used explicit default value for signal "num_u6" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 74
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(76): used explicit default value for signal "num_u7" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 76
Warning (10540): VHDL Signal Declaration warning at Call_Center.vhd(78): used explicit default value for signal "num_u8" because signal was never assigned a value File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 78
Warning (12125): Using design file antirebote.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ANTIREBOTE-a File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/antirebote.vhd Line: 12
    Info (12023): Found entity 1: ANTIREBOTE File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/antirebote.vhd Line: 7
Info (12128): Elaborating entity "ANTIREBOTE" for hierarchy "ANTIREBOTE:Gsr_1" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 118
Warning (12125): Using design file clock_div_50.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: CLOCK_DIV_50-a File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/clock_div_50.vhd Line: 18
    Info (12023): Found entity 1: CLOCK_DIV_50 File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/clock_div_50.vhd Line: 6
Info (12128): Elaborating entity "CLOCK_DIV_50" for hierarchy "CLOCK_DIV_50:G" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 134
Warning (12125): Using design file encoder_dec_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: encoder_Dec_BCD-sol File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/encoder_dec_bcd.vhd Line: 11
    Info (12023): Found entity 1: encoder_Dec_BCD File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/encoder_dec_bcd.vhd Line: 5
Info (12128): Elaborating entity "encoder_Dec_BCD" for hierarchy "encoder_Dec_BCD:G0" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 135
Warning (12125): Using design file contador_1_4bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: contador_1_4bits-sol File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/contador_1_4bits.vhd Line: 12
    Info (12023): Found entity 1: contador_1_4bits File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/contador_1_4bits.vhd Line: 5
Info (12128): Elaborating entity "contador_1_4bits" for hierarchy "contador_1_4bits:G1_1" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 136
Warning (10492): VHDL Process Statement warning at contador_1_4bits.vhd(17): signal "reset_cont" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/contador_1_4bits.vhd Line: 17
Warning (12125): Using design file mux_2selector_restador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux_2selector_restador-sol File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_2selector_restador.vhd Line: 12
    Info (12023): Found entity 1: mux_2selector_restador File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_2selector_restador.vhd Line: 4
Info (12128): Elaborating entity "mux_2selector_restador" for hierarchy "mux_2selector_restador:G2_resta_u1" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 157
Warning (10492): VHDL Process Statement warning at mux_2selector_restador.vhd(19): signal "num3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_2selector_restador.vhd Line: 19
Warning (12125): Using design file mux_8s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux_8s-sol File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_8s.vhd Line: 16
    Info (12023): Found entity 1: mux_8s File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_8s.vhd Line: 3
Info (12128): Elaborating entity "mux_8s" for hierarchy "mux_8s:G2_h1" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 165
Warning (12125): Using design file mux_1selector.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: mux_1selector-sol File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_1selector.vhd Line: 11
    Info (12023): Found entity 1: mux_1selector File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/mux_1selector.vhd Line: 4
Info (12128): Elaborating entity "mux_1selector" for hierarchy "mux_1selector:G2_sal_d1" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 166
Warning (12125): Using design file comparador_4bits_menor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: comparador_4bits_menor-situacion File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_4bits_menor.vhd Line: 9
    Info (12023): Found entity 1: comparador_4bits_menor File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_4bits_menor.vhd Line: 4
Info (12128): Elaborating entity "comparador_4bits_menor" for hierarchy "comparador_4bits_menor:G3_h1" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 172
Warning (12125): Using design file comparador_24bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: comparador_24bits-situacion File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_24bits.vhd Line: 9
    Info (12023): Found entity 1: comparador_24bits File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_24bits.vhd Line: 4
Info (12128): Elaborating entity "comparador_24bits" for hierarchy "comparador_24bits:G3_nu1" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 180
Warning (12125): Using design file comparador_4bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: comparador_4bits-situacion File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_4bits.vhd Line: 9
    Info (12023): Found entity 1: comparador_4bits File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/comparador_4bits.vhd Line: 4
Info (12128): Elaborating entity "comparador_4bits" for hierarchy "comparador_4bits:G3_oc" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 196
Warning (12125): Using design file flip_flop_d.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: flip_flop_D-arch File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/flip_flop_d.vhd Line: 10
    Info (12023): Found entity 1: flip_flop_D File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/flip_flop_d.vhd Line: 4
Info (12128): Elaborating entity "flip_flop_D" for hierarchy "flip_flop_D:G4" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 204
Warning (12125): Using design file registro_sostenimiento.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: registro_sostenimiento-sol File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/registro_sostenimiento.vhd Line: 11
    Info (12023): Found entity 1: registro_sostenimiento File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/registro_sostenimiento.vhd Line: 5
Info (12128): Elaborating entity "registro_sostenimiento" for hierarchy "registro_sostenimiento:G12_1" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 212
Warning (12125): Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: RAM-sol File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/ram.vhd Line: 13
    Info (12023): Found entity 1: RAM File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/ram.vhd Line: 5
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:G14_u1" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 218
Info (12128): Elaborating entity "MSS_Call_Center" for hierarchy "MSS_Call_Center:MSS" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/Call_Center.vhd Line: 227
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(104): signal "icuenta0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 104
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(105): signal "icuenta1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 105
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(106): signal "icuenta2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 106
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(107): signal "icuenta3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 107
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(108): signal "icuenta4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 108
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(109): signal "icuenta5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 109
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(128): signal "u1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 128
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(129): signal "u2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 129
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(130): signal "u3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 130
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(131): signal "u4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 131
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(132): signal "u5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 132
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(133): signal "u6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 133
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(134): signal "u7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 134
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(135): signal "u8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 135
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(138): signal "u1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 138
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(139): signal "u2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 139
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(140): signal "u3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 140
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(141): signal "u4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 141
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(142): signal "u5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 142
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(143): signal "u6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 143
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(144): signal "u7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 144
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(145): signal "u8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 145
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(146): signal "Fu_ad1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 146
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(147): signal "Fu_ad2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 147
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(148): signal "Fu_ad3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 148
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(149): signal "Fu_ad4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 149
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(150): signal "Fu_ad5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 150
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(151): signal "Fu_ad6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 151
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(152): signal "Fu_ad7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 152
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(153): signal "Fu_ad8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 153
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(154): signal "u1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 154
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(155): signal "u2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 155
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(156): signal "u3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 156
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(157): signal "u4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 157
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(158): signal "u5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 158
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(159): signal "u6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 159
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(160): signal "u7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 160
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(161): signal "u8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 161
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(162): signal "u1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 162
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(163): signal "u2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 163
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(164): signal "u3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 164
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(165): signal "u4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 165
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(166): signal "u5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 166
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(167): signal "u6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 167
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(168): signal "u7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 168
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(169): signal "u8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 169
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(171): signal "u1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 171
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(172): signal "u2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 172
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(173): signal "u3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 173
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(174): signal "u4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 174
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(175): signal "u5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 175
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(176): signal "u6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 176
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(177): signal "u7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 177
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(178): signal "u8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 178
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(179): signal "u1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 179
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(180): signal "u2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 180
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(181): signal "u3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 181
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(182): signal "u4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 182
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(183): signal "u5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 183
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(184): signal "u6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 184
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(185): signal "u7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 185
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(186): signal "u8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 186
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(188): signal "iusuario1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 188
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(189): signal "iusuario2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 189
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(190): signal "iusuario3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 190
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(191): signal "iusuario4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 191
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(192): signal "iusuario5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 192
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(193): signal "iusuario6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 193
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(194): signal "iusuario7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 194
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(195): signal "iusuario8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 195
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(198): signal "iusuario_ant1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 198
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(199): signal "iusuario_ant2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 199
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(200): signal "iusuario_ant3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 200
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(201): signal "iusuario_ant4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 201
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(202): signal "iusuario_ant5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 202
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(203): signal "iusuario_ant6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 203
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(204): signal "iusuario_ant7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 204
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(205): signal "iusuario_ant8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 205
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(206): signal "iusuario1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 206
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(207): signal "iusuario2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 207
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(208): signal "iusuario3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 208
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(209): signal "iusuario4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 209
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(210): signal "iusuario5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 210
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(211): signal "iusuario6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 211
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(212): signal "iusuario7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 212
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(213): signal "iusuario8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 213
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(216): signal "iusuario_ant1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 216
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(217): signal "iusuario_ant2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 217
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(218): signal "iusuario_ant3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 218
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(219): signal "iusuario_ant4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 219
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(220): signal "iusuario_ant5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 220
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(221): signal "iusuario_ant6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 221
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(222): signal "iusuario_ant7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 222
Warning (10492): VHDL Process Statement warning at MSS_Call_Center.vhd(223): signal "iusuario_ant8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 223
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "incrementa", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "reset_reg", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "cuenta_a_0", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "incremento_u1", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "incremento_u2", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "incremento_u3", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "incremento_u4", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "incremento_u5", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "incremento_u6", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "incremento_u7", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "incremento_u8", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "we_u1", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "we_u2", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "we_u3", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "we_u4", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "we_u5", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "we_u6", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "we_u7", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "we_u8", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "selec_u1", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "selec_u2", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "selec_u3", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "selec_u4", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "selec_u5", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "selec_u6", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "selec_u7", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "selec_u8", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "reset_oc", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "OCUPADO", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "reset_hist", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "disp_select", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "t_a", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "t_b", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "t_c", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "rhist_u1", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "rhist_u2", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "rhist_u3", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "rhist_u4", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "rhist_u5", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "rhist_u6", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "rhist_u7", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "rhist_u8", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "ihist_u1", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "ihist_u2", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "ihist_u3", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "ihist_u4", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "ihist_u5", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "ihist_u6", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "ihist_u7", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "ihist_u8", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "enable_reg", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "clock_ff_d", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "led1", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "led2", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "led3", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "led4", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "led5", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "led6", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "led7", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Warning (10631): VHDL Process Statement warning at MSS_Call_Center.vhd(78): inferring latch(es) for signal or variable "led8", which holds its previous value in one or more paths through the process File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "led8" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "led7" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "led6" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "led5" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "led4" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "led3" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "led2" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "led1" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "clock_ff_d" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "enable_reg[0]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "enable_reg[1]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "enable_reg[2]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "enable_reg[3]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "enable_reg[4]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "enable_reg[5]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "ihist_u8" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "ihist_u7" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "ihist_u6" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "ihist_u5" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "ihist_u4" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "ihist_u3" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "ihist_u2" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "ihist_u1" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "rhist_u8" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "rhist_u7" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "rhist_u6" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "rhist_u5" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "rhist_u4" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "rhist_u3" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "rhist_u2" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "rhist_u1" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "t_c" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "t_b" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "t_a" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "disp_select" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "reset_hist" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "OCUPADO" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "reset_oc" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u8[0]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u8[1]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u7[0]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u7[1]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u6[0]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u6[1]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u5[0]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u5[1]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u4[0]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u4[1]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u3[0]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u3[1]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u2[0]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u2[1]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u1[0]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "selec_u1[1]" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "we_u8" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "we_u7" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "we_u6" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "we_u5" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "we_u4" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "we_u3" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "we_u2" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "we_u1" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "incremento_u8" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "incremento_u7" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "incremento_u6" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "incremento_u5" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "incremento_u4" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "incremento_u3" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "incremento_u2" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "incremento_u1" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "cuenta_a_0" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "reset_reg" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (10041): Inferred latch for "incrementa" at MSS_Call_Center.vhd(78) File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
Info (19000): Inferred 8 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:G14_u1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:G14_u2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:G14_u3|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:G14_u4|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:G14_u5|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:G14_u6|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:G14_u7|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:G14_u8|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "RAM:G14_u1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "RAM:G14_u1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jd41.tdf
    Info (12023): Found entity 1: altsyncram_jd41 File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/db/altsyncram_jd41.tdf Line: 28
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u1[0]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[0]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u2[0]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[0]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u3[0]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[0]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u4[0]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[0]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u6[0]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[0]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u7[0]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[0]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u8[0]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[0]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u1[1]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[1]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u2[1]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[1]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u3[1]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[1]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u4[1]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[1]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u6[1]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[1]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u7[1]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[1]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|selec_u8[1]" merged with LATCH primitive "MSS_Call_Center:MSS|selec_u5[1]" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|rhist_u1" merged with LATCH primitive "MSS_Call_Center:MSS|rhist_u5" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|rhist_u2" merged with LATCH primitive "MSS_Call_Center:MSS|rhist_u5" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|rhist_u3" merged with LATCH primitive "MSS_Call_Center:MSS|rhist_u5" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|rhist_u6" merged with LATCH primitive "MSS_Call_Center:MSS|rhist_u5" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|rhist_u7" merged with LATCH primitive "MSS_Call_Center:MSS|rhist_u5" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
    Info (13026): Duplicate LATCH primitive "MSS_Call_Center:MSS|rhist_u8" merged with LATCH primitive "MSS_Call_Center:MSS|rhist_u5" File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
Warning (13012): Latch MSS_Call_Center:MSS|OCUPADO has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T_oc File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|t_a has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tb File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|t_b has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tb File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|t_c has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 20
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tc File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|disp_select has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T_hist1 File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|led1 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tl File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|clock_ff_d has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Ts File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|led2 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tl File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|led3 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tl File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|led4 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tl File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|led5 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tl File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|led6 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tl File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|led7 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tl File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|led8 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tl File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|reset_reg has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tw File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|enable_reg[0] has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Te File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|we_u5 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tj File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|selec_u5[0] has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tt File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|selec_u5[1] has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T_hist File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|we_u2 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tj File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|we_u1 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tj File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|we_u4 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tj File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|we_u3 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tj File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|we_u7 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tj File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|we_u6 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tj File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|we_u8 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tj File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|enable_reg[1] has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Te File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|enable_reg[2] has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal contador_1_4bits:G1_1|cont[3] File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/contador_1_4bits.vhd Line: 17
Warning (13012): Latch MSS_Call_Center:MSS|enable_reg[3] has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal contador_1_4bits:G1_1|cont[3] File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/contador_1_4bits.vhd Line: 17
Warning (13012): Latch MSS_Call_Center:MSS|enable_reg[4] has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Te File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|enable_reg[5] has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Te File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|incremento_u5 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tk File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|ihist_u5 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T1 File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|rhist_u5 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T_hist File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|incremento_u2 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tk File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|ihist_u2 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T1 File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|incremento_u1 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tk File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|ihist_u1 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T1 File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|incremento_u4 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tk File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|incremento_u3 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tk File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|ihist_u3 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T1 File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|incremento_u7 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tk File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|ihist_u7 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T1 File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|incremento_u6 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tk File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|ihist_u6 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T1 File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|incremento_u8 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tk File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|ihist_u8 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T1 File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|reset_oc has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T_oc File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|incrementa has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Th File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|cuenta_a_0 has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.Tw File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Warning (13012): Latch MSS_Call_Center:MSS|reset_hist has unsafe behavior File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MSS_Call_Center:MSS|y.T_hi File: C:/Users/josea/Desktop/Carlos Neira/Digitales ii/Call Center Proyecto/MSS_Call_Center.vhd Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1114 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 861 logic cells
    Info (21064): Implemented 192 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 300 warnings
    Info: Peak virtual memory: 4838 megabytes
    Info: Processing ended: Thu Aug 23 16:28:37 2018
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:37


