m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/gcallsen/Documents/Projects/FPGA/PPI.IRail.SoC.FPGA/simulation
Eclk_gen
Z1 w1498587153
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/simulation
Z6 8C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd
Z7 FC:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd
l0
L5
VoFlYP_[>9;mQPkCIbb?:Q3
!s100 TV:NWKJRE3m4P0WUjKKgN1
Z8 OW;C;10.5c;63
33
Z9 !s110 1502818691
!i10b 1
Z10 !s108 1502818691.000000
Z11 !s90 -reportprogress|300|-2008|-explicit|-work|postlayout|C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd|
Z12 !s107 C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.vhd|
!i113 1
Z13 o-2008 -explicit -work postlayout -O0
Z14 tExplicit 1 CvgOpt 0
Abehave
R2
R3
R4
DEx4 work 7 clk_gen 0 22 oFlYP_[>9;mQPkCIbb?:Q3
l14
L11
VafoU>=zdTOYL[bYKl;R1T1
!s100 T@OO_dfA07HeV5=cETY0d2
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Em2s010_som
Z15 w1502818674
R3
R4
R5
Z16 8C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/designer/m2s010_som/m2s010_som_ba.vhd
Z17 FC:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/designer/m2s010_som/m2s010_som_ba.vhd
l0
L285
VY_f3IW_iVXF>>`:B>Jb8>0
!s100 >X5G=C9oOXg:N3S1PA@X:2
R8
33
Z18 !s110 1502818689
!i10b 1
Z19 !s108 1502818689.000000
Z20 !s90 -reportprogress|300|-2008|-explicit|-work|postlayout|C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/designer/m2s010_som/m2s010_som_ba.vhd|
Z21 !s107 C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/designer/m2s010_som/m2s010_som_ba.vhd|
!i113 1
R13
R14
Adef_arch
DPx7 verilog 8 vl_types 0 22 bmGnzhS4n>6F^Dki9hX>O3
DEx12 smartfusion2 10 RCOSC_1MHZ 0 22 Dg1SIo80bB@j0V0VzS_@n1
Z22 DEx4 work 14 sdf_iopadn_tri 0 22 j>KW23HUWaz[^L@<Sf1[50
Z23 DEx4 work 14 sdf_iopadp_tri 0 22 DJNM?czWoLjGznEeTnWU92
Z24 DEx4 work 12 sdf_iopad_bi 0 22 VojS1D6d;h>G2CQgDkXoP3
Z25 DEx4 work 12 sdf_iopad_in 0 22 VfA1m3[c2;nf9>zVnfANR3
Z26 DEx4 work 13 sdf_iopad_tri 0 22 jZTCeIJ^BjTcUIK42TKL@3
R3
R4
DEx4 work 10 m2s010_som 0 22 Y_f3IW_iVXF>>`:B>Jb8>0
l17461
L377
V:lH@8DMe99aVf?ol8COPO3
!s100 oanBi>MUeUg27cLDmLZa`1
R8
33
!s110 1502818690
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Ereset_gen
R1
R2
R3
R4
R5
Z27 8C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd
Z28 FC:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd
l0
L6
V]1>N8ZkWG9_V]>[fY2E6c1
!s100 0jRfW2VYR_aXV?WNA0W3E0
R8
33
R9
!i10b 1
R10
Z29 !s90 -reportprogress|300|-2008|-explicit|-work|postlayout|C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd|
Z30 !s107 C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd|
!i113 1
R13
R14
Abehavior
R2
R3
R4
DEx4 work 9 reset_gen 0 22 ]1>N8ZkWG9_V]>[fY2E6c1
l15
L13
V078CB<6YhzdozGMDQ@IV;1
!s100 @N`d4IjGGGkBd7`@DPi6j1
R8
33
R9
!i10b 1
R10
R29
R30
!i113 1
R13
R14
Esdf_iopad_bi
R15
R3
R4
R5
R16
R17
l0
L123
VVojS1D6d;h>G2CQgDkXoP3
!s100 S_8[T7UTS>8GMmjl:V63f2
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Adef_arch
R3
R4
R24
l162
L133
VTm=jOBMVOQUgSzKm<?J]?0
!s100 02hXE0T5l7e@F5ZU<VhVd1
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Esdf_iopad_in
R15
R3
R4
R5
R16
R17
l0
L58
VVfA1m3[c2;nf9>zVnfANR3
!s100 >;JZnn9I4nH[:I27eQb[<0
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Adef_arch
R3
R4
R25
l97
L66
VoOBYY<nV6?8joQL;5IJG63
!s100 mBQ<aJ]YSE[>MMA>N3Xm11
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Esdf_iopad_tri
R15
R3
R4
R5
R16
R17
l0
L9
VjZTCeIJ^BjTcUIK42TKL@3
!s100 Xo]O_zZ8g6l_SlfDNe8W^0
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Adef_arch
R3
R4
R26
l39
L18
Vj72f]YLCVQo_Vag<8N49E2
!s100 zXb[26LLcb[g<QMOa9b^;1
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Esdf_iopadn_tri
R15
R3
R4
R5
R16
R17
l0
L235
Vj>KW23HUWaz[^L@<Sf1[50
!s100 34`gc2FZKN_o@=bAMNCS83
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Adef_arch
R3
R4
R22
l265
L244
VHaAN`RRO7RKO<nYc^5dBg2
!s100 0LGfi?<I46]DNk]nK1_TI2
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Esdf_iopadp_tri
R15
R3
R4
R5
R16
R17
l0
L185
VDJNM?czWoLjGznEeTnWU92
!s100 E]AmmWP^W1Tz1_0h`RRVh0
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Adef_arch
R3
R4
R23
l215
L194
V`Z2gLR`8=HiDSbTL<zgVz2
!s100 :5YGg7f@iTdfa3gQUzm8[1
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Etb_irail
Z31 w1501182156
R3
R4
R5
Z32 8C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/work/TB_iRail/TB_iRail.vhd
Z33 FC:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/work/TB_iRail/TB_iRail.vhd
l0
L17
V;][M<ZYE?Jo@=F1o=:F751
!s100 G_gSD@oV_3L1>=<EbNCDK0
R8
33
R9
!i10b 1
R10
Z34 !s90 -reportprogress|300|-2008|-explicit|-work|postlayout|C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/work/TB_iRail/TB_iRail.vhd|
Z35 !s107 C:/Users/gcallsen/Documents/Projects/FPGA/1v6_Linux_4KLA_Lost_packets081317/component/work/TB_iRail/TB_iRail.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z36 DEx4 work 8 tb_irail 0 22 ;][M<ZYE?Jo@=F1o=:F751
l189
L42
Z37 VUbzd?[dE]dIEMg^MSU6JV2
Z38 !s100 o7NJ]OOM39lTjXO`OJ5o:3
R8
33
R9
!i10b 1
R10
R34
R35
!i113 1
R13
R14
