"use strict";(self.webpackChunkteroshdl_doc=self.webpackChunkteroshdl_doc||[]).push([[6744],{3120:(e,t,o)=>{o.r(t),o.d(t,{assets:()=>c,contentTitle:()=>s,default:()=>u,frontMatter:()=>r,metadata:()=>d,toc:()=>a});var n=o(4848),i=o(8453);const r={description:"Go to parent entity/module parent."},s="Outline",d={id:"guides/editor/outline",title:"Outline",description:"Go to parent entity/module parent.",source:"@site/docs/06-guides/01-editor/08.outline.md",sourceDirName:"06-guides/01-editor",slug:"/guides/editor/outline",permalink:"/terosHDLdoc/docs/guides/editor/outline",draft:!1,unlisted:!1,editUrl:"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/06-guides/01-editor/08.outline.md",tags:[],version:"current",sidebarPosition:8,frontMatter:{description:"Go to parent entity/module parent."},sidebar:"tutorialSidebar",previous:{title:"Stutter mode",permalink:"/terosHDLdoc/docs/guides/editor/shutter_mode"},next:{title:"Name refactoring",permalink:"/terosHDLdoc/docs/guides/editor/refactor"}},c={},a=[];function l(e){const t={h1:"h1",header:"header",img:"img",p:"p",...(0,i.R)(),...e.components};return(0,n.jsxs)(n.Fragment,{children:[(0,n.jsx)(t.header,{children:(0,n.jsx)(t.h1,{id:"outline",children:"Outline"})}),"\n",(0,n.jsx)(t.p,{children:"The Outline view is a separate section in the bottom of the File Explorer. TerosHDL will show the symbol tree of the currently active editor."}),"\n",(0,n.jsxs)("p",{align:"center",children:[(0,n.jsx)("i",{children:"Image 1: SV/Verilog outline "}),(0,n.jsx)(t.p,{children:(0,n.jsx)(t.img,{alt:"Example Problem",src:o(218).A+"",width:"1252",height:"876"})})]}),"\n",(0,n.jsxs)("p",{align:"center",children:[(0,n.jsx)("i",{children:"Image 2: VHDL outline "}),(0,n.jsx)(t.p,{children:(0,n.jsx)(t.img,{alt:"Example Problem",src:o(9992).A+"",width:"1252",height:"876"})})]})]})}function u(e={}){const{wrapper:t}={...(0,i.R)(),...e.components};return t?(0,n.jsx)(t,{...e,children:(0,n.jsx)(l,{...e})}):l(e)}},218:(e,t,o)=>{o.d(t,{A:()=>n});const n=o.p+"assets/images/outline_verilog-67f75ec920cf249b09dba49396d79195.png"},9992:(e,t,o)=>{o.d(t,{A:()=>n});const n=o.p+"assets/images/outline_vhdl-276b24b8edfa485d333a88ce8ac3e55c.png"},8453:(e,t,o)=>{o.d(t,{R:()=>s,x:()=>d});var n=o(6540);const i={},r=n.createContext(i);function s(e){const t=n.useContext(r);return n.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function d(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:s(e.components),n.createElement(r.Provider,{value:t},e.children)}}}]);