vendor_name = ModelSim
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/utils.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/tristate.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/test_memory.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/testbench_week2(2).sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/testbench_week1(1).sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/SLC3_2.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/slc3.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/registers.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/MUX.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/memory_contents.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/Mem2IO.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/lab6_toplevel.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/ISDU.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/HexDriver.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/datapath.sv
source_file = 1, C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab6/db/lab6.cbx.xml
design_name = lab6_toplevel
instance = comp, \Data[0]~output , Data[0]~output, lab6_toplevel, 1
instance = comp, \Data[1]~output , Data[1]~output, lab6_toplevel, 1
instance = comp, \Data[2]~output , Data[2]~output, lab6_toplevel, 1
instance = comp, \Data[3]~output , Data[3]~output, lab6_toplevel, 1
instance = comp, \Data[4]~output , Data[4]~output, lab6_toplevel, 1
instance = comp, \Data[5]~output , Data[5]~output, lab6_toplevel, 1
instance = comp, \Data[6]~output , Data[6]~output, lab6_toplevel, 1
instance = comp, \Data[7]~output , Data[7]~output, lab6_toplevel, 1
instance = comp, \Data[8]~output , Data[8]~output, lab6_toplevel, 1
instance = comp, \Data[9]~output , Data[9]~output, lab6_toplevel, 1
instance = comp, \Data[10]~output , Data[10]~output, lab6_toplevel, 1
instance = comp, \Data[11]~output , Data[11]~output, lab6_toplevel, 1
instance = comp, \Data[12]~output , Data[12]~output, lab6_toplevel, 1
instance = comp, \Data[13]~output , Data[13]~output, lab6_toplevel, 1
instance = comp, \Data[14]~output , Data[14]~output, lab6_toplevel, 1
instance = comp, \Data[15]~output , Data[15]~output, lab6_toplevel, 1
instance = comp, \LED[0]~output , LED[0]~output, lab6_toplevel, 1
instance = comp, \LED[1]~output , LED[1]~output, lab6_toplevel, 1
instance = comp, \LED[2]~output , LED[2]~output, lab6_toplevel, 1
instance = comp, \LED[3]~output , LED[3]~output, lab6_toplevel, 1
instance = comp, \LED[4]~output , LED[4]~output, lab6_toplevel, 1
instance = comp, \LED[5]~output , LED[5]~output, lab6_toplevel, 1
instance = comp, \LED[6]~output , LED[6]~output, lab6_toplevel, 1
instance = comp, \LED[7]~output , LED[7]~output, lab6_toplevel, 1
instance = comp, \LED[8]~output , LED[8]~output, lab6_toplevel, 1
instance = comp, \LED[9]~output , LED[9]~output, lab6_toplevel, 1
instance = comp, \LED[10]~output , LED[10]~output, lab6_toplevel, 1
instance = comp, \LED[11]~output , LED[11]~output, lab6_toplevel, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, lab6_toplevel, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, lab6_toplevel, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, lab6_toplevel, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, lab6_toplevel, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, lab6_toplevel, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, lab6_toplevel, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, lab6_toplevel, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, lab6_toplevel, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, lab6_toplevel, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, lab6_toplevel, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, lab6_toplevel, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, lab6_toplevel, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, lab6_toplevel, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, lab6_toplevel, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, lab6_toplevel, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, lab6_toplevel, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, lab6_toplevel, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, lab6_toplevel, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, lab6_toplevel, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, lab6_toplevel, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, lab6_toplevel, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, lab6_toplevel, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, lab6_toplevel, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, lab6_toplevel, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, lab6_toplevel, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, lab6_toplevel, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, lab6_toplevel, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, lab6_toplevel, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, lab6_toplevel, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, lab6_toplevel, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, lab6_toplevel, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, lab6_toplevel, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, lab6_toplevel, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, lab6_toplevel, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, lab6_toplevel, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, lab6_toplevel, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, lab6_toplevel, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, lab6_toplevel, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, lab6_toplevel, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, lab6_toplevel, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, lab6_toplevel, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, lab6_toplevel, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, lab6_toplevel, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, lab6_toplevel, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, lab6_toplevel, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, lab6_toplevel, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, lab6_toplevel, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, lab6_toplevel, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, lab6_toplevel, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, lab6_toplevel, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, lab6_toplevel, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, lab6_toplevel, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, lab6_toplevel, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, lab6_toplevel, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, lab6_toplevel, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, lab6_toplevel, 1
instance = comp, \CE~output , CE~output, lab6_toplevel, 1
instance = comp, \UB~output , UB~output, lab6_toplevel, 1
instance = comp, \LB~output , LB~output, lab6_toplevel, 1
instance = comp, \OE~output , OE~output, lab6_toplevel, 1
instance = comp, \WE~output , WE~output, lab6_toplevel, 1
instance = comp, \ADDR[0]~output , ADDR[0]~output, lab6_toplevel, 1
instance = comp, \ADDR[1]~output , ADDR[1]~output, lab6_toplevel, 1
instance = comp, \ADDR[2]~output , ADDR[2]~output, lab6_toplevel, 1
instance = comp, \ADDR[3]~output , ADDR[3]~output, lab6_toplevel, 1
instance = comp, \ADDR[4]~output , ADDR[4]~output, lab6_toplevel, 1
instance = comp, \ADDR[5]~output , ADDR[5]~output, lab6_toplevel, 1
instance = comp, \ADDR[6]~output , ADDR[6]~output, lab6_toplevel, 1
instance = comp, \ADDR[7]~output , ADDR[7]~output, lab6_toplevel, 1
instance = comp, \ADDR[8]~output , ADDR[8]~output, lab6_toplevel, 1
instance = comp, \ADDR[9]~output , ADDR[9]~output, lab6_toplevel, 1
instance = comp, \ADDR[10]~output , ADDR[10]~output, lab6_toplevel, 1
instance = comp, \ADDR[11]~output , ADDR[11]~output, lab6_toplevel, 1
instance = comp, \ADDR[12]~output , ADDR[12]~output, lab6_toplevel, 1
instance = comp, \ADDR[13]~output , ADDR[13]~output, lab6_toplevel, 1
instance = comp, \ADDR[14]~output , ADDR[14]~output, lab6_toplevel, 1
instance = comp, \ADDR[15]~output , ADDR[15]~output, lab6_toplevel, 1
instance = comp, \ADDR[16]~output , ADDR[16]~output, lab6_toplevel, 1
instance = comp, \ADDR[17]~output , ADDR[17]~output, lab6_toplevel, 1
instance = comp, \ADDR[18]~output , ADDR[18]~output, lab6_toplevel, 1
instance = comp, \ADDR[19]~output , ADDR[19]~output, lab6_toplevel, 1
instance = comp, \Clk~input , Clk~input, lab6_toplevel, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, lab6_toplevel, 1
instance = comp, \Reset~input , Reset~input, lab6_toplevel, 1
instance = comp, \Continue~input , Continue~input, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~60 , my_slc|state_controller|State~60, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.pause , my_slc|state_controller|State.pause, lab6_toplevel, 1
instance = comp, \Run~input , Run~input, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~59 , my_slc|state_controller|State~59, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.Halted , my_slc|state_controller|State.Halted, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~57 , my_slc|state_controller|State~57, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~58 , my_slc|state_controller|State~58, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_32 , my_slc|state_controller|State.S_32, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~45 , my_slc|state_controller|State~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[3]~0 , my_slc|d0|MAR_reg|data_out[3]~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr20~0 , my_slc|state_controller|WideOr20~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~38 , my_slc|state_controller|State~38, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16 , my_slc|state_controller|State.S_16, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~39 , my_slc|state_controller|State~39, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_1 , my_slc|state_controller|State.S_16_1, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~8 , my_slc|d0|MDR_reg|data_out~8, lab6_toplevel, 1
instance = comp, \S[1]~input , S[1]~input, lab6_toplevel, 1
instance = comp, \Data[1]~input , Data[1]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[1] , my_slc|tr0|Data_read_buffer[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~13 , my_slc|d0|MDR_reg|data_out~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~12 , my_slc|d0|MDR_reg|data_out~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~14 , my_slc|d0|MDR_reg|data_out~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[14]~11 , my_slc|d0|MDR_reg|data_out[14]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[1] , my_slc|d0|MDR_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~49 , my_slc|state_controller|State~49, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~50 , my_slc|state_controller|State~50, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_01 , my_slc|state_controller|State.S_01, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~48 , my_slc|state_controller|State~48, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_09 , my_slc|state_controller|State.S_09, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~51 , my_slc|state_controller|State~51, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_05 , my_slc|state_controller|State.S_05, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr22~1 , my_slc|state_controller|WideOr22~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~55 , my_slc|state_controller|State~55, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_04 , my_slc|state_controller|State.S_04, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[6]~13 , my_slc|d0|bus_mux0|bus[6]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[6]~14 , my_slc|d0|bus_mux0|bus[6]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[0]~16 , my_slc|d0|PC_reg|data_out[0]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[0]~15 , my_slc|d0|bus_mux0|bus[0]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~35 , my_slc|d0|MDR_reg|data_out~35, lab6_toplevel, 1
instance = comp, \S[11]~input , S[11]~input, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Mem_WE~0 , my_slc|state_controller|Mem_WE~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~33 , my_slc|d0|MDR_reg|data_out~33, lab6_toplevel, 1
instance = comp, \Data[11]~input , Data[11]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[11] , my_slc|tr0|Data_read_buffer[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~39 , my_slc|d0|MDR_reg|data_out~39, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~40 , my_slc|d0|MDR_reg|data_out~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[11] , my_slc|d0|MDR_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[0]~17 , my_slc|d0|bus_mux0|bus[0]~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[0]~10 , my_slc|d0|bus_mux0|bus[0]~10, lab6_toplevel, 1
instance = comp, \S[9]~input , S[9]~input, lab6_toplevel, 1
instance = comp, \Data[9]~input , Data[9]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[9] , my_slc|tr0|Data_read_buffer[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~34 , my_slc|d0|MDR_reg|data_out~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~36 , my_slc|d0|MDR_reg|data_out~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[9] , my_slc|d0|MDR_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[1]~20 , my_slc|d0|PC_reg|data_out[1]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[2]~22 , my_slc|d0|PC_reg|data_out[2]~22, lab6_toplevel, 1
instance = comp, \S[8]~input , S[8]~input, lab6_toplevel, 1
instance = comp, \Data[8]~input , Data[8]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[8] , my_slc|tr0|Data_read_buffer[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~31 , my_slc|d0|MDR_reg|data_out~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~52 , my_slc|d0|MDR_reg|data_out~52, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~32 , my_slc|d0|MDR_reg|data_out~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[8] , my_slc|d0|MDR_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr24~0 , my_slc|state_controller|WideOr24~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[15]~103 , my_slc|d0|bus_mux0|bus[15]~103, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[9]~36 , my_slc|d0|PC_reg|data_out[9]~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[10]~38 , my_slc|d0|PC_reg|data_out[10]~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Decoder0~135 , my_slc|d0|regfile0|Decoder0~135, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~11 , my_slc|d0|regfile0|R3~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[0]~1 , my_slc|d0|regfile0|R3[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[10] , my_slc|d0|regfile0|R3[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~51 , my_slc|d0|MDR_reg|data_out~51, lab6_toplevel, 1
instance = comp, \S[7]~input , S[7]~input, lab6_toplevel, 1
instance = comp, \Data[7]~input , Data[7]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[7] , my_slc|tr0|Data_read_buffer[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~29 , my_slc|d0|MDR_reg|data_out~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~30 , my_slc|d0|MDR_reg|data_out~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[7] , my_slc|d0|MDR_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Decoder0~132 , my_slc|d0|regfile0|Decoder0~132, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~8 , my_slc|d0|regfile0|R2~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[4]~1 , my_slc|d0|regfile0|R2[4]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[7] , my_slc|d0|regfile0|R2[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Decoder0~133 , my_slc|d0|regfile0|Decoder0~133, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~8 , my_slc|d0|regfile0|R1~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[6]~1 , my_slc|d0|regfile0|R1[6]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[7] , my_slc|d0|regfile0|R1[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~8 , my_slc|d0|regfile0|R0~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[4]~1 , my_slc|d0|regfile0|R0[4]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[7] , my_slc|d0|regfile0|R0[7], lab6_toplevel, 1
instance = comp, \S[6]~input , S[6]~input, lab6_toplevel, 1
instance = comp, \Data[6]~input , Data[6]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[6] , my_slc|tr0|Data_read_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~27 , my_slc|d0|MDR_reg|data_out~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~26 , my_slc|d0|MDR_reg|data_out~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~28 , my_slc|d0|MDR_reg|data_out~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[6] , my_slc|d0|MDR_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Decoder0~6 , my_slc|d0|regfile0|Decoder0~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Decoder0~3 , my_slc|d0|regfile0|Decoder0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Decoder0~128 , my_slc|d0|regfile0|Decoder0~128, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~7 , my_slc|d0|regfile0|R5~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[5]~1 , my_slc|d0|regfile0|R5[5]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[6] , my_slc|d0|regfile0|R5[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~7 , my_slc|d0|regfile0|R7~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[4]~1 , my_slc|d0|regfile0|R7[4]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[6] , my_slc|d0|regfile0|R7[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Decoder0~130 , my_slc|d0|regfile0|Decoder0~130, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~7 , my_slc|d0|regfile0|R4~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[0]~1 , my_slc|d0|regfile0|R4[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[6] , my_slc|d0|regfile0|R4[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Decoder0~129 , my_slc|d0|regfile0|Decoder0~129, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~7 , my_slc|d0|regfile0|R6~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[12]~1 , my_slc|d0|regfile0|R6[12]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[6] , my_slc|d0|regfile0|R6[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux9~0 , my_slc|d0|regfile0|Mux9~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux9~1 , my_slc|d0|regfile0|Mux9~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~7 , my_slc|d0|regfile0|R3~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[6] , my_slc|d0|regfile0|R3[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~7 , my_slc|d0|regfile0|R2~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[6] , my_slc|d0|regfile0|R2[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~7 , my_slc|d0|regfile0|R1~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[6] , my_slc|d0|regfile0|R1[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~7 , my_slc|d0|regfile0|R0~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[6] , my_slc|d0|regfile0|R0[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux9~2 , my_slc|d0|regfile0|Mux9~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux9~3 , my_slc|d0|regfile0|Mux9~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux9~4 , my_slc|d0|regfile0|Mux9~4, lab6_toplevel, 1
instance = comp, \S[5]~input , S[5]~input, lab6_toplevel, 1
instance = comp, \Data[5]~input , Data[5]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[5] , my_slc|tr0|Data_read_buffer[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~24 , my_slc|d0|MDR_reg|data_out~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~23 , my_slc|d0|MDR_reg|data_out~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~25 , my_slc|d0|MDR_reg|data_out~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[5] , my_slc|d0|MDR_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~6 , my_slc|d0|regfile0|R2~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[5] , my_slc|d0|regfile0|R2[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~6 , my_slc|d0|regfile0|R3~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[5] , my_slc|d0|regfile0|R3[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~6 , my_slc|d0|regfile0|R1~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[5] , my_slc|d0|regfile0|R1[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~6 , my_slc|d0|regfile0|R0~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[5] , my_slc|d0|regfile0|R0[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux10~2 , my_slc|d0|regfile0|Mux10~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux10~3 , my_slc|d0|regfile0|Mux10~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~6 , my_slc|d0|regfile0|R7~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[5] , my_slc|d0|regfile0|R7[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~6 , my_slc|d0|regfile0|R5~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[5] , my_slc|d0|regfile0|R5[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~6 , my_slc|d0|regfile0|R4~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[5] , my_slc|d0|regfile0|R4[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~6 , my_slc|d0|regfile0|R6~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[5] , my_slc|d0|regfile0|R6[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux10~0 , my_slc|d0|regfile0|Mux10~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux10~1 , my_slc|d0|regfile0|Mux10~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux10~4 , my_slc|d0|regfile0|Mux10~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[5]~8 , my_slc|d0|addr1_mux0|addr1[5]~8, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~41 , my_slc|state_controller|State~41, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_21 , my_slc|state_controller|State.S_21, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux10~0 , my_slc|d0|addr2_mux0|Mux10~0, lab6_toplevel, 1
instance = comp, \S[4]~input , S[4]~input, lab6_toplevel, 1
instance = comp, \Data[4]~input , Data[4]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[4] , my_slc|tr0|Data_read_buffer[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~21 , my_slc|d0|MDR_reg|data_out~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~20 , my_slc|d0|MDR_reg|data_out~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~22 , my_slc|d0|MDR_reg|data_out~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[4] , my_slc|d0|MDR_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~11 , my_slc|d0|IR_reg|data_out~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[6]~1 , my_slc|d0|IR_reg|data_out[6]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[4] , my_slc|d0|IR_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux11~0 , my_slc|d0|addr2_mux0|Mux11~0, lab6_toplevel, 1
instance = comp, \S[3]~input , S[3]~input, lab6_toplevel, 1
instance = comp, \Data[3]~input , Data[3]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[3] , my_slc|tr0|Data_read_buffer[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~18 , my_slc|d0|MDR_reg|data_out~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~17 , my_slc|d0|MDR_reg|data_out~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~19 , my_slc|d0|MDR_reg|data_out~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[3] , my_slc|d0|MDR_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~4 , my_slc|d0|regfile0|R5~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[3] , my_slc|d0|regfile0|R5[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~4 , my_slc|d0|regfile0|R7~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[3] , my_slc|d0|regfile0|R7[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~4 , my_slc|d0|regfile0|R6~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[3] , my_slc|d0|regfile0|R6[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~4 , my_slc|d0|regfile0|R4~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[3] , my_slc|d0|regfile0|R4[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux12~0 , my_slc|d0|regfile0|Mux12~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux12~1 , my_slc|d0|regfile0|Mux12~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~4 , my_slc|d0|regfile0|R2~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[3] , my_slc|d0|regfile0|R2[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~4 , my_slc|d0|regfile0|R3~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[3] , my_slc|d0|regfile0|R3[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~4 , my_slc|d0|regfile0|R0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[3] , my_slc|d0|regfile0|R0[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~4 , my_slc|d0|regfile0|R1~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[3] , my_slc|d0|regfile0|R1[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux12~2 , my_slc|d0|regfile0|Mux12~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux12~3 , my_slc|d0|regfile0|Mux12~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux12~4 , my_slc|d0|regfile0|Mux12~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[3]~3 , my_slc|d0|sr2_mux0|ALU_B[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[3]~28 , my_slc|d0|bus_mux0|bus[3]~28, lab6_toplevel, 1
instance = comp, \S[2]~input , S[2]~input, lab6_toplevel, 1
instance = comp, \Data[2]~input , Data[2]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[2] , my_slc|tr0|Data_read_buffer[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~15 , my_slc|d0|MDR_reg|data_out~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~50 , my_slc|d0|MDR_reg|data_out~50, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~16 , my_slc|d0|MDR_reg|data_out~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[2] , my_slc|d0|MDR_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~3 , my_slc|d0|regfile0|R0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[2] , my_slc|d0|regfile0|R0[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~9 , my_slc|d0|IR_reg|data_out~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[2] , my_slc|d0|IR_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[2]~2 , my_slc|d0|sr2_mux0|ALU_B[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[2]~24 , my_slc|d0|bus_mux0|bus[2]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~2 , my_slc|d0|regfile0|R5~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[1] , my_slc|d0|regfile0|R5[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~2 , my_slc|d0|regfile0|R7~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[1] , my_slc|d0|regfile0|R7[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~2 , my_slc|d0|regfile0|R4~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[1] , my_slc|d0|regfile0|R4[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~2 , my_slc|d0|regfile0|R6~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[1] , my_slc|d0|regfile0|R6[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux14~0 , my_slc|d0|regfile0|Mux14~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux14~1 , my_slc|d0|regfile0|Mux14~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~2 , my_slc|d0|regfile0|R3~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[1] , my_slc|d0|regfile0|R3[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~2 , my_slc|d0|regfile0|R2~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[1] , my_slc|d0|regfile0|R2[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~2 , my_slc|d0|regfile0|R1~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[1] , my_slc|d0|regfile0|R1[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~2 , my_slc|d0|regfile0|R0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[1] , my_slc|d0|regfile0|R0[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux14~2 , my_slc|d0|regfile0|Mux14~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux14~3 , my_slc|d0|regfile0|Mux14~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux14~4 , my_slc|d0|regfile0|Mux14~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~8 , my_slc|d0|IR_reg|data_out~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[1] , my_slc|d0|IR_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[1]~1 , my_slc|d0|sr2_mux0|ALU_B[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~0 , my_slc|d0|regfile0|R5~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[0] , my_slc|d0|regfile0|R5[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~0 , my_slc|d0|regfile0|R7~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[0] , my_slc|d0|regfile0|R7[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~0 , my_slc|d0|regfile0|R6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[0] , my_slc|d0|regfile0|R6[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~0 , my_slc|d0|regfile0|R4~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[0] , my_slc|d0|regfile0|R4[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux15~0 , my_slc|d0|regfile0|Mux15~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux15~1 , my_slc|d0|regfile0|Mux15~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~0 , my_slc|d0|regfile0|R2~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[0] , my_slc|d0|regfile0|R2[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~0 , my_slc|d0|regfile0|R3~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[0] , my_slc|d0|regfile0|R3[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~0 , my_slc|d0|regfile0|R1~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[0] , my_slc|d0|regfile0|R1[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux15~2 , my_slc|d0|regfile0|Mux15~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux15~3 , my_slc|d0|regfile0|Mux15~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux15~4 , my_slc|d0|regfile0|Mux15~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~0 , my_slc|d0|alu0|Add0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~2 , my_slc|d0|alu0|Add0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~4 , my_slc|d0|alu0|Add0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[2]~23 , my_slc|d0|bus_mux0|bus[2]~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[2]~25 , my_slc|d0|bus_mux0|bus[2]~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[2]~26 , my_slc|d0|bus_mux0|bus[2]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[2]~27 , my_slc|d0|bus_mux0|bus[2]~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~3 , my_slc|d0|regfile0|R7~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[2] , my_slc|d0|regfile0|R7[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~3 , my_slc|d0|regfile0|R5~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[2] , my_slc|d0|regfile0|R5[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~3 , my_slc|d0|regfile0|R4~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[2] , my_slc|d0|regfile0|R4[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~3 , my_slc|d0|regfile0|R6~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[2] , my_slc|d0|regfile0|R6[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux13~0 , my_slc|d0|regfile0|Mux13~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux13~1 , my_slc|d0|regfile0|Mux13~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~3 , my_slc|d0|regfile0|R2~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[2] , my_slc|d0|regfile0|R2[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~3 , my_slc|d0|regfile0|R1~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[2] , my_slc|d0|regfile0|R1[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~3 , my_slc|d0|regfile0|R3~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[2] , my_slc|d0|regfile0|R3[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux13~2 , my_slc|d0|regfile0|Mux13~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux13~3 , my_slc|d0|regfile0|Mux13~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux13~4 , my_slc|d0|regfile0|Mux13~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~6 , my_slc|d0|alu0|Add0~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[3]~105 , my_slc|d0|bus_mux0|bus[3]~105, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[3]~29 , my_slc|d0|bus_mux0|bus[3]~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[3]~6 , my_slc|d0|addr1_mux0|addr1[3]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux13~0 , my_slc|d0|addr2_mux0|Mux13~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux14~0 , my_slc|d0|addr2_mux0|Mux14~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[1]~2 , my_slc|d0|addr1_mux0|addr1[1]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[1]~3 , my_slc|d0|addr1_mux0|addr1[1]~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[0]~0 , my_slc|d0|addr1_mux0|addr1[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[0]~1 , my_slc|d0|addr1_mux0|addr1[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[0]~0 , my_slc|d0|adder16|sum[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[1]~2 , my_slc|d0|adder16|sum[1]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[2]~4 , my_slc|d0|adder16|sum[2]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[3]~6 , my_slc|d0|adder16|sum[3]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[3]~30 , my_slc|d0|bus_mux0|bus[3]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[3]~31 , my_slc|d0|bus_mux0|bus[3]~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~10 , my_slc|d0|IR_reg|data_out~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[3] , my_slc|d0|IR_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux12~0 , my_slc|d0|addr2_mux0|Mux12~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[4]~8 , my_slc|d0|adder16|sum[4]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[4]~35 , my_slc|d0|bus_mux0|bus[4]~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~5 , my_slc|d0|regfile0|R0~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[4] , my_slc|d0|regfile0|R0[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[4]~4 , my_slc|d0|sr2_mux0|ALU_B[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[4]~33 , my_slc|d0|bus_mux0|bus[4]~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~8 , my_slc|d0|alu0|Add0~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[4]~32 , my_slc|d0|bus_mux0|bus[4]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[4]~34 , my_slc|d0|bus_mux0|bus[4]~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[4]~36 , my_slc|d0|bus_mux0|bus[4]~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~5 , my_slc|d0|regfile0|R5~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[4] , my_slc|d0|regfile0|R5[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~5 , my_slc|d0|regfile0|R7~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[4] , my_slc|d0|regfile0|R7[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~5 , my_slc|d0|regfile0|R4~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[4] , my_slc|d0|regfile0|R4[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~5 , my_slc|d0|regfile0|R6~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[4] , my_slc|d0|regfile0|R6[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux11~0 , my_slc|d0|regfile0|Mux11~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux11~1 , my_slc|d0|regfile0|Mux11~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~5 , my_slc|d0|regfile0|R3~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[4] , my_slc|d0|regfile0|R3[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~5 , my_slc|d0|regfile0|R2~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[4] , my_slc|d0|regfile0|R2[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~5 , my_slc|d0|regfile0|R1~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[4] , my_slc|d0|regfile0|R1[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux11~2 , my_slc|d0|regfile0|Mux11~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux11~3 , my_slc|d0|regfile0|Mux11~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux11~4 , my_slc|d0|regfile0|Mux11~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[4]~7 , my_slc|d0|addr1_mux0|addr1[4]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[5]~10 , my_slc|d0|adder16|sum[5]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[5]~40 , my_slc|d0|bus_mux0|bus[5]~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[5]~5 , my_slc|d0|sr2_mux0|ALU_B[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[5]~37 , my_slc|d0|bus_mux0|bus[5]~37, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~10 , my_slc|d0|alu0|Add0~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[5]~38 , my_slc|d0|bus_mux0|bus[5]~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[5]~39 , my_slc|d0|bus_mux0|bus[5]~39, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[5]~41 , my_slc|d0|bus_mux0|bus[5]~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~12 , my_slc|d0|IR_reg|data_out~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[5] , my_slc|d0|IR_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|SR2MUX~0 , my_slc|state_controller|SR2MUX~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[6]~6 , my_slc|d0|sr2_mux0|ALU_B[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[6]~42 , my_slc|d0|bus_mux0|bus[6]~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~12 , my_slc|d0|alu0|Add0~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[6]~106 , my_slc|d0|bus_mux0|bus[6]~106, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[6]~43 , my_slc|d0|bus_mux0|bus[6]~43, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux9~0 , my_slc|d0|addr2_mux0|Mux9~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux9~1 , my_slc|d0|addr2_mux0|Mux9~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[6]~9 , my_slc|d0|addr1_mux0|addr1[6]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[6]~12 , my_slc|d0|adder16|sum[6]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[6]~44 , my_slc|d0|bus_mux0|bus[6]~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[6]~45 , my_slc|d0|bus_mux0|bus[6]~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~3 , my_slc|d0|IR_reg|data_out~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[6] , my_slc|d0|IR_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|sr1_mux0|SR1[0]~0 , my_slc|d0|sr1_mux0|SR1[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux8~2 , my_slc|d0|regfile0|Mux8~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~8 , my_slc|d0|regfile0|R3~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[7] , my_slc|d0|regfile0|R3[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux8~3 , my_slc|d0|regfile0|Mux8~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~8 , my_slc|d0|regfile0|R5~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[7] , my_slc|d0|regfile0|R5[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~8 , my_slc|d0|regfile0|R7~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[7] , my_slc|d0|regfile0|R7[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~8 , my_slc|d0|regfile0|R4~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[7] , my_slc|d0|regfile0|R4[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~8 , my_slc|d0|regfile0|R6~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[7] , my_slc|d0|regfile0|R6[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux8~0 , my_slc|d0|regfile0|Mux8~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux8~1 , my_slc|d0|regfile0|Mux8~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux8~4 , my_slc|d0|regfile0|Mux8~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[7]~7 , my_slc|d0|sr2_mux0|ALU_B[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[7]~46 , my_slc|d0|bus_mux0|bus[7]~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~14 , my_slc|d0|alu0|Add0~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[7]~107 , my_slc|d0|bus_mux0|bus[7]~107, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[7]~47 , my_slc|d0|bus_mux0|bus[7]~47, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[7]~10 , my_slc|d0|addr1_mux0|addr1[7]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux8~0 , my_slc|d0|addr2_mux0|Mux8~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[7]~14 , my_slc|d0|adder16|sum[7]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[7]~48 , my_slc|d0|bus_mux0|bus[7]~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[7]~49 , my_slc|d0|bus_mux0|bus[7]~49, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~5 , my_slc|d0|IR_reg|data_out~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[7] , my_slc|d0|IR_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|sr1_mux0|SR1[1]~1 , my_slc|d0|sr1_mux0|SR1[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~11 , my_slc|d0|regfile0|R2~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[10] , my_slc|d0|regfile0|R2[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~11 , my_slc|d0|regfile0|R0~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[10] , my_slc|d0|regfile0|R0[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~11 , my_slc|d0|regfile0|R1~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[10] , my_slc|d0|regfile0|R1[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux5~2 , my_slc|d0|regfile0|Mux5~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux5~3 , my_slc|d0|regfile0|Mux5~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~11 , my_slc|d0|regfile0|R5~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[10] , my_slc|d0|regfile0|R5[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~11 , my_slc|d0|regfile0|R7~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[10] , my_slc|d0|regfile0|R7[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~11 , my_slc|d0|regfile0|R6~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[10] , my_slc|d0|regfile0|R6[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~11 , my_slc|d0|regfile0|R4~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[10] , my_slc|d0|regfile0|R4[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux5~0 , my_slc|d0|regfile0|Mux5~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux5~1 , my_slc|d0|regfile0|Mux5~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux5~4 , my_slc|d0|regfile0|Mux5~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[10]~13 , my_slc|d0|addr1_mux0|addr1[10]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~10 , my_slc|d0|regfile0|R2~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[9] , my_slc|d0|regfile0|R2[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~10 , my_slc|d0|regfile0|R3~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[9] , my_slc|d0|regfile0|R3[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~10 , my_slc|d0|regfile0|R1~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[9] , my_slc|d0|regfile0|R1[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~10 , my_slc|d0|regfile0|R0~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[9] , my_slc|d0|regfile0|R0[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux6~2 , my_slc|d0|regfile0|Mux6~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux6~3 , my_slc|d0|regfile0|Mux6~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~10 , my_slc|d0|regfile0|R5~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[9] , my_slc|d0|regfile0|R5[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~10 , my_slc|d0|regfile0|R7~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[9] , my_slc|d0|regfile0|R7[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~10 , my_slc|d0|regfile0|R6~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[9] , my_slc|d0|regfile0|R6[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~10 , my_slc|d0|regfile0|R4~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[9] , my_slc|d0|regfile0|R4[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux6~0 , my_slc|d0|regfile0|Mux6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux6~1 , my_slc|d0|regfile0|Mux6~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux6~4 , my_slc|d0|regfile0|Mux6~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[9]~12 , my_slc|d0|addr1_mux0|addr1[9]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux6~0 , my_slc|d0|addr2_mux0|Mux6~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux6~1 , my_slc|d0|addr2_mux0|Mux6~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~9 , my_slc|d0|regfile0|R7~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[8] , my_slc|d0|regfile0|R7[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~9 , my_slc|d0|regfile0|R5~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[8] , my_slc|d0|regfile0|R5[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~9 , my_slc|d0|regfile0|R6~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[8] , my_slc|d0|regfile0|R6[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~9 , my_slc|d0|regfile0|R4~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[8] , my_slc|d0|regfile0|R4[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux7~0 , my_slc|d0|regfile0|Mux7~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux7~1 , my_slc|d0|regfile0|Mux7~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~9 , my_slc|d0|regfile0|R3~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[8] , my_slc|d0|regfile0|R3[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~9 , my_slc|d0|regfile0|R2~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[8] , my_slc|d0|regfile0|R2[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~9 , my_slc|d0|regfile0|R0~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[8] , my_slc|d0|regfile0|R0[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~9 , my_slc|d0|regfile0|R1~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[8] , my_slc|d0|regfile0|R1[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux7~2 , my_slc|d0|regfile0|Mux7~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux7~3 , my_slc|d0|regfile0|Mux7~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux7~4 , my_slc|d0|regfile0|Mux7~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[8]~11 , my_slc|d0|addr1_mux0|addr1[8]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[8]~16 , my_slc|d0|adder16|sum[8]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[9]~18 , my_slc|d0|adder16|sum[9]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[10]~20 , my_slc|d0|adder16|sum[10]~20, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~47 , my_slc|state_controller|State~47, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_20 , my_slc|state_controller|State.S_20, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[9]~18 , my_slc|d0|PC_reg|data_out[9]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[9]~19 , my_slc|d0|PC_reg|data_out[9]~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[10] , my_slc|d0|PC_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[11]~40 , my_slc|d0|PC_reg|data_out[11]~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~12 , my_slc|d0|regfile0|R2~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[11] , my_slc|d0|regfile0|R2[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~12 , my_slc|d0|regfile0|R3~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[11] , my_slc|d0|regfile0|R3[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~12 , my_slc|d0|regfile0|R1~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[11] , my_slc|d0|regfile0|R1[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~12 , my_slc|d0|regfile0|R0~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[11] , my_slc|d0|regfile0|R0[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux4~2 , my_slc|d0|regfile0|Mux4~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux4~3 , my_slc|d0|regfile0|Mux4~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux4~4 , my_slc|d0|regfile0|Mux4~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[11]~14 , my_slc|d0|addr1_mux0|addr1[11]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[11]~22 , my_slc|d0|adder16|sum[11]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[11] , my_slc|d0|PC_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[12]~42 , my_slc|d0|PC_reg|data_out[12]~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[12] , my_slc|d0|PC_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~13 , my_slc|d0|regfile0|R2~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[12] , my_slc|d0|regfile0|R2[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~13 , my_slc|d0|regfile0|R3~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[12] , my_slc|d0|regfile0|R3[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~13 , my_slc|d0|regfile0|R1~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[12] , my_slc|d0|regfile0|R1[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~13 , my_slc|d0|regfile0|R0~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[12] , my_slc|d0|regfile0|R0[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux3~2 , my_slc|d0|regfile0|Mux3~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux3~3 , my_slc|d0|regfile0|Mux3~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~13 , my_slc|d0|regfile0|R7~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[12] , my_slc|d0|regfile0|R7[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~13 , my_slc|d0|regfile0|R5~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[12] , my_slc|d0|regfile0|R5[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~13 , my_slc|d0|regfile0|R6~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[12] , my_slc|d0|regfile0|R6[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~13 , my_slc|d0|regfile0|R4~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[12] , my_slc|d0|regfile0|R4[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux3~0 , my_slc|d0|regfile0|Mux3~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux3~1 , my_slc|d0|regfile0|Mux3~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux3~4 , my_slc|d0|regfile0|Mux3~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[12]~15 , my_slc|d0|addr1_mux0|addr1[12]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[12]~24 , my_slc|d0|adder16|sum[12]~24, lab6_toplevel, 1
instance = comp, \S[12]~input , S[12]~input, lab6_toplevel, 1
instance = comp, \Data[12]~input , Data[12]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[12] , my_slc|tr0|Data_read_buffer[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~41 , my_slc|d0|MDR_reg|data_out~41, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~42 , my_slc|d0|MDR_reg|data_out~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[12] , my_slc|d0|MDR_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[12]~79 , my_slc|d0|bus_mux0|bus[12]~79, lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[12]~12 , my_slc|d0|sr2_mux0|ALU_B[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[12]~73 , my_slc|d0|bus_mux0|bus[12]~73, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[12]~74 , my_slc|d0|bus_mux0|bus[12]~74, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[12]~72 , my_slc|d0|bus_mux0|bus[12]~72, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[12]~75 , my_slc|d0|bus_mux0|bus[12]~75, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[12]~76 , my_slc|d0|bus_mux0|bus[12]~76, lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[11]~11 , my_slc|d0|sr2_mux0|ALU_B[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[10]~10 , my_slc|d0|sr2_mux0|ALU_B[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[9]~9 , my_slc|d0|sr2_mux0|ALU_B[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[8]~8 , my_slc|d0|sr2_mux0|ALU_B[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~16 , my_slc|d0|alu0|Add0~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~18 , my_slc|d0|alu0|Add0~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~20 , my_slc|d0|alu0|Add0~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~22 , my_slc|d0|alu0|Add0~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~24 , my_slc|d0|alu0|Add0~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[12]~77 , my_slc|d0|bus_mux0|bus[12]~77, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[12]~78 , my_slc|d0|bus_mux0|bus[12]~78, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[12]~80 , my_slc|d0|bus_mux0|bus[12]~80, lab6_toplevel, 1
instance = comp, \my_slc|d0|logic_nzp0|Equal0~5 , my_slc|d0|logic_nzp0|Equal0~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|logic_nzp0|Equal0~1 , my_slc|d0|logic_nzp0|Equal0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|logic_nzp0|Equal0~0 , my_slc|d0|logic_nzp0|Equal0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|logic_nzp0|Equal0~2 , my_slc|d0|logic_nzp0|Equal0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|logic_nzp0|Equal0~3 , my_slc|d0|logic_nzp0|Equal0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|logic_nzp0|Equal0~4 , my_slc|d0|logic_nzp0|Equal0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp|data_out~0 , my_slc|d0|nzp|data_out~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp|data_out[0]~1 , my_slc|d0|nzp|data_out[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp|data_out[0] , my_slc|d0|nzp|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|data_out~1 , my_slc|d0|ben|data_out~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp|data_out~2 , my_slc|d0|nzp|data_out~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|logic_nzp0|Equal0~6 , my_slc|d0|logic_nzp0|Equal0~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|logic_nzp0|Equal0~7 , my_slc|d0|logic_nzp0|Equal0~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp|data_out~3 , my_slc|d0|nzp|data_out~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp|data_out[1] , my_slc|d0|nzp|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp|data_out~4 , my_slc|d0|nzp|data_out~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|nzp|data_out[2] , my_slc|d0|nzp|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|data_out~2 , my_slc|d0|ben|data_out~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|data_out~0 , my_slc|d0|ben|data_out~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|data_out~3 , my_slc|d0|ben|data_out~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|ben|data_out[0] , my_slc|d0|ben|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~40 , my_slc|state_controller|State~40, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_22 , my_slc|state_controller|State.S_22, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux7~0 , my_slc|d0|addr2_mux0|Mux7~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[8]~53 , my_slc|d0|bus_mux0|bus[8]~53, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[8]~50 , my_slc|d0|bus_mux0|bus[8]~50, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[8]~51 , my_slc|d0|bus_mux0|bus[8]~51, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[8]~52 , my_slc|d0|bus_mux0|bus[8]~52, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[8]~54 , my_slc|d0|bus_mux0|bus[8]~54, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~7 , my_slc|d0|IR_reg|data_out~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[8] , my_slc|d0|IR_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|sr1_mux0|SR1[2]~2 , my_slc|d0|sr1_mux0|SR1[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[2]~4 , my_slc|d0|addr1_mux0|addr1[2]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[2]~5 , my_slc|d0|addr1_mux0|addr1[2]~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[2] , my_slc|d0|PC_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[3]~24 , my_slc|d0|PC_reg|data_out[3]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[3] , my_slc|d0|PC_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[4]~26 , my_slc|d0|PC_reg|data_out[4]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[4] , my_slc|d0|PC_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[5]~28 , my_slc|d0|PC_reg|data_out[5]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[5] , my_slc|d0|PC_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[6]~30 , my_slc|d0|PC_reg|data_out[6]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[6] , my_slc|d0|PC_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[7]~32 , my_slc|d0|PC_reg|data_out[7]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[7] , my_slc|d0|PC_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[8]~34 , my_slc|d0|PC_reg|data_out[8]~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[8] , my_slc|d0|PC_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[9] , my_slc|d0|PC_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[9]~58 , my_slc|d0|bus_mux0|bus[9]~58, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[9]~55 , my_slc|d0|bus_mux0|bus[9]~55, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[9]~56 , my_slc|d0|bus_mux0|bus[9]~56, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[9]~57 , my_slc|d0|bus_mux0|bus[9]~57, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[9]~59 , my_slc|d0|bus_mux0|bus[9]~59, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~2 , my_slc|d0|IR_reg|data_out~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[9] , my_slc|d0|IR_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Decoder0~131 , my_slc|d0|regfile0|Decoder0~131, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~12 , my_slc|d0|regfile0|R7~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[11] , my_slc|d0|regfile0|R7[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~12 , my_slc|d0|regfile0|R5~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[11] , my_slc|d0|regfile0|R5[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~12 , my_slc|d0|regfile0|R6~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[11] , my_slc|d0|regfile0|R6[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~12 , my_slc|d0|regfile0|R4~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[11] , my_slc|d0|regfile0|R4[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux4~0 , my_slc|d0|regfile0|Mux4~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux4~1 , my_slc|d0|regfile0|Mux4~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[11]~66 , my_slc|d0|bus_mux0|bus[11]~66, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[11]~67 , my_slc|d0|bus_mux0|bus[11]~67, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[11]~68 , my_slc|d0|bus_mux0|bus[11]~68, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[11]~69 , my_slc|d0|bus_mux0|bus[11]~69, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[11]~70 , my_slc|d0|bus_mux0|bus[11]~70, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[11]~71 , my_slc|d0|bus_mux0|bus[11]~71, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~6 , my_slc|d0|IR_reg|data_out~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[11] , my_slc|d0|IR_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Decoder0~67 , my_slc|d0|regfile0|Decoder0~67, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Decoder0~134 , my_slc|d0|regfile0|Decoder0~134, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~0 , my_slc|d0|regfile0|R0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[0] , my_slc|d0|regfile0|R0[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[0]~0 , my_slc|d0|sr2_mux0|ALU_B[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[0]~9 , my_slc|d0|bus_mux0|bus[0]~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[0]~8 , my_slc|d0|bus_mux0|bus[0]~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[0]~11 , my_slc|d0|bus_mux0|bus[0]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[0]~16 , my_slc|d0|bus_mux0|bus[0]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~0 , my_slc|d0|IR_reg|data_out~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[0] , my_slc|d0|IR_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux15~0 , my_slc|d0|addr2_mux0|Mux15~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[0] , my_slc|d0|PC_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[1] , my_slc|d0|PC_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[1]~21 , my_slc|d0|bus_mux0|bus[1]~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[1]~18 , my_slc|d0|bus_mux0|bus[1]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[1]~19 , my_slc|d0|bus_mux0|bus[1]~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[1]~20 , my_slc|d0|bus_mux0|bus[1]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[1]~22 , my_slc|d0|bus_mux0|bus[1]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~3 , my_slc|d0|MAR_reg|data_out~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[3]~2 , my_slc|d0|MAR_reg|data_out[3]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[1] , my_slc|d0|MAR_reg|data_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~4 , my_slc|d0|MAR_reg|data_out~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[2] , my_slc|d0|MAR_reg|data_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~5 , my_slc|d0|MAR_reg|data_out~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[3] , my_slc|d0|MAR_reg|data_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~1 , my_slc|d0|MAR_reg|data_out~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[0] , my_slc|d0|MAR_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~0 , my_slc|memory_subsystem|Equal0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~8 , my_slc|d0|MAR_reg|data_out~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[6] , my_slc|d0|MAR_reg|data_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~6 , my_slc|d0|MAR_reg|data_out~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[4] , my_slc|d0|MAR_reg|data_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~7 , my_slc|d0|MAR_reg|data_out~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[5] , my_slc|d0|MAR_reg|data_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~9 , my_slc|d0|MAR_reg|data_out~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[7] , my_slc|d0|MAR_reg|data_out[7], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~1 , my_slc|memory_subsystem|Equal0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~11 , my_slc|d0|MAR_reg|data_out~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[9] , my_slc|d0|MAR_reg|data_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~10 , my_slc|d0|MAR_reg|data_out~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[8] , my_slc|d0|MAR_reg|data_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~13 , my_slc|d0|MAR_reg|data_out~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[11] , my_slc|d0|MAR_reg|data_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~12 , my_slc|d0|MAR_reg|data_out~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[10] , my_slc|d0|MAR_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~2 , my_slc|memory_subsystem|Equal0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~16 , my_slc|d0|MAR_reg|data_out~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[14] , my_slc|d0|MAR_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~15 , my_slc|d0|MAR_reg|data_out~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[13] , my_slc|d0|MAR_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~14 , my_slc|d0|MAR_reg|data_out~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[12] , my_slc|d0|MAR_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out~17 , my_slc|d0|MAR_reg|data_out~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_reg|data_out[15] , my_slc|d0|MAR_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~3 , my_slc|memory_subsystem|Equal0~3, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~4 , my_slc|memory_subsystem|Equal0~4, lab6_toplevel, 1
instance = comp, \S[10]~input , S[10]~input, lab6_toplevel, 1
instance = comp, \Data[10]~input , Data[10]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[10] , my_slc|tr0|Data_read_buffer[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~37 , my_slc|d0|MDR_reg|data_out~37, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~38 , my_slc|d0|MDR_reg|data_out~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[10] , my_slc|d0|MDR_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[10]~61 , my_slc|d0|bus_mux0|bus[10]~61, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[10]~62 , my_slc|d0|bus_mux0|bus[10]~62, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[10]~60 , my_slc|d0|bus_mux0|bus[10]~60, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[10]~63 , my_slc|d0|bus_mux0|bus[10]~63, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[10]~64 , my_slc|d0|bus_mux0|bus[10]~64, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[10]~65 , my_slc|d0|bus_mux0|bus[10]~65, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~4 , my_slc|d0|IR_reg|data_out~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[10] , my_slc|d0|IR_reg|data_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux0~0 , my_slc|d0|addr2_mux0|Mux0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr2_mux0|Mux0~1 , my_slc|d0|addr2_mux0|Mux0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[13]~44 , my_slc|d0|PC_reg|data_out[13]~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[13] , my_slc|d0|PC_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[14]~46 , my_slc|d0|PC_reg|data_out[14]~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~15 , my_slc|d0|regfile0|R3~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[14] , my_slc|d0|regfile0|R3[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~15 , my_slc|d0|regfile0|R2~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[14] , my_slc|d0|regfile0|R2[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~15 , my_slc|d0|regfile0|R1~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[14] , my_slc|d0|regfile0|R1[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~15 , my_slc|d0|regfile0|R0~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[14] , my_slc|d0|regfile0|R0[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux1~2 , my_slc|d0|regfile0|Mux1~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux1~3 , my_slc|d0|regfile0|Mux1~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~15 , my_slc|d0|regfile0|R7~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[14] , my_slc|d0|regfile0|R7[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~15 , my_slc|d0|regfile0|R5~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[14] , my_slc|d0|regfile0|R5[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~15 , my_slc|d0|regfile0|R6~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[14] , my_slc|d0|regfile0|R6[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~15 , my_slc|d0|regfile0|R4~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[14] , my_slc|d0|regfile0|R4[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux1~0 , my_slc|d0|regfile0|Mux1~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux1~1 , my_slc|d0|regfile0|Mux1~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux1~4 , my_slc|d0|regfile0|Mux1~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[14]~17 , my_slc|d0|addr1_mux0|addr1[14]~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[13]~26 , my_slc|d0|adder16|sum[13]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[14]~28 , my_slc|d0|adder16|sum[14]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[14] , my_slc|d0|PC_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[15]~48 , my_slc|d0|PC_reg|data_out[15]~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_reg|data_out[15] , my_slc|d0|PC_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~16 , my_slc|d0|regfile0|R2~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[15] , my_slc|d0|regfile0|R2[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~16 , my_slc|d0|regfile0|R3~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[15] , my_slc|d0|regfile0|R3[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~16 , my_slc|d0|regfile0|R0~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[15] , my_slc|d0|regfile0|R0[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~16 , my_slc|d0|regfile0|R1~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[15] , my_slc|d0|regfile0|R1[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux0~2 , my_slc|d0|regfile0|Mux0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux0~3 , my_slc|d0|regfile0|Mux0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~16 , my_slc|d0|regfile0|R5~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[15] , my_slc|d0|regfile0|R5[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~16 , my_slc|d0|regfile0|R4~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[15] , my_slc|d0|regfile0|R4[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~16 , my_slc|d0|regfile0|R6~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[15] , my_slc|d0|regfile0|R6[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux0~0 , my_slc|d0|regfile0|Mux0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~16 , my_slc|d0|regfile0|R7~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[15] , my_slc|d0|regfile0|R7[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux0~1 , my_slc|d0|regfile0|Mux0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux0~4 , my_slc|d0|regfile0|Mux0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[15]~18 , my_slc|d0|addr1_mux0|addr1[15]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|adder16|sum[15]~30 , my_slc|d0|adder16|sum[15]~30, lab6_toplevel, 1
instance = comp, \S[15]~input , S[15]~input, lab6_toplevel, 1
instance = comp, \Data[15]~input , Data[15]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[15] , my_slc|tr0|Data_read_buffer[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~47 , my_slc|d0|MDR_reg|data_out~47, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~48 , my_slc|d0|MDR_reg|data_out~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[15] , my_slc|d0|MDR_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[15]~97 , my_slc|d0|bus_mux0|bus[15]~97, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[15]~98 , my_slc|d0|bus_mux0|bus[15]~98, lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[15]~15 , my_slc|d0|sr2_mux0|ALU_B[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[15]~99 , my_slc|d0|bus_mux0|bus[15]~99, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[15]~100 , my_slc|d0|bus_mux0|bus[15]~100, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[15]~101 , my_slc|d0|bus_mux0|bus[15]~101, lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[14]~14 , my_slc|d0|sr2_mux0|ALU_B[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0~14 , my_slc|d0|regfile0|R0~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R0[13] , my_slc|d0|regfile0|R0[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|sr2_mux0|ALU_B[13]~13 , my_slc|d0|sr2_mux0|ALU_B[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7~14 , my_slc|d0|regfile0|R7~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R7[13] , my_slc|d0|regfile0|R7[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5~14 , my_slc|d0|regfile0|R5~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R5[13] , my_slc|d0|regfile0|R5[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4~14 , my_slc|d0|regfile0|R4~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R4[13] , my_slc|d0|regfile0|R4[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6~14 , my_slc|d0|regfile0|R6~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R6[13] , my_slc|d0|regfile0|R6[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux2~0 , my_slc|d0|regfile0|Mux2~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux2~1 , my_slc|d0|regfile0|Mux2~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2~14 , my_slc|d0|regfile0|R2~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R2[13] , my_slc|d0|regfile0|R2[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3~14 , my_slc|d0|regfile0|R3~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R3[13] , my_slc|d0|regfile0|R3[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1~14 , my_slc|d0|regfile0|R1~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|R1[13] , my_slc|d0|regfile0|R1[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux2~2 , my_slc|d0|regfile0|Mux2~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux2~3 , my_slc|d0|regfile0|Mux2~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|regfile0|Mux2~4 , my_slc|d0|regfile0|Mux2~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~26 , my_slc|d0|alu0|Add0~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~28 , my_slc|d0|alu0|Add0~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|alu0|Add0~30 , my_slc|d0|alu0|Add0~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[15]~108 , my_slc|d0|bus_mux0|bus[15]~108, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[15]~109 , my_slc|d0|bus_mux0|bus[15]~109, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[15]~102 , my_slc|d0|bus_mux0|bus[15]~102, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~16 , my_slc|d0|IR_reg|data_out~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[15] , my_slc|d0|IR_reg|data_out[15], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~46 , my_slc|state_controller|State~46, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_12 , my_slc|state_controller|State.S_12, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr22~0 , my_slc|state_controller|WideOr22~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|addr1_mux0|addr1[13]~16 , my_slc|d0|addr1_mux0|addr1[13]~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[13]~81 , my_slc|d0|bus_mux0|bus[13]~81, lab6_toplevel, 1
instance = comp, \S[13]~input , S[13]~input, lab6_toplevel, 1
instance = comp, \Data[13]~input , Data[13]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[13] , my_slc|tr0|Data_read_buffer[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~43 , my_slc|d0|MDR_reg|data_out~43, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~44 , my_slc|d0|MDR_reg|data_out~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[13] , my_slc|d0|MDR_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[13]~82 , my_slc|d0|bus_mux0|bus[13]~82, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[13]~83 , my_slc|d0|bus_mux0|bus[13]~83, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[13]~84 , my_slc|d0|bus_mux0|bus[13]~84, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[13]~85 , my_slc|d0|bus_mux0|bus[13]~85, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[13]~110 , my_slc|d0|bus_mux0|bus[13]~110, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[13]~111 , my_slc|d0|bus_mux0|bus[13]~111, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[13]~86 , my_slc|d0|bus_mux0|bus[13]~86, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~13 , my_slc|d0|IR_reg|data_out~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[13] , my_slc|d0|IR_reg|data_out[13], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~42 , my_slc|state_controller|State~42, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~43 , my_slc|state_controller|State~43, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_06 , my_slc|state_controller|State.S_06, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~37 , my_slc|state_controller|State~37, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25 , my_slc|state_controller|State.S_25, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~33 , my_slc|state_controller|State~33, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_2 , my_slc|state_controller|State.S_25_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~35 , my_slc|state_controller|State~35, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_3 , my_slc|state_controller|State.S_25_3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~54 , my_slc|state_controller|State~54, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_27 , my_slc|state_controller|State.S_27, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[6]~12 , my_slc|d0|bus_mux0|bus[6]~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[6]~104 , my_slc|d0|bus_mux0|bus[6]~104, lab6_toplevel, 1
instance = comp, \S[14]~input , S[14]~input, lab6_toplevel, 1
instance = comp, \Data[14]~input , Data[14]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[14] , my_slc|tr0|Data_read_buffer[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~45 , my_slc|d0|MDR_reg|data_out~45, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~46 , my_slc|d0|MDR_reg|data_out~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[14] , my_slc|d0|MDR_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[14]~95 , my_slc|d0|bus_mux0|bus[14]~95, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[14]~89 , my_slc|d0|bus_mux0|bus[14]~89, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[14]~88 , my_slc|d0|bus_mux0|bus[14]~88, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[14]~92 , my_slc|d0|bus_mux0|bus[14]~92, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[14]~87 , my_slc|d0|bus_mux0|bus[14]~87, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[14]~90 , my_slc|d0|bus_mux0|bus[14]~90, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[14]~91 , my_slc|d0|bus_mux0|bus[14]~91, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[14]~93 , my_slc|d0|bus_mux0|bus[14]~93, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[14]~94 , my_slc|d0|bus_mux0|bus[14]~94, lab6_toplevel, 1
instance = comp, \my_slc|d0|bus_mux0|bus[14]~96 , my_slc|d0|bus_mux0|bus[14]~96, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~14 , my_slc|d0|IR_reg|data_out~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[14] , my_slc|d0|IR_reg|data_out[14], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~56 , my_slc|state_controller|State~56, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_00 , my_slc|state_controller|State.S_00, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr0~0 , my_slc|state_controller|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector0~0 , my_slc|state_controller|Selector0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector0~1 , my_slc|state_controller|Selector0~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector0~2 , my_slc|state_controller|Selector0~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_18 , my_slc|state_controller|State.S_18, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~36 , my_slc|state_controller|State~36, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_1 , my_slc|state_controller|State.S_33_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~34 , my_slc|state_controller|State~34, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_2 , my_slc|state_controller|State.S_33_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~53 , my_slc|state_controller|State~53, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_35 , my_slc|state_controller|State.S_35, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out~15 , my_slc|d0|IR_reg|data_out~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_reg|data_out[12] , my_slc|d0|IR_reg|data_out[12], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~44 , my_slc|state_controller|State~44, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_07 , my_slc|state_controller|State.S_07, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~52 , my_slc|state_controller|State~52, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_23 , my_slc|state_controller|State.S_23, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr21 , my_slc|state_controller|WideOr21, lab6_toplevel, 1
instance = comp, \S[0]~input , S[0]~input, lab6_toplevel, 1
instance = comp, \Data[0]~input , Data[0]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[0] , my_slc|tr0|Data_read_buffer[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~9 , my_slc|d0|MDR_reg|data_out~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~49 , my_slc|d0|MDR_reg|data_out~49, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out~10 , my_slc|d0|MDR_reg|data_out~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_reg|data_out[0] , my_slc|d0|MDR_reg|data_out[0], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[0] , my_slc|tr0|Data_write_buffer[0], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[1]~feeder , my_slc|tr0|Data_write_buffer[1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[1] , my_slc|tr0|Data_write_buffer[1], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[2]~feeder , my_slc|tr0|Data_write_buffer[2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[2] , my_slc|tr0|Data_write_buffer[2], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[3]~feeder , my_slc|tr0|Data_write_buffer[3]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[3] , my_slc|tr0|Data_write_buffer[3], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[4] , my_slc|tr0|Data_write_buffer[4], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[5] , my_slc|tr0|Data_write_buffer[5], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[6]~feeder , my_slc|tr0|Data_write_buffer[6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[6] , my_slc|tr0|Data_write_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[7]~feeder , my_slc|tr0|Data_write_buffer[7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[7] , my_slc|tr0|Data_write_buffer[7], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[8]~feeder , my_slc|tr0|Data_write_buffer[8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[8] , my_slc|tr0|Data_write_buffer[8], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[9]~feeder , my_slc|tr0|Data_write_buffer[9]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[9] , my_slc|tr0|Data_write_buffer[9], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[10]~feeder , my_slc|tr0|Data_write_buffer[10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[10] , my_slc|tr0|Data_write_buffer[10], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[11]~feeder , my_slc|tr0|Data_write_buffer[11]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[11] , my_slc|tr0|Data_write_buffer[11], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[12]~feeder , my_slc|tr0|Data_write_buffer[12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[12] , my_slc|tr0|Data_write_buffer[12], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[13]~feeder , my_slc|tr0|Data_write_buffer[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[13] , my_slc|tr0|Data_write_buffer[13], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[14]~feeder , my_slc|tr0|Data_write_buffer[14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[14] , my_slc|tr0|Data_write_buffer[14], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[15]~feeder , my_slc|tr0|Data_write_buffer[15]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[15] , my_slc|tr0|Data_write_buffer[15], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~3 , my_slc|memory_subsystem|hex_data~3, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[0]~18 , my_slc|memory_subsystem|hex_data[0]~18, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[1] , my_slc|memory_subsystem|hex_data[1], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~5 , my_slc|memory_subsystem|hex_data~5, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[3] , my_slc|memory_subsystem|hex_data[3], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~4 , my_slc|memory_subsystem|hex_data~4, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[2] , my_slc|memory_subsystem|hex_data[2], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~2 , my_slc|memory_subsystem|hex_data~2, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[0] , my_slc|memory_subsystem|hex_data[0], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr6~0 , my_slc|hex_driver0|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr5~0 , my_slc|hex_driver0|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr4~0 , my_slc|hex_driver0|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr3~0 , my_slc|hex_driver0|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr2~0 , my_slc|hex_driver0|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr1~0 , my_slc|hex_driver0|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr0~0 , my_slc|hex_driver0|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~7 , my_slc|memory_subsystem|hex_data~7, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[5] , my_slc|memory_subsystem|hex_data[5], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~9 , my_slc|memory_subsystem|hex_data~9, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[7] , my_slc|memory_subsystem|hex_data[7], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~8 , my_slc|memory_subsystem|hex_data~8, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[6] , my_slc|memory_subsystem|hex_data[6], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~6 , my_slc|memory_subsystem|hex_data~6, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[4] , my_slc|memory_subsystem|hex_data[4], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr6~0 , my_slc|hex_driver1|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr5~0 , my_slc|hex_driver1|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr4~0 , my_slc|hex_driver1|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr3~0 , my_slc|hex_driver1|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr2~0 , my_slc|hex_driver1|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr1~0 , my_slc|hex_driver1|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr0~0 , my_slc|hex_driver1|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~13 , my_slc|memory_subsystem|hex_data~13, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[11] , my_slc|memory_subsystem|hex_data[11], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~11 , my_slc|memory_subsystem|hex_data~11, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[9] , my_slc|memory_subsystem|hex_data[9], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~12 , my_slc|memory_subsystem|hex_data~12, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[10] , my_slc|memory_subsystem|hex_data[10], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~10 , my_slc|memory_subsystem|hex_data~10, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[8] , my_slc|memory_subsystem|hex_data[8], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr6~0 , my_slc|hex_driver2|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr5~0 , my_slc|hex_driver2|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr4~0 , my_slc|hex_driver2|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr3~0 , my_slc|hex_driver2|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr2~0 , my_slc|hex_driver2|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr1~0 , my_slc|hex_driver2|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr0~0 , my_slc|hex_driver2|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~17 , my_slc|memory_subsystem|hex_data~17, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[15] , my_slc|memory_subsystem|hex_data[15], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~15 , my_slc|memory_subsystem|hex_data~15, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[13] , my_slc|memory_subsystem|hex_data[13], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~16 , my_slc|memory_subsystem|hex_data~16, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[14] , my_slc|memory_subsystem|hex_data[14], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~14 , my_slc|memory_subsystem|hex_data~14, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[12] , my_slc|memory_subsystem|hex_data[12], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr6~0 , my_slc|hex_driver3|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr5~0 , my_slc|hex_driver3|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr4~0 , my_slc|hex_driver3|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr3~0 , my_slc|hex_driver3|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr2~0 , my_slc|hex_driver3|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr1~0 , my_slc|hex_driver3|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr0~0 , my_slc|hex_driver3|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr6~0 , my_slc|hex_driver4|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr5~0 , my_slc|hex_driver4|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr4~0 , my_slc|hex_driver4|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr3~0 , my_slc|hex_driver4|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr2~0 , my_slc|hex_driver4|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr1~0 , my_slc|hex_driver4|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr0~0 , my_slc|hex_driver4|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr6~0 , my_slc|hex_driver5|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr5~0 , my_slc|hex_driver5|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr4~0 , my_slc|hex_driver5|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr3~0 , my_slc|hex_driver5|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr2~0 , my_slc|hex_driver5|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr1~0 , my_slc|hex_driver5|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr0~0 , my_slc|hex_driver5|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr6~0 , my_slc|hex_driver6|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr5~0 , my_slc|hex_driver6|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr4~0 , my_slc|hex_driver6|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr3~0 , my_slc|hex_driver6|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr2~0 , my_slc|hex_driver6|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr1~0 , my_slc|hex_driver6|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr0~0 , my_slc|hex_driver6|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr6~0 , my_slc|hex_driver7|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr5~0 , my_slc|hex_driver7|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr4~0 , my_slc|hex_driver7|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr3~0 , my_slc|hex_driver7|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr2~0 , my_slc|hex_driver7|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr1~0 , my_slc|hex_driver7|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr0~0 , my_slc|hex_driver7|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr20 , my_slc|state_controller|WideOr20, lab6_toplevel, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
