# gpu    sm   mem   enc   dec
# Idx     %     %     %     %
    1     0     0     0     0
    1     1     0     0     0
    1     1     0     0     0
    1    83    47     0     0
    1    87    54     0     0
    1    86    53     0     0
    1    86    53     0     0
    1    84    53     0     0
    1    86    54     0     0
    1    85    53     0     0
    1    86    53     0     0
    1    87    53     0     0
    1    86    53     0     0
    1    86    53     0     0
    1    86    54     0     0
    1    84    53     0     0
    1    85    53     0     0
    1    86    53     0     0
    1    84    52     0     0
    1    85    52     0     0
    1    85    53     0     0
    1    85    53     0     0
    1    85    53     0     0
    1    85    52     0     0
    1    85    53     0     0
    1    86    53     0     0
    1    84    53     0     0
    1    85    53     0     0
    1    85    53     0     0
    1    86    53     0     0
    1    85    53     0     0
    1    87    54     0     0
    1    87    54     0     0
    1    87    54     0     0
    1    87    53     0     0
    1    86    53     0     0
    1    86    53     0     0
    1    87    53     0     0
    1    86    52     0     0
    1    87    53     0     0
    1    87    53     0     0
    1    87    54     0     0
    1    86    53     0     0
    1    86    53     0     0
# gpu    sm   mem   enc   dec
# Idx     %     %     %     %
    1    87    53     0     0
    1    87    54     0     0
    1    87    53     0     0
    1    88    54     0     0
    1    87    53     0     0
    1    87    53     0     0
    1    86    53     0     0
    1    87    54     0     0
    1    87    54     0     0
    1    87    54     0     0
    1    86    53     0     0
    1    87    54     0     0
    1    87    53     0     0
    1    87    53     0     0
    1    85    53     0     0
    1    88    54     0     0
    1    87    53     0     0
    1    87    54     0     0
    1    87    53     0     0
    1    48    25     0     0
    1    31    15     0     0
    1    31    15     0     0
