Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun 13 09:07:53 2022
| Host         : DESKTOP-3OP70KP running 64-bit major release  (build 9200)
| Command      : report_methodology -file Top_Level_Datapath_methodology_drc_routed.rpt -pb Top_Level_Datapath_methodology_drc_routed.pb -rpx Top_Level_Datapath_methodology_drc_routed.rpx
| Design       : Top_Level_Datapath
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 39
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a RAM block might be sub-optimal | 2          |
| SYNTH-10  | Warning  | Wide multiplier                            | 3          |
| TIMING-18 | Warning  | Missing input or output delay              | 34         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance Register_File_Component/Register_Memory_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance Register_File_Component/Register_Memory_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at ALU32Bit_Component/ALU_out0 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at ALU32Bit_Component/ALU_out0__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at ALU32Bit_Component/ALU_out0__1 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Reset relative to clock(s) Clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[0] relative to clock(s) Clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[10] relative to clock(s) Clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[11] relative to clock(s) Clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[12] relative to clock(s) Clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[13] relative to clock(s) Clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[14] relative to clock(s) Clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[15] relative to clock(s) Clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[16] relative to clock(s) Clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[17] relative to clock(s) Clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[18] relative to clock(s) Clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[19] relative to clock(s) Clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[1] relative to clock(s) Clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[20] relative to clock(s) Clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[21] relative to clock(s) Clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[22] relative to clock(s) Clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[23] relative to clock(s) Clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[24] relative to clock(s) Clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[25] relative to clock(s) Clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[26] relative to clock(s) Clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[27] relative to clock(s) Clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[28] relative to clock(s) Clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[29] relative to clock(s) Clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[2] relative to clock(s) Clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[30] relative to clock(s) Clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[31] relative to clock(s) Clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[3] relative to clock(s) Clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[4] relative to clock(s) Clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[5] relative to clock(s) Clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[6] relative to clock(s) Clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[7] relative to clock(s) Clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[8] relative to clock(s) Clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on Datapath_out[9] relative to clock(s) Clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on Zero relative to clock(s) Clock
Related violations: <none>


