<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1073' type='llvm::SDValue llvm::PPCTargetLowering::extendArgForPPC64(ISD::ArgFlagsTy Flags, llvm::EVT ObjectVT, llvm::SelectionDAG &amp; DAG, llvm::SDValue ArgVal, const llvm::SDLoc &amp; dl) const'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3618' ll='3630' type='llvm::SDValue llvm::PPCTargetLowering::extendArgForPPC64(ISD::ArgFlagsTy Flags, llvm::EVT ObjectVT, llvm::SelectionDAG &amp; DAG, llvm::SDValue ArgVal, const llvm::SDLoc &amp; dl) const'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3845' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3861' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4265' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_DarwinENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3616'>// PPC64 passes i8, i16, and i32 values in i64 registers. Promote
// value to MVT::i64 and then truncate to the correct register size.</doc>
