#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 13 12:51:27 2021
# Process ID: 16736
# Current directory: D:/Academics/Sem 3-1/FPGA/project/smart_light
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22184 D:\Academics\Sem 3-1\FPGA\project\smart_light\smart_light.xpr
# Log file: D:/Academics/Sem 3-1/FPGA/project/smart_light/vivado.log
# Journal file: D:/Academics/Sem 3-1/FPGA/project/smart_light\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.xpr}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248B188D9]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248B188D9]
open_hw_target
set_property PROGRAM.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
close_hw
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248B188D9]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248B188D9]
open_hw_target
set_property PROGRAM.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
open_run impl_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_hw
close_design
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
disconnect_hw_server localhost:3121
connect_hw_server
close_hw
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248B188D9]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248B188D9]
open_hw_target
set_property PROGRAM.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Academics/Sem 3-1/FPGA/project/smart_light/smart_light.runs/impl_1/smart_light_module.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
