{"vcs1":{"timestamp_begin":1683159384.630312178, "rt":0.58, "ut":0.27, "st":0.13}}
{"vcselab":{"timestamp_begin":1683159385.277468431, "rt":0.41, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1683159385.748657712, "rt":1.14, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683159384.267925408}
{"VCS_COMP_START_TIME": 1683159384.267925408}
{"VCS_COMP_END_TIME": 1683159386.961012297}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341320}}
{"stitch_vcselab": {"peak_mem": 238992}}
