// Seed: 1720522993
module module_0 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    input id_3
);
  assign id_0 = 1;
  assign id_0 = id_3;
  logic id_4;
endmodule
