m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/cdjk/Documents/github/verilog
vandOr
!s110 1676559367
!i10b 1
!s100 AzU8bWAOdb5RPM;XeGXSl3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IU??QZKP^=L>cRZYi8;:Tm1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1676553193
8/home/cdjk/Documents/github/verilog/andOr.v
F/home/cdjk/Documents/github/verilog/andOr.v
!i122 7
L0 1 11
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1676559367.000000
!s107 /home/cdjk/Documents/github/verilog/andOr.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/cdjk/Documents/github/verilog/andOr.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
nand@or
vbitwise_operators
!s110 1676895323
!i10b 1
!s100 eideD?N?CGcPH]Sbf?CCz2
R1
IU<aBS3`ZSn5D1];BK3JP91
R2
R0
w1676895315
8/home/cdjk/Documents/github/verilog/bitwise.v
F/home/cdjk/Documents/github/verilog/bitwise.v
!i122 19
L0 3 34
R3
r1
!s85 0
31
!s108 1676895323.000000
!s107 /home/cdjk/Documents/github/verilog/bitwise.v|
!s90 -reportprogress|300|-work|work|/home/cdjk/Documents/github/verilog/bitwise.v|
!i113 1
R4
R5
vd_ff
Z6 !s110 1676893666
!i10b 1
!s100 ]64_3@V9PW]meJ3HUK^HB3
R1
Ij`KWg99ob9l^njlbdaCMB2
R2
R0
Z7 w1676893648
Z8 8/home/cdjk/Documents/github/verilog/always.v
Z9 F/home/cdjk/Documents/github/verilog/always.v
!i122 18
L0 3 11
R3
r1
!s85 0
31
Z10 !s108 1676893666.000000
Z11 !s107 /home/cdjk/Documents/github/verilog/always.v|
Z12 !s90 -reportprogress|300|-work|work|/home/cdjk/Documents/github/verilog/always.v|
!i113 1
R4
R5
vd_ff_tb
R6
!i10b 1
!s100 >@3H;Cf@P2@BG=`FEIUJg2
R1
I^oXgaJiW1Dg5AcAW6aPo<1
R2
R0
R7
R8
R9
!i122 18
L0 16 25
R3
r1
!s85 0
31
R10
R11
R12
!i113 1
R4
R5
vled_blink
Z13 !s110 1676866906
!i10b 1
!s100 GBLVFoZHNBR@bmUiLNC3B0
R1
IAC5[K`XR=l3>WcbG^2O_U0
R2
R0
w1676555522
8ledBlink.v
FledBlink.v
!i122 10
L0 1 98
R3
r1
!s85 0
31
Z14 !s108 1676866906.000000
Z15 !s107 ledBlink.v|/home/cdjk/Documents/github/verilog/ledBlink_tb.v|
Z16 !s90 -reportprogress|300|-work|work|/home/cdjk/Documents/github/verilog/ledBlink_tb.v|
!i113 1
R4
R5
vled_blink_tb
R13
!i10b 1
!s100 ZW4I?iIBoHP[2ePaV6gHP3
R1
Ic:Tm`_F4jb[RYE25<V9JD3
R2
R0
w1676866902
8/home/cdjk/Documents/github/verilog/ledBlink_tb.v
F/home/cdjk/Documents/github/verilog/ledBlink_tb.v
!i122 10
L0 4 43
R3
r1
!s85 0
31
R14
R15
R16
!i113 1
R4
R5
