                                                                                                     EVALUATION KIT AVAILABLE
Click here for production status of specific part numbers.
MAX9288/MAX9290                                                                 3.12Gbps GMSL Deserializers
                                                             for Coax or STP Input and MIPI CSI-2 Output
General Description                                                  Benefits and Features
The MAX9288/MAX9290 gigabit multimedia serial link                   ● Ideal for High-Definition Video Applications
(GMSL) deserializers receive data from a GMSL serializer                • 4-Lane CSI-2 Output with Up to 1Gbps Per Lane
over 50Ω coax or 100Ω shielded twisted-pair (STP) cable                 • Works with Low-Cost 50Ω Coax Cable and FAKRA
and output deserialized data on the CSI-2 outputs.                         Connectors or 100Ω STP
The MAX9290 has HDCP content protection but other-                      • 104MHz High-Bandwidth Mode Supports
wise is the same as the MAX9288. The deserializers pair                    1920 x 720p/60Hz Display with 24-Bit Color
with any GMSL serializer capable of coax output. When                   • Equalization Allows 15m Cable at Full Speed
programmed for STP input, they are backward compatible                  • Up to 192kHz Sample Rate and 32-Bit Sample
with any GMSL serializer.                                                  Depth For 7.1 Channel HD Audio
                                                                        • Audio Clock from Audio Source or Audio Sink
The audio channel supports L-PCM I2S stereo and up to                   • Color Lookup Table for Gamma Correction
eight channels of L-PCM in TDM mode. Sample rates of                    • CNTL0–CNTL3 Control Outputs for HDMI/MHL
32kHz to 192kHz are supported with sample depth up to
32 bits.                                                             ● Multiple Data Rates for System Flexibility
                                                                        • Up to 3.12Gbps Serial-Bit Rate
The embedded control channel operates at 9.6kbps                        • 6.25MHz to 104MHz Pixel Clock
to 1Mbps in UART-to-UART and UART-to-I2C modes,                         • 9.6kbps to 1Mbps Control Channel in UART, Mixed
and up to 1Mbps in I2C-to-I2C mode. Using the control                      UART/I2C, or I2C Mode with Clock-Stretch
channel, a µC can program serializer, deserializer, and                    Capability
peripheral device registers at any time, independent of
video timing, and manage HDCP operation (MAX9290).                   ● Reduces EMI and Shielding Requirements
Two GPIO ports are included, allowing display power-                    • Tracks Spread Spectrum on Input
up and switching of the backlight, among other uses. A                  • High-Immunity Mode for Maximum Control-
continuously sampled GPI input supports touch-screen                       Channel Noise Rejection
controller interrupt requests in display applications.               ● Peripheral Features for System Power-Up and
For use with longer cables, the deserializers have a pro-               Verification
grammable cable equalizer. The serial input meets ISO                   • Built-In PRBS Tester for BER Testing of the Serial
10605 and IEC 61000-4-2 ESD standards. The GMSL                            Link
supply is 3.0V to 3.6V, the MIPI CSI-2 supply is 1.7V to                • Programmable Choice of 8 Default Device
1.9V, and the I/O supply is 1.7V to 3.6V.                                  Addresses
                                                                        • Two Dedicated GPIO Ports
The devices are available in lead(Pb)-free, 48-pin, 7mm                 • Dedicated “Up/Down” GPI for Touch-Screen
x 7mm TQFN and SWTQFN packages with exposed pad                            Interrupt and Other Uses
and 0.5mm lead pitch.                                                   • Remote/Local Wake-Up from Sleep Mode
Applications                                                         ● Meets Rigorous Automotive and Industrial
                                                                        Requirements
● High-Resolution Automotive Navigation
                                                                        • -40°C to +105°C Operating Temperature
● Rear-Seat Infotainment
                                                                        • ±8kV Contact and ±12kV Air ISO 10605 and
● Megapixel Camera Systems
                                                                           IEC 61000-4-2 ESD Protection
Simplified Diagram
                                                CSI-2 VIDEO/
       VIDEO/AUDIO                                                   Ordering Information appears at end of data sheet.
                                                   AUDIO
                     GMSL              MAX9288               720p
    µC
                  SERIALIZER           MAX9290            DISPLAY
           I 2C                                     I2C
19-6916; Rev 4; 3/18


MAX9288/MAX9290                                                                                                 3.12Gbps GMSL Deserializers
                                                                             for Coax or STP Input and MIPI CSI-2 Output
                                                           TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Simplified Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Package Thermal Characteristics (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
   Register Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
   Output Bit Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
   GMSL-to-CSI-2 Conversion and Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Video Data Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
      Auto Pixel-Per-Line Feature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
      Clock Operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
   Data-Rate Selection and CSI-2 Clock Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
      GMSL Clock Range  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
      CSI-2 Clock Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
   High-Bandwidth Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
   Audio Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
      Audio Channel Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
      Audio Channel Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
      Additional MCLK Output for Audio Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
      Audio Output Timing Sources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
      Control Channel and Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
      UART Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
      Interfacing Command-Byte-Only I2C Devices
      with UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
      UART Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   I2C  Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
      START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
      Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 2


MAX9288/MAX9290                                                                                                3.12Gbps GMSL Deserializers
                                                                            for Coax or STP Input and MIPI CSI-2 Output
                                           TABLE OF CONTENTS (continued)
      Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
      Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  64
      Bus Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  65
      Format for Reading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
      I2C Communication with Remote-Side Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66
   I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  67
   GPO/GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  67
   Line Equalizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  67
   HS/VS/DE Tracking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  67
   Serial Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  67
   Coax Splitter Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  68
   Cable Type Configuration Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
   Color Lookup Tables  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
      Programming and Verifying LUT Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
      LUT Color Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  69
      LUT Bit Width  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
      Recommended LUT Program Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  70
   High-Immunity Reverse Control-Channel Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
   Sleep Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
   Power-Down Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  71
   Configuration Link  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  72
   Link Startup Procedure  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  72
High-Bandwidth Digital Content Protection (HDCP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
   Encryption Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73
   Synchronization of Encryption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73
   Repeater Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  73
HDCP Authentication Procedures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
   HDCP Protocol Summary  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  74
      Example Repeater Network—Two µCs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
   Detection and Action Upon New Device Connection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  78
   Notification of Start of Authentication and Enable of Encryption to Downstream Links . . . . . . . . . . . . . . . . . . . . .  82
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
   Self PRBS Test  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  82
   Error Checking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  82
   ERR Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  82
   Auto Error Reset  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  83
   Dual µC Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  83
   Changing the Clock Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  83
www.maximintegrated.com                                                                                                                                 Maxim Integrated │ 3


MAX9288/MAX9290                                                                                                 3.12Gbps GMSL Deserializers
                                                                             for Coax or STP Input and MIPI CSI-2 Output
                                            TABLE OF CONTENTS (continued)
   Spread-Spectrum Clock Tracking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  83
   Fast Detection of Loss-of-Synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  83
   Providing a Frame Sync (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  83
   Software Programming of the Device Addresses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  83
   Three-Level Configuration Inputs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84
   Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84
   Compatibility with Other GMSL Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84
   Key Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84
   HS/VS/DE Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84
   WS/SCK Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84
   GPIOs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84
   Line-Fault Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  84
   Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  85
   Choosing I2C/UART Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  85
   AC-Coupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  85
   Selection of AC-Coupling Capacitors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  85
   Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  85
   Power-Supply Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  85
   Cables and Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  85
   Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  85
   ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  87
Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
Chip Information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 4


MAX9288/MAX9290                                                                                             3.12Gbps GMSL Deserializers
                                                                         for Coax or STP Input and MIPI CSI-2 Output
                                                             LIST OF FIGURES
Figure 1. Line Fault . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 2. Reverse Control-Channel Output Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 3. Test Circuit for Differential Input Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 4. Test Circuit for Single-Ended Input Measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 5. Worst-Case Pattern Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 6. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 7. Output Rise-and-Fall Times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 8. Deserializer Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 9. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 10. Lock Time  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 11. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 12. Output I2S Timing Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 13. MIPI Output Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Figure 14. 24-Bit Mode Serial Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 15. 32-Bit Mode Serial Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 16. High-Bandwidth Mode Serial-Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 17. Transmitting a Frame from GMSL to MIPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 18. RGB565 Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 19. RGB666 Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 20. RGB888 Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 21. YUV422 8-Bit (Muxed) Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 22. YUV422 10-Bit (Muxed) Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 23. YUV422 8-Bit Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 24. YUV422 10-Bit Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 25. YUV422 12-Bit Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Figure 26. RAW 8-Bit (Double Load) Output  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Figure 27. RAW 10-Bit (Double Load) Output  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Figure 28. RAW 12-Bit (Double Load) Output  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Figure 29. RAW 8-Bit Output  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Figure 30. RAW 10-Bit Output  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Figure 31. RAW 12-Bit Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
www.maximintegrated.com                                                                                                                              Maxim Integrated │ 5


MAX9288/MAX9290                                                                                            3.12Gbps GMSL Deserializers
                                                                       for Coax or STP Input and MIPI CSI-2 Output
                                            LIST OF FIGURES (continued)
Figure 32. RAW 14-Bit Output  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Figure 33. User-Defined 24-Bit Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Figure 34. User-Defined 24-Bit Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Figure 35. Audio Channel Input Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Figure 36. 8-Channel TDM (24-Bit Samples, Padded with Zeros) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Figure 37. 6-Channel TDM (24-Bit Samples, No Padding) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Figure 38. Stereo I2S (24-Bit Samples, Padded with Zeros)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Figure 39. Stereo I2S (16-Bit Samples, No Padding) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Figure 40. Audio Channel Output Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Figure 41. GMSL UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figure 42. GMSL UART Data Format for Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figure 43. SYNC Byte (0x79) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figure 44. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Figure 45. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)  . . . . . . . . 61
Figure 46. Format Conversion Between GMSL UART and I2C without Register Address (I2CMETHOD = 1) . . . . . . 62
Figure 47. START and STOP Conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Figure 48. Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Figure 49. Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Figure 50. Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Figure 51. Format for I2C Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Figure 52. Format for Write to Multiple Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
Figure 53. Format for I2C Read  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Figure 54. 2:1 Coax Splitter Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Figure 55. Coax Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Figure 56. LUT Dataflow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Figure 57. State Diagram (CDS = High) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Figure 58. Example Network with One Repeater and Two µCs (Tx = GMSL Serializer’s, Rx = Deserializer’s) . . . . . 78
Figure 59. Human Body Model ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Figure 60. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Figure 61. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
www.maximintegrated.com                                                                                                                             Maxim Integrated │ 6


MAX9288/MAX9290                                                                                         3.12Gbps GMSL Deserializers
                                                                     for Coax or STP Input and MIPI CSI-2 Output
                                                          LIST OF TABLES
Table 1. Device Address Defaults (Register 0x00, 0x01) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 2 Video Output Map (RGB and YUV) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Table 3. Video Output Map (RAW and User Defined)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Table 4. Control Output Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Table 5. GMSL Data-Rate Selection Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Table 6. Input Pixel Clock Range (MHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Table 7. Output CSI-2 Data Rate Range (Mbps)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
Table 8. Maximum Audio WS Frequency (kHz) for Various Pixel Clock Frequencies . . . . . . . . . . . . . . . . . . . . . . . . . 56
Table 9. fSRC Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 10. I2C Bit-Rate Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Table 11. Cable Equalizer Boost Levels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Table 12. Configuration Input Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Table 13. Pixel Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
Table 14. Reverse Control-Channel Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Table 15. Fast High-Immunity Mode Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Table 16. Startup Procedure for Image-Sensing Applications (CDS = High, Figure 58) . . . . . . . . . . . . . . . . . . . . . . . 72
Table 17. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a Repeater)—First
   Part of the HDCP Authentication Protocol  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
Table 18. Link Integrity Check (Normal)—Performed Every 128 Frames After Encryption is Enabled . . . . . . . . . . . . 76
Table 19. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After Encryption is Enabled  . . . . 77
Table 20. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First and Second
   Parts of the HDCP Authentication Protocol  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Table 21. MAX9288/MAX9290 Feature Compatibility  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
Table 22. Line-Fault Mapping  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
Table 23. Additional Supply Current from HDCP (MAX9290 Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
Table 24. Suggested Connectors and Cables for GMSL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
Table 25. Register Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
Table 26. HDCP Register Table (MAX9290 Only)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
Table 26. HDCP Register Table (MAX9290 Only)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
www.maximintegrated.com                                                                                                                          Maxim Integrated │ 7


MAX9288/MAX9290                                                                                                           3.12Gbps GMSL Deserializers
                                                                                     for Coax or STP Input and MIPI CSI-2 Output
Absolute Maximum Ratings (Note 1)
AVDD3 to EP.........................................................-0.5V to +3.9V                    Continuous Power Dissipation (TA = +70°C)
AVDD18, DVDD18 to EP.......................................-0.5V to +1.9V                                 TQFN/SWTQFN (derate 40mW/°C above +70°C).....3200mW
IOVDD to EP.........................................................-0.5V to +3.9V                    Junction Temperature.......................................................+150°C
IN+, IN- to EP........................................................-0.5V to +1.9V                  Storage Temperature......................................... -65°C to +150°C
LMN_ to EP (15mA current limit)..........................-0.5V to +3.9V                               Lead Temperature (soldering, 10s).................................. +300°C
CLK_, DOUT_ to EP.............................................-0.5V to +1.9V                          Soldering Temperature (reflow)........................................+260°C
All Other Pins to EP.............................-0.5V to (VIOVDD + 0.5V)
IN+, IN- Short Circuit to Ground or Supply................Continuous
Note 1: EP connected to PCB ground.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Thermal Characteristics (Note 2)
TQFN/SWTQFN
    Junction-to-Ambient Thermal Resistance (θJA)...........25°C/W
    Junction-to-Case Thermal Resistance (θJC)...................... 1°C
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
             board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
DC Electrical Characteristics
(VAVDD18 = VDVDD18 = 1.7V to 1.9V, VAVDD3 = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected
to PCB ground (GND), TA = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD18 = VDVDD18 = VIOVDD = 1.8V,
VAVDD3 = 3.3V, TA = +25°C.) (Note 3)
                 PARAMETER                           SYMBOL                                   CONDITIONS                                   MIN          TYP            MAX         UNITS
 SINGLE-ENDED INPUTS (ADD_, I2CSEL, PWDN, MS, GPI, DRS, EQS, CDS, HIM, SCK, WS)
                                                                                                                                          0.65 x
 High-Level Input Voltage                               VIH1                                                                                                                          V
                                                                                                                                        VIOVDD
                                                                                                                                                                      0.35 x
 Low-Level Input Voltage                                VIL1                                                                                                                          V
                                                                                                                                                                     VIOVDD
 Input Current                                           IIN1           VIN = 0V to VIOVDD                                                  -20                         +20           µA
 THREE-LEVEL LOGIC INPUTS (BWS, CX/TP)
                                                                                                                                           0.7 x
 High-Level Input Voltage                                VIH                                                                                                                          V
                                                                                                                                        VIOVDD
                                                                                                                                                                       0.3 x
 Low-Level Input Voltage                                  VIL                                                                                                                         V
                                                                                                                                                                     VIOVDD
 Mid-Level Input Current                                IINM            (Note 4)                                                            -10                         +10           µA
 Input Current                                            IIN                                                                              -150                        +150           µA
 SINGLE-ENDED OUTPUTS (WS, SCK, SD, CNTL_, INTOUT)
                                                                                                                                        VIOVDD
                                                                                                DCS = 0
                                                                                                                                           - 0.3
 High-Level Output Voltage                             VOH1             IOUT = -2mA                                                                                                   V
                                                                                                                                        VIOVDD
                                                                                                DCS = 1
                                                                                                                                           - 0.2
                                                                                                DCS = 0                                                                 0.3
 Low-Level Output Voltage                               VOL1            IOUT = 2mA                                                                                                    V
                                                                                                DCS = 1                                                                 0.2
www.maximintegrated.com                                                                                                                                           Maxim Integrated │ 8


MAX9288/MAX9290                                                                 3.12Gbps GMSL Deserializers
                                                       for Coax or STP Input and MIPI CSI-2 Output
DC Electrical Characteristics (continued)
(VAVDD18 = VDVDD18 = 1.7V to 1.9V, VAVDD3 = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected
to PCB ground (GND), TA = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD18 = VDVDD18 = VIOVDD = 1.8V,
VAVDD3 = VIOVDD = 3.3V, TA = +25°C.)
           PARAMETER             SYMBOL                     CONDITIONS                     MIN     TYP     MAX      UNITS
                                             VO = 0V,          VIOVDD = 3.0V to 3.6V         15     25       39
                                             DCS = 0           VIOVDD = 1.7V to 1.9V          3      7       15
 Output Short-Circuit Current       IOS                                                                               mA
                                             VO = 0V,          VIOVDD = 3.0V to 3.6V         20     35       63
                                             DCS = 1           VIOVDD = 1.7V to 1.9V          5     10       21
 MIPI HIGH-SPEED DIFFERENTIAL OUTPUT PORTS (DOUT0–DOUT3_, CLK_) (Note 3)
 Transmit Static Common-Mode
                                  VCMTX                                                     150    200      250       mV
 Voltage
 VCMTX Mismatch When Output
                               |ΔVCMT(1,0)|                                                                   5       mV
 is Differential 1 or 0
 Transmit Differential Voltage     |VOD|                                                    140    200      270       mV
 VOD Mismatch When Output is
                                  |ΔVOD|                                                                     14       mV
 Differential 1 or 0
 Output High Voltage              VOHHS                                                                     360       mV
 Single-Ended Output Impedance      ZOS                                                      40     50      62.5       Ω
                                             Mismatch of the single-ended output
 Single-Ended Output
                                   ΔZOS      impedance at both DOUT_+ and DOUT_-                             10        %
 Impedance Mismatch
                                             pins for both differential 1 and 0
 MIPI LOW-SPEED SINGLE-ENDED OUTPUT PORTS (DOUT0–DOUT3_, CLK_)
 Thevenin Output High Level         VOH                                                    1.05     1.2      1.3       V
 Thevenin Output Low Level          VOL                                                     -50             +50       mV
 Output Impedance of Low
                                   ZOLP                                                     110                        Ω
 Power Transmitter
 OPEN-DRAIN INPUT/OUTPUT (GPIO0, GPIO1, RX/SDA, TX/SCL, ERR, LOCK, LFLT)
                                                                                          0.7 x
 High-Level Input Voltage           VIH2                                                                               V
                                                                                         VIOVDD
                                                                                                           0.3 x
 Low-Level Input Voltage            VIL2                                                                               V
                                                                                                          VIOVDD
                                                               RX/SDA, TX/SCL              -100              +5
 Input Current                      IIN2     (Note 5)          LOCK, ERR, GPIO_,                                      µA
                                                                                            -80              +5
                                                               LFLT
                                             IOUT = 3mA        VIOVDD = 1.7V to 1.9V                         0.4
 Low-Level Output Voltage          VOL2                                                                                V
                                                               VIOVDD = 3.0V to 3.6V                         0.3
 Input Capacitance                  CIN      Each pin (Note 6)                                               10       pF
 LINE-FAULT DETECTION INPUT (LMN0, LMN1)
 Short-to-GND Threshold             VTG      Figure 1                                                        0.3       V
 Normal Threshold                   VTN      Figure 1                                      0.57             1.07       V
 Open Threshold                     VTO      Figure 1                                      1.45         VIO + 0.06     V
 Open Input Voltage                 VIO      Figure 1                                      1.49             1.75       V
www.maximintegrated.com                                                                                 Maxim Integrated │ 9


MAX9288/MAX9290                                                                3.12Gbps GMSL Deserializers
                                                       for Coax or STP Input and MIPI CSI-2 Output
DC Electrical Characteristics (continued)
(VAVDD18 = VDVDD18 = 1.7V to 1.9V, VAVDD3 = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected
to PCB ground (GND), TA = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD18 = VDVDD18 = VIOVDD = 1.8V,
VAVDD3 = 3.3V, TA = +25°C.)
            PARAMETER              SYMBOL                  CONDITIONS                      MIN     TYP      MAX      UNITS
 Short-to-Battery Threshold           VTB    Figure 1                                      2.47                         V
 OUTPUT FOR REVERSE CONTROL CHANNEL (IN+, IN-)
                                             Forward channel Legacy reverse control-
 Differential High Output Peak                                                               30              60
                                    VRODH    disabled,          channel mode                                           mV
 Voltage (VIN+) - (VIN-)
                                             Figure 2           High-immunity mode           50             100
                                             Forward channel Legacy reverse control-
 Differential Low Output Peak                                                               -60             -30
                                    VRODL    disabled,          channel mode                                           mV
 Voltage (VIN+) - (VIN-)
                                             Figure 2           High-immunity mode         -100             -50
                                                                Legacy reverse control-
 Single-Ended High Output Peak               Forward channel                                 30              60
                                    VROSH                       channel mode                                           mV
 Voltage                                     disabled
                                                                High-immunity mode           50             100
                                                                Legacy reverse control-
 Single-Ended Low Output Peak                Forward channel                                -60             -30
                                    VROSL                       channel mode                                           mV
 Voltage                                     disabled
                                                                High-immunity mode         -100             -50
 DIFFERENTIAL INPUTS (IN+, IN-)
                                                         Activity detector medium
                                                                                                             60
 Differential High Input Threshold                       threshold, (0x0B D[6:5] = 01)
                                    VIDH(P)  Figure 3                                                                  mV
 (Peak) Voltage (VIN+) - (VIN-)                          Activity detector low
                                                                                                             52
                                                         threshold, (0x0B D[6:5] = 00)
                                                         Activity detector medium
                                                                                            -60
 Differential Low Input Threshold                        threshold, (0x0B D[6:5] = 01)
                                    VIDL(P)  Figure 3                                                                  mV
 (Peak) Voltage (VIN+) - (VIN-)                          Activity detector low
                                                                                            -52
                                                         threshold, (0x0B D[6:5] = 00)
 Input Common-Mode Voltage
                                     VCMR                                                     1     1.3     1.6         V
 ((VIN+) + (VIN-))/2
 Differential Input Resistance
                                      RIN                                                    80     100     130         Ω
 (Internal)
 SINGLE-ENDED INPUTS (IN+, IN-)
                                                         Activity detector medium
                                                                                                             43
 Single-Ended High Input                                 threshold, (0x0B D[6:5] = 01)
                                    VISH(P)  Figure 4                                                                  mV
 Threshold (Peak) Voltage                                Activity detector low
                                                                                                             36
                                                         threshold, (0x0B D[6:5] = 00)
                                                         Activity detector medium
                                                                                            -43
 Single-Ended Low Input                                  threshold, (0x0B D[6:5] = 01)
                                    VISL(P)  Figure 4                                                                  mV
 Threshold (Peak) Voltage                                Activity detector low
                                                                                            -36
                                                         threshold, (0x0B D[6:5] = 00)
 Input Resistance (Internal)           RI                                                    40      50      65         Ω
www.maximintegrated.com                                                                                 Maxim Integrated │ 10


MAX9288/MAX9290                                                                3.12Gbps GMSL Deserializers
                                                      for Coax or STP Input and MIPI CSI-2 Output
DC Electrical Characteristics (continued)
(VAVDD18 = VDVDD18 = 1.7V to 1.9V, VAVDD3 = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected
to PCB ground (GND), TA = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD18 = VDVDD18 = VIOVDD = 1.8V,
VAVDD3 = 3.3V, TA = +25°C.) (Note 3)
           PARAMETER              SYMBOL                   CONDITIONS                      MIN     TYP     MAX       UNITS
 POWER SUPPLY
                                                                             AVDD3                   97     131
                                             BWS = low, fPCLKOUT =           DVDD18                  28      38
                                             16.6MHz, 1 MIPI lane,           IOVDD                  0.3       2
                                             RGB666                          AVDD18                  21      33
                                                                                   Total            146     197
                                                                             AVDD3                   99     134
                                             BWS = low, fPCLKOUT =           DVDD18                  45      62
                                             33.3MHz, 1 MIPI lanes,          IOVDD                  0.3       2
                                             RGB666                          AVDD18                  25      34
                                                                                   Total            170     227
                                                                             AVDD3                  103     140
                                             BWS = low, fPCLKOUT =           DVDD18                  69      94
                                             66.6MHz, 2 MIPI lanes,          IOVDD                  0.3       2
                                             RGB666                          AVDD18                  29      39
 Total Supply Current (AVDD_                                                       Total            201     270
 + DVDD_ + IOVDD) (Note 7)           IWCS                                    AVDD3                  112     152        mA
 (Worst-Case-Pattern, Figure 5)
                                             BWS = low, fPCLKOUT =           DVDD18                 100     139
                                             104MHz, 2 MIPI lanes,           IOVDD                  0.3       2
                                             RGB666                          AVDD18                  46      63
                                                                                   Total            259     351
                                                                             AVDD3                  100     136
                                             BWS = mid, fPCLKOUT =           DVDD18                  51      70
                                             36.6MHz, 1 MIPI lanes,          IOVDD                  0.3       2
                                             RGB888                          AVDD18                  27      36
                                                                                   Total            178     236
                                                                             AVDD3                  112     153
                                             BWS = mid, fPCLKOUT =           DVDD18                 123     169
                                             104MHz, 2 MIPI lanes,           IOVDD                  0.3       2
                                             RGB888                          AVDD18                  55      75
                                                                                   Total            290     394
 Sleep-Mode Supply Current           ICCS                                                            44     120        µA
 Power-Down Current                  ICCZ    PWDN = GND                                              12      75        µA
 ESD PROTECTION
                                             Human Body Model, RD = 1.5kΩ,
                                                                                                     ±8
                                             CS = 100pF
                                             IEC 61000-4-2, RD =     Contact discharge               ±8
 IN+, IN- (Note 8)                   VESD                                                                              kV
                                             330Ω, CS = 150pF        Air discharge                  ±12
                                             ISO 10605, RD = 2kΩ, Contact discharge                  ±8
                                             CS = 330pF              Air discharge                  ±20
                                             Human Body Model, RD = 1.5kΩ,
 All Other Pins (Note 9)             VESD                                                          ±2.5                kV
                                             CS = 100pF
www.maximintegrated.com                                                                                 Maxim Integrated │ 11


MAX9288/MAX9290                                                                3.12Gbps GMSL Deserializers
                                                       for Coax or STP Input and MIPI CSI-2 Output
AC Electrical Characteristics
(VAVDD18 = VDVDD18 = 1.7V to 1.9V, VAVDD3 = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected
to PCB ground (GND), TA = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD18 = VDVDD18 = VIOVDD = 1.8V,
VAVDD3 = 3.3V, TA = +25°C.)
          PARAMETER             SYMBOL                   CONDITIONS                       MIN       TYP     MAX      UNITS
 I2C/UART PORT TIMING
 I2C/UART Bit Rate                                                                         9.6              1000      kbps
                                           30% to 70%, CL = 10pF to 100pF, 1kΩ
 Output Rise Time                    tR                                                    20                150        ns
                                           pullup to VIOVDD
                                           70% to 30%, CL = 10pF to 100pF, 1kΩ
 Output Fall Time                     tF                                                   20                150        ns
                                           pullup to VIOVDD
 I2C TIMING (Figure 6)
                                           Low fSCL range:
                                                                                           9.6               100
                                           (I2CMSTBT = 010, I2CSLVSH = 10)
                                           Mid fSCL range:
 SCL Clock Frequency                fSCL                                                 > 100               400       kHz
                                           (I2CMSTBT 101, I2CSLVSH = 01)
                                           High fSCL range:
                                                                                         > 400              1000
                                           (I2CMSTBT = 111, I2CSLVSH = 00)
                                                           Low                             4.0
 START Condition Hold Time       tHD:STA   fSCL range      Mid                             0.6                          µs
                                                           High                           0.26
                                                           Low                             4.7
 Low Period of SCL Clock           tLOW    fSCL range      Mid                             1.3                          µs
                                                           High                            0.5
                                                           Low                             4.0
 High Period of SCL Clock         tHIGH    fSCL range      Mid                             0.6                          µs
                                                           High                           0.26
                                                           Low                             4.7
 Repeated START Condition
                                 tSU:STA   fSCL range      Mid                             0.6                          µs
 Setup Time
                                                           High                           0.26
                                                           Low                              0
 Data Hold Time                  tHD:DAT   fSCL range      Mid                              0                           µs
                                                           High                             0
                                                           Low                            250
 Data Setup Time                 tSU:DAT   fSCL range      Mid                            100                           ns
                                                           High                            50
                                                           Low                             4.0
 Setup Time for STOP Condition   tSU:STO   fSCL range      Mid                             0.6                          µs
                                                           High                           0.26
                                                           Low                             4.7
 Bus Free Time                     tBUF    fSCL range      Mid                             1.3                          µs
                                                           High                            0.5
                                                           Low                                              3.45
 Data Valid Time                 tVD:DAT   fSCL range      Mid                                               0.9        µs
                                                           High                                             0.45
www.maximintegrated.com                                                                                 Maxim Integrated │ 12


MAX9288/MAX9290                                                                 3.12Gbps GMSL Deserializers
                                                         for Coax or STP Input and MIPI CSI-2 Output
AC Electrical Characteristics (continued)
(VAVDD18 = VDVDD18 = 1.7V to 1.9V, VAVDD3 = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected
to PCB ground (GND), TA = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD18 = VDVDD18 = VIOVDD = 1.8V,
VAVDD3 = 3.3V, TA = +25°C.)
          PARAMETER             SYMBOL                     CONDITIONS                     MIN       TYP      MAX      UNITS
                                                             Low                                             3.45
 Data Valid Acknowledge Time     tVD:ACK   fSCL range        Mid                                               0.9      µs
                                                             High                                            0.45
                                                             Low                                               50
 Pulse Width of Spikes
                                     tSP   fSCL range        Mid                                               50       ns
 Suppressed
                                                             High                                              50
 Capacitive Load Each Bus Line        Cb   (Note 8)                                                           100       pF
 SWITCHING CHARACTERISTICS (Note 10)
 Deserializer Delay                  tSD   (Note 11) Figure 8                                       1388     1500       Bits
 Reverse Control-Channel                   No forward channel data transmission,
                                      tR                                                  180                 400       ns
 Output Rise Time                          Figure 2
 Reverse Control-Channel                   No forward channel data transmission,
                                      tF                                                  180                 400       ns
 Output Fall Time                          Figure 2
                                           Deserializer GPI to serializer GPO (cable
 GPI-to-GPO Delay                  tGPIO                                                                      350       µs
                                           delay not included), Figure 9
 Lock Time                        tLOCK    Figure 10 (Note 12)                                                  4       ms
 Power-Up Time                       tPU   Figure 11                                                           8.5      ms
 I2S/TDM OUTPUT TIMING (Note 10)
                                                                fWS = 48kHz or                     1.2e-3   1.5e-3
                                           tWS = 1/fWS,         44.1kHz                            x tWS    x tWS
                                           (cycle-to-cycle),
                                                                                                   1.6e-3     2e-3
 WS Jitter                          tjWS   rising-to-falling    fWS = 96kHz                                             ns
                                                                                                   x tWS    x tWS
                                           edge or falling-to-
                                           rising edge                                             1.6e-3   2e-3 x
                                                                fWS = 192kHz
                                                                                                   x tWS      tWS
                                                                nSCK = 16 bits,
                                                                                                    13e-3    16e-3
                                                                fWS = 48kHz or
                                           tSCK = 1/fSCK,                                          x tSCK   x tSCK
                                                                44.1kHz
                                           (cycle-to-cycle),
 SCK Jitter (2-Channel I2S)       tjSCK1                        nSCK = 24 bits,                     39e-3    48e-3      ns
                                           rising-to-rising
                                                                fWS = 96kHz                        x tSCK   x tSCK
                                           edge
                                                                nSCK = 32 bits,                     0.1 x   0.13 x
                                                                fWS = 192kHz                        tSCK     tSCK
                                                                nSCK = 16 bits,
                                                                                                    52e-3    64e-3
                                                                fWS = 48kHz or
                                           tSCK = 1/fSCK,                                          x tSCK   x tSCK
                                                                44.1kHz
                                           (cycle-to-cycle),
 SCK Jitter (8-Channel TDM)       tjSCK2                        nSCK = 24 bits,                    156e-3   192e-3      ns
                                           rising-to-rising
                                                                fWS = 96kHz                        x tSCK   x tSCK
                                           edge
                                                                nSCK = 32 bits,                     0.4 x   0.52 x
                                                                fWS = 192kHz                        tSCK     tSCK
www.maximintegrated.com                                                                                  Maxim Integrated │ 13


MAX9288/MAX9290                                                                  3.12Gbps GMSL Deserializers
                                                       for Coax or STP Input and MIPI CSI-2 Output
AC Electrical Characteristics (continued)
(VAVDD18 = VDVDD18 = 1.7V to 1.9V, VAVDD3 = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected
to PCB ground (GND), TA = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD18 = VDVDD18 = VIOVDD = 1.8V,
VAVDD3 = 3.3V, TA = +25°C.)
           PARAMETER            SYMBOL                   CONDITIONS                        MIN      TYP      MAX      UNITS
                                                                                                      3x
 Audio Skew Relative to Video      tASK    Video and audio synchronized                                    4 x tWS      µs
                                                                                                     tWS
 SCK, SD, WS Rise-and-Fall                                      CL = 10pF, DCS = 1         0.3                3.1
                                   tR, tF  20% to 80%                                                                   ns
 Time                                                           CL = 5pF, DCS = 0          0.4                3.8
 SD, WS Valid Time Before SCK                                                                       0.5 x
                                  tDVB1    tSCK = 1/fSCK, Figure 12                    0.20 x tSCK                      ns
 (2-Channel I2S)                                                                                    tSCK
 SD, WS Valid Time After SCK                                                                        0.5 x
                                  tDVA1    tSCK = 1/fSCK, Figure 12                    0.20 x tSCK                      ns
 (2-Channel I2S)                                                                                    tSCK
 SD, WS Valid Time Before SCK                                                                       0.5 x
                                  tDVB2    tSCK = 1/fSCK, Figure 12                    0.20 x tSCK                      ns
 (8-Channel TDM)                                                                                    tSCK
 SD, WS Valid Time After SCK                                                                        0.5 x
                                  tDVA2    tSCK = 1/fSCK, Figure 12                    0.20 x tSCK                      ns
 (8-Channel TDM)                                                                                    tSCK
 HIGH-SPEED DIFFERENTAIL OUTPUT PORTS (DOUT0_–DOUT3_, CLK_) (Note 10)
 20% to 80% Rise Time and Fall             Bit rate ≤ 1Gbps                                                   0.3        UI
                                   tR, tF
 Time                                                                                      100                          ps
 Data-to-Clock Skew                tSKW                                                   -0.15             +0.15        UI
 UI Instantaneous                  UIINS                                                     1               12.5       ns
 Common-Level Variation Above
                                  ΔVCM                                                                        15      mVRMS
 450MHz
 Common-Level Variation
                                                                                                              25     mVPEAK
 Between 50MHz to 450MHz
 LOW-SPEED DIFFERENTIAL OUTPUT PORTS (DOUT0_–DOUT3_, CLK_) (Note 10)
 15% to 85% Rise Time and Fall
                                tRLP/tFLP                                                                     25        ns
 Time
 30% to 85% Rise Time and Fall
                                  tREOP                                                                       35        ns
 Time Transition from HS to LP
 GENERAL CSI-2 TIMING SPECIFICATIONS (Note 10, Figure 13)
                                           Time that the transmitter drives the clock
 Start of Transmission: Clock      tCLK-
                                           lane LP-00 line state immediately before         38                95        ns
 Prepare Time                   PREPARE    HS-0 line state starting the HS transition
                                           Time that the transmitter drives the HS-0
 End of Transmission: Clock
                               tCLK-TRAIL state after the last payload clock bit of a       60                          ns
 Trail Time
                                           HS transmission burst
                                   tCLK-
                                           tCLK-PREPARE + time that the transmitter
 Clock Start of Transmission    PREPARE    drives the HS-0 state prior to starting the     300                          ns
 Time                            + tCLK-
                                           clock
                                   ZERO
www.maximintegrated.com                                                                                  Maxim Integrated │ 14


MAX9288/MAX9290                                                                           3.12Gbps GMSL Deserializers
                                                               for Coax or STP Input and MIPI CSI-2 Output
AC Electrical Characteristics (continued)
(VAVDD18 = VDVDD18 = 1.7V to 1.9V, VAVDD3 = 3.0V to 3.6V, VIOVDD = 1.7V to 3.6V, RL = 100Ω ±1% (differential), EP connected
to PCB ground (GND), TA = -40°C to +105°C, unless otherwise noted. Typical values are at VAVDD18 = VDVDD18 = VIOVDD = 1.8V,
VAVDD3 = 3.3V, TA = +25°C.)
           PARAMETER                 SYMBOL                      CONDITIONS                        MIN       TYP       MAX     UNITS
                                                  Transmitted time interval from the start                           105ns
 Clock End of Transmission
                                         tEOT     of tHS-TRAIL or tCLK-TRAIL to start of the                         + 12 x      ns
 Time
                                                  LP-11 state following a HS burst                                      UI
                                                  Time that the transmitter drivesLP-11
 HS Exit Time                         tHS-EXIT                                                     100                           ns
                                                  following a HS burst
                                                  Time that the transmitter drives the
 Start of Transmission: Data              tHS-    data lane LP-00 line state immediately         40ns + 4            85ns +
                                                                                                                                 ns
 Prepare Time                        PREPARE      before the HS-0 line state starting the HS       x UI               6 x UI
                                                  transmission
                                          tHS-
                                                  tHS-PREPARE + time that the transmitter
                                     PREPARE                                                    145ns + 10
 Start of Transition Time                         drives the HS-0 state prior to transmitting                                    ns
                                       + tHS-                                                      x UI
                                                  the sync sequence
                                        ZERO
                                                  Time that the transmitter drives the          Max(8 x UI,
 End of Transmission: Data Trail
                                     tHS-TRAIL    flipped differential state after last payload   60ns +                         ns
 Time
                                                  data bit of a HS transmission burst             4 x UI)
                                                  Transmitted length of any low-power state
 LP Transmit Time                       tLPTX                                                       50                           ns
                                                  period
Note 3: Limits are 100% production tested at TA = +105°C. Limits over the operating temperature range are guaranteed by design
           and characterization, unless otherwise noted.
Note 4: To provide a mid level, leave the input open, or, if driven, put driver in high impedance. High-impedance leakage current
           must be less than ±10µA.
Note 5: IIN_ min due to voltage drop across the internal pullup resistor.
Note 6: Not production tested. Guaranteed by design.
Note 7: HDCP enabled (MAX9290 only). IOVDD current is not production tested. For the MAX9288 (or when HDCP is disabled on
           the MAX9290), subtract the HDCP supply current, as shown in Table 25.
Note 8: Specified pin to ground.
Note 9: Specified pin to all supply/ground.
Note 10: Not production tested, guaranteed by characterization.
Note 11: Measured in serial link bit times. Bit time = 1/(30 x fPIXEL) for BWS = 0 or open. Bit time = 1/(40 x fPIXEL)
           for BWS = 1.
www.maximintegrated.com                                                                                           Maxim Integrated │ 15


MAX9288/MAX9290                                                                                                                                                                  3.12Gbps GMSL Deserializers
                                                                                                                                                                   for Coax or STP Input and MIPI CSI-2 Output
Typical Operating Characteristics
(VAVDD18 = VDVDD18 = VIOVDD = 1.8V, VAVDD3 = 3.3V, TA = +25°C, unless otherwise noted.)
                                                          SUPPLY CURRENT                                                                                                 SUPPLY CURRENT                                                                                                      SUPPLY CURRENT
                                              vs. PIXEL CLOCK FREQUENCY (BWS = LOW)                                                                         vs. PIXEL CLOCK FREQUENCY (BWS = OPEN)                                                                               vs. PIXEL CLOCK FREQUENCY (BWS = HIGH)
                                                                                                         toc01                                                                                                               toc02                                                                                          toc03
                      260                                                                                                                        260                                                                                                                 260
                                                                                                                                                          PRBS ON,
                                      PRBS ON,                                                                                                                                                                                                                                    PRBS ON,
                      240                                                                                                                               COAX MODE,                                                                                                                                        EQ ON
                                    COAX MODE,                                        EQ ON                                                      240                      EQ ON                                                                                      240        COAX MODE,
                                                                                                                                                          RGB888,
                                      RGB666,                                                                                                                                                                                                                                     RGB888,
                      220                                                                                                                                 HDCP ON
                                      HDCP ON                                                                                                    220                                                                                                                 220          HDCP ON
                                                                                                                                                        2 CHANNELS
                                    2 CHANNELS                                                                                                                                                                                                                                  2 CHANNELS
SUPPLY CURRENT (mA)                                                                                                   SUPPLY CURRENT (mA)                                                                                                      SUPPLY CURRENT (mA)
                      200                                                                                                                        200                                                                                                                 200
                      180                                                                                                                        180                                                                                                                 180
                      160                                                                                                                        160                                                                                                                 160
                      140                                                                                                                        140                                                                                                                 140
                                                                                                                                                                                                                                                                                                                   EQ OFF
                      120                                                                                                                        120                                                                                                                 120
                                                                      EQ OFF                                                                                                       EQ OFF
                      100                                                                                                                        100                                                                                                                 100
                            5                 15       25       35    45    55    65    75     85    95 105                                            15     30     45       60      75    90                                 105                                         5           20           35        50      65       80
                                                                PCLK FREQUENCY (MHz)                                                                                 PCLK FREQUENCY (MHz)                                                                                                        PCLK FREQUENCY (MHz)
                                                                                 SUPPLY CURRENT                                                                                                                                                         SUPPLY CURRENT
                                                                     vs. PIXEL CLOCK FREQUENCY (BWS = LOW)                                                                                                                                 vs. PIXEL CLOCK FREQUENCY (BWS = OPEN)
                                                                                                                           toc04                                                                                                                                                                          toc05
                                                      260                                                                                                                                                                      260
                                                                                                                                                                                                                                        PRBS ON,
                                                                   PRBS ON,                                                                                                                                                           COAX MODE,
                                                      240        COAX MODE,                          EQ ON                                                                                                                     240
                                                                                                                                                                                                                                        RGB888,                                 EQ ON
                                                                   RGB666,                                                                                                                                                              HDCP ON
                                                      220          HDCP ON                                                                                                                                                     220    4 CHANNELS
                                                                 4 CHANNELS
                                SUPPLY CURRENT (mA)                                                                                                                                          SUPPLY CURRENT (mA)
                                                      200                                                                                                                                                                      200
                                                      180                                                                                                                                                                      180
                                                      160                                                                                                                                                                      160
                                                      140                                                                                                                                                                      140
                                                      120                                                                                                                                                                      120
                                                                                       EQ OFF                                                                                                                                                                                         EQ OFF
                                                      100                                                                                                                                                                      100
                                                            5        15    25    35    45     55    65    75     85   95 105                                                                                                         15       30                     45          60         75       90      105
                                                                                 PCLK FREQUENCY (MHz)                                                                                                                                                                PCLK FREQUENCY (MHz)
                                                                                 SUPPLY CURRENT                                                                                                                                        MAXIMUM PIXEL CLOCK FREQUENCY
                                                                     vs. PIXEL CLOCK FREQUENCY (BWS = HIGH)                                                                                                                           vs. COAX CABLE LENGTH (BER ≤ 10-10)
                                                                                                                                                                                                                                                                                                           toc07
                                                      260
                                                                                                                           toc06
                                                                                                                                                                                                                              120
                                                                   PRBS ON,
                                                      240        COAX MODE,                   EQ ON
                                                                                                                                                                                                                              100
                                                                                                                                                                                               PIXEL CLOCK FREQUENCY (MHz)
                                                                   RGB888,
                                                      220          HDCP ON
                                                                 4 CHANNELS                                                                                                                                                     80            OPTIMUM
                                SUPPLY CURRENT (mA)
                                                      200
                                                                                                                                                                                                                                               PE/EQ
                                                      180                                                                                                                                                                       60
                                                                                                                                                                                                                                           NO PE/EQ
                                                      160
                                                                                                                                                                                                                                40
                                                      140                                                                                                                                                                                  NO PE,
                                                                                                          EQ OFF                                                                                                                          10.7dB EQ
                                                      120                                                                                                                                                                       20        BER CAN BE AS LOW AS 10-12 FOR
                                                                                                                                                                                                                                          CABLE LENGTHS LESS THAN 15m
                                                      100
                                                            5              20          35           50           65                         80                                                                                   0
                                                                                                                                                                                                                                     0               5                     10         15            20       25
                                                                                 PCLK FREQUENCY (MHz)
                                                                                                                                                                                                                                                                     CABLE LENGTH (m)
www.maximintegrated.com                                                                                                                                                                                                                                                                              Maxim Integrated │ 16


MAX9288/MAX9290                                                                                                             3.12Gbps GMSL Deserializers
                                                                                                              for Coax or STP Input and MIPI CSI-2 Output
Typical Operating Characteristics (continued)
(VAVDD18 = VDVDD18 = VIOVDD = 1.8V, VAVDD3 = 3.3V, TA = +25°C, unless otherwise noted.)
                                    MAXIMUM PIXEL CLOCK FREQUENCY
                                    vs. STP CABLE LENGTH (BER ≤ 10-9)                                      MIPI CLOCK EYE PATTERN                                 MIPI CLOCK EYE PATTERN
                                                                                                                   80Mbps                                                 1000Mbps
                                                                              toc08                                                 toc09                                                                toc10
                              120
                                                                        OPTIMUM
                                                                         PE/EQ
PIXEL CLOCK FREQUENCY (MHz)
                              100
                               80       NO PE/EQ
                                           NO PE,
                               60         10.7dB EQ                                                                                         100mV/div                                                            100mV/div
                               40         6dB PE,
                                         10.7dB EQ
                               20       BER CAN BE AS LOW AS 10-12 FOR
                                        CABLE LENGTHS LESS THAN 12m
                                0
                                    0           5          10       15            20                               2ns/div                                               200ps/div
                                                     CABLE LENGTH (m)
                                                            MIPI DATA EYE PATTERN                                                                       MIPI DATA EYE PATTERN
                                                                    80Mbps             toc11
                                                                                                                                                               1000Mbps              toc12
                                                                                               100mV/div                                                                                     100mV/div
                                                                    2ns/div                                                                                  200ps/div
                                                                    MIPI SOT           toc13
                                                                                                                                                              MIPI EOT               toc14
                                                                                               500mV/div                                                                                     500mV/div
                                                                   50ns/div                                                                                   50ns/div
www.maximintegrated.com                                                                                                                                                       Maxim Integrated │ 17


MAX9288/MAX9290                                                                          3.12Gbps GMSL Deserializers
                                                                           for Coax or STP Input and MIPI CSI-2 Output
Pin Configuration
                           TOP VIEW
                                       AVDD18   DOUT0-   DOUT0+   DOUT1-   DOUT1+   CLK-    CLK+   DOUT2-   DOUT2+   DOUT3-   DOUT3+   AVDD18
                                        36 35             34 33 32                  31      30 29            28       27       26       25
                          DVDD18 37                                                                                                             24 RSVD
                       ADD1/CNTL3 38                                                                                                            23 DVDD18
                       ADD0/CNTL0 39                                                                                                            22 CDS
                            LOCK 40                                                                                                             21 IOVDD
                             ERR 41                                                                                                             20 HIM/CNTL1
                             DRS 42
                                                                              MAX9288                                                           19 ADD2/CNTL2
                                                                              MAX9290
                           IOVDD 43                                                                                                             18 SD
                            LFLT 44                                                                                                             17 SCK
                            LMN0 45                                                                                                             16 WS
                            LMN1 46                                                                                                             15 PWDN
                                                                                                                       EP*
                           AVDD3 47               +                                                                                             14 TX/SCL
                           CX/TP 48                                                                                                             13 RX/SDA
                                         1        2        3        4        5        6      7       8       9       10       11       12
                                       INTOUT
                                                GPI
                                                         I2CSEL   GPIO0    BWS
                                                                                    AVDD3
                                                                                            IN+    IN-      MS
                                                                                                                     DVDD18
                                                                                                                              GPIO1
                                                                                                                                       EQS
                                                                TQFN/SWTQFN
                                                             (7mm x 7mm x 0.75mm)
                                   CONNECT EP TO GROUND PLANE
Pin Description
  PIN         NAME                                                                                          FUNCTION
                           A/V Status Register Interrupt Output. Indicates new data in the A/V status registers. INTOUT is reset
    1        INTOUT
                           when the A/V status registers are read.
    2          GPI         General-Purpose Input with Internal Pulldown to EP. The serializer GPO (or INT) output follows GPI.
                           I2C Select. Control channel interface protocol select input with internal pulldown to EP. Set I2CSEL =
    3         I2CSEL
                           high to select I2C interface. Set I2CSEL = low to select UART interface.
    4         GPIO0        Open-Drain, General-Purpose Input/Output, with Internal 60kΩ Pullup to IOVDD
                           Three-Level Bus Width Select Input. Set BWS to the same level on both sides of the serial link. Set
    5          BWS         BWS = low, with 6kΩ (max) pulldown for 24-bit mode. Set BWS = high, with 6kΩ (max) pullup to
                           IOVDD for 32-bit mode. Set BWS = open for high-bandwidth mode.
                           3.3V Analog Power Supply. Bypass AVDD3 to EP with 0.1µF and 0.001µF capacitors as close as
  6, 47       AVDD3
                           possible to the device with the smaller capacitor closest to AVDD3.
    7           IN+        Noninverting Coax/Twisted-Pair Serial Input
    8           IN-        Inverting Coax/Twisted-Pair Serial Input
www.maximintegrated.com                                                                                                                                         Maxim Integrated │ 18


MAX9288/MAX9290                                                                3.12Gbps GMSL Deserializers
                                                       for Coax or STP Input and MIPI CSI-2 Output
Pin Description (continued)
  PIN          NAME                                                     FUNCTION
                        Mode Select with Internal Pulldown to EP. MS sets the control-link mode when CDS = high. Set MS
    9           MS      = low, to select base mode. Set MS = high to select the bypass mode. MS sets autostart mode when
                        CDS = low.
 10, 23,                1.8V Digital Power Supply. Bypass DVDD18 to EP with 0.1µF and 0.001µF capacitors as close as
             DVDD18
   37                   possible to the device with the smaller value capacitor closest to DVDD18.
   11         GPIO1     Open-Drain, General-Purpose Input/Output, with Internal 60kΩ Pullup to IOVDD
                        Equalizer Select Input, with Internal Pulldown to EP. The state of EQS latches upon power-up or
                        when resuming from power-down mode (PWDN = low). Leave EQS open for 10.7dB equalizer boost
   12           EQS
                        (EQTUNE = 1001). Connect EQS to IOVDD with a 30kΩ resistor for 5.2dB equalizer boost (EQTUNE =
                        0100).
                        UART Receive/I2C Serial Data Input/Output, with Internal 30kΩ Pullup to IOVDD. Function is
                        determined by the state of I2CSEL at power-up. RX/SDA has an open-drain driver and requires a
   13         RX/SDA    pullup resistor.
                        RX: Input of the deserializer’s UART.
                        SDA: Data input/output of the deserializer’s I2C Master/Slave.
                        UART Transmit/I2C Serial Clock Input/Output, with Internal 30kΩ Pullup to IOVDD. Function is
                        determined by the state of I2CSEL at power-up. TX/SCL has an open-drain driver and requires a pullup
   14         TX/SCL    resistor.
                        TX: Output of the deserializer’s UART.
                        SCL: Clock input/output of the deserializer’s I2C Master/Slave.
                        Active-Low, Power-Down Input, with Internal Pulldown to EP. Set PWDN low to enter power-down
   15         PWDN
                        mode to reduce power consumption.
                        I2S/TDM Word-Select Input/Output. Powers up as an I2S output (deserializer provided clock). Set
   16           WS      AUDIOMODE bit = ‘1’ to change WS to an input with internal pulldown to GND and supply WS
                        externally (system provided clock).
                        I2S/TDM Serial-Clock Input/Output. Powers up as an I2S output (deserializer provided clock). Set
   17           SCK     AUDIOMODE bit = ‘1’ to change SCK to an input with internal pulldown to GND and supply SCK
                        externally (system provided clock).
                        I2S/TDM Serial-Data Output. Disable I2S/TDM encoding to serial data to use SD as an additional
   18            SD
                        control/data output. Encrypted when HDCP is enabled.
                        Address Selection Input/Auxiliary Control Signal Output, with Internal Pulldown to EP. Functions as
                        ADD2 input at power-up or when resuming from power-down mode (PWDN = low), and switches to
                        CNTL2 output automatically after power-up.
   19      ADD2/CNTL2   ADD2: Bit value is latched at power-up or when resuming from power-down mode (PWDN = low). See
                        Table 1. Connect ADD2/CNTL2 to IOVDD with a 30kΩ resistor to set high or leave open to set low.
                        CNTL2: Used only in 32-bit and high-bandwidth mode (BWS = high, open). CNTL2 is mapped from the
                        GMSL serializer’s CNTL2 or DIN28 input.
www.maximintegrated.com                                                                                    Maxim Integrated │ 19


MAX9288/MAX9290                                                                 3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and MIPI CSI-2 Output
Pin Description (continued)
  PIN          NAME                                                     FUNCTION
                        High-Immunity Mode Input/Auxiliary Control Signal Output With Internal Pulldown to EP. Functions
                        as HIM input at power-up or when resuming from power-down mode (PWDN = low), and switches to
                        CNTL2 output automatically after power-up.
                        HIM: Default HIGHIMM bit value is latched at power-up or when resuming from power-down mode
   20       HIM/CNTL1   (PWDN = low) and is active-high. Connect HIM/CNTL1 to IOVDD with a 30kΩ resistor to set high or
                        leave open to set low. HIGHIMM can be programmed to a different value after power-up. HIGHIMM in
                        the serializer must be set to the same value.
                        CNTL1: Used only in 32-bit and high-bandwidth mode (BWS = high, open). CNTL1 is mapped from the
                        GMSL serializer’s CNTL1, DIN27, or RES input.
                        I/O Supply Voltage. 1.8V to 3.3V logic I/O power supply. Bypass IOVDD to EP with 0.1µF and 0.001µF
 21, 43       IOVDD
                        capacitors as close as possible to the device with the smallest value capacitor closest to IOVDD.
                        Control Direction Selection Input, with Internal Pulldown to EP. Control link direct selection input
   22           CDS     with internal pulldown to EP. Set CDS = low when the control channel master µC is connected at the
                        serializer. Set CDS = high when the control channel master µC is connected at the deserializer.
   24           RES     Reserved. Leave unconnected
                        1.8V Analog Power Supply. Bypass AVDD18 to EP with 0.1µF and 0.001µF capacitors as close as
 25, 36      AVDD18
                        possible to the device with the smaller capacitor closest to AVDD18.
 26–29,      DOUT_+,
                        CSI-2 Data Outputs
 32–35        DOUT_-
 30, 31     CLK+, CLK-  CSI-2 Clock Output
                        Auxiliary Control Signal Output/Address Selection Input, with Internal Pulldown to EP. Functions as
                        ADD1 input at power-up or when resuming from power-down mode (PWDN = low), and switches to
                        CNTL3 output automatically after power-up.
   38      ADD1/CNTL3
                        ADD1: Bit value is latched at power-up or when resuming from power-down mode (PWDN = low). See
                        Table 1. Connect ADD1/CNTL3 to IOVDD with a 30kΩ resistor to set high or leave open to set low.
                        CNTL3: Used only in high-bandwidth mode (BWS = open.
                        Auxiliary Control Signal Output/Address Selection Input, with Internal Pulldown to EP. Functions as
                        ADD0 input at power-up or when resuming from power-down mode (PWDN = low), and switches to
                        CNTL0 output automatically after power-up.
   39      ADD0/CNTL0
                        ADD0: Bit value is latched at power-up or when resuming from power-down mode (PWDN = low).
                        See Table 1. Connect ADD0/CNTL0 to IOVDD with a 30kΩ resistor to set high or leave open to set low.
                        CNTL0: Used only in high-bandwidth mode (BWS = open).
                        Open-Drain Lock Output, with Internal 60kΩ Pullup to IOVDD. LOCK = high indicates that PLLs are
   40          LOCK     locked with correct serial-word-boundary alignment. LOCK = low indicates that PLLs are not locked or
                        an incorrect serial-word-boundary alignment. LOCK is high when PWDN = low.
                        Error Output. Open-drain data error detection and/or correction indication output with internal 60kΩ
   41           ERR
                        pullup to IOVDD. ERR is high when PWDN is low.
www.maximintegrated.com                                                                                       Maxim Integrated │ 20


MAX9288/MAX9290                                                                                    3.12Gbps GMSL Deserializers
                                                                    for Coax or STP Input and MIPI CSI-2 Output
Pin Description (continued)
   PIN        NAME                                                                       FUNCTION
                              Data-Rate Select Input. DRS is latched upon power-up or when PWDN transitions low-to-high. Set
    42          DRS           DRS high for pixel clock rates below 16.66MHz (BWS = low), 12.5MHz (BWS = high), or 36.66MHz
                              (BWS = open). Set DRS = low for faster pixel clock rates.
                              Active-Low Open-Drain Line-Fault Output. LFLT has a 60kΩ internal pullup to IOVDD. LFLT = low
    44         LFLT
                              indicates a line fault. LFLT is high when PWDN = low.
    45         LMN0           Line Fault Monitor Input 0 (See Figure 1)
    46         LMN1           Line Fault Monitor Input 1 (See Figure 1)
                              Three-Level Coax/Twisted Pair Select Input. Use 6kΩ (max) pullup to IOVDD or pulldown resistor for
    48        CX/TP
                              setting CX/TP = high or low. See Table 12 for function.
                              Exposed Pad. EP is internally connected to device ground. MUST connect EP to the PCB ground plane
    —            EP
                              through an array of vias for proper thermal and electrical performance.
Functional Diagram
                                                  PLL                             CLKDIV                             CDRPLL
                                                                                                             MAX9288
         CLK±
                                                                                          (MAX9290           MAX9290
                                                                                            ONLY)                                                 CX/TP
                                                                  RGB
      DOUT0±                         RGB                                           HDCP
                                                                                 DECRYPT
                                                      VIDEO                                                                                        IN+
                                      HS                          HS                                                SERIAL TO
                       PARALLEL       VS                          VS                                                PARALLEL                       IN-
      DOUT1±                                           SYNC
                        TO CSI-2      DE                          DE
                                                                                                                                   CML RX
                                                                                                                                   AND EQ
                                                                                HDCP       HDCP
      DOUT2±                                                                                           8B/10B
                                                                                KEYS     CONTROL
                                                         FIFO                                         DECODE/
                                                                                                    DESCRAMBLE
                                                                                                                                TX
      DOUT3±
                                                    CONTROL
                                                                   CNTL[3:0]
 ADD0/CNTL0,                                          (9B10B)
                                                                    (9B10B)                                             REVERSE
   HIM/CNTL1,
 ADD2/CNTL2,                           ADD[2:0],                     ACB             HDCP                               CONTROL
                                                      I2S/TDM                                                           CHANNEL
  ADD1/CNTL3                                HIM                                   DECRYPT
                                                                     FCC
                                                                                                                                         ADD[2:0] MS
                           DATA DESCRIPTION                                                                               CONTROL
                               REGISTERS                                      UART/I2C
                         INTOUT                  SD       WS  SCK    GPI GPIO_ TX/     RX/ I2CSEL                        PWDN BWS     CDS     EQS
                                                                               SCL     SDA
www.maximintegrated.com                                                                                                         Maxim Integrated │ 21


MAX9288/MAX9290                                             3.12Gbps GMSL Deserializers
                                        for Coax or STP Input and MIPI CSI-2 Output
                                                                                  1.8V
                        MAX9288/MAX9290                                   45.3kΩ*        45.3kΩ*
                              GMSL
                           DESERIALIZER     LMN0                                                  LMN0
                                                                                                  LMN1
              OUTPUT                                                      4.99kΩ*        4.99kΩ*       GMSL
               LOGIC                                                                               DESERIALIZER
                (IN+)                                            TWISTED PAIR
                                                                                                  IN+
                                                                                                  IN-
                                                  49.9kΩ*    49.9kΩ* CONNECTORS
   LFLT
                             REFERENCE                                              1.8V
                              VOLTAGE
                             GENERATOR
                                                                                         45.3kΩ*
                                            LMN1
                                                                                                  LMN0
              OUTPUT                                                                     4.99kΩ*       GMSL
               LOGIC                                                                               DESERIALIZER
                (IN-)                                              COAX
                                                                                                  IN+
                                                                                                  IN-
                                                           49.9kΩ*
                                                                     CONNECTORS         49.9Ω*
                                                 *±1%
                                                 TOLERANCE
Figure 1. Line Fault
www.maximintegrated.com                                                                       Maxim Integrated │ 22


MAX9288/MAX9290                                                                                               3.12Gbps GMSL Deserializers
                                                                                     for Coax or STP Input and MIPI CSI-2 Output
                                                                                                                        RL/2
                                                                                                          IN+
                                                           MAX9288
                                                           MAX9290
                                                                                                                 VOD
                                                                              REVERSE
                                                                CONTROL-CHANNEL                                                         VCMR
                                                                                                           IN-
                                                                        TRANSMITTER                                     RL/2
                                             IN+                                                                      IN-
             VCMR
                                              IN-                                                                    IN+
                    VROH
                                     0.9 x VROH
                           0.1 x VROH
      (IN+) - (IN-)
                                                                                                   0.1 x VROL
                                                 tR
                                                                                                   0.9 x VROL
                                                                                                                                                     VROL
                                                                                                                          tF
Figure 2. Reverse Control-Channel Output Parameters
                                  RL/2
                                                                      IN+
                                                                                                                                             VIS(P)
                                                                                                                 49.9Ω       0.22µF
                                                                                                                                             IN_
                                                            VID(P)
                                  RL/2
                                                                       IN- _
   VIN+
          +
          _                                         CIN           CIN                                      +
                                                                                               VIN_
                         +                                                                                  -
                    VIN-                                                                                                            CIN
                         _
                                                        VID(P) = | VIN+ - VIN- |
                                                        VCMR = (VIN+ + VIN-)/2
Figure 3. Test Circuit for Differential Input Measurement                                  Figure 4. Test Circuit for Single-Ended Input Measurement
www.maximintegrated.com                                                                                                                    Maxim Integrated │ 23


MAX9288/MAX9290                                                                        3.12Gbps GMSL Deserializers
                                                                   for Coax or STP Input and MIPI CSI-2 Output
                                                                                  200 PCLK                                     200 PCLK
                                                             2000 PCLK CYCLES                      2000 PCLK CYCLES
                                                                                   CYCLES                                       CYCLES
                SIGNAL1
                       VS2
                 DE/HS3
     DIN_ (EVEN INPUTS)
      DIN_ (ODD INPUTS)
                 PCLKIN
                           1. GMSL SERIALIZER INPUT SIGNAL
                           2. VS STARTS LOW AND REMAINS HIGH
                           3. REGISTER SETTING DETERMINES IF DE OR HS IS USED
Figure 5. Worst-Case Pattern Output
                           START            BIT 7                                                                 STOP
                         CONDITION          MSB                BIT 6                BIT 0      ACKNOWLEDGE     CONDITION
   PROTOCOL
                            (S)             (A7)                (A6)                (R/W)           (A)            (P)
                  tSU;STA              tLOW     tHIGH
                                                             1/fSCL
                                                                                                                                  VIOVDD x 0.7
        SCL
                                                                                                                                  VIOVDD x 0.3
                                                                              tSP
                    tBUF                              tf
                                             tr
                                                                                                                                  VIOVDD x 0.7
        SDA
                                                                                                                                  VIOVDD x 0.3
                              tHD;STA                    tSU;DAT      tHD;DAT             tVD;DAT         tVD;ACK      tSU;STO
Figure 6. I2C Timing Parameters
www.maximintegrated.com                                                                                                Maxim Integrated │ 24


MAX9288/MAX9290                                                             3.12Gbps GMSL Deserializers
                                                     for Coax or STP Input and MIPI CSI-2 Output
                                                                      CL
                                                  SINGLE-ENDED OUTPUT LOAD
                                                         0.8 x VI0VDD
                                                         0.2 x VI0VDD
                                                tR                       tF
Figure 7. Output Rise-and-Fall Times
                  SERIAL WORD LENGTH
                    SERIAL WORD N
             (FIRST PIXEL WORD OF A LINE)       SERIAL WORD N +1                SERIAL WORD N+2
        FIRST BIT                      LAST BIT
        TxDOUT+
                                                                                             SERIAL BYTE N, N+1, N+2
        TxDOUT-
                                   tSD
Figure 8. Deserializer Delay
www.maximintegrated.com                                                                             Maxim Integrated │ 25


MAX9288/MAX9290                                                                              3.12Gbps GMSL Deserializers
                                                                 for Coax or STP Input and MIPI CSI-2 Output
                                                                                    VIH_MIN
                                    DESERIALIZER
                                        GPI
                                                 VIL_MAX
                                                           tGPIO                  tGPIO
                                                                   VOH_MIN
                                     SERIALIZER
                                        GPO
                                                                                             VOL_MAX
Figure 9. GPI-to-GPO Delay
      IN+, IN-                                                                   IN+, IN-
                                                                                              PWDN    VIH1
                              tLOCK
                                                                                                           tPU
      LOCK                                               VOH
                                                                                                                           VOH
                                                                                             LOCK
                      PWDN MUST BE HIGH
Figure 10. Lock Time                                                        Figure 11. Power-Up Delay
                                    WS
                                                            tDVA   tDVB
                                                                                   tR
                                   SCK
                                                                   tDVB    tDVA
                                                                                            tF
                                     SD
Figure 12. Output I2S Timing Parameters
www.maximintegrated.com                                                                                        Maxim Integrated │ 26


MAX9288/MAX9290                                                                                                      3.12Gbps GMSL Deserializers
                                                                                  for Coax or STP Input and MIPI CSI-2 Output
                                                                        tLPTX        tCLK-PREPARE          tCLK-ZERO
                                                      CLK+/-
                         NOTE: THE CSI
                         CLOCK RUNS IN              VIL(max)        VTERM-EN(max)
                          CONTINUOUS
                          MODE ONLY.                                               VIDTH(max)
                                                                      TD-TERM-EN
                                                           LP-11         LP-01         LP-00
                                                         tHS-SETTLE
                 CLK+/-
                                    tLPTX       tHS-PREPARE            tHS-ZERO            tHS-SYNC                      DISCONNECT TERMINATOR
                DOUT_+/-
                VIL(max)
                                                                                                                           VIH(min)
                                VTERM-EN(max)
                                              VIDTH(max)
                                   tD-TERM-EN
                                                                                               CAPTURE 1ST DATA BIT                                         tREOT
                      LP-11          LP-01        LP-00                                                                                            tHS-SKIP               LP-11
                                                         tHS-SETTLE                                                                           tEOT
                                                                                                                                    tHS-TRAIL                     tHS-EXIT
Figure 13. MIPI Output Timing Parameters
Detailed Description                                                                                The control channel enables a µC to program the serial-
The MAX9288/MAX9290 deserializers, when paired with                                                 izer and deserializer registers and program registers on
the MAX9275/MAX9277/MAX9279/MAX9281 serializ-                                                       peripherals. The control channel is also used to perform
ers, provide the full set of operating features, but are                                            HDCP functions (MAX9290 only). The µC can be located
backward-compatible with the MAX9249–MAX9270 fam-                                                   at either end of the link, or when using two µCs, at both
ily of gigabit multimedia serial link (GMSL) devices, and                                           ends. Two modes of control-channel operation are avail-
have basic functionality when paired with any GMSL                                                  able. Base mode uses either I2C or GMSL UART protocol,
device. The MAX9290 has high-bandwidth digital content                                              while bypass mode uses a user-defined UART protocol.
protection (HDCP), while the MAX9288 does not.                                                      UART protocol allows full-duplex communication, while
                                                                                                    I2C allows half-duplex communication.
Each deserializer has a maximum serial-bit rate of
3.12Gbps for up to 15m of cable and operates up to a                                                The serial input complies with ISO 10605 and IEC 61000-
maximum output clock of 104MHz in 24-bit mode and                                                   4-2 ESD protection standards.
27-bit high-bandwidth mode, or 78MHz in 32-bit mode.                                                Register Mapping
This bit rate and output flexibility support a wide range
                                                                                                    Registers set the operating conditions of the deserial-
of displays, from QVGA (320 x 240) to 1920 x 720 and
                                                                                                    izers and are programmed using the control channel
higher with 24-bit color, as well as megapixel image sen-
                                                                                                    in base mode. The MAX9288/MAX9290 holds its own
sors. An encoded audio channel supports L-PCM I2S
                                                                                                    device address and the device address of the serial-
stereo and up to eight channels of L-PCM in TDM mode.
                                                                                                    izer it is paired with. Similarly, the serializer holds its
Sample rates of 32kHz to 192kHz are supported with
                                                                                                    own device address and the address of the MAX9288/
sample depth from 8 to 32 bits. Input equalization, com-
                                                                                                    MAX9290. Whenever a device address is changed, be
bined with GMSL serializer pre/deemphasis, extends the
                                                                                                    sure to write the new address to both devices. The default
cable length and enhances link reliability.
                                                                                                    device address of the deserializer is set by the ADD_ and
                                                                                                    CX/TP inputs (Table 1). Registers 0x00 and 0x01 in both
                                                                                                    devices hold the device addresses.
www.maximintegrated.com                                                                                                                                        Maxim Integrated │ 27


MAX9288/MAX9290                                                                       3.12Gbps GMSL Deserializers
                                                              for Coax or STP Input and MIPI CSI-2 Output
Table 1. Device Address Defaults (Register 0x00, 0x01)
                                                                DEVICE ADDRESS                     SERIALIZER        DESERIALIZER
                      PIN
                                                                       (BIN)                          DEVICE             DEVICE
                                                                                                    ADDRESS            ADDRESS
    CX/TP       ADD2       ADD1      ADD0       D7    D6     D5    D4     D3    D2   D1     D0         (hex)              (hex)
  High/Low       Low        Low       Low        1     0      0    X*      0     0    0     R/W          80                 90
  High/Low       Low        Low       High       1     0      0    X*      0     1    0     R/W          84                 94
  High/Low       Low        High      Low        1     0      0    X*      1     0    0     R/W          88                 98
  High/Low       Low        High      High       0     1      0    X*      0     1    0     R/W          44                 54
  High/Low       High       Low       Low        1     1      0    X*      0     0    0     R/W          C0                 D0
  High/Low       High       Low       High       1     1      0    X*      0     1    0     R/W          C4                 D4
  High/Low       High       High      Low        1     1      0    X*      1     0    0     R/W          C8                 D8
  High/Low       High       High      High       0     1      0    X*      1     0    0     R/W          48                 58
    Open**       Low        Low       Low        1     0      0    X*      0     0    X*    R/W          80                 92
    Open**       Low        Low       High       1     0      0    X*      0     1    X*    R/W          84                 96
    Open**       Low        High      Low        1     0      0    X*      1     0    X*    R/W          88                 9A
    Open**       Low        High      High       0     1      0    X*      0     1    X*    R/W          44                 56
    Open**       High       Low       Low        1     1      0    X*      0     0    X*    R/W          C0                 D2
    Open**       High       Low       High       1     1      0    X*      0     1    X*    R/W          C4                 D6
    Open**       High       High      Low        1     1      0    X*      1     0    X*    R/W          C8                 DA
    Open**       High       High      High       0     1      0    X*      1     0    X*    R/W          48                 5A
*X = 0 for the serializer address, X = 1 for the deserializer address.
**CX/TP determine the serial-cable type CX/TP = open addresses only for coax mode.
Output Bit Map                                                           special control-signal packets. In all modes, the last 3 bits
The input/output bit width depends on settings of the bus                contain the embedded audio channel, the embedded for-
width pin (BWS) and the CSI-2 output mode. Table 4 and                   ward control channel, and the parity bit of the serial word
Table 3 list the bit map for video signals. Table 4 lists the            (Figure 14, Figure 15, Figure 16).
bit map for control signals. Unused control output bits are              GMSL-to-CSI-2 Conversion and Output
pulled low.
                                                                         The GMSL deserializer recovers the clock from the
Serial Link Signaling and Data Format                                    serialized input signals and extracts the video, audio,
The serializer uses differential CML signaling to drive                  and control. Video data are packetized to according to
twisted-pair cable and single-ended CML to drive                         MIPI CSI-2 packet formats and sent out through the MIPI
coaxial cable with programmable pre/deemphasis and                       DPHY serial lanes.
AC-coupling. The deserializer uses AC-coupling and                       Video Data Operation
programmable channel equalization.
                                                                         The device converts the video control signal VS to the
Input data is scrambled and then 8b/10b coded (9b/10b                    CSI-2 Frame Start or Frame End short packet (Figure 17).
in high-bandwidth mode). The deserializer recovers the                   The converter also assembles the pixel color data into
embedded serial clock, then samples, decodes, and                        the CSI-2 long packets based on the formats and/or pixel
descrambles the data. In 24-bit mode, the first 21 bits                  count programmed by the user (Figure 18, Figure 19,
contain 18 bits of video data and 3 bits of control data                 Figure 20, Figure 21, Figure 22, Figure 23, Figure 24,
(HS/VS/DE). In 32-bit mode, the first 29 bits contain                    Figure 25, Figure 26, Figure 27, Figure 28, Figure 29,
24 bits of video data, 3 bits of control data (HS/VS/DE)                 Figure 30, and Figure 31). DE low period needs to be a
and two bits of control data (CNTL1/CNTL2). In high-                     minimum 200 PCLK cycles to accommodate SOT and
bandwidth mode, the first 24 bits contain video data, or                 EOT during the DE blanking period.
www.maximintegrated.com                                                                                          Maxim Integrated │ 28


MAX9288/MAX9290                                                                                           3.12Gbps GMSL Deserializers
                                                                             for Coax or STP Input and MIPI CSI-2 Output
                                                                        24 BITS
     SERIAL DATA        D0         D1                            D17      D18        D19      D20    ACB        FCC   PCB
                                                                                                                                  FORWARD              PACKET
                                                                                                         AUDIO DECODE             CONTROL-         PARITY CHECK
                                                                                                                                CHANNEL BIT              BIT
        INTERNAL                                                       DOUT18/ DOUT19/ DOUT20/                                  RX/
                      DOUT0       DOUT1                         DOUT17                               WS         SCK   SD                TX/SCL
    PARALLEL BIT                                                          HS         VS       DE                                SDA
                                                                          HS         VS       DE
                                       VIDEO DATA (TO                         CONTROL BITS                I2S/TDM           UART/I2C
                                           CSI-2)                                (TO CSI-2)                AUDIO
                     DE/VS/HS MUST BE SET AT DOUT[20:18]
                     MAX9290 NOTE: ONLY DOUT[17:0] AND AUDIO HAVE HDCP ENCRYPTION.
Figure 14. 24-Bit Mode Serial Data Format
                                                                           32 BITS
      SERIAL
               D0      D1            D17    D18     D19     D20    D21   D22     D23     D24   D25  D26     D27   D28 ACB     FCC    PCB
       DATA
                                                                                                                                             FORWARD       PACKET
                                                                                                                        AUDIO DECODE         CONTROL-       PARITY
                                                                                                                                           CHANNEL BIT    CHECK BIT
   INTERNAL
              DOUT   DOUT           DOUT   DOUT    DOUT    DOUT   DOUT DOUT    DOUT     DOUT  DOUT DOUT                                     RX/     TX/
   PARALLEL                                                                                               CNTL1 CNTL2  WS     SCK    SD
                0       1             17   18/HS   19/VS   20/DE   21    22       23     24    25   26                                      SDA    SCL
         BIT
                                             HS     VS      DE
                      VIDEO DATA              CONTROL BITS                       VIDEO DATA           AUX CONTROL       I2S/TDM
                                                                                                                                          UART/I2C
                       (TO CSI-2)               (TO CSI-2)                         (TO CSI-2)              BITS          AUDIO
          DE/VS/HS MUST BE SET AT DOUT[20:18].
          MAX9290 NOTE: ONLY DOUT[17:0], DOUT[26:21], AND AUDIO HAVE HDCP ENCRYPTION.
Figure 15. 32-Bit Mode Serial Data Format
www.maximintegrated.com                                                                                                                   Maxim Integrated │ 29


MAX9288/MAX9290                                                                                                                     3.12Gbps GMSL Deserializers
                                                                                                 for Coax or STP Input and MIPI CSI-2 Output
                                                                     27 BITS                                                                                                     27 BITS
   SERIAL DATA    D0     D1                        D17      D18    D19        D20     D21    D22    D23  ACB     FCC     PCB                                           SPECIAL SERIAL-DATA PACKET
                                                                                                                                 FORWARD        PACKET
                                                                                                            AUDIO DECODE         CONTROL-       PARITY                  CONTROL-SIGNAL DECODING
                                                                                                                                CHANNEL BIT    CHECK BIT
                 DOUT   DOUT                      DOUT     DOUT   DOUT       DOUT    DOUT   DOUT   DOUT                         RX/      TX/             CNTL0/ DOUT27/ DOUT28/ CNTL3     DOUT    DOUT     DOUT
     INPUT PIN                                                                                           WS      SCK      SD
                   0      1                        17       21      22        23      24     25     26                          SDA      SCL              ADD0   CNTL1 CNTL2      ADD1    18/HS   19/VS    20/DE
         INPUT
        SIGNAL     R0    R1                        B5       R6     R7         G6      G7     B6     B7                                                                                      HS     VS       DE
                                RGB DATA                                       RGB DATA                        I2S/TDM            UART/I2C                            AUX                      CONTROL BITS
                                                                                                                AUDIO                                              CONTROL
                                                                                                                                                                      BITS
                VS/HS MUST BE SET AT DOUT[20:18].
                MAX9290 NOTE: ONLY DOUT[17:0], DOUT[26:21] AND ACB HAVE HDCP ENCRYPTION.
Figure 16. High-Bandwidth Mode Serial-Data Format
                 ≥ 200PCLK               ≥ 200PCLK                                                                                                   ≥ 200PCLK                       ≥ 200PCLK
                VS
               HS*
                                                                                               ≥ 200PCLK
               DE*
              DOUT
   CSI-2 DOUT_±
                                       SPKT                                    LPKT                                          LPKT                                                    SPKT
                              LPS SOT FS EOT LPS                                         LPS SOT PH                    DATA                  PF EOT LPS                    LPS SOT FE EOT LPS
                         *REGISTER SETTING DETERMINES WHETHER DE OR HS IS USED FOR PACKET TIMING
                             KEY:
                             SOT: START OF TRANSMISSION                                       EOT: END OF TRANSMISSION
                             PH: PACKET HEADER                                                PF: PACKET FOOTER
                             FS: FRAME START                                                  FE: FRAME END
                             LPS: LOW POWER STATE
Figure 17. Transmitting a Frame from GMSL to MIPI
www.maximintegrated.com                                                                                                                                                          Maxim Integrated │ 30


MAX9288/MAX9290                                                                                                                                     3.12Gbps GMSL Deserializers
                                                                                                          for Coax or STP Input and MIPI CSI-2 Output
                                                                                                                 GMSL TO CSI-2
                                                                                                                                                                                      NO INPUT WHEN BWS = LOW
                                                                                                                    RGB565
                            GMSL                                                                                                                              DOUT18 DOUT19 DOUT20
                                       DOUT0    DOUT1          DOUT4      DOUT5    DOUT6          DOUT10 DOUT11 DOUT12            DOUT15 DOUT16 DOUT17                                    DOUT21       DOUT26
                    PARALLEL BIT                                                                                                                                /HS       /VS     /DE
                                        R-0       R-1            R-4       G-0       G-1            G-5      B-0       B-1          B-4      RES     RES        HS         VS      DE        RES         RES
                                                                                                                                                           CONTROLS FS & FE AND PACKET
                                                                                                                                                                      START/END
    LINE                          WRD 1            WRD 2             WRD 3            WRD 4                        WORD (WC – 3)             WORD (WC – 2)           WORD (WC -1)              WORD WC
                                                                                                                                                                                                                      LINE STOP
    START
       PACKET HEADER           B1[4:0]    G1[5:0]     R1[4:0]     B2[4:0]    G2[5:0]     R2[4:0]                 B(N-1)[4:0]     G(N-1)[5:0]      R(N-1)[4:0]       B(N)[4:0]      G(N)[5:0]      R(N)[4:0]   PACKET FOOTER
                                                            LSB                      MSB                  LSB                             MSB              LSB                          MSB
                                                             B-0     B-1     B-2      B-3     B-4        G-0     G-1      G-2   G-3     G-4    G-5         R-0    R-1      R-2  R-3       R-4
          8 BITS            16 BITS             8 BITS                                                                                                                                              8 BITS        8 BITS
         DATA ID         WORD COUNT               ECC                                                                                                                                            CRC LS BYTE   CRC MS BYTE
                                                                       D0      D1       D2       D3     D4      D5      D6     D7
                                                                       DT0     DT1     DT2     DT3      DT4    DT5       0     0
             D0     D1      D2      D3      D4       D5       D6     D7
            DT0     DT1    DT2      DT3     DT4     DT5     VC0      VC1
                            DATA TYPE                     1 OF 4 CHANNEL
                             SELECT                            SELECT                                                                                                           WORD COUNT
                                                                                                                                                                    PIXEL             BYTES              BITS
                 DATA TYPE                                                 DESCRIPTION                                                                                1                 2                 16
                 0X00 – 0X07    SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                               N                2N
                 0X08 – 0X0F    GENERIC SHORT PACKET DATA TYPES
                 0X10 – 0X17    GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO
                 0X18 – 0X1F    YUV DATA
                 0X20 – 0X27    RGB DATA
                 0X28 – 0X2F    RAW DATA
                 0X30 – 0X37    USER DEFINED BYTE BASED DATA
                 0X38 – 0X3F    RESERVED
Figure 18. RGB565 Output
www.maximintegrated.com                                                                                                                                                                              Maxim Integrated │ 31


MAX9288/MAX9290                                                                                                                                     3.12Gbps GMSL Deserializers
                                                                                                           for Coax or STP Input and MIPI CSI-2 Output
                                                                                                                 GMSL TO CSI-2
                                                                                                                    RGB666
                       GMSL                                                                                                                DOUT18 DOUT19 DOUT20
                                      DOUT0    DOUT1           DOUT5      DOUT6     DOUT7          DOUT11 DOUT12 DOUT13           DOUT17                               DOUT21      DOUT26
                   PARALLEL BIT                                                                                                              /HS     /VS      /DE
                                       R-0        R-1            R-4        G-0       G-1            G-5     B-0       B-1          B-4      HS      VS       DE         RES         RES
                                                                                                                                         CONTROLS FS & FE AND PACKET
                                                                                                                                                 START/END
      LINE                     WORD 1          WORD 2          WORD 3          WORD 4                                        WORD (WC) - 3       WORD (WC) - 2          WORD (WC) -1         WORD WC
                                                                                                                                                                                                                    LINE STOP
     START
      PACKET HEADER           B1[5:0]    G1[5:0]      R1[5:0]     B2[5:0]     G2[5:0]     R2[5:0]                B(N-1)[5:0]     G(N-1)[5:0]     R(N-1)[5:0]      B(N)[5:0]      G(N)[5:0]      R(N)[5:0]   PACKET FOOTER
                                        LSB                                      MSB                                                              LSB                                  MSB
                                        B-0      B-1     B-2      B-3      B-4     B-5                                                           R-0      R-1    R-2      R-3  R-4       R-5
                                                                                                LSB                                MSB
                                                                                               G-0     G-1    G-2     G-3    G-4     G-5
         8 BITS            16 BITS              8 BITS                                                                                                                                            8 BITS        8 BITS
        DATA ID         WORD COUNT               ECC                                                                                                                                           CRC LS BYTE   CRC MS BYTE
                                                                       D0       D1      D2        D3     D4     D5      D6     D7
                                                                       DT0      DT1     DT2      DT3     DT4   DT5       0     0
            D0      D1     D2      D3       D4       D5       D6      D7
           DT0     DT1    DT2      DT3     DT4      DT5     VC0      VC1
                           DATA TYPE                      1 OF 4 CHANNEL                                                                                                       WORD COUNT
                            SELECT                             SELECT                                                                                             PIXEL             BYTES              BITS
                DATA TYPE                                                  DESCRIPTION                                                                               1               2.25               18
                0X00 – 0X07    SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                              N*              9/4 X N
                0X08 – 0X0F    GENERIC SHORT PACKET DATA TYPES
                0X10 – 0X17    GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO                                                                *PIXEL COUNT NEEDS TO BE A MULTIPLE OF 4
                0X18 – 0X1F    YUV DATA
                0X20 – 0X27    RGB DATA
                0X28 – 0X2F    RAW DATA
                0X30 – 0X37    USER DEFINED BYTE BASED DATA
                0X38 – 0X3F    RESERVED
Figure 19. RGB666 Output
www.maximintegrated.com                                                                                                                                                                            Maxim Integrated │ 32


MAX9288/MAX9290                                                                                                                                      3.12Gbps GMSL Deserializers
                                                                                                          for Coax or STP Input and MIPI CSI-2 Output
                                                                                                                     GMSL TO CSI-2
                                                                                                                          RGB888
                                                                                                                 (BWS = HIGH OR OPEN)
                       GMSL                                                                                                                 DOUT18 DOUT19 DOUT20
                                      DOUT0    DOUT1          DOUT5       DOUT6    DOUT7          DOUT11 DOUT12 DOUT13            DOUT17                                 DOUT21 DOUT22 DOUT23 DOUT24 DOUT25 DOUT26
                  PARALLEL BIT*                                                                                                               /HS      /VS      /DE
                                       R-0       R-1             R-5       G-0       G-1            G-5      B-0       B-1          B-5                                    R-6      R-7       G-6     G-7       B-6     B-7
                                                                                                                                               HS      VS        DE
                                                                                                                                        CONTROLS FS & FE AND PACKET
                                                                                                                                                  START/END
      LINE                    WRD 1      WRD 2       WRD 3        WRD 4      WRD 5       WRD 6                  WRD WC - 5       WRD WC - 4       WRD WC - 3       WRD WC- 2       WRD WC -1       WRD WC
                                                                                                                                                                                                                            LINE STOP
     START
      PACKET HEADER           B1[7:0]    G1[7:0]     R1[7:0]      B2[7:0]    G2[7:0]     R2[7:0]                 B(N-1)[7:0]      G(N-1)[7:0]     R(N-1)[7:0]       B(N)[7:0]       G(N)[7:0]       R(N)[7:0]       PACKET FOOTER
                                           D0       D1       D2      D3      D4       D5      D6      D7
                                           B-0     B-1      B-2      B-3     B-4      B-5     B-6     B-7
                                                                D0        D1     D2       D3      D4      D5     D6       D7        D0       D1    D2      D3      D4       D5     D6       D7
                                                                G-0      G-1    G-2      G-3      G-4    G-5     G-6      G-7      R-0      R-1    R-2     R-3     R-4      R-5    R-6      R-7
         8 BITS            16 BITS             8 BITS                                                                                                                                                 8 BITS            8 BITS
        DATA ID         WORD COUNT               ECC                                                                                                                                               CRC LS BYTE       CRC MS BYTE
                                                                       D0      D1       D2       D3     D4      D5      D6     D7
                                                                       DT0     DT1     DT2     DT3      DT4    DT5       0      0
                                                                                                                                                                                   WORD COUNT
            D0     D1      D2      D3      D4       D5       D6      D7                                                                                             PIXEL              BYTES               BITS
           DT0     DT1    DT2      DT3     DT4     DT5     VC0       VC1                                                                                               1                  3                 24
                                                                                                                                                                       N                 3N
                                                                                                                                                                          GMSL BIT NAME
                           DATA TYPE                     1 OF 4 CHANNEL                                                                                                                              MIPI BIT NAME
                                                                                                                                                               OLDI = 0 (VESA)     OLDI = 1 (oDLI)
                            SELECT                            SELECT                                                                                              R7 (MSB)            R5 (MSB)          R7 (MSB)
                DATA TYPE                                                  DESCRIPTION                                                                                R6                 R4                 R6
                0X00 – 0X07    SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                                R5                 R3                 R5
                0X08 – 0X0F    GENERIC SHORT PACKET DATA TYPES                                                                                                        R4                 R2                 R4
                0X10 – 0X17    GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO                                                                      R3                 R1                 R3
                0X18 – 0X1F    YUV DATA                                                                                                                               R2                 R0                 R2
                0X20 – 0X27    RGB DATA                                                                                                                               R1                 R7                 R1
                0X28 – 0X2F    RAW DATA                                                                                                                           R0 (LSB)            R6 (LSB)           R0 (LSB)
                0X30 – 0X37    USER DEFINED BYTE BASED DATA
                0X38 – 0X3F    RESERVED
             *VESA AND oLDI DEFINE NAMING CONVENTIONS WITH REGARDS TO MSB AND LSB.
             THE GMSL TO MIPI MAPPING IS SHOWN IN THE TABLE TO THE RIGHT.
Figure 20. RGB888 Output
www.maximintegrated.com                                                                                                                                                                                Maxim Integrated │ 33


MAX9288/MAX9290                                                                                                                                   3.12Gbps GMSL Deserializers
                                                                                                       for Coax or STP Input and MIPI CSI-2 Output
                                                                                                                                                     NO INPUT WHEN BWS =
                                                                                                            GMSL TO CSI-2                                      LOW
                                                                                                         YUV422 8 BIT (MUXED)
                                                                                                                        DOUT18 DOUT19 DOUT20
                                                               DOUT0     DOUT1         DOUT7      DOUT8       DOUT17                                DOUT21           DOUT26
                                                                                                                          /HS       /VS      /DE
                                                                CB-0      CB-1           CB-7      RES          RES        HS        VS       DE       RES             RES
                                                                                                                       DOUT18 DOUT19 DOUT20
                                                               DOUT0     DOUT1         DOUT7      DOUT8       DOUT17                                DOUT21           DOUT26
                                                                                                                          /HS       /VS      /DE
                                                                 Y-0       Y-1            Y-7      RES          RES        HS        VS       DE       RES             RES
                                                                                                                       DOUT18 DOUT19 DOUT20
                                                               DOUT0     DOUT1         DOUT7      DOUT8       DOUT17                                DOUT21           DOUT26
                                                                                                                          /HS       /VS      /DE
                                                                CR-0      CR-1           CR-7      RES          RES        HS        VS       DE       RES             RES
                                                                                                                        DOUT18 DOUT19 DOUT20
                                                               DOUT0     DOUT1         DOUT7      DOUT8       DOUT17                                DOUT21           DOUT26
                                                                                                                          /HS       /VS      /DE
                                                                 Y-0       Y-1            Y-7       RES         RES        HS        VS       DE       RES             RES
                                                                                                                    CONTROLS FS & FE AND PACKET
                                                                                                                                START/END
      LINE                      WRD 1     WRD 2        WRD 3        WRD 4                                                                      WRD WC - 3         WRD WC- 2       WRD WC -1      WRD WC
                                                                                                                                                                                                                      LINE STOP
     START
      PACKET HEADER            CB1[7:0]   Y1[7:0]     CR2[7:0]      Y2[7:0]                                                                    CB(N-1)[7:0]       Y(N-1)[7:0]     CR(N)[7:0]      Y(N)[7:0]   PACKET FOOTER
                                                                                        D0        D1       D2      D3         D4        D5       D6         D7
                                                                                       CR-0      CR-1     CR-2    CR-3       CR-4      CR-5     CR-6      CR-7
         8 BITS             16 BITS        8 BITS
        DATA ID         WORD COUNT            ECC             D0       D1         D2        D3       D4       D5       D6        D7         D0       D1       D2       D3     D4      D5     D6      D7
                                                             CB-0     CB-1       CB-2      CB-3     CB-4     CB-5     CB-6      CB-7        Y-0      Y-1      Y-2      Y-3    Y-4    Y-5     Y-6     Y-7
                                                                                                                                                                                                    8 BITS        8 BITS
            D0     D1      D2       D3   D4       D5      D6      D7          D0      D1      D2      D3     D4     D5       D6       D7                                                         CRC LS BYTE   CRC MS BYTE
           DT0     DT1    DT2      DT3   DT4      DT5     VC0    VC1         DT0     DT1      DT2    DT3    DT4     DT5       0       0
                         DATA TYPE
                                                   1 OF 4 CHANNEL SELECT                                                                                                          WORD COUNT
                           SELECT
                                                                                                                                                                   PIXEL            BYTES                BITS
                DATA TYPE                                             DESCRIPTION                                                                                    1                  2                 16
                0X00 – 0X07     SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                              N                 2N
                0X08 – 0X0F     GENERIC SHORT PACKET DATA TYPES
                0X10 – 0X17     GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO
                0X18 – 0X1F     YUV DATA
                0X20 – 0X27     RGB DATA
                0X28 – 0X2F     RAW DATA
                0X30 – 0X37     USER DEFINED BYTE BASED DATA
                0X38 – 0X3F     RESERVED
Figure 21. YUV422 8-Bit (Muxed) Output
www.maximintegrated.com                                                                                                                                                                               Maxim Integrated │ 34


MAX9288/MAX9290                                                                                                                                3.12Gbps GMSL Deserializers
                                                                                                  for Coax or STP Input and MIPI CSI-2 Output
                                                                                                                                                          NO INPUT WHEN BWS =
                                                                                                        GMSL TO CSI-2                                              LOW
                                                                                                     YUV422 10 BIT (MUXED)
                                                                                                                           DOUT18 DOUT19 DOUT20
                                                            DOUT0     DOUT1     DOUT2      DOUT9 DOUT10           DOUT17                                 DOUT21          DOUT26
                                                                                                                             /HS        /VS       /DE
                                                              CB-0     CB-1      CB-2       CB-9      RES           RES       HS         VS        DE       RES            RES
                                                                                                                           DOUT18 DOUT19 DOUT20
                                                            DOUT0     DOUT1     DOUT2      DOUT9 DOUT10           DOUT17                                 DOUT21          DOUT26
                                                                                                                             /HS        /VS       /DE
                                                              Y-0       Y-1       Y-2        Y-9      RES           RES       HS        VS         DE       RES            RES
                                                                                                                           DOUT18 DOUT19 DOUT20
                                                            DOUT0     DOUT1     DOUT2      DOUT9 DOUT10           DOUT17                                 DOUT21          DOUT26
                                                                                                                             /HS        /VS       /DE
                                                             CR-0      CR-1      CR-2       CR-9      RES           RES      HS         VS         DE       RES            RES
                                                                                                                           DOUT18 DOUT19 DOUT20
                                                            DOUT0     DOUT1     DOUT2      DOUT9 DOUT10           DOUT17                                 DOUT21          DOUT26
                                                                                                                             /HS        /VS       /DE
                                                              Y-0       Y-1       Y-2        Y-9      RES           RES       HS         VS        DE       RES            RES
                                                                                                                        CONTROLS FS & FE AND PACKET
                                                                                                                                   START/END
      LINE                     WRD 1     WRD 2        WRD 3        WRD 4        WRD 5                                   WRD WC - 4          WRD WC - 3       WRD WC- 2       WRD WC -1          WRD WC
                                                                                                                                                                                                                     LINE STOP
     START
      PACKET HEADER           CB1[9:2]   Y1[9:2]     CR2[9:2]      Y2[9:2]       LSB                                     CB(N-1)[9:2]        Y(N-1)[9:2]      CR(N)[9:2]       Y(N)[9:2]         LSB         PACKET FOOTER
                                            D0         D1       D2         D3       D4    D5        D6       D7
                                           CB1-0     CB1-1     Y1-0      Y1-1     CR2-0 CR2-1      Y2-0     Y2-1
         8 BITS            16 BITS          8 BITS
        DATA ID         WORD COUNT           ECC                                                                            D0         D1        D2        D3       D4        D5         D6       D7
                                                                                                                           CR-2       CR-3      CR-4     CR-5      CR-6      CR-7       CR-8     CR-9
                                                                                                                               Y-2        Y-3       Y-4       Y-5       Y-6      Y-7        Y-8      Y-9
                                                                                                                                  CB-2      CB-3       CB-4     CB-5      CB-6      CB-7      CB-8      CB-9
            D0     D1      D2      D3   D4       D5      D6      D7          D0      D1  D2      D3      D4      D5     D6      D7
           DT0     DT1    DT2     DT3   DT4      DT5    VC0     VC1         DT0     DT1 DT2      DT3    DT4     DT5      0       0
                                                                                                                                                                                                  8 BITS         8 BITS
                                                                                                                                                                                               CRC LS BYTE    CRC MS BYTE
                         DATA TYPE                    1 OF 4 CHANNEL                                                                                                         WORD COUNT
                           SELECT                         SELECT                                                                                              PIXEL              BYTES                BITS
                DATA TYPE                                            DESCRIPTION                                                                                 1                 2.5                 20
                0X00 – 0X07    SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                          N*                2.5N
                0X08 – 0X0F    GENERIC SHORT PACKET DATA TYPES
                0X10 – 0X17    GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO                                                            *PIXEL COUNT NEEDS TO BE A MULTIPLE OF 2
                0X18 – 0X1F    YUV DATA
                0X20 – 0X27    RGB DATA
                0X28 – 0X2F    RAW DATA
                0X30 – 0X37    USER DEFINED BYTE BASED DATA
                0X38 – 0X3F    RESERVED
Figure 22. YUV422 10-Bit (Muxed) Output
www.maximintegrated.com                                                                                                                                                                            Maxim Integrated │ 35


MAX9288/MAX9290                                                                                                                                3.12Gbps GMSL Deserializers
                                                                                                    for Coax or STP Input and MIPI CSI-2 Output
                                                                                                         GMSL TO CSI-2
                                                                                                          YUV422 8 BIT                                             NO INPUT WHEN BWS
                                                                                                                                                                            = LOW
                                                  DOUT     DOUT          DOUT      DOUT    DOUT         DOUT     DOUT     DOUT      DOUT      DOUT       DOUT      DOUT           DOUT
                                                    0        1              7         8       9          15        16       17      18/HS     19/VS      20/DE       21             26
                                                  CB-0     CB-1           CB-7       Y-0     Y-1         Y-7      RES      RES       HS        VS         DE        RES            RES
                                                  DOUT     DOUT          DOUT      DOUT    DOUT         DOUT     DOUT     DOUT      DOUT      DOUT       DOUT      DOUT           DOUT
                                                    0        1              7         8       9          15        16       17      18/HS     19/VS      20/DE       21             26
                                                  CR-0     CR-1           CR-7       Y-0     Y-1         Y-7      RES      RES       HS        VS         DE        RES            RES
                                                                                                                               CONTROLS FS & FE AND PACKET
                                                                                                                                           START/END
      LINE                     WRD 1      WRD 2         WRD 3      WRD 4                                                                    WRD WC - 3        WRD WC- 2         WRD WC -1      WRD WC                  LINE
     START                                                                                                                                                                                                             STOP
      PACKET HEADER           CB1[7:0]    Y1[7:0]      CR2[7:0]     Y2[7:0]                                                                 CB(N-1)[7:0]       Y(N-1)[7:0]      CR(N)[7:0]      Y(N)[7:0]   PACKET FOOTER
                                                                                     D0      D1      D2       D3       D4       D5         D6        D7
                                                                                    CB-0    CB-1    CB-2     CB-3     CB-4     CB-5      CB-6       CB-7
                                                              D0       D1         D2      D3      D4       D5       D6       D7
         8 BITS            16 BITS           8 BITS          CR-0     CR-1       CR-2    CR-3    CR-4     CR-5     CR-6     CR-7
        DATA ID         WORD COUNT            ECC
                                                                                                                               D0       D1      D2        D3      D4       D5      D6      D7
                                                                                                                               Y-0      Y-1     Y-2      Y-3     Y-4       Y-5    Y-6      Y-7
            D0     D1      D2      D3    D4        D5     D6      D7          D0      D1    D2     D3     D4      D5     D6      D7
           DT0     DT1    DT2     DT3    DT4      DT5    VC0     VC1         DT0     DT1   DT2    DT3    DT4     DT5      0       0
                                                                                                                                                                                                  8 BITS        8 BITS
                                                                                                                                                                                               CRC LS BYTE   CRC MS BYTE
                         DATA TYPE                          1 OF 4
                                                          CHANNEL                                                                                                               WORD COUNT
                           SELECT
                                                           SELECT                                                                                              PIXEL               BYTES               BITS
                DATA TYPE                                             DESCRIPTION                                                                                 1                   2                 16
                0X00 – 0X07     SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                          N                   2N
                0X08 – 0X0F     GENERIC SHORT PACKET DATA TYPES
                0X10 – 0X17     GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO
                0X18 – 0X1F     YUV DATA
                0X20 – 0X27     RGB DATA
                0X28 – 0X2F     RAW DATA
                0X30 – 0X37     USER DEFINED BYTE BASED DATA
                0X38 – 0X3F     RESERVED
Figure 23. YUV422 8-Bit Output
www.maximintegrated.com                                                                                                                                                                            Maxim Integrated │ 36


MAX9288/MAX9290                                                                                                                                    3.12Gbps GMSL Deserializers
                                                                                                     for Coax or STP Input and MIPI CSI-2 Output
                                                                                                             GMSL TO CSI-2
                                                                                                             YUV422 10 BIT
                                                                                                        (BWS = HIGH OR OPEN)
                                          DOUT       DOUT     DOUT            DOUT     DOUT    DOUT     DOUT          DOUT     DOUT       DOUT      DOUT      DOUT      DOUT     DOUT           DOUT
                                            0          1        2               9       10      11        12            17     18/HS      19/VS     20/DE       21        22       23             26
                                           CB-0      CB-1      CB-2           CB-9      Y-0     Y-1      Y-2            Y-7     HS          VS       DE         Y-8       Y-9     RES            RES
                                          DOUT       DOUT     DOUT            DOUT     DOUT    DOUT     DOUT          DOUT     DOUT       DOUT      DOUT      DOUT      DOUT     DOUT           DOUT
                                            0          1        2               9       10      11        12            17     18/HS      19/VS     20/DE       21        22       23             26
                                           CR-0      CR-1      CR-2           CR-9      Y-0     Y-1      Y-2            Y-7     HS          VS       DE         Y-8       Y-9     RES            RES
                                                                                                                            CONTROLS FS & FE AND PACKET
                                                                                                                                       START/END
      LINE                      WRD 1      WRD 2         WRD 3       WRD 4         WRD 5                                    WRD WC - 4         WRD WC - 3         WRD WC- 2     WRD WC -1          WRD WC                   LINE
     START                                                                                                                                                                                                                  STOP
      PACKET HEADER            CB1[9:2]    Y1[9:2]     CR2[9:2]      Y2[9:2]        LSB                                      CB(N-1)[9:2]        Y(N-1)[9:2]      CR(N)[9:2]      Y(N)[9:2]          LSB         PACKET FOOTER
                                              D0         D1       D2         D3       D4      D5       D6        D7
                                             CB1-0     CB1-1     Y1-0      Y1-1      CR2-0  CR2-1     Y2-0      Y2-1
         8 BITS             16 BITS           8 BITS
        DATA ID         WORD COUNT             ECC                                                                              D0         D1        D2        D3        D4       D5        D6        D7
                                                                                                                               CR-2       CR-3      CR-4     CR-5       CR-6    CR-7       CR-8      CR-9
                                                                                                                                   Y-2        Y-3       Y-4        Y-5      Y-6      Y-7       Y-8       Y-9
                                                                                                                                      CB-2      CB-3       CB-4      CB-5     CB-6      CB-7     CB-8       CB-9
            D0     D1      D2       D3    D4       D5      D6      D7          D0      D1    D2     D3       D4      D5     D6      D7
           DT0     DT1    DT2      DT3    DT4      DT5    VC0     VC1          DT0    DT1   DT2     DT3      DT4    DT5      0       0
                                                                                                                                                                                                      8 BITS         8 BITS
                                                                                                                                                                                                  CRC LS BYTE     CRC MS BYTE
                         DATA TYPE                      1 OF 4 CHANNEL                                                                                                           WORD COUNT
                           SELECT                           SELECT                                                                                                 PIXEL             BYTES                BITS
                DATA TYPE                                              DESCRIPTION                                                                                    1                2.5                 20
                0X00 – 0X07      SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                             N*               2.5N
                0X08 – 0X0F      GENERIC SHORT PACKET DATA TYPES
                0X10 – 0X17      GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO                                                               *PIXEL COUNT NEEDS TO BE A MULTIPLE OF 2
                0X18 – 0X1F      YUV DATA
                0X20 – 0X27      RGB DATA
                0X28 – 0X2F      RAW DATA
                0X30 – 0X37      USER DEFINED BYTE BASED DATA
                0X38 – 0X3F      RESERVED
Figure 24. YUV422 10-Bit Output
www.maximintegrated.com                                                                                                                                                                                Maxim Integrated │ 37


MAX9288/MAX9290                                                                                                                                   3.12Gbps GMSL Deserializers
                                                                                                       for Coax or STP Input and MIPI CSI-2 Output
                                                                                                             GMSL TO CSI-2
                                                                                                              YUV422 12 BIT
                                                                                                            (USER DEFINED,
                                                                                                         BWS = HIGH OR OPEN)
                                                                                                                                                        DOUT18 DOUT19 DOUT20
                                 DOUT0   DOUT1     DOUT2      DOUT3     DOUT4       DOUT11 DOUT12 DOUT13 DOUT14 DOUT15 DOUT16 DOUT17                                                  DOUT21        DOUT26
                                                                                                                                                          /HS       /VS       /DE
                                  CB-0    CB-1       CB-2      CB-3      CB-4         CB-11      Y-0      Y-1      Y-2       Y-3     Y-4        Y-5        HS        VS        DE       Y-6           Y-11
                                                                                                                                                        DOUT18 DOUT19 DOUT20
                                 DOUT0   DOUT1     DOUT2      DOUT3     DOUT4       DOUT11 DOUT12 DOUT13 DOUT14 DOUT15 DOUT16 DOUT17                                                  DOUT21        DOUT26
                                                                                                                                                          /HS       /VS       /DE
                                  CR-0    CR-1       CR-2      CR-3      CR-4         CR-11      Y-0      Y-1      Y-2       Y-3     Y-4        Y-5        HS        VS        DE       Y-6           Y-11
                                                                                                                                                      CONTROLS FS & FE AND PACKET
                                                                                                                                                                START/END
      LINE                     WRD 1        WRD 2       WRD 3          WRD 4      WRD 5        WRD 6                    WRD WC - 4       WRD WC- 4        WC - 3      WRD WC- 2        WRD WC -1         WC
                                                                                                                                                                                                                             LINE STOP
     START
      PACKET HEADER           CB1[11:4]    Y1[11:4]       LSB        CR2[11:4]    Y2[11:4]      LSB                    CB(N-1)[11:4]     Y(N-1)[11:4]       LSB       CR(N)[11:4]      Y(N)[11:4]        LSB        PACKET FOOTER
                                                        D0         D1        D2      D3       D4      D5      D6     D7
                                                       Y-0         Y-1       Y-2     Y-3    CR-0     CR-1   CR-2    CR-3
         8 BITS            16 BITS            8 BITS           D0        D1      D2        D3        D4     D5     D6       D7               D0         D1        D2        D3        D4        D5         D6      D7
        DATA ID         WORD COUNT             ECC             Y-0       Y-1     Y-2       Y-3     CB-0    CB-1   CB-2     CB-3             CR-4       CR-5      CR-6     CR-7       CR-8     CR-9       CR-10 CR-11
                                                                                                                                                 Y-4       Y-5       Y-6       Y-7        Y-8      Y-9       Y-10    Y-11
                                                                                                                                                    CB-4      CB-5      CB-6      CB-7      CB-8     CB-9      CB-10   CB-11
            D0     D1      D2      D3     D4      D5       D6       D7
           DT0     DT1    DT2     DT3    DT4      DT5     VC0      VC1
                                                                                                                          D0     D1      D2       D3       D4      D5      D6      D7
                                                                                                                         DT0     DT1    DT2      DT3     DT4      DT5       0       0
                         DATA TYPE                     1 OF 4 CHANNEL
                           SELECT                           SELECT
                DATA TYPE                                               DESCRIPTION                                                                                                                    8 BITS            8 BITS
                0X00 – 0X07    SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                                                             CRC LS BYTE       CRC MS BYTE
                0X08 – 0X0F    GENERIC SHORT PACKET DATA TYPES
                0X10 – 0X17    GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO                                                                                  WORD COUNT
                0X18 – 0X1F    YUV DATA                                                                                                                           PIXEL               BYTES                BITS
                0X20 – 0X27    RGB DATA                                                                                                                             1                    3                  24
                0X28 – 0X2F    RAW DATA                                                                                                                             N                   3N
                0X30 – 0X37    YUV 422 12-BIT = 0x30
                0X38 – 0X3F    RESERVED
Figure 25. YUV422 12-Bit Output
www.maximintegrated.com                                                                                                                                                                                 Maxim Integrated │ 38


MAX9288/MAX9290                                                                                                                                3.12Gbps GMSL Deserializers
                                                                                                       for Coax or STP Input and MIPI CSI-2 Output
                                                                                                             GMSL to CSI-2                              NO INPUT WHEN BWS =
                                                                                                       RAW 8 BIT (DOUBLE LOAD)                                     LOW
                               GMSL                                                                                             DOUT18 DOUT19 DOUT20
                                            DOUT0      DOUT1          DOUT7     DOUT8    DOUT9        DOUT15 DOUT16 DOUT17                              DOUT21           DOUT26
                           PARALLEL BIT                                                                                           /HS     /VS       /DE
                                             PA-0       PA-1           PA-7      PB-0     PB-1         PB-7     RES      RES       HS      VS        DE   RES             RES
                                                                                                                              CONTROLS FS & FE AND PACKET
                                                                                                                                      START/END
      LINE                      WRD 1      WRD 2        WRD 3         WRD 4                                                                 WRD WC - 3    WRD WC- 2        WRD WC -1    WRD WC
                                                                                                                                                                                                             LINE STOP
     START
      PACKET HEADER             P1[7:0]    P2[7:0]      P3[7:0]       P4[7:0]                                                               P(N-3)[7:0]    P(N-2)[7:0]      P(N-1)[7:0]  P(N)[7:0]   PACKET FOOTER
                                                   D0       D1        D2        D3        D4      D5       D6       D7
                                                 PA-0      PA-1      PA-2      PA-3      PA-4    PA-5     PA-6     PA-7
                                                                                                                 D0       D1       D2      D3        D4    D5          D6      D7
                                                                                                               PB-0      PB-1    PB-2    PB-3      PB-4   PB-5       PB-6     PB-7
         8 BITS             16 BITS           8 BITS                                                                                                                                       8 BITS        8 BITS
        DATA ID         WORD COUNT             ECC                                                                                                                                      CRC LS BYTE   CRC MS BYTE
                                                                     D0       D1      D2      D3    D4      D5     D6      D7
                                                                     DT0      DT1    DT2     DT3   DT4     DT5      0      0
            D0     D1       D2      D3    D4        D5     D6       D7
           DT0     DT1     DT2      DT3   DT4      DT5    VC0      VC1
                          DATA TYPE                           1 OF 4
                                                           CHANNEL                                                                                                         WORD COUNT
                            SELECT
                                                             SELECT                                                                                        PIXEL               BYTES            BITS
                DATA TYPE                                               DESCRIPTION                                                                           1                   1                8
                0x00 – 0x07      SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                     N*                   N
                0x08 – 0x0F      GENERIC SHORT PACKET DATA TYPES
                0x10 – 0x17      GENERIC LONG PACKET DATA TYPES (TYPE 0x12 USED FOR EMBEDDED AUDIO                                                        *PIXEL COUNT NEEDS TO BE A MULTIPLE OF 2
                0x18 – 0x1F      YUV DATA
                0x20 – 0x27      RGB DATA
                0x28 – 0x2F      RAW DATA
                0x30 – 0x37      USER DEFINED BYTE BASED DATA
                0x38 – 0x3F      RESERVED
Figure 26. RAW 8-Bit (Double Load) Output
www.maximintegrated.com                                                                                                                                                                     Maxim Integrated │ 39


MAX9288/MAX9290                                                                                                                                       3.12Gbps GMSL Deserializers
                                                                                                         for Coax or STP Input and MIPI CSI-2 Output
                                                                                                                 GMSL TO CSI-2
                                                                                                                  RAW 10 BIT
                                                                                                                (DOUBLE LOAD,
                                                                                                            BWS = HIGH OR OPEN)
                                         DOUT       DOUT      DOUT            DOUT     DOUT       DOUT      DOUT         DOUT     DOUT        DOUT     DOUT     DOUT      DOUT     DOUT         DOUT
                                           0          1          2              9         10        11        12            17     18/HS      19/VS    20/DE      21        22       23           26
                                          PA0        PA1        PA2            PA9       PB0       PB1       PB2          PB7        HS        VS       DE       PB8       PB9      RES          RES
                                         DOUT       DOUT      DOUT            DOUT     DOUT       DOUT      DOUT         DOUT     DOUT        DOUT     DOUT     DOUT      DOUT     DOUT         DOUT
                                           0          1          2              9         10        11        12            17     18/HS      19/VS    20/DE      21        22       23           26
                                          PA-0      PA-1        PA-2          PA-9      PB-0      PB-1      PB-2          PB-7       HS        VS       DE      PB-8       PB-9     RES          RES
                                                                                                                               CONTROLS FS & FE AND PACKET
                                                                                                                                           START/END
      LINE                     WRD 1      WRD 2         WRD 3         WRD 4        WRD 5                                        WRD WC - 4         WRD WC - 3      WRD WC- 2       WRD WC -1       WRD WC                  LINE
     START                                                                                                                                                                                                                 STOP
      PACKET HEADER            P1[9:2]    P2[9:2]       P3[9:2]       P4[9:2]        LSB                                         P(N-3)[9:2]        P(N-2)[9:2]     P(N-1)[9:2]     P(N)[9:2]        LSB       PACKET FOOTER
                                                                      D0        D1         D2        D3        D4      D5       D6         D7
                                                                     PA1-0     PA1-1     PB2-0     PB2-1     PA3-0    PA3-1    PB4-0     PB4-1
         8 BITS            16 BITS           8 BITS
        DATA ID         WORD COUNT            ECC               D0       D1        D2         D3        D4        D5      D6        D7            D0        D1      D2          D3     D4      D5        D6    D7
                                                              PA-2      PA-3      PA-4       PA-5      PA-6      PA-7    PA-8     PA-9           PB-2      PB-3    PB-4       PB-5    PB-6    PB-7      PB-8  PB-9
            D0     D1      D2      D3    D4       D5      D6        D7            D0        D1      D2      D3      D4     D5     D6        D7
           DT0     DT1    DT2      DT3   DT4      DT5     VC0      VC1            DT0      DT1     DT2     DT3     DT4    DT5       0        0
                                                                                                                                                                                                     8 BITS         8 BITS
                                                                                                                                                                                                  CRC LS BYTE    CRC MS BYTE
                         DATA TYPE                           1 OF 4
                                                           CHANNEL                                                                                                                 WORD COUNT
                           SELECT
                                                            SELECT                                                                                                  PIXEL              BYTES             BITS
                DATA TYPE                                               DESCRIPTION                                                                                    1                 1.25             10
                0X00 – 0X07     SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                               N*                1.25N
                0X08 – 0X0F     GENERIC SHORT PACKET DATA TYPES
                0X10 – 0X17     GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO                                                                 *PIXEL COUNT NEEDS TO BE A MULTIPLE OF 4
                0X18 – 0X1F     YUV DATA
                0X20 – 0X27     RGB DATA
                0X28 – 0X2F     RAW DATA
                0X30 – 0X37     USER DEFINED BYTE BASED DATA
                0X38 – 0X3F     RESERVED
Figure 27. RAW 10-Bit (Double Load) Output
www.maximintegrated.com                                                                                                                                                                               Maxim Integrated │ 40


MAX9288/MAX9290                                                                                                                                  3.12Gbps GMSL Deserializers
                                                                                                     for Coax or STP Input and MIPI CSI-2 Output
                                                                                                                   GMSL TO CSI-2
                                                                                                   RAW 12 BIT (DOUBLE LOAD BWS = HIGH OR OPEN)
                                                                                                                                                       DOUT18 DOUT19 DOUT20
                                  DOUT0   DOUT1     DOUT2     DOUT3    DOUT4       DOUT11 DOUT12 DOUT13 DOUT14 DOUT15 DOUT16 DOUT17                                                  DOUT21        DOUT26
                                                                                                                                                          /HS       /VS       /DE
                                    PA-0   PA-1      PA-2      PA-3      PA-4       PA-11      PB-0      PB-1     PB-2      PB-3     PB-4      PB-5        HS        VS       DE        PB-6        PB-11
                                                                                                                                                     CONTROLS FS & FE AND PACKET
                                                                                                                                                                START/END
      LINE                      WRD 1      WRD 2         WRD 3        WRD 4      WRD 5        WRD 6                   WRD WC - 4       WRD WC- 4         WC - 3      WRD WC- 2       WRD WC -1         WC
                                                                                                                                                                                                                        LINE STOP
     START
      PACKET HEADER             P1[11:4]   P2[11:4]       LSB        P3[11:4]   P4[11:4]       LSB                     P(N-3)[11:4]     P(N-2)[11:4]       LSB       P(N-1)[11:4]      P(N)[11:4]      LSB     PACKET FOOTER
                                                     D0        D1       D2     D3         D4        D5       D6       D7
                                                    PA-0      PA-1     PA-2   PA-3       PB-0      PB-1     PB-2     PB-3
         8 BITS             16 BITS          8 BITS
        DATA ID         WORD COUNT            ECC              D0       D1     D2         D3        D4       D5       D6         D7         D0         D1        D2        D3        D4        D5       D6     D7
                                                              PA-4     PA-5   PA-6       PA-7      PA-8     PA-9    PA-10      PA-11       PB-4       PB-5      PB-6      PB-7      PB-8      PB-9     PB-10  PB-11
            D0     D1      D2       D3   D4       D5       D6      D7         D0       D1       D2      D3     D4      D5       D6    D7
           DT0     DT1    DT2      DT3   DT4     DT5      VC0     VC1         DT0     DT1      DT2     DT3    DT4     DT5       0      0
                                                                                                                                                                                                    8 BITS          8 BITS
                                                                                                                                                                                                  CRC LS BYTE    CRC MS BYTE
                         DATA TYPE                           1 OF 4
                                                           CHANNEL                                                                                                                WORD COUNT
                           SELECT
                                                            SELECT                                                                                               PIXEL              BYTES                BITS
                DATA TYPE                                              DESCRIPTION                                                                                 1                   1.5                12
                0X00 – 0X07     SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                            N*                 1.5N
                0X08 – 0X0F     GENERIC SHORT PACKET DATA TYPES
                0X10 – 0X17     GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO                                                              *PIXEL COUNT NEEDS TO BE A MULTIPLE OF 2
                0X18 – 0X1F     YUV DATA
                0X20 – 0X27     RGB DATA
                0X28 – 0X2F     RAW DATA
                0X30 – 0X37     USER DEFINED BYTE BASED DATA
                0X38 – 0X3F     RESERVED
Figure 28. RAW 12-Bit (Double Load) Output
www.maximintegrated.com                                                                                                                                                                               Maxim Integrated │ 41


MAX9288/MAX9290                                                                                                                                     3.12Gbps GMSL Deserializers
                                                                                                      for Coax or STP Input and MIPI CSI-2 Output
                                                                                                            GMSL TO CSI-2
                                                                                                                                                             NO INPUT WHEN BWS
                                                                                                               RAW 8 BIT
                                                                                                                                                                     = LOW
                                                                                                            (SINGLE LOAD)
                                                          GMSL            DOUT    DOUT         DOUT     DOUT             DOUT      DOUT     DOUT     DOUT    DOUT           DOUT
                                                     PARALLEL BIT           0        1           7         8               17      18/HS    19/VS    20/DE     21             26
                                                                           P-0     P-1          P-7      RES              RES       HS       VS        DE     RES            RES
                                                                                                                                  CONTROLS FS & FE AND
                                                                                                                                     PACKET START/END
      LINE                     WRD 1    WRD 2       WRD 3       WRD 4                                      WRD WC - 5          WRD WC - 4       WRD WC - 3     WRD WC- 2        WRD WC -1    WRD WC                  LINE
     START                                                                                                                                                                                                           STOP
      PACKET HEADER            P1[7:0]  P2[7:0]     P3[7:0]     P4[7:0]                                      P(N-5)[7:0]        P(N-4)[7:0]      P(N-3)[7:0]    P(N-2)[7:0]      P(N-1)[7:0]  P(N)[7:0]   PACKET FOOTER
                                                 D0      D1       D2       D3    D4     D5      D6     D7
                                                 P-0     P-1      P-2     P-3    P-4    P-5    P-6     P-7
         8 BITS             16 BITS           8 BITS                                                                                                                                            8 BITS        8 BITS
        DATA ID         WORD COUNT              ECC                                                                                                                                          CRC LS BYTE   CRC MS BYTE
                                                                      D0      D1     D2     D3     D4      D5       D6       D7
                                                                     DT0     DT1    DT2    DT3    DT4     DT5        0        0
            D0     D1      D2       D3    D4       D5       D6      D7
           DT0     DT1    DT2       DT3   DT4     DT5     VC0      VC1
                                                              1 OF 4
                            DATA TYPE
                                                            CHANNEL                                                                                                             WORD COUNT
                              SELECT
                                                             SELECT                                                                                             PIXEL               BYTES            BITS
                DATA TYPE                                                DESCRIPTION                                                                               1                   1                8
                0X00 – 0X07      SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                          N                    N
                0X08 – 0X0F      GENERIC SHORT PACKET DATA TYPES
                0X10 – 0X17      GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO
                0X18 – 0X1F      YUV DATA
                0X20 – 0X27      RGB DATA
                0X28 – 0X2F      RAW DATA
                0X30 – 0X37      USER DEFINED BYTE BASED DATA
                0X38 – 0X3F      RESERVED
Figure 29. RAW 8-Bit Output
www.maximintegrated.com                                                                                                                                                                           Maxim Integrated │ 42


MAX9288/MAX9290                                                                                                                             3.12Gbps GMSL Deserializers
                                                                                                  for Coax or STP Input and MIPI CSI-2 Output
                                                                                                                                                        NO INPUT WHEN BWS =
                                                                                                       GMSL TO CSI-2                                              LOW
                                                                                                         RAW 10 BIT
                                                                                                                         DOUT18 DOUT19 DOUT20
                                                            DOUT0      DOUT1    DOUT2       DOUT9 DOUT10        DOUT17                                 DOUT21          DOUT26
                                                                                                                           /HS        /VS      /DE
                                                               P-0       P-1      P-2        P-9     RES          RES       HS         VS       DE        RES            RES
                                                                                                                         DOUT18 DOUT19 DOUT20
                                                            DOUT0      DOUT1    DOUT2       DOUT9 DOUT10        DOUT17                                 DOUT21          DOUT26
                                                                                                                           /HS        /VS      /DE
                                                               P-0       P-1      P-2        P-9     RES          RES       HS         VS       DE        RES            RES
                                                                                                                         DOUT18 DOUT19 DOUT20
                                                            DOUT0      DOUT1    DOUT2       DOUT9 DOUT10        DOUT17                                 DOUT21          DOUT26
                                                                                                                           /HS        /VS      /DE
                                                               P-0       P-1      P-2        P-9     RES          RES       HS        VS        DE        RES            RES
                                                                                                                         DOUT18 DOUT19 DOUT20
                                                            DOUT0      DOUT1    DOUT2       DOUT9 DOUT10        DOUT17                                 DOUT21          DOUT26
                                                                                                                           /HS        /VS      /DE
                                                               P-0       P-1      P-2        P-9     RES          RES       HS         VS       DE        RES            RES
                                                                                                                      CONTROLS FS & FE AND PACKET
                                                                                                                                  START/END
      LINE                     WRD 1      WRD 2       WRD 3         WRD 4       WRD 5                                  WRD WC - 4         WRD WC - 3       WRD WC- 2       WRD WC -1       WRD WC
                                                                                                                                                                                                               LINE STOP
     START
      PACKET HEADER            P1[9:2]    P2[9:2]     P3[9:2]       P4[9:2]       LSB                                   P(N-3)[9:2]       P(N-2)[9:2]      P(N-1)[9:2]       P(N)[9:2]       LSB       PACKET FOOTER
                                                              D0       D1        D2     D3       D4      D5      D6       D7
                                                            P1-0      P1-1      P2-0   P2-1     P3-0    P3-1    P4-0     P4-1
         8 BITS            16 BITS           8 BITS                                                                          D0      D1      D2       D3      D4       D5      D6      D7
        DATA ID         WORD COUNT            ECC                                                                           P-2      P-3     P-4      P-5     P-6      P-7    P-8      P-9
                                                                   D0       D1     D2    D3     D4    D5     D6      D7
                                                                   DT0      DT1    DT2  DT3    DT4    DT5     0      0
            D0     D1      D2      D3    D4       D5    D6        D7
           DT0     DT1    DT2      DT3   DT4      DT5   VC0      VC1
                                                                                                                                                                                             8 BITS        8 BITS
                                                                                                                                                                                           CRC LS BYTE  CRC MS BYTE
                           DATA TYPE                       1 OF 4
                                                         CHANNEL                                                                                                           WORD COUNT
                            SELECT
                                                          SELECT                                                                                            PIXEL              BYTES             BITS
                DATA TYPE                                             DESCRIPTION                                                                             1                  1.25              10
                0X00 – 0X07     SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                       N*                1.25N
                0X08 – 0X0F     GENERIC SHORT PACKET DATA TYPES
                0X10 – 0X17     GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO                                                         *PIXEL COUNT NEEDS TO BE A MULTIPLE OF 4
                0X18 – 0X1F     YUV DATA
                0X20 – 0X27     RGB DATA
                0X28 – 0X2F     RAW DATA
                0X30 – 0X37     USER DEFINED BYTE BASED DATA
                0X38 – 0X3F     RESERVED
Figure 30. RAW 10-Bit Output
www.maximintegrated.com                                                                                                                                                                       Maxim Integrated │ 43


MAX9288/MAX9290                                                                                                                                          3.12Gbps GMSL Deserializers
                                                                                                          for Coax or STP Input and MIPI CSI-2 Output
                                                                                                                 GMSL to CSI-2
                                                                                                                                                                        NO INPUT WHEN BWS
                                                                                                                  RAW 12 BIT
                                                                                                                                                                               = LOW
                                                DOUT      DOUT       DOUT      DOUT     DOUT            DOUT      DOUT          DOUT        DOUT      DOUT    DOUT      DOUT            DOUT
                                                  0          1         2         3         4              11        12            17        18/HS     19/VS   20/DE       21              26
                                                 P-0       P-1        P-2       P-3       P-4           P-11       RES           RES         HS         VS     DE        RES             RES
                                                DOUT      DOUT       DOUT      DOUT     DOUT            DOUT      DOUT          DOUT        DOUT      DOUT    DOUT      DOUT            DOUT
                                                  0          1         2         3         4              11        12            17        18/HS     19/VS   20/DE       21              26
                                                 P-0       P-1        P-2       P-3       P-4           P-11       RES           RES         HS         VS     DE        RES             RES
                                                                                                                                       CONTROLS FS & FE AND PACKET
                                                                                                                                                   START/END
      LINE                      WRD 1       WRD 2        WRD 3         WRD 4        WRD 5         WRD 6                     WRD WC - 4          WRD WC- 4     WC - 3      WRD WC- 2         WRD WC -1        WC                LINE
     START                                                                                                                                                                                                                     STOP
      PACKET HEADER             P1[11:4]    P2[11:4]      LSB         P3[11:4]      P4[11:4]       LSB                      P(N-3)[11:4]        P(N-2)[11:4]    LSB       P(N-1)[11:4]       P(N)[11:4]      LSB    PACKET FOOTER
                                                     D0      D1       D2     D3       D4       D5      D6      D7
                                                    P1-0    P1-1     P1-2   P1-3     P2-0     P2-1    P2-2    P2-3
         8 BITS             16 BITS           8 BITS
        DATA ID         WORD COUNT             ECC             D0      D1       D2     D3       D4       D5      D6      D7              D0       D1      D2     D3      D4      D5        D6      D7
                                                               P-4     P-5     P-6     P-7      P-8     P-9     P-10    P-11             P-4     P-5      P-6   P-7     P-8      P-9      P-10    P-11
            D0     D1       D2      D3    D4       D5      D6       D7             D0      D1       D2      D3       D4     D5      D6        D7
           DT0     DT1     DT2     DT3    DT4     DT5     VC0      VC1            DT0     DT1      DT2     DT3      DT4    DT5       0         0
                                                                                                                                                                                                          8 BITS        8 BITS
                                                                                                                                                                                                        CRC LS BYTE  CRC MS BYTE
                          DATA TYPE                           1 OF 4
                                                           CHANNEL                                                                                                                     WORD COUNT
                            SELECT
                                                            SELECT                                                                                                    PIXEL                BYTES               BITS
                DATA TYPE                                                DESCRIPTION                                                                                    1                    1.5                12
                0x00 – 0x07      SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                                N*                  1.5N
                0x08 – 0x0F      GENERIC SHORT PACKET DATA TYPES
                0x10 – 0x17      GENERIC LONG PACKET DATA TYPES (TYPE 0x12 USED FOR EMBEDDED AUDIO                                                                  *PIXEL COUNT NEEDS TO BE A MULTIPLE OF 2
                0x18 – 0x1F      YUV DATA
                0x20 – 0x27      RGB DATA
                0x28 – 0x2F      RAW DATA
                0x30 – 0x37      USER DEFINED BYTE BASED DATA
                0x38 – 0x3F      RESERVED
Figure 31. RAW 12-Bit Output
www.maximintegrated.com                                                                                                                                                                                     Maxim Integrated │ 44


MAX9288/MAX9290                                                                                                                                 3.12Gbps GMSL Deserializers
                                                                                                      for Coax or STP Input and MIPI CSI-2 Output
                                                                                                                                                                 NO INPUT WHEN BWS =
                                                                                                            GMSL to CSI-2                                                LOW
                                                                                                             RAW 14 BIT
                                                                                                                                  DOUT18 DOUT19 DOUT20
                                                              DOUT0        DOUT5     DOUT6         DOUT13 DOUT14          DOUT17                                DOUT21       DOUT26
                                                                                                                                     /HS      /VS       /DE
                                                                P-0           P-5       P-6          P-13     RES          RES        HS       VS        DE       RES         RES
                                                                                                                                  DOUT18 DOUT19 DOUT20
                                                              DOUT0        DOUT5     DOUT6         DOUT13 DOUT14          DOUT17                                DOUT21       DOUT26
                                                                                                                                     /HS      /VS       /DE
                                                                P-0           P-5       P-6          P-13     RES          RES        HS       VS        DE       RES         RES
                                                                                                                                  DOUT18 DOUT19 DOUT20
                                                              DOUT0        DOUT5     DOUT6         DOUT13 DOUT14          DOUT17                                DOUT21       DOUT26
                                                                                                                                     /HS      /VS       /DE
                                                                P-0           P-5       P-6          P-13     RES          RES       HS        VS        DE       RES         RES
                                                                                                                                  DOUT18 DOUT19 DOUT20
                                                              DOUT0        DOUT5     DOUT6         DOUT13 DOUT14          DOUT17                                DOUT21       DOUT26
                                                                                                                                     /HS      /VS       /DE
                                                                P-0           P-5       P-6          P-13     RES          RES        HS       VS        DE       RES         RES
                                                                                                                                CONTROLS FS & FE AND PACKET
                                                                                                                                           START/END
                                                                                                                                              WORD (WC – 6) TO (WC – 3)         WORD (WC – 2) TO WC
      LINE                     WRD 1     WRD 2       WRD 3        WRD 4       WRD 5         WRD 6         WRD 7
                                                                                                                                                                                                                 LINE STOP
     START
      PACKET HEADER            P1[13:6]  P2[13:6]    P3[13:6]    P4[13:6]   P1[5:0]    P2[5:0]   P3[5:0]   P4[5:0]                                P(N-3) TO P(N) MSB              P(N-3) TO P(N) LSB     PACKET FOOTER
         8 BITS             16 BITS           8 BITS                                                                P-0       P-1      P-2      P-3       P-4        P-5
                                                                          D0        D1            D7
        DATA ID         WORD COUNT             ECC                                                             LSB                          MSB
                                                                          P-6       P-7          P-13
            D0     D1       D2      D3    D4      D5      D6       D7        D0      D1       D2     D3     D4     D5      D6     D7
           DT0     DT1     DT2     DT3   DT4      DT5    VC0      VC1       DT0     DT1      DT2    DT3     DT4    DT5      0      0
                                                                                                                                                                                                8 BITS       8 BITS
                                                                                                                                                                                            CRC LS BYTE   CRC MS BYTE
                          DATA TYPE                          1 OF 4
                                                           CHANNEL                                                                                                           WORD COUNT
                            SELECT
                                                            SELECT                                                                                              PIXEL           BYTES               BITS
                DATA TYPE                                              DESCRIPTION                                                                                1              1.75                14
                0x00 – 0x07     SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                           N*            1.75N
                0x08 – 0x0F     GENERIC SHORT PACKET DATA TYPES
                0x10 – 0x17     GENERIC LONG PACKET DATA TYPES (TYPE 0x12 USED FOR EMBEDDED AUDIO                                                             *PIXEL COUNT NEEDS TO BE A MULTIPLE OF 4
                0x18 – 0x1F     YUV DATA
                0x20 – 0x27     RGB DATA
                0x28 – 0x2F     RAW DATA
                0x30 – 0x37     USER DEFINED BYTE BASED DATA
                0x38 – 0x3F     RESERVED
Figure 32. RAW 14-Bit Output
www.maximintegrated.com                                                                                                                                                                           Maxim Integrated │ 45


MAX9288/MAX9290                                                                                                                                   3.12Gbps GMSL Deserializers
                                                                                                     for Coax or STP Input and MIPI CSI-2 Output
                                                                                                           GMSL TO CSI-2
                                                                                                        USER-DEFINED 24 BIT
                                                                                                       (BWS = HIGH OR OPEN)
                       GMSL                                                                                                             DOUT18 DOUT19 DOUT20
                                     DOUT0     DOUT1         DOUT5    DOUT6    DOUT7       DOUT11 DOUT12 DOUT13               DOUT17                                  DOUT21 DOUT22 DOUT23 DOUT24 DOUT25 DOUT26
                   PARALLEL BIT                                                                                                           /HS      /VS        /DE
                                       UA-0     UA-1          UA-5     UB-0     UB-1         UB-5      UC-0     UC-1            UC-5       HS      VS          DE      UA-6    UA-7     UB-6   UB-7      UC-6    UC-7
                                                                                                                                    CONTROLS FS & FE AND PACKET
                                                                                                                                               START/END
      LINE                     WRD 1        WRD 2        WRD 3      WRD 4        WRD 5      WRD 6                WRD WC-5        WRD WC-4         WRD WC-3        WRD WC- 2     WRD WC-1      WRD WC
                                                                                                                                                                                                                      LINE STOP
     START
      PACKET HEADER           UA1[7:0]      UB1[7:0]    UC1[7:0]    UA2[7:0]    UB2[7:0]   UC2[7:0]             UA(N-1)[7:0]     UB(N-1)[7:0]    UC(N-1)[7:0]      UA(N)[7:0]    UB(N)[7:0]   UC(N)[7:0]      PACKET FOOTER
                                                                           D0       D1      D2        D3        D4       D5         D6        D7
                                                                          UB-0     UB-1    UB-2      UB-3      UB-4     UB-5      UB-6       UB-7
                                                   D0       D1       D2       D3       D4      D5         D6       D7
                                                  UA-0     UA-1     UA-2     UA-3     UA-4    UA-5       UA-6     UA-7
         8 BITS            16 BITS             8 BITS                                                                                                                                           8 BITS            8 BITS
        DATA ID         WORD COUNT              ECC                                                             D0       D1         D2        D3       D4         D5       D6      D7        CRC LS BYTE       CRC MS BYTE
                                                                                                               UC-0     UC-1      UC-2       UC-3    UC-4        UC-5     UC-6    UC-7
            D0      D1     D2      D3       D4       D5    D6      D7        D0      D1    D2       D3      D4      D5       D6      D7
           DT0     DT1    DT2     DT3      DT4     DT5    VC0     VC1        DT0    DT1    DT2    DT3      DT4     DT5        0       0
                         DATA TYPE                      1 OF 4 CHANNEL                                                                                                         WORD COUNT
                           SELECT                           SELECT                                                                                                PIXEL           BYTES             BITS
                DATA TYPE                                              DESCRIPTION                                                                                  1                3               24
                0X00 – 0X07    SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                                              N               3N
                0X08 – 0X0F    GENERIC SHORT PACKET DATA TYPES
                0X10 – 0X17    GENERIC LONG PACKET DATA TYPES (TYPE 0X12 USED FOR EMBEDDED AUDIO
                0X18 – 0X1F    YUV DATA
                0X20 – 0X27    RGB DATA
                0X28 – 0X2F    RAW DATA
                0X30 – 0X37    USER DEFINED 24-BIT = 0x30
                0X38 – 0X3F    RESERVED
Figure 33. User-Defined 24-Bit Output
www.maximintegrated.com                                                                                                                                                                          Maxim Integrated │ 46


MAX9288/MAX9290                                                                                                                    3.12Gbps GMSL Deserializers
                                                                                          for Coax or STP Input and MIPI CSI-2 Output
                                                                                               GMSL to CSI-2                                  NO INPUT WHEN
                                                                                           USER DEFINED 8 BIT                                    BWS = LOW
                                                  GMSL           DOUT    DOUT       DOUT    DOUT          DOUT    DOUT      DOUT    DOUT    DOUT          DOUT
                                              PARALLEL BIT         0       1          7       8             17     18/HS    19/VS   20/DE     21            26
                                                                  U-0     U-1        U-7     RES           RES       HS      VS      DE      RES           RES
                                                                                                                 CONTROLS FS & FE AND
                                                                                                                    PACKET START/END
      LINE                 WRD 1   WRD 2     WRD 3      WRD 4                                 WRD WC - 5       WRD WC - 4      WRD WC - 3    WRD WC- 2       WRD WC -1    WRD WC                LINE
     START                                                                                                                                                                                     STOP
     PACKET HEADER         U1[7:0] U2[7:0]   U3[7:0]    U4[7:0]                                U(N-5)[7:0]      U(N-4)[7:0]     U(N-3)[7:0]   U(N-2)[7:0]    U(N-1)[7:0]  U(N)[7:0]  PACKET FOOTER
                                           D0     D1      D2      D3    D4    D5     D6    D7
                                           U-0   U-1     U-2     U-3    U-4   U-5   U-6    U-7
        8 BITS          16 BITS         8 BITS                                                                                                                              8 BITS       8 BITS
       DATA ID       WORD COUNT          ECC                                                                                                                             CRC LS BYTE  CRC MS BYTE
                                                             D0      D1    D2    D3     D4    D5      D6      D7
                                                            DT0     DT1   DT2   DT3    DT4    DT5      0       0
           D0    D1      D2     D3  D4      D5     D6      D7
          DT0    DT1    DT2    DT3  DT4     DT5    VC0    VC1
                                                      1 OF 4
                        DATA TYPE
                                                   CHANNEL                                                                                                   WORD COUNT
                          SELECT
                                                     SELECT                                                                                    PIXEL            BYTES           BITS
              DATA TYPE                                         DESCRIPTION                                                                       1                1              8
              0x00 – 0x07    SYNCHRONIZATION SHORT PACKET DATA TYPES                                                                              N               N
              0x08 – 0x0F    GENERIC SHORT PACKET DATA TYPES
              0x10 – 0x17    GENERIC LONG PACKET DATA TYPES (TYPE 0x12 USED FOR EMBEDDED AUDIO
              0x18 – 0x1F    YUV DATA
              0x20 – 0x27    RGB DATA
              0x28 – 0x2F    RAW DATA
              0x30 – 0x37    USER DEFINED BYTE BASED DATA (USER DEFINED 8-BIT = 0x31)
              0x38 – 0x3F    RESERVED
Figure 34. User-Defined 24-Bit Output
www.maximintegrated.com                                                                                                                                                       Maxim Integrated │ 47


MAX9288/MAX9290                                                                    3.12Gbps GMSL Deserializers
                                                             for Coax or STP Input and MIPI CSI-2 Output
Table 2 Video Output Map (RGB and YUV)
    GMSL                    RGB                                                     YUV4222
    INPUT                                               8-BIT           10-BIT
                 666      565        8883*                                               8-BIT        10-BIT3        12-BIT3**
    BITS1                                             MUXED            MUXED
     DIN0         R0       R0          R0            Y/Cb/Cr0          Y/Cb/Cr0         Cb/Cr0        Cb/Cr0           Cb/Cr0
     DIN1         R1       R1          R1            Y/Cb/Cr1          Y/Cb/Cr1         Cb/Cr1        Cb/Cr1           Cb/Cr1
     DIN2         R2       R2          R2            Y/Cb/Cr2          Y/Cb/Cr2         Cb/Cr2        Cb/Cr2           Cb/Cr2
     DIN3         R3       R3          R3            Y/Cb/Cr3          Y/Cb/Cr3         Cb/Cr3        Cb/Cr3           Cb/Cr3
     DIN4         R4       R4          R4            Y/Cb/Cr4          Y/Cb/Cr4         Cb/Cr4        Cb/Cr4           Cb/Cr4
     DIN5         R5       G0          R5            Y/Cb/Cr5          Y/Cb/Cr5         Cb/Cr5        Cb/Cr5           Cb/Cr5
     DIN6        G0        G1          G0            Y/Cb/Cr6          Y/Cb/Cr6         Cb/Cr6        Cb/Cr6           Cb/Cr6
     DIN7        G1        G2          G1            Y/Cb/Cr7          Y/Cb/Cr7         Cb/Cr7        Cb/Cr7           Cb/Cr7
     DIN8        G2        G3          G2                 —            Y/Cb/Cr8           Y0          Cb/Cr8           Cb/Cr8
     DIN9        G3        G4          G3                 —            Y/Cb/Cr9           Y1          Cb/Cr9           Cb/Cr9
    DIN10        G4        G5          G4                 —               —               Y2            Y0            Cb/Cr10
    DIN11        G5        B0          G5                 —               —               Y3            Y1            Cb/Cr11
    DIN12         B0       B1          B0                 —               —               Y4            Y2                Y0
    DIN13         B1       B2          B1                 —               —               Y5            Y3                Y1
    DIN14         B2       B3          B2                 —               —               Y6            Y4                Y2
    DIN15         B3       B4          B3                 —               —               Y7            Y5                Y3
    DIN16         B4       —           B4                 —               —                —            Y6                Y4
    DIN17         B5       —           B5                 —               —                —            Y7                Y5
    DIN18        HS        HS          HS                HS               HS              HS            HS                HS
    DIN19        VS        VS          VS                VS               VS              VS            VS                VS
    DIN20        DE        DE          DE                DE               DE              DE            DE                DE
    DIN21         —        —           R6                 —               —                —            Y8                Y6
    DIN22         —        —           R7                 —               —                —            Y9                Y7
    DIN23         —        —           G6                 —               —                —             —                Y8
    DIN24         —        —           G7                 —               —                —             —                Y9
    DIN25         —        —           B6                 —               —                —             —               Y10
    DIN26         —        —           B7                 —               —                —             —               Y11
1. Refer to the GMSL serializer data sheet for details.
2. YUV defaults to muxed input mode (Cb, Y0, Cr, Y1). Set INPUTBW = 1 to use normal input mode (CBY0, CrY1).
3. Data type available when BWS = high or open, only.
*VESA/oLDI bits are mapped to MIPI according to OLDI bit (D4 or register 0x60). Set oLDI bit low when using VESA input or high
when using an oLDI input. oLDI defines bits [5:0] as MSB and bits [6:7] as LSB.
**12-bit YUV422 sent using CSI-2 user-defined data type (0x30). The output byte sequence is CB[11:4], Y0[11:4], [CB[3:0], Y0[3:0]],
CR[11:4], Y1[11:4], [CR[3:0], and Y1[3:0]].
Auto Pixel-Per-Line Feature                                          pixels in the previous DE high period. If both numbers are
For proper operation, the device requires the information of         within ±4 pixels of each other, the deserializer accepts
number of pixels in DE high period. Program the pixel count          this count as valid count and uses the number to pack-
into registers 0x61 and 0x62. Alternatively, the device can          etize the video data. An AUTOPPL error is issued only
automatically count the number of pixels in DE high period.          when the current pixel count does not match the previous
                                                                     pixel count. An invalid count (±5 or more pixels) stops the
Setting the AUTOPPL bit high enables this function. In this
                                                                     packet transmission and issues an AUTOPPL error. This
mode, the device counts the number of pixels in every DE
                                                                     allows the device to tolerate some noise while alerting the
high period and compares the result with the number of
                                                                     user of an error.
www.maximintegrated.com                                                                                     Maxim Integrated │ 48


MAX9288/MAX9290                                                                  3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and MIPI CSI-2 Output
Clock Operation                                                   Data-Rate Selection and CSI-2 Clock
The GMSL deserializer recovers the pixel clock (PCLK)             Limitations
from the serial input. This pixel clock is used to time           Three factors affect the overal useable clock range of the
various functions of the device such as the control sig-          GMSL deserializers: The valid clock range of the GMSL
nals and MCLK. The pixel, along with the CSI data type,           serial input, the MIPI CSI-2 output, and the data bit width.
determines the CSI HS clock (CLK+/-) When the clocks              Table 5 lists the valid PCLK range at various CSI-2 output
are stable, the LOCK pin goes high and the clock trans-           modes. Table 6 shows the valid CSI-2 output-channel bit
mitter starts the SOT, HS prepare and HS zero sequences           rate.
and transmits the HS clock in HS differential mode. If the
device loses of lock, the clock lane is disabled, and the
clock transmitter pulls the line to stop state (LP-11).
Table 3. Video Output Map (RAW and User Defined)
    GMSL                RAW (DOUBLE LOAD2)                       RAW (SINGLE LOAD2)                     USER DEFINED
    INPUT
     BITS1          8-BIT        10-BIT3       12-BIT3   8-BIT     10-BIT      12-BIT      14-BIT    24-BIT3        8-BIT
     DIN0            PA0           PA0           PA0      P0         P0          P0          P0        UA0            U0
     DIN1            PA1           PA1           PA1      P1         P1          P1          P1        UA1            U1
     DIN2            PA2           PA2           PA2      P2         P2          P2          P2        UA2            U2
     DIN3            PA3           PA3           PA3      P3         P3          P3          P3        UA3            U3
     DIN4            PA4           PA4           PA4      P4         P4          P4          P4        UA4            U4
     DIN5            PA5           PA5           PA5      P5         P5          P5          P5        UA5            U5
     DIN6            PA6           PA6           PA6      P6         P6          P6          P6        UB0            U6
     DIN7            PA7           PA7           PA7      P7         P7          P7          P7        UB1            U7
     DIN8            PB0           PA8           PA8       —         P8          P8          P8        UB2            —
     DIN9            PB1           PA9           PA9       —         P9          P9          P9        UB3            —
    DIN10            PB2          PB0           PA10       —         —           P10        P10        UB4            —
     DIN11           PB3          PB1           PA11       —         —           P11        P11        UB5            —
    DIN12            PB4          PB2           PB0        —         —            —         P12        UC0            —
    DIN13            PB5          PB3           PB1        —         —            —         P13        UC1            —
    DIN14            PB6          PB4           PB2        —         —            —          —         UC2            —
    DIN15            PB7          PB5           PB3        —         —            —          —         UC3            —
    DIN16             —           PB6           PB4        —         —            —          —         UC4            —
    DIN17             —           PB7           PB5        —         —            —          —         UC5            —
    DIN18            HS            HS            HS       HS        HS           HS         HS         HS             HS
    DIN19            VS            VS            VS       VS         VS          VS          VS        VS             VS
    DIN20            DE            DE            DE       DE        DE           DE         DE         DE             DE
    DIN21             —           PB8           PB6        —         —            —          —         UA6            —
    DIN22             —           PB9           PB7        —         —            —          —         UA7            —
    DIN23             —             —           PB8        —         —            —          —         UB6            —
    DIN24            —-             —           PB9        —         —            —          —         UB7            —
    DIN25             —             —           PB10       —         —            —          —         UC6            —
    DIN26             —             —           PB11       —         —            —          —         UC7            —
1. Refer to the GMSL serializer data sheet for details.
2. RAW datatype defaults to single load. Set INPUTBW = 1 to use double input mode (output sequence PA0, PB0, PA1, PB1).
3. Data type available when BWS = high or open, only.
www.maximintegrated.com                                                                                  Maxim Integrated │ 49


MAX9288/MAX9290                                                           3.12Gbps GMSL Deserializers
                                                      for Coax or STP Input and MIPI CSI-2 Output
                                                            HS, VS, and DE low pulse widths at least two pixel clock
                                                            cycles. By default, CNTL[3:0] are sampled continuously
                            FRAME
                                                            when DE is low. CNTL[3:0] are sampled only on HS/VS
     WS                                                     transitions when DE is high. If DE triggering of encoded
                                                            packets is not desired, set the serializer’s DISDETRIG
                                                            = 0 and the CNTLTRIG bits to their desired value (reg-
    SCK
                                                            ister 0x15) to change the CNTL triggering behavior. Set
                                                            DETREN = 0 on the deserializer when DE is not periodic.
     SD          0  1  2                         N
                                                            Audio Channel
                             16 TO 256 BITS                 The audio channel supports 8kHz to 192kHz audio
                                                            sampling rates and audio word lengths from 8 bits to
                                                            32 bits (2-channel I2S), or 64 to 256 bits (TDM64 to
Figure 35. Audio Channel Input Format                       TDM256). The audio bit clock (SCK) does not have to be
                                                            synchronized with pixel clock. The serializer automatically
GMSL Clock Range                                            encodes audio data into a single-bit stream synchronous
                                                            with pixel clock. The deserializer decodes the audio
The deserializer uses the DRS pin/bit and the BWS input
                                                            stream and stores audio words in a FIFO. Audio rate
to set the GMSL pixel clock frequency range (Table 5).
                                                            detection uses an internal oscillator to continuously
Set DRS = 1 for low data rate pixel clock frequency range
                                                            determine the audio data rate and output the audio in I2S
of 6.25MHz to 16.66MHz. Set DRS = 0 for high data rate
                                                            format. The audio channel is enabled by default. When
pixel clock frequency range of 12.5MHz to 104MHz.
                                                            the audio channel is disabled, the SD is treated as an
CSI-2 Clock Range                                           auxiliary control signal.
the CSI-2 ports operate from 80Mbps to 1000Mbps per         Since the encoded audio data sent through the serial
channel. The CSI-2 output bit rate can be calculated from   link is synchronized with pixel clock (through ACB), low
the PCLK rate by the following equation:                    pixel clock frequencies limit the maximum audio sampling
           CSI RATE = PCLK x WIDTH/LANES                    rate. Table 5 lists the maximum audio sampling rate for
                                                            various pixel clock frequencies. Spread spectrum from
where:
                                                            the serializer do not affect the I2S/TDM data rate or WS
PCLK = Input PCLK rate                                      clock frequency.
LANES = Number of CSI-2 lanes used
                                                            Audio Channel Input
WIDTH = Bit width of the input data (see Table 5 or         The audio channel input works with 8-channel TDM and
Table 6)                                                    stereo I2S, as well as nonstandard formats. The input
High-Bandwidth Mode                                         format is shown in Figure 35.
The deserializer uses a 27-bit high-bandwidth mode to       The period of the WS can be 8 to 256 SCK periods. The
support 24-bit RGB at 104MHz pixel clock. Set BWS =         WS frame starts with the falling edge and can be low for
open in both the serializer and deserializer to use high-   1 to 255 SCK periods. SD is one SCK period, sampled
bandwidth mode. In high-bandwidth mode, the deserial-       on the rising edge. MSB/LSB order, zero padding, or any
izer decodes HS, VS, DE, and CNTL[3:0] from special         other significance assigned to the serial data does not
packets. Packets are sent by replacing a pixel before the   affect operation of the audio channel. The polarity for WS
rising edge and after the falling edge of the HS, VS, and   and SCK edges is programmable.
DE signals. However, for CNTL[3:0], which is not always     Figure 36, Figure 37, Figure 38, and Figure 39 are
continuously sampled, packets always replace a pixel        examples of acceptable input formats.
before the transition of the sampled CNTL[3:0]. Keep
www.maximintegrated.com                                                                           Maxim Integrated │ 50


MAX9288/MAX9290                                                                  3.12Gbps GMSL Deserializers
                                                          for Coax or STP Input and MIPI CSI-2 Output
Table 4. Control Output Map
                                                                                 MODE
          CONTROL OUTPUTS                      24-BIT MODE              HIGH-BANDWIDTH MODE             32-BIT MODE
                                               (BWS = LOW)                     (BWS = MID)             (BWS = HIGH)
                 CNTL0                            Not used                        Used*                    Not used
                 CNTL1                            Not used                        Used*                     Used**
                 CNTL2                            Not used                        Used*                     Used**
                 CNTL3                            Not used                        Used*                    Not used
Note: See the High-Bandwidth Mode section for details on timing requirements.
*Outputs used only when the respective color lookup tables are enabled.
**Not encrypted when HDCP is enabled (MAX9290 only).
Table 5. GMSL Data-Rate Selection Table
    DRS BIT SETTING                              BWS PIN SETTING                           PIXEL CLOCK RANGE (MHz)
                                                  Low (24-bit mode)                                16.66 to 104
     0 (high data rate)                      Mid (high-bandwidth mode)                             36.66 to 104
                                                 High (32-bit mode)                                  12.5 to 78
                                                         Low                                       8.33 to 16.66
      1 (low data rate)                                  Mid                                      18.33 to 36.66
                                                         High                                       6.25 to 12.5
Table 6. Input Pixel Clock Range (MHz)
                                                                    DRS LOW                          DRS HIGH
 GMSL BIT         CSI-2 OUTPUT       NUMBER OF
   WIDTH              MODES          CSI-2 LANES          BWS          BWS          BWS     BWS          BWS         BWS
                                                          LOW          OPEN         HIGH    LOW          OPEN        HIGH
                                                         16.67 to     36.67 to     12.5 to  10 to      18.33 to       10 to
                                            1
                                                           104          104          78    16.67         36.67        12.5
                                                                      36.67 to             Do not        20 to       Do not
                       RAW8                 2           20 to 104                 20 to 78
                                                                        104                  use         36.67         use
      8            (Single Load)
                YUV422 8b Muxed                                       36.67 to             Do not        30 to       Do not
                                            3           30 to 104                 30 to 78
                                                                        104                  use         36.67         use
                                                                                           Do not       Do not       Do not
                                            4           40 to 104    40 to 104    40 to 78
                                                                                             use          use          use
www.maximintegrated.com                                                                                 Maxim Integrated │ 51


MAX9288/MAX9290                                                3.12Gbps GMSL Deserializers
                                             for Coax or STP Input and MIPI CSI-2 Output
Table 6. Input Pixel Clock Range (MHz) (continued)
                                                     DRS LOW                     DRS HIGH
 GMSL BIT      CSI-2 OUTPUT    NUMBER OF
  WIDTH             MODES      CSI-2 LANES   BWS       BWS       BWS     BWS       BWS           BWS
                                             LOW       OPEN      HIGH    LOW       OPEN          HIGH
                                            16.67 to  36.67 to  12.5 to 8.333 to  18.33 to
                                     1                                                        8 to 12.5
                                              100       100       78     16.67     36.67
                                            16.67 to  36.67 to            16 to   18.33 to      Do not
                    RAW10            2                         16 to 78
                                              104       104              16.67     36.67          use
    10           (Single Load)
             YUV422 10b Muxed                         36.67 to           Do not    24 to        Do not
                                     3     24 to 104           24 to 78
                                                        104                use     36.67          use
                                                      36.67 to           Do not    32 to        Do not
                                     4     32 to 104           32 to 78
                                                        104                use     36.67          use
                                            16.67 to  36.67 to  12.5 to 8.333 to  18.33 to     6.667 to
                                     1
                                             83.33      83.3      78     16.67     36.67         12.5
                                            16.67 to  36.67 to 13.33 to 13.33 to  18.33 to     Do Not
                                     2
                    RAW12                     104       104       78     16.67     36.67         Use
    12
                 (Single Load)                        36.67 to           Do not    20 to        Do not
                                     3     20 to 104           20 to 78
                                                        104                use     36.67          use
                                            26.67 to  36.67 to 26.67 to  Do not   26.67 to      Do not
                                     4
                                              104       104       78       use     36.67          use
                                            16.67 to  36.67 to  12.5 to 8.333 to  18.33 to      6.25 to
                                     1
                                             71.43     71.43    71.43    16.67     36.67         12.5
                                            16.67 to  36.67 to  12.5 to 11.43 to  18.33 to     11.43 to
                                     2
                    RAW14                     104       104       78     16.67     36.67         12.5
    14
                 (Single Load)              17.14 to  36.67 to 17.14 to  Do not   18.33 to      Do not
                                     3
                                              104       104       78       use     36.67          use
                                            22.86 to  36.67 to 22.86 to  Do not   22.86 to      Do not
                                     4
                                              104       104       78       use     36.67          use
                                            16.67 to  36.67 to  12.5 to 8.333 to  18.33 to      6.25 to
                                     1
                                              62.5      62.5     62.5    16.67     36.67         12.5
                     RAW8                   16.67 to  36.67 to  12.5 to   10 to   18.33 to       10 to
                                     2
                (Double Load)                 104       104       78     16.67     36.67         12.5
    16
                  YUV442 8b                 16.67 to  36.67 to            15 to   18.33 to     Do Not
                   RGB565            3                         15 to 78
                                              104       104              16.67     36.67         Use
                                                      36.67 to           Do not    20 to        Do not
                                     4     20 to 104           20 to 78
                                                        104                use     36.67          use
www.maximintegrated.com                                                            Maxim Integrated │ 52


MAX9288/MAX9290                                               3.12Gbps GMSL Deserializers
                                             for Coax or STP Input and MIPI CSI-2 Output
Table 6. Input Pixel Clock Range (MHz) (continued)
                                                    DRS LOW                     DRS HIGH
 GMSL BIT      CSI-2 OUTPUT    NUMBER OF
  WIDTH            MODES       CSI-2 LANES  BWS       BWS       BWS     BWS       BWS           BWS
                                            LOW       OPEN      HIGH    LOW       OPEN          HIGH
                                           16.67 to  36.67 to  12.5 to 8.333 to  18.33 to      6.25 to
                                     1
                                            55.56     55.56    55.56    16.67     36.67         12.5
                                           16.67 to  36.67 to  12.5 to 8.889 to  18.33 to     8.889 to
                                     2
                                             104       104       78     16.67     36.67         12.5
    18             RGB666
                                           16.67 to  36.67 to 13.33 to 13.33 to  18.33 to      Do not
                                     3
                                             104       104       78     16.67     36.67          use
                                           16.67 to  36.67 to 17.78 to  Do not   18.33 to      Do not
                                     4
                                             104       104       78      use      36.67          use
                                            Do not   36.67 to  12.5 to  Do not   18.33 to      6.25 to
                                     1
                                              use       50       50      use      36.67         12.5
                   RAW10                    Do not   36.67 to  12.5 to  Do not   18.33 to
                                     2                                                       8 to 12.5
                (Double Load)                 use      100       78      use      36.67
    20
                 YUV442 10b                 Do not   36.67 to  12.5 to  Do not   18.33 to       12 to
                                     3
                                              use      104       78      use      36.67         12.5
                                            Do not   36.67 to          Do Not    18.33 to     Do Not
                                     4                        16 to 78
                                              use      104               Use      36.67         Use
                                            Do not   36.67 to  12.5 to  Do not   18.33 to      6.25 to
                                     1
                                              use     41.67    41.67     use      36.67         12.5
                   RAW12
                (Double Load)               Do not   36.67 to  12.5 to  Do not   18.33 to     6.667 to
                                     2
                 YUB442 12b                   use     83.33      78      use      36.67         12.5
    24
                   RGB888                   Do not   36.67 to  12.5 to  Do not   18.33 to       10 to
               User-defined 8b       3
                                              use      104       78      use      36.67         12.5
              User-defined 24b
                                            Do not   36.67 to 13,33 to  Do not   18.33 to      Do not
                                     4
                                              use      104       78      use      36.67          use
www.maximintegrated.com                                                           Maxim Integrated │ 53


MAX9288/MAX9290                                                  3.12Gbps GMSL Deserializers
                                               for Coax or STP Input and MIPI CSI-2 Output
Table 7. Output CSI-2 Data Rate Range (Mbps)
  GMSL                                                DRS LOW                         DRS HIGH
               CSI-2 OUTPUT    NUMBER OF
   BIT                                        BWS        BWS       BWS        BWS         BWS          BWS
                   MODES       CSI-2 LANES
  WIDTH                                       LOW        OPEN      HIGH       LOW         OPEN         HIGH
                                             133.3 to   293.3 to  100 to      80 to      146.7 to
                                     1                                                               80 to 100
                                               832        832       624       133.3       293.3
                                                        146.7 to             Do Not       80 to       Do Not
                    RAW8             2      80 to 416            80 to 312
                                                          832                  Use        146.7         Use
     8           (Single Load)
              YUV422 8b Muxed                  80 to    97.78 to             Do Not       80 to       Do Not
                                     3                           80 to 208
                                              277.3      277.3                 Use        97.76         Use
                                                                             Do Not      Do Not       Do Not
                                     4      80 to 208  80 to 208 80 to 156
                                                                               Use         Use          Use
                                             166.7 to   366.7 to  125 to     83.33 to    183.3 to
                                     1                                                               80 to 125
                                              1000       1000       780       166.7       366.7
                                             83.33 to   183.3 to              80 to      91.67 to     Do Not
                    RAW10            2                           80 to 390
                                               520        520                 83.33       183.3         Use
    10           (Single Load)
             YUV422 10b Muxed                  80 to   122.22 to             Do Not       80 to       Do Not
                                     3                           80 to 260
                                              346.7      346.7                 Use        122.2         Use
                                                        91.67 to             Do Not       80 to       Do Not
                                     4      80 to 260            80 to 195
                                                          260                  Use        91.67         Use
                                              200 to     440 to   150 to
                                     1                                     100 to 200  220 to 440    80 to 150
                                              1000       1000       936
                                                                                                      Do Not
                                     2     100 to 624 220 to 624 80 to 468  80 to 100  110 to 220
                    RAW12                                                                               Use
    12
                 (Single Load)                                               Do Not                   Do Not
                                     3      80 to 416 147 to 416 80 to 312              80 to 147
                                                                               Use                      Use
                                                                             Do Not                   Do Not
                                     4      80 to 312 147 to 312 80 to 234              80 to 110
                                                                               Use                      Use
                                             233.3 to   513.3 to  175 to     116.7 to    256.7 to     87.5 to
                                     1
                                              1000       1000      1000       233.3       513.3         175
                                             116.7 to   256.7 to  87.5 to     80 to      128.3 to      80 to
                                     2
                    RAW14                      728       1728       546       116.7       256.7         87.5
    14
                 (Single Load)                 80 to    171.1 to             Do Not       80 to       Do Not
                                     3                           80 to 364
                                              485.3      485.3                 Use        171.1         Use
                                                                             Do Not       80 to       Do Not
                                     4      80 to 364  80 to 364 80 to 273
                                                                               Use        128.3         Use
www.maximintegrated.com                                                                   Maxim Integrated │ 54


MAX9288/MAX9290                                                  3.12Gbps GMSL Deserializers
                                               for Coax or STP Input and MIPI CSI-2 Output
Table 7. Output CSI-2 Data Rate Range (Mbps) (continued)
  GMSL                                                DRS LOW                         DRS HIGH
               CSI-2 OUTPUT    NUMBER OF
   BIT                                        BWS       BWS        BWS        BWS         BWS         BWS
                   MODES       CSI-2 LANES
  WIDTH                                       LOW       OPEN       HIGH       LOW        OPEN         HIGH
                                             256.7 to  586.7 to    200 to    133.3 to   293.3 to      100 to
                                     1
                                              1000      1000       1000       266.7      586.7         200
                    RAW8                     133.3 to  293.3 to    100 to     80 to     146.7 to
                                     2                                                              80 to 100
                (Double Load)                  832       832        624       133.3      293.3
    16
                  YUV442 8b                  88.89 to  195.6 to               80 to     97.78 to     Do Not
                   RGB565            3                           80 to 416
                                              554.7     554.7                 88.89      195.6         Use
                                                       146.7 to              Do Not       80 to      Do Not
                                     4      80 to 416            80 to 312
                                                         832                   Use       146.7         Use
                                              300 to    660 to     225 to                            112.5 to
                                     1                                     150 to 300  330 to 660
                                              1000      1000       1000                                225
                                                                  112.5 to                             80 to
                                     2     150 to 936 330 to 936            80 to 150  165 to 330
                                                                    702                               112.5
    18             RGB666
                                                                                                     Do Not
                                     3     100 to 624 110 to 624 80 to 468  80 to 100  110 to 220
                                                                                                       Use
                                                                             Do Not      82.5 to     Do Not
                                     4      80 to 468 165 to 468 80 to 351
                                                                               Use        165          Use
                                             Do Not    733.3 to    250 to    Do Not     366.6 to      120 to
                                     1
                                               Use      1000       1000        Use       733.3         250
                   RAW10                     Do Not    366.7 to    125 to    Do Not     183.3 to
                                     2                                                              80 to 125
                (Double load)                  Use      1000        780        Use       366.7
    20
                 YUV442 10b                  Do Not    244.4 to  83.33 to    Do Not     122.2 to       80 to
                                     3
                                               Use       93.3       520        Use       244.4        83.33
                                             Do Not    183.3 to              Do Not     91.67 to     Do Not
                                     4                           80 to 390
                                               Use       520                   Use       183.3         Use
                                             Do Not     880 to     300 to    Do Not                   150 to
                                     1                                                 440 to 880
                                               Use      1000       1000        Use                     300
                   RAW12
                (Double load)                Do Not     440 to     150 to    Do Not
                                     2                                                 220 to 440   80 to 150
                 YUB442 12b                    Use      1000        936        Use
    24
                   RGB888                    Do Not    293.3 to    100 to    Do Not     146.7 to
               User Defined 8b       3                                                              80 to 100
                                               Use       832        624        Use       293.3
              User Defined 24b
                                             Do Not                          Do Not                  Do Not
                                     4                220 to 624 80 to 468             110 to 220
                                               Use                             Use                     Use
www.maximintegrated.com                                                                  Maxim Integrated │ 55


MAX9288/MAX9290                                                           3.12Gbps GMSL Deserializers
                                                            for Coax or STP Input and MIPI CSI-2 Output
Table 8. Maximum Audio WS Frequency (kHz) for Various Pixel Clock Frequencies
                                                              PIXEL CLOCK FREQUENCY
CHANNELS
           BITS PER                                                   (DRS = 0*)
           CHANNEL                                                      (MHz)
                      12.5       15.0      16.6       20.0       25.0       30.0   35.0    40.0    45.0       50.0    100
               8          +       +          +          +         +          +      +       +       +          +        +
              16          +       +          +          +         +          +      +       +       +          +        +
              18      185.5       +          +          +         +          +      +       +       +          +        +
  2
              20      174.6       +          +          +         +          +      +       +       +          +        +
              24      152.2     182.7        +          +         +          +      +       +       +          +        +
              32      123.7     148.4      164.3        +         +          +      +       +       +          +        +
               8        +         +          +          +         +          +      +       +       +          +        +
              16      123.7     148.4      164.3        +         +          +      +       +       +          +        +
              18      112.0     134.4      148.8      179.2       +          +      +       +       +          +        +
  4
              20      104.2     125.0      138.3      166.7       +          +      +       +       +          +        +
              24      88.6      106.3      117.7      141.8     177.2        +      +       +       +          +        +
              32      69.9       83.8       92.8      111.8     139.7      167.6    +       +       +          +        +
               8      152.2     182.7        +          +         +          +      +       +       +          +        +
              16       88.6     106.3      117.7      141.8     177.2        +      +       +       +          +        +
              18      80.2       93.3      106.6      128.4     160.5        +      +       +       +          +        +
  6
              20      73.3       88.0      97.3       117.3     146.6      175.9    +       +       +          +        +
              24      62.5       75.0      83.0       100        125        150     175      +       +         +        +
              32      48.3       57.9      64.1       77.2       96.5      115.9   135.2   154.5   173.8       +        +
               8      123.7     148.4      164.3        +         +          +      +       +       +          +        +
              16       69.9      83.8       92.8      111.8     139.7      167.6    +       +       +          +        +
              18      62.5       75.0      83.0       100.0     125.0      150.0   175.0    +       +          +        +
  8
              20      57.1       68.5      75.8       91.3      114.2      137.0   159.9   182.7    +          +        +
              24      48.3       57.9      64.1       77.2       96.5      115.9   135.2   154.5   173.8       +        +
              32      37.1       44.5      49.3       59.4       74.2       89.1   103.9   118.8   133.6     148.4      +
           COLOR CODING
 < 48kHz
 48kHz to 96kHz
 96kHz to 192kHz
 > 192kHz
+Max WS rate is greater than 192kHz.
*DRS = 0 pixel clock frequency is equal to 2x the DRS = 1 pixel clock frequency.
www.maximintegrated.com                                                                                 Maxim Integrated │ 56


MAX9288/MAX9290                                                              3.12Gbps GMSL Deserializers
                                                         for Coax or STP Input and MIPI CSI-2 Output
                                                              256 SCK
    WS
   SCK
    SD             CH1          CH2         CH3           CH4          CH5      CH6     CH7       CH8
                 32 SCK
             MSB 24-BIT DATA
             LSB 8 BITS ZERO
Figure 36. 8-Channel TDM (24-Bit Samples, Padded with Zeros)
                                                               144 SCK
    WS
  SCK
    SD                  CH1            CH2              CH3              CH4        CH5       CH6
                      24 SCK
                    24-BIT DATA
Figure 37. 6-Channel TDM (24-Bit Samples, No Padding)
                                                               144 SCK
    WS
   SCK
    SD                  CH1            CH2              CH3              CH4        CH5       CH6
                       24 SCK
                    24-BIT DATA
Figure 38. Stereo I2S (24-Bit Samples, Padded with Zeros)
www.maximintegrated.com                                                                     Maxim Integrated │ 57


MAX9288/MAX9290                                                                   3.12Gbps GMSL Deserializers
                                                            for Coax or STP Input and MIPI CSI-2 Output
                                                                32 SCK
    WS
   SCK
    SD                               LEFT CHANNEL                                        RIGHT CHANNEL
                                        16 SCK
                                      16-BIT DATA
Figure 39. Stereo I2S (16-Bit Samples, No Padding)
Audio Channel Output                                                 in the serializer, however, introduces spread spectrum
WS, SCK, and SD are output with the same timing                      into MCLK. Spread-spectrum settings of either device
relationship they had at the audio input, except that WS             do not affect MCLK frequencies derived from the internal
is always 50% duty cycle (regardless of the duty cycle of            oscillator. The internal oscillator frequency ranges
WS at the input).                                                    from 100MHz to 150MHz over all process corners and
                                                                     operating conditions. Alternatively, set MCLKWS = 1
The output format is shown in Figure 40.
                                                                     (0x15 D1) to output WS from MCLK.
WS and SCK can be driven by the audio source (clock
master) or the audio sink (clock slave). Buffer underflow and        Audio Output Timing Sources
overflow flags are available to the sink as clock slave through      The deserializer has multiple options for audio data output
I2C for clock frequency adjustment. Data are sampled on the          timing. By default, the deserializer provides the output
rising edge. WS and SCK polarity is programmable.                    timing based on the incoming data rate (through a FIFO)
                                                                     and an internal oscillator.
Additional MCLK Output for Audio Applications
                                                                     To use a system-sourced clock, set the AUDIOMODE bit
Some audio DACs, such as the MAX9850, do not require
                                                                     to 1 (D5 of register 0x02) to set WS and SCK as inputs
a synchronous main clock (MCLK), while other DACs
                                                                     on the deserializer side. The deserializer uses a FIFO
require a separate MCLK for operation. For audio applica-
                                                                     to smooth out the differences in input and output audio
tions that cannot use WS directly, the deserializer provides
                                                                     timing. Registers 0x78 and 0x79 store the FIFO overflow/
a divided MCLK output at either CNTL2 or CNTL0 (deter-
                                                                     underflow information for use with external WS/SCK
mined by MCLKPIN bit setting) at the expense of one less
                                                                     timing. The FIFO drops data packets during FIFO over-
control line. By default, MCLK is turned off. Set MCLKDIV
                                                                     flow. By default, the FIFO repeats the last audio packet
(deserializer register 0x12, D[6:0]) to a nonzero value to
                                                                     during FIFO underflow when no audio data is available.
enable the MCLK output. Set MCLKDIV to 0x00 to disable
                                                                     Set the AUDUFBEH bit (D2 of register 0x01D) to 1 to
MCLK and set CNTL2 or CNTL0 as a control output.
                                                                     output all zeroes during underflow.
The output MCLK frequency is:
                                                                     Reverse Control Channel
                                  f SRC
                     fMCLK =                                         The serializer uses the reverse control channel to receive
                               MCLKDIV
                                                                     I2C/UART, MS, and GPO signals from the deserializer in
where:                                                               the opposite direction of the video stream. The reverse
fSRC is the MCLK source frequency (see Table 9)                      control channel and forward video data coexist on the
MCLKDIV is the divider ratio from 1 to 127                           same serial cable forming a bidirectional link. The reverse
                                                                     control channel operates independently from the forward
Choose MCLKDIV values so that fMCLK is not greater                   control channel. The reverse control channel is available
than 60MHz. MCLK frequencies derived from pixel clock                2ms after power-up. The serializer temporarily disables
(MCLKSRC = 0) are not affected by spread-spectrum                    the reverse control channel for 500µs after starting/
settings in the deserializer. Enabling spread spectrum               stopping the forward serial link.
www.maximintegrated.com                                                                                     Maxim Integrated │ 58


MAX9288/MAX9290                                                                 3.12Gbps GMSL Deserializers
                                                         for Coax or STP Input and MIPI CSI-2 Output
                                    I2S                                                     TDM 256
            WS                                                       WS
           SCK                                                      SCK
            SD                                                       SD
                       8 TO 32 BITS                                                          256 BITS
Figure 40. Audio Channel Output Format
Table 9. fSRC Settings
   MCLKWS SETTING             MCLKSRC SETTING         DATA RATE                                            MCLK SOURCE
                                                                          BIT-WIDTH SETTING
  (REGISTER 0x15, D1)        (REGISTER 0x12, D7)       SETTING                                           FREQUENCY (fSRC)
                                                      High speed     24-bit or high-bandwidth mode             3 x fPIXEL
                                                       (DRS = 0)               32-bit mode                     4 x fPIXEL
                                        0
                                                      Low speed      24-bit or high-bandwidth mode             6 x fPIXEL
             0
                                                       (DRS = 1)               32-bit mode                     8 x fPIXEL
                                                                                                           Internal oscillator
                                        1                  —                        —
                                                                                                             (120MHz typ)
             1                         —                   —                        —                             WS*
*MCLK is not divided when using WS as the MCLK source. MCLK divider must still be set to a nonzero number for MCLK to be
enabled.
Control Channel and Register Programming                         sending the UART packets to the serializer or deserializer,
The control channel is available for the µC to send and          with the UART packets converted to I2C by the device
receive control data over the serial link simultaneously         on the remote side of the link. The µC communicates
with the high-speed data. The µC controls the link from          with a UART peripheral in base mode (through INTTYPE
either the serializer or the deserializer side to support        register settings), using the half-duplex default GMSL
video-display or image-sensing applications. The control         UART protocol of the serializer/deserializer. The device
channel between the µC and serializer or deserializer            addresses of the serializer and deserializer in base mode
runs in base mode or bypass mode according to the                are programmable.
mode-selection input (MS) of the device connected to             When the peripheral interface is I2C, the serializer/
the µC. Base mode is a half-duplex control channel and           deserializer convert UART packets to I2C that have
bypass mode is a full-duplex control channel. The total          device addresses different from those of the serializer or
maximum forward or reverse control-channel delay is 2µs          deserializer. The converted I2C bit rate is the same as the
(UART) or 2-bit times (I2C) from the input of one device         original UART bit rate.
to the output of the other. I2C delay is measured from a         The deserializer uses differential line coding to send signals
START condition to a STOP condition.                             over the reverse channel to the serializer. The bit rate of the
UART Interface                                                   control channel is 9.6kbps to 1Mbps in both directions. The
In base mode, the µC is the host and can access the              serializer and deserializer automatically detect the control-
registers of both the serializer and deserializer from either    channel bit rate in base mode. Packet bit-rate changes can
side of the link using the GMSL UART protocol. The µC            be made in steps of up to 3.5 times higher or lower than the
can also program the peripherals on the remote side by           previous bit rate. See the Changing the Clock Frequency
                                                                 section for more information.
www.maximintegrated.com                                                                                   Maxim Integrated │ 59


MAX9288/MAX9290                                                                             3.12Gbps GMSL Deserializers
                                                                for Coax or STP Input and MIPI CSI-2 Output
Figure 41 shows the UART protocol for writing and reading                   command directly affects the serial link. The slave uses the
in base mode between the µC and the serializer/deserializer.                SYNC byte to synchronize with the host UART’s data rate.
Figure 42 shows the UART data format. Even parity is                        If the GPI or MS inputs of the deserializer toggle while there
used. Figure 43 and Figure 44 detail the formats of the                     is control-channel communication, or if a line fault occurs,
SYNC byte (0x79) and the ACK byte (0xC3). The µC and                        the control-channel communication is corrupted. In the
the connected slave chip generate the SYNC byte and                         event of a missed or delayed acknowledge (~1ms due to
ACK byte, respectively. Events such as device wake-up                       control channel timeout), the µC should assume there was
and GPI generate transitions on the control channel that                    an error in the packet transmission or response. In base
can be ignored by the µC. Data written to the deserial-                     mode, the µC must keep the UART Tx/Rx lines high no
izer registers do not take effect until after the ACK byte                  more than four bit times between bytes in a packet. Keep
is sent. This allows the µC to verify that write commands                   the UART Tx/Rx lines high for at least 16 bit times before
are received without error, even if the result of the write                 starting to send a new packet.
                                                                  WRITE DATA FORMAT
                       SYNC     DEV ADDR + R/W   REG ADDR    NUMBER OF BYTES       BYTE 1               BYTE N
                                                            MASTER WRITES TO SLAVE                                      ACK
                                                                                                        MASTER READS FROM SLAVE
                                                                 READ DATA FORMAT
                       SYNC     DEV ADDR + R/W   REG ADDR   NUMBER OF BYTES
                                             MASTER WRITES TO SLAVE                 ACK          BYTE 1               BYTE N
                                                                              MASTER READS FROM SLAVE
Figure 41. GMSL UART Protocol for Base Mode
                                                                 1 UART FRAME
                    START      D0       D1         D2        D3        D4         D5        D6          D7     PARITY      STOP
                               FRAME 1                                     FRAME 2                                       FRAME 3
                                                  STOP     START                               STOP      START
Figure 42. GMSL UART Data Format for Base Mode
            D0   D1    D2   D3    D4   D5     D6   D7                                    D0   D1     D2    D3   D4    D5    D6   D7
     START   1    0     0    1     1    1      1    0   PARITY STOP              START    1    1     0     0    0      0     1    1 PARITY STOP
Figure 43. SYNC Byte (0x79)                                                 Figure 44. ACK Byte (0xC3)
www.maximintegrated.com                                                                                                      Maxim Integrated │ 60


MAX9288/MAX9290                                                                                   3.12Gbps GMSL Deserializers
                                                                     for Coax or STP Input and MIPI CSI-2 Output
As shown in Figure 45, the remote-side device converts                          mode. Peripherals accessed through the forward control
packets going to or coming from the peripherals from                            channel using the UART interface need to handle at least
UART format to I2C format and vice versa. The remote                            one pixel clock period ±10ns of jitter due to the asynchro-
device removes the byte number count and adds or                                nous sampling of the UART signal by pixel clock. Set MS =
receives the ACK between the data bytes of I2C. The I2C                         high in the serializer to put the control channel into bypass
bit rate is the same as the UART bit rate.                                      mode. For applications with the µC connected to the dese-
                                                                                rializer, set the MS pin on the deserializer. There is a 1ms
Interfacing Command-Byte-Only I2C Devices
with UART                                                                       wait time between switching MS and the bypass control
                                                                                channel being active; do not send a UART command
The deserializers’ UART-to-I2C conversion can interface                         during this time. There is no delay time when switching
with devices that do not require register addresses, such                       to bypass mode when the µC is connected to the serial-
as the MAX7324 GPIO expander. In this mode, the I2C                             izer. Although MS on either the serializer or deserializer
master ignores the register address byte and directly reads/                    sets the control-channel byass mode, only the local-side
writes the subsequent data bytes (Figure 46). Change                            device (connected to the µC) should be used set bypass
the communication method of the I2C master using the                            mode, Do not switch MS while a UART command is being
I2CMETHOD bit. I2CMETHOD = 1 sets command-byte-                                 sent. Do not send a logic-low value longer than 100µs to
only mode, while I2CMETHOD = 0 sets normal mode where                           ensure proper GPO functionality. Bypass mode accepts
the first byte in the data stream is the register address.                      bit rates down to 10kbps in either direction. See the
UART Bypass Mode                                                                GPO/GPI Control section for GPI functionality limitations.
In bypass mode, the deserializers ignore UART commands                          The control-channel data pattern should not be held low
from the µC and the µC communicates with the peripher-                          longer than 100µs if GPI control is used.
als directly using its own defined UART protocol. The µC
cannot access the serializer/deserializer’s registers in this
   UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 0)
  µC            SERIALIZER/DESERIALIZER
            11                 11                   11                11                 11                       11                   11
      SYNC FRAME         DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES          DATA 0                    DATA N             ACK FRAME
  SERIALIZER/DESERIALIZER             PERIPHERAL
                                            1     7     1 1       8      1                                 8     1               8       1 1
                                            S DEV ID    W A   REG ADDR   A                              DATA 0   A             DATA N    A P
   UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 0)
  µC            SERIALIZER/DESERIALIZER
            11                 11                   11                11                            11                 11                    11
      SYNC FRAME          DEVICE ID + RD    REGISTER ADDRESS NUMBER OF BYTES                    ACK FRAME            DATA 0                DATA N
  SERIALIZER/DESERIALIZER            PERIPHERAL
                                            1     7     1 1       8      1 1     7      1 1       8      1          8      1 1
                                            S DEV ID    W A   REG ADDR   A S  DEV ID   R A      DATA 0   A       DATA N    A P
                                        : MASTER TO SLAVE   : SLAVE TO MASTER  S: START     P: STOP    A: ACKNOWLEDGE
Figure 45. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)
www.maximintegrated.com                                                                                                         Maxim Integrated │ 61


MAX9288/MAX9290                                                                                  3.12Gbps GMSL Deserializers
                                                                     for Coax or STP Input and MIPI CSI-2 Output
I2C Interface                                                                   device’s control-channel port becomes an I2C master
In I2C-to-I2C mode, the deserializer’s control-channel                          that interfaces with remote-side I2C peripherals. The I2C
interface sends and receives data through an I2C-                               master must accept clock stretching that is imposed by
compatible 2-wire interface. The interface uses a serial-                       the deserializer (holding SCL low). The SDA and SCL
data line (SDA) and a serial-clock line (SCL) to achieve                        lines operate as both an input and an open-drain output.
bidirectional communication between master and slave(s).                        Pullup resistors are required on SDA and SCL. Each
A µC master initiates all data transfers to and from the                        transmission consists of a START condition (Figure 6)
device and generates the SCL clock that synchronizes                            sent by a master, followed by the device’s 7-bit slave
the data transfer. When an I2C transaction starts on the                        address plus a R/W bit, a register address byte, one or
local-side device’s control-channel port, the remote-side                       more data bytes, and finally a STOP condition.
       UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 1)
   µC              SERIALIZER/DESERIALIZER
            11                 11                  11                 11                11                        11                    11
     SYNC FRAME          DEVICE ID + WR    REGISTER ADDRESS NUMBER OF BYTES           DATA 0                   DATA N               ACK FRAME
    SERIALIZER/DESERIALIZER               PERIPHERAL
                                            1    7     1 1                                                8     1                 8       1 1
                                            S  DEV ID  W A                                              DATA 0  A              DATA N     A P
        UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 1)
   µC              SERIALIZER/DESERIALIZER
           11                  11                  11                 11                           11                  11                     11
      SYNC FRAME         DEVICE ID + RD    REGISTER ADDRESS NUMBER OF BYTES                    ACK FRAME             DATA 0                 DATA N
  SERIALIZER/DESERIALIZER               PERIPHERAL
                                                                           1     7     1 1         8       1                8    1 1
                                                                           S DEV ID    R A      DATA 0     A            DATA N   A P
                                      : MASTER TO SLAVE    : SLAVE TO MASTER S: START      P: STOP    A: ACKNOWLEDGE
Figure 46. Format Conversion Between GMSL UART and I2C without Register Address (I2CMETHOD = 1)
www.maximintegrated.com                                                                                                          Maxim Integrated │ 62


MAX9288/MAX9290                                                                 3.12Gbps GMSL Deserializers
                                                      for Coax or STP Input and MIPI CSI-2 Output
START and STOP Conditions                                         Acknowledge
Both SCL and SDA remain high when the interface is not            The acknowledge bit is a clocked 9th bit that the recipient
busy. A master signals the beginning of a transmission            uses to handshake receipt of each byte of data (Figure 49).
with a START (S) condition by transitioning SDA from high         Thus, each byte transferred effectively requires 9 bits.
to low while SCL is high (see Figure 47). When the mas-           The master generates the 9th clock pulse, and the recipi-
ter has finished communicating with the slave, it issues          ent pulls down SDA during the acknowledge clock pulse.
a STOP (P) condition by transitioning SDA from low to             The SDA line is stable low during the high period of the
high while SCL is high. The bus is then free for another          clock pulse. When the master is transmitting to the slave
transmission.                                                     device, the slave device generates the acknowledge bit
                                                                  because the slave device is the recipient. When the slave
Bit Transfer
                                                                  device is transmitting to the master, the master generates
One data bit is transferred during each clock pulse               the acknowledge bit because the master is the recipient.
(Figure 48). The data on SDA must remain stable while             The device generates an acknowledge even when the
SCL is high.                                                      forward control channel is not active. To prevent acknowl-
                                                                  edge generation when the forward control channel is not
                                                                  active, set the I2CLOCACK bit low.
       SDA
       SCL
                    S                                                                                            P
                  START                                                                                        STOP
                CONDITION                                                                                    CONDITION
Figure 47. START and STOP Conditions
        SDA
        SCL
                           DATA LINE STABLE;       CHANGE OF DATA
                             DATA VALID              ALLOWED
Figure 48. Bit Transfer
www.maximintegrated.com                                                                                   Maxim Integrated │ 63


MAX9288/MAX9290                                                              3.12Gbps GMSL Deserializers
                                                       for Coax or STP Input and MIPI CSI-2 Output
Slave Address                                                   low for a write command and high for a read command.
The deserializers have 7-bit long slave addresses. The          The slave address for the deserializer is XX01XXX1 for
bit following a 7-bit slave address is the R/W bit, which is    read commands and XX01XXX0 for write commands.
                                                                See Figure 50.
                         START                                                        CLOCK PULSE FOR
                      CONDITION                                                         ACKNOWLEDGE
                                         1                  2                       8                   9
                 SCL
                 SDA
                  BY
         TRANSMITTER
                 SDA
                  BY
            RECEIVER
                           S
Figure 49. Acknowledge
            SDA       X         X        0          1         X         X         X          R/W       ACK
                     MSB                                                                     LSB
            SCL
Figure 50. Slave Address
www.maximintegrated.com                                                                               Maxim Integrated │ 64


MAX9288/MAX9290                                                                                    3.12Gbps GMSL Deserializers
                                                                       for Coax or STP Input and MIPI CSI-2 Output
Bus Reset                                                                         address determines which register of the device is to be
The device resets the bus with the I2C START condition                            written by the next byte, if received. If a STOP (P) condi-
for reads. When the R/W bit is set to 1, the deserializers                        tion is detected after the register address is received, the
transmit data to the master, thus the master is reading                           device takes no further action beyond storing the register
from the device.                                                                  address (Figure 51). Any bytes received after the register
                                                                                  address are data bytes. The first data byte goes into the
Format for Writing
                                                                                  register selected by the register address, and subsequent
Writes to the deserializers comprise the transmission of                          data bytes go into subsequent registers (Figure 52). If
the slave address with the R/W bit set to zero, followed                          multiple data bytes are transmitted before a STOP con-
by at least 1 byte of information. The first byte of informa-                     dition, these bytes are stored in subsequent registers
tion is the register address or command byte. The register                        because the register addresses autoincrement.
                                           0 = WRITE
                        ADDRESS = 0x80                           REGISTER ADDRESS = 0x00                      REGISTER 0x00 WRITE DATA
       S     1    0    0    0    0    0    0    0    A     0    0    0   0    0    0     0   0    A     D7   D6  D5   D4   D3   D2   D1   D0   A  P
           S = START BIT
           P = STOP BIT
           A = ACK
           D_ = DATA BIT
Figure 51. Format for I2C Write
                                                        0 = WRITE
                                   ADDRESS = 0x80                                   REGISTER ADDRESS = 0x00
             S      1     0     0     0      0     0   0     0     A       0    0      0    0     0     0     0    0     A
                                                                                                                                    S = START BIT
                                                                                                                                    P = STOP BIT
                              REGISTER 0x00 WRITE DATA                              REGISTER 0x01 WRITE DATA                        A = ACK
                                                                                                                                    N = NACK
                                                                                                                                    D_ = DATA BIT
                    D7    D6    D5    D4    D3    D2   D1    D0    A      D7    D6    D5   D4     D3   D2    D1    D0    N      P
Figure 52. Format for Write to Multiple Registers
www.maximintegrated.com                                                                                                            Maxim Integrated │ 65


MAX9288/MAX9290                                                                        3.12Gbps GMSL Deserializers
                                                            for Coax or STP Input and MIPI CSI-2 Output
Format for Reading                                                    I2C Communication with Remote-Side Devices
The deserializers are read using the internally stored                The deserializers support I2C communication with a
register address as an address pointer, the same way the              peripheral on the remote side of the communication link
stored register address is used as an address pointer for             using SCL clock stretching. While multiple masters can
a write. The pointer autoincrements after each data byte              reside on either side of the communication link, arbitration
is read using the same rules as for a write. Thus, a read             is not provided. The connected masters need to support
is initiated by first configuring the register address by             SCL clock stretching. The remote-side I2C bit rate range
performing a write (Figure 53). The master can now read               must be set according to the local-side I2C bit rate.
consecutive bytes from the device, with the first data byte           Supported remote-side bit rates can be found in Table 10.
being read from the register address pointed by the previ-            Set the I2CMSTBT (register 0x1C) to set the remote I2C
ously written register address. Once the master sends a               bit rate. If using a bit rate different from 400kbps, local- and
NACK, the device stops sending valid data.                            remote-side I2C setup and hold times should be adjusted
                                                                      by setting the I2CSLVSH register settings on both sides.
                                                  0 = WRITE
                               ADDRESS = 0x80                                REGISTER ADDRESS = 0x00
           S      1     0    0    0     0     0 0      0    A      0     0     0     0     0     0   0     0     A
                                                                                                                        S = START BIT
                                                  1 = READ                                                              P = STOP BIT
                               ADDRESS = 0x81                                REGISTER 0x00 READ DATA                    A = ACK
     REPEATED START                                                                                                     N = NACK
                                                                                                                        D_ = DATA BIT
           S      1     0    0    0     0     0 0      1    A      D7   D6    D5    D4     D3    D2  D1    D0    N    P
Figure 53. Format for I2C Read
Table 10. I2C Bit-Rate Ranges
              LOCAL BIT RATE                         REMOTE BIT RATE RANGE                              I2CMSTBT SETTING
                  f > 50kbps                                 Up to 1Mbps                                         Any
             20kbps > f > 50kbps                            Up to 400kbps                                     Up to 110
                  f < 20kbps                                 Up to 10kbps                                        000
www.maximintegrated.com                                                                                            Maxim Integrated │ 66


MAX9288/MAX9290                                                             3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and MIPI CSI-2 Output
I2C Address Translation                                       deserializer, together with preemphasis in the serializer, to
The deserializers support I2C address translation for up to   create the most reliable link for a given cable.
two device addresses. Use address translation to assign       HS/VS/DE Tracking
unique device addresses to peripherals with limited
                                                              The deserializer has tracking to filter out HS/VS/DE bit or
I2C addresses. Source addresses (address to translate
                                                              packet errors. HS/VS/DE tracking is on by default when
from) are stored in registers 0x18 and 0x1A. Destination
                                                              the device is in high-bandwidth mode (BWS = open),
addresses (address to translate to) are stored in registers
                                                              and off by default when in 24-bit or 32-bit mode (BWS =
0x19 and 0x1B.
                                                              low or high). Set/clear HVTREN (D6 of register 0x15) to
In a multilink situation where there are multiple deserial-   enable/disable HS/VS tracking. Set/clear DETREN (D5 of
izers and/or peripheral devices connected to these serial-    register 0x15) to enable/disable DE tracking. By default,
izers, the deserializers support broadcast commands to        the device uses a partial and full periodic tracking of
control these multiple devices. Select an unused device       HS/DE. Set HVTRMODE = 0 (D4 of register 0x15) to
address to use as a broadcast device address. Program         disable full periodic tracking. HS/VS/DE tracking can be
all the remote-side serializer devices to translate the       turned on in 24-bit and 32-bit modes to track and correct
broadcast device address (source address stored in reg-       against bit errors in HS/VS/DE link bits.
isters 0x0F, 0x11) to the peripherals’ address (destination
address stored in registers 0x10, 0x12). Any commands         Serial Input
sent to the broadcast address (selected unused address)       The device can receive serial data from two kinds of
are sent to all deserializers and/or peripheral devices con-  cable: 100Ω twisted pair and 50Ω coax. (Contact the
nected to the deserializers whose addresses match the         factory for devices compatible with 75Ω cables).
translated broadcast address.
GPO/GPI Control                                               Table 11. Cable Equalizer Boost Levels
GPO on the serializer follows GPI transitions on the dese-
                                                                 BOOST SETTING
rializer. This GPO/GPI function can be used to transmit                                    TYPICAL BOOST GAIN (dB)
                                                                    (0x05 D[3:0])
signals such as a frame sync in a surround-view camera
system. The GPI-to-GPO delay is 0.35ms max. Keep                        0000                            2.1
time between GPI transitions to a minimum 0.35ms. This                  0001                            2.8
includes transitions from the other deserializer in coax                0010                            3.4
splitter mode. Bit D4 of register 0x06 in the deserializer              0011                            4.2
stores the GPI input state. GPO is low after power-up.                                                  5.2
The µC can set GPO by writing to the SETGPO register                    0100                 Power-up default when
bit. Do not send a logic-low value on the deserializer                                           EQS is set high
RX/SDA input (UART mode) longer than 100µs in                           0101                            6.2
either base or bypass mode to ensure proper GPO/GPI                     0110                             7
functionality. GPO/GPI commands will override and cor-                  0111                            8.2
rupt an I2C/UART command in progress.                                   1000                            9.4
Line Equalizer                                                                                         10.7
                                                                        1001                 Power-up default when
The deserializer includes an adjustable line equalizer to
                                                                                                 EQS is set low
further compensate cable attenuation at high frequencies.
                                                                        1010                           11.7
The cable equalizer has 11 selectable levels of compen-
                                                                        1011                            13
sation from 2.1dB to 13dB (Table 11). To select other
equalization levels, set the corresponding register bits
in the deserializer (0x05 D[3:0]). Use equalization in the
www.maximintegrated.com                                                                               Maxim Integrated │ 67


MAX9288/MAX9290                                                                    3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and MIPI CSI-2 Output
Coax Splitter Mode                                                 50Ω and a capacitor for increased power-supply rejection.
In coax mode, OUT+ and OUT- of the serializer are active.          If OUT- is not used, connect OUT- to AVDD through a 50Ω
This enables the use as a 1:2 splitter (Figure 54). In coax        resistor (Figure 55). When there are µCs at the serializer,
mode, connect OUT+ to IN+ of the deserializer. Connect             and at each deserializer, only one µC can communicate
OUT- to IN- of the second deserializer. Control-channel            at a time. Disable forward and reverse channel links
data is broadcast from the serializer to both deserializers        according to the communicating deserializer connection
and their attached peripherals. Assign a unique address            to prevent contention in I2C-to-I2C mode. Use ENREVP
to send control data to one deserializer. Leave all unused         or ENREVN register bits to disable/enable the control
IN_ pins unconnected, or connect them to ground through            channel link. In UART mode, the serializer provides
                                                                   arbitration of the control-channel link.
                                    GMSL                                                MAX9288
                                 SERIALIZER                                             MAX9290
                                         OUT+                                          IN+
                                          OUT-                                         IN-
                                                          OPTIONAL
                                                      COMPONENTS
                                                    FOR INCREASED
                                                    POWER-SUPPLY                        MAX9288
                                                         REJECTION                      MAX9290
                                                                                       IN+
                                                                                       IN-
Figure 54. 2:1 Coax Splitter Connection Diagram
                                         GMSL
                                      SERIALIZER                                    MAX9288
                                                                                    MAX9290
                                               OUT+                             IN+
                                               OUT-                             IN-
                                                          AVDD
                                                                         OPTIONAL COMPONENTS FOR
                                                              50Ω        INCREASED POWER-SUPPLY
                                                                         REJECTION
Figure 55. Coax Connection Diagram
www.maximintegrated.com                                                                                     Maxim Integrated │ 68


MAX9288/MAX9290                                                                     3.12Gbps GMSL Deserializers
                                                             for Coax or STP Input and MIPI CSI-2 Output
Table 12. Configuration Input Map                                     the address location stored in the LUTADDR register.
                                                                      Use 0x00 for LUTADDR and 0x00 as the number of bytes
  CX/TP                           FUNCTION                            field in UART packet, when writing a 256-byte data block,
   High      Coax+ input. 7-bit device address is XXXXXX0 (bin).      because 8-bit-wide number of bytes field cannot normally
    Mid      Coax- input. 7-bit device address is XXXXXX1 (bin).      represent 9-bit wide “256” value. There is no number of
             Twisted-pair input. 7-bit device address is              bytes field in I2C-to-I2C modes.
   Low
             XXXXXX0 (bin).                                           To read back the contents of an LUT, the µC generates
                                                                      a read packet with register address set to the assigned
Cable Type Configuration Input                                        register address for respective LUT (0x7D, 0x7E, or
                                                                      0x7F). The deserializer outputs read data from the
CX/TP determine the power-up state of the serial input.
                                                                      respective LUT starting from the LUT address location set in
In coax mode, CX/TP also determine which coax input is
                                                                      the LUT_ADDR register. Similar to the write operation,
active, along with the default device address (Table 12).
                                                                      use 0x00 for LUTADDR and 0x00 as the number of bytes
Color Lookup Tables                                                   field in UART packet, when reading a 256-byte data block.
The deserializer includes three color lookup tables (LUT)             LUT Color Translation
to support automatic translation of pixel values. The LUT             After power-up or going out of sleep or power-down
can be used for RGB666, RGB888, and user-defined                      modes, LUT translation is disabled and LUT contents
generic 8-bit CSI-2 outputs. This feature can be used for             are unknown. After program and verify operations are
color gamma correction, brightness/contrast or for other              finished, in order to enable LUT translations, set the
purposes. There are three lookup tables, each 8 bits wide             LUTPROG bit to 0 and set the respective LUT enable bits
and 256 entries deep, enabling a 1-to-1 translation of 8-bit          (RED_LUT_EN, GRN_LUT_EN, BLU_LUT_EN) to 1 to
input values to any 8-bit output value for each color (24             enable the desired LUT translation function. Only the
bits total).                                                          selected colors are translated by the LUT (the other
Programming and Verifying LUT Data                                    colors are not touched). The µC does not need to fill in all
The µC must set the LUTPROG register bit to 1 before                  three color lookup tables if all three color translations are
programming and verifying the tables. To program a LUT,               not needed.
the µC generates a write packet with register address set             After a pixel is deserialized, decoded, and decrypted (if
to the assigned register address for respective LUT (0x7D,            necessary), it is segmented into its color components red,
0x7E, or 0x7F). The deserializer writes data in the packet            green, and blue (RGB) according to Table 13 and Figure
to the respective LUT starting from the LUT address                   56. If LUT translation is enabled, each 8-bit pretranslation
location set in the LUTADDR register. Successive bytes                color value is used as address to the respective LUT table
in the data packet are written to the next LUT address                to look up the corresponding (translated) 8-bit color value.
location; however, each new data-packet write starts from
Table 13. Pixel Data Format
     DOUT           DOUT             DOUT                                                      DOUT          DOUT          DOUT
                                                  DOUT18         DOUT19         DOUT20
     [5:0]          [11:6]          [17:12]                                                   [22:21]       [24:23]       [26:25]
     R[5:0]         G[5:0]           B[5:0]         HS             VS             DE           R[7:6]        G[7:6]        B[7:6]
www.maximintegrated.com                                                                                        Maxim Integrated │ 69


MAX9288/MAX9290                                                                                                                   3.12Gbps GMSL Deserializers
                                                                                               for Coax or STP Input and MIPI CSI-2 Output
  32-BIT OR HIGH-    R7     R6                                     32-BIT OR HIGH-    G7    G6                                        32-BIT OR HIGH-    B7     B6
  BANDWIDTH MODE                                                   BANDWIDTH MODE                                                     BANDWIDTH MODE
  24-BIT MODE     0     0                                          24-BIT MODE     0     0                                            24-BIT MODE     0     0
                                R5    R4    R3     R2   R1     R0                                G5  G4     G3    G2   G1    G0                                     B5  B4      B3   B2 B1  B0
                MSB                                               LSB           MSB                                             LSB                MSB                                         LSB
                                                                REDLUTEN                                                      GRNLUTEN                                                       BLULUTEN
                               ADDR       RED LUT        EN                                     ADDR    GREEN LUT       EN                                         ADDR     BLUE LUT     EN
                                        DATA                                                            DATA                                                               DATA
                MSB                                                 LSB         MSB                                               LSB              MSB                                           LSB
        OUTPUT DOUT DOUT                                                           DOUT DOUT DOUT DOUT                                                DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
                               DOUT5 DOUT4 DOUT3 DOUT2 DOUT1 DOUT0                                        DOUT9 DOUT8 DOUT7 DOUT6
             PIN    22    21                                                         24    23    11  10                                                 26    25    17  16     15    14 13  12
        OUTPUT
         SIGNAL     R7    R6    R5    R4    R3    R2    R1    R0                     G7   G6     G5  G4     G3    G2   G1    G0                         B7    B6    B5  B4     B3    B2 B1  B0
Figure 56. LUT Dataflow
LUT Bit Width                                                                                                        and 0x40 as number of bytes (UART only) and write 64
In 32-bit and high-bandwidth modes, 24 bits are                                                                      bytes. (Optional: Multiple write packets can be used if
available for color data (8 bits per color) and each LUT is                                                          LUTADDR is set before each LUT write packet.)
used for 8-bit to 8-bit color translation. In 24-bit mode, the                                               3)      Read contents of red LUT and verify that they are
deserializer can receive only up to 18-bit color (6 bits per                                                         correct. Use the same register address and number
color). The LUT tables can translate from 6-bit to 6-bit,                                                            of bytes used in the previous step.
using the first 64 locations (0x00 to 0x3F). Program the                                                     4)      Repeat steps 2 and 3 for the green LUT, using 0x7E
MSB 2 bits of each LUT value to 00. Alternatively, pro-                                                              as the register address.
gram full 8-bit values to each LUT for 6-bit to 8-bit color
translation.                                                                                                 5)      Repeat steps 2 and 3 for the blue LUT, using 0x7F as
                                                                                                                     the register address.
Recommended LUT Program Procedure
                                                                                                             6a) To finish the program and verify routine, without
1)     Write LUTPROG = 1 to register 0x7C. Keep                                                                      enabling the LUT color translation, write LUTPROG =
       BLULUTEN = 0, GRNLUTEN = 0, REDLUTEN = 0                                                                      0 (write 0x00 to register 0x7C).
       (write 0x08 to register 0x7C).
                                                                                                             6b) To finish the program and verify routine, and start LUT
2)     Write contents of red LUT with a single write packet.                                                         color translation, write LUTPROG = 0, BLULUTEN =
       For 24-bit RGB, use 0x7D as register address and                                                              1, GRNLUTEN = 1, REDLUTEN = 1 (write 0x07 to
       0x00 as number of bytes (UART only) and write 256                                                             register 0x7C).
       bytes. For 18-bit RGB, use 0x7D as register address
www.maximintegrated.com                                                                                                                                                     Maxim Integrated │ 70


MAX9288/MAX9290                                                                     3.12Gbps GMSL Deserializers
                                                          for Coax or STP Input and MIPI CSI-2 Output
High-Immunity Reverse Control-Channel Mode                           Sleep Mode
The deserializer contains a high-immunity reverse                    The deserializers have sleep mode to reduce power
control-channel mode, which has increased robustness at              consumption. The devices enter or exit sleep mode by a
half the bit rate over the standard GMSL reverse control-            command from a remote µC using the control channel.
channel link (Table 14). Set HIM on the serializer and               Set the SLEEP bit to 1 to initiate sleep mode. Entering
deserializer to use high-immunity mode at power-up. Set              sleep mode resets the HDCP registers, but not the con-
the HIGHIMM bit high in both the serializer and dese-                figuration registers. The deserializer sleeps after serial
rializer to enable high-immunity mode at any time after              link inactivity or 8ms (whichever arrives first) after setting
power-up. Set the HIGHIMM bit low in both the serializer             its SLEEP = 1. See the Link Startup Procedure section
and deserializer to use the legacy reverse control-channel           for details on waking up the device for different µC and
mode. The deserializer reverse channel mode is not avail-            starting conditions.
able for 500µs/1.92ms after the reverse control-channel              To wake up from the local side, send an arbitrary control-
mode is changed through the serializer/deserializer’s                channel command to the deserializer, wait for 5ms for the
HIGHIMM bit setting, respectively. The user must set HIM             chip to power up, and then write 0 to SLEEP register bit
or the HIGHIMM bits to the same value for proper reverse             to make the wake-up permanent. To wake up from the
control-channel communication.                                       remote side, enable serialization. The deserializer detects
In high-immunity mode, Set HPFTUNE = 00 in the equal-                the activity on serial link and then when it locks, it auto-
izer, if the serial bit rate = [pixel clock x 30 (BWS = low          matically sets its SLEEP register bit to 0.
or open) or 40 (BWS = high)] is larger than 1Gbps when
BWS is low or high. When BWS = open, set HPFTUNE =                   Power-Down Mode
00 when the serial bit rate is larger than 2GBps. In addi-           The deserializers have a power-down mode that further
tion, use 47nF AC-coupling capacitors. Note that legacy              reduces power consumption compared to sleep mode. Set
reverse control-channel mode may not function when                   PWDN low to enter power-down mode. In power-down, the
using 47nF AC-coupling capacitors.                                   parallel outputs remain high impedance. Entering power-
                                                                     down resets the device’s registers. Upon exiting power-
By default, high-immunity mode uses a 500kbps bit rate.
                                                                     down, the state of external pins ADD0–ADD2, CX/TP,
Set REVFAST =1 (D7 in register 0x1A in the serializer and
                                                                     I2CSEL, DRS, EQS, HIM/CNTL1, and BWS are latched.
register 0x11 in the deserializer) in both devices to use a
1Mbps bit rate. Certain limitations apply when using the
fast high-immunity mode (Table 15).
Table 14. Reverse Control-Channel Modes
                                                                                                                   MAX UART/
     HIGHIMM BIT OR          REVFAST
                                                       REVERSE CONTROL-CHANNEL MODE                               I2C BIT RATE
   SD/HIM PIN SETTING            BIT
                                                                                                                      (kbps)
                                             Legacy reverse control-channel mode (compatible with all GMSL
           Low (0)                X                                                                                    1000
                                                                         devices)
                                  0                               High-immunity mode                                    500
           High (1)
                                  1                            Fast high-immunity mode                                 1000
X = Don’t care.
Table 15. Fast High-Immunity Mode Requirements
                BWS SETTING                                    ALLOWED PIXEL CLOCK FREQUENCY (MHz)
                     Low                                                             > 41.66
                     High                                                              > 30
                    Open                                                             > 83.33
Fast high-immunity mode requires DRS = 0.
www.maximintegrated.com                                                                                     Maxim Integrated │ 71


MAX9288/MAX9290                                                                    3.12Gbps GMSL Deserializers
                                                          for Coax or STP Input and MIPI CSI-2 Output
Configuration Link                                                   enabled. The video link overrides the configuration link
The control channel can operate in a low-speed mode                  and attempts to lock when SEREN = 1.
called configuration link in the absence of a clock input.           Link Startup Procedure
This allows a microprocessor to program configuration
                                                                     Table 16 lists the startup procedure for image-sensing
registers before starting the video link. An internal oscil-
                                                                     applications. The control channel is available after the
lator provides the clock for the configuration link. Set
                                                                     video link or the configuration link is established. If the
CLINKEN = 1 on the serializer to enable configuration
                                                                     deserializer powers up after the serializer, the control
link. Configuration link is active until the video link is
                                                                     channel becomes unavailable for 2ms after power-up.
Table 16. Startup Procedure for Image-Sensing Applications (CDS = High, Figure 58)
                                                                       SERIALIZER
  NO.                       µC                                                                               DESERIALIZER
                                               (AUTOSTART ENABLED)             (AUTOSTART DISABLED)
                                               Sets all configuration          Sets all configuration     Sets all configuration
   —    µC connected to deserializer.
                                               inputs.                         inputs.                    inputs.
                                               Powers up and loads                                        Powers up and loads
                                                                               Powers up and loads
                                               default settings.                                          default settings.
   1    Powers up.                                                             default settings. Goes to
                                               Establishes video link when                                Locks to video link
                                                                               sleep after 8ms.
                                               valid PCLK available.                                      signal if available.
                                                                                                          Configuration
        Writes deserializer configuration bits
   2                                                                                                      changed from default
        and gets an acknowledge.
                                                                                                          settings.
        Wakes up the serializer by sending
        dummy packet, and then writing
   3    SLEEP = 0 within 8ms. May not get                                      Wakes up.
        an acknowledge (or gets a dummy
        acknowledge) if not locked.
        Writes serializer configuration bits.
   4    May not get an acknowledge (or gets    Configuration changed from default settings.
        a dummy acknowledge) if not locked.
        If not already enabled, sets SEREN =                                                              Locks to video link
                                               Establishes video link when valid PCLK available (if not
   5    1, gets an acknowledge and waits for                                                              signal (if not already
                                               already enabled).
        serial link to be established (~3ms).                                                             locked).
                                                                                                          Video data received
   6    Begin sending video data to input.     Video data serialized and sent across serial link.
                                                                                                          and deserialized.
www.maximintegrated.com                                                                                     Maxim Integrated │ 72


MAX9288/MAX9290                                                             3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and MIPI CSI-2 Output
High-Bandwidth Digital Content                                every 128 frames. These values are compared internally
                                                              (internal comparison mode) or can be compared in the
Protection (HDCP)                                             host µC.
Note: The explanation of HDCP operation in this data
sheet is provided as a guide for general understanding.       In addition, the GMSL serializer/deserializer provide
Implementation of HDCP in a product must meet the             response values for the enhanced link verification.
requirements given in the HDCP System v1.3 Amendment          Enhanced link verification is an optional method of link
for GMSL, which is available from DCP.                        verification for faster detection of loss-of-synchronization.
                                                              For this option, the GMSL serializer and deserializer
HDCP has two main phases of operation, authentication         generate 8-bit enhanced link-verification response values
and the link integrity check. The µC starts authentica-       (PJ and PJ’) every 16 frames. The host must detect three
tion by writing to the START_AUTHENTICATION bit in            consecutive PJ/PJ’ mismatches before resampling.
the GMSL serializer. The GMSL serializer generates a
64-bit random number. The host µC first reads the 64-bit      Encryption Enable
random number from the GMSL serializer and writes it          The GMSL link transfers either encrypted or nonen-
to the deserializer. The µC then reads the GMSL serial-       crypted data. To encrypt data, the host µC sets the
izer public key selection vector (AKSV) and writes it to      encryption enable (ENCRYPTION_ENABLE) bit in both
the deserializer. The µC then reads the deserializer KSV      the GMSL serializer and deserializer. The µC must set
(BKSV) and writes it to the GMSL serializer. The µC           ENCRYPTION_ENABLE in the same VSYNC cycle in
begins checking BKSV against the revocation list. Using       both the GMSL serializer and deserializer (no internal
the cipher, the GMSL serializer and deserializer calculate    VSYNC falling edges between the two writes). The same
a 16-bit response value, R0 and R0’, respectively. The        timing applies when clearing ENCRYPTION_ENABLE to
GMSL amendment for HDCP reduces the 100ms mini-               disable encryption.
mum wait time allowed for the receiver to generate R0’
                                                              Note: ENCRYPTION_ENABLE enables/disables encryp-
(specified in HDCP rev 1.3) to 128 pixel clock cycles in
                                                              tion on the GMSL irrespective of the content. To comply
the GMSL amendment.
                                                              with HDCP, the µC must not allow content requiring
There are two response-value comparison modes, internal       encryption to cross the GMSL unencrypted.
comparison and µC comparison. Set EN_INT_COMP = 1
                                                              The µC must complete the authentication process before
to select internal comparison mode. Set EN_INT_COMP
                                                              enabling encryption. In addition, encryption must be dis-
= 0 to select µC comparison mode. In internal compari-
                                                              abled before starting a new authentication session.
son mode, the µC reads the deserializer response R0’
and writes it to the GMSL serializer. The GMSL serializer     Synchronization of Encryption
compares R0’ to its internally generated response value       The video vertical sync (VSYNC) synchronizes the start
R0, and sets R0_RI_MATCHED. In µC comparison mode,            of encryption. Once encryption has started, the GMSL
the µC reads and compares the R0/R0’ values from the          generates a new encryption key for each frame and each
GMSL serializer/deserializer.                                 line, with the internal falling edge of VSYNC and HSYNC.
During response-value generation and comparison, the          Rekeying is transparent to data and does not disrupt the
host µC checks for a valid BKSV (having 20 1s and 20          encryption of video or audio data.
0s is also reported in BKSV_INVALID) and checks BKSV
against the revocation list. If BKSV is not on the list and
                                                              Repeater Support
the response values match, the host authenticates the         The GMSL serializer/deserializer include features to build
link. If the response values do not match, the µC resam-      an HDCP repeater. An HDCP repeater receives and
ples the response values (as described in HDCP rev 1.3,       decrypts HDCP content and then encrypts and transmits
Appendix C). If resampling fails, the µC restarts authen-     on one or more downstream links. A repeater can also use
tication by setting the RESET_HDCP bit in the GMSL            decrypted HDCP content (e.g., to display on a screen).
serializer. If BKSV appears on the revocation list, the host  To support HDCP repeater-authentication protocol, the
cannot transmit data that requires protection. The host       deserializer has a REPEATER register bit. This register
knows when the link is authenticated and decides when         bit must be set to 1 by a µC (most likely on the repeater
to output data requiring protection. The µC performs a link   module). Both the GMSL serializer and deserializer use
integrity check every 128 frames or every 2s ±0.5s. The       SHA-1 hash-value calculation over the assembled KSV
GMSL serializer/deserializer generate response values         lists. HDCP GMSL links support a maximum of 15 receiv-
                                                              ers (total number including the ones in repeater modules).
www.maximintegrated.com                                                                                Maxim Integrated │ 73


MAX9288/MAX9290                                                                      3.12Gbps GMSL Deserializers
                                                           for Coax or STP Input and MIPI CSI-2 Output
If the total number of downstream receivers exceeds 14,               procedures to authenticate the HDCP GMSL encryption
the µC must set the MAX_DEVS_EXCEEDED register bit                    (refer to the HDCP 1.3 Amendment for GMSL for details).
when it assembles the KSV list.                                       The µC must perform link integrity checks while encryp-
                                                                      tion is enabled (see Table 17). Any event that indicates
HDCP Authentication Procedures                                        that the deserializer has lost link synchronization should
The GMSL serializer generates a 64-bit random number                  retrigger authentication. The µC must first write 1 to the
exceeding the HDCP requirement. The GMSL serial-                      RESET_HDCP bit in the GMSL serializer before starting
izer/deserializer internal one-time programmable (OTP)                a new authentication attempt.
memories contain a unique HDCP keyset programmed at
                                                                      HDCP Protocol Summary
the factory. The host µC initiates and controls the HDCP
authentication procedure. The GMSL serializer and dese-               Table 17, Table 18, and Table 19 list the summaries of the
rializer generate HDCP authentication response values                 HDCP protocol. These tables serve as an implementation
for the verification of authentication. Use the following             guide only. Meet the requirements in the GMSL amend-
                                                                      ment for HDCP to be in full compliance.
Table 17. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a
Repeater)—First Part of the HDCP Authentication Protocol
   NO.                            µC                          HDCP GMSL SERIALIZER                HDCP GMSL DESERIALIZER
                                                           Powers up waiting for HDCP         Powers up waiting for HDCP
     1    Initial state after power-up.
                                                           authentication.                    authentication.
          Makes sure that A/V data not requiring
          protection (low-value content) is available at
          the GMSL serializer inputs (such as blue or
          informative screen). Alternatively, uses the
     2    FORCE_VIDEO and FORCE_AUDIO bits of                               —                                  —
          the GMSL serializer to mask A/V data at the
          input of the GMSL serializer. Starts the link by
          writing SEREN = H or link starts automatically
          if AUTOS is low.
                                                           Starts serialization and transmits Locks to incoming data stream and
     3                            —
                                                           low-value content A/V data.        outputs low-value content A/V data.
          Reads the locked bit of the deserializer and
     4                                                                      —                                  —
          makes sure the link is established.
                                                           Combines seed with internally
          Optionally writes a random-number seed to        generated random number. If
     5                                                                                                         —
          the GMSL serializer.                             no seed provided, only internal
                                                           random number is used.
          If HDCP encryption is required, starts           Generates (stores) AN, and
          authentication by writing 1 to the               resets the
     6                                                                                                         —
          START_AUTHENTICATION bit of the GMSL             START_AUTHENTICATION bit
          serializer.                                      to 0.
          Reads AN and AKSV from the GMSL serializer                                          Generates R0’ triggered by the µC’s
     7                                                                      —
          and writes to the deserializer.                                                     write of AKSV.
          Reads the BKSV and REPEATER bit from the         Generates R0, triggered by the
     8                                                                                                         —
          deserializer and writes to the GMSL serializer.  µC’s write of BKSV.
www.maximintegrated.com                                                                                       Maxim Integrated │ 74


MAX9288/MAX9290                                                                   3.12Gbps GMSL Deserializers
                                                          for Coax or STP Input and MIPI CSI-2 Output
Table 17. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a
Repeater)—First Part of the HDCP Authentication Protocol (continued)
  NO.                             µC                         HDCP GMSL SERIALIZER          HDCP GMSL DESERIALIZER
        Reads the INVALID_BKSV bit of the GMSL
        serializer and continues with authentication
   9    if it is 0. Authentication can be restarted if it                —                               —
        fails (set RESET_HDCP = 1 before restarting
        authentication).
        Reads R0’ from the deserializer and reads
        R0 from the GMSL serializer. If they match,
        continues with authentication; otherwise,
        retries up to two more times (optionally, GMSL
  10                                                                     —                               —
        serializer comparison can be used to detect if
        R0/R0’ match). Authentication can be restarted
        if it fails (set RESET_HDCP = 1 before
        restarting authentication).
        Waits for the VSYNC falling edge (internal to
        the GMSL serializer) and then sets the
        ENCRYPTION_ENABLE bit to 1 in the                 Encryption enabled after the  Decryption enabled after the next
   11
        deserializer and GMSL serializer (if the FC is    next VSYNC falling edge.      VSYNC falling edge.
        not able to monitor VSYNC, it can utilize the
        VSYNC_DET bit in the GMSL serializer).
        Checks that BKSV is not in the Key
        Revocation list and continues if it is not.
  12    Authentication can be restarted if it fails.                     —                               —
        Note: Revocation list check can start after
        BKSV is read in step 8.
        Starts transmission of A/V content that needs     Performs HDCP encryption on   Performs HDCP decryption on high-
  13
        protection.                                       high-value content A/V data.  value content A/V data.
www.maximintegrated.com                                                                                 Maxim Integrated │ 75


MAX9288/MAX9290                                                                   3.12Gbps GMSL Deserializers
                                                          for Coax or STP Input and MIPI CSI-2 Output
Table 18. Link Integrity Check (Normal)—Performed Every 128 Frames After Encryption
is Enabled
  NO.                           µC                           HDCP GMSL SERIALIZER            HDCP GMSL DESERIALIZER
                                                          Generates Ri and updates the
                                                                                          Generates Ri’ and updates the RI’
   1                             —                        RI register every 128 VSYNC
                                                                                          register every 128 VSYNC cycles.
                                                          cycles.
                                                          Continues to encrypt and        Continues to receive, decrypt, and
   2                             —
                                                          transmit A/V data.              output A/V data.
        Every 128 video frames (VSYNC cycles) or
   3                                                                      —                                 —
        every 2s.
   4    Reads RI from the GMSL serializer.                                —                                 —
   5    Reads RI’ from the deserializer.                                  —                                 —
        Reads RI again from the GMSL serializer and
        makes sure it is stable (matches the previous
   6                                                                      —                                 —
        RI that it has read from the GMSL serializer). If
        RI is not stable, go back to step 5.
        If RI matches RI’, the link integrity check is
   7                                                                      —                                 —
        successful; go back to step 3.
        If RI does not match RI’, the link integrity
        check fails. After the detection of failure of
        link integrity check, the FC makes sure that
        A/V data not requiring protection (low-value
        content) is available at the GMSL serializer
   8                                                                      —                                 —
        inputs (such as blue or informative screen).
        Alternatively, the FORCE_VIDEO and
        FORCE_AUDIO bits of the GMSL serializer
        can be used to mask A/V data input of the
        GMSL serializer.
                                                          Disables encryption and
        Writes 0 to the ENCRYPTION_ENABLE bit of                                          Disables decryption and outputs low-
   9                                                      transmits low-value content A/V
        the GMSL serializer and deserializer.                                             value content A/V data.
                                                          data.
        Restarts authentication by writing 1 to the
        RESET_HDCP bit followed by writing 1 to the
  10                                                                      —                                 —
        START_AUTHENTICATION bit in the GMSL
        serializer.
www.maximintegrated.com                                                                                    Maxim Integrated │ 76


MAX9288/MAX9290                                                                 3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and MIPI CSI-2 Output
Table 19. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After
Encryption is Enabled
  NO.                           µC                         HDCP GMSL SERIALIZER            HDCP GMSL DESERIALIZER
                                                        Generates PJ and updates the
                                                                                        Generates PJ’ and updates the PJ’
   1                            —                       PJ register every 16 VSYNC
                                                                                        register every 16 VSYNC cycles.
                                                        cycles.
                                                        Continues to encrypt and        Continues to receive, decrypt, and
   2                            —
                                                        transmit A/V data.              output A/V data.
        Every 16 video frames, reads PJ from the
   3                                                                   —                                  —
        GMSL serializer and PJ’ from the deserializer.
        If PJ matches PJ’, the enhanced link integrity
   4                                                                   —                                  —
        check is successful; go back to step 3.
        If there is a mismatch, retry up to two more
        times from step 3. Enhanced link integrity
        check fails after 3 mismatches. After the
        detection of failure of enhanced link integrity
        check, the µC makes sure that A/V data not
   5    requiring protection (low-value content) is                    —                                  —
        available at the GMSL serializer inputs (such
        as blue or informative screen). Alternatively,
        the FORCE_VIDEO and FORCE_AUDIO bits
        of the GMSL serializer can be used to mask
        A/V data input of the GMSL serializer.
                                                        Disables encryption and
        Writes 0 to the ENCRYPTION_ENABLE bit of                                        Disables decryption and outputs low-
   6                                                    transmits low-value content A/V
        the GMSL serializer and deserializer.                                           value content A/V data.
                                                        data.
        Restarts authentication by writing 1 to the
        RESET_HDCP bit followed by writing 1 to the
   7                                                                   —                                  —
        START_AUTHENTICATION bit in the GMSL
        serializer.
www.maximintegrated.com                                                                                  Maxim Integrated │ 77


MAX9288/MAX9290                                                                                3.12Gbps GMSL Deserializers
                                                                   for Coax or STP Input and MIPI CSI-2 Output
Example Repeater Network—Two µCs                                                 Detection and Action Upon New Device
The example shown in Figure 58 has one repeater and two                          Connection
µCs. Table 20 summarizes the authentication operation.                           When a new device is connected to the system, the
                                                                                 device must be authenticated and the device’s KSV
                                                                                 checked against the revocation list. The downstream
                                                                                 µCs can set the NEW_DEV_CONN bit of the upstream
                                                                                 receiver and invoke an interrupt to notify upstream µCs.
                                                   SLEEP = 1, VIDEO LINK OR CONFIG
                                                      LINK NOT LOCKED AFTER 8ms
                                                                                                                    CONFIG LINK
                                                                                                                                   CONFIG LINK
                                                                                                                     UNLOCKED
                                                   WAKE-UP            POWER-ON        SIGNAL      SERIAL PORT                       OPERATING
                                      SLEEP
                                                    SIGNAL               IDLE       DETECTED        LOCKING                          PROGRAM
                                                                                                                    CONFIG LINK
                                                                                                                                    REGISTERS
                                                                                                                      LOCKED
                                                                                                                                       0      SLEEP
                   SERIAL LINK ACTIVITY STOPS OR 8ms ELAPSES AFTER                           VIDEO LINK                   VIDEO LINK
                                                                               PWDN = HIGH,   LOCKED                      UNLOCKED
                                   µC SETS SLEEP = 1                           POWER-ON
                   GPI CHANGES FROM
                     LOW TO HIGH OR                                                                             PRBSEN = 0
      SEND GPI TO     HIGH TO LOW                     PWDN = LOW OR     POWER-DOWN              VIDEO LINK                       VIDEO LINK
                                        ALL STATES                            OR                OPERATING                        PRBS TEST
         GMSL                                          POWER-OFF          POWER-OFF                             PRBSEN = 1
       SERIALIZER
                                                                                                    0      SLEEP
Figure 57. State Diagram (CDS = High)
                             BD-DRIVE                   REPEATER                                                    DISPLAY 1
                                   TX_B1                RX_R1                                    TX_R1              RX_D1
                                                                              VIDEO
                          µC_B                                              ROUTING
                                                                                                                    DISPLAY 2
                           MEMORY
                          WITH SRM                      RX_R2                 µC_R               TX_R2              RX_D2
                                      VIDEO CONNECTION
                                      CONTROL CONNECTION 1 (µC_B IN BD-DRIVE IS MASTER)
                                      CONTROL CONNECTION 2 (µC_R IN REPEATER IS MASTER)
Figure 58. Example Network with One Repeater and Two µCs (Tx = GMSL Serializer’s, Rx = Deserializer’s)
www.maximintegrated.com                                                                                                       Maxim Integrated │ 78


MAX9288/MAX9290                                                           3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and MIPI CSI-2 Output
Table 20. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol
                                                                              HDCP GMSL                 HDCP GMSL
                                                                              SERIALIZER              DESERIALIZER
                                                                            (TX_B1, TX_R1,            (RX_R1, RX_D1,
  NO.                   µC_B                           µC_R                     TX_R2)                    RX_D2)
                                                                            TX_B1 CDS = 0             RX_R1 CDS = 1
                                                                            TX_R1 CDS = 0             RX_D1 CDS = 0
                                                                            TX_R2 CDS = 0             RX_D2 CDS = 0
                                                                       All: Power-up waiting for All: Power-up waiting for
   1    Initial state after power-up.  Initial state after power-up.
                                                                       HDCP authentication.      HDCP authentication.
                                       Writes REPEATER = 1 in
                                       RX_R1. Retries until proper
                                       acknowledge frame received.
                                       Note: This step must be
                                       completed before the first part
                                       of authentication is started
                                       between TX_B1 and RX_R1 by
   2                      —                                                        —                         —
                                       the µC_B (step 7). For example,
                                       to satisfy this requirement,
                                       RX_R1 can be held at power-
                                       down until µC_R is ready to
                                       write the REPEATER bit, or
                                       µC_B can poll µC_R before
                                       starting authentication.
        Makes sure that A/V data
        not requiring protection (low-
        value content) is available at
        the TX_B1 inputs (such as
        blue or informative screen).
        Alternatively, the FORCE_                                      TX_B1: Starts             RX_R1: Locks to
        VIDEO and FORCE_AUDIO                                          serialization and         incoming data stream
   3                                                     —
        bits of TX_B1 can be used to                                   transmits low-value       and outputs low-value
        mask A/V data input of TX_B1.                                  content A/V data.         content A/V data.
        Starts the link between TX_B1
        and RX_R1 by writing SEREN
        = H to TX_B1, or link starts
        automatically if serializer’s
        AUTOS is low.
                                       Starts all downstream links
                                                                       TX_R1, TX_R2: Starts      RX_D1, RX_D2: Locks
                                       by writing SEREN = H to
                                                                       serialization and         to incoming data stream
   4                      —            TX_R1, TX_R2, or links start
                                                                       transmits low-value       and outputs low-value
                                       automatically if AUTOS of
                                                                       content A/V data.         content A/V data.
                                       transmitters are low.
www.maximintegrated.com                                                                               Maxim Integrated │ 79


MAX9288/MAX9290                                                                 3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and MIPI CSI-2 Output
Table 20. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                                                   HDCP GMSL            HDCP GMSL
                                                                                   SERIALIZER          DESERIALIZER
                                                                                 (TX_B1, TX_R1,       (RX_R1, RX_D1,
  NO.                   µC_B                            µC_R                         TX_R2)               RX_D2)
                                                                                 TX_B1 CDS = 0         RX_R1 CDS = 1
                                                                                 TX_R1 CDS = 0         RX_D1 CDS = 0
                                                                                 TX_R2 CDS = 0         RX_D2 CDS = 0
                                         Reads the locked bit of RX_D1
                                         and makes sure the link
        Reads the locked bit of RX_R1
                                         between TX_R1 and RX_D1 is
        and makes sure the link
   5                                     established. Reads the locked                  —                     —
        between TX_B1 and RX_R1 is
                                         bit of RX_D2 and makes sure
        established.
                                         the link between TX_R2 and
                                         RX_D2 is established.
                                         Writes 1 to the
                                         GPIO_0_FUNCTION and
                                         GPIO_1_FUNCTION bits
        Optionally, writes a random      in RX_R1 to change GPIO
   6                                                                                    —                     —
        number seed to TX_B1.            functionality used for HDCP
                                         purpose. Optionally, writes a
                                         random-number seed to TX_R1
                                         and TX_R2.
        Starts and completes the                                             TX_B1: According
                                                                                                   RX_R1: According to
        first part of the authentication                                     to commands from
   7                                                     —                                         commands from µC_B,
        protocol between TX_B1, RX_R1                                        µC_B, generates AN,
                                                                                                   computes R0’.
        (see steps 6–10 in Table 17).                                        computes R0.
                                         When GPIO_1 = 1 is detected,
                                         starts and completes the first part TX_R1, TX_R2:         RX_D1, RX_D2:
                                         of the authentication protocol      According to commands According to commands
   8                      —
                                         between the (TX_R1, RX_D1)          from µC_R, generates  from µC_R, computes
                                         and (TX_R2, RX_D2) links (see       AN, computes R0.      R0’.
                                         steps 6–10 in Table 17).
        Waits for the VSYNC falling
        edge and then enables
        encryption on the (TX_B1,
        RX_R1) link. Full authentication
                                                                             TX_B1: Encryption     RX_R1: Decryption
        is not complete yet so it makes
   9                                                     —                   enabled after next    enabled after next
        sure A/V content that needs
                                                                             VSYNC falling edge.   VSYNC falling edge.
        protection is not transmitted.
        Since REPEATER = 1 was read
        from RX_R1, the second part of
        authentication is required.
www.maximintegrated.com                                                                               Maxim Integrated │ 80


MAX9288/MAX9290                                                              3.12Gbps GMSL Deserializers
                                                       for Coax or STP Input and MIPI CSI-2 Output
Table 20. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                                                HDCP GMSL              HDCP GMSL
                                                                                SERIALIZER           DESERIALIZER
                                                                              (TX_B1, TX_R1,         (RX_R1, RX_D1,
  NO.                 µC_B                             µC_R                       TX_R2)                 RX_D2)
                                                                              TX_B1 CDS = 0          RX_R1 CDS = 1
                                                                              TX_R1 CDS = 0          RX_D1 CDS = 0
                                                                              TX_R2 CDS = 0          RX_D2 CDS = 0
                                         When GPIO_0 = 1 is detected,    TX_R1, TX_R2:          RX_D1, RX_D2:
                                         enables encryption on the       Encryption enabled     Decryption enabled
  10                    —
                                         (TX_R1, RX_D1) and (TX_R2,      after next VSYNC       after next VSYNC
                                         RX_D2) links.                   falling edge.          falling edge.
                                                                                                RX_R1: Control
                                         Blocks control channel
                                                                                                channel from serializer
                                         from µC_B side by setting
                                                                                                side (TX_B1) is blocked
   11                                    REVCCEN = FWDCCEN = 0                       —
                                                                                                after FWDCCEN =
                                         in RX_R1. Retries until proper
                                                                                                REVCCEN = 0 is
                                         acknowledge frame received.
                                                                                                written.
        Waits for some time to allow                                                            RX_R1: Triggered by
        µC_R to make the KSV list        Writes BKSVs of RX_D1 and                              µC_R’s write of BINFO,
        ready in RX_R1. Then polls       RX_D2 to the KSV list in RX_                           calculates hash value
  12    (reads) the KSV_LIST_READY                                                   —
                                         R1. Then, calculates and writes                        (V’) on the KSV list,
        bit of RX_R1 regularly until     the BINFO register of RX_R1.                           BINFO and the secret-
        proper acknowledge frame is                                                             value M0’.
        received and bit is read as 1.
                                         Writes 1 to the KSV_LIST_                              RX_R1: Control channel
                                         READY bit of RX_R1 and then                            from the serializer side
                                         unblocks the control channel                           (TX_B1) is unblocked
  13                                                                                 —
                                         from the µC_B side by setting                          after FWDCCEN =
                                         REVCCEN = FWDCCEN = 1 in                               REVCCEN = 1 is
                                         RX_R1.                                                 written.
        Reads the KSV list and BINFO
        from RX_R1 and writes them                                       TX_B1: Triggered by
        to TX_B1. If any of the MAX_                                     µC_B’s write of BINFO,
        DEVS_EXCEEDED or MAX_                                            calculates hash value
  14                                                     —                                                  —
        CASCADE_EXCEEDED bits                                            (V) on the KSV list,
        is 1, then authentication fails.                                 BINFO and the secret-
        Note: BINFO must be written                                      value M0.
        after the KSV list.
        Reads V from TX_B1 and V’
        from RX_R1. If they match,
  15    continues with authentication;                   —                           —                      —
        otherwise, retries up to two
        more times.
        Searches for each KSV in the
  16    KSV list and BKSV of RX_R1 in                    —                           —                      —
        the Key Revocation list.
www.maximintegrated.com                                                                              Maxim Integrated │ 81


MAX9288/MAX9290                                                             3.12Gbps GMSL Deserializers
                                                       for Coax or STP Input and MIPI CSI-2 Output
Table 20. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                                                HDCP GMSL                HDCP GMSL
                                                                                SERIALIZER             DESERIALIZER
                                                                              (TX_B1, TX_R1,           (RX_R1, RX_D1,
   NO.                   µC_B                         µC_R                        TX_R2)                   RX_D2)
                                                                              TX_B1 CDS = 0            RX_R1 CDS = 1
                                                                              TX_R1 CDS = 0            RX_D1 CDS = 0
                                                                              TX_R2 CDS = 0            RX_D2 CDS = 0
           If keys are not revoked,
           the second part of the
   17                                                   —                            —                        —
           authentication protocol is
           completed.
                                                                         All: Perform HDCP        All: Perform HDCP
           Starts transmission of A/V
   18                                                   —                encryption on high-      decryption on high-
           content that needs protection.
                                                                         value A/V data.          value A/V data.
Notification of Start of Authentication and                  Applications Information
Enable of Encryption to Downstream Links
                                                             Self PRBS Test
HDCP repeaters do not immediately begin authentication
upon startup or detection of a new device, but instead wait  The serializers include a PRBS pattern generator that
for an authentication request from the upstream transmit-    works with bit-error verification in the deserializer. To run
ter/repeaters.                                               the PRBS test, first disable HDCP encryption. Next, set
                                                             DISHSFILT, DISVSFILT, and DISDEFILT to 1, to disable
Use the following procedure to notify downstream links of    glitch filter in the deserializer. Then, set PRBSEN = 1
the start of a new authentication request:                   (0x04, D5) in the serializer and then in the deserializer.
1) Host µC begins authentication with the HDCP repeater’s    To exit the PRBS test, set PRBSEN = 0 (0x04, D5) in the
    input receiver.                                          deserializer and then in the serializer.
2) When AKSV is written to HDCP repeater’s input             Error Checking
    receiver, its AUTH_STARTED bit is automatically set
                                                             The deserializers check the serial link for errors and
    and its GPIO1 goes high (if GPIO1_FUNCTION is set
                                                             store the number of decoding errors in the 8-bit registers
    to high).
                                                             DECERR (0x0D). If a large number of decoding errors
3) HDCP repeater’s µC waits for a low-to-high transition     are detected within a short duration (error rate ≥ 1/4),
    on HDCP repeater input receiver’s AUTH_STARTED           the deserializers lose lock and stop the error counter.
    bit and/or GPIO1 (if configured) and starts authentica-  The deserializers then attempt to relock to the serial
    tion downstream.                                         data. DECERR reset upon successful video link lock,
4) HDCP repeater’s µC resets the AUTH_STARTED bit.           successful readout of the register (through µC), or when-
                                                             ever auto error reset is enabled. The deserializers use a
Set GPIO0_FUNCTION to high to have GPIO0 follow the
                                                             separate PRBS register during the internal PRBS test,
ENCRYPTION_ENABLE bit of the receiver. The repeater
                                                             and DECERR are reset to 0x00.
µC can use this function for notification when encryption
is enabled/disabled by an upstream µC.                       ERR Output
                                                             The deserializers have an open-drain ERR output. This
                                                             output asserts low whenever the number of decoding
                                                             errors exceeds the error thresholds during normal opera-
                                                             tion, or when at least one PRBS error is detected during
                                                             PRBS test. ERR reasserts high whenever DECERR
                                                             resets, due to DECERR readout, video link lock, or auto
                                                             error reset.
www.maximintegrated.com                                                                               Maxim Integrated │ 82


MAX9288/MAX9290                                                              3.12Gbps GMSL Deserializers
                                                        for Coax or STP Input and MIPI CSI-2 Output
Auto Error Reset                                              Spread-Spectrum Clock Tracking
The default method to reset errors is to read the respec-     Using a spread-spectrum clock source can reduce EMI/
tive error registers in the deserializers (0x0D and 0x0E).    EMC on the serial and MIPI data. The deserializer can
Auto error reset clears the error counters DECERR and         track a spread-spectrum signal from the serializer. Use
the ERR output ~1µs after ERR goes low. Auto error reset      a spread < ±1% for CSI-2 output rates ≤ 400MHz. Use a
is disabled on power-up. Enable auto error reset through      spread < ±0.5% for CSI-2 output rates > 400MHz.
AUTORST (0x06, D5). Auto error reset does not run when
the device is in PRBS test mode.                              Fast Detection of Loss-of-Synchronization
                                                              A measure of link quality is the recovery time from loss-
Dual µC Control                                               of-synchronization. The host can be quickly notified of
Usually systems have one microcontroller to run the           loss-of-lock by connecting the deserializer’s LOCK out-
control channel, located on the serializer side for display   put to the GPI input. If other sources use the GPI input,
applications or on the deserializer side for image-sensing    such as a touch-screen controller, the µC can implement
applications. However, a µC can reside on each side           a routine to distinguish between interrupts from loss-
simultaneously and trade off running the control channel.     of-sync and normal interrupts. Reverse control-channel
In this case, each µC can communicate with the serializer     communication does not require an active forward link
and deserializer and any peripheral devices.                  to operate and accurately tracks the LOCK status of the
Contention occurs if both µCs attempt to use the control      GMSL link. LOCK asserts for video link only and not for
channel at the same time. It is up to the user to             the configuration link.
prevent this contention by implementing a higher level        Providing a Frame Sync (Camera
protocol. In addition, the control channel does not provide   Applications)
arbitration between I2C masters on both sides of the
                                                              The GPI/GPO provide a simple solution for camera
link. An acknowledge frame is not generated when
                                                              applications that require a frame sync signal from the
communication fails due to contention. If communication
                                                              ECU (e.g., surround-view systems). Connect the ECU
across the serial link is not required, the µCs can disable
                                                              frame sync signal to the GPI input, and connect GPO
the forward and reverse control channel using the
                                                              output to the camera frame sync input. GPI/GPO has
FWDCCEN and REVCCEN bits (0x04, D[1:0]) in the
                                                              a typical delay of 275µs. Skew between multiple GPI/
serializer/deserializer. Communication across the serial
                                                              GPO channels is typically 115µs. If a lower skew signal is
link is stopped and contention between µCs cannot occur.
                                                              required, connect the camera’s frame sync input to one of
As an example of dual µC use in an image-sensing appli-       the deserializer’s GPIOs and use an I2C broadcast write
cation, the serializer can be in sleep mode and waiting       command to change the GPIO output state. This has a
for wake-up by µC on the deserializer side. After wake-       maximum skew of 1.5µs, independent from the used I2C
up, the serializer-side µC assumes master control of the      bit rate.
serializer’s registers.
                                                              Software Programming of the Device
Changing the Clock Frequency                                  Addresses
It is recommended that the serial link be enabled after the   The serializers and deserializers have programmable
video clock (fpixel) and the control-channel clock (fUART/    device addresses. This allows multiple GMSL devices,
fI2C) are stable. When changing the clock frequency,          along with I2C peripherals, to coexist on the same control
stop the video clock for 5µs, apply the clock at the new      channel. The serializer device address is in register 0x00
frequency, then restart the serial link or toggle SEREN.      of each device, while the deserializer device address is in
On-the-fly changes in clock frequency are possible if         register 0x01 of each device. To change a device address,
the new frequency is immediately stable and without           first write to the device whose address changes (register
glitches. The reverse control channel remains unavailable     0x00 of the serializer for serializer device address change,
for 500µs after serial link start or stop. When using the     or register 0x01 of the deserializer for deserializer device
UART interface, limit on-the-fly changes in fUART to          address change). Then write the same address into the
factors of less than 3.5 at a time to ensure that the device  corresponding register on the other device (register 0x00
recognizes the UART sync pattern. For example, when           of the deserializer for serializer device address change,
lowering the UART frequency from 1Mbps to 100kbps,            or register 0x01 of the serializer for deserializer device
first send data at 333kbps then at 100kbps for reduction      address change).
ratios of 3 and 3.333, respectively.
www.maximintegrated.com                                                                                Maxim Integrated │ 83


MAX9288/MAX9290                                                                        3.12Gbps GMSL Deserializers
                                                            for Coax or STP Input and MIPI CSI-2 Output
Three-Level Configuration Inputs                                        WS/SCK Inversion
CX/TP and BWS are three-level inputs that control the seri-             The deserializers use standard polarities for I2S. Set
al interface configuration and power-up defaults. Connect               INVWS and INVSCK in the serializer (register 0x1B) to
three-level inputs through a pullup resistor to IOVDD to set            invert opposite polarity signals for use with the GMSL
a high level, a pulldown resistor to GND to set a low level,            devices. Set INVWS and INVSCK in the deserializer
or open to set a mid level. For digital control, use three-             (register 0x1D) to output reverse-polarity signals for
state logic to drive the three-level logic input.                       downstream use.
Configuration Blocking                                                  GPIOs
The deserializers can block changes to registers. Set                   The deserializers have two open-drain GPIOs available
CFGBLOCK to make registers 0x00 to 0x1F as read only.                   when not used for HDCP purposes (see the Notification
Once set, the registers remain blocked until the supplies               of Start of Authentication and Enable of Encryption to
are removed or until PWDN is low.                                       Downstream Links section), GPIO1OUT and GPIO0OUT
                                                                        (0x06, D3 and D1) set the output state of the GPIOs.
Compatibility with Other GMSL Devices                                   Setting the GPIO output bits to 0 low pulls the output low,
The deserializers are designed to pair with the MAX9275–                while setting the bits to 1 leaves the output undriven, and
MAX9281 serializers, but interoperate with any GMSL                     pulled high through internal/external pullup resistors. The
serializers. See Table 21 for operating limitations                     GPIO input buffers are always enabled. The input states
                                                                        are stored in GPIO1 and GPIO0 (0x06, D2 and D0). Set
Key Memory
                                                                        GPIO1OUT/GPIO0OUT to 1 when using GPIO1/GPIO0
Each device has a unique HDCP key set that is stored                    as an input.
in secure nonvolatile memory (NVM). The HDCP key set
consists of 40 56-bit private keys and one 40-bit public                Line-Fault Detection
key. The NVM is qualified for automotive applications.                  The line-fault detector monitors for line failures such
                                                                        as short to ground, short to battery, and open link for
HS/VS/DE Inversion
                                                                        system-fault diagnosis. Figure 1 shows the required
The deserializers use an active-high HS, VS, and DE                     external resistor connections. LFLT = low when a line fault
for encoding and HDCP encryption. Set INVHSYNC,                         is detected and LFLT goes high when the line returns to
INVVSYNC, and INVDE in the serializer to invert active-                 normal. The line-fault type is stored in 0x08 D[3:0] of the
low input signals for use with the GMSL devices. Set                    serializer. Filter LFLT with the µC to reduce the detector’s
INVHSYNC, INVVSYNC, and INVDE in the deserializer                       susceptibility to short ground shifts. The fault-detector
(register 0x14) to output active-low signals for use with               threshold voltages are referenced to the serializer ground.
downstream devices.                                                     Additional passive components set the DC level of the
                                                                        cable. If the serializer and GMSL deserializer grounds are
                                                                        different, the link DC voltage during normal operation can
                                                                        vary and cross one of the fault-detection thresholds.
Table 21. MAX9288/MAX9290 Feature Compatibility
             FEATURE                                                          GMSL SERIALIZER
  HDCP (MAX9290 only)                 If feature not supported in serializer, must not be turned on in the MAX9290.
  High-bandwidth mode                 If feature not supported in serializer, must only use 24-bit and 32-bit modes.
  I2C-to-I2C                          If feature not supported in serializer, must use UART-to-I2C or UART-to-UART.
                                      If feature not supported in serializer, must connect unused serial output through 200nF and
  Coax
                                      50Ω in series to VDD and set the reverse control channel amplitude to 100mV.
  High-immunity control channel       If feature not supported in serializer, must use the legacy reverse control-channel mode.
                                      If feature not supported in serializer, must use I2S encoding (with 50% WS duty cycle), if
  TDM encoding
                                      supported.
  I2S encoding                        If feature not supported in serializer, must disable I2S in the MAX9288/MAX9290.
www.maximintegrated.com                                                                                           Maxim Integrated │ 84


MAX9288/MAX9290                                                                 3.12Gbps GMSL Deserializers
                                                           for Coax or STP Input and MIPI CSI-2 Output
For the fault-detection circuit, select the resistor’s power     differential, 50Ω single ended). This leaves the capacitor
rating to handle a short to the battery. In coax mode,           selection to change the system time constant. Use at
leave the unused line-fault inputs unconnected. To detect        0.22μF (using legacy reverse control channel), 47nF
the short-together case, refer to Application Note 4709:         (using high-immunity reverse control channel), or larger
GMSL Line-Fault Detection. Table 23 lists the mapping            high-frequency surface-mount ceramic capacitors, with
for line fault types                                             sufficient voltage rating to withstand a short to battery, to
                                                                 pass the lower speed reverse control-channel signal. Use
Internal Input Pulldowns                                         capacitors with a case size less than 3.2mm x 1.6mm to
The control and configuration inputs (except three-level         have lower parasitic effects to the high-speed signal.
inputs) include a pulldown resistor to GND. External
pulldown resistors are not needed.                               Power-Supply Circuits and Bypassing
                                                                 The deserializers use an AVDD18 and DVDD18 of 1.7V
Choosing I2C/UART Pullup Resistors                               to 1.9V and an AVDD3 of 3.0V to 3.6V. All single-ended
I2C and UART open-drain lines require a pullup resistor          inputs and outputs except for the serial input derive power
to provide a logic-high level. There are tradeoffs between       from an IOVDD of 1.7V to 3.6V that scale with IOVDD.
power dissipation and speed, and a compromise may                Proper voltage-supply bypassing is essential for high-
be required when choosing pullup resistor values. Every          frequency circuit stability.
device connected to the bus introduces some capacitance
even when the device is not in operation. I2C specifies          Power-Supply Table
300ns rise times (30% to 70%) for fast mode, which               Power-supply currents shown in the DC Electrical
is defined for data rates up to 400kbps (see the I2C             Characteristics table is measured at VIOVDD = 3.6V. If
specifications in the AC Electrical Characteristics table        using a different IOVDD voltage, the IOVDD worst-case
for details). To meet the fast-mode rise-time requirement,       supply current will vary. HDCP operation (MAX9290 only)
choose the pullup resistors so that rise time tR = 0.85          draws additional current. This is shown in Table 24.
x RPULLUP x CBUS < 300ns. The waveforms are not
recognized if the transition time becomes too slow. The          Cables and Connectors
device supports I2C/UART rates up to 1Mbps.                      Interconnect for CML typically has a differential
                                                                 impedance of 100Ω. Use cables and connectors that
AC-Coupling                                                      have matched differential impedance to minimize imped-
AC-coupling isolates the receiver from DC voltages up            ance discontinuities. Coax cables typically have a
to the voltage rating of the capacitor. Capacitors at the        characteristic impedance of 50Ω, contact the factory for
serializer output and at the deserializer input are needed       75Ω operation). Table 24 lists the suggested cables and
for proper link operation and to provide protection if either    connectors used in the GMSL link.
end of the cable is shorted to a battery. AC-coupling
blocks low-frequency ground shifts and low-frequency             Board Layout
common-mode noise.                                               Separate LVCMOS logic signals and CML/coax high-
                                                                 speed signals to prevent crosstalk. Use a four-layer PCB
Selection of AC-Coupling Capacitors                              with separate layers for power, ground, CML/coax, and
Voltage droop and the digital sum variation (DSV) of             LVCMOS logic signals. Layout PCB traces close to each
transmitted symbols cause signal transitions to start from       other for a 100Ω differential characteristic impedance for
different voltage levels. Because the transition time is fixed,  STP. The trace dimensions depend on the type of trace
starting the signal transition from different voltage levels     used (microstrip or stripline). Note that two 50Ω PCB
causes timing jitter. The time constant for an AC-coupled        traces do not have 100Ω differential impedance when
link needs to be chosen to reduce droop and jitter to an         brought close together—the impedance goes down when
acceptable level. The RC network for an AC-coupled link          the traces are brought closer. Use a 50Ω trace for the
consists of the CML/coax receiver termination resistor           single-ended output when driving coax.
(RTR), the CML/coax driver termination resistor (RTD),           Route the PCB traces for differential CML channel in
and the series AC-coupling capacitors (C). The RC                parallel to maintain the differential characteristic imped-
time constant for four equal-value series capacitors             ance. Avoid vias. Keep PCB traces that make up a
is (C x (RTD + RTR))/4. RTD and RTR are required to              differential pair equal length to avoid skew within the
match the transmission line impedance (usually 100Ω              differential pair.
www.maximintegrated.com                                                                                 Maxim Integrated │ 85


MAX9288/MAX9290                                                               3.12Gbps GMSL Deserializers
                                                     for Coax or STP Input and MIPI CSI-2 Output
Table 22. Line-Fault Mapping
  REGISTER
                     BITS         NAME       VALUE                               LINE-FAULT TYPE
   ADDRESS
                                               00     Negative cable wire shorted to supply voltage
                                               01     Negative cable wire shorted to ground
                     D[3:2]       LFNEG
                                               10     Normal operation
                                               11     Negative cable wire disconnected
     0x76
                                               00     Positive cable wire shorted to supply voltage
                                               01     Positive cable wire shorted to ground
                     D[1:0]       LFPOS
                                               10     Normal operation
                                               11     Positive cable wire disconnected
Table 23. Additional Supply Current from HDCP (MAX9290 Only)
                        PIXEL CLOCK                                             MAXIMUM HDCP CURRENT
                            (MHz)                                                           (mA)
                             16.6                                                             6
                             33.3                                                             9
                             36.6                                                             9
                             66.6                                                            12
                             104                                                             18
Table 24. Suggested Connectors and Cables for GMSL
          VENDOR                       CONNECTOR                          CABLE                       TYPE
        Rosenberger                   59S2AX-400A5-Y                    Dacar 302                     Coax
        Rosenberger                  D4S10A-40ML5-Z                    Dacar 535-2                     STP
            Nissei                       GT11L-2S                    F-2WME AWG28                      STP
             JAE                         MX38-FF                       A-BW-Lxxxxx                     STP
www.maximintegrated.com                                                                             Maxim Integrated │ 86


MAX9288/MAX9290                                                           3.12Gbps GMSL Deserializers
                                                     for Coax or STP Input and MIPI CSI-2 Output
ESD Protection
                                                                                               RD
ESD tolerance is rated for Human Body Model, IEC                                             330Ω
61000-4-2, and ISO 10605. The ISO 10605 and IEC
61000-4-2 standards specify ESD tolerance for electronic                   CHARGE-CURRENT- DISCHARGE
systems. The serial link inputs are rated for ISO 10605                     LIMIT RESISTOR RESISTANCE
                                                                    HIGH-
ESD protection and IEC 61000-4-2 ESD protection. All               VOLTAGE             CS   STORAGE             DEVICE
                                                                                                                UNDER
pins are tested for the Human Body Model. The Human                  DC             150pF   CAPACITOR
                                                                                                                 TEST
Body Model discharge components are CS = 100pF and                 SOURCE
RD = 1.5kΩ (Figure 59). The IEC 61000-4-2 discharge
components are CS = 150pF and RD = 330Ω (Figure 60).
The ISO 10605 discharge components are CS = 330pF
and RD = 2kΩ (Figure 61).                                  Figure 60. IEC 61000-4-2 Contact Discharge ESD Test Circuit
                                   RD                                                          RD
                        1MΩ      1.5kΩ                                                        2kΩ
               CHARGE-CURRENT- DISCHARGE                                   CHARGE-CURRENT- DISCHARGE
                LIMIT RESISTOR RESISTANCE                                   LIMIT RESISTOR RESISTANCE
         HIGH-                                                      HIGH-
                           CS   STORAGE       DEVICE                                   CS   STORAGE             DEVICE
       VOLTAGE                                                     VOLTAGE
                        100pF   CAPACITOR     UNDER                                 330pF   CAPACITOR           UNDER
          DC                                                         DC
                                               TEST                                                              TEST
        SOURCE                                                     SOURCE
Figure 59. Human Body Model ESD Test Circuit               Figure 61. ISO 10605 Contact Discharge ESD Test Circuit
www.maximintegrated.com                                                                               Maxim Integrated │ 87


MAX9288/MAX9290                                                  3.12Gbps GMSL Deserializers
                                          for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table
  REGISTER                                                                                           DEFAULT
                   BITS      NAME   VALUE                         FUNCTION
  ADDRESS                                                                                             VALUE
                                               Serializer device address (power-up default
                  D[7:1]    SERID  XXXXXXX                                                           XX00XX0
     0x00                                      value depends on latched address pin level).
                    D0        —         0      Reserved                                                   0
                                               Deserializer device address (power-up default
                  D[7:1]    DESID  XXXXXXX                                                           XX01XXX
                                               value depends on latched address pin level).
     0x01                               0      Normal operation
                    D0   CFGBLOCK              Registers 0x00 to 0x1F and 0x60 to 0x67 are                0
                                        1
                                               read only.
                  D[7:6]      —        00      Reserved                                                  00
                                               WS, SCK configured as output (deserializer-
                                        0
                                               sourced clock).
                    D5   AUDIOMODE                                                                        0
                                               WS, SCK configured as input (system-sourced
     0x02                               1
                                               clock).
                                        0      Disable I2S/TDM channel.
                    D4    AUDIOEN                                                                         1
                                        1      Enable I2S/TDM channel.
                  D[3:0]      —       1111     Reserved                                                 1111
     0x03         D[7:0]      —    00000000    Reserved                                              00000000
                                        0      LOCK output is low.                                        0
                    D7     LOCKED
                                        1      LOCK output is high.                                 (Read only)
                    D6        —         0      Reserved                                                   0
                                        0      Disable PRBS test.
                    D5     PRBSEN                                                                         0
                                        1      Enable PRBS test.
                                               Normal mode (power-up default value depends
                                        0
                                               on CDS and MS pin value at power-up).
                    D4      SLEEP                                                                       0, 1
                                               Activate sleep mode (power-up default value
                                        1
                                               depends on CDS and MS pin value at power-up).
                                               Local control channel uses I2C when
                                       00
                                               I2CSEL = 0.
     0x04
                  D[3:2]   INTTYPE             Local control channel uses UART when                      01
                                       01
                                               I2CSEL = 0.
                                     10, 11    Local control channel disabled.
                                               Disable reverse control channel to serializer
                                        0
                                               (sending).
                    D1    REVCCEN                                                                         1
                                               Enable reverse control channel to serializer
                                        1
                                               (sending).
                                               Disable forward control channel from serializer
                                        0
                                               (receiving)
                    D0    FWDCCEN                                                                         1
                                               Enable forward control channel from serializer
                                        1
                                               (receiving).
www.maximintegrated.com                                                                      Maxim Integrated │ 88


MAX9288/MAX9290                                                3.12Gbps GMSL Deserializers
                                         for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table (continued)
  REGISTER                                                                                        DEFAULT
                   BITS     NAME   VALUE                         FUNCTION
  ADDRESS                                                                                          VALUE
                                              I2C conversion sends the register address
                                       0
                                              when converting UART-to-I2C.
                    D7   I2CMETHOD            Disable sending of I2C register address when             0
                                       1      converting UART-to-I2C (command-byte-only
                                              mode).
                                              7.5MHz equalizer highpass filter cutoff
                                      00
                                              frequency.
                                              3.75MHz equalizer highpass filter cutoff
                                      01
                                              frequency
                  D[6:5]   HPFTUNE                                                                    01
                                              2.5MHz equalizer highpass filter cutoff
                                      10
                                              frequency.
                                              1.87MHz equalizer highpass filter cutoff
                                      11
                                              frequency.
                                       0      Enable equalizer.
                    D4      PDEQ                                                                       0
                                       1      Disable equalizer.
     0x05                            0000     2.1dB equalizer-boost gain.
                                     0001     2.8dB equalizer-boost gain.
                                     0010     3.4dB equalizer-boost gain.
                                     0011     4.2dB equalizer-boost gain.
                                              5.2dB equalizer-boost gain. Power-up default
                                     0100
                                              when EQS is high.
                                     0101     6.2dB equalizer-boost gain.
                  D[3:0]   EQTUNE    0110     7dB equalizer-boost gain.                          0100,1001
                                     0111     8.2dB equalizer-boost gain.
                                     1000     9.4dB equalizer-boost gain.
                                              10.7dB equalizer-boost gain. Power-up default
                                     1001
                                              when EQS is low.
                                     1010     11.7dB equalizer-boost gain.
                                     1011     13dB equalizer-boost gain.
                                    11XX      Do not use.
www.maximintegrated.com                                                                   Maxim Integrated │ 89


MAX9288/MAX9290                                                 3.12Gbps GMSL Deserializers
                                        for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table (continued)
  REGISTER                                                                                         DEFAULT
                   BITS    NAME    VALUE                        FUNCTION
  ADDRESS                                                                                           VALUE
                                      0      Device uses standard PRBS test.
                    D7   PRBSTYPE            Device uses MAX9271/MAX9273-compatible                    0
                                      1      PRBS test (for use with the MAX9271/
                                             MAX9273 only).
                                             Do not automatically reset error registers and
                                      0
                                             outputs.
                    D6   AUTORST                                                                       0
                                             Automatically reset DECERR register 1µs after
                                      1
                                             ERR asserts.
                                             Enable GPI-to-GPO signal transmission to
                                      0
                                             serializer.
                    D5    DISGPI                                                                       0
                                             Disable GPI-to-GPO signal transmission to
                                      1
     0x06                                    serializer.
                                      0      GPI input is low.                                         0
                    D4     GPIIN
                                      1      GPI input is high.                                   (Read only)
                                      0      Set GPIO1 to low.
                    D3   GPIO1OUT                                                                      1
                                      1      Set GPIO1 to high.
                                      0      GPIO1 input is low.                                       0
                    D2    GPIO1IN
                                      1      GPIO1 input is high.                                 (Read only)
                                      0      Set GPIO0 to low.
                    D1   GPIO0OUT                                                                      1
                                      1      Set GPIO0 to high.
                                      0      GPIO0 input is low.                                       0
                    D0    GPIO0IN
                                      1      GPIO0 input is high.                                 (Read only)
     0x07         D[7:0]    —     01010100   Reserved                                              01010100
www.maximintegrated.com                                                                    Maxim Integrated │ 90


MAX9288/MAX9290                                                    3.12Gbps GMSL Deserializers
                                            for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table (continued)
  REGISTER                                                                                             DEFAULT
                   BITS     NAME      VALUE                         FUNCTION
  ADDRESS                                                                                                VALUE
                  D[7:5]     —          001      Reserved                                                  001
                                         00      D18/D19 assigned to HS/VS .
                                                 D14/D15 assigned to HS/VS (for use with the
                                         01
                                                 MAX9271).
                  D[4:3]   HVSRC                                                                            00
                                                 D0/D1 assigned to HS/VS (D[19:2] shifted to
                                        1X       D[17:0]). For use with the MAX9271/MAX9273
                                                 with H/V inversion).
                                                 Enable DE glitch filter. Power-up default when
                                          0
                                                 BWS = high or low.
     0x08           D2   DISDEFILT                                                                          X
                                                 Disable DE glitch filter. Power-up default when
                                          1
                                                 BWS = open.
                                                 Enable VS glitch filter. Power-up default when
                                          0
                                                 BWS = high or low.
                    D1   DISVSFILT                                                                          X
                                                 Disable VS glitch filter. Power-up default when
                                          1
                                                 BWS = open.
                                                 Enable HS glitch filter. Power-up default when
                                          0
                                                 BWS = high or low.
                    D0   DISHSFILT                                                                          X
                                                 Disable HS glitch filter. Power-up default when
                                          1
                                                 BWS = open.
                                          0      Normal CNTL3 operation.
                    D7   VSYNCOUT                                                                            0
                                          1      CNTL3 outputs VSYNC.
     0x09                                 0      Automatic pixel count disabled.
                    D6    AUTOPPL                                                                            0
                                          1      Automatic pixel count enabled.
                  D[5:0]     —        000000     Reserved                                                000000
     0x0A         D[7:0]     —     00010XXX      Reserved                                              00010XXX
     0x0B         D[7:0]     —      00100000     Reserved                                              00100000
     0x0C         D[7:0]   ERRTHR  XXXXXXXX      Error threshold for decoding errors.                  00000000
                                                                                                       00000000
     0x0D         D[7:0]  DECERR   XXXXXXXX      Decoding error counter.
                                                                                                      (Read only)
                                                                                                       00000000
     0x0E         D[7:0]  PRBSERR  XXXXXXXX      PRBS error counter.
                                                                                                      (Read only)
     0x0F         D[7:0]     —     XXXXXXXX      Reserved                                             (Read only)
     0x10         D[7:0]     —     XXXXXXXX      Reserved                                             (Read only)
                                                 High-immunity reverse channel mode uses
                                          0
                                                 500kbps bit rate.
                    D7    REVFAST                                                                            0
     0x11                                        High-immunity reverse channel mode uses
                                          1
                                                 1Mbps bit rate.
                  D[6:0]     —       0100010     Reserved                                               0100010
www.maximintegrated.com                                                                        Maxim Integrated │ 91


MAX9288/MAX9290                                                3.12Gbps GMSL Deserializers
                                        for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table (continued)
  REGISTER                                                                                       DEFAULT
                   BITS    NAME     VALUE                       FUNCTION
  ADDRESS                                                                                          VALUE
                                      0      MCLK derived from PCLKOUT. See Table 9.
                    D7   MCLKSRC                                                                     0
                                      1      MCLK derived from internal oscillator.
     0x12
                                   0000000   MCLK disabled.
                  D[6:0]  MCLKDIV                                                                 0000000
                                  XXXXXXX    MCLK divider.
     0x13         D[7:0]     —    0X000000   Reserved                                            0X000000
                                      0      Normal VSYNC operation.
                    D7     INVVS                                                                     0
                                      1      Invert VSYNC.
                                      0      Normal HSYNC operation.
                    D6     INVHS                                                                     0
                                      1      Invert HSYNC.
                                      0      Normal DE operation.
                    D5     INVDE                                                                     0
                                      1      Invert DE.
                                             High data rate mode. Power-up default when
                                      0      DRS pin is low (transitions on the DRS pin
                                             override the DRS bit setting).
                    D4      DRS                                                                     0, 1
     0x14                                    Low data rate mode. Power-up default when
                                      1      DRS pin is high (transitions on the DRS pin
                                             override the DRS bit setting).
                                      0      Normal parallel output driver current.
                    D3      DCS                                                                      0
                                      1      Boosted parallel output driver current.
                                      0      Enable remote wake-up.
                    D2   DISRWAKE                                                                    0
                                      1      Disable remote wake-up.
                    D1       —        0      Reserved                                                0
                                      0      Drive INTOUT low.
                    D0    INTOUT                                                                     0
                                      1      Drive INTOUT high.
www.maximintegrated.com                                                                  Maxim Integrated │ 92


MAX9288/MAX9290                                                  3.12Gbps GMSL Deserializers
                                         for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table (continued)
  REGISTER                                                                                           DEFAULT
                   BITS     NAME    VALUE                         FUNCTION
  ADDRESS                                                                                             VALUE
                                              INTOUT pin output controlled by INTOUT bit
                                       0
                                              above.
                    D7    AUTOINT             Writes to any AVINFO bytes sets INTOUT to                   1
                                       1      high. Reads to any AVINFO bytes sets INTOUT
                                              to low.
                                              Disable HS/VS tracking (power-up default value
                                       0
                                              depends on state of BWS input value at power-up).
                    D6    HVTREN                                                                        0, 1
                                              Enable HS/VS tracking (power-up default value
                                       1
                                              depends on state of BWS input value at power-up).
                                              Disable DE tracking (power-up default value
                                       0
     0x15                                     depends on state of BWS input value at power-up).
                    D5    DETREN                                                                        0, 1
                                              Enable DE tracking (power-up default value
                                       1
                                              depends on state of BWS input value at power-up).
                                       0      Partial periodic HS/VS and DE tracking.
                    D4   HVTRMODE                                                                         1
                                       1      Partial and full periodic HS/VS and DE tracking.
                  D[3:2]     —        00      Reserved                                                   00
                                       0      MCLK output operates normally.
                    D1    MCLKWS                                                                          0
                                       1      WS is output from MCLK (MCLK mirrors WS).
                                       0      MCLK output on DOUT28/CNTL2.
                    D0    MCLKPIN                                                                         0
                                       1      MCLK output on ADD0/CNTL0.
                                              Legacy reverse control channel mode (power-
                                       0      up default value depends on HIM/CNTL1 at
                                              power-up).
                    D7    HIGHIMM                                                                       0, 1
     0x16                                     High-immunity reverse control channel mode
                                       1      (power-up default value depends on HIM/
                                              CNTL1 at power-up).
                  D[6:0]     —     1011010    Reserved                                                1011010
     0x17         D[7:0]     —    000XXXXX    Reserved                                              000XXXXX
                  D[7:1]  I2CSRCA XXXXXXX     I2C address translator source A.                       0000000
     0x18
                    D0       —         0      Reserved                                                    0
                  D[7:1]  I2CDSTA XXXXXXX     I2C address translator destination A.                  0000000
     0x19
                    D0       —         0      Reserved                                                    0
                  D[7:1]  I2CSRCB XXXXXXX     I2C address translator source B.                       0000000
     0x1A
                    D0       —         0      Reserved                                                    0
                  D[7:1]  I2CDSTB XXXXXXX     I2C address translator destination B.                  0000000
     0x1B
                    D0       —         0      Reserved                                                    0
www.maximintegrated.com                                                                      Maxim Integrated │ 93


MAX9288/MAX9290                                                  3.12Gbps GMSL Deserializers
                                          for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table (continued)
  REGISTER                                                                                            DEFAULT
                   BITS       NAME  VALUE                         FUNCTION
  ADDRESS                                                                                              VALUE
                                               Acknowledge not generated when forward
                                        0
                                               channel is not available.
                    D7   I2CLOCACK                                                                         1
                                               I2C to I2C-slave generates local acknowledge
                                        1
                                               when forward channel is not available.
                                       00      352ns/117ns I2C setup/hold time.
                                       01      469ns/234ns I2C setup/hold time.
                  D[6:5]  I2CSLVSH                                                                        01
                                       10      938ns/352ns I2C setup/hold time.
                                       11      1046ns/469ns I2C setup/hold time.
                                               8.47kbps (typ) I2C to I2C-master bit-rate
                                      000
                                               setting.
                                               28.3kbps (typ) I2C to I2C-master bit-rate
                                      001
                                               setting.
     0x1C
                                               84.7kbps (typ) I2C to I2C-master bit-rate
                                      010
                                               setting.
                  D[4:2]  I2CMSTBT                                                                       101
                                      011      105kbps (typ) I2C to I2C-master bit-rate setting.
                                      100      173kbps (typ) I2C to I2C-master bit-rate setting.
                                      101      339kbps (typ) I2C to I2C-master bit-rate setting.
                                      110      533kbps (typ) I2C to I2C-master bit-rate setting.
                                      111      837kbps (typ) I2C to I2C-master bit-rate setting.
                                       00      64µs (typ) I2C to I2C-slave remote timeout.
                                       01      256µs (typ) I2C to I2C-slave remote timeout.
                  D[1:0]  I2CSLVTO                                                                        10
                                       10      1024µs (typ) I2C to I2C-slave remote timeout.
                                       11      No I2C to I2C-slave remote timeout.
                  D[7:3]       —     00000     Reserved                                                 00000
                                               Audio FIFO repeats last audio word when FIFO
                                        0
                                               is empty.
                    D2   AUDUFBEH                                                                          0
                                               Audio FIFO outputs all zeroes when FIFO is
                                        1
     0x1D                                      empty.
                                        0      Do not invert SCK at output.
                    D1      INVSCK                                                                         0
                                        1      Invert SCK at output.
                                        0      Do not invert WS at output.
                    D0       INVWS                                                                         0
                                        1      Invert WS at output.
                                               Device identifier
                                                                                                      00101XX0
     0x1E         D[7:0]       ID  00101XX0    (MAX9288 = 0x2A)
                                                                                                     (Read only)
                                               (MAX9290 = 0x2C)
www.maximintegrated.com                                                                       Maxim Integrated │ 94


MAX9288/MAX9290                                                       3.12Gbps GMSL Deserializers
                                              for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table (continued)
   REGISTER                                                                                                  DEFAULT
                   BITS       NAME      VALUE                          FUNCTION
   ADDRESS                                                                                                    VALUE
                                                                                                                 000
                  D[7:5]       —          000      Reserved
                                                                                                            (Read only)
     0x1F                                   0      Not HDCP capable (MAX9288).
                    D4        CAPS                                                                          (Read only)
                                            1      HDCP capable (MAX9290).
                  D[3:0]    REVISION     XXXX      Device revision.                                         (Read only)
  0x40 to 0x59    D[7:0]     AVINFO   XXXXXXXX     Video/audio format/status/information bytes.              All zeroes
                                           00      CSI-2 outputs with ID as virtual channel 0.
                                           01      CSI-2 outputs with ID as virtual channel 1.
                  D[7:6]       VC                                                                                 00
                                           10      CSI-2 outputs with ID as virtual channel 2.
                                           11      CSI-2 outputs with ID as virtual channel 3.
                                                   RAW8/10/12 mode uses single load. YUV422-
                                            0
                                                   8b/10b uses muxed mode.
                    D5      INPUTBW                                                                                0
                                                   RAW8/10/12 mode uses double load. YUV422-
                                            1
                                                   8b/10b uses normal mode.
                                                   RGB888 uses VESA format
                                            0
                                                   (MSB to LSB bit order = 7, 6, 5, 4, 3, 2, 1, 0).
                    D4        OLDI                                                                                 1
                                                   RGB888 uses oLDI format
                                            1
                                                   (MSB to LSB bit order = 5, 4, 3, 2, 1, 0, 7, 6).
                                                   CSI-2 output uses RGB888 (Power-on
     0x60                                0000
                                                   default).
                                         0001      CSI-2 output uses RGB565.
                                         0010      CSI-2 output uses RGB666.
                                         0011      CSI-2 output uses YUV 422 8-bit.
                                         0100      CSI-2 output uses YUV 422 10-bit.
                                         0101      CSI-2 output uses RAW8.
                  D[3:0]   DATATYPE                                                                             0000
                                         0110      CSI-2 output uses RAW10.
                                         0111      CSI-2 output uses RAW12.
                                         1000      CSI-2 output uses RAW14.
                                         1001      CSI-2 output uses user defined generic 24-bit (0x30).
                                         1010      CSI-2 output uses user defined YUV422 12-bit (0x30).
                                         1011      CSI-2 output uses user defined generic 8-bit (0x31).
                                         11XX      Do not use.
                                                   Low byte of pixel count. Set this register
     0x61         D[7:0] PIXELCNTLOW  XXXXXXXX                                                               00000000
                                                   according to the pixel count per line.
                                                   High byte of pixel count. Set this register
     0x62         D[7:0] PIXELCNTHIGH XXXXXXXX                                                               00000000
                                                   according to the pixel count per line.
www.maximintegrated.com                                                                              Maxim Integrated │ 95


MAX9288/MAX9290                                                  3.12Gbps GMSL Deserializers
                                          for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table (continued)
  REGISTER                                                                                          DEFAULT
                   BITS     NAME     VALUE                         FUNCTION
  ADDRESS                                                                                            VALUE
                                               Drive clock lane LP00 for 64ns before starting
                                       00
                                               HS transmission
                                               Drive clock lane LP00 for 72ns before starting
                                       01
                                               HS transmission.
                  D[7:6] TCLKPREPARE                                                                    00
                                               Drive clock lane LP00 for 80ns before starting
                                       10
                                               HS transmission.
                                               Drive clock lane LP00 for 88ns before starting
                                       11
                                               HS transmission.
     0x63                                      Drive HS0 state for 360ns + 16-24UI before
                                       00
                                               starting the clock.
                                               Drive HS0 state for 720ns + 16-24UI before
                                       01
                                               starting the clock.
                  D[5:4]  TCLKZERO                                                                      00
                                               Drive HS0 state for 1.08µs + 16-24UI before
                                       10
                                               starting the clock.
                                               Drive HS0 state for 1.44µs + 16-24UI before
                                       11
                                               starting the clock.
                  D[3:0]      —       0000     Reserved                                               0000
www.maximintegrated.com                                                                     Maxim Integrated │ 96


MAX9288/MAX9290                                                 3.12Gbps GMSL Deserializers
                                         for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table (continued)
  REGISTER                                                                                         DEFAULT
                   BITS     NAME    VALUE                        FUNCTION
  ADDRESS                                                                                           VALUE
                                              Drive data lane LP00 for 64ns +4UI before
                                      00
                                              starting HS transmission.
                                              Drive data lane LP00 for 72ns + 4UI before
                  D[7:6] THSPREPARE   01                                                               00
                                              starting HS transmission.
                                              Drive data lane LP00 for 80ns + 4UI before
                                      1X
                                              starting HS transmission.
                                              Drive HS0 state for 160ns + 24 - 32UI before
                                      00
                                              transmitting the sync sequence.
                                              Drive HS0 state for 176ns + 24 - 32UI before
                                      01
                                              transmitting the sync sequence.
                  D[5:4]   THSZERO                                                                     00
                                              Drive HS0 state for 200ns + 24 - 32UI before
                                      10
                                              transmitting the sync sequence.
                                              Drive HS0 state for 240ns + 24 - 32UI before
     0x64                             11
                                              transmitting the sync sequence.
                                              Drive HSTRAIL state for 64ns + 8UI after the
                                      00
                                              last payload data bit of a HS transmission burst.
                                              Drive HSTRAIL state for 80ns + 8UI after the
                                      01
                                              last payload data bit of a HS transmission burst.
                  D[3:2]   THSTRAIL                                                                    00
                                              Drive HSTRAIL state for 96ns + 8UI after the
                                      10
                                              last payload data bit of a HS transmission burst.
                                              Drive HSTRAIL state for 120ns + 8UI after the
                                      11
                                              last payload data bit of a HS transmission burst.
                                      00      64ns LPTX period length.
                                      01      128ns LPTX period length.
                  D[1:0]     TLPX                                                                      00
                                      10      192ns LPTX period length.
                                      11      256ns LPTX period length
                    D7        —        0      Reserved                                                  0
                                       0      Normal DE operation.
                    D6      DESEL                                                                       0
                                       1      HS input is the DE source.
                                      00      Data lane D0 enabled.
     0x65
                                      01      Data lanes D0, D1 enabled.
                  D[5:4]  DATALANEN                                                                    01
                                      10      Data lanes D0–D2 enabled.
                                      11      Data lanes D0–D3 enabled.
                  D[3:0]      —      0111     Reserved                                               0111
www.maximintegrated.com                                                                    Maxim Integrated │ 97


MAX9288/MAX9290                                                  3.12Gbps GMSL Deserializers
                                          for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table (continued)
  REGISTER                                                                                           DEFAULT
                   BITS    NAME      VALUE                        FUNCTION
  ADDRESS                                                                                             VALUE
                                               Data-byte 3 maps to lane 0 (data mapping
                                       00
                                               should be exclusive).
                  D[7:6] D3LANEMAP     01      Data-byte 3 maps to lane 1.                               11
                                       10      Data-byte 3 maps to lane 2.
                                       11      Data-byte 3 maps to lane 3.
                                               Data byte 2 maps to lane 0 (data mapping
                                       00
                                               should be exclusive).
                  D[5:4] D2LANEMAP     01      Data byte 2 maps to lane 1.                               10
                                       10      Data byte 2 maps to lane 2.
                                       11      Data byte 2 maps to lane 3.
     0x66
                                               Data byte 1 maps to lane 0 (data mapping
                                       00
                                               should be exclusive).
                  D[3:2] D1LANEMAP     01      Data byte 1 maps to lane 1.                               01
                                       10      Data byte 1 maps to lane 2
                                       11      Data byte 1 maps to lane 3.
                                               Data byte 0 maps to lane 0 (data mapping
                                       00
                                               should be exclusive).
                  D[1:0] D0LANEMAP     01      Data byte 0 maps to lane 1.                               00
                                       10      Data byte 0 maps to lane 2.
                                       11      Data byte 0 maps to lane 3.
     0x67         D[7:0]     —      00000000   Reserved                                              00000000
     0x68         D[7:0]     —      11001000   Reserved                                              11001000
     0x69         D[7:0]     —      00000000   Reserved                                              00000000
     0x6A         D[7:0]     —      00000000   Reserved                                              00000000
                                                                                                    XXXXXXXX
     0x72         D[7:0]     —     XXXXXXXX    Reserved
                                                                                                    (Read only)
                                                                                                    XXXXXXXX
     0x73         D[7:0]     —     XXXXXXXX    Reserved
                                                                                                    (Read only)
                                                                                                    XXXXXXXX
     0x74         D[7:0]     —     XXXXXXXX    Reserved
                                                                                                    (Read only)
                                                                                                    XXXXXXXX
     0x75         D[7:0]     —     XXXXXXXX    Reserved
                                                                                                    (Read only)
                                                                                                       0000
                  D[7:4]     —        0000     Reserved
                                                                                                    (Read only)
                                       00      Negative cable wire shorted to supply voltage.
                                       01      Negative cable wire shorted to ground.                    00
                  D[3:2]   LFNEG
                                       10      Normal operation.                                    (Read only)
     0x76
                                       11      Negative cable wire disconnected.
                                       00      Positive cable wire shorted to supply voltage.
                                       01      Positive cable wire shorted to ground.                    00
                  D[1:0]   LFPOS
                                       10      Normal operation.                                    (Read only)
                                       11      Positive cable wire disconnected.
www.maximintegrated.com                                                                      Maxim Integrated │ 98


MAX9288/MAX9290                                                 3.12Gbps GMSL Deserializers
                                         for Coax or STP Input and MIPI CSI-2 Output
Table 25. Register Table (continued)
  REGISTER                                                                                           DEFAULT
                   BITS     NAME    VALUE                        FUNCTION
  ADDRESS                                                                                             VALUE
     0x77         D[7:0]     —    XXXXXXXX                                                          (Read only)
                                              Audio FIFO last overflow/underflow period
     0x78         D[7:0] AUDOUPER XXXXXXXX                                                          (Read only)
                                              (AUDIOMODE = 1 only).
                                              Audio FIFO is in underflow (AUDIOMODE = 1
                    D7     AUDOU       0                                                            (Read only)
                                              only).
                                                                                                         00
                  D[6:5]     —        00      Reserved
                                                                                                    (Read only)
                                       0      No pixels-per-line error.                                   0
                    D4    APPLERR
                                       1      Pixels-per-line error detected. Read to clear.        (Read only)
                                              MAX9271/MAX9273-compatible PRBS test not
                                       0
                                              completed (or completed without success).                   0
     0x79           D3     PRBSOK
                                              MAX9271/MAX9273-compatible PRBS test                  (Read only)
                                       1
                                              completed with success.
                                       0      DE tracking not locked.                                     0
                    D2    DLOCKED
                                       1      DE tracking locked.                                   (Read only)
                                       0      VS tracking not locked.                                     0
                    D1    VLOCKED
                                       1      VS tracking locked.                                   (Read only)
                                       0      HS tracking not locked.                                     0
                    D0    HLOCKED
                                       1      HS tracking locked.                                   (Read only)
     0x7B         D[7:0]  LUTADDR XXXXXXXX    LUT start address for write and read.                  00000000
                  D[7:4]     —       0000     Reserved                                                 0000
                                       0      Disable LUT write and read.
                    D3    LUTPROG                                                                         0
                                       1      Enable LUT write and read.
                                       0      Disable blue LUT.
                    D2   BLULUTEN                                                                         0
     0x7C                              1      Enable blue LUT.
                                       0      Disable green LUT.
                    D1   GRNLUTEN                                                                         0
                                       1      Enable green LUT.
                                       0      Disable red LUT.
                    D0   REDLUTEN                                                                         0
                                       1      Enable red LUT.
     0x7D         D[7:0]   REDLUT XXXXXXXX    Red LUT value (see Table 13).                          00000000
     0x7E         D[7:0] GREENLUT XXXXXXXX    Green LUT value (see Table 13).                        00000000
     0x7F         D[7:0]  BLUELUT XXXXXXXX    Blue LUT value (see Table 13).                         00000000
www.maximintegrated.com                                                                      Maxim Integrated │ 99


MAX9288/MAX9290                                                       3.12Gbps GMSL Deserializers
                                             for Coax or STP Input and MIPI CSI-2 Output
Table 26. HDCP Register Table (MAX9290 Only)
   REGISTER         SIZE           READ/                                                   DEFAULT VALUE
                           NAME                                 FUNCTION
   ADDRESS        (BYTES)          WRITE                                                        (hex)
  0X80 to 0x84        5    BKSV   Read only    HDCP receiver KSV.                            (Read only)
  0X85 to 0x86        2      RI’  Read only    Link verification response.                   (Read only)
     0X87             1     PJ’   Read only    Enhanced link verification response.          (Read only)
  0X88 to 0x8F        8     AN    Read/write   Session random number.                    0x0000000000000000
  0X90 to 0x94        5    AKSV   Read/write   HDCP transmitter KSV.                        0x0000000000
                                               D7 = PD_HDCP
                                               1 = Power down HDCP circuits
                                               0 = HDCP circuits normal
                                               D[6:4] = Reserved
                                               D3 = GPIO1_FUNCTION
                                               1 = GPIO1 mirrors AUTH_STARTED
                                               0 = Normal GPIO1 operation
                                               D2 = GPIO0_FUNCTION
                                               1 = GPIO0 mirrors ENCRYPTION_
     0x95             1    BCTRL  Read/write                                                     0x00
                                               ENABLE
                                               0 = Normal GPIO0 operation
                                               D1 = AUTH_STARTED
                                               1 = Authentication started (triggered by
                                               write to AKSV)
                                               0 = Authentication not started
                                               D0 = ENCRYPTION_ENABLE
                                               1 = Enable encryption
                                               0 = Disable encryption
                                               D[7:2] = Reserved
                                               D1 = NEW_DEV_CONN
                                               1 = Set to 1 if a new connected device is
                                               detected.
                                               0 = Set to 0 if no new device is
     0x96             1   BSTATUS Read/write   connected.                                        0x00
                                               D0 = KSV_LIST_READY
                                               1 = Set to 1 if KSV list and BINFO is
                                               ready
                                               0 = Set to 0 if KSV list or BINFO is not
                                               ready.
www.maximintegrated.com                                                                   Maxim Integrated │ 100


MAX9288/MAX9290                                                       3.12Gbps GMSL Deserializers
                                              for Coax or STP Input and MIPI CSI-2 Output
Table 26. HDCP Register Table (MAX9290 Only)
   REGISTER         SIZE            READ/                                                      DEFAULT VALUE
                            NAME                                 FUNCTION
   ADDRESS        (BYTES)           WRITE                                                           (hex)
                                                D[7:1] = Reserved
     0x97              1   BCAPS   Read/write   D0 = REPEATER                                        0x00
                                                1 = Set to one if device is a repeater.
                                                0 = Set to zero if device is not a repeater.
                                                                                             0x0000000000000000
  0x98 to 0x9F         8     —     Read only    Reserved
                                                                                                 (Read only)
 0XA0 to 0xA3          4    V’.H0  Read/write   H0 part of SHA-1 hash value                      0x00000000
 0XA4 to 0xA7          4    V’.H1  Read/write   H1 part of SHA-1 hash value                      0x00000000
 0XA8 to 0xAB          4    V’.H2  Read/write   H2 part of SHA-1 hash value                      0x00000000
 0XAC to 0xAF          4    V’.H3  Read/write   H3 part of SHA-1 hash value                      0x00000000
 0XB0 to 0xB3          4    V’.H4  Read/write   H4 part of SHA-1 hash value                      0x00000000
                                                D[15:12] = Reserved
                                                D11 = MAX_CASCADE_EXCEEDED
                                                1 = Set to 1 if more than seven cascaded
                                                devices attached.
                                                0 = Set to 0 if seven or fewer cascaded
                                                devices attached.
                                                D[10:8] = DEPTH
 0XB4 to 0xB5          2   BINFO   Read/write   Depth of cascaded devices                          0x0000
                                                D7 = MAX_DEVS_EXCEEDED
                                                1 = Set to one if more than 14 devices
                                                attached
                                                0 = Set to zero if 14 or fewer devices
                                                attached
                                                D[6:0] = DEVICE_COUNT
                                                Number of devices attached
     0xB6              1   GPMEM   Read/write   General-purpose memory byte.                         0x00
  0xB7 to 0xB9         3     —     Read only    Reserved                                          0x000000
                                                List of KSVs downstream repeaters and
  0xBA to 0xFF        70  KSV_LIST Read/write                                                      All zero
                                                receivers (maximum of 14 devices).
www.maximintegrated.com                                                                       Maxim Integrated │ 101


MAX9288/MAX9290                                                                    3.12Gbps GMSL Deserializers
                                                                     for Coax or STP Input and MIPI CSI-2 Output
Typical Application Circuit
                                                                                                   1.8V
                                                                         1.8V
                                                                                          45.3kΩ
                                                                                49.9Ω                     LMN0
        SENSOR           SENSOR                                                                                                            APPLICATIONS
                       COPROCESSOR                                                                                                          PROCESSOR
                                                  PCLKIN         OUT-                     4.99kΩ                     DCLK+/-
                               RGB888                                                                                                     CSI-2
                                                  DIN0–DIN26    OUT+                                      IN+        DOUT0–
       FSYNC                                                                                                                                             FSYNC
                                                                                                                    DOUT3+/-
               I2C               I2C                                             49.9kΩ                   IN-                                      I2C
                                                      MAX9275
                                                      MAX9279                                                   MAX9288
                                                                                           49.9Ω
                                                                                                                MAX9290
                                                  RX/SDA                                                  CDS        RX/SDA
                                                  TX/SCL                                                  I2CSEL     TX/SCL
                                                               CONF0–
                                                  GPO                                                     CX/TP           GPI
                                                                CONF3
         NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
                                                                        CAMERA APPLICATION
Ordering Information                                                             Chip Information
                                                                                 PROCESS: CMOS
               PART            PIN-PACKAGE                     HDCP
MAX9288GTM+                    48 TQFN-EP*                      No
MAX9288GTM/V+                  48 TQFN-EP*                      No               Package Information
MAX9288GTM/VY+                 48 SWTQFN-EP*                    No               For the latest package outline information and land patterns
                                                                                 (footprints), go to www.maximintegrated.com/packages. Note
MAX9290GTM+                    48 TQFN-EP*                     Yes†
                                                                                 that a “+”, “#”, or “-” in the package code indicates RoHS status
MAX9290GTM/V+                  48 TQFN-EP*                     Yes†              only. Package drawings may show a different suffix character, but
MAX9290GTM/VY+**               48 SWTQFN-EP*                   Yes†              the drawing pertains to the package regardless of RoHS status.
Note: All devices operate over the -40°C to +105°C                                                                                             LAND
temperature range.                                                                      PACKAGE            PACKAGE          OUTLINE
                                                                                                                                              PATTERN
+Denotes a lead(Pb)-free/RoHS-compliant package.                                          TYPE               CODE             NO.
                                                                                                                                                NO.
/V Denotes an automotive-qualified part.
SW = Side-wettable package.                                                        48 TQFN-EP               T4877+4             21-0144           90-0130
*EP = Exposed pad.                                                                 48 SWTQFN-EP            T4877Y+4        21-100045              90-0130
**Future product―contact factory for availability.
†HDCP parts require registration with Digital Content
Protection, LLC.
www.maximintegrated.com                                                                                                             Maxim Integrated │ 102


MAX9288/MAX9290                                                                                          3.12Gbps GMSL Deserializers
                                                                         for Coax or STP Input and MIPI CSI-2 Output
Revision History
  REVISION           REVISION                                                                                                                           PAGES
                                                                                DESCRIPTION
  NUMBER                DATE                                                                                                                         CHANGED
        0                3/14        Initial release                                                                                                       —
                                                                                                                                                    1, 28, 33, 48,
                                                                                                                                                   49, 51–56, 59,
                                     Added simplified diagram, removed Table 1 and renumbered the subsequent tables,                               66, 67, 69–72,
        1                9/14
                                     clarified functions, removed future product designations, and corrected typos                                 74–77, 79–82,
                                                                                                                                                     84, 85, 86,
                                                                                                                                                        88–102
        2               11/15        Clarified timing requirements                                                                                  8, 27, 30, 50
                                                                                                                                                   12, 18, 21, 26,
                                                                                                                                                   58, 61, 62, 67,
        3                3/17        Various updates, beginning with AC Electrical Characteristics
                                                                                                                                                   71, 80, 84, 86,
                                                                                                                                                         90, 99
                                     Deleted QFND package and added side-wettable TQFN (SWTQFN) to General
        4                3/18        Description, Absolute Maximum Ratings, Package Thermal Characteristics, Pin                                    1, 8, 18, 102
                                     Configuration, Ordering Information, and Package Information
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.               © 2018 Maxim Integrated Products, Inc. │ 103


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX9288GTM/V+GG7 MAX9288GGM/VY+ MAX9288GTM/V+
