module top_module (
    input clk,
    input [7:0] in,
    output [7:0] pedge
);
    reg [7:0] a;
    
    always@(posedge clk) begin
        a<=in;
        pedge<=~a&in;
    end
endmodule
