# Select the part to be used in the implementation run
CONFIG PART = xc5vtx240tff1759-2;

#######################################################################
# Clock frequencies and clock management                              #
#######################################################################
NET "txoutclk" TNM_NET="clk156_top";
# Clock rate below is the 10-Gigabit Ethernet speed; change to
# 159.375 MHz for 10-Gigabit Fibre Channel applications
TIMESPEC "TS_clk156_top" = PERIOD "clk156_top" 156.25 MHz;
NET "dclk" TNM_NET=DCLK_CLK;
TIMESPEC TS_DCLK_CLK = PERIOD DCLK_CLK 50 MHz;

# RocketIO Transceiver Placement
# Where possible, RocketIO Transceivers should be adjacent to allow timing
# constraints to be met easily.
# RECCLK
NET *xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i TNM_NET=clk156_rec;
TIMESPEC TS_clk156_rec = PERIOD clk156_rec 156.25MHz;

######################## Start of GTX Constraints ######################
##---------- Set placement for tile0_rocketio_wrapper_i/GTX_DUAL ------
INST xaui_block/rocketio_wrapper_i/tile0_xaui_v10_4_rocketio_wrapper_i/gtx_dual_i LOC=GTX_DUAL_X0Y0;
##---------- Set placement for tile1_rocketio_wrapper_i/GTX_DUAL ------
INST xaui_block/rocketio_wrapper_i/tile1_xaui_v10_4_rocketio_wrapper_i/gtx_dual_i LOC=GTX_DUAL_X0Y1;
######################### End of GTX Constraints #######################
###################################################################
