# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../adder circuits/Full Adder.srcs/sources_1/new/Full_Adder.v" \
"../../../../adder circuits/Full Adder.srcs/sources_1/new/half_adder.v" \
"../../../../Parallel adder.srcs/sources_1/new/Parallel Adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
