/* SPDX-License-Identifier: BSD-2-Clause */

/**
 * @file
 *
 * @ingroup RTEMSBSPsRISCVMBV
 *
 * @brief Interrupt definitions for the AMD MicroBlaze V generic BSP.
 */

/*
 * Copyright (C) 2026 Samuel Price
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef LIBBSP_RISCV_MBV_IRQ_H
#define LIBBSP_RISCV_MBV_IRQ_H

#ifndef ASM

#include <bsp.h>

/* Machine software interrupt (MSIP), not available on this platform */
#define MBV_INTERRUPT_VECTOR_SOFTWARE 0

/* Machine timer interrupt (MTIP), not available on this platform */
#define MBV_INTERRUPT_VECTOR_TIMER 1

/*
 * Inputs 0..(MBV_MAXIMUM_EXTERNAL_INTERRUPTS - 1) of the AXI Interrupt
 * Controller.  The controller output is wired to the Machine External
 * Interrupt (MEIP) of the hart.
 */
#define MBV_INTERRUPT_VECTOR_EXTERNAL(x) ((x) + 2)

#define MBV_INTERRUPT_VECTOR_IS_EXTERNAL(x) ((x) >= 2)

#define MBV_INTERRUPT_VECTOR_EXTERNAL_TO_INDEX(x) ((x) - 2)

/* Interrupt controller inputs of the QEMU amd-microblaze-v-generic machine */
#define MBV_IRQ_TIMER_0 MBV_INTERRUPT_VECTOR_EXTERNAL(0)
#define MBV_IRQ_UART_LITE MBV_INTERRUPT_VECTOR_EXTERNAL(1)
#define MBV_IRQ_UART_16550 MBV_INTERRUPT_VECTOR_EXTERNAL(4)
#define MBV_IRQ_ETHERNET_LITE MBV_INTERRUPT_VECTOR_EXTERNAL(5)
#define MBV_IRQ_TIMER_1 MBV_INTERRUPT_VECTOR_EXTERNAL(6)
#define MBV_IRQ_AXI_ETHERNET MBV_INTERRUPT_VECTOR_EXTERNAL(7)
#define MBV_IRQ_AXI_DMA_MM2S MBV_INTERRUPT_VECTOR_EXTERNAL(8)
#define MBV_IRQ_AXI_DMA_S2MM MBV_INTERRUPT_VECTOR_EXTERNAL(9)

#define BSP_INTERRUPT_VECTOR_COUNT \
  MBV_INTERRUPT_VECTOR_EXTERNAL(MBV_MAXIMUM_EXTERNAL_INTERRUPTS)

#define BSP_INTERRUPT_CUSTOM_VALID_VECTOR

#endif /* ASM */

#endif /* LIBBSP_RISCV_MBV_IRQ_H */
