// Seed: 1251575016
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    output logic id_8
);
  assign id_8 = id_3[1];
  assign id_1[1 : 1] = id_3;
  logic id_9;
endmodule
