{"vcs1":{"timestamp_begin":1682299468.737554400, "rt":0.50, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1682299469.304957241, "rt":0.48, "ut":0.29, "st":0.11}}
{"link":{"timestamp_begin":1682299469.837485109, "rt":0.26, "ut":0.08, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682299468.399723202}
{"VCS_COMP_START_TIME": 1682299468.399723202}
{"VCS_COMP_END_TIME": 1682299470.165069222}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338336}}
{"stitch_vcselab": {"peak_mem": 238984}}
