#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 29 03:30:52 2023
# Process ID: 10064
# Current directory: C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.runs/synth_1/Top.vds
# Journal file: C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23148 
WARNING: [Synth 8-6901] identifier 'DATA_BITS' is used before its declaration [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/lab9/LEDP2S_IO.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 759.105 ; gain = 182.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pbdebounce' [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/new/pbdebounce.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pbdebounce' (1#1) [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/new/pbdebounce.v:22]
INFO: [Synth 8-6157] synthesizing module 'clkdiv_pulse' [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/clkdiv_pulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv_pulse' (2#1) [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/clkdiv_pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'CSR_LATCH' [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/circuit/CSR_LATCH.v:9]
INFO: [Synth 8-6157] synthesizing module 'NAND_GATE' [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/verilog/gates/NAND_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NAND_GATE' (3#1) [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/verilog/gates/NAND_GATE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CSR_LATCH' (4#1) [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/circuit/CSR_LATCH.v:9]
INFO: [Synth 8-6157] synthesizing module 'D_LATCH' [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_LATCH/verilog/circuit/D_LATCH.v:9]
INFO: [Synth 8-6155] done synthesizing module 'D_LATCH' (5#1) [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_LATCH/verilog/circuit/D_LATCH.v:9]
INFO: [Synth 8-6157] synthesizing module 'MS_FLIPFLOP' [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/MS_FLIPFLOP/verilog/circuit/MS_FLIPFLOP.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MS_FLIPFLOP' (6#1) [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/MS_FLIPFLOP/verilog/circuit/MS_FLIPFLOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'D_FLIPFLOP' [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_FLIPFLOP/verilog/circuit/D_FLIPFLOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'NAND_GATE_3_INPUTS' [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_FLIPFLOP/verilog/gates/NAND_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NAND_GATE_3_INPUTS' (7#1) [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_FLIPFLOP/verilog/gates/NAND_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'D_FLIPFLOP' (8#1) [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/Untitled_2/D_FLIPFLOP/verilog/circuit/D_FLIPFLOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'LEDP2S' [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/lab9/LEDP2S_IO.v:21]
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 4 - type: integer 
	Parameter DIR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LEDP2S' (9#1) [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/lab9/LEDP2S_IO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Top' (10#1) [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port BTNX3 driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port SW[14]
WARNING: [Synth 8-3331] design Top has unconnected port SW[13]
WARNING: [Synth 8-3331] design Top has unconnected port SW[12]
WARNING: [Synth 8-3331] design Top has unconnected port SW[11]
WARNING: [Synth 8-3331] design Top has unconnected port SW[10]
WARNING: [Synth 8-3331] design Top has unconnected port SW[9]
WARNING: [Synth 8-3331] design Top has unconnected port SW[8]
WARNING: [Synth 8-3331] design Top has unconnected port SW[7]
WARNING: [Synth 8-3331] design Top has unconnected port SW[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 796.680 ; gain = 219.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 796.680 ; gain = 219.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 796.680 ; gain = 219.781
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'gets_nets' is not supported in the xdc constraint file. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:3]
WARNING: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: BTN_OUT[0]). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[0]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[1]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[2]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[3]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[4]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[5]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[6]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[7]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[0]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[1]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[2]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[3]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[4]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[5]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[6]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'SEGMENT[7]'. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc:92]
Finished Parsing XDC File [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/constrs_1/new/L9.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 940.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 940.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pbdebounce 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clkdiv_pulse 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'p1/pbshift_reg' and it is trimmed from '8' to '7' bits. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/imports/new/pbdebounce.v:31]
WARNING: [Synth 8-3917] design Top has port BTNX3 driven by constant 0
WARNING: [Synth 8-3331] design Top has unconnected port SW[14]
WARNING: [Synth 8-3331] design Top has unconnected port SW[13]
WARNING: [Synth 8-3331] design Top has unconnected port SW[12]
WARNING: [Synth 8-3331] design Top has unconnected port SW[11]
WARNING: [Synth 8-3331] design Top has unconnected port SW[10]
WARNING: [Synth 8-3331] design Top has unconnected port SW[9]
WARNING: [Synth 8-3331] design Top has unconnected port SW[8]
WARNING: [Synth 8-3331] design Top has unconnected port SW[7]
WARNING: [Synth 8-3331] design Top has unconnected port SW[6]
WARNING: [Synth 8-3331] design Top has unconnected port BTN[3]
WARNING: [Synth 8-3331] design Top has unconnected port BTN[2]
WARNING: [Synth 8-3331] design Top has unconnected port BTN[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \Mm5/NAND3_4/result /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \Mm5/NAND3_6/result /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_7/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through LED[7]'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_7' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_7' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_7' with timing assertions on output pin 'O'
Found timing loop:
     0: i_27/O (LUT2)
     1: i_27/I0 (LUT2)
     2: i_0/O (LUT5)
     3: i_0/I4 (LUT5)
     4: i_27/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/Top.v:23]
Inferred a: "set_disable_timing -from I0 -to O i_27"
Found timing loop:
     0: i_28/O (LUT2)
     1: i_28/I1 (LUT2)
     2: i_27/O (LUT2)
     3: i_27/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/Top.v:23]
Inferred a: "set_disable_timing -from I1 -to O i_28"
Found timing loop:
     0: i_28/O (LUT2)
     1: i_28/I0 (LUT2)
     2: i_36/O (LUT4)
     3: i_36/I0 (LUT4)
     4: i_28/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/Top.v:23]
Inferred a: "set_disable_timing -from I0 -to O i_28"
Found timing loop:
     0: i_29/O (LUT2)
     1: i_29/I0 (LUT2)
     2: i_35/O (LUT6)
     3: i_35/I0 (LUT6)
     4: i_29/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/Top.v:23]
Inferred a: "set_disable_timing -from I0 -to O i_29"
Found timing loop:
     0: i_25/O (LUT2)
     1: i_25/I0 (LUT2)
     2: i_6/O (LUT5)
     3: i_6/I4 (LUT5)
     4: i_25/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/Top.v:23]
Inferred a: "set_disable_timing -from I0 -to O i_25"
Found timing loop:
     0: i_26/O (LUT2)
     1: i_26/I1 (LUT2)
     2: i_2/O (LUT5)
     3: i_2/I0 (LUT5)
     4: i_26/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/Top.v:23]
Inferred a: "set_disable_timing -from I1 -to O i_26"
Found timing loop:
     0: i_23/O (LUT2)
     1: i_23/I0 (LUT2)
     2: i_4/O (LUT5)
     3: i_4/I4 (LUT5)
     4: i_23/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/Top.v:23]
Inferred a: "set_disable_timing -from I0 -to O i_23"
Found timing loop:
     0: i_24/O (LUT2)
     1: i_24/I1 (LUT2)
     2: i_17/O (LUT5)
     3: i_17/I0 (LUT5)
     4: i_24/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/Top.v:23]
Inferred a: "set_disable_timing -from I1 -to O i_24"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Found timing loop:
     0: \LED_OBUF[7]_inst_i_2 /O (LUT5)
     1: \LED_OBUF[7]_inst_i_2 /I1 (LUT5)
     2: \LED_OBUF[7]_inst_i_3 /O (LUT6)
     3: \LED_OBUF[7]_inst_i_3 /I1 (LUT6)
     4: \LED_OBUF[7]_inst_i_3 /O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/15390/Desktop/DD/Mylab/lab9/MyLATCHS/MyLATCHS.srcs/sources_1/new/Top.v:23]
Inferred a: "set_disable_timing -from I1 -to O \LED_OBUF[7]_inst_i_2 "
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \LED_OBUF[7]_inst_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \LED_OBUF[5]_inst_i_2 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \LED_OBUF[3]_inst_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \LED_OBUF[0]_inst_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \LED_OBUF[7]_inst_i_3 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \LED_OBUF[4]_inst_i_1 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \LED_OBUF[7]_inst_i_1 /O'
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |LEDP2S        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LEDP2S |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     7|
|4     |LUT1   |     5|
|5     |LUT2   |     1|
|6     |LUT4   |     4|
|7     |LUT5   |    10|
|8     |LUT6   |     4|
|9     |FDRE   |    35|
|10    |IBUF   |     9|
|11    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    93|
|2     |  m0     |clkdiv_pulse |    43|
|3     |  p1     |pbdebounce   |    22|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 940.336 ; gain = 363.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 940.336 ; gain = 219.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 940.336 ; gain = 363.438
INFO: [Project 1-571] Translating synthesized netlist
