$date
	Fri May 20 10:50:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PRPG_tb $end
$scope module PRPG_tb $end
$var wire 1 ! clk $end
$var wire 3 " d [2:0] $end
$var wire 1 # en $end
$var wire 1 $ rst_n $end
$var reg 3 % q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
x#
b0 "
0!
$end
#5
1#
#10
0#
1!
1$
#15
1#
#20
0!
0$
b1 "
#21
b110 %
#30
1!
1$
#31
b101 %
#40
0!
b10 "
#50
1!
#51
b11 %
#60
0!
#70
1!
#80
0!
#90
1!
#91
b101 %
#100
0!
#110
1!
#111
b111 %
#120
0!
#130
1!
#140
0!
