// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.3
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_0_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weight_V_V_TDATA,
        weight_V_V_TVALID,
        weight_V_V_TREADY
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [7:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
input  [7:0] weight_V_V_TDATA;
input   weight_V_V_TVALID;
output   weight_V_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weight_V_V_TREADY;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] threshs_m_thresholds_62_address0;
reg    threshs_m_thresholds_62_ce0;
wire   [12:0] threshs_m_thresholds_62_q0;
wire   [4:0] threshs_m_thresholds_61_address0;
reg    threshs_m_thresholds_61_ce0;
wire   [12:0] threshs_m_thresholds_61_q0;
wire   [4:0] threshs_m_thresholds_50_address0;
reg    threshs_m_thresholds_50_ce0;
wire   [12:0] threshs_m_thresholds_50_q0;
wire   [4:0] threshs_m_thresholds_39_address0;
reg    threshs_m_thresholds_39_ce0;
wire   [12:0] threshs_m_thresholds_39_q0;
wire   [4:0] threshs_m_thresholds_28_address0;
reg    threshs_m_thresholds_28_ce0;
wire   [12:0] threshs_m_thresholds_28_q0;
wire   [4:0] threshs_m_thresholds_17_address0;
reg    threshs_m_thresholds_17_ce0;
wire   [12:0] threshs_m_thresholds_17_q0;
wire   [4:0] threshs_m_thresholds_6_address0;
reg    threshs_m_thresholds_6_ce0;
wire   [12:0] threshs_m_thresholds_6_q0;
wire   [4:0] threshs_m_thresholds_2_address0;
reg    threshs_m_thresholds_2_ce0;
wire   [12:0] threshs_m_thresholds_2_q0;
wire   [4:0] threshs_m_thresholds_1_address0;
reg    threshs_m_thresholds_1_ce0;
wire   [12:0] threshs_m_thresholds_1_q0;
wire   [4:0] threshs_m_thresholds_address0;
reg    threshs_m_thresholds_ce0;
wire   [13:0] threshs_m_thresholds_q0;
wire   [4:0] threshs_m_thresholds_60_address0;
reg    threshs_m_thresholds_60_ce0;
wire   [13:0] threshs_m_thresholds_60_q0;
wire   [4:0] threshs_m_thresholds_59_address0;
reg    threshs_m_thresholds_59_ce0;
wire   [13:0] threshs_m_thresholds_59_q0;
wire   [4:0] threshs_m_thresholds_58_address0;
reg    threshs_m_thresholds_58_ce0;
wire   [13:0] threshs_m_thresholds_58_q0;
wire   [4:0] threshs_m_thresholds_57_address0;
reg    threshs_m_thresholds_57_ce0;
wire   [13:0] threshs_m_thresholds_57_q0;
wire   [4:0] threshs_m_thresholds_56_address0;
reg    threshs_m_thresholds_56_ce0;
wire   [13:0] threshs_m_thresholds_56_q0;
wire   [4:0] threshs_m_thresholds_55_address0;
reg    threshs_m_thresholds_55_ce0;
wire   [13:0] threshs_m_thresholds_55_q0;
wire   [4:0] threshs_m_thresholds_54_address0;
reg    threshs_m_thresholds_54_ce0;
wire   [13:0] threshs_m_thresholds_54_q0;
wire   [4:0] threshs_m_thresholds_53_address0;
reg    threshs_m_thresholds_53_ce0;
wire   [13:0] threshs_m_thresholds_53_q0;
wire   [4:0] threshs_m_thresholds_52_address0;
reg    threshs_m_thresholds_52_ce0;
wire   [13:0] threshs_m_thresholds_52_q0;
wire   [4:0] threshs_m_thresholds_51_address0;
reg    threshs_m_thresholds_51_ce0;
wire   [13:0] threshs_m_thresholds_51_q0;
wire   [4:0] threshs_m_thresholds_49_address0;
reg    threshs_m_thresholds_49_ce0;
wire   [13:0] threshs_m_thresholds_49_q0;
wire   [4:0] threshs_m_thresholds_48_address0;
reg    threshs_m_thresholds_48_ce0;
wire   [13:0] threshs_m_thresholds_48_q0;
wire   [4:0] threshs_m_thresholds_47_address0;
reg    threshs_m_thresholds_47_ce0;
wire   [13:0] threshs_m_thresholds_47_q0;
wire   [4:0] threshs_m_thresholds_46_address0;
reg    threshs_m_thresholds_46_ce0;
wire   [13:0] threshs_m_thresholds_46_q0;
wire   [4:0] threshs_m_thresholds_45_address0;
reg    threshs_m_thresholds_45_ce0;
wire   [13:0] threshs_m_thresholds_45_q0;
wire   [4:0] threshs_m_thresholds_44_address0;
reg    threshs_m_thresholds_44_ce0;
wire   [13:0] threshs_m_thresholds_44_q0;
wire   [4:0] threshs_m_thresholds_43_address0;
reg    threshs_m_thresholds_43_ce0;
wire   [13:0] threshs_m_thresholds_43_q0;
wire   [4:0] threshs_m_thresholds_42_address0;
reg    threshs_m_thresholds_42_ce0;
wire   [13:0] threshs_m_thresholds_42_q0;
wire   [4:0] threshs_m_thresholds_41_address0;
reg    threshs_m_thresholds_41_ce0;
wire   [13:0] threshs_m_thresholds_41_q0;
wire   [4:0] threshs_m_thresholds_40_address0;
reg    threshs_m_thresholds_40_ce0;
wire   [13:0] threshs_m_thresholds_40_q0;
wire   [4:0] threshs_m_thresholds_38_address0;
reg    threshs_m_thresholds_38_ce0;
wire   [13:0] threshs_m_thresholds_38_q0;
wire   [4:0] threshs_m_thresholds_37_address0;
reg    threshs_m_thresholds_37_ce0;
wire   [13:0] threshs_m_thresholds_37_q0;
wire   [4:0] threshs_m_thresholds_36_address0;
reg    threshs_m_thresholds_36_ce0;
wire   [13:0] threshs_m_thresholds_36_q0;
wire   [4:0] threshs_m_thresholds_35_address0;
reg    threshs_m_thresholds_35_ce0;
wire   [13:0] threshs_m_thresholds_35_q0;
wire   [4:0] threshs_m_thresholds_34_address0;
reg    threshs_m_thresholds_34_ce0;
wire   [13:0] threshs_m_thresholds_34_q0;
wire   [4:0] threshs_m_thresholds_33_address0;
reg    threshs_m_thresholds_33_ce0;
wire   [13:0] threshs_m_thresholds_33_q0;
wire   [4:0] threshs_m_thresholds_32_address0;
reg    threshs_m_thresholds_32_ce0;
wire   [13:0] threshs_m_thresholds_32_q0;
wire   [4:0] threshs_m_thresholds_31_address0;
reg    threshs_m_thresholds_31_ce0;
wire   [13:0] threshs_m_thresholds_31_q0;
wire   [4:0] threshs_m_thresholds_30_address0;
reg    threshs_m_thresholds_30_ce0;
wire   [13:0] threshs_m_thresholds_30_q0;
wire   [4:0] threshs_m_thresholds_29_address0;
reg    threshs_m_thresholds_29_ce0;
wire   [13:0] threshs_m_thresholds_29_q0;
wire   [4:0] threshs_m_thresholds_27_address0;
reg    threshs_m_thresholds_27_ce0;
wire   [13:0] threshs_m_thresholds_27_q0;
wire   [4:0] threshs_m_thresholds_26_address0;
reg    threshs_m_thresholds_26_ce0;
wire   [13:0] threshs_m_thresholds_26_q0;
wire   [4:0] threshs_m_thresholds_25_address0;
reg    threshs_m_thresholds_25_ce0;
wire   [13:0] threshs_m_thresholds_25_q0;
wire   [4:0] threshs_m_thresholds_24_address0;
reg    threshs_m_thresholds_24_ce0;
wire   [13:0] threshs_m_thresholds_24_q0;
wire   [4:0] threshs_m_thresholds_23_address0;
reg    threshs_m_thresholds_23_ce0;
wire   [13:0] threshs_m_thresholds_23_q0;
wire   [4:0] threshs_m_thresholds_22_address0;
reg    threshs_m_thresholds_22_ce0;
wire   [13:0] threshs_m_thresholds_22_q0;
wire   [4:0] threshs_m_thresholds_21_address0;
reg    threshs_m_thresholds_21_ce0;
wire   [13:0] threshs_m_thresholds_21_q0;
wire   [4:0] threshs_m_thresholds_20_address0;
reg    threshs_m_thresholds_20_ce0;
wire   [13:0] threshs_m_thresholds_20_q0;
wire   [4:0] threshs_m_thresholds_19_address0;
reg    threshs_m_thresholds_19_ce0;
wire   [13:0] threshs_m_thresholds_19_q0;
wire   [4:0] threshs_m_thresholds_18_address0;
reg    threshs_m_thresholds_18_ce0;
wire   [13:0] threshs_m_thresholds_18_q0;
wire   [4:0] threshs_m_thresholds_16_address0;
reg    threshs_m_thresholds_16_ce0;
wire   [13:0] threshs_m_thresholds_16_q0;
wire   [4:0] threshs_m_thresholds_15_address0;
reg    threshs_m_thresholds_15_ce0;
wire   [13:0] threshs_m_thresholds_15_q0;
wire   [4:0] threshs_m_thresholds_14_address0;
reg    threshs_m_thresholds_14_ce0;
wire   [13:0] threshs_m_thresholds_14_q0;
wire   [4:0] threshs_m_thresholds_13_address0;
reg    threshs_m_thresholds_13_ce0;
wire   [13:0] threshs_m_thresholds_13_q0;
wire   [4:0] threshs_m_thresholds_12_address0;
reg    threshs_m_thresholds_12_ce0;
wire   [13:0] threshs_m_thresholds_12_q0;
wire   [4:0] threshs_m_thresholds_11_address0;
reg    threshs_m_thresholds_11_ce0;
wire   [13:0] threshs_m_thresholds_11_q0;
wire   [4:0] threshs_m_thresholds_10_address0;
reg    threshs_m_thresholds_10_ce0;
wire   [13:0] threshs_m_thresholds_10_q0;
wire   [4:0] threshs_m_thresholds_9_address0;
reg    threshs_m_thresholds_9_ce0;
wire   [13:0] threshs_m_thresholds_9_q0;
wire   [4:0] threshs_m_thresholds_8_address0;
reg    threshs_m_thresholds_8_ce0;
wire   [13:0] threshs_m_thresholds_8_q0;
wire   [4:0] threshs_m_thresholds_7_address0;
reg    threshs_m_thresholds_7_ce0;
wire   [13:0] threshs_m_thresholds_7_q0;
wire   [4:0] threshs_m_thresholds_5_address0;
reg    threshs_m_thresholds_5_ce0;
wire   [13:0] threshs_m_thresholds_5_q0;
wire   [4:0] threshs_m_thresholds_4_address0;
reg    threshs_m_thresholds_4_ce0;
wire   [13:0] threshs_m_thresholds_4_q0;
wire   [4:0] threshs_m_thresholds_3_address0;
reg    threshs_m_thresholds_3_ce0;
wire   [13:0] threshs_m_thresholds_3_q0;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln248_fu_1174_p2;
wire   [0:0] icmp_ln252_fu_1189_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] icmp_ln289_reg_3536;
reg    weight_V_V_TDATA_blk_n;
reg   [8:0] i_0_reg_1118;
reg    ap_predicate_op56_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
wire   [8:0] i_fu_1180_p2;
wire   [5:0] inElem_V_1_fu_1244_p16;
wire   [5:0] inputBuf_0_V_fu_1278_p1;
wire   [3:0] trunc_ln321_fu_1282_p1;
wire   [5:0] tmp_V_3_fu_1359_p1;
reg  signed [5:0] tmp_V_3_reg_3526;
wire   [0:0] icmp_ln271_fu_1363_p2;
reg   [0:0] icmp_ln271_reg_3531;
wire   [0:0] icmp_ln289_fu_1375_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire   [5:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_1129;
reg  signed [5:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_1129;
wire   [63:0] zext_ln142_fu_1389_p1;
reg   [14:0] accu_V_0_0_0_fu_212;
wire   [14:0] add_ln700_61_fu_1508_p2;
reg   [31:0] sf_1_fu_216;
wire   [31:0] sf_fu_1369_p2;
reg   [5:0] inputBuf_13_V_fu_220;
reg   [5:0] inputBuf_13_V_1_fu_224;
reg   [5:0] inputBuf_13_V_2_fu_228;
reg   [5:0] inputBuf_13_V_3_fu_232;
reg   [5:0] inputBuf_13_V_4_fu_236;
reg   [5:0] inputBuf_13_V_5_fu_240;
reg   [5:0] inputBuf_13_V_6_fu_244;
reg   [5:0] inputBuf_13_V_7_fu_248;
reg   [5:0] inputBuf_13_V_8_fu_252;
reg   [5:0] inputBuf_13_V_9_fu_256;
reg   [5:0] inputBuf_13_V_10_fu_260;
reg   [5:0] inputBuf_13_V_11_fu_264;
reg   [5:0] inputBuf_13_V_12_fu_268;
reg   [5:0] inputBuf_13_V_13_fu_272;
reg   [31:0] nf_assign_fu_276;
wire   [31:0] nf_1_fu_1468_p3;
reg    ap_block_pp0_stage0_01001;
wire   [3:0] inElem_V_1_fu_1244_p15;
wire   [31:0] nf_fu_1456_p2;
wire   [0:0] icmp_ln301_fu_1462_p2;
wire  signed [11:0] ret_V_fu_1498_p2;
wire   [14:0] select_ln271_fu_1484_p3;
wire  signed [14:0] sext_ln700_fu_1504_p1;
wire  signed [14:0] sext_ln142_fu_1519_p1;
wire   [0:0] icmp_ln899_fu_1523_p2;
wire   [0:0] xor_ln899_fu_1529_p2;
wire  signed [14:0] sext_ln142_1_fu_1539_p1;
wire   [0:0] icmp_ln899_1_fu_1543_p2;
wire   [0:0] xor_ln899_1_fu_1549_p2;
wire  signed [14:0] sext_ln142_2_fu_1559_p1;
wire   [0:0] icmp_ln899_2_fu_1563_p2;
wire   [0:0] xor_ln899_2_fu_1569_p2;
wire  signed [14:0] sext_ln142_3_fu_1579_p1;
wire   [0:0] icmp_ln899_3_fu_1583_p2;
wire   [0:0] xor_ln899_3_fu_1589_p2;
wire  signed [14:0] sext_ln142_4_fu_1599_p1;
wire   [0:0] icmp_ln899_4_fu_1603_p2;
wire   [0:0] xor_ln899_4_fu_1609_p2;
wire  signed [14:0] sext_ln142_5_fu_1619_p1;
wire   [0:0] icmp_ln899_5_fu_1623_p2;
wire   [0:0] xor_ln899_5_fu_1629_p2;
wire  signed [14:0] sext_ln142_6_fu_1639_p1;
wire   [0:0] icmp_ln899_6_fu_1643_p2;
wire   [0:0] xor_ln899_6_fu_1649_p2;
wire  signed [14:0] sext_ln142_7_fu_1659_p1;
wire   [0:0] icmp_ln899_7_fu_1663_p2;
wire   [0:0] xor_ln899_7_fu_1669_p2;
wire  signed [14:0] sext_ln142_8_fu_1679_p1;
wire   [0:0] icmp_ln899_8_fu_1683_p2;
wire   [0:0] xor_ln899_8_fu_1689_p2;
wire  signed [14:0] sext_ln142_9_fu_1699_p1;
wire   [0:0] icmp_ln899_9_fu_1703_p2;
wire   [0:0] xor_ln899_9_fu_1709_p2;
wire  signed [14:0] sext_ln142_10_fu_1719_p1;
wire   [0:0] icmp_ln899_10_fu_1723_p2;
wire   [0:0] xor_ln899_10_fu_1729_p2;
wire  signed [14:0] sext_ln142_11_fu_1739_p1;
wire   [0:0] icmp_ln899_11_fu_1743_p2;
wire   [0:0] xor_ln899_11_fu_1749_p2;
wire  signed [14:0] sext_ln142_12_fu_1759_p1;
wire   [0:0] icmp_ln899_12_fu_1763_p2;
wire   [0:0] xor_ln899_12_fu_1769_p2;
wire  signed [14:0] sext_ln142_13_fu_1779_p1;
wire   [0:0] icmp_ln899_13_fu_1783_p2;
wire   [0:0] xor_ln899_13_fu_1789_p2;
wire  signed [14:0] sext_ln142_14_fu_1799_p1;
wire   [0:0] icmp_ln899_14_fu_1803_p2;
wire   [0:0] xor_ln899_14_fu_1809_p2;
wire  signed [14:0] sext_ln142_15_fu_1819_p1;
wire   [0:0] icmp_ln899_15_fu_1823_p2;
wire   [0:0] xor_ln899_15_fu_1829_p2;
wire  signed [14:0] sext_ln142_16_fu_1839_p1;
wire   [0:0] icmp_ln899_16_fu_1843_p2;
wire   [0:0] xor_ln899_16_fu_1849_p2;
wire  signed [14:0] sext_ln142_17_fu_1859_p1;
wire   [0:0] icmp_ln899_17_fu_1863_p2;
wire   [0:0] xor_ln899_17_fu_1869_p2;
wire  signed [14:0] sext_ln142_18_fu_1879_p1;
wire   [0:0] icmp_ln899_18_fu_1883_p2;
wire   [0:0] xor_ln899_18_fu_1889_p2;
wire  signed [14:0] sext_ln142_19_fu_1899_p1;
wire   [0:0] icmp_ln899_19_fu_1903_p2;
wire   [0:0] xor_ln899_19_fu_1909_p2;
wire  signed [14:0] sext_ln142_20_fu_1919_p1;
wire   [0:0] icmp_ln899_20_fu_1923_p2;
wire   [0:0] xor_ln899_20_fu_1929_p2;
wire  signed [14:0] sext_ln142_21_fu_1939_p1;
wire   [0:0] icmp_ln899_21_fu_1943_p2;
wire   [0:0] xor_ln899_21_fu_1949_p2;
wire  signed [14:0] sext_ln142_22_fu_1959_p1;
wire   [0:0] icmp_ln899_22_fu_1963_p2;
wire   [0:0] xor_ln899_22_fu_1969_p2;
wire  signed [14:0] sext_ln142_23_fu_1979_p1;
wire   [0:0] icmp_ln899_23_fu_1983_p2;
wire   [0:0] xor_ln899_23_fu_1989_p2;
wire  signed [14:0] sext_ln142_24_fu_1999_p1;
wire   [0:0] icmp_ln899_24_fu_2003_p2;
wire   [0:0] xor_ln899_24_fu_2009_p2;
wire  signed [14:0] sext_ln142_25_fu_2019_p1;
wire   [0:0] icmp_ln899_25_fu_2023_p2;
wire   [0:0] xor_ln899_25_fu_2029_p2;
wire  signed [14:0] sext_ln142_26_fu_2039_p1;
wire   [0:0] icmp_ln899_26_fu_2043_p2;
wire   [0:0] xor_ln899_26_fu_2049_p2;
wire  signed [14:0] sext_ln142_27_fu_2059_p1;
wire   [0:0] icmp_ln899_27_fu_2063_p2;
wire   [0:0] xor_ln899_27_fu_2069_p2;
wire  signed [14:0] sext_ln142_28_fu_2079_p1;
wire   [0:0] icmp_ln899_28_fu_2083_p2;
wire   [0:0] xor_ln899_28_fu_2089_p2;
wire  signed [14:0] sext_ln142_29_fu_2099_p1;
wire   [0:0] icmp_ln899_29_fu_2103_p2;
wire   [0:0] xor_ln899_29_fu_2109_p2;
wire  signed [14:0] sext_ln142_30_fu_2119_p1;
wire   [0:0] icmp_ln899_30_fu_2123_p2;
wire   [0:0] xor_ln899_30_fu_2129_p2;
wire  signed [14:0] sext_ln142_31_fu_2139_p1;
wire   [0:0] icmp_ln899_31_fu_2143_p2;
wire   [0:0] xor_ln899_31_fu_2149_p2;
wire  signed [14:0] sext_ln142_32_fu_2159_p1;
wire   [0:0] icmp_ln899_32_fu_2163_p2;
wire   [0:0] xor_ln899_32_fu_2169_p2;
wire  signed [14:0] sext_ln142_33_fu_2179_p1;
wire   [0:0] icmp_ln899_33_fu_2183_p2;
wire   [0:0] xor_ln899_33_fu_2189_p2;
wire  signed [14:0] sext_ln142_34_fu_2199_p1;
wire   [0:0] icmp_ln899_34_fu_2203_p2;
wire   [0:0] xor_ln899_34_fu_2209_p2;
wire  signed [14:0] sext_ln142_35_fu_2219_p1;
wire   [0:0] icmp_ln899_35_fu_2223_p2;
wire   [0:0] xor_ln899_35_fu_2229_p2;
wire  signed [14:0] sext_ln142_36_fu_2239_p1;
wire   [0:0] icmp_ln899_36_fu_2243_p2;
wire   [0:0] xor_ln899_36_fu_2249_p2;
wire  signed [14:0] sext_ln142_37_fu_2259_p1;
wire   [0:0] icmp_ln899_37_fu_2263_p2;
wire   [0:0] xor_ln899_37_fu_2269_p2;
wire  signed [14:0] sext_ln142_38_fu_2279_p1;
wire   [0:0] icmp_ln899_38_fu_2283_p2;
wire   [0:0] xor_ln899_38_fu_2289_p2;
wire  signed [14:0] sext_ln142_39_fu_2299_p1;
wire   [0:0] icmp_ln899_39_fu_2303_p2;
wire   [0:0] xor_ln899_39_fu_2309_p2;
wire  signed [14:0] sext_ln142_40_fu_2319_p1;
wire   [0:0] icmp_ln899_40_fu_2323_p2;
wire   [0:0] xor_ln899_40_fu_2329_p2;
wire  signed [14:0] sext_ln142_41_fu_2339_p1;
wire   [0:0] icmp_ln899_41_fu_2343_p2;
wire   [0:0] xor_ln899_41_fu_2349_p2;
wire  signed [14:0] sext_ln142_42_fu_2359_p1;
wire   [0:0] icmp_ln899_42_fu_2363_p2;
wire   [0:0] xor_ln899_42_fu_2369_p2;
wire  signed [14:0] sext_ln142_43_fu_2379_p1;
wire   [0:0] icmp_ln899_43_fu_2383_p2;
wire   [0:0] xor_ln899_43_fu_2389_p2;
wire  signed [14:0] sext_ln142_44_fu_2399_p1;
wire   [0:0] icmp_ln899_44_fu_2403_p2;
wire   [0:0] xor_ln899_44_fu_2409_p2;
wire  signed [14:0] sext_ln142_45_fu_2419_p1;
wire   [0:0] icmp_ln899_45_fu_2423_p2;
wire   [0:0] xor_ln899_45_fu_2429_p2;
wire  signed [14:0] sext_ln142_46_fu_2439_p1;
wire   [0:0] icmp_ln899_46_fu_2443_p2;
wire   [0:0] xor_ln899_46_fu_2449_p2;
wire  signed [14:0] sext_ln142_47_fu_2459_p1;
wire   [0:0] icmp_ln899_47_fu_2463_p2;
wire   [0:0] xor_ln899_47_fu_2469_p2;
wire  signed [14:0] sext_ln142_48_fu_2479_p1;
wire   [0:0] icmp_ln899_48_fu_2483_p2;
wire   [0:0] xor_ln899_48_fu_2489_p2;
wire  signed [14:0] sext_ln142_49_fu_2499_p1;
wire   [0:0] icmp_ln899_49_fu_2503_p2;
wire   [0:0] xor_ln899_49_fu_2509_p2;
wire  signed [14:0] sext_ln142_50_fu_2519_p1;
wire   [0:0] icmp_ln899_50_fu_2523_p2;
wire   [0:0] xor_ln899_50_fu_2529_p2;
wire  signed [14:0] sext_ln142_51_fu_2539_p1;
wire   [0:0] icmp_ln899_51_fu_2543_p2;
wire   [0:0] xor_ln899_51_fu_2549_p2;
wire  signed [14:0] sext_ln142_52_fu_2559_p1;
wire   [0:0] icmp_ln899_52_fu_2563_p2;
wire   [0:0] xor_ln899_52_fu_2569_p2;
wire  signed [14:0] sext_ln142_53_fu_2579_p1;
wire   [0:0] icmp_ln899_53_fu_2583_p2;
wire   [0:0] xor_ln899_53_fu_2589_p2;
wire  signed [14:0] sext_ln142_54_fu_2599_p1;
wire   [0:0] icmp_ln899_54_fu_2603_p2;
wire   [0:0] xor_ln899_54_fu_2609_p2;
wire  signed [14:0] sext_ln142_55_fu_2619_p1;
wire   [0:0] icmp_ln899_55_fu_2623_p2;
wire   [0:0] xor_ln899_55_fu_2629_p2;
wire  signed [14:0] sext_ln142_56_fu_2639_p1;
wire   [0:0] icmp_ln899_56_fu_2643_p2;
wire   [0:0] xor_ln899_56_fu_2649_p2;
wire  signed [14:0] sext_ln142_57_fu_2659_p1;
wire   [0:0] icmp_ln899_57_fu_2663_p2;
wire   [0:0] xor_ln899_57_fu_2669_p2;
wire  signed [14:0] sext_ln142_58_fu_2679_p1;
wire   [0:0] icmp_ln899_58_fu_2683_p2;
wire   [0:0] xor_ln899_58_fu_2689_p2;
wire  signed [14:0] sext_ln142_59_fu_2699_p1;
wire   [0:0] icmp_ln899_59_fu_2703_p2;
wire   [0:0] xor_ln899_59_fu_2709_p2;
wire  signed [14:0] sext_ln142_60_fu_2719_p1;
wire   [0:0] icmp_ln899_60_fu_2723_p2;
wire   [0:0] xor_ln899_60_fu_2729_p2;
wire  signed [14:0] sext_ln142_61_fu_2739_p1;
wire   [0:0] icmp_ln899_61_fu_2743_p2;
wire   [0:0] xor_ln899_61_fu_2749_p2;
wire  signed [14:0] sext_ln142_62_fu_2759_p1;
wire   [0:0] icmp_ln899_62_fu_2763_p2;
wire   [0:0] xor_ln899_62_fu_2769_p2;
wire   [1:0] zext_ln142_2_fu_1555_p1;
wire   [1:0] zext_ln142_3_fu_1575_p1;
wire   [1:0] add_ln700_fu_2779_p2;
wire   [1:0] zext_ln142_1_fu_1535_p1;
wire   [1:0] add_ln700_1_fu_2785_p2;
wire   [1:0] zext_ln142_4_fu_1595_p1;
wire   [1:0] zext_ln142_5_fu_1615_p1;
wire   [1:0] add_ln700_2_fu_2795_p2;
wire   [1:0] zext_ln142_6_fu_1635_p1;
wire   [1:0] zext_ln142_7_fu_1655_p1;
wire   [1:0] add_ln700_3_fu_2805_p2;
wire   [2:0] zext_ln700_3_fu_2811_p1;
wire   [2:0] zext_ln700_2_fu_2801_p1;
wire   [2:0] add_ln700_4_fu_2815_p2;
wire   [2:0] zext_ln700_1_fu_2791_p1;
wire   [2:0] add_ln700_5_fu_2821_p2;
wire   [1:0] zext_ln142_8_fu_1675_p1;
wire   [1:0] zext_ln142_9_fu_1695_p1;
wire   [1:0] add_ln700_6_fu_2831_p2;
wire   [1:0] zext_ln142_10_fu_1715_p1;
wire   [1:0] zext_ln142_11_fu_1735_p1;
wire   [1:0] add_ln700_7_fu_2841_p2;
wire   [2:0] zext_ln700_6_fu_2847_p1;
wire   [2:0] zext_ln700_5_fu_2837_p1;
wire   [2:0] add_ln700_8_fu_2851_p2;
wire   [1:0] zext_ln142_12_fu_1755_p1;
wire   [1:0] zext_ln142_13_fu_1775_p1;
wire   [1:0] add_ln700_9_fu_2861_p2;
wire   [1:0] zext_ln142_14_fu_1795_p1;
wire   [1:0] zext_ln142_15_fu_1815_p1;
wire   [1:0] add_ln700_10_fu_2871_p2;
wire   [2:0] zext_ln700_9_fu_2877_p1;
wire   [2:0] zext_ln700_8_fu_2867_p1;
wire   [2:0] add_ln700_11_fu_2881_p2;
wire   [3:0] zext_ln700_10_fu_2887_p1;
wire   [3:0] zext_ln700_7_fu_2857_p1;
wire   [3:0] add_ln700_12_fu_2891_p2;
wire   [3:0] zext_ln700_4_fu_2827_p1;
wire   [3:0] add_ln700_13_fu_2897_p2;
wire   [1:0] zext_ln142_16_fu_1835_p1;
wire   [1:0] zext_ln142_17_fu_1855_p1;
wire   [1:0] add_ln700_14_fu_2907_p2;
wire   [1:0] zext_ln142_18_fu_1875_p1;
wire   [1:0] zext_ln142_19_fu_1895_p1;
wire   [1:0] add_ln700_15_fu_2917_p2;
wire   [2:0] zext_ln700_13_fu_2923_p1;
wire   [2:0] zext_ln700_12_fu_2913_p1;
wire   [2:0] add_ln700_16_fu_2927_p2;
wire   [1:0] zext_ln142_20_fu_1915_p1;
wire   [1:0] zext_ln142_21_fu_1935_p1;
wire   [1:0] add_ln700_17_fu_2937_p2;
wire   [1:0] zext_ln142_22_fu_1955_p1;
wire   [1:0] zext_ln142_23_fu_1975_p1;
wire   [1:0] add_ln700_18_fu_2947_p2;
wire   [2:0] zext_ln700_16_fu_2953_p1;
wire   [2:0] zext_ln700_15_fu_2943_p1;
wire   [2:0] add_ln700_19_fu_2957_p2;
wire   [3:0] zext_ln700_17_fu_2963_p1;
wire   [3:0] zext_ln700_14_fu_2933_p1;
wire   [3:0] add_ln700_20_fu_2967_p2;
wire   [1:0] zext_ln142_24_fu_1995_p1;
wire   [1:0] zext_ln142_25_fu_2015_p1;
wire   [1:0] add_ln700_21_fu_2977_p2;
wire   [1:0] zext_ln142_26_fu_2035_p1;
wire   [1:0] zext_ln142_27_fu_2055_p1;
wire   [1:0] add_ln700_22_fu_2987_p2;
wire   [2:0] zext_ln700_20_fu_2993_p1;
wire   [2:0] zext_ln700_19_fu_2983_p1;
wire   [2:0] add_ln700_23_fu_2997_p2;
wire   [1:0] zext_ln142_28_fu_2075_p1;
wire   [1:0] zext_ln142_29_fu_2095_p1;
wire   [1:0] add_ln700_24_fu_3007_p2;
wire   [1:0] zext_ln142_30_fu_2115_p1;
wire   [1:0] zext_ln142_31_fu_2135_p1;
wire   [1:0] add_ln700_25_fu_3017_p2;
wire   [2:0] zext_ln700_23_fu_3023_p1;
wire   [2:0] zext_ln700_22_fu_3013_p1;
wire   [2:0] add_ln700_26_fu_3027_p2;
wire   [3:0] zext_ln700_24_fu_3033_p1;
wire   [3:0] zext_ln700_21_fu_3003_p1;
wire   [3:0] add_ln700_27_fu_3037_p2;
wire   [4:0] zext_ln700_25_fu_3043_p1;
wire   [4:0] zext_ln700_18_fu_2973_p1;
wire   [4:0] add_ln700_28_fu_3047_p2;
wire   [4:0] zext_ln700_11_fu_2903_p1;
wire   [4:0] add_ln700_29_fu_3053_p2;
wire   [1:0] zext_ln142_32_fu_2155_p1;
wire   [1:0] zext_ln142_33_fu_2175_p1;
wire   [1:0] add_ln700_30_fu_3063_p2;
wire   [1:0] zext_ln142_34_fu_2195_p1;
wire   [1:0] zext_ln142_35_fu_2215_p1;
wire   [1:0] add_ln700_31_fu_3073_p2;
wire   [2:0] zext_ln700_28_fu_3079_p1;
wire   [2:0] zext_ln700_27_fu_3069_p1;
wire   [2:0] add_ln700_32_fu_3083_p2;
wire   [1:0] zext_ln142_36_fu_2235_p1;
wire   [1:0] zext_ln142_37_fu_2255_p1;
wire   [1:0] add_ln700_33_fu_3093_p2;
wire   [1:0] zext_ln142_38_fu_2275_p1;
wire   [1:0] zext_ln142_39_fu_2295_p1;
wire   [1:0] add_ln700_34_fu_3103_p2;
wire   [2:0] zext_ln700_31_fu_3109_p1;
wire   [2:0] zext_ln700_30_fu_3099_p1;
wire   [2:0] add_ln700_35_fu_3113_p2;
wire   [3:0] zext_ln700_32_fu_3119_p1;
wire   [3:0] zext_ln700_29_fu_3089_p1;
wire   [3:0] add_ln700_36_fu_3123_p2;
wire   [1:0] zext_ln142_40_fu_2315_p1;
wire   [1:0] zext_ln142_41_fu_2335_p1;
wire   [1:0] add_ln700_37_fu_3133_p2;
wire   [1:0] zext_ln142_42_fu_2355_p1;
wire   [1:0] zext_ln142_43_fu_2375_p1;
wire   [1:0] add_ln700_38_fu_3143_p2;
wire   [2:0] zext_ln700_35_fu_3149_p1;
wire   [2:0] zext_ln700_34_fu_3139_p1;
wire   [2:0] add_ln700_39_fu_3153_p2;
wire   [1:0] zext_ln142_44_fu_2395_p1;
wire   [1:0] zext_ln142_45_fu_2415_p1;
wire   [1:0] add_ln700_40_fu_3163_p2;
wire   [1:0] zext_ln142_46_fu_2435_p1;
wire   [1:0] zext_ln142_47_fu_2455_p1;
wire   [1:0] add_ln700_41_fu_3173_p2;
wire   [2:0] zext_ln700_38_fu_3179_p1;
wire   [2:0] zext_ln700_37_fu_3169_p1;
wire   [2:0] add_ln700_42_fu_3183_p2;
wire   [3:0] zext_ln700_39_fu_3189_p1;
wire   [3:0] zext_ln700_36_fu_3159_p1;
wire   [3:0] add_ln700_43_fu_3193_p2;
wire   [4:0] zext_ln700_40_fu_3199_p1;
wire   [4:0] zext_ln700_33_fu_3129_p1;
wire   [4:0] add_ln700_44_fu_3203_p2;
wire   [1:0] zext_ln142_48_fu_2475_p1;
wire   [1:0] zext_ln142_49_fu_2495_p1;
wire   [1:0] add_ln700_45_fu_3213_p2;
wire   [1:0] zext_ln142_50_fu_2515_p1;
wire   [1:0] zext_ln142_51_fu_2535_p1;
wire   [1:0] add_ln700_46_fu_3223_p2;
wire   [2:0] zext_ln700_43_fu_3229_p1;
wire   [2:0] zext_ln700_42_fu_3219_p1;
wire   [2:0] add_ln700_47_fu_3233_p2;
wire   [1:0] zext_ln142_52_fu_2555_p1;
wire   [1:0] zext_ln142_53_fu_2575_p1;
wire   [1:0] add_ln700_48_fu_3243_p2;
wire   [1:0] zext_ln142_54_fu_2595_p1;
wire   [1:0] zext_ln142_55_fu_2615_p1;
wire   [1:0] add_ln700_49_fu_3253_p2;
wire   [2:0] zext_ln700_46_fu_3259_p1;
wire   [2:0] zext_ln700_45_fu_3249_p1;
wire   [2:0] add_ln700_50_fu_3263_p2;
wire   [3:0] zext_ln700_47_fu_3269_p1;
wire   [3:0] zext_ln700_44_fu_3239_p1;
wire   [3:0] add_ln700_51_fu_3273_p2;
wire   [1:0] zext_ln142_56_fu_2635_p1;
wire   [1:0] zext_ln142_57_fu_2655_p1;
wire   [1:0] add_ln700_52_fu_3283_p2;
wire   [1:0] zext_ln142_58_fu_2675_p1;
wire   [1:0] zext_ln142_59_fu_2695_p1;
wire   [1:0] add_ln700_53_fu_3293_p2;
wire   [2:0] zext_ln700_50_fu_3299_p1;
wire   [2:0] zext_ln700_49_fu_3289_p1;
wire   [2:0] add_ln700_54_fu_3303_p2;
wire   [1:0] zext_ln142_60_fu_2715_p1;
wire   [1:0] zext_ln142_61_fu_2735_p1;
wire   [1:0] add_ln700_55_fu_3313_p2;
wire   [1:0] zext_ln142_62_fu_2755_p1;
wire   [1:0] zext_ln700_fu_2775_p1;
wire   [1:0] add_ln700_56_fu_3323_p2;
wire   [2:0] zext_ln700_53_fu_3329_p1;
wire   [2:0] zext_ln700_52_fu_3319_p1;
wire   [2:0] add_ln700_57_fu_3333_p2;
wire   [3:0] zext_ln700_54_fu_3339_p1;
wire   [3:0] zext_ln700_51_fu_3309_p1;
wire   [3:0] add_ln700_58_fu_3343_p2;
wire   [4:0] zext_ln700_55_fu_3349_p1;
wire   [4:0] zext_ln700_48_fu_3279_p1;
wire   [4:0] add_ln700_59_fu_3353_p2;
wire   [5:0] zext_ln700_56_fu_3359_p1;
wire   [5:0] zext_ln700_41_fu_3209_p1;
wire   [5:0] add_ln700_60_fu_3363_p2;
wire   [5:0] zext_ln700_26_fu_3059_p1;
wire   [5:0] tmp_V_fu_3369_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_62 #(
    .DataWidth( 13 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_62_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_62_address0),
    .ce0(threshs_m_thresholds_62_ce0),
    .q0(threshs_m_thresholds_62_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_61 #(
    .DataWidth( 13 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_61_address0),
    .ce0(threshs_m_thresholds_61_ce0),
    .q0(threshs_m_thresholds_61_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_50 #(
    .DataWidth( 13 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_50_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_50_address0),
    .ce0(threshs_m_thresholds_50_ce0),
    .q0(threshs_m_thresholds_50_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_39 #(
    .DataWidth( 13 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_39_address0),
    .ce0(threshs_m_thresholds_39_ce0),
    .q0(threshs_m_thresholds_39_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_28 #(
    .DataWidth( 13 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_28_address0),
    .ce0(threshs_m_thresholds_28_ce0),
    .q0(threshs_m_thresholds_28_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_17 #(
    .DataWidth( 13 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_17_address0),
    .ce0(threshs_m_thresholds_17_ce0),
    .q0(threshs_m_thresholds_17_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_6 #(
    .DataWidth( 13 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_6_address0),
    .ce0(threshs_m_thresholds_6_ce0),
    .q0(threshs_m_thresholds_6_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_2 #(
    .DataWidth( 13 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_2_address0),
    .ce0(threshs_m_thresholds_2_ce0),
    .q0(threshs_m_thresholds_2_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_1 #(
    .DataWidth( 13 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_1_address0),
    .ce0(threshs_m_thresholds_1_ce0),
    .q0(threshs_m_thresholds_1_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_address0),
    .ce0(threshs_m_thresholds_ce0),
    .q0(threshs_m_thresholds_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_60 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_60_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_60_address0),
    .ce0(threshs_m_thresholds_60_ce0),
    .q0(threshs_m_thresholds_60_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_59 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_59_address0),
    .ce0(threshs_m_thresholds_59_ce0),
    .q0(threshs_m_thresholds_59_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_58 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_58_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_58_address0),
    .ce0(threshs_m_thresholds_58_ce0),
    .q0(threshs_m_thresholds_58_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_57 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_57_address0),
    .ce0(threshs_m_thresholds_57_ce0),
    .q0(threshs_m_thresholds_57_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_56 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_56_address0),
    .ce0(threshs_m_thresholds_56_ce0),
    .q0(threshs_m_thresholds_56_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_55 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_55_address0),
    .ce0(threshs_m_thresholds_55_ce0),
    .q0(threshs_m_thresholds_55_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_54 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_54_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_54_address0),
    .ce0(threshs_m_thresholds_54_ce0),
    .q0(threshs_m_thresholds_54_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_53 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_53_address0),
    .ce0(threshs_m_thresholds_53_ce0),
    .q0(threshs_m_thresholds_53_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_52 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_52_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_52_address0),
    .ce0(threshs_m_thresholds_52_ce0),
    .q0(threshs_m_thresholds_52_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_51 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_51_address0),
    .ce0(threshs_m_thresholds_51_ce0),
    .q0(threshs_m_thresholds_51_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_49 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_49_address0),
    .ce0(threshs_m_thresholds_49_ce0),
    .q0(threshs_m_thresholds_49_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_48 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_48_address0),
    .ce0(threshs_m_thresholds_48_ce0),
    .q0(threshs_m_thresholds_48_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_47 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_47_address0),
    .ce0(threshs_m_thresholds_47_ce0),
    .q0(threshs_m_thresholds_47_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_46 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_46_address0),
    .ce0(threshs_m_thresholds_46_ce0),
    .q0(threshs_m_thresholds_46_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_45 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_45_address0),
    .ce0(threshs_m_thresholds_45_ce0),
    .q0(threshs_m_thresholds_45_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_44 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_44_address0),
    .ce0(threshs_m_thresholds_44_ce0),
    .q0(threshs_m_thresholds_44_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_43 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_43_address0),
    .ce0(threshs_m_thresholds_43_ce0),
    .q0(threshs_m_thresholds_43_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_42 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_42_address0),
    .ce0(threshs_m_thresholds_42_ce0),
    .q0(threshs_m_thresholds_42_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_41 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_41_address0),
    .ce0(threshs_m_thresholds_41_ce0),
    .q0(threshs_m_thresholds_41_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_40 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_40_address0),
    .ce0(threshs_m_thresholds_40_ce0),
    .q0(threshs_m_thresholds_40_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_38 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_38_address0),
    .ce0(threshs_m_thresholds_38_ce0),
    .q0(threshs_m_thresholds_38_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_37 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_37_address0),
    .ce0(threshs_m_thresholds_37_ce0),
    .q0(threshs_m_thresholds_37_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_36 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_36_address0),
    .ce0(threshs_m_thresholds_36_ce0),
    .q0(threshs_m_thresholds_36_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_35 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_35_address0),
    .ce0(threshs_m_thresholds_35_ce0),
    .q0(threshs_m_thresholds_35_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_34 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_34_address0),
    .ce0(threshs_m_thresholds_34_ce0),
    .q0(threshs_m_thresholds_34_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_33 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_33_address0),
    .ce0(threshs_m_thresholds_33_ce0),
    .q0(threshs_m_thresholds_33_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_32 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_32_address0),
    .ce0(threshs_m_thresholds_32_ce0),
    .q0(threshs_m_thresholds_32_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_31 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_31_address0),
    .ce0(threshs_m_thresholds_31_ce0),
    .q0(threshs_m_thresholds_31_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_30 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_30_address0),
    .ce0(threshs_m_thresholds_30_ce0),
    .q0(threshs_m_thresholds_30_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_29 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_29_address0),
    .ce0(threshs_m_thresholds_29_ce0),
    .q0(threshs_m_thresholds_29_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_27 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_27_address0),
    .ce0(threshs_m_thresholds_27_ce0),
    .q0(threshs_m_thresholds_27_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_26 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_26_address0),
    .ce0(threshs_m_thresholds_26_ce0),
    .q0(threshs_m_thresholds_26_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_25 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_25_address0),
    .ce0(threshs_m_thresholds_25_ce0),
    .q0(threshs_m_thresholds_25_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_24 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_24_address0),
    .ce0(threshs_m_thresholds_24_ce0),
    .q0(threshs_m_thresholds_24_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_23 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_23_address0),
    .ce0(threshs_m_thresholds_23_ce0),
    .q0(threshs_m_thresholds_23_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_22 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_22_address0),
    .ce0(threshs_m_thresholds_22_ce0),
    .q0(threshs_m_thresholds_22_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_21 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_21_address0),
    .ce0(threshs_m_thresholds_21_ce0),
    .q0(threshs_m_thresholds_21_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_20 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_20_address0),
    .ce0(threshs_m_thresholds_20_ce0),
    .q0(threshs_m_thresholds_20_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_19 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_19_address0),
    .ce0(threshs_m_thresholds_19_ce0),
    .q0(threshs_m_thresholds_19_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_18 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_18_address0),
    .ce0(threshs_m_thresholds_18_ce0),
    .q0(threshs_m_thresholds_18_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_16 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_16_address0),
    .ce0(threshs_m_thresholds_16_ce0),
    .q0(threshs_m_thresholds_16_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_15 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_15_address0),
    .ce0(threshs_m_thresholds_15_ce0),
    .q0(threshs_m_thresholds_15_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_14 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_14_address0),
    .ce0(threshs_m_thresholds_14_ce0),
    .q0(threshs_m_thresholds_14_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_13 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_13_address0),
    .ce0(threshs_m_thresholds_13_ce0),
    .q0(threshs_m_thresholds_13_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_12 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_12_address0),
    .ce0(threshs_m_thresholds_12_ce0),
    .q0(threshs_m_thresholds_12_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_11 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_11_address0),
    .ce0(threshs_m_thresholds_11_ce0),
    .q0(threshs_m_thresholds_11_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_10 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_10_address0),
    .ce0(threshs_m_thresholds_10_ce0),
    .q0(threshs_m_thresholds_10_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_9 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_9_address0),
    .ce0(threshs_m_thresholds_9_ce0),
    .q0(threshs_m_thresholds_9_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_8 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_8_address0),
    .ce0(threshs_m_thresholds_8_ce0),
    .q0(threshs_m_thresholds_8_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_7 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_7_address0),
    .ce0(threshs_m_thresholds_7_ce0),
    .q0(threshs_m_thresholds_7_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_5 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_5_address0),
    .ce0(threshs_m_thresholds_5_ce0),
    .q0(threshs_m_thresholds_5_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_4 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_4_address0),
    .ce0(threshs_m_thresholds_4_ce0),
    .q0(threshs_m_thresholds_4_q0)
);

StreamingFCLayer_Batch_0_Matrix_Vector_Activa_threshs_m_thresholds_3 #(
    .DataWidth( 14 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
threshs_m_thresholds_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_3_address0),
    .ce0(threshs_m_thresholds_3_ce0),
    .q0(threshs_m_thresholds_3_q0)
);

StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_mux_144_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .din3_WIDTH( 6 ),
    .din4_WIDTH( 6 ),
    .din5_WIDTH( 6 ),
    .din6_WIDTH( 6 ),
    .din7_WIDTH( 6 ),
    .din8_WIDTH( 6 ),
    .din9_WIDTH( 6 ),
    .din10_WIDTH( 6 ),
    .din11_WIDTH( 6 ),
    .din12_WIDTH( 6 ),
    .din13_WIDTH( 6 ),
    .din14_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
StreamingFCLayer_Batch_0_mux_144_6_1_1_U1(
    .din0(inputBuf_13_V_fu_220),
    .din1(inputBuf_13_V_1_fu_224),
    .din2(inputBuf_13_V_2_fu_228),
    .din3(inputBuf_13_V_3_fu_232),
    .din4(inputBuf_13_V_4_fu_236),
    .din5(inputBuf_13_V_5_fu_240),
    .din6(inputBuf_13_V_6_fu_244),
    .din7(inputBuf_13_V_7_fu_248),
    .din8(inputBuf_13_V_8_fu_252),
    .din9(inputBuf_13_V_9_fu_256),
    .din10(inputBuf_13_V_10_fu_260),
    .din11(inputBuf_13_V_11_fu_264),
    .din12(inputBuf_13_V_12_fu_268),
    .din13(inputBuf_13_V_13_fu_272),
    .din14(inElem_V_1_fu_1244_p15),
    .dout(inElem_V_1_fu_1244_p16)
);

StreamingFCLayer_Batch_0_StreamingFCLayer_Batch_0_mul_6s_6s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
StreamingFCLayer_Batch_0_mul_6s_6s_12_1_1_U2(
    .din0(ap_phi_reg_pp0_iter1_p_Val2_s_reg_1129),
    .din1(tmp_V_3_reg_3526),
    .dout(ret_V_fu_1498_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd0) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_1129 <= inElem_V_1_fu_1244_p16;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((trunc_ln321_fu_1282_p1 == 4'd14) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0)) | ((trunc_ln321_fu_1282_p1 == 4'd15) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0))) | ((trunc_ln321_fu_1282_p1 == 4'd13) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0)))) | ((trunc_ln321_fu_1282_p1 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((trunc_ln321_fu_1282_p1 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_1129 <= inputBuf_0_V_fu_1278_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_1129 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_1129;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_1118 <= i_fu_1180_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1118 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1375_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nf_assign_fu_276 <= nf_1_fu_1468_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_276 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1375_p2 == 1'd0) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_1_fu_216 <= sf_fu_1369_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_fu_1375_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_216 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_V_0_0_0_fu_212 <= add_ln700_61_fu_1508_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1174_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln271_reg_3531 <= icmp_ln271_fu_1363_p2;
        icmp_ln289_reg_3536 <= icmp_ln289_fu_1375_p2;
        tmp_V_3_reg_3526 <= tmp_V_3_fu_1359_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_10_fu_260 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_11_fu_264 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_12_fu_268 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((trunc_ln321_fu_1282_p1 == 4'd14) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0)) | ((trunc_ln321_fu_1282_p1 == 4'd15) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0))) | ((trunc_ln321_fu_1282_p1 == 4'd13) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0))))) begin
        inputBuf_13_V_13_fu_272 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_1_fu_224 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_2_fu_228 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_3_fu_232 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_4_fu_236 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_5_fu_240 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_6_fu_244 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_7_fu_248 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_8_fu_252 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_9_fu_256 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln321_fu_1282_p1 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inputBuf_13_V_fu_220 <= inputBuf_0_V_fu_1278_p1;
    end
end

always @ (*) begin
    if ((icmp_ln248_fu_1174_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op56_read_state2 == 1'b1))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln289_reg_3536 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln289_reg_3536 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_10_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_11_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_12_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_13_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_14_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_15_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_16_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_17_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_18_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_19_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_20_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_21_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_22_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_23_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_24_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_25_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_26_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_27_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_28_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_29_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_2_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_30_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_31_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_32_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_33_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_34_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_35_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_36_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_37_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_38_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_39_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_3_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_40_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_41_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_42_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_43_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_44_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_45_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_46_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_47_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_48_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_49_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_4_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_50_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_51_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_52_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_53_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_54_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_55_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_56_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_57_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_58_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_59_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_5_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_60_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_61_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_62_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_6_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_7_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_8_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_9_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshs_m_thresholds_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln248_fu_1174_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TDATA_blk_n = weight_V_V_TVALID;
    end else begin
        weight_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln248_fu_1174_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        weight_V_V_TREADY = 1'b1;
    end else begin
        weight_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln248_fu_1174_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln248_fu_1174_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_10_fu_2871_p2 = (zext_ln142_14_fu_1795_p1 + zext_ln142_15_fu_1815_p1);

assign add_ln700_11_fu_2881_p2 = (zext_ln700_9_fu_2877_p1 + zext_ln700_8_fu_2867_p1);

assign add_ln700_12_fu_2891_p2 = (zext_ln700_10_fu_2887_p1 + zext_ln700_7_fu_2857_p1);

assign add_ln700_13_fu_2897_p2 = (add_ln700_12_fu_2891_p2 + zext_ln700_4_fu_2827_p1);

assign add_ln700_14_fu_2907_p2 = (zext_ln142_16_fu_1835_p1 + zext_ln142_17_fu_1855_p1);

assign add_ln700_15_fu_2917_p2 = (zext_ln142_18_fu_1875_p1 + zext_ln142_19_fu_1895_p1);

assign add_ln700_16_fu_2927_p2 = (zext_ln700_13_fu_2923_p1 + zext_ln700_12_fu_2913_p1);

assign add_ln700_17_fu_2937_p2 = (zext_ln142_20_fu_1915_p1 + zext_ln142_21_fu_1935_p1);

assign add_ln700_18_fu_2947_p2 = (zext_ln142_22_fu_1955_p1 + zext_ln142_23_fu_1975_p1);

assign add_ln700_19_fu_2957_p2 = (zext_ln700_16_fu_2953_p1 + zext_ln700_15_fu_2943_p1);

assign add_ln700_1_fu_2785_p2 = (add_ln700_fu_2779_p2 + zext_ln142_1_fu_1535_p1);

assign add_ln700_20_fu_2967_p2 = (zext_ln700_17_fu_2963_p1 + zext_ln700_14_fu_2933_p1);

assign add_ln700_21_fu_2977_p2 = (zext_ln142_24_fu_1995_p1 + zext_ln142_25_fu_2015_p1);

assign add_ln700_22_fu_2987_p2 = (zext_ln142_26_fu_2035_p1 + zext_ln142_27_fu_2055_p1);

assign add_ln700_23_fu_2997_p2 = (zext_ln700_20_fu_2993_p1 + zext_ln700_19_fu_2983_p1);

assign add_ln700_24_fu_3007_p2 = (zext_ln142_28_fu_2075_p1 + zext_ln142_29_fu_2095_p1);

assign add_ln700_25_fu_3017_p2 = (zext_ln142_30_fu_2115_p1 + zext_ln142_31_fu_2135_p1);

assign add_ln700_26_fu_3027_p2 = (zext_ln700_23_fu_3023_p1 + zext_ln700_22_fu_3013_p1);

assign add_ln700_27_fu_3037_p2 = (zext_ln700_24_fu_3033_p1 + zext_ln700_21_fu_3003_p1);

assign add_ln700_28_fu_3047_p2 = (zext_ln700_25_fu_3043_p1 + zext_ln700_18_fu_2973_p1);

assign add_ln700_29_fu_3053_p2 = (add_ln700_28_fu_3047_p2 + zext_ln700_11_fu_2903_p1);

assign add_ln700_2_fu_2795_p2 = (zext_ln142_4_fu_1595_p1 + zext_ln142_5_fu_1615_p1);

assign add_ln700_30_fu_3063_p2 = (zext_ln142_32_fu_2155_p1 + zext_ln142_33_fu_2175_p1);

assign add_ln700_31_fu_3073_p2 = (zext_ln142_34_fu_2195_p1 + zext_ln142_35_fu_2215_p1);

assign add_ln700_32_fu_3083_p2 = (zext_ln700_28_fu_3079_p1 + zext_ln700_27_fu_3069_p1);

assign add_ln700_33_fu_3093_p2 = (zext_ln142_36_fu_2235_p1 + zext_ln142_37_fu_2255_p1);

assign add_ln700_34_fu_3103_p2 = (zext_ln142_38_fu_2275_p1 + zext_ln142_39_fu_2295_p1);

assign add_ln700_35_fu_3113_p2 = (zext_ln700_31_fu_3109_p1 + zext_ln700_30_fu_3099_p1);

assign add_ln700_36_fu_3123_p2 = (zext_ln700_32_fu_3119_p1 + zext_ln700_29_fu_3089_p1);

assign add_ln700_37_fu_3133_p2 = (zext_ln142_40_fu_2315_p1 + zext_ln142_41_fu_2335_p1);

assign add_ln700_38_fu_3143_p2 = (zext_ln142_42_fu_2355_p1 + zext_ln142_43_fu_2375_p1);

assign add_ln700_39_fu_3153_p2 = (zext_ln700_35_fu_3149_p1 + zext_ln700_34_fu_3139_p1);

assign add_ln700_3_fu_2805_p2 = (zext_ln142_6_fu_1635_p1 + zext_ln142_7_fu_1655_p1);

assign add_ln700_40_fu_3163_p2 = (zext_ln142_44_fu_2395_p1 + zext_ln142_45_fu_2415_p1);

assign add_ln700_41_fu_3173_p2 = (zext_ln142_46_fu_2435_p1 + zext_ln142_47_fu_2455_p1);

assign add_ln700_42_fu_3183_p2 = (zext_ln700_38_fu_3179_p1 + zext_ln700_37_fu_3169_p1);

assign add_ln700_43_fu_3193_p2 = (zext_ln700_39_fu_3189_p1 + zext_ln700_36_fu_3159_p1);

assign add_ln700_44_fu_3203_p2 = (zext_ln700_40_fu_3199_p1 + zext_ln700_33_fu_3129_p1);

assign add_ln700_45_fu_3213_p2 = (zext_ln142_48_fu_2475_p1 + zext_ln142_49_fu_2495_p1);

assign add_ln700_46_fu_3223_p2 = (zext_ln142_50_fu_2515_p1 + zext_ln142_51_fu_2535_p1);

assign add_ln700_47_fu_3233_p2 = (zext_ln700_43_fu_3229_p1 + zext_ln700_42_fu_3219_p1);

assign add_ln700_48_fu_3243_p2 = (zext_ln142_52_fu_2555_p1 + zext_ln142_53_fu_2575_p1);

assign add_ln700_49_fu_3253_p2 = (zext_ln142_54_fu_2595_p1 + zext_ln142_55_fu_2615_p1);

assign add_ln700_4_fu_2815_p2 = (zext_ln700_3_fu_2811_p1 + zext_ln700_2_fu_2801_p1);

assign add_ln700_50_fu_3263_p2 = (zext_ln700_46_fu_3259_p1 + zext_ln700_45_fu_3249_p1);

assign add_ln700_51_fu_3273_p2 = (zext_ln700_47_fu_3269_p1 + zext_ln700_44_fu_3239_p1);

assign add_ln700_52_fu_3283_p2 = (zext_ln142_56_fu_2635_p1 + zext_ln142_57_fu_2655_p1);

assign add_ln700_53_fu_3293_p2 = (zext_ln142_58_fu_2675_p1 + zext_ln142_59_fu_2695_p1);

assign add_ln700_54_fu_3303_p2 = (zext_ln700_50_fu_3299_p1 + zext_ln700_49_fu_3289_p1);

assign add_ln700_55_fu_3313_p2 = (zext_ln142_60_fu_2715_p1 + zext_ln142_61_fu_2735_p1);

assign add_ln700_56_fu_3323_p2 = (zext_ln142_62_fu_2755_p1 + zext_ln700_fu_2775_p1);

assign add_ln700_57_fu_3333_p2 = (zext_ln700_53_fu_3329_p1 + zext_ln700_52_fu_3319_p1);

assign add_ln700_58_fu_3343_p2 = (zext_ln700_54_fu_3339_p1 + zext_ln700_51_fu_3309_p1);

assign add_ln700_59_fu_3353_p2 = (zext_ln700_55_fu_3349_p1 + zext_ln700_48_fu_3279_p1);

assign add_ln700_5_fu_2821_p2 = (add_ln700_4_fu_2815_p2 + zext_ln700_1_fu_2791_p1);

assign add_ln700_60_fu_3363_p2 = (zext_ln700_56_fu_3359_p1 + zext_ln700_41_fu_3209_p1);

assign add_ln700_61_fu_1508_p2 = ($signed(select_ln271_fu_1484_p3) + $signed(sext_ln700_fu_1504_p1));

assign add_ln700_6_fu_2831_p2 = (zext_ln142_8_fu_1675_p1 + zext_ln142_9_fu_1695_p1);

assign add_ln700_7_fu_2841_p2 = (zext_ln142_10_fu_1715_p1 + zext_ln142_11_fu_1735_p1);

assign add_ln700_8_fu_2851_p2 = (zext_ln700_6_fu_2847_p1 + zext_ln700_5_fu_2837_p1);

assign add_ln700_9_fu_2861_p2 = (zext_ln142_12_fu_1755_p1 + zext_ln142_13_fu_1775_p1);

assign add_ln700_fu_2779_p2 = (zext_ln142_2_fu_1555_p1 + zext_ln142_3_fu_1575_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op56_read_state2 == 1'b1)) | ((icmp_ln248_fu_1174_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op56_read_state2 == 1'b1)) | ((icmp_ln248_fu_1174_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_io)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_V_V_TVALID == 1'b0) & (ap_predicate_op56_read_state2 == 1'b1)) | ((icmp_ln248_fu_1174_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (((in_V_V_TVALID == 1'b0) & (ap_predicate_op56_read_state2 == 1'b1)) | ((icmp_ln248_fu_1174_p2 == 1'd0) & (weight_V_V_TVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln289_reg_3536 == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_1129 = 'bx;

always @ (*) begin
    ap_predicate_op56_read_state2 = ((icmp_ln252_fu_1189_p2 == 1'd1) & (icmp_ln248_fu_1174_p2 == 1'd0));
end

assign i_fu_1180_p2 = (i_0_reg_1118 + 9'd1);

assign icmp_ln248_fu_1174_p2 = ((i_0_reg_1118 == 9'd434) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_1189_p2 = ((nf_assign_fu_276 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1363_p2 = ((sf_1_fu_216 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_1375_p2 = ((sf_fu_1369_p2 == 32'd14) ? 1'b1 : 1'b0);

assign icmp_ln301_fu_1462_p2 = ((nf_fu_1456_p2 == 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln899_10_fu_1723_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_10_fu_1719_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_11_fu_1743_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_11_fu_1739_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_12_fu_1763_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_12_fu_1759_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_13_fu_1783_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_13_fu_1779_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_14_fu_1803_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_14_fu_1799_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_15_fu_1823_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_15_fu_1819_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_16_fu_1843_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_16_fu_1839_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_17_fu_1863_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_17_fu_1859_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_18_fu_1883_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_18_fu_1879_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_19_fu_1903_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_19_fu_1899_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_1543_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_1_fu_1539_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_20_fu_1923_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_20_fu_1919_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_21_fu_1943_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_21_fu_1939_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_22_fu_1963_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_22_fu_1959_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_23_fu_1983_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_23_fu_1979_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_24_fu_2003_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_24_fu_1999_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_25_fu_2023_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_25_fu_2019_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_26_fu_2043_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_26_fu_2039_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_27_fu_2063_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_27_fu_2059_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_28_fu_2083_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_28_fu_2079_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_29_fu_2103_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_29_fu_2099_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_1563_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_2_fu_1559_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_30_fu_2123_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_30_fu_2119_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_31_fu_2143_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_31_fu_2139_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_32_fu_2163_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_32_fu_2159_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_33_fu_2183_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_33_fu_2179_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_34_fu_2203_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_34_fu_2199_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_35_fu_2223_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_35_fu_2219_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_36_fu_2243_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_36_fu_2239_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_37_fu_2263_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_37_fu_2259_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_38_fu_2283_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_38_fu_2279_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_39_fu_2303_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_39_fu_2299_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_3_fu_1583_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_3_fu_1579_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_40_fu_2323_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_40_fu_2319_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_41_fu_2343_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_41_fu_2339_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_42_fu_2363_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_42_fu_2359_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_43_fu_2383_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_43_fu_2379_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_44_fu_2403_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_44_fu_2399_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_45_fu_2423_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_45_fu_2419_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_46_fu_2443_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_46_fu_2439_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_47_fu_2463_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_47_fu_2459_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_48_fu_2483_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_48_fu_2479_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_49_fu_2503_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_49_fu_2499_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_4_fu_1603_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_4_fu_1599_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_50_fu_2523_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_50_fu_2519_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_51_fu_2543_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_51_fu_2539_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_52_fu_2563_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_52_fu_2559_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_53_fu_2583_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_53_fu_2579_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_54_fu_2603_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_54_fu_2599_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_55_fu_2623_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_55_fu_2619_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_56_fu_2643_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_56_fu_2639_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_57_fu_2663_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_57_fu_2659_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_58_fu_2683_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_58_fu_2679_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_59_fu_2703_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_59_fu_2699_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_5_fu_1623_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_5_fu_1619_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_60_fu_2723_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_60_fu_2719_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_61_fu_2743_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_61_fu_2739_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_62_fu_2763_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_62_fu_2759_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_6_fu_1643_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_6_fu_1639_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_7_fu_1663_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_7_fu_1659_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_8_fu_1683_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_8_fu_1679_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_9_fu_1703_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_9_fu_1699_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_1523_p2 = (($signed(add_ln700_61_fu_1508_p2) < $signed(sext_ln142_fu_1519_p1)) ? 1'b1 : 1'b0);

assign inElem_V_1_fu_1244_p15 = sf_1_fu_216[3:0];

assign inputBuf_0_V_fu_1278_p1 = in_V_V_TDATA[5:0];

assign nf_1_fu_1468_p3 = ((icmp_ln301_fu_1462_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_1456_p2);

assign nf_fu_1456_p2 = (nf_assign_fu_276 + 32'd1);

assign out_V_V_TDATA = tmp_V_fu_3369_p2;

assign select_ln271_fu_1484_p3 = ((icmp_ln271_reg_3531[0:0] === 1'b1) ? 15'd0 : accu_V_0_0_0_fu_212);

assign sext_ln142_10_fu_1719_p1 = $signed(threshs_m_thresholds_60_q0);

assign sext_ln142_11_fu_1739_p1 = $signed(threshs_m_thresholds_59_q0);

assign sext_ln142_12_fu_1759_p1 = $signed(threshs_m_thresholds_58_q0);

assign sext_ln142_13_fu_1779_p1 = $signed(threshs_m_thresholds_57_q0);

assign sext_ln142_14_fu_1799_p1 = $signed(threshs_m_thresholds_56_q0);

assign sext_ln142_15_fu_1819_p1 = $signed(threshs_m_thresholds_55_q0);

assign sext_ln142_16_fu_1839_p1 = $signed(threshs_m_thresholds_54_q0);

assign sext_ln142_17_fu_1859_p1 = $signed(threshs_m_thresholds_53_q0);

assign sext_ln142_18_fu_1879_p1 = $signed(threshs_m_thresholds_52_q0);

assign sext_ln142_19_fu_1899_p1 = $signed(threshs_m_thresholds_51_q0);

assign sext_ln142_1_fu_1539_p1 = $signed(threshs_m_thresholds_61_q0);

assign sext_ln142_20_fu_1919_p1 = $signed(threshs_m_thresholds_49_q0);

assign sext_ln142_21_fu_1939_p1 = $signed(threshs_m_thresholds_48_q0);

assign sext_ln142_22_fu_1959_p1 = $signed(threshs_m_thresholds_47_q0);

assign sext_ln142_23_fu_1979_p1 = $signed(threshs_m_thresholds_46_q0);

assign sext_ln142_24_fu_1999_p1 = $signed(threshs_m_thresholds_45_q0);

assign sext_ln142_25_fu_2019_p1 = $signed(threshs_m_thresholds_44_q0);

assign sext_ln142_26_fu_2039_p1 = $signed(threshs_m_thresholds_43_q0);

assign sext_ln142_27_fu_2059_p1 = $signed(threshs_m_thresholds_42_q0);

assign sext_ln142_28_fu_2079_p1 = $signed(threshs_m_thresholds_41_q0);

assign sext_ln142_29_fu_2099_p1 = $signed(threshs_m_thresholds_40_q0);

assign sext_ln142_2_fu_1559_p1 = $signed(threshs_m_thresholds_50_q0);

assign sext_ln142_30_fu_2119_p1 = $signed(threshs_m_thresholds_38_q0);

assign sext_ln142_31_fu_2139_p1 = $signed(threshs_m_thresholds_37_q0);

assign sext_ln142_32_fu_2159_p1 = $signed(threshs_m_thresholds_36_q0);

assign sext_ln142_33_fu_2179_p1 = $signed(threshs_m_thresholds_35_q0);

assign sext_ln142_34_fu_2199_p1 = $signed(threshs_m_thresholds_34_q0);

assign sext_ln142_35_fu_2219_p1 = $signed(threshs_m_thresholds_33_q0);

assign sext_ln142_36_fu_2239_p1 = $signed(threshs_m_thresholds_32_q0);

assign sext_ln142_37_fu_2259_p1 = $signed(threshs_m_thresholds_31_q0);

assign sext_ln142_38_fu_2279_p1 = $signed(threshs_m_thresholds_30_q0);

assign sext_ln142_39_fu_2299_p1 = $signed(threshs_m_thresholds_29_q0);

assign sext_ln142_3_fu_1579_p1 = $signed(threshs_m_thresholds_39_q0);

assign sext_ln142_40_fu_2319_p1 = $signed(threshs_m_thresholds_27_q0);

assign sext_ln142_41_fu_2339_p1 = $signed(threshs_m_thresholds_26_q0);

assign sext_ln142_42_fu_2359_p1 = $signed(threshs_m_thresholds_25_q0);

assign sext_ln142_43_fu_2379_p1 = $signed(threshs_m_thresholds_24_q0);

assign sext_ln142_44_fu_2399_p1 = $signed(threshs_m_thresholds_23_q0);

assign sext_ln142_45_fu_2419_p1 = $signed(threshs_m_thresholds_22_q0);

assign sext_ln142_46_fu_2439_p1 = $signed(threshs_m_thresholds_21_q0);

assign sext_ln142_47_fu_2459_p1 = $signed(threshs_m_thresholds_20_q0);

assign sext_ln142_48_fu_2479_p1 = $signed(threshs_m_thresholds_19_q0);

assign sext_ln142_49_fu_2499_p1 = $signed(threshs_m_thresholds_18_q0);

assign sext_ln142_4_fu_1599_p1 = $signed(threshs_m_thresholds_28_q0);

assign sext_ln142_50_fu_2519_p1 = $signed(threshs_m_thresholds_16_q0);

assign sext_ln142_51_fu_2539_p1 = $signed(threshs_m_thresholds_15_q0);

assign sext_ln142_52_fu_2559_p1 = $signed(threshs_m_thresholds_14_q0);

assign sext_ln142_53_fu_2579_p1 = $signed(threshs_m_thresholds_13_q0);

assign sext_ln142_54_fu_2599_p1 = $signed(threshs_m_thresholds_12_q0);

assign sext_ln142_55_fu_2619_p1 = $signed(threshs_m_thresholds_11_q0);

assign sext_ln142_56_fu_2639_p1 = $signed(threshs_m_thresholds_10_q0);

assign sext_ln142_57_fu_2659_p1 = $signed(threshs_m_thresholds_9_q0);

assign sext_ln142_58_fu_2679_p1 = $signed(threshs_m_thresholds_8_q0);

assign sext_ln142_59_fu_2699_p1 = $signed(threshs_m_thresholds_7_q0);

assign sext_ln142_5_fu_1619_p1 = $signed(threshs_m_thresholds_17_q0);

assign sext_ln142_60_fu_2719_p1 = $signed(threshs_m_thresholds_5_q0);

assign sext_ln142_61_fu_2739_p1 = $signed(threshs_m_thresholds_4_q0);

assign sext_ln142_62_fu_2759_p1 = $signed(threshs_m_thresholds_3_q0);

assign sext_ln142_6_fu_1639_p1 = $signed(threshs_m_thresholds_6_q0);

assign sext_ln142_7_fu_1659_p1 = $signed(threshs_m_thresholds_2_q0);

assign sext_ln142_8_fu_1679_p1 = $signed(threshs_m_thresholds_1_q0);

assign sext_ln142_9_fu_1699_p1 = $signed(threshs_m_thresholds_q0);

assign sext_ln142_fu_1519_p1 = $signed(threshs_m_thresholds_62_q0);

assign sext_ln700_fu_1504_p1 = ret_V_fu_1498_p2;

assign sf_fu_1369_p2 = (32'd1 + sf_1_fu_216);

assign threshs_m_thresholds_10_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_11_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_12_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_13_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_14_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_15_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_16_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_17_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_18_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_19_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_1_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_20_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_21_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_22_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_23_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_24_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_25_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_26_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_27_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_28_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_29_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_2_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_30_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_31_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_32_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_33_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_34_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_35_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_36_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_37_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_38_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_39_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_3_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_40_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_41_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_42_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_43_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_44_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_45_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_46_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_47_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_48_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_49_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_4_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_50_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_51_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_52_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_53_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_54_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_55_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_56_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_57_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_58_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_59_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_5_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_60_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_61_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_62_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_6_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_7_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_8_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_9_address0 = zext_ln142_fu_1389_p1;

assign threshs_m_thresholds_address0 = zext_ln142_fu_1389_p1;

assign tmp_V_3_fu_1359_p1 = weight_V_V_TDATA[5:0];

assign tmp_V_fu_3369_p2 = (add_ln700_60_fu_3363_p2 + zext_ln700_26_fu_3059_p1);

assign trunc_ln321_fu_1282_p1 = sf_1_fu_216[3:0];

assign xor_ln899_10_fu_1729_p2 = (icmp_ln899_10_fu_1723_p2 ^ 1'd1);

assign xor_ln899_11_fu_1749_p2 = (icmp_ln899_11_fu_1743_p2 ^ 1'd1);

assign xor_ln899_12_fu_1769_p2 = (icmp_ln899_12_fu_1763_p2 ^ 1'd1);

assign xor_ln899_13_fu_1789_p2 = (icmp_ln899_13_fu_1783_p2 ^ 1'd1);

assign xor_ln899_14_fu_1809_p2 = (icmp_ln899_14_fu_1803_p2 ^ 1'd1);

assign xor_ln899_15_fu_1829_p2 = (icmp_ln899_15_fu_1823_p2 ^ 1'd1);

assign xor_ln899_16_fu_1849_p2 = (icmp_ln899_16_fu_1843_p2 ^ 1'd1);

assign xor_ln899_17_fu_1869_p2 = (icmp_ln899_17_fu_1863_p2 ^ 1'd1);

assign xor_ln899_18_fu_1889_p2 = (icmp_ln899_18_fu_1883_p2 ^ 1'd1);

assign xor_ln899_19_fu_1909_p2 = (icmp_ln899_19_fu_1903_p2 ^ 1'd1);

assign xor_ln899_1_fu_1549_p2 = (icmp_ln899_1_fu_1543_p2 ^ 1'd1);

assign xor_ln899_20_fu_1929_p2 = (icmp_ln899_20_fu_1923_p2 ^ 1'd1);

assign xor_ln899_21_fu_1949_p2 = (icmp_ln899_21_fu_1943_p2 ^ 1'd1);

assign xor_ln899_22_fu_1969_p2 = (icmp_ln899_22_fu_1963_p2 ^ 1'd1);

assign xor_ln899_23_fu_1989_p2 = (icmp_ln899_23_fu_1983_p2 ^ 1'd1);

assign xor_ln899_24_fu_2009_p2 = (icmp_ln899_24_fu_2003_p2 ^ 1'd1);

assign xor_ln899_25_fu_2029_p2 = (icmp_ln899_25_fu_2023_p2 ^ 1'd1);

assign xor_ln899_26_fu_2049_p2 = (icmp_ln899_26_fu_2043_p2 ^ 1'd1);

assign xor_ln899_27_fu_2069_p2 = (icmp_ln899_27_fu_2063_p2 ^ 1'd1);

assign xor_ln899_28_fu_2089_p2 = (icmp_ln899_28_fu_2083_p2 ^ 1'd1);

assign xor_ln899_29_fu_2109_p2 = (icmp_ln899_29_fu_2103_p2 ^ 1'd1);

assign xor_ln899_2_fu_1569_p2 = (icmp_ln899_2_fu_1563_p2 ^ 1'd1);

assign xor_ln899_30_fu_2129_p2 = (icmp_ln899_30_fu_2123_p2 ^ 1'd1);

assign xor_ln899_31_fu_2149_p2 = (icmp_ln899_31_fu_2143_p2 ^ 1'd1);

assign xor_ln899_32_fu_2169_p2 = (icmp_ln899_32_fu_2163_p2 ^ 1'd1);

assign xor_ln899_33_fu_2189_p2 = (icmp_ln899_33_fu_2183_p2 ^ 1'd1);

assign xor_ln899_34_fu_2209_p2 = (icmp_ln899_34_fu_2203_p2 ^ 1'd1);

assign xor_ln899_35_fu_2229_p2 = (icmp_ln899_35_fu_2223_p2 ^ 1'd1);

assign xor_ln899_36_fu_2249_p2 = (icmp_ln899_36_fu_2243_p2 ^ 1'd1);

assign xor_ln899_37_fu_2269_p2 = (icmp_ln899_37_fu_2263_p2 ^ 1'd1);

assign xor_ln899_38_fu_2289_p2 = (icmp_ln899_38_fu_2283_p2 ^ 1'd1);

assign xor_ln899_39_fu_2309_p2 = (icmp_ln899_39_fu_2303_p2 ^ 1'd1);

assign xor_ln899_3_fu_1589_p2 = (icmp_ln899_3_fu_1583_p2 ^ 1'd1);

assign xor_ln899_40_fu_2329_p2 = (icmp_ln899_40_fu_2323_p2 ^ 1'd1);

assign xor_ln899_41_fu_2349_p2 = (icmp_ln899_41_fu_2343_p2 ^ 1'd1);

assign xor_ln899_42_fu_2369_p2 = (icmp_ln899_42_fu_2363_p2 ^ 1'd1);

assign xor_ln899_43_fu_2389_p2 = (icmp_ln899_43_fu_2383_p2 ^ 1'd1);

assign xor_ln899_44_fu_2409_p2 = (icmp_ln899_44_fu_2403_p2 ^ 1'd1);

assign xor_ln899_45_fu_2429_p2 = (icmp_ln899_45_fu_2423_p2 ^ 1'd1);

assign xor_ln899_46_fu_2449_p2 = (icmp_ln899_46_fu_2443_p2 ^ 1'd1);

assign xor_ln899_47_fu_2469_p2 = (icmp_ln899_47_fu_2463_p2 ^ 1'd1);

assign xor_ln899_48_fu_2489_p2 = (icmp_ln899_48_fu_2483_p2 ^ 1'd1);

assign xor_ln899_49_fu_2509_p2 = (icmp_ln899_49_fu_2503_p2 ^ 1'd1);

assign xor_ln899_4_fu_1609_p2 = (icmp_ln899_4_fu_1603_p2 ^ 1'd1);

assign xor_ln899_50_fu_2529_p2 = (icmp_ln899_50_fu_2523_p2 ^ 1'd1);

assign xor_ln899_51_fu_2549_p2 = (icmp_ln899_51_fu_2543_p2 ^ 1'd1);

assign xor_ln899_52_fu_2569_p2 = (icmp_ln899_52_fu_2563_p2 ^ 1'd1);

assign xor_ln899_53_fu_2589_p2 = (icmp_ln899_53_fu_2583_p2 ^ 1'd1);

assign xor_ln899_54_fu_2609_p2 = (icmp_ln899_54_fu_2603_p2 ^ 1'd1);

assign xor_ln899_55_fu_2629_p2 = (icmp_ln899_55_fu_2623_p2 ^ 1'd1);

assign xor_ln899_56_fu_2649_p2 = (icmp_ln899_56_fu_2643_p2 ^ 1'd1);

assign xor_ln899_57_fu_2669_p2 = (icmp_ln899_57_fu_2663_p2 ^ 1'd1);

assign xor_ln899_58_fu_2689_p2 = (icmp_ln899_58_fu_2683_p2 ^ 1'd1);

assign xor_ln899_59_fu_2709_p2 = (icmp_ln899_59_fu_2703_p2 ^ 1'd1);

assign xor_ln899_5_fu_1629_p2 = (icmp_ln899_5_fu_1623_p2 ^ 1'd1);

assign xor_ln899_60_fu_2729_p2 = (icmp_ln899_60_fu_2723_p2 ^ 1'd1);

assign xor_ln899_61_fu_2749_p2 = (icmp_ln899_61_fu_2743_p2 ^ 1'd1);

assign xor_ln899_62_fu_2769_p2 = (icmp_ln899_62_fu_2763_p2 ^ 1'd1);

assign xor_ln899_6_fu_1649_p2 = (icmp_ln899_6_fu_1643_p2 ^ 1'd1);

assign xor_ln899_7_fu_1669_p2 = (icmp_ln899_7_fu_1663_p2 ^ 1'd1);

assign xor_ln899_8_fu_1689_p2 = (icmp_ln899_8_fu_1683_p2 ^ 1'd1);

assign xor_ln899_9_fu_1709_p2 = (icmp_ln899_9_fu_1703_p2 ^ 1'd1);

assign xor_ln899_fu_1529_p2 = (icmp_ln899_fu_1523_p2 ^ 1'd1);

assign zext_ln142_10_fu_1715_p1 = xor_ln899_9_fu_1709_p2;

assign zext_ln142_11_fu_1735_p1 = xor_ln899_10_fu_1729_p2;

assign zext_ln142_12_fu_1755_p1 = xor_ln899_11_fu_1749_p2;

assign zext_ln142_13_fu_1775_p1 = xor_ln899_12_fu_1769_p2;

assign zext_ln142_14_fu_1795_p1 = xor_ln899_13_fu_1789_p2;

assign zext_ln142_15_fu_1815_p1 = xor_ln899_14_fu_1809_p2;

assign zext_ln142_16_fu_1835_p1 = xor_ln899_15_fu_1829_p2;

assign zext_ln142_17_fu_1855_p1 = xor_ln899_16_fu_1849_p2;

assign zext_ln142_18_fu_1875_p1 = xor_ln899_17_fu_1869_p2;

assign zext_ln142_19_fu_1895_p1 = xor_ln899_18_fu_1889_p2;

assign zext_ln142_1_fu_1535_p1 = xor_ln899_fu_1529_p2;

assign zext_ln142_20_fu_1915_p1 = xor_ln899_19_fu_1909_p2;

assign zext_ln142_21_fu_1935_p1 = xor_ln899_20_fu_1929_p2;

assign zext_ln142_22_fu_1955_p1 = xor_ln899_21_fu_1949_p2;

assign zext_ln142_23_fu_1975_p1 = xor_ln899_22_fu_1969_p2;

assign zext_ln142_24_fu_1995_p1 = xor_ln899_23_fu_1989_p2;

assign zext_ln142_25_fu_2015_p1 = xor_ln899_24_fu_2009_p2;

assign zext_ln142_26_fu_2035_p1 = xor_ln899_25_fu_2029_p2;

assign zext_ln142_27_fu_2055_p1 = xor_ln899_26_fu_2049_p2;

assign zext_ln142_28_fu_2075_p1 = xor_ln899_27_fu_2069_p2;

assign zext_ln142_29_fu_2095_p1 = xor_ln899_28_fu_2089_p2;

assign zext_ln142_2_fu_1555_p1 = xor_ln899_1_fu_1549_p2;

assign zext_ln142_30_fu_2115_p1 = xor_ln899_29_fu_2109_p2;

assign zext_ln142_31_fu_2135_p1 = xor_ln899_30_fu_2129_p2;

assign zext_ln142_32_fu_2155_p1 = xor_ln899_31_fu_2149_p2;

assign zext_ln142_33_fu_2175_p1 = xor_ln899_32_fu_2169_p2;

assign zext_ln142_34_fu_2195_p1 = xor_ln899_33_fu_2189_p2;

assign zext_ln142_35_fu_2215_p1 = xor_ln899_34_fu_2209_p2;

assign zext_ln142_36_fu_2235_p1 = xor_ln899_35_fu_2229_p2;

assign zext_ln142_37_fu_2255_p1 = xor_ln899_36_fu_2249_p2;

assign zext_ln142_38_fu_2275_p1 = xor_ln899_37_fu_2269_p2;

assign zext_ln142_39_fu_2295_p1 = xor_ln899_38_fu_2289_p2;

assign zext_ln142_3_fu_1575_p1 = xor_ln899_2_fu_1569_p2;

assign zext_ln142_40_fu_2315_p1 = xor_ln899_39_fu_2309_p2;

assign zext_ln142_41_fu_2335_p1 = xor_ln899_40_fu_2329_p2;

assign zext_ln142_42_fu_2355_p1 = xor_ln899_41_fu_2349_p2;

assign zext_ln142_43_fu_2375_p1 = xor_ln899_42_fu_2369_p2;

assign zext_ln142_44_fu_2395_p1 = xor_ln899_43_fu_2389_p2;

assign zext_ln142_45_fu_2415_p1 = xor_ln899_44_fu_2409_p2;

assign zext_ln142_46_fu_2435_p1 = xor_ln899_45_fu_2429_p2;

assign zext_ln142_47_fu_2455_p1 = xor_ln899_46_fu_2449_p2;

assign zext_ln142_48_fu_2475_p1 = xor_ln899_47_fu_2469_p2;

assign zext_ln142_49_fu_2495_p1 = xor_ln899_48_fu_2489_p2;

assign zext_ln142_4_fu_1595_p1 = xor_ln899_3_fu_1589_p2;

assign zext_ln142_50_fu_2515_p1 = xor_ln899_49_fu_2509_p2;

assign zext_ln142_51_fu_2535_p1 = xor_ln899_50_fu_2529_p2;

assign zext_ln142_52_fu_2555_p1 = xor_ln899_51_fu_2549_p2;

assign zext_ln142_53_fu_2575_p1 = xor_ln899_52_fu_2569_p2;

assign zext_ln142_54_fu_2595_p1 = xor_ln899_53_fu_2589_p2;

assign zext_ln142_55_fu_2615_p1 = xor_ln899_54_fu_2609_p2;

assign zext_ln142_56_fu_2635_p1 = xor_ln899_55_fu_2629_p2;

assign zext_ln142_57_fu_2655_p1 = xor_ln899_56_fu_2649_p2;

assign zext_ln142_58_fu_2675_p1 = xor_ln899_57_fu_2669_p2;

assign zext_ln142_59_fu_2695_p1 = xor_ln899_58_fu_2689_p2;

assign zext_ln142_5_fu_1615_p1 = xor_ln899_4_fu_1609_p2;

assign zext_ln142_60_fu_2715_p1 = xor_ln899_59_fu_2709_p2;

assign zext_ln142_61_fu_2735_p1 = xor_ln899_60_fu_2729_p2;

assign zext_ln142_62_fu_2755_p1 = xor_ln899_61_fu_2749_p2;

assign zext_ln142_6_fu_1635_p1 = xor_ln899_5_fu_1629_p2;

assign zext_ln142_7_fu_1655_p1 = xor_ln899_6_fu_1649_p2;

assign zext_ln142_8_fu_1675_p1 = xor_ln899_7_fu_1669_p2;

assign zext_ln142_9_fu_1695_p1 = xor_ln899_8_fu_1689_p2;

assign zext_ln142_fu_1389_p1 = nf_assign_fu_276;

assign zext_ln700_10_fu_2887_p1 = add_ln700_11_fu_2881_p2;

assign zext_ln700_11_fu_2903_p1 = add_ln700_13_fu_2897_p2;

assign zext_ln700_12_fu_2913_p1 = add_ln700_14_fu_2907_p2;

assign zext_ln700_13_fu_2923_p1 = add_ln700_15_fu_2917_p2;

assign zext_ln700_14_fu_2933_p1 = add_ln700_16_fu_2927_p2;

assign zext_ln700_15_fu_2943_p1 = add_ln700_17_fu_2937_p2;

assign zext_ln700_16_fu_2953_p1 = add_ln700_18_fu_2947_p2;

assign zext_ln700_17_fu_2963_p1 = add_ln700_19_fu_2957_p2;

assign zext_ln700_18_fu_2973_p1 = add_ln700_20_fu_2967_p2;

assign zext_ln700_19_fu_2983_p1 = add_ln700_21_fu_2977_p2;

assign zext_ln700_1_fu_2791_p1 = add_ln700_1_fu_2785_p2;

assign zext_ln700_20_fu_2993_p1 = add_ln700_22_fu_2987_p2;

assign zext_ln700_21_fu_3003_p1 = add_ln700_23_fu_2997_p2;

assign zext_ln700_22_fu_3013_p1 = add_ln700_24_fu_3007_p2;

assign zext_ln700_23_fu_3023_p1 = add_ln700_25_fu_3017_p2;

assign zext_ln700_24_fu_3033_p1 = add_ln700_26_fu_3027_p2;

assign zext_ln700_25_fu_3043_p1 = add_ln700_27_fu_3037_p2;

assign zext_ln700_26_fu_3059_p1 = add_ln700_29_fu_3053_p2;

assign zext_ln700_27_fu_3069_p1 = add_ln700_30_fu_3063_p2;

assign zext_ln700_28_fu_3079_p1 = add_ln700_31_fu_3073_p2;

assign zext_ln700_29_fu_3089_p1 = add_ln700_32_fu_3083_p2;

assign zext_ln700_2_fu_2801_p1 = add_ln700_2_fu_2795_p2;

assign zext_ln700_30_fu_3099_p1 = add_ln700_33_fu_3093_p2;

assign zext_ln700_31_fu_3109_p1 = add_ln700_34_fu_3103_p2;

assign zext_ln700_32_fu_3119_p1 = add_ln700_35_fu_3113_p2;

assign zext_ln700_33_fu_3129_p1 = add_ln700_36_fu_3123_p2;

assign zext_ln700_34_fu_3139_p1 = add_ln700_37_fu_3133_p2;

assign zext_ln700_35_fu_3149_p1 = add_ln700_38_fu_3143_p2;

assign zext_ln700_36_fu_3159_p1 = add_ln700_39_fu_3153_p2;

assign zext_ln700_37_fu_3169_p1 = add_ln700_40_fu_3163_p2;

assign zext_ln700_38_fu_3179_p1 = add_ln700_41_fu_3173_p2;

assign zext_ln700_39_fu_3189_p1 = add_ln700_42_fu_3183_p2;

assign zext_ln700_3_fu_2811_p1 = add_ln700_3_fu_2805_p2;

assign zext_ln700_40_fu_3199_p1 = add_ln700_43_fu_3193_p2;

assign zext_ln700_41_fu_3209_p1 = add_ln700_44_fu_3203_p2;

assign zext_ln700_42_fu_3219_p1 = add_ln700_45_fu_3213_p2;

assign zext_ln700_43_fu_3229_p1 = add_ln700_46_fu_3223_p2;

assign zext_ln700_44_fu_3239_p1 = add_ln700_47_fu_3233_p2;

assign zext_ln700_45_fu_3249_p1 = add_ln700_48_fu_3243_p2;

assign zext_ln700_46_fu_3259_p1 = add_ln700_49_fu_3253_p2;

assign zext_ln700_47_fu_3269_p1 = add_ln700_50_fu_3263_p2;

assign zext_ln700_48_fu_3279_p1 = add_ln700_51_fu_3273_p2;

assign zext_ln700_49_fu_3289_p1 = add_ln700_52_fu_3283_p2;

assign zext_ln700_4_fu_2827_p1 = add_ln700_5_fu_2821_p2;

assign zext_ln700_50_fu_3299_p1 = add_ln700_53_fu_3293_p2;

assign zext_ln700_51_fu_3309_p1 = add_ln700_54_fu_3303_p2;

assign zext_ln700_52_fu_3319_p1 = add_ln700_55_fu_3313_p2;

assign zext_ln700_53_fu_3329_p1 = add_ln700_56_fu_3323_p2;

assign zext_ln700_54_fu_3339_p1 = add_ln700_57_fu_3333_p2;

assign zext_ln700_55_fu_3349_p1 = add_ln700_58_fu_3343_p2;

assign zext_ln700_56_fu_3359_p1 = add_ln700_59_fu_3353_p2;

assign zext_ln700_5_fu_2837_p1 = add_ln700_6_fu_2831_p2;

assign zext_ln700_6_fu_2847_p1 = add_ln700_7_fu_2841_p2;

assign zext_ln700_7_fu_2857_p1 = add_ln700_8_fu_2851_p2;

assign zext_ln700_8_fu_2867_p1 = add_ln700_9_fu_2861_p2;

assign zext_ln700_9_fu_2877_p1 = add_ln700_10_fu_2871_p2;

assign zext_ln700_fu_2775_p1 = xor_ln899_62_fu_2769_p2;

endmodule //StreamingFCLayer_Batch_0_Matrix_Vector_Activa
