[1] T. Ristenpart, E. Tromer, H. Shacham, and S. Savage,
“Hey, you, get off of my cloud: Exploring information
leakage in third-party compute clouds,” in Proceedings of
the 16th ACM Conference on Computer and
Communications Security, 2009.

[2] Y. Wang, A. Ferraiuolo, and G. E. Suh, “Timing channel
protection for a shared memory controller,” in 2014 IEEE
20th International Symposium on High Performance
Computer Architecture (HPCA), 2014.

[3] C. Hunger, M. Kazdagli, A. S. Rawat, A. G. Dimakis,
S. Vishwanath, and M. Tiwari, “Understanding
Contention-Based Channels and Using Them for Defense,”
in 2015 IEEE 21st International Symposium on High
Performance Computer Architecture (HPCA), 2015.

[4] A. Shafiee, A. Gundu, M. Shevgoor, R. Balasubramonian,
and M. Tiwari, “Avoiding information leakage in the
memory controller with fixed service policies,” in
Proceedings of the 48th International Symposium on
Microarchitecture, 2015.

[5] D. Page, “Partitioned cache architecture as a side-channel
defence mechanism,” 2005.

[6] J. Kong, O. Aciicmez, J. P. Seifert, and H. Zhou,
“Hardware-software integrated approaches to defend
against software cache-based side channel attacks,” in 2009
IEEE 15th International Symposium on High Performance
Computer Architecture (HPCA), 2009.

[7] Z. Wang and R. B. Lee, “New cache designs for thwarting
software cache-based side channel attacks,” in Proceedings
of the 34th Annual International Symposium on Computer
Architecture, 2007.

[8] Z. Wang and R. B. Lee, “A novel cache architecture with
enhanced performance and security,” in Proceedings of the
41st Annual IEEE/ACM International Symposium on
Microarchitecture, 2008.

[9] F. Liu and R. B. Lee, “Random fill cache architecture,” in
Proceedings of the 47th Annual IEEE/ACM International
Symposium on Microarchitecture, 2014.

[10] Y. Wang and G. E. Suh, “Efficient timing channel
protection for on-chip networks,” in Proceedings of the 2012
IEEE/ACM Siath International Symposium on
Networks-on-Chip, 2012.

[11] H. M. G. Wassel, Y. Gao, J. K. Oberg, T. Huffmire,
R. Kastner, F. T. Chong, and T. Sherwood, “Surfnoc: A
low latency and provably non-interfering approach to secure
networks-on-chip,” in Proceedings of the 40th Annual
International Symposium on Computer Architecture, 2013.

[12] A. Ferraiuolo, Y. Wang, D. Zhang, A. C. Myers, and G. E.
Suh, “Lattice priority scheduling: Low-overhead
timing-channel protection for a shared memory controller,”
in 2016 IFEE 22nd International Symposium on High
Performance Computer Architecture (HPCA), 2016.

[13] D. Sanchez and C. Kozyrakis, “Zsim: Fast and accurate
microarchitectural simulation of thousand-core systems,” in
Proceedings of the 40th Annual International Symposium
on Computer Architecture, 2013.

[14] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, “DRAMSim2:
A cycle accurate memory system simulator,” [EEE
Computer Architecture Letters, 2011.

[15] W. Zuravleff and T. Robinson, “Controller for a
synchronous dram that maximizes throughput by allowing
memory requests and commands to be issued out of order,”
May 13 1997. US Patent 5,630,096.

[16] F. Liu, Y. Yarom, Q. Ge, G. Heiser, and R. B. Lee,
“Last-level cache side-channel attacks are practical,” in 2015
IEEE Symposium on Security and Privacy (SP), 2015.

[17] C. Percival, “Cache missing for fun and profit,” in
Proceedings of BSDCan, 2005.

[18] D. J. Bernstein, “Cache-timing attacks on AES,” tech. rep.,
2005.

[19] R. Martin, J. Demme, and S. Sethumadhavan, “Timewarp:
Rethinking timekeeping and performance monitoring
mechanisms to mitigate side-channel attacks,” in
Proceedings of the 89th Annual International Symposium
on Computer Architecture, 2012.

[20] B. Saltaformaggio, D. Xu, and X. Zhang, “BusMonitor: A
hypervisor-based solution for memory bus covert channels,”
in Proceedings of 6th European Workshop on Systems
Security (EuroSec), 2013.

[21] D. Zhang, A. Askarov, and A. C. Myers, “Predictive
mitigation of timing channels in interactive systems,” in
Proceedings of the 18th ACM Conference on Computer and
Communications Security, 2011.

[22] C. W. Fletchery, L. Ren, X. Yu, M. V. Dijk, O. Khan, and
S. Devadas, “Suppressing the oblivious RAM timing channel
while making information leakage and program efficiency
trade-offs,” in 2014 IFEE 20th International Symposium on
High Performance Computer Architecture (HPCA), 2014.

[23] O. Goldreich and R. Ostrovsky, “Software protection and
simulation on oblivious RAMs,” Journal of the ACM,
vol. 43.

 

 

 