{
  "id": "CVE-2020-0574",
  "assigner": "secure@intel.com",
  "Published": "2020-03-12T20:15:14.373Z",
  "Modified": "2021-07-21T09:39:23.747Z",
  "last-modified": "2021-07-21T09:39:23.747Z",
  "summary": "Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access.",
  "access": {
    "authentication": "NONE",
    "complexity": "LOW",
    "vector": "LOCAL"
  },
  "impact": {
    "availability": "NONE",
    "confidentiality": "PARTIAL",
    "integrity": "PARTIAL"
  },
  "cvss": 3.6,
  "exploitabilityScore": 3.9,
  "impactScore": 4.9,
  "cvss-vector": "AV:L/AC:L/Au:N/C:P/I:P/A:N",
  "references": [
    "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html"
  ],
  "vulnerable_configuration": [],
  "vulnerable_product": [],
  "vendors": [],
  "products": [],
  "vulnerable_product_stems": [],
  "vulnerable_configuration_stems": [],
  "cwe": "NVD-CWE-noinfo",
  "vulnerable_configuration_cpe_2_2": []
}