self exe links to: /home/ubuntu/LAB2/apps/HS_N/hotspot3d.gpu
self exe links to: /home/ubuntu/LAB2/apps/HS_N/hotspot3d.gpu
10.0


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a4ce3fe_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file gpuwattch_gtx480.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2dfed8f4b02b3e27d54add6a6bde60e2  /home/ubuntu/LAB2/apps/HS_N/hotspot3d.gpu
Extracting PTX file and ptxas options    1: hotspot3d.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ubuntu/LAB2/apps/HS_N/hotspot3d.gpu
Running md5sum using "md5sum /home/ubuntu/LAB2/apps/HS_N/hotspot3d.gpu "
self exe links to: /home/ubuntu/LAB2/apps/HS_N/hotspot3d.gpu
Extracting specific PTX file named hotspot3d.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hotspotOpt1PfS_S_fiiifffffff : hostFun 0x0x576ebf307865, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11hotspotOpt1PfS_S_fiiifffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' : regs=32, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb14..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeafc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaec..

GPGPU-Sim PTX: cudaLaunch for 0x0x576ebf307865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x290 (hotspot3d.1.sm_30.ptx:120) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (hotspot3d.1.sm_30.ptx:160) mov.f32 %f5, %f57;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x408 (hotspot3d.1.sm_30.ptx:171) @%p7 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (hotspot3d.1.sm_30.ptx:173) add.s32 %r60, %r43, %r17;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'.
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
FLUSH L1 Cache at configuration change between kernels
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 257042
gpu_sim_insn = 104595456
gpu_ipc =     406.9197
gpu_tot_sim_cycle = 257042
gpu_tot_sim_insn = 104595456
gpu_tot_ipc =     406.9197
gpu_tot_issued_cta = 1024
gpu_occupancy = 60.3843% 
gpu_tot_occupancy = 60.3843% 
max_total_param_size = 0
gpu_stall_dramfull = 263
gpu_stall_icnt2sh    = 48
partiton_level_parallism =       1.4043
partiton_level_parallism_total  =       1.4043
partiton_level_parallism_util =       1.8189
partiton_level_parallism_util_total  =       1.8189
L2_BW  =     125.8207 GB/Sec
L2_BW_total  =     125.8207 GB/Sec
gpu_total_sim_rate=123053

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1671168
	L1I_total_cache_misses = 3242
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 807
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 167556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295250
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 622447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 53290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113881
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 807
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4460
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 777
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1667926
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3242
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3092
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1671168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 622360
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 87
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4460
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 
gpgpu_n_tot_thrd_icount = 104857600
gpgpu_n_tot_w_icount = 3276800
gpgpu_n_stall_shd_mem = 138001
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 295250
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 12582912
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 10661
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10661
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:115640	W0_Idle:26035	W0_Scoreboard:4252123	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3276800
single_issue_nums: WS0:1638400	WS1:1638400	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2362000 {8:295250,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8912896 {136:65536,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47240000 {40:1181000,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097152 {8:262144,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 809 
max_icnt2mem_latency = 627 
maxmrqlatency = 621 
max_icnt2sh_latency = 201 
averagemflatency = 200 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 35 
avg_icnt2sh_latency = 15 
mrq_lat_table:116871 	24675 	22714 	28700 	177046 	121615 	74045 	22750 	1284 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	947016 	494673 	1515 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	87 	85 	7 	304020 	32405 	19724 	4482 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	331377 	594360 	376984 	130081 	10116 	286 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	509 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        76        68        68        80        48        56       124       120       120       112        48        48        48        48        64        56 
dram[1]:        80        52        80        76        48        52       120       120       120       112        48        56        48        48        40        56 
dram[2]:        76        96        80        64        56        48       120       124       120       120        44        40        48        48        60        56 
dram[3]:        52        76        76        72        56        48       120       120       112       116        56        72        52        44        56        32 
dram[4]:        80        64        80        72        48        48       124       120       120       112        56        44        48        40        56        56 
dram[5]:        76        72        80        68        48        52       120       120       120       112        56        56        52        36        40        40 
maximum service time to same row:
dram[0]:     11352     10870     12198     12109     10412     11329     11531      9308     11562     17600     12315     12625     11997     11451     20543     20619 
dram[1]:     11750     10890     12535     12263     10117     11295     11368     11189     11586     17666     11283     11815     11988     12083     20547     20609 
dram[2]:     12056     10503     12679     12251      9548     10269     11337     10722     12153     17341     11720     10778     11709     10947     20657     20041 
dram[3]:     10675     10084     12309     11365     11162     10983     12039     10598      9975     17385     11035     10555     12255     10749     20369     20622 
dram[4]:     12401     10233     11970     11716     11202     10750     11487      9906     17234     17575     12307     10056     11653     10951     20319     20554 
dram[5]:     11296     10272     11444     12749     12375     10286     11203     11379     17444     17615     10842     10492     12411     11643     20697     20497 
average row accesses per activate:
dram[0]:  4.827372  4.862500  4.686364  4.872157  4.737654  4.817541  4.534697  4.526163  4.561533  4.689498  4.788069  5.023908  4.521158  4.739875  4.382545  4.585366 
dram[1]:  4.691321  4.925278  4.771363  5.038026  4.704755  5.008157  4.581979  5.295823  4.682539  4.979823  4.877502  4.860335  4.555805  4.954472  4.437408  4.701329 
dram[2]:  4.874608  4.651163  4.733945  4.554492  4.813187  4.523530  4.695389  4.444445  4.641199  4.604790  4.812006  5.079233  4.552906  4.440233  4.703675  4.431618 
dram[3]:  4.834891  4.595115  4.988746  4.636704  4.974858  4.732308  5.001610  4.558003  5.061224  4.570580  5.039702  4.765258  5.103853  4.502216  4.815052  4.360347 
dram[4]:  4.982344  4.718182  4.739862  4.671192  4.639035  4.739599  4.619509  4.535088  4.639098  4.546194  4.738725  4.709977  4.583710  4.468864  4.369644  4.392414 
dram[5]:  4.598962  4.791345  4.856808  4.945774  4.810493  4.918334  4.723954  4.937997  4.772622  4.795331  4.879807  4.879807  4.663094  4.720247  4.463306  4.648920 
average row locality = 589706/124929 = 4.720329
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      1344      1344      1324      1320      1256      1256      1344      1344      1300      1300      1336      1348      1388      1388      1284      1280 
dram[1]:      1344      1344      1324      1326      1254      1256      1344      1344      1302      1300      1336      1348      1388      1388      1284      1274 
dram[2]:      1344      1344      1328      1322      1256      1264      1344      1344      1304      1296      1336      1348      1388      1384      1280      1278 
dram[3]:      1344      1344      1332      1324      1252      1264      1344      1344      1304      1296      1338      1348      1388      1384      1276      1276 
dram[4]:      1344      1344      1318      1332      1256      1264      1344      1344      1300      1294      1348      1348      1388      1384      1282      1268 
dram[5]:      1344      1344      1318      1324      1254      1262      1344      1344      1302      1292      1348      1348      1388      1384      1282      1274 
total dram writes = 126940
bank skew: 1388/1252 = 1.11
chip skew: 21160/21152 = 1.00
average mf latency per bank:
dram[0]:       2258      2336      2285      2331      2347      2416      2253      2371      2279      2349      2185      2291      2122      2202      2258      2341
dram[1]:       2309      2284      2300      2205      2443      2348      2373      2263      2345      2256      2284      2205      2215      2113      2361      2273
dram[2]:       2349      2231      2292      2272      2411      2321      2378      2290      2344      2306      2261      2167      2210      2148      2322      2268
dram[3]:       2267      2327      2184      2309      2360      2443      2269      2334      2261      2369      2198      2290      2102      2194      2262      2367
dram[4]:       2221      2354      2283      2279      2334      2417      2261      2339      2277      2376      2177      2282      2150      2204      2277      2347
dram[5]:       2308      2263      2310      2213      2435      2365      2366      2242      2367      2291      2288      2209      2184      2100      2358      2252
maximum mf latency per bank:
dram[0]:        600       548       569       622       639       558       514       568       768       549       621       627       597       590       597       551
dram[1]:        567       553       534       552       514       540       724       600       515       579       567       615       563       554       673       677
dram[2]:        570       516       481       637       500       522       598       562       572       542       523       613       592       657       530       535
dram[3]:        584       809       533       537       561       528       551       578       583       563       533       621       628       655       558       615
dram[4]:        650       607       558       464       628       506       594       554       539       646       507       504       585       588       628       626
dram[5]:        538       521       524       621       605       600       619       669       619       529       679       524       591       560       629       583
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339295 n_nop=193139 n_act=20955 n_pre=20939 n_ref_event=0 n_req=98322 n_rd=87744 n_rd_L2_A=0 n_write=0 n_wr_bk=21156 bw_util=0.6419
n_activity=330521 dram_eff=0.659
bk0: 5536a 247676i bk1: 5552a 247803i bk2: 5524a 246839i bk3: 5552a 247503i bk4: 5512a 251584i bk5: 5524a 252359i bk6: 5536a 246175i bk7: 5556a 245367i bk8: 5540a 247352i bk9: 5512a 246737i bk10: 5432a 248362i bk11: 5420a 250602i bk12: 5396a 245589i bk13: 5392a 248796i bk14: 5384a 246955i bk15: 5376a 248017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786874
Row_Buffer_Locality_read = 0.830279
Row_Buffer_Locality_write = 0.426829
Bank_Level_Parallism = 4.728677
Bank_Level_Parallism_Col = 3.676719
Bank_Level_Parallism_Ready = 1.652289
write_to_read_ratio_blp_rw_average = 0.396985
GrpLevelPara = 2.558819 

BW Util details:
bwutil = 0.641919 
total_CMD = 339295 
util_bw = 217800 
Wasted_Col = 99202 
Wasted_Row = 9492 
Idle = 12801 

BW Util Bottlenecks: 
RCDc_limit = 64934 
RCDWRc_limit = 13791 
WTRc_limit = 54413 
RTWc_limit = 138245 
CCDLc_limit = 52923 
rwq = 0 
CCDLc_limit_alone = 36307 
WTRc_limit_alone = 51759 
RTWc_limit_alone = 124283 

Commands details: 
total_CMD = 339295 
n_nop = 193139 
Read = 87744 
Write = 0 
L2_Alloc = 0 
L2_WB = 21156 
n_act = 20955 
n_pre = 20939 
n_ref = 0 
n_req = 98322 
total_req = 108900 

Dual Bus Interface Util: 
issued_total_row = 41894 
issued_total_col = 108900 
Row_Bus_Util =  0.123474 
CoL_Bus_Util = 0.320960 
Either_Row_CoL_Bus_Util = 0.430764 
Issued_on_Two_Bus_Simul_Util = 0.013670 
issued_two_Eff = 0.031733 
queue_avg = 13.474328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4743
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339295 n_nop=193942 n_act=20441 n_pre=20425 n_ref_event=0 n_req=98290 n_rd=87712 n_rd_L2_A=0 n_write=0 n_wr_bk=21156 bw_util=0.6417
n_activity=330332 dram_eff=0.6591
bk0: 5544a 246508i bk1: 5524a 248130i bk2: 5536a 249227i bk3: 5564a 250478i bk4: 5508a 250097i bk5: 5512a 254785i bk6: 5532a 244023i bk7: 5540a 249296i bk8: 5544a 250090i bk9: 5520a 250691i bk10: 5424a 250702i bk11: 5416a 249168i bk12: 5388a 244428i bk13: 5400a 249236i bk14: 5384a 248511i bk15: 5376a 249741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792034
Row_Buffer_Locality_read = 0.835370
Row_Buffer_Locality_write = 0.432691
Bank_Level_Parallism = 4.681723
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.649387
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.641731 
total_CMD = 339295 
util_bw = 217736 
Wasted_Col = 98480 
Wasted_Row = 9935 
Idle = 13144 

BW Util Bottlenecks: 
RCDc_limit = 62915 
RCDWRc_limit = 14088 
WTRc_limit = 53058 
RTWc_limit = 136020 
CCDLc_limit = 53034 
rwq = 0 
CCDLc_limit_alone = 36469 
WTRc_limit_alone = 50362 
RTWc_limit_alone = 122151 

Commands details: 
total_CMD = 339295 
n_nop = 193942 
Read = 87712 
Write = 0 
L2_Alloc = 0 
L2_WB = 21156 
n_act = 20441 
n_pre = 20425 
n_ref = 0 
n_req = 98290 
total_req = 108868 

Dual Bus Interface Util: 
issued_total_row = 40866 
issued_total_col = 108868 
Row_Bus_Util =  0.120444 
CoL_Bus_Util = 0.320865 
Either_Row_CoL_Bus_Util = 0.428397 
Issued_on_Two_Bus_Simul_Util = 0.012912 
issued_two_Eff = 0.030140 
queue_avg = 13.272810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339295 n_nop=192773 n_act=21116 n_pre=21100 n_ref_event=0 n_req=98268 n_rd=87688 n_rd_L2_A=0 n_write=0 n_wr_bk=21160 bw_util=0.6416
n_activity=330340 dram_eff=0.659
bk0: 5548a 250588i bk1: 5528a 244478i bk2: 5528a 249067i bk3: 5524a 245192i bk4: 5504a 254027i bk5: 5520a 248521i bk6: 5540a 245916i bk7: 5528a 243310i bk8: 5544a 247351i bk9: 5504a 245263i bk10: 5424a 248636i bk11: 5416a 251322i bk12: 5416a 247214i bk13: 5400a 245174i bk14: 5376a 250894i bk15: 5388a 250789i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785118
Row_Buffer_Locality_read = 0.829350
Row_Buffer_Locality_write = 0.418526
Bank_Level_Parallism = 4.725594
Bank_Level_Parallism_Col = 3.665536
Bank_Level_Parallism_Ready = 1.657133
write_to_read_ratio_blp_rw_average = 0.398107
GrpLevelPara = 2.564885 

BW Util details:
bwutil = 0.641613 
total_CMD = 339295 
util_bw = 217696 
Wasted_Col = 99843 
Wasted_Row = 9119 
Idle = 12637 

BW Util Bottlenecks: 
RCDc_limit = 64909 
RCDWRc_limit = 14182 
WTRc_limit = 55249 
RTWc_limit = 139533 
CCDLc_limit = 53043 
rwq = 0 
CCDLc_limit_alone = 36581 
WTRc_limit_alone = 52580 
RTWc_limit_alone = 125740 

Commands details: 
total_CMD = 339295 
n_nop = 192773 
Read = 87688 
Write = 0 
L2_Alloc = 0 
L2_WB = 21160 
n_act = 21116 
n_pre = 21100 
n_ref = 0 
n_req = 98268 
total_req = 108848 

Dual Bus Interface Util: 
issued_total_row = 42216 
issued_total_col = 108848 
Row_Bus_Util =  0.124423 
CoL_Bus_Util = 0.320806 
Either_Row_CoL_Bus_Util = 0.431843 
Issued_on_Two_Bus_Simul_Util = 0.013387 
issued_two_Eff = 0.030999 
queue_avg = 12.987050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9871
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339295 n_nop=193697 n_act=20588 n_pre=20572 n_ref_event=0 n_req=98283 n_rd=87704 n_rd_L2_A=0 n_write=0 n_wr_bk=21158 bw_util=0.6417
n_activity=330549 dram_eff=0.6587
bk0: 5536a 250744i bk1: 5536a 246503i bk2: 5540a 251075i bk3: 5528a 245878i bk4: 5508a 254709i bk5: 5520a 250211i bk6: 5540a 250052i bk7: 5536a 245633i bk8: 5548a 250285i bk9: 5504a 246479i bk10: 5424a 251850i bk11: 5416a 249337i bk12: 5400a 251956i bk13: 5404a 245575i bk14: 5376a 250422i bk15: 5388a 247624i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790523
Row_Buffer_Locality_read = 0.834044
Row_Buffer_Locality_write = 0.429719
Bank_Level_Parallism = 4.659926
Bank_Level_Parallism_Col = 3.633462
Bank_Level_Parallism_Ready = 1.650224
write_to_read_ratio_blp_rw_average = 0.396075
GrpLevelPara = 2.532609 

BW Util details:
bwutil = 0.641695 
total_CMD = 339295 
util_bw = 217724 
Wasted_Col = 99766 
Wasted_Row = 9303 
Idle = 12502 

BW Util Bottlenecks: 
RCDc_limit = 64126 
RCDWRc_limit = 13881 
WTRc_limit = 53380 
RTWc_limit = 133768 
CCDLc_limit = 53156 
rwq = 0 
CCDLc_limit_alone = 36609 
WTRc_limit_alone = 50645 
RTWc_limit_alone = 119956 

Commands details: 
total_CMD = 339295 
n_nop = 193697 
Read = 87704 
Write = 0 
L2_Alloc = 0 
L2_WB = 21158 
n_act = 20588 
n_pre = 20572 
n_ref = 0 
n_req = 98283 
total_req = 108862 

Dual Bus Interface Util: 
issued_total_row = 41160 
issued_total_col = 108862 
Row_Bus_Util =  0.121310 
CoL_Bus_Util = 0.320848 
Either_Row_CoL_Bus_Util = 0.429119 
Issued_on_Two_Bus_Simul_Util = 0.013039 
issued_two_Eff = 0.030385 
queue_avg = 13.325490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3255
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339295 n_nop=192474 n_act=21236 n_pre=21220 n_ref_event=0 n_req=98263 n_rd=87684 n_rd_L2_A=0 n_write=0 n_wr_bk=21158 bw_util=0.6416
n_activity=330237 dram_eff=0.6592
bk0: 5536a 250919i bk1: 5556a 248615i bk2: 5536a 249874i bk3: 5528a 248223i bk4: 5528a 253086i bk5: 5520a 252731i bk6: 5532a 245955i bk7: 5532a 245114i bk8: 5520a 248132i bk9: 5504a 246940i bk10: 5420a 250195i bk11: 5416a 248107i bk12: 5384a 247047i bk13: 5408a 246180i bk14: 5376a 247856i bk15: 5388a 248645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.783886
Row_Buffer_Locality_read = 0.828498
Row_Buffer_Locality_write = 0.414122
Bank_Level_Parallism = 4.701866
Bank_Level_Parallism_Col = 3.627091
Bank_Level_Parallism_Ready = 1.637477
write_to_read_ratio_blp_rw_average = 0.392940
GrpLevelPara = 2.547991 

BW Util details:
bwutil = 0.641577 
total_CMD = 339295 
util_bw = 217684 
Wasted_Col = 99739 
Wasted_Row = 8831 
Idle = 13041 

BW Util Bottlenecks: 
RCDc_limit = 65413 
RCDWRc_limit = 14384 
WTRc_limit = 56398 
RTWc_limit = 135193 
CCDLc_limit = 52106 
rwq = 0 
CCDLc_limit_alone = 36040 
WTRc_limit_alone = 53633 
RTWc_limit_alone = 121892 

Commands details: 
total_CMD = 339295 
n_nop = 192474 
Read = 87684 
Write = 0 
L2_Alloc = 0 
L2_WB = 21158 
n_act = 21236 
n_pre = 21220 
n_ref = 0 
n_req = 98263 
total_req = 108842 

Dual Bus Interface Util: 
issued_total_row = 42456 
issued_total_col = 108842 
Row_Bus_Util =  0.125130 
CoL_Bus_Util = 0.320789 
Either_Row_CoL_Bus_Util = 0.432724 
Issued_on_Two_Bus_Simul_Util = 0.013195 
issued_two_Eff = 0.030493 
queue_avg = 13.108723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1087
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 257129 -   mf: uid=3889884, sid4294967295:w4294967295, part=5, addr=0xc11fe700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (257029), 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=339295 n_nop=193605 n_act=20593 n_pre=20577 n_ref_event=4567768403222847415 n_req=98280 n_rd=87704 n_rd_L2_A=0 n_write=0 n_wr_bk=21152 bw_util=0.6417
n_activity=330226 dram_eff=0.6593
bk0: 5532a 246683i bk1: 5528a 247193i bk2: 5548a 251401i bk3: 5540a 251467i bk4: 5516a 251889i bk5: 5512a 251550i bk6: 5540a 248170i bk7: 5540a 247444i bk8: 5520a 247596i bk9: 5516a 248656i bk10: 5416a 249043i bk11: 5416a 250085i bk12: 5396a 246513i bk13: 5416a 247315i bk14: 5380a 247964i bk15: 5388a 249645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790466
Row_Buffer_Locality_read = 0.834147
Row_Buffer_Locality_write = 0.428234
Bank_Level_Parallism = 4.686109
Bank_Level_Parallism_Col = 3.662594
Bank_Level_Parallism_Ready = 1.651218
write_to_read_ratio_blp_rw_average = 0.400213
GrpLevelPara = 2.549409 

BW Util details:
bwutil = 0.641660 
total_CMD = 339295 
util_bw = 217712 
Wasted_Col = 99097 
Wasted_Row = 9461 
Idle = 13025 

BW Util Bottlenecks: 
RCDc_limit = 63824 
RCDWRc_limit = 13813 
WTRc_limit = 53266 
RTWc_limit = 136284 
CCDLc_limit = 53685 
rwq = 0 
CCDLc_limit_alone = 36921 
WTRc_limit_alone = 50679 
RTWc_limit_alone = 122107 

Commands details: 
total_CMD = 339295 
n_nop = 193605 
Read = 87704 
Write = 0 
L2_Alloc = 0 
L2_WB = 21152 
n_act = 20593 
n_pre = 20577 
n_ref = 4567768403222847415 
n_req = 98280 
total_req = 108856 

Dual Bus Interface Util: 
issued_total_row = 41170 
issued_total_col = 108856 
Row_Bus_Util =  0.121340 
CoL_Bus_Util = 0.320830 
Either_Row_CoL_Bus_Util = 0.429390 
Issued_on_Two_Bus_Simul_Util = 0.012779 
issued_two_Eff = 0.029762 
queue_avg = 13.193351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1934

========= L2 cache stats =========
L2_cache_bank[0]: Access = 118208, Miss = 65700, Miss_rate = 0.556, Pending_hits = 1942, Reservation_fails = 604
L2_cache_bank[1]: Access = 122732, Miss = 65732, Miss_rate = 0.536, Pending_hits = 1834, Reservation_fails = 44
L2_cache_bank[2]: Access = 122828, Miss = 65700, Miss_rate = 0.535, Pending_hits = 2201, Reservation_fails = 237
L2_cache_bank[3]: Access = 117888, Miss = 65700, Miss_rate = 0.557, Pending_hits = 1523, Reservation_fails = 49
L2_cache_bank[4]: Access = 122872, Miss = 65720, Miss_rate = 0.535, Pending_hits = 2024, Reservation_fails = 268
L2_cache_bank[5]: Access = 118044, Miss = 65656, Miss_rate = 0.556, Pending_hits = 1877, Reservation_fails = 38
L2_cache_bank[6]: Access = 117920, Miss = 65712, Miss_rate = 0.557, Pending_hits = 1441, Reservation_fails = 301
L2_cache_bank[7]: Access = 122508, Miss = 65680, Miss_rate = 0.536, Pending_hits = 2101, Reservation_fails = 40
L2_cache_bank[8]: Access = 118052, Miss = 65680, Miss_rate = 0.556, Pending_hits = 1812, Reservation_fails = 149
L2_cache_bank[9]: Access = 122716, Miss = 65700, Miss_rate = 0.535, Pending_hits = 1974, Reservation_fails = 41
L2_cache_bank[10]: Access = 122488, Miss = 65696, Miss_rate = 0.536, Pending_hits = 2028, Reservation_fails = 36
L2_cache_bank[11]: Access = 117548, Miss = 65704, Miss_rate = 0.559, Pending_hits = 1594, Reservation_fails = 52
L2_total_cache_accesses = 1443804
L2_total_cache_misses = 788380
L2_total_cache_miss_rate = 0.5460
L2_total_cache_pending_hits = 22351
L2_total_cache_reservation_fails = 1859
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 632587
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22225
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 540
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 394641
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22225
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 331
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 988
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 108
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1181000
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 540
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 331
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 988
L2_cache_data_port_util = 0.222
L2_cache_fill_port_util = 0.171

icnt_total_pkts_mem_to_simt=1443804
icnt_total_pkts_simt_to_mem=557574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.4117
	minimum = 5
	maximum = 199
Network latency average = 12.3503
	minimum = 5
	maximum = 193
Slowest packet = 16176
Flit latency average = 11.5603
	minimum = 5
	maximum = 193
Slowest flit = 17292
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.260048
	minimum = 0.090246 (at node 0)
	maximum = 0.478023 (at node 19)
Accepted packet rate average = 0.260048
	minimum = 0.114328 (at node 26)
	maximum = 0.381401 (at node 9)
Injected flit rate average = 0.288377
	minimum = 0.140522 (at node 11)
	maximum = 0.478023 (at node 19)
Accepted flit rate average= 0.288377
	minimum = 0.178076 (at node 26)
	maximum = 0.381401 (at node 9)
Injected packet length average = 1.10894
Accepted packet length average = 1.10894
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4117 (1 samples)
	minimum = 5 (1 samples)
	maximum = 199 (1 samples)
Network latency average = 12.3503 (1 samples)
	minimum = 5 (1 samples)
	maximum = 193 (1 samples)
Flit latency average = 11.5603 (1 samples)
	minimum = 5 (1 samples)
	maximum = 193 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.260048 (1 samples)
	minimum = 0.090246 (1 samples)
	maximum = 0.478023 (1 samples)
Accepted packet rate average = 0.260048 (1 samples)
	minimum = 0.114328 (1 samples)
	maximum = 0.381401 (1 samples)
Injected flit rate average = 0.288377 (1 samples)
	minimum = 0.140522 (1 samples)
	maximum = 0.478023 (1 samples)
Accepted flit rate average = 0.288377 (1 samples)
	minimum = 0.178076 (1 samples)
	maximum = 0.381401 (1 samples)
Injected packet size average = 1.10894 (1 samples)
Accepted packet size average = 1.10894 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 10 sec (850 sec)
gpgpu_simulation_rate = 123053 (inst/sec)
gpgpu_simulation_rate = 302 (cycle/sec)
gpgpu_silicon_slowdown = 2317880x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb14..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeafc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaec..

GPGPU-Sim PTX: cudaLaunch for 0x0x576ebf307865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 2 
kernel_stream_id = 1656
gpu_sim_cycle = 255824
gpu_sim_insn = 104595456
gpu_ipc =     408.8571
gpu_tot_sim_cycle = 512866
gpu_tot_sim_insn = 209190912
gpu_tot_ipc =     407.8861
gpu_tot_issued_cta = 2048
gpu_occupancy = 60.5566% 
gpu_tot_occupancy = 60.4700% 
max_total_param_size = 0
gpu_stall_dramfull = 263
gpu_stall_icnt2sh    = 152
partiton_level_parallism =       1.4079
partiton_level_parallism_total  =       1.4061
partiton_level_parallism_util =       1.8194
partiton_level_parallism_util_total  =       1.8191
L2_BW  =     126.1462 GB/Sec
L2_BW_total  =     125.9831 GB/Sec
gpu_total_sim_rate=111986

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342336
	L1I_total_cache_misses = 3242
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 229376
	L1C_total_cache_misses = 807
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 168249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 618449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 53213
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1671168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1671168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 618443
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13200, 13200, 13200, 13200, 13200, 13200, 13200, 13200, 
gpgpu_n_tot_thrd_icount = 209715200
gpgpu_n_tot_w_icount = 6553600
gpgpu_n_stall_shd_mem = 266508
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 589884
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 25165824
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7340032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 16288
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 16288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 245760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:209517	W0_Idle:36837	W0_Scoreboard:8448738	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6553600
single_issue_nums: WS0:3276800	WS1:3276800	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4719072 {8:589884,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17825792 {136:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94381440 {40:2359536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194304 {8:524288,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 809 
max_icnt2mem_latency = 627 
maxmrqlatency = 621 
max_icnt2sh_latency = 201 
averagemflatency = 200 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 34 
avg_icnt2sh_latency = 15 
mrq_lat_table:243906 	51853 	47093 	59044 	347751 	242316 	142715 	43854 	2704 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1895802 	985034 	3048 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	87 	85 	7 	607077 	63500 	41092 	9070 	218 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	666122 	1187296 	750279 	262024 	17791 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1020 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        88        80        80        56        56       124       120       120       112        80        88        84        76        80        72 
dram[1]:        88       128        80        76        48        52       120       120       120       112        80        88        80        80        76        72 
dram[2]:        96       120        80        76        56        48       120       124       120       120        80        88        80        76        72        72 
dram[3]:       128        80        76        72        56        48       120       120       112       116        80        88        80        76        72        68 
dram[4]:       124        88        80        72        48        48       124       120       120       112        88        88        80        72        80        56 
dram[5]:        88       124        80        68        48        52       120       120       120       112        88        88        76        80        76        64 
maximum service time to same row:
dram[0]:     11352     10870     12198     12109     10412     11329     11531      9308     11562     17600     12315     12625     11997     11451     20543     20619 
dram[1]:     11750     10890     12535     12263     10130     11295     11368     11189     11586     17666     11283     11815     11988     12083     20547     20609 
dram[2]:     12056     10503     12679     12251      9548     10309     11337     10722     12153     17341     11720     10778     11709     10947     20657     20041 
dram[3]:     10675     10084     12309     11365     11162     10983     12039     10598      9975     17385     11035     10611     12255     10749     20369     20622 
dram[4]:     12401     10233     11970     11716     11202     10750     11487      9906     17234     17575     12307     10525     11653     10951     20319     20554 
dram[5]:     11296     10272     11665     12749     12375     10286     11203     11379     17444     17615     10935     10492     12411     11643     20697     20497 
average row accesses per activate:
dram[0]:  4.915510  4.787645  4.726995  4.881036  4.828101  4.760541  4.593144  4.582870  4.562244  4.658286  4.871917  4.960292  4.676045  4.803753  4.480938  4.631499 
dram[1]:  4.728936  5.062193  4.849042  5.170266  4.743917  5.045510  4.637834  5.121263  4.673260  5.052458  4.954233  4.985738  4.622272  5.108759  4.590533  4.864886 
dram[2]:  4.838080  4.761831  4.800465  4.664156  4.797656  4.543575  4.625422  4.472212  4.635472  4.545793  4.876794  5.015164  4.746343  4.570686  4.652439  4.465354 
dram[3]:  4.977492  4.670938  5.143805  4.719238  4.965267  4.703364  5.058679  4.528829  5.076352  4.527253  5.102169  4.837549  5.149791  4.604260  4.975132  4.457164 
dram[4]:  5.009709  4.733791  4.818323  4.790104  4.685692  4.657576  4.671466  4.531962  4.663110  4.539033  4.761961  4.775956  4.737553  4.640331  4.544676  4.460248 
dram[5]:  4.792877  4.870523  4.895193  4.986742  4.832220  4.884478  4.724349  4.907643  4.713901  4.859642  4.965112  5.018048  4.806098  4.952266  4.527623  4.794982 
average row locality = 1181245/247412 = 4.774405
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2688      2688      2688      2688      2620      2620      2752      2752      2666      2664      2704      2708      2732      2736      2648      2648 
dram[1]:      2688      2688      2686      2684      2620      2620      2752      2752      2668      2664      2704      2710      2732      2734      2648      2644 
dram[2]:      2688      2688      2684      2688      2620      2632      2752      2752      2664      2660      2702      2706      2734      2732      2648      2648 
dram[3]:      2688      2688      2688      2688      2620      2632      2752      2752      2664      2660      2702      2710      2736      2730      2648      2644 
dram[4]:      2688      2688      2688      2688      2620      2632      2752      2752      2664      2660      2710      2704      2734      2732      2646      2652 
dram[5]:      2688      2688      2688      2688      2620      2632      2752      2752      2668      2660      2710      2708      2732      2732      2646      2648 
total dram writes = 258018
bank skew: 2752/2620 = 1.05
chip skew: 43012/42994 = 1.00
average mf latency per bank:
dram[0]:       2209      2305      2232      2269      2221      2314      2193      2276      2208      2265      2167      2278      2204      2243      2205      2270
dram[1]:       2310      2246      2266      2191      2322      2234      2282      2185      2274      2198      2270      2201      2263      2175      2305      2203
dram[2]:       2316      2206      2248      2228      2306      2210      2276      2202      2276      2227      2262      2160      2248      2218      2264      2190
dram[3]:       2253      2327      2180      2261      2249      2343      2197      2275      2201      2290      2193      2285      2156      2255      2184      2318
dram[4]:       2207      2313      2230      2240      2223      2309      2197      2260      2208      2266      2165      2269      2203      2237      2217      2264
dram[5]:       2306      2251      2263      2181      2336      2241      2289      2178      2277      2214      2283      2201      2250      2173      2299      2191
maximum mf latency per bank:
dram[0]:        600       568       569       622       639       685       540       616       768       607       621       627       597       590       653       708
dram[1]:        614       576       534       557       585       575       724       657       622       589       567       615       602       568       674       677
dram[2]:        651       577       578       637       543       598       629       562       582       542       675       613       592       657       548       549
dram[3]:        584       809       548       670       561       570       554       621       598       613       533       621       628       655       612       615
dram[4]:        650       607       558       575       628       669       623       589       539       646       571       531       589       588       628       626
dram[5]:        538       551       562       621       605       712       619       669       703       682       679       541       592       593       629       647
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676982 n_nop=384520 n_act=41640 n_pre=41624 n_ref_event=0 n_req=196909 n_rd=175408 n_rd_L2_A=0 n_write=0 n_wr_bk=43002 bw_util=0.6452
n_activity=660870 dram_eff=0.661
bk0: 11048a 491442i bk1: 11056a 490368i bk2: 11036a 489046i bk3: 11088a 491687i bk4: 10992a 497046i bk5: 10996a 495089i bk6: 10952a 488132i bk7: 10984a 484571i bk8: 10944a 486972i bk9: 10896a 489056i bk10: 10896a 494779i bk11: 10888a 495444i bk12: 10932a 487279i bk13: 10920a 492092i bk14: 10900a 487590i bk15: 10880a 489695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788532
Row_Buffer_Locality_read = 0.832339
Row_Buffer_Locality_write = 0.431143
Bank_Level_Parallism = 4.822021
Bank_Level_Parallism_Col = 3.774059
Bank_Level_Parallism_Ready = 1.668076
write_to_read_ratio_blp_rw_average = 0.411627
GrpLevelPara = 2.578270 

BW Util details:
bwutil = 0.645246 
total_CMD = 676982 
util_bw = 436820 
Wasted_Col = 197702 
Wasted_Row = 18123 
Idle = 24337 

BW Util Bottlenecks: 
RCDc_limit = 126698 
RCDWRc_limit = 28083 
WTRc_limit = 111701 
RTWc_limit = 287048 
CCDLc_limit = 108632 
rwq = 0 
CCDLc_limit_alone = 72101 
WTRc_limit_alone = 105941 
RTWc_limit_alone = 256277 

Commands details: 
total_CMD = 676982 
n_nop = 384520 
Read = 175408 
Write = 0 
L2_Alloc = 0 
L2_WB = 43002 
n_act = 41640 
n_pre = 41624 
n_ref = 0 
n_req = 196909 
total_req = 218410 

Dual Bus Interface Util: 
issued_total_row = 83264 
issued_total_col = 218410 
Row_Bus_Util =  0.122993 
CoL_Bus_Util = 0.322623 
Either_Row_CoL_Bus_Util = 0.432009 
Issued_on_Two_Bus_Simul_Util = 0.013607 
issued_two_Eff = 0.031498 
queue_avg = 13.081413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0814
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676982 n_nop=386733 n_act=40338 n_pre=40322 n_ref_event=0 n_req=196881 n_rd=175384 n_rd_L2_A=0 n_write=0 n_wr_bk=42994 bw_util=0.6452
n_activity=660719 dram_eff=0.661
bk0: 11060a 490657i bk1: 11028a 495757i bk2: 11056a 493209i bk3: 11108a 494994i bk4: 10972a 494430i bk5: 10996a 501452i bk6: 10956a 486877i bk7: 10956a 496965i bk8: 10952a 493118i bk9: 10900a 496229i bk10: 10880a 497999i bk11: 10880a 496090i bk12: 10920a 488530i bk13: 10940a 496392i bk14: 10896a 491105i bk15: 10884a 493237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795115
Row_Buffer_Locality_read = 0.838047
Row_Buffer_Locality_write = 0.444853
Bank_Level_Parallism = 4.739095
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.653926
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.645152 
total_CMD = 676982 
util_bw = 436756 
Wasted_Col = 196435 
Wasted_Row = 19097 
Idle = 24694 

BW Util Bottlenecks: 
RCDc_limit = 123000 
RCDWRc_limit = 27760 
WTRc_limit = 110245 
RTWc_limit = 276639 
CCDLc_limit = 108716 
rwq = 0 
CCDLc_limit_alone = 72836 
WTRc_limit_alone = 104244 
RTWc_limit_alone = 246760 

Commands details: 
total_CMD = 676982 
n_nop = 386733 
Read = 175384 
Write = 0 
L2_Alloc = 0 
L2_WB = 42994 
n_act = 40338 
n_pre = 40322 
n_ref = 0 
n_req = 196881 
total_req = 218378 

Dual Bus Interface Util: 
issued_total_row = 80660 
issued_total_col = 218378 
Row_Bus_Util =  0.119146 
CoL_Bus_Util = 0.322576 
Either_Row_CoL_Bus_Util = 0.428740 
Issued_on_Two_Bus_Simul_Util = 0.012983 
issued_two_Eff = 0.030281 
queue_avg = 12.928559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 512953 -   mf: uid=7769218, sid4294967295:w4294967295, part=2, addr=0xc09ffe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (512853), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676982 n_nop=383786 n_act=42030 n_pre=42014 n_ref_event=0 n_req=196851 n_rd=175352 n_rd_L2_A=0 n_write=0 n_wr_bk=42998 bw_util=0.6451
n_activity=660866 dram_eff=0.6608
bk0: 11056a 495092i bk1: 11032a 489514i bk2: 11048a 492633i bk3: 11044a 489012i bk4: 10972a 498003i bk5: 10988a 489243i bk6: 10960a 487827i bk7: 10936a 484715i bk8: 10952a 490589i bk9: 10880a 484736i bk10: 10880a 494191i bk11: 10884a 495110i bk12: 10964a 488737i bk13: 10952a 485409i bk14: 10884a 492710i bk15: 10920a 491866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786488
Row_Buffer_Locality_read = 0.830866
Row_Buffer_Locality_write = 0.424531
Bank_Level_Parallism = 4.817326
Bank_Level_Parallism_Col = 3.758124
Bank_Level_Parallism_Ready = 1.674405
write_to_read_ratio_blp_rw_average = 0.410631
GrpLevelPara = 2.575277 

BW Util details:
bwutil = 0.645069 
total_CMD = 676982 
util_bw = 436700 
Wasted_Col = 198912 
Wasted_Row = 17790 
Idle = 23580 

BW Util Bottlenecks: 
RCDc_limit = 128172 
RCDWRc_limit = 28312 
WTRc_limit = 112503 
RTWc_limit = 286035 
CCDLc_limit = 108148 
rwq = 0 
CCDLc_limit_alone = 72038 
WTRc_limit_alone = 106642 
RTWc_limit_alone = 255786 

Commands details: 
total_CMD = 676982 
n_nop = 383786 
Read = 175352 
Write = 0 
L2_Alloc = 0 
L2_WB = 42998 
n_act = 42030 
n_pre = 42014 
n_ref = 0 
n_req = 196851 
total_req = 218350 

Dual Bus Interface Util: 
issued_total_row = 84044 
issued_total_col = 218350 
Row_Bus_Util =  0.124145 
CoL_Bus_Util = 0.322534 
Either_Row_CoL_Bus_Util = 0.433093 
Issued_on_Two_Bus_Simul_Util = 0.013587 
issued_two_Eff = 0.031372 
queue_avg = 12.812853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8129
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676982 n_nop=385907 n_act=40741 n_pre=40725 n_ref_event=0 n_req=196877 n_rd=175376 n_rd_L2_A=0 n_write=0 n_wr_bk=43002 bw_util=0.6452
n_activity=660928 dram_eff=0.6608
bk0: 11040a 496872i bk1: 11048a 489740i bk2: 11068a 500047i bk3: 11044a 487719i bk4: 10984a 498213i bk5: 10988a 490289i bk6: 10952a 496244i bk7: 10956a 482778i bk8: 10968a 497076i bk9: 10880a 486475i bk10: 10884a 498440i bk11: 10884a 491510i bk12: 10940a 498570i bk13: 10956a 487876i bk14: 10880a 495249i bk15: 10904a 490198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793064
Row_Buffer_Locality_read = 0.836238
Row_Buffer_Locality_write = 0.440910
Bank_Level_Parallism = 4.761593
Bank_Level_Parallism_Col = 3.741266
Bank_Level_Parallism_Ready = 1.665614
write_to_read_ratio_blp_rw_average = 0.411752
GrpLevelPara = 2.554618 

BW Util details:
bwutil = 0.645152 
total_CMD = 676982 
util_bw = 436756 
Wasted_Col = 198728 
Wasted_Row = 17751 
Idle = 23747 

BW Util Bottlenecks: 
RCDc_limit = 124848 
RCDWRc_limit = 27656 
WTRc_limit = 109743 
RTWc_limit = 280743 
CCDLc_limit = 110320 
rwq = 0 
CCDLc_limit_alone = 73401 
WTRc_limit_alone = 103751 
RTWc_limit_alone = 249816 

Commands details: 
total_CMD = 676982 
n_nop = 385907 
Read = 175376 
Write = 0 
L2_Alloc = 0 
L2_WB = 43002 
n_act = 40741 
n_pre = 40725 
n_ref = 0 
n_req = 196877 
total_req = 218378 

Dual Bus Interface Util: 
issued_total_row = 81466 
issued_total_col = 218378 
Row_Bus_Util =  0.120337 
CoL_Bus_Util = 0.322576 
Either_Row_CoL_Bus_Util = 0.429960 
Issued_on_Two_Bus_Simul_Util = 0.012953 
issued_two_Eff = 0.030126 
queue_avg = 13.101089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1011
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676982 n_nop=383658 n_act=42010 n_pre=41994 n_ref_event=0 n_req=196845 n_rd=175340 n_rd_L2_A=0 n_write=0 n_wr_bk=43010 bw_util=0.6451
n_activity=661151 dram_eff=0.6605
bk0: 11040a 495668i bk1: 11068a 491041i bk2: 11068a 494281i bk3: 11048a 492760i bk4: 11004a 494753i bk5: 10980a 492788i bk6: 10952a 486048i bk7: 10960a 484815i bk8: 10904a 491063i bk9: 10880a 486126i bk10: 10888a 493266i bk11: 10884a 491396i bk12: 10908a 490984i bk13: 10968a 489410i bk14: 10884a 486097i bk15: 10904a 489046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786583
Row_Buffer_Locality_read = 0.830951
Row_Buffer_Locality_write = 0.424831
Bank_Level_Parallism = 4.820322
Bank_Level_Parallism_Col = 3.758199
Bank_Level_Parallism_Ready = 1.660960
write_to_read_ratio_blp_rw_average = 0.410459
GrpLevelPara = 2.577074 

BW Util details:
bwutil = 0.645069 
total_CMD = 676982 
util_bw = 436700 
Wasted_Col = 199007 
Wasted_Row = 17292 
Idle = 23983 

BW Util Bottlenecks: 
RCDc_limit = 128100 
RCDWRc_limit = 28599 
WTRc_limit = 114553 
RTWc_limit = 286043 
CCDLc_limit = 108135 
rwq = 0 
CCDLc_limit_alone = 71993 
WTRc_limit_alone = 108353 
RTWc_limit_alone = 256101 

Commands details: 
total_CMD = 676982 
n_nop = 383658 
Read = 175340 
Write = 0 
L2_Alloc = 0 
L2_WB = 43010 
n_act = 42010 
n_pre = 41994 
n_ref = 0 
n_req = 196845 
total_req = 218350 

Dual Bus Interface Util: 
issued_total_row = 84004 
issued_total_col = 218350 
Row_Bus_Util =  0.124086 
CoL_Bus_Util = 0.322534 
Either_Row_CoL_Bus_Util = 0.433282 
Issued_on_Two_Bus_Simul_Util = 0.013339 
issued_two_Eff = 0.030785 
queue_avg = 12.897346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8973
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=676982 n_nop=385941 n_act=40653 n_pre=40637 n_ref_event=4567768403222847415 n_req=196882 n_rd=175376 n_rd_L2_A=0 n_write=0 n_wr_bk=43012 bw_util=0.6452
n_activity=660428 dram_eff=0.6614
bk0: 11036a 492323i bk1: 11032a 490348i bk2: 11080a 495885i bk3: 11068a 497594i bk4: 10988a 495346i bk5: 10988a 495793i bk6: 10964a 488230i bk7: 10952a 488486i bk8: 10908a 492567i bk9: 10892a 492454i bk10: 10884a 494301i bk11: 10880a 495858i bk12: 10928a 491604i bk13: 10980a 489641i bk14: 10888a 490325i bk15: 10908a 492971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793516
Row_Buffer_Locality_read = 0.837024
Row_Buffer_Locality_write = 0.438715
Bank_Level_Parallism = 4.774565
Bank_Level_Parallism_Col = 3.759699
Bank_Level_Parallism_Ready = 1.664205
write_to_read_ratio_blp_rw_average = 0.413946
GrpLevelPara = 2.565775 

BW Util details:
bwutil = 0.645181 
total_CMD = 676982 
util_bw = 436776 
Wasted_Col = 197155 
Wasted_Row = 18326 
Idle = 24725 

BW Util Bottlenecks: 
RCDc_limit = 123631 
RCDWRc_limit = 27264 
WTRc_limit = 108189 
RTWc_limit = 282181 
CCDLc_limit = 109914 
rwq = 0 
CCDLc_limit_alone = 73282 
WTRc_limit_alone = 102448 
RTWc_limit_alone = 251290 

Commands details: 
total_CMD = 676982 
n_nop = 385941 
Read = 175376 
Write = 0 
L2_Alloc = 0 
L2_WB = 43012 
n_act = 40653 
n_pre = 40637 
n_ref = 4567768403222847415 
n_req = 196882 
total_req = 218388 

Dual Bus Interface Util: 
issued_total_row = 81290 
issued_total_col = 218388 
Row_Bus_Util =  0.120077 
CoL_Bus_Util = 0.322591 
Either_Row_CoL_Bus_Util = 0.429909 
Issued_on_Two_Bus_Simul_Util = 0.012758 
issued_two_Eff = 0.029676 
queue_avg = 12.998469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9985

========= L2 cache stats =========
L2_cache_bank[0]: Access = 235944, Miss = 131388, Miss_rate = 0.557, Pending_hits = 3803, Reservation_fails = 654
L2_cache_bank[1]: Access = 244360, Miss = 131396, Miss_rate = 0.538, Pending_hits = 3948, Reservation_fails = 88
L2_cache_bank[2]: Access = 245656, Miss = 131380, Miss_rate = 0.535, Pending_hits = 4192, Reservation_fails = 280
L2_cache_bank[3]: Access = 235884, Miss = 131380, Miss_rate = 0.557, Pending_hits = 3131, Reservation_fails = 112
L2_cache_bank[4]: Access = 244396, Miss = 131404, Miss_rate = 0.538, Pending_hits = 4114, Reservation_fails = 307
L2_cache_bank[5]: Access = 235656, Miss = 131332, Miss_rate = 0.557, Pending_hits = 3736, Reservation_fails = 97
L2_cache_bank[6]: Access = 236040, Miss = 131404, Miss_rate = 0.557, Pending_hits = 2950, Reservation_fails = 367
L2_cache_bank[7]: Access = 245388, Miss = 131356, Miss_rate = 0.535, Pending_hits = 4177, Reservation_fails = 96
L2_cache_bank[8]: Access = 235928, Miss = 131336, Miss_rate = 0.557, Pending_hits = 3704, Reservation_fails = 207
L2_cache_bank[9]: Access = 244164, Miss = 131388, Miss_rate = 0.538, Pending_hits = 3820, Reservation_fails = 90
L2_cache_bank[10]: Access = 245528, Miss = 131364, Miss_rate = 0.535, Pending_hits = 4166, Reservation_fails = 69
L2_cache_bank[11]: Access = 235540, Miss = 131396, Miss_rate = 0.558, Pending_hits = 3194, Reservation_fails = 100
L2_total_cache_accesses = 2884484
L2_total_cache_misses = 1576524
L2_total_cache_miss_rate = 0.5466
L2_total_cache_pending_hits = 44935
L2_total_cache_reservation_fails = 2467
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 629952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 394500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 22584
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1178536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 608
L2_cache_data_port_util = 0.221
L2_cache_fill_port_util = 0.171

icnt_total_pkts_mem_to_simt=2884484
icnt_total_pkts_simt_to_mem=1114352
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3117
	minimum = 5
	maximum = 177
Network latency average = 12.2484
	minimum = 5
	maximum = 170
Slowest packet = 1829653
Flit latency average = 11.4665
	minimum = 5
	maximum = 170
Slowest flit = 2028474
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.260719
	minimum = 0.0909844 (at node 4)
	maximum = 0.480956 (at node 25)
Accepted packet rate average = 0.260719
	minimum = 0.114934 (at node 20)
	maximum = 0.384827 (at node 10)
Injected flit rate average = 0.289183
	minimum = 0.14202 (at node 4)
	maximum = 0.480956 (at node 25)
Accepted flit rate average= 0.289183
	minimum = 0.178986 (at node 20)
	maximum = 0.384827 (at node 10)
Injected packet length average = 1.10918
Accepted packet length average = 1.10918
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3617 (2 samples)
	minimum = 5 (2 samples)
	maximum = 188 (2 samples)
Network latency average = 12.2993 (2 samples)
	minimum = 5 (2 samples)
	maximum = 181.5 (2 samples)
Flit latency average = 11.5134 (2 samples)
	minimum = 5 (2 samples)
	maximum = 181.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.260384 (2 samples)
	minimum = 0.0906152 (2 samples)
	maximum = 0.479489 (2 samples)
Accepted packet rate average = 0.260384 (2 samples)
	minimum = 0.114631 (2 samples)
	maximum = 0.383114 (2 samples)
Injected flit rate average = 0.28878 (2 samples)
	minimum = 0.141271 (2 samples)
	maximum = 0.479489 (2 samples)
Accepted flit rate average = 0.28878 (2 samples)
	minimum = 0.178531 (2 samples)
	maximum = 0.383114 (2 samples)
Injected packet size average = 1.10906 (2 samples)
Accepted packet size average = 1.10906 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 8 sec (1868 sec)
gpgpu_simulation_rate = 111986 (inst/sec)
gpgpu_simulation_rate = 274 (cycle/sec)
gpgpu_silicon_slowdown = 2554744x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb14..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeafc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaec..

GPGPU-Sim PTX: cudaLaunch for 0x0x576ebf307865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 256141
gpu_sim_insn = 104595456
gpu_ipc =     408.3511
gpu_tot_sim_cycle = 769007
gpu_tot_sim_insn = 313786368
gpu_tot_ipc =     408.0410
gpu_tot_issued_cta = 3072
gpu_occupancy = 60.2807% 
gpu_tot_occupancy = 60.4069% 
max_total_param_size = 0
gpu_stall_dramfull = 263
gpu_stall_icnt2sh    = 152
partiton_level_parallism =       1.4058
partiton_level_parallism_total  =       1.4060
partiton_level_parallism_util =       1.8154
partiton_level_parallism_util_total  =       1.8179
L2_BW  =     125.9576 GB/Sec
L2_BW_total  =     125.9746 GB/Sec
gpu_total_sim_rate=108239

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5013504
	L1I_total_cache_misses = 3242
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 344064
	L1C_total_cache_misses = 807
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 335711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1255078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 106690
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 228569
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 807
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4460
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 777
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3339094
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3242
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3092
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1032192
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342336

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1254983
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 95
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4460
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15
ctas_completed 3072, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20000, 20000, 20000, 20000, 20000, 20000, 20000, 20000, 
gpgpu_n_tot_thrd_icount = 314572800
gpgpu_n_tot_w_icount = 9830400
gpgpu_n_stall_shd_mem = 394366
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 884425
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 37748736
gpgpu_n_store_insn = 6291456
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11010048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 21266
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21266
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 368640
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:302978	W0_Idle:48873	W0_Scoreboard:12687369	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9830400
single_issue_nums: WS0:4915200	WS1:4915200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7075400 {8:884425,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26738688 {136:196608,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141508000 {40:3537700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6291456 {8:786432,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 822 
max_icnt2mem_latency = 627 
maxmrqlatency = 621 
max_icnt2sh_latency = 201 
averagemflatency = 200 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 34 
avg_icnt2sh_latency = 15 
mrq_lat_table:361489 	75840 	69182 	87183 	525667 	366357 	216768 	66093 	3928 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2839787 	1479915 	4490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	87 	85 	7 	909093 	95362 	62863 	13476 	240 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1002834 	1786672 	1123155 	387874 	23285 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1532 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        88        80        80        80        72       124       120       120       116        80        88        84        80        80        72 
dram[1]:        88       128        80        76        76        88       120       120       120       112        80        88        80        80        76        72 
dram[2]:        96       120        80        76        68        80       120       124       120       120        80        88        80        76        72        72 
dram[3]:       128        80        76        72        96        92       120       120       112       120        80        88        80        76        72        68 
dram[4]:       124        88        80        72        72        76       124       120       120       116        88        88        80        72        80        64 
dram[5]:        88       124        80        68        88        88       120       120       120       112        88        88        76        80        76        64 
maximum service time to same row:
dram[0]:     14097     11275     12198     12109     11996     11329     11531     10013     11809     17600     12315     12625     12456     12997     20543     20619 
dram[1]:     11750     11217     12535     12263     12004     12587     11650     11189     11586     17666     11283     11943     12250     12533     20547     20609 
dram[2]:     12056     10503     12679     12251      9548     10832     11407     10722     12153     17341     13257     10778     12729     10947     20657     20041 
dram[3]:     10986     11450     12309     11365     11162     11035     12039     10598     12934     17385     11886     10611     12299     11665     20369     20622 
dram[4]:     12401     11425     11970     11716     11234     10750     11947      9906     17234     17575     12307     11971     12706     11316     20319     20554 
dram[5]:     11296     10272     12206     12749     12375     10286     11461     11379     17444     17615     12505     10890     12411     11806     20697     20497 
average row accesses per activate:
dram[0]:  4.854379  4.728844  4.681887  4.839605  4.752378  4.799896  4.598363  4.628116  4.568782  4.640735  4.773590  4.832543  4.627264  4.724236  4.447388  4.606404 
dram[1]:  4.731807  5.023558  4.805168  5.108589  4.731607  5.002706  4.622755  5.111356  4.666163  5.071802  4.866844  4.989394  4.565963  5.053527  4.547578  4.921896 
dram[2]:  4.798968  4.651466  4.787113  4.692697  4.741331  4.517233  4.586838  4.501945  4.667507  4.487567  4.836057  4.853213  4.718382  4.503421  4.574074  4.424879 
dram[3]:  4.943306  4.677574  5.059527  4.676071  4.966389  4.705523  5.025752  4.507782  4.977437  4.513732  4.977489  4.797386  5.045218  4.529990  4.885859  4.441533 
dram[4]:  4.875361  4.741722  4.761259  4.728430  4.652414  4.600448  4.653779  4.549828  4.647933  4.537097  4.683338  4.739153  4.646255  4.567608  4.521642  4.458222 
dram[5]:  4.781266  4.905102  4.878732  4.933192  4.830633  4.869336  4.667842  4.902168  4.699694  4.880763  4.898319  4.961060  4.704528  4.896314  4.498401  4.739513 
average row locality = 1772523/374119 = 4.737859
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      4032      4032      3998      4014      3964      3964      4096      4096      4054      4050      4088      4100      4140      4140      4050      4026 
dram[1]:      4032      4032      4008      4010      3964      3964      4096      4096      4056      4056      4088      4100      4140      4140      4040      4030 
dram[2]:      4032      4032      4012      3994      3964      3976      4096      4096      4056      4048      4088      4100      4140      4136      4036      4046 
dram[3]:      4032      4032      4012      4000      3964      3976      4096      4096      4054      4046      4088      4100      4140      4136      4036      4040 
dram[4]:      4032      4032      3998      4004      3964      3976      4096      4096      4054      4046      4100      4100      4140      4136      4042      4034 
dram[5]:      4032      4032      3998      4000      3964      3976      4096      4096      4054      4048      4100      4100      4140      4136      4044      4040 
total dram writes = 389102
bank skew: 4140/3964 = 1.04
chip skew: 64856/64844 = 1.00
average mf latency per bank:
dram[0]:       2208      2305      2243      2283      2196      2296      2205      2291      2176      2250      2145      2251      2169      2207      2152      2229
dram[1]:       2320      2251      2274      2211      2309      2230      2295      2205      2244      2193      2261      2168      2231      2149      2251      2173
dram[2]:       2310      2205      2265      2252      2292      2198      2299      2214      2249      2192      2240      2134      2210      2163      2227      2142
dram[3]:       2255      2324      2197      2285      2234      2321      2208      2295      2187      2254      2167      2259      2144      2225      2151      2260
dram[4]:       2203      2308      2242      2272      2199      2301      2208      2281      2182      2231      2135      2240      2156      2216      2164      2234
dram[5]:       2308      2254      2284      2210      2321      2228      2304      2197      2253      2202      2258      2171      2218      2156      2251      2159
maximum mf latency per bank:
dram[0]:        600       568       569       622       639       685       564       616       768       691       621       627       660       590       653       708
dram[1]:        680       576       607       557       585       650       724       657       622       715       567       615       602       647       674       677
dram[2]:        651       577       634       637       543       598       629       562       631       635       675       613       592       657       623       783
dram[3]:        584       822       563       670       561       570       568       621       598       613       568       621       630       655       752       615
dram[4]:        650       607       558       715       628       792       623       589       565       646       618       602       608       602       628       626
dram[5]:        538       557       639       621       605       712       619       669       703       682       679       595       592       593       629       647
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015087 n_nop=575064 n_act=62976 n_pre=62960 n_ref_event=0 n_req=295462 n_rd=263040 n_rd_L2_A=0 n_write=0 n_wr_bk=64844 bw_util=0.646
n_activity=992958 dram_eff=0.6604
bk0: 16552a 740372i bk1: 16592a 737337i bk2: 16560a 735090i bk3: 16640a 740114i bk4: 16500a 742641i bk5: 16512a 742178i bk6: 16488a 734518i bk7: 16520a 731992i bk8: 16472a 730291i bk9: 16408a 731570i bk10: 16320a 740153i bk11: 16304a 739326i bk12: 16328a 732483i bk13: 16312a 737693i bk14: 16276a 731235i bk15: 16256a 734954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786856
Row_Buffer_Locality_read = 0.830581
Row_Buffer_Locality_write = 0.432114
Bank_Level_Parallism = 4.795702
Bank_Level_Parallism_Col = 3.743234
Bank_Level_Parallism_Ready = 1.661929
write_to_read_ratio_blp_rw_average = 0.409780
GrpLevelPara = 2.571936 

BW Util details:
bwutil = 0.646021 
total_CMD = 1015087 
util_bw = 655768 
Wasted_Col = 298329 
Wasted_Row = 27410 
Idle = 33580 

BW Util Bottlenecks: 
RCDc_limit = 192245 
RCDWRc_limit = 42119 
WTRc_limit = 168669 
RTWc_limit = 426531 
CCDLc_limit = 162351 
rwq = 0 
CCDLc_limit_alone = 108692 
WTRc_limit_alone = 160062 
RTWc_limit_alone = 381479 

Commands details: 
total_CMD = 1015087 
n_nop = 575064 
Read = 263040 
Write = 0 
L2_Alloc = 0 
L2_WB = 64844 
n_act = 62976 
n_pre = 62960 
n_ref = 0 
n_req = 295462 
total_req = 327884 

Dual Bus Interface Util: 
issued_total_row = 125936 
issued_total_col = 327884 
Row_Bus_Util =  0.124064 
CoL_Bus_Util = 0.323011 
Either_Row_CoL_Bus_Util = 0.433483 
Issued_on_Two_Bus_Simul_Util = 0.013592 
issued_two_Eff = 0.031355 
queue_avg = 13.162030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015087 n_nop=578755 n_act=60839 n_pre=60823 n_ref_event=0 n_req=295458 n_rd=263032 n_rd_L2_A=0 n_write=0 n_wr_bk=64852 bw_util=0.646
n_activity=992249 dram_eff=0.6609
bk0: 16580a 736306i bk1: 16536a 743130i bk2: 16592a 739473i bk3: 16672a 742996i bk4: 16476a 740455i bk5: 16508a 750764i bk6: 16480a 732021i bk7: 16496a 746252i bk8: 16492a 737493i bk9: 16408a 744338i bk10: 16304a 742728i bk11: 16296a 743962i bk12: 16308a 732614i bk13: 16340a 742782i bk14: 16284a 736306i bk15: 16260a 742868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794086
Row_Buffer_Locality_read = 0.837043
Row_Buffer_Locality_write = 0.445630
Bank_Level_Parallism = 4.728264
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.654370
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.646021 
total_CMD = 1015087 
util_bw = 655768 
Wasted_Col = 296284 
Wasted_Row = 28532 
Idle = 34503 

BW Util Bottlenecks: 
RCDc_limit = 186300 
RCDWRc_limit = 41888 
WTRc_limit = 165529 
RTWc_limit = 414572 
CCDLc_limit = 162582 
rwq = 0 
CCDLc_limit_alone = 109622 
WTRc_limit_alone = 156619 
RTWc_limit_alone = 370522 

Commands details: 
total_CMD = 1015087 
n_nop = 578755 
Read = 263032 
Write = 0 
L2_Alloc = 0 
L2_WB = 64852 
n_act = 60839 
n_pre = 60823 
n_ref = 0 
n_req = 295458 
total_req = 327884 

Dual Bus Interface Util: 
issued_total_row = 121662 
issued_total_col = 327884 
Row_Bus_Util =  0.119854 
CoL_Bus_Util = 0.323011 
Either_Row_CoL_Bus_Util = 0.429847 
Issued_on_Two_Bus_Simul_Util = 0.013018 
issued_two_Eff = 0.030284 
queue_avg = 13.056747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0567
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015087 n_nop=573984 n_act=63619 n_pre=63603 n_ref_event=0 n_req=295370 n_rd=262944 n_rd_L2_A=0 n_write=0 n_wr_bk=64852 bw_util=0.6458
n_activity=992721 dram_eff=0.6604
bk0: 16580a 742237i bk1: 16548a 734608i bk2: 16568a 739230i bk3: 16572a 733958i bk4: 16476a 745813i bk5: 16492a 735868i bk6: 16492a 732857i bk7: 16464a 727578i bk8: 16488a 734974i bk9: 16384a 723974i bk10: 16304a 740236i bk11: 16300a 738748i bk12: 16360a 734132i bk13: 16360a 728166i bk14: 16260a 735715i bk15: 16296a 734118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784613
Row_Buffer_Locality_read = 0.829135
Row_Buffer_Locality_write = 0.423580
Bank_Level_Parallism = 4.814393
Bank_Level_Parallism_Col = 3.744715
Bank_Level_Parallism_Ready = 1.666952
write_to_read_ratio_blp_rw_average = 0.409551
GrpLevelPara = 2.572593 

BW Util details:
bwutil = 0.645848 
total_CMD = 1015087 
util_bw = 655592 
Wasted_Col = 299432 
Wasted_Row = 26750 
Idle = 33313 

BW Util Bottlenecks: 
RCDc_limit = 193635 
RCDWRc_limit = 42551 
WTRc_limit = 169841 
RTWc_limit = 426433 
CCDLc_limit = 162473 
rwq = 0 
CCDLc_limit_alone = 108928 
WTRc_limit_alone = 161047 
RTWc_limit_alone = 381682 

Commands details: 
total_CMD = 1015087 
n_nop = 573984 
Read = 262944 
Write = 0 
L2_Alloc = 0 
L2_WB = 64852 
n_act = 63619 
n_pre = 63603 
n_ref = 0 
n_req = 295370 
total_req = 327796 

Dual Bus Interface Util: 
issued_total_row = 127222 
issued_total_col = 327796 
Row_Bus_Util =  0.125331 
CoL_Bus_Util = 0.322924 
Either_Row_CoL_Bus_Util = 0.434547 
Issued_on_Two_Bus_Simul_Util = 0.013708 
issued_two_Eff = 0.031546 
queue_avg = 12.970091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9701
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015087 n_nop=576958 n_act=61721 n_pre=61705 n_ref_event=0 n_req=295432 n_rd=263008 n_rd_L2_A=0 n_write=0 n_wr_bk=64848 bw_util=0.646
n_activity=992890 dram_eff=0.6604
bk0: 16556a 744074i bk1: 16568a 736253i bk2: 16608a 748420i bk3: 16564a 733023i bk4: 16488a 749204i bk5: 16500a 738608i bk6: 16492a 745153i bk7: 16488a 726238i bk8: 16504a 742137i bk9: 16384a 727444i bk10: 16308a 744919i bk11: 16300a 737627i bk12: 16340a 743824i bk13: 16360a 731605i bk14: 16260a 742970i bk15: 16288a 733116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791082
Row_Buffer_Locality_read = 0.834503
Row_Buffer_Locality_write = 0.438872
Bank_Level_Parallism = 4.752738
Bank_Level_Parallism_Col = 3.725303
Bank_Level_Parallism_Ready = 1.661812
write_to_read_ratio_blp_rw_average = 0.411339
GrpLevelPara = 2.554565 

BW Util details:
bwutil = 0.645966 
total_CMD = 1015087 
util_bw = 655712 
Wasted_Col = 298984 
Wasted_Row = 26994 
Idle = 33397 

BW Util Bottlenecks: 
RCDc_limit = 189355 
RCDWRc_limit = 42233 
WTRc_limit = 165129 
RTWc_limit = 419573 
CCDLc_limit = 164682 
rwq = 0 
CCDLc_limit_alone = 110576 
WTRc_limit_alone = 156299 
RTWc_limit_alone = 374297 

Commands details: 
total_CMD = 1015087 
n_nop = 576958 
Read = 263008 
Write = 0 
L2_Alloc = 0 
L2_WB = 64848 
n_act = 61721 
n_pre = 61705 
n_ref = 0 
n_req = 295432 
total_req = 327856 

Dual Bus Interface Util: 
issued_total_row = 123426 
issued_total_col = 327856 
Row_Bus_Util =  0.121592 
CoL_Bus_Util = 0.322983 
Either_Row_CoL_Bus_Util = 0.431617 
Issued_on_Two_Bus_Simul_Util = 0.012958 
issued_two_Eff = 0.030021 
queue_avg = 13.077403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0774
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 769094 -   mf: uid=11647534, sid4294967295:w4294967295, part=4, addr=0xc11fe680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (768994), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015087 n_nop=573828 n_act=63578 n_pre=63562 n_ref_event=0 n_req=295373 n_rd=262948 n_rd_L2_A=0 n_write=0 n_wr_bk=64850 bw_util=0.6459
n_activity=993475 dram_eff=0.6599
bk0: 16564a 740384i bk1: 16600a 738716i bk2: 16608a 738900i bk3: 16576a 738482i bk4: 16516a 740394i bk5: 16492a 734430i bk6: 16488a 731824i bk7: 16488a 729477i bk8: 16416a 733390i bk9: 16384a 728778i bk10: 16304a 737860i bk11: 16300a 734195i bk12: 16292a 732083i bk13: 16376a 732772i bk14: 16260a 731588i bk15: 16284a 734569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784754
Row_Buffer_Locality_read = 0.829229
Row_Buffer_Locality_write = 0.424086
Bank_Level_Parallism = 4.818409
Bank_Level_Parallism_Col = 3.747715
Bank_Level_Parallism_Ready = 1.658574
write_to_read_ratio_blp_rw_average = 0.410376
GrpLevelPara = 2.576188 

BW Util details:
bwutil = 0.645852 
total_CMD = 1015087 
util_bw = 655596 
Wasted_Col = 299901 
Wasted_Row = 26382 
Idle = 33208 

BW Util Bottlenecks: 
RCDc_limit = 193884 
RCDWRc_limit = 42817 
WTRc_limit = 171188 
RTWc_limit = 431348 
CCDLc_limit = 161956 
rwq = 0 
CCDLc_limit_alone = 108213 
WTRc_limit_alone = 162218 
RTWc_limit_alone = 386575 

Commands details: 
total_CMD = 1015087 
n_nop = 573828 
Read = 262948 
Write = 0 
L2_Alloc = 0 
L2_WB = 64850 
n_act = 63578 
n_pre = 63562 
n_ref = 0 
n_req = 295373 
total_req = 327798 

Dual Bus Interface Util: 
issued_total_row = 127140 
issued_total_col = 327798 
Row_Bus_Util =  0.125250 
CoL_Bus_Util = 0.322926 
Either_Row_CoL_Bus_Util = 0.434701 
Issued_on_Two_Bus_Simul_Util = 0.013476 
issued_two_Eff = 0.031000 
queue_avg = 13.058270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0583
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1015087 n_nop=577603 n_act=61386 n_pre=61370 n_ref_event=4567768403222847415 n_req=295428 n_rd=263000 n_rd_L2_A=0 n_write=0 n_wr_bk=64856 bw_util=0.646
n_activity=992598 dram_eff=0.6606
bk0: 16564a 739044i bk1: 16540a 737095i bk2: 16628a 744453i bk3: 16608a 744348i bk4: 16500a 741407i bk5: 16496a 743465i bk6: 16488a 732519i bk7: 16492a 737449i bk8: 16424a 735290i bk9: 16396a 736509i bk10: 16304a 743518i bk11: 16296a 740432i bk12: 16320a 735884i bk13: 16396a 737073i bk14: 16264a 736484i bk15: 16284a 739969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792213
Row_Buffer_Locality_read = 0.835935
Row_Buffer_Locality_write = 0.437616
Bank_Level_Parallism = 4.756402
Bank_Level_Parallism_Col = 3.737251
Bank_Level_Parallism_Ready = 1.657905
write_to_read_ratio_blp_rw_average = 0.413793
GrpLevelPara = 2.565627 

BW Util details:
bwutil = 0.645966 
total_CMD = 1015087 
util_bw = 655712 
Wasted_Col = 297215 
Wasted_Row = 28012 
Idle = 34148 

BW Util Bottlenecks: 
RCDc_limit = 187076 
RCDWRc_limit = 41465 
WTRc_limit = 162170 
RTWc_limit = 422652 
CCDLc_limit = 164487 
rwq = 0 
CCDLc_limit_alone = 110494 
WTRc_limit_alone = 153666 
RTWc_limit_alone = 377163 

Commands details: 
total_CMD = 1015087 
n_nop = 577603 
Read = 263000 
Write = 0 
L2_Alloc = 0 
L2_WB = 64856 
n_act = 61386 
n_pre = 61370 
n_ref = 4567768403222847415 
n_req = 295428 
total_req = 327856 

Dual Bus Interface Util: 
issued_total_row = 122756 
issued_total_col = 327856 
Row_Bus_Util =  0.120932 
CoL_Bus_Util = 0.322983 
Either_Row_CoL_Bus_Util = 0.430982 
Issued_on_Two_Bus_Simul_Util = 0.012933 
issued_two_Eff = 0.030008 
queue_avg = 13.091357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0914

========= L2 cache stats =========
L2_cache_bank[0]: Access = 352816, Miss = 197024, Miss_rate = 0.558, Pending_hits = 5596, Reservation_fails = 680
L2_cache_bank[1]: Access = 366572, Miss = 197080, Miss_rate = 0.538, Pending_hits = 5813, Reservation_fails = 123
L2_cache_bank[2]: Access = 368228, Miss = 197044, Miss_rate = 0.535, Pending_hits = 6362, Reservation_fails = 307
L2_cache_bank[3]: Access = 354340, Miss = 197052, Miss_rate = 0.556, Pending_hits = 4757, Reservation_fails = 159
L2_cache_bank[4]: Access = 366652, Miss = 197056, Miss_rate = 0.537, Pending_hits = 6141, Reservation_fails = 354
L2_cache_bank[5]: Access = 352552, Miss = 196960, Miss_rate = 0.559, Pending_hits = 5628, Reservation_fails = 139
L2_cache_bank[6]: Access = 354324, Miss = 197084, Miss_rate = 0.556, Pending_hits = 4648, Reservation_fails = 424
L2_cache_bank[7]: Access = 367920, Miss = 196996, Miss_rate = 0.535, Pending_hits = 6381, Reservation_fails = 137
L2_cache_bank[8]: Access = 352664, Miss = 196984, Miss_rate = 0.559, Pending_hits = 5603, Reservation_fails = 262
L2_cache_bank[9]: Access = 366324, Miss = 197044, Miss_rate = 0.538, Pending_hits = 5944, Reservation_fails = 135
L2_cache_bank[10]: Access = 368496, Miss = 197028, Miss_rate = 0.535, Pending_hits = 6332, Reservation_fails = 108
L2_cache_bank[11]: Access = 353904, Miss = 197052, Miss_rate = 0.557, Pending_hits = 4838, Reservation_fails = 146
L2_total_cache_accesses = 4324792
L2_total_cache_misses = 2364404
L2_total_cache_miss_rate = 0.5467
L2_total_cache_pending_hits = 68043
L2_total_cache_reservation_fails = 2974
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1261907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 788943
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 45333
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 331
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 393216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 988
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 108
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2359164
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1047
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 331
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 988
L2_cache_data_port_util = 0.222
L2_cache_fill_port_util = 0.171

icnt_total_pkts_mem_to_simt=4324792
icnt_total_pkts_simt_to_mem=1671037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.0887
	minimum = 5
	maximum = 103
Network latency average = 12.0261
	minimum = 5
	maximum = 103
Slowest packet = 3623673
Flit latency average = 11.2663
	minimum = 5
	maximum = 103
Slowest flit = 4018062
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.260329
	minimum = 0.0907469 (at node 6)
	maximum = 0.480079 (at node 25)
Accepted packet rate average = 0.260329
	minimum = 0.113937 (at node 23)
	maximum = 0.383679 (at node 8)
Injected flit rate average = 0.288758
	minimum = 0.140969 (at node 6)
	maximum = 0.480079 (at node 25)
Accepted flit rate average= 0.288758
	minimum = 0.17791 (at node 23)
	maximum = 0.383679 (at node 8)
Injected packet length average = 1.1092
Accepted packet length average = 1.1092
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2707 (3 samples)
	minimum = 5 (3 samples)
	maximum = 159.667 (3 samples)
Network latency average = 12.2083 (3 samples)
	minimum = 5 (3 samples)
	maximum = 155.333 (3 samples)
Flit latency average = 11.431 (3 samples)
	minimum = 5 (3 samples)
	maximum = 155.333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.260365 (3 samples)
	minimum = 0.0906591 (3 samples)
	maximum = 0.479686 (3 samples)
Accepted packet rate average = 0.260365 (3 samples)
	minimum = 0.1144 (3 samples)
	maximum = 0.383302 (3 samples)
Injected flit rate average = 0.288773 (3 samples)
	minimum = 0.14117 (3 samples)
	maximum = 0.479686 (3 samples)
Accepted flit rate average = 0.288773 (3 samples)
	minimum = 0.178324 (3 samples)
	maximum = 0.383302 (3 samples)
Injected packet size average = 1.10911 (3 samples)
Accepted packet size average = 1.10911 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 19 sec (2899 sec)
gpgpu_simulation_rate = 108239 (inst/sec)
gpgpu_simulation_rate = 265 (cycle/sec)
gpgpu_silicon_slowdown = 2641509x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcfddbeb18..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb14..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb10..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb0c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb08..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb04..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeb00..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeafc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaf0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcfddbeaec..

GPGPU-Sim PTX: cudaLaunch for 0x0x576ebf307865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 259690
gpu_sim_insn = 104595456
gpu_ipc =     402.7704
gpu_tot_sim_cycle = 1028697
gpu_tot_sim_insn = 418381824
gpu_tot_ipc =     406.7104
gpu_tot_issued_cta = 4096
gpu_occupancy = 60.3425% 
gpu_tot_occupancy = 60.3908% 
max_total_param_size = 0
gpu_stall_dramfull = 263
gpu_stall_icnt2sh    = 154
partiton_level_parallism =       1.3884
partiton_level_parallism_total  =       1.4015
partiton_level_parallism_util =       1.8160
partiton_level_parallism_util_total  =       1.8174
L2_BW  =     124.4001 GB/Sec
L2_BW_total  =     125.5771 GB/Sec
gpu_total_sim_rate=117522

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6684672
	L1I_total_cache_misses = 3242
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 458752
	L1C_total_cache_misses = 807
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4460
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 503174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 884807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1919570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 160307
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 343257
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 807
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4460
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 777
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5010262
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3242
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3092
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1548288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 344064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5013504

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1919451
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 119
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4460
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 15
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 26800, 26800, 26800, 26800, 26800, 26800, 26800, 26800, 
gpgpu_n_tot_thrd_icount = 419430400
gpgpu_n_tot_w_icount = 13107200
gpgpu_n_stall_shd_mem = 521542
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1179441
gpgpu_n_mem_write_global = 262144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 50331648
gpgpu_n_store_insn = 8388608
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14680064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_l1cache_bkconflict = 25562
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4460
gpgpu_stall_shd_mem[c_mem][resource_stall] = 4460
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25562
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 491520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:398476	W0_Idle:61636	W0_Scoreboard:16927188	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13107200
single_issue_nums: WS0:6553600	WS1:6553600	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9435528 {8:1179441,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35651584 {136:262144,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 188710560 {40:4717764,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8388608 {8:1048576,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 822 
max_icnt2mem_latency = 627 
maxmrqlatency = 621 
max_icnt2sh_latency = 201 
averagemflatency = 200 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 34 
avg_icnt2sh_latency = 15 
mrq_lat_table:488314 	102650 	92817 	117184 	697165 	486202 	286539 	87567 	5321 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3790205 	1970235 	5960 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	87 	85 	7 	1208208 	128904 	86294 	17934 	246 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1340458 	2387424 	1495148 	513441 	29557 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2051 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        92        80        80        80        72       124       120       120       116        80        88        84        80        80        72 
dram[1]:        88       128        80        76        76        88       120       120       120       112        80        88        80        80        76        72 
dram[2]:        96       120        80        76        68        80       120       124       120       120        80        88        80        76        72        72 
dram[3]:       128        80        76        72        96        92       120       120       112       120        80        88        80        76        72        68 
dram[4]:       124        92        80        72        72        76       124       120       120       116        88        88        80        72        80        64 
dram[5]:        88       128        80        68        88        88       120       120       120       112        88        88        76        80        76        64 
maximum service time to same row:
dram[0]:     14097     11275     12198     12109     11996     11329     11531     10013     11809     17600     12315     12625     12456     12997     20543     20619 
dram[1]:     11750     11217     12535     12263     12004     12587     11650     11189     11586     17666     11283     11943     12250     12533     20547     20609 
dram[2]:     12056     10503     12679     12251      9548     10832     11407     10722     12153     17341     13257     10778     12729     10947     20657     20041 
dram[3]:     10986     11450     12309     11365     11162     11035     12039     10598     12934     17385     11886     10611     12299     11665     20369     20622 
dram[4]:     12401     11425     11970     11716     11234     10750     11947      9906     17234     17575     12307     11971     12706     11316     20319     20554 
dram[5]:     11296     10272     12206     12749     12375     10286     11461     11379     17444     17615     12505     10890     12411     11806     20697     20497 
average row accesses per activate:
dram[0]:  4.867034  4.717168  4.669936  4.869174  4.757822  4.802962  4.596904  4.614350  4.571003  4.658045  4.797181  4.822638  4.648159  4.719386  4.455521  4.581007 
dram[1]:  4.713851  5.082837  4.810669  5.122814  4.768217  4.982017  4.618325  5.047892  4.621454  5.031019  4.969353  5.056565  4.559266  5.042801  4.548543  4.927291 
dram[2]:  4.784859  4.678517  4.788558  4.667169  4.699904  4.523687  4.618843  4.520015  4.691207  4.496966  4.852755  4.844207  4.720169  4.521460  4.602897  4.435837 
dram[3]:  5.002628  4.678761  5.067987  4.649897  4.966922  4.694228  5.094215  4.494530  4.977355  4.496324  5.046157  4.827158  5.008135  4.530687  4.902024  4.473434 
dram[4]:  4.869223  4.731921  4.776410  4.708207  4.682751  4.569308  4.637201  4.533382  4.613444  4.508756  4.733191  4.782116  4.709739  4.594303  4.540275  4.517890 
dram[5]:  4.782844  4.967262  4.863574  4.908839  4.819570  4.912099  4.637082  4.909598  4.656286  4.842897  4.938722  5.007156  4.691017  4.926022  4.543733  4.794520 
average row locality = 2363775/498173 = 4.744888
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      5376      5376      5376      5372      5328      5328      5504      5504      5400      5408      5456      5462      5504      5496      5400      5396 
dram[1]:      5376      5376      5374      5372      5328      5328      5504      5504      5408      5414      5448      5460      5494      5488      5406      5400 
dram[2]:      5376      5376      5376      5372      5328      5344      5504      5504      5408      5398      5454      5460      5496      5494      5402      5400 
dram[3]:      5376      5376      5374      5372      5332      5344      5504      5504      5412      5400      5450      5458      5490      5496      5404      5402 
dram[4]:      5376      5376      5374      5376      5332      5344      5504      5504      5404      5400      5462      5460      5500      5496      5398      5400 
dram[5]:      5376      5376      5376      5376      5328      5344      5504      5504      5408      5408      5458      5460      5494      5488      5400      5400 
total dram writes = 520158
bank skew: 5504/5328 = 1.03
chip skew: 86706/86680 = 1.00
average mf latency per bank:
dram[0]:       2200      2310      2211      2276      2174      2270      2181      2268      2172      2235      2144      2254      2172      2224      2160      2224
dram[1]:       2301      2251      2259      2206      2289      2222      2260      2179      2242      2179      2254      2189      2250      2166      2245      2170
dram[2]:       2305      2200      2253      2222      2267      2179      2275      2187      2245      2186      2246      2143      2224      2178      2222      2150
dram[3]:       2261      2309      2192      2269      2215      2296      2184      2270      2174      2247      2186      2259      2154      2241      2146      2254
dram[4]:       2198      2310      2210      2259      2173      2268      2186      2258      2174      2231      2139      2251      2169      2235      2169      2229
dram[5]:       2296      2259      2261      2191      2295      2215      2264      2176      2244      2189      2257      2191      2239      2170      2251      2160
maximum mf latency per bank:
dram[0]:        608       612       589       622       639       685       564       616       768       691       621       627       660       590       653       708
dram[1]:        680       658       607       675       680       661       724       657       622       715       574       615       602       647       674       677
dram[2]:        651       577       665       738       757       598       629       614       631       635       675       613       592       657       623       783
dram[3]:        584       822       563       670       606       599       633       621       598       625       571       621       702       655       752       668
dram[4]:        650       607       560       715       628       792       623       589       565       646       618       602       608       602       628       626
dram[5]:        569       693       639       621       605       712       619       669       703       682       679       595       628       593       629       647
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357877 n_nop=771263 n_act=83928 n_pre=83912 n_ref_event=0 n_req=393975 n_rd=350632 n_rd_L2_A=0 n_write=0 n_wr_bk=86686 bw_util=0.6441
n_activity=1324663 dram_eff=0.6603
bk0: 22056a 987713i bk1: 22096a 983283i bk2: 22072a 980279i bk3: 22176a 987914i bk4: 21972a 990784i bk5: 21980a 988166i bk6: 21892a 980784i bk7: 21944a 978408i bk8: 21860a 976673i bk9: 21788a 979022i bk10: 21776a 990724i bk11: 21768a 987943i bk12: 21860a 979344i bk13: 21840a 985623i bk14: 21792a 977365i bk15: 21760a 981995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786971
Row_Buffer_Locality_read = 0.831005
Row_Buffer_Locality_write = 0.430750
Bank_Level_Parallism = 4.826555
Bank_Level_Parallism_Col = 3.773306
Bank_Level_Parallism_Ready = 1.664948
write_to_read_ratio_blp_rw_average = 0.414240
GrpLevelPara = 2.574312 

BW Util details:
bwutil = 0.644120 
total_CMD = 1357877 
util_bw = 874636 
Wasted_Col = 398980 
Wasted_Row = 35719 
Idle = 48542 

BW Util Bottlenecks: 
RCDc_limit = 255921 
RCDWRc_limit = 56229 
WTRc_limit = 226257 
RTWc_limit = 578008 
CCDLc_limit = 220094 
rwq = 0 
CCDLc_limit_alone = 145479 
WTRc_limit_alone = 214348 
RTWc_limit_alone = 515302 

Commands details: 
total_CMD = 1357877 
n_nop = 771263 
Read = 350632 
Write = 0 
L2_Alloc = 0 
L2_WB = 86686 
n_act = 83928 
n_pre = 83912 
n_ref = 0 
n_req = 393975 
total_req = 437318 

Dual Bus Interface Util: 
issued_total_row = 167840 
issued_total_col = 437318 
Row_Bus_Util =  0.123605 
CoL_Bus_Util = 0.322060 
Either_Row_CoL_Bus_Util = 0.432008 
Issued_on_Two_Bus_Simul_Util = 0.013657 
issued_two_Eff = 0.031612 
queue_avg = 12.951102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9511
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1028784 -   mf: uid=15527054, sid4294967295:w4294967295, part=1, addr=0xc09fe580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1028684), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357877 n_nop=776115 n_act=81057 n_pre=81041 n_ref_event=0 n_req=394016 n_rd=350676 n_rd_L2_A=0 n_write=0 n_wr_bk=86680 bw_util=0.6442
n_activity=1324007 dram_eff=0.6607
bk0: 22088a 983002i bk1: 22040a 994740i bk2: 22112a 987897i bk3: 22216a 993432i bk4: 21940a 987806i bk5: 21992a 999227i bk6: 21896a 978860i bk7: 21912a 997414i bk8: 21896a 982352i bk9: 21784a 997183i bk10: 21760a 995514i bk11: 21764a 995233i bk12: 21832a 977494i bk13: 21880a 991015i bk14: 21800a 987487i bk15: 21764a 992333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794280
Row_Buffer_Locality_read = 0.837237
Row_Buffer_Locality_write = 0.446701
Bank_Level_Parallism = 4.754431
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.658339
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.644176 
total_CMD = 1357877 
util_bw = 874712 
Wasted_Col = 395321 
Wasted_Row = 37720 
Idle = 50124 

BW Util Bottlenecks: 
RCDc_limit = 247417 
RCDWRc_limit = 55633 
WTRc_limit = 221803 
RTWc_limit = 560385 
CCDLc_limit = 219827 
rwq = 0 
CCDLc_limit_alone = 146565 
WTRc_limit_alone = 209545 
RTWc_limit_alone = 499381 

Commands details: 
total_CMD = 1357877 
n_nop = 776115 
Read = 350676 
Write = 0 
L2_Alloc = 0 
L2_WB = 86680 
n_act = 81057 
n_pre = 81041 
n_ref = 0 
n_req = 394016 
total_req = 437356 

Dual Bus Interface Util: 
issued_total_row = 162098 
issued_total_col = 437356 
Row_Bus_Util =  0.119376 
CoL_Bus_Util = 0.322088 
Either_Row_CoL_Bus_Util = 0.428435 
Issued_on_Two_Bus_Simul_Util = 0.013029 
issued_two_Eff = 0.030411 
queue_avg = 13.004170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0042
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357877 n_nop=769858 n_act=84715 n_pre=84699 n_ref_event=0 n_req=393902 n_rd=350556 n_rd_L2_A=0 n_write=0 n_wr_bk=86692 bw_util=0.644
n_activity=1324716 dram_eff=0.6601
bk0: 22088a 988286i bk1: 22052a 982830i bk2: 22088a 986942i bk3: 22092a 978482i bk4: 21940a 994663i bk5: 21964a 980163i bk6: 21908a 979948i bk7: 21864a 972367i bk8: 21892a 983707i bk9: 21760a 972931i bk10: 21760a 987870i bk11: 21772a 988234i bk12: 21896a 982017i bk13: 21904a 972461i bk14: 21768a 981651i bk15: 21808a 980985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784934
Row_Buffer_Locality_read = 0.829454
Row_Buffer_Locality_write = 0.424883
Bank_Level_Parallism = 4.841926
Bank_Level_Parallism_Col = 3.774494
Bank_Level_Parallism_Ready = 1.666073
write_to_read_ratio_blp_rw_average = 0.414365
GrpLevelPara = 2.577996 

BW Util details:
bwutil = 0.644017 
total_CMD = 1357877 
util_bw = 874496 
Wasted_Col = 399938 
Wasted_Row = 35496 
Idle = 47947 

BW Util Bottlenecks: 
RCDc_limit = 257776 
RCDWRc_limit = 56775 
WTRc_limit = 228413 
RTWc_limit = 578130 
CCDLc_limit = 219298 
rwq = 0 
CCDLc_limit_alone = 145323 
WTRc_limit_alone = 216249 
RTWc_limit_alone = 516319 

Commands details: 
total_CMD = 1357877 
n_nop = 769858 
Read = 350556 
Write = 0 
L2_Alloc = 0 
L2_WB = 86692 
n_act = 84715 
n_pre = 84699 
n_ref = 0 
n_req = 393902 
total_req = 437248 

Dual Bus Interface Util: 
issued_total_row = 169414 
issued_total_col = 437248 
Row_Bus_Util =  0.124764 
CoL_Bus_Util = 0.322009 
Either_Row_CoL_Bus_Util = 0.433043 
Issued_on_Two_Bus_Simul_Util = 0.013730 
issued_two_Eff = 0.031705 
queue_avg = 12.864152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.8642
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357877 n_nop=773899 n_act=82135 n_pre=82119 n_ref_event=0 n_req=393979 n_rd=350632 n_rd_L2_A=0 n_write=0 n_wr_bk=86694 bw_util=0.6441
n_activity=1324737 dram_eff=0.6602
bk0: 22060a 997338i bk1: 22072a 983339i bk2: 22136a 998887i bk3: 22084a 978993i bk4: 21960a 998602i bk5: 21968a 986435i bk6: 21904a 996329i bk7: 21896a 968062i bk8: 21912a 995871i bk9: 21760a 973017i bk10: 21764a 997750i bk11: 21764a 986417i bk12: 21880a 995338i bk13: 21908a 976927i bk14: 21764a 994478i bk15: 21800a 981051i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791524
Row_Buffer_Locality_read = 0.835101
Row_Buffer_Locality_write = 0.439038
Bank_Level_Parallism = 4.774807
Bank_Level_Parallism_Col = 3.750293
Bank_Level_Parallism_Ready = 1.664103
write_to_read_ratio_blp_rw_average = 0.414446
GrpLevelPara = 2.556517 

BW Util details:
bwutil = 0.644132 
total_CMD = 1357877 
util_bw = 874652 
Wasted_Col = 397720 
Wasted_Row = 36475 
Idle = 49030 

BW Util Bottlenecks: 
RCDc_limit = 250745 
RCDWRc_limit = 56274 
WTRc_limit = 221150 
RTWc_limit = 564801 
CCDLc_limit = 221478 
rwq = 0 
CCDLc_limit_alone = 147293 
WTRc_limit_alone = 209116 
RTWc_limit_alone = 502650 

Commands details: 
total_CMD = 1357877 
n_nop = 773899 
Read = 350632 
Write = 0 
L2_Alloc = 0 
L2_WB = 86694 
n_act = 82135 
n_pre = 82119 
n_ref = 0 
n_req = 393979 
total_req = 437326 

Dual Bus Interface Util: 
issued_total_row = 164254 
issued_total_col = 437326 
Row_Bus_Util =  0.120964 
CoL_Bus_Util = 0.322066 
Either_Row_CoL_Bus_Util = 0.430067 
Issued_on_Two_Bus_Simul_Util = 0.012963 
issued_two_Eff = 0.030142 
queue_avg = 12.981865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9819
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357877 n_nop=769702 n_act=84625 n_pre=84609 n_ref_event=0 n_req=393901 n_rd=350548 n_rd_L2_A=0 n_write=0 n_wr_bk=86706 bw_util=0.644
n_activity=1325127 dram_eff=0.6599
bk0: 22072a 989668i bk1: 22112a 985757i bk2: 22136a 984991i bk3: 22096a 984957i bk4: 21984a 987794i bk5: 21952a 978463i bk6: 21904a 976362i bk7: 21896a 972803i bk8: 21800a 979598i bk9: 21760a 974546i bk10: 21768a 989541i bk11: 21764a 983180i bk12: 21816a 981218i bk13: 21928a 978733i bk14: 21764a 978821i bk15: 21796a 982097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785162
Row_Buffer_Locality_read = 0.829624
Row_Buffer_Locality_write = 0.425645
Bank_Level_Parallism = 4.846803
Bank_Level_Parallism_Col = 3.777680
Bank_Level_Parallism_Ready = 1.664066
write_to_read_ratio_blp_rw_average = 0.414256
GrpLevelPara = 2.579993 

BW Util details:
bwutil = 0.644026 
total_CMD = 1357877 
util_bw = 874508 
Wasted_Col = 399873 
Wasted_Row = 35166 
Idle = 48330 

BW Util Bottlenecks: 
RCDc_limit = 257491 
RCDWRc_limit = 57165 
WTRc_limit = 230057 
RTWc_limit = 578796 
CCDLc_limit = 218177 
rwq = 0 
CCDLc_limit_alone = 144216 
WTRc_limit_alone = 217692 
RTWc_limit_alone = 517200 

Commands details: 
total_CMD = 1357877 
n_nop = 769702 
Read = 350548 
Write = 0 
L2_Alloc = 0 
L2_WB = 86706 
n_act = 84625 
n_pre = 84609 
n_ref = 0 
n_req = 393901 
total_req = 437254 

Dual Bus Interface Util: 
issued_total_row = 169234 
issued_total_col = 437254 
Row_Bus_Util =  0.124631 
CoL_Bus_Util = 0.322013 
Either_Row_CoL_Bus_Util = 0.433158 
Issued_on_Two_Bus_Simul_Util = 0.013486 
issued_two_Eff = 0.031135 
queue_avg = 12.951579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9516
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1357877 n_nop=774649 n_act=81713 n_pre=81697 n_ref_event=4567768403222847415 n_req=394002 n_rd=350652 n_rd_L2_A=0 n_write=0 n_wr_bk=86700 bw_util=0.6442
n_activity=1324232 dram_eff=0.6605
bk0: 22068a 988217i bk1: 22044a 988764i bk2: 22160a 992564i bk3: 22136a 991152i bk4: 21964a 989305i bk5: 21972a 992364i bk6: 21908a 979731i bk7: 21904a 987167i bk8: 21816a 984620i bk9: 21772a 986908i bk10: 21772a 994927i bk11: 21760a 993889i bk12: 21848a 984262i bk13: 21960a 987922i bk14: 21768a 985032i bk15: 21800a 990393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792608
Row_Buffer_Locality_read = 0.836276
Row_Buffer_Locality_write = 0.439377
Bank_Level_Parallism = 4.769625
Bank_Level_Parallism_Col = 3.750910
Bank_Level_Parallism_Ready = 1.657781
write_to_read_ratio_blp_rw_average = 0.416187
GrpLevelPara = 2.562512 

BW Util details:
bwutil = 0.644170 
total_CMD = 1357877 
util_bw = 874704 
Wasted_Col = 397204 
Wasted_Row = 36584 
Idle = 49385 

BW Util Bottlenecks: 
RCDc_limit = 248803 
RCDWRc_limit = 55222 
WTRc_limit = 220012 
RTWc_limit = 568739 
CCDLc_limit = 221329 
rwq = 0 
CCDLc_limit_alone = 147348 
WTRc_limit_alone = 208173 
RTWc_limit_alone = 506597 

Commands details: 
total_CMD = 1357877 
n_nop = 774649 
Read = 350652 
Write = 0 
L2_Alloc = 0 
L2_WB = 86700 
n_act = 81713 
n_pre = 81697 
n_ref = 4567768403222847415 
n_req = 394002 
total_req = 437352 

Dual Bus Interface Util: 
issued_total_row = 163410 
issued_total_col = 437352 
Row_Bus_Util =  0.120342 
CoL_Bus_Util = 0.322085 
Either_Row_CoL_Bus_Util = 0.429515 
Issued_on_Two_Bus_Simul_Util = 0.012913 
issued_two_Eff = 0.030064 
queue_avg = 12.944548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.9445

========= L2 cache stats =========
L2_cache_bank[0]: Access = 470036, Miss = 262656, Miss_rate = 0.559, Pending_hits = 7519, Reservation_fails = 742
L2_cache_bank[1]: Access = 488836, Miss = 262728, Miss_rate = 0.537, Pending_hits = 8098, Reservation_fails = 184
L2_cache_bank[2]: Access = 490292, Miss = 262700, Miss_rate = 0.536, Pending_hits = 8285, Reservation_fails = 368
L2_cache_bank[3]: Access = 473412, Miss = 262728, Miss_rate = 0.555, Pending_hits = 6356, Reservation_fails = 220
L2_cache_bank[4]: Access = 488984, Miss = 262716, Miss_rate = 0.537, Pending_hits = 8353, Reservation_fails = 393
L2_cache_bank[5]: Access = 469884, Miss = 262608, Miss_rate = 0.559, Pending_hits = 7688, Reservation_fails = 197
L2_cache_bank[6]: Access = 473316, Miss = 262756, Miss_rate = 0.555, Pending_hits = 6235, Reservation_fails = 479
L2_cache_bank[7]: Access = 490200, Miss = 262644, Miss_rate = 0.536, Pending_hits = 8269, Reservation_fails = 186
L2_cache_bank[8]: Access = 469876, Miss = 262620, Miss_rate = 0.559, Pending_hits = 7591, Reservation_fails = 331
L2_cache_bank[9]: Access = 488504, Miss = 262696, Miss_rate = 0.538, Pending_hits = 8174, Reservation_fails = 185
L2_cache_bank[10]: Access = 490852, Miss = 262680, Miss_rate = 0.535, Pending_hits = 8211, Reservation_fails = 161
L2_cache_bank[11]: Access = 472808, Miss = 262740, Miss_rate = 0.556, Pending_hits = 6493, Reservation_fails = 211
L2_total_cache_accesses = 5767000
L2_total_cache_misses = 3152272
L2_total_cache_miss_rate = 0.5466
L2_total_cache_pending_hits = 91272
L2_total_cache_reservation_fails = 3657
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1893018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 68562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 394412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1183236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 68562
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 331
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 18
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 589824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 988
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 108
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3539228
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1730
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 331
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 988
L2_cache_data_port_util = 0.220
L2_cache_fill_port_util = 0.170

icnt_total_pkts_mem_to_simt=5767000
icnt_total_pkts_simt_to_mem=2228197
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.107
	minimum = 5
	maximum = 112
Network latency average = 12.044
	minimum = 5
	maximum = 112
Slowest packet = 5662304
Flit latency average = 11.2829
	minimum = 5
	maximum = 112
Slowest flit = 6278633
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.25711
	minimum = 0.0885671 (at node 13)
	maximum = 0.471162 (at node 25)
Accepted packet rate average = 0.25711
	minimum = 0.112838 (at node 23)
	maximum = 0.382425 (at node 10)
Injected flit rate average = 0.28515
	minimum = 0.138842 (at node 13)
	maximum = 0.471162 (at node 25)
Accepted flit rate average= 0.28515
	minimum = 0.175914 (at node 23)
	maximum = 0.382425 (at node 10)
Injected packet length average = 1.10906
Accepted packet length average = 1.10906
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2298 (4 samples)
	minimum = 5 (4 samples)
	maximum = 147.75 (4 samples)
Network latency average = 12.1672 (4 samples)
	minimum = 5 (4 samples)
	maximum = 144.5 (4 samples)
Flit latency average = 11.394 (4 samples)
	minimum = 5 (4 samples)
	maximum = 144.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.259552 (4 samples)
	minimum = 0.0901361 (4 samples)
	maximum = 0.477555 (4 samples)
Accepted packet rate average = 0.259552 (4 samples)
	minimum = 0.114009 (4 samples)
	maximum = 0.383083 (4 samples)
Injected flit rate average = 0.287867 (4 samples)
	minimum = 0.140588 (4 samples)
	maximum = 0.477555 (4 samples)
Accepted flit rate average = 0.287867 (4 samples)
	minimum = 0.177721 (4 samples)
	maximum = 0.383083 (4 samples)
Injected packet size average = 1.10909 (4 samples)
Accepted packet size average = 1.10909 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 20 sec (3560 sec)
gpgpu_simulation_rate = 117522 (inst/sec)
gpgpu_simulation_rate = 288 (cycle/sec)
gpgpu_silicon_slowdown = 2430555x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time: 3554.583 (s)
Accuracy: 1.283636e-05
GPGPU-Sim: *** exit detected ***
