Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 28 16:03:00 2019
| Host         : DESKTOP-1TO822B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 313 register/latch pins with no clock driven by root clock pin: my_20khz/clk_20k_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vi/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi/ssd/highfreq_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2282 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.217        0.000                      0                  226        0.129        0.000                      0                  226        3.000        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.479        0.000                      0                  142        0.252        0.000                      0                  142        3.000        0.000                       0                    83  
  clk_out1_clk_wiz_0        0.217        0.000                      0                   84        0.129        0.000                      0                   84        4.130        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 vc1/count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 1.138ns (20.714%)  route 4.356ns (79.286%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.548     5.069    vc1/CLK_IBUF_BUFG
    SLICE_X50Y68         FDRE                                         r  vc1/count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  vc1/count2_reg[9]/Q
                         net (fo=11, routed)          1.345     6.932    vc1/count2_reg[9]
    SLICE_X50Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.056 r  vc1/sclk_i_22/O
                         net (fo=1, routed)           0.812     7.868    vc1/sclk_i_22_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.992 r  vc1/sclk_i_16/O
                         net (fo=1, routed)           0.897     8.890    vc1/sclk_i_16_n_0
    SLICE_X50Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.014 r  vc1/sclk_i_8/O
                         net (fo=1, routed)           0.636     9.650    vc1/sclk_i_8_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.774 r  vc1/sclk_i_4/O
                         net (fo=1, routed)           0.665    10.439    vc1/sclk_i_4_n_0
    SLICE_X51Y66         LUT6 (Prop_lut6_I2_O)        0.124    10.563 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.563    vc1/sclk_i_1_n_0
    SLICE_X51Y66         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.435    14.776    vc1/CLK_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X51Y66         FDRE (Setup_fdre_C_D)        0.029    15.042    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.616ns (40.405%)  route 2.384ns (59.595%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[2]/Q
                         net (fo=6, routed)           0.838     6.386    vc1/max_value[2]
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.510 r  vc1/max_value1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.510    vi/S[0]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.060 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    vi/max_value1_carry_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.821     8.039    vi/max_value1
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.368 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.724     9.092    vi/max_value[11]_i_1_n_0
    SLICE_X56Y46         FDRE                                         r  vi/max_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.453    14.794    vi/CLK_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  vi/max_value_reg[3]/C
                         clock pessimism              0.276    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X56Y46         FDRE (Setup_fdre_C_R)       -0.524    14.511    vi/max_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  5.419    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.616ns (40.405%)  route 2.384ns (59.595%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[2]/Q
                         net (fo=6, routed)           0.838     6.386    vc1/max_value[2]
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.510 r  vc1/max_value1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.510    vi/S[0]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.060 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    vi/max_value1_carry_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.821     8.039    vi/max_value1
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.368 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.724     9.092    vi/max_value[11]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.453    14.794    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[0]/C
                         clock pessimism              0.298    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X57Y46         FDRE (Setup_fdre_C_R)       -0.429    14.628    vi/max_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.616ns (40.405%)  route 2.384ns (59.595%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[2]/Q
                         net (fo=6, routed)           0.838     6.386    vc1/max_value[2]
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.510 r  vc1/max_value1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.510    vi/S[0]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.060 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    vi/max_value1_carry_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.821     8.039    vi/max_value1
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.368 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.724     9.092    vi/max_value[11]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.453    14.794    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[1]/C
                         clock pessimism              0.298    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X57Y46         FDRE (Setup_fdre_C_R)       -0.429    14.628    vi/max_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.616ns (40.405%)  route 2.384ns (59.595%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[2]/Q
                         net (fo=6, routed)           0.838     6.386    vc1/max_value[2]
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.510 r  vc1/max_value1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.510    vi/S[0]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.060 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    vi/max_value1_carry_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.821     8.039    vi/max_value1
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.368 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.724     9.092    vi/max_value[11]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.453    14.794    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[2]/C
                         clock pessimism              0.298    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X57Y46         FDRE (Setup_fdre_C_R)       -0.429    14.628    vi/max_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.616ns (40.405%)  route 2.384ns (59.595%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[2]/Q
                         net (fo=6, routed)           0.838     6.386    vc1/max_value[2]
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.510 r  vc1/max_value1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.510    vi/S[0]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.060 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    vi/max_value1_carry_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.821     8.039    vi/max_value1
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.368 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.724     9.092    vi/max_value[11]_i_1_n_0
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.453    14.794    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[6]/C
                         clock pessimism              0.298    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X57Y46         FDRE (Setup_fdre_C_R)       -0.429    14.628    vi/max_value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.616ns (41.880%)  route 2.243ns (58.120%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[2]/Q
                         net (fo=6, routed)           0.838     6.386    vc1/max_value[2]
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.510 r  vc1/max_value1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.510    vi/S[0]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.060 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    vi/max_value1_carry_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.821     8.039    vi/max_value1
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.368 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.583     8.951    vi/max_value[11]_i_1_n_0
    SLICE_X56Y47         FDRE                                         r  vi/max_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.454    14.795    vi/CLK_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  vi/max_value_reg[10]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y47         FDRE (Setup_fdre_C_R)       -0.524    14.509    vi/max_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.616ns (41.880%)  route 2.243ns (58.120%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[2]/Q
                         net (fo=6, routed)           0.838     6.386    vc1/max_value[2]
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.510 r  vc1/max_value1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.510    vi/S[0]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.060 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    vi/max_value1_carry_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.821     8.039    vi/max_value1
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.368 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.583     8.951    vi/max_value[11]_i_1_n_0
    SLICE_X56Y47         FDRE                                         r  vi/max_value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.454    14.795    vi/CLK_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  vi/max_value_reg[11]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y47         FDRE (Setup_fdre_C_R)       -0.524    14.509    vi/max_value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.616ns (41.880%)  route 2.243ns (58.120%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[2]/Q
                         net (fo=6, routed)           0.838     6.386    vc1/max_value[2]
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.510 r  vc1/max_value1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.510    vi/S[0]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.060 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    vi/max_value1_carry_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.821     8.039    vi/max_value1
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.368 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.583     8.951    vi/max_value[11]_i_1_n_0
    SLICE_X56Y47         FDRE                                         r  vi/max_value_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.454    14.795    vi/CLK_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  vi/max_value_reg[8]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X56Y47         FDRE (Setup_fdre_C_R)       -0.524    14.509    vi/max_value_reg[8]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.616ns (41.880%)  route 2.243ns (58.120%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.571     5.092    vi/CLK_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  vi/max_value_reg[2]/Q
                         net (fo=6, routed)           0.838     6.386    vc1/max_value[2]
    SLICE_X57Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.510 r  vc1/max_value1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.510    vi/S[0]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.060 r  vi/max_value1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.060    vi/max_value1_carry_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.217 f  vi/max_value1_carry__0/CO[1]
                         net (fo=2, routed)           0.821     8.039    vi/max_value1
    SLICE_X55Y47         LUT2 (Prop_lut2_I1_O)        0.329     8.368 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.583     8.951    vi/max_value[11]_i_1_n_0
    SLICE_X57Y47         FDRE                                         r  vi/max_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.454    14.795    vi/CLK_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  vi/max_value_reg[4]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X57Y47         FDRE (Setup_fdre_C_R)       -0.429    14.604    vi/max_value_reg[4]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  vi/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.694    vi/counter_reg_n_0_[11]
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  vi/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    vi/counter_reg[8]_i_1_n_4
    SLICE_X43Y42         FDRE                                         r  vi/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.959    vi/CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  vi/counter_reg[11]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  vi/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.694    vi/counter_reg_n_0_[3]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  vi/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    vi/counter_reg[0]_i_1_n_4
    SLICE_X43Y40         FDRE                                         r  vi/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.959    vi/CLK_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  vi/counter_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  vi/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.694    vi/counter_reg_n_0_[7]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  vi/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    vi/counter_reg[4]_i_1_n_4
    SLICE_X43Y41         FDRE                                         r  vi/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.959    vi/CLK_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  vi/counter_reg[7]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.446    vi/CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  vi/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vi/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.695    vi/counter_reg_n_0_[15]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  vi/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    vi/counter_reg[12]_i_1_n_4
    SLICE_X43Y43         FDRE                                         r  vi/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.833     1.960    vi/CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  vi/counter_reg[15]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    vi/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.446    vi/CLK_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  vi/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vi/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.695    vi/counter_reg_n_0_[19]
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  vi/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    vi/counter_reg[16]_i_1_n_4
    SLICE_X43Y44         FDRE                                         r  vi/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.833     1.960    vi/CLK_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  vi/counter_reg[19]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    vi/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.446    vi/CLK_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  vi/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vi/counter_reg[23]/Q
                         net (fo=1, routed)           0.108     1.695    vi/counter_reg_n_0_[23]
    SLICE_X43Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  vi/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    vi/counter_reg[20]_i_1_n_4
    SLICE_X43Y45         FDRE                                         r  vi/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.833     1.960    vi/CLK_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  vi/counter_reg[23]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    vi/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/clk_20k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.495%)  route 0.223ns (54.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.446    my_20khz/CLK_IBUF_BUFG
    SLICE_X32Y45         FDRE                                         r  my_20khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_20khz/counter_reg[2]/Q
                         net (fo=3, routed)           0.223     1.810    my_20khz/counter[2]
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  my_20khz/clk_20k_i_1/O
                         net (fo=1, routed)           0.000     1.855    my_20khz/clk_20k_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  my_20khz/clk_20k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.831     1.958    my_20khz/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  my_20khz/clk_20k_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.600    my_20khz/clk_20k_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vi/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  vi/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.691    vi/counter_reg_n_0_[4]
    SLICE_X43Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  vi/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    vi/counter_reg[4]_i_1_n_7
    SLICE_X43Y41         FDRE                                         r  vi/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.959    vi/CLK_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  vi/counter_reg[4]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vi/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  vi/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.691    vi/counter_reg_n_0_[8]
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  vi/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    vi/counter_reg[8]_i_1_n_7
    SLICE_X43Y42         FDRE                                         r  vi/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.832     1.959    vi/CLK_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  vi/counter_reg[8]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vi/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.446    vi/CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  vi/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vi/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.692    vi/counter_reg_n_0_[12]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  vi/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    vi/counter_reg[12]_i_1_n_7
    SLICE_X43Y43         FDRE                                         r  vi/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.833     1.960    vi/CLK_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  vi/counter_reg[12]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    vi/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y68     vc1/count2_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y68     vc1/count2_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y66     vc1/count2_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y66     vc1/count2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y66     vc1/count2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y67     vc1/count2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y67     vc1/count2_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y67     vc1/count2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y42     vi/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y42     vi/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y43     vi/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y43     vi/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y43     vi/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y43     vi/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y44     vi/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y44     vi/counter_reg[17]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y68     vc1/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y68     vc1/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y66     vc1/count2_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y66     vc1/count2_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y66     vc1/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y67     vc1/count2_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y67     vc1/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y67     vc1/count2_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 2.468ns (27.935%)  route 6.367ns (72.065%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.554     5.075    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y54         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=218, routed)         1.499     7.030    dw/Sample_Memory_reg_384_447_3_5/ADDRA0
    SLICE_X42Y47         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.154 f  dw/Sample_Memory_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           1.023     8.177    dw/Sample_Memory_reg_384_447_3_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.301 f  dw/VGA_Red_waveform0_carry_i_90/O
                         net (fo=1, routed)           0.000     8.301    dw/VGA_Red_waveform0_carry_i_90_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.546 f  dw/VGA_Red_waveform0_carry_i_66/O
                         net (fo=1, routed)           0.641     9.187    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_7
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.298     9.485 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_32/O
                         net (fo=3, routed)           0.794    10.278    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.402 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.418    10.820    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.119    10.939 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10/O
                         net (fo=1, routed)           0.420    11.359    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.332    11.691 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.691    dw/S[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.089 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.616    12.705    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.829 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.314    13.143    nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.267 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.643    13.910    nolabel_line80/VGA_RED0[3]
    SLICE_X38Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.446    14.047    nolabel_line80/CLK_VGA
    SLICE_X38Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_7/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.072    14.154    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)       -0.028    14.126    nolabel_line80/VGA_RED_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 2.468ns (28.156%)  route 6.297ns (71.844%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.554     5.075    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y54         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=218, routed)         1.499     7.030    dw/Sample_Memory_reg_384_447_3_5/ADDRA0
    SLICE_X42Y47         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.154 f  dw/Sample_Memory_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           1.023     8.177    dw/Sample_Memory_reg_384_447_3_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.301 f  dw/VGA_Red_waveform0_carry_i_90/O
                         net (fo=1, routed)           0.000     8.301    dw/VGA_Red_waveform0_carry_i_90_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.546 f  dw/VGA_Red_waveform0_carry_i_66/O
                         net (fo=1, routed)           0.641     9.187    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_7
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.298     9.485 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_32/O
                         net (fo=3, routed)           0.794    10.278    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.402 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.418    10.820    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.119    10.939 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10/O
                         net (fo=1, routed)           0.420    11.359    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.332    11.691 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.691    dw/S[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.089 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.616    12.705    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.829 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.314    13.143    nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.267 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.574    13.840    nolabel_line80/VGA_RED0[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.446    14.047    nolabel_line80/CLK_VGA
    SLICE_X39Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.072    14.154    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)       -0.081    14.073    nolabel_line80/VGA_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.073    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_GREEN_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 2.468ns (27.967%)  route 6.357ns (72.033%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.554     5.075    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y54         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=218, routed)         1.499     7.030    dw/Sample_Memory_reg_384_447_3_5/ADDRA0
    SLICE_X42Y47         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.154 f  dw/Sample_Memory_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           1.023     8.177    dw/Sample_Memory_reg_384_447_3_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.301 f  dw/VGA_Red_waveform0_carry_i_90/O
                         net (fo=1, routed)           0.000     8.301    dw/VGA_Red_waveform0_carry_i_90_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.546 f  dw/VGA_Red_waveform0_carry_i_66/O
                         net (fo=1, routed)           0.641     9.187    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_7
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.298     9.485 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_32/O
                         net (fo=3, routed)           0.794    10.278    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.402 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.418    10.820    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.119    10.939 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10/O
                         net (fo=1, routed)           0.420    11.359    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.332    11.691 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.691    dw/S[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.089 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.616    12.705    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.829 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.557    13.386    nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.510 r  nolabel_line80/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.390    13.900    nolabel_line80/VGA_GREEN0[3]
    SLICE_X39Y52         FDRE                                         r  nolabel_line80/VGA_GREEN_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.436    14.036    nolabel_line80/CLK_VGA
    SLICE_X39Y52         FDRE                                         r  nolabel_line80/VGA_GREEN_reg[3]_lopt_replica_2/C
                         clock pessimism              0.258    14.294    
                         clock uncertainty           -0.072    14.222    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)       -0.061    14.161    nolabel_line80/VGA_GREEN_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.161    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 2.468ns (28.156%)  route 6.297ns (71.844%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.554     5.075    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y54         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=218, routed)         1.499     7.030    dw/Sample_Memory_reg_384_447_3_5/ADDRA0
    SLICE_X42Y47         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.154 f  dw/Sample_Memory_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           1.023     8.177    dw/Sample_Memory_reg_384_447_3_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.301 f  dw/VGA_Red_waveform0_carry_i_90/O
                         net (fo=1, routed)           0.000     8.301    dw/VGA_Red_waveform0_carry_i_90_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.546 f  dw/VGA_Red_waveform0_carry_i_66/O
                         net (fo=1, routed)           0.641     9.187    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_7
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.298     9.485 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_32/O
                         net (fo=3, routed)           0.794    10.278    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.402 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.418    10.820    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.119    10.939 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10/O
                         net (fo=1, routed)           0.420    11.359    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.332    11.691 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.691    dw/S[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.089 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.616    12.705    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.829 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.314    13.143    nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.267 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.574    13.840    nolabel_line80/VGA_RED0[3]
    SLICE_X38Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.446    14.047    nolabel_line80/CLK_VGA
    SLICE_X38Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.072    14.154    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)       -0.031    14.123    nolabel_line80/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_GREEN_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.774ns  (logic 2.468ns (28.128%)  route 6.306ns (71.872%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.554     5.075    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y54         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=218, routed)         1.499     7.030    dw/Sample_Memory_reg_384_447_3_5/ADDRA0
    SLICE_X42Y47         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.154 f  dw/Sample_Memory_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           1.023     8.177    dw/Sample_Memory_reg_384_447_3_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.301 f  dw/VGA_Red_waveform0_carry_i_90/O
                         net (fo=1, routed)           0.000     8.301    dw/VGA_Red_waveform0_carry_i_90_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.546 f  dw/VGA_Red_waveform0_carry_i_66/O
                         net (fo=1, routed)           0.641     9.187    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_7
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.298     9.485 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_32/O
                         net (fo=3, routed)           0.794    10.278    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.402 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.418    10.820    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.119    10.939 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10/O
                         net (fo=1, routed)           0.420    11.359    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.332    11.691 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.691    dw/S[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.089 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.616    12.705    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.829 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.557    13.386    nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I5_O)        0.124    13.510 r  nolabel_line80/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.339    13.849    nolabel_line80/VGA_GREEN0[3]
    SLICE_X36Y52         FDRE                                         r  nolabel_line80/VGA_GREEN_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.436    14.036    nolabel_line80/CLK_VGA
    SLICE_X36Y52         FDRE                                         r  nolabel_line80/VGA_GREEN_reg[3]_lopt_replica/C
                         clock pessimism              0.258    14.294    
                         clock uncertainty           -0.072    14.222    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)       -0.047    14.175    nolabel_line80/VGA_GREEN_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 2.468ns (28.642%)  route 6.149ns (71.358%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.554     5.075    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y54         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=218, routed)         1.499     7.030    dw/Sample_Memory_reg_384_447_3_5/ADDRA0
    SLICE_X42Y47         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.154 f  dw/Sample_Memory_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           1.023     8.177    dw/Sample_Memory_reg_384_447_3_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.301 f  dw/VGA_Red_waveform0_carry_i_90/O
                         net (fo=1, routed)           0.000     8.301    dw/VGA_Red_waveform0_carry_i_90_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.546 f  dw/VGA_Red_waveform0_carry_i_66/O
                         net (fo=1, routed)           0.641     9.187    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_7
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.298     9.485 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_32/O
                         net (fo=3, routed)           0.794    10.278    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.402 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.418    10.820    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.119    10.939 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10/O
                         net (fo=1, routed)           0.420    11.359    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.332    11.691 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.691    dw/S[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.089 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.616    12.705    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.829 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.314    13.143    nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.267 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.425    13.691    nolabel_line80/VGA_RED0[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.446    14.047    nolabel_line80/CLK_VGA
    SLICE_X39Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_5/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.072    14.154    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)       -0.058    14.096    nolabel_line80/VGA_RED_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 2.468ns (28.642%)  route 6.149ns (71.358%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.554     5.075    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y54         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=218, routed)         1.499     7.030    dw/Sample_Memory_reg_384_447_3_5/ADDRA0
    SLICE_X42Y47         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.154 f  dw/Sample_Memory_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           1.023     8.177    dw/Sample_Memory_reg_384_447_3_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.301 f  dw/VGA_Red_waveform0_carry_i_90/O
                         net (fo=1, routed)           0.000     8.301    dw/VGA_Red_waveform0_carry_i_90_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.546 f  dw/VGA_Red_waveform0_carry_i_66/O
                         net (fo=1, routed)           0.641     9.187    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_7
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.298     9.485 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_32/O
                         net (fo=3, routed)           0.794    10.278    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.402 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.418    10.820    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.119    10.939 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10/O
                         net (fo=1, routed)           0.420    11.359    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.332    11.691 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.691    dw/S[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.089 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.616    12.705    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.829 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.314    13.143    nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.267 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.425    13.691    nolabel_line80/VGA_RED0[3]
    SLICE_X38Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.446    14.047    nolabel_line80/CLK_VGA
    SLICE_X38Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_6/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.072    14.154    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)       -0.036    14.118    nolabel_line80/VGA_RED_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.118    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 2.468ns (28.680%)  route 6.137ns (71.320%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.554     5.075    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y54         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=218, routed)         1.499     7.030    dw/Sample_Memory_reg_384_447_3_5/ADDRA0
    SLICE_X42Y47         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.154 f  dw/Sample_Memory_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           1.023     8.177    dw/Sample_Memory_reg_384_447_3_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.301 f  dw/VGA_Red_waveform0_carry_i_90/O
                         net (fo=1, routed)           0.000     8.301    dw/VGA_Red_waveform0_carry_i_90_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.546 f  dw/VGA_Red_waveform0_carry_i_66/O
                         net (fo=1, routed)           0.641     9.187    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_7
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.298     9.485 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_32/O
                         net (fo=3, routed)           0.794    10.278    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.402 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.418    10.820    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.119    10.939 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10/O
                         net (fo=1, routed)           0.420    11.359    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.332    11.691 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.691    dw/S[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.089 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.616    12.705    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.829 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.314    13.143    nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.267 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.414    13.680    nolabel_line80/VGA_RED0[3]
    SLICE_X38Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.446    14.047    nolabel_line80/CLK_VGA
    SLICE_X38Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.072    14.154    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)       -0.045    14.109    nolabel_line80/VGA_RED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.109    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 2.468ns (28.815%)  route 6.097ns (71.185%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.554     5.075    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y54         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=218, routed)         1.499     7.030    dw/Sample_Memory_reg_384_447_3_5/ADDRA0
    SLICE_X42Y47         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.154 f  dw/Sample_Memory_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           1.023     8.177    dw/Sample_Memory_reg_384_447_3_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.301 f  dw/VGA_Red_waveform0_carry_i_90/O
                         net (fo=1, routed)           0.000     8.301    dw/VGA_Red_waveform0_carry_i_90_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.546 f  dw/VGA_Red_waveform0_carry_i_66/O
                         net (fo=1, routed)           0.641     9.187    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_7
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.298     9.485 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_32/O
                         net (fo=3, routed)           0.794    10.278    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.402 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.418    10.820    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.119    10.939 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10/O
                         net (fo=1, routed)           0.420    11.359    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.332    11.691 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.691    dw/S[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.089 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.616    12.705    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.829 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.314    13.143    nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.267 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.373    13.640    nolabel_line80/VGA_RED0[3]
    SLICE_X39Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.446    14.047    nolabel_line80/CLK_VGA
    SLICE_X39Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_2/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.072    14.154    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)       -0.075    14.079    nolabel_line80/VGA_RED_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                         -13.640    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_RED_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 2.468ns (28.642%)  route 6.149ns (71.358%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.575     5.096    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.554     5.075    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y54         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=218, routed)         1.499     7.030    dw/Sample_Memory_reg_384_447_3_5/ADDRA0
    SLICE_X42Y47         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.154 f  dw/Sample_Memory_reg_384_447_3_5/RAMA/O
                         net (fo=1, routed)           1.023     8.177    dw/Sample_Memory_reg_384_447_3_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.301 f  dw/VGA_Red_waveform0_carry_i_90/O
                         net (fo=1, routed)           0.000     8.301    dw/VGA_Red_waveform0_carry_i_90_n_0
    SLICE_X43Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     8.546 f  dw/VGA_Red_waveform0_carry_i_66/O
                         net (fo=1, routed)           0.641     9.187    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_7
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.298     9.485 f  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_32/O
                         net (fo=3, routed)           0.794    10.278    nolabel_line80/VGA_CONTROL/VGA_Red_waveform2[3]
    SLICE_X43Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.402 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.418    10.820    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X43Y49         LUT3 (Prop_lut3_I1_O)        0.119    10.939 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10/O
                         net (fo=1, routed)           0.420    11.359    nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_10_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.332    11.691 r  nolabel_line80/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.691    dw/S[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.089 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.616    12.705    nolabel_line80/VGA_CONTROL/CO[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.829 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.314    13.143    nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_3_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.267 r  nolabel_line80/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.425    13.691    nolabel_line80/VGA_RED0[3]
    SLICE_X38Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.457    14.058    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.446    14.047    nolabel_line80/CLK_VGA
    SLICE_X38Y48         FDRE                                         r  nolabel_line80/VGA_RED_reg[3]_lopt_replica_4/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.072    14.154    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)       -0.013    14.141    nolabel_line80/VGA_RED_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                  0.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.355ns (70.781%)  route 0.147ns (29.219%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.565     1.448    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y49         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=10, routed)          0.146     1.735    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.895 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.896    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.950 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X44Y50         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.833     1.960    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y50         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.366ns (71.408%)  route 0.147ns (28.592%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.565     1.448    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y49         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=10, routed)          0.146     1.735    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.895 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.896    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.961 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.961    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X44Y50         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.833     1.960    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y50         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.391ns (72.738%)  route 0.147ns (27.262%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.565     1.448    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y49         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=10, routed)          0.146     1.735    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.895 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.896    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.986 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X44Y50         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.833     1.960    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y50         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.391ns (72.738%)  route 0.147ns (27.262%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.565     1.448    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y49         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=10, routed)          0.146     1.735    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.895 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.896    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.986 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.986    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X44Y50         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.833     1.960    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y50         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.394ns (72.889%)  route 0.147ns (27.111%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.565     1.448    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y49         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=10, routed)          0.146     1.735    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.895 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.896    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.935 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.989 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.989    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X44Y51         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.833     1.960    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y51         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.216%)  route 0.377ns (72.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.562     1.445    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X41Y51         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line80/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.377     1.963    nolabel_line80/v_sync_reg
    SLICE_X36Y46         FDRE                                         r  nolabel_line80/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.832     1.959    nolabel_line80/CLK_VGA
    SLICE_X36Y46         FDRE                                         r  nolabel_line80/VGA_VS_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.070     1.785    nolabel_line80/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.405ns (73.430%)  route 0.147ns (26.570%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.565     1.448    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y49         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=10, routed)          0.146     1.735    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.895 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.896    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.935 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.000 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.000    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X44Y51         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.833     1.960    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y51         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.430ns (74.582%)  route 0.147ns (25.418%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.565     1.448    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y49         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=10, routed)          0.146     1.735    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.895 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.896    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.935 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.025 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X44Y51         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.833     1.960    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y51         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.430ns (74.582%)  route 0.147ns (25.418%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.565     1.448    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y49         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=10, routed)          0.146     1.735    nolabel_line80/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.895 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.896    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.935 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.935    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.025 r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.025    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_6
    SLICE_X44Y51         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.833     1.960    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X44Y51         FDRE                                         r  nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X44Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.905%)  route 0.147ns (37.095%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.549     1.432    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.561     1.444    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y56         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=22, routed)          0.147     1.732    nolabel_line80/VGA_CONTROL/VGA_HORZ_COORD__0[11]
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X43Y56         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.817     1.944    nolabel_line80/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line80/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line80/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.831     1.958    nolabel_line80/VGA_CONTROL/clk_out1
    SLICE_X43Y56         FDRE                                         r  nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.105     1.549    nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y3    nolabel_line80/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X43Y56     nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X38Y61     nolabel_line80/VGA_CONTROL/h_sync_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y51     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y51     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y61     nolabel_line80/VGA_CONTROL/h_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y48     nolabel_line80/VGA_RED_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y48     nolabel_line80/VGA_RED_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y48     nolabel_line80/VGA_RED_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y48     nolabel_line80/VGA_RED_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y48     nolabel_line80/VGA_RED_reg[3]_lopt_replica_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y48     nolabel_line80/VGA_RED_reg[3]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y48     nolabel_line80/VGA_RED_reg[3]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X38Y48     nolabel_line80/VGA_RED_reg[3]_lopt_replica_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y48     nolabel_line80/VGA_RED_reg[3]_lopt_replica_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y56     nolabel_line80/VGA_CONTROL/h_cntr_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y49     nolabel_line80/VGA_CONTROL/v_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y51     nolabel_line80/VGA_CONTROL/v_sync_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    nolabel_line80/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line80/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



