<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1301" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1301{left:782px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1301{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_1301{left:697px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1301{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_1301{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_1301{left:323px;bottom:1034px;letter-spacing:0.13px;}
#t7_1301{left:70px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t8_1301{left:70px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t9_1301{left:70px;bottom:819px;letter-spacing:-0.14px;word-spacing:0.02px;}
#ta_1301{left:70px;bottom:800px;letter-spacing:-0.15px;}
#tb_1301{left:70px;bottom:782px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tc_1301{left:70px;bottom:764px;letter-spacing:-0.16px;word-spacing:0.01px;}
#td_1301{left:70px;bottom:727px;letter-spacing:-0.14px;word-spacing:0.03px;}
#te_1301{left:91px;bottom:709px;letter-spacing:-0.14px;}
#tf_1301{left:75px;bottom:672px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#tg_1301{left:91px;bottom:654px;letter-spacing:-0.17px;}
#th_1301{left:118px;bottom:635px;letter-spacing:-0.14px;word-spacing:0.03px;}
#ti_1301{left:70px;bottom:619px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tj_1301{left:118px;bottom:600px;letter-spacing:-0.16px;word-spacing:0.04px;}
#tk_1301{left:91px;bottom:582px;letter-spacing:-0.12px;}
#tl_1301{left:145px;bottom:582px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tm_1301{left:118px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#tn_1301{left:70px;bottom:547px;letter-spacing:-0.18px;}
#to_1301{left:118px;bottom:529px;letter-spacing:-0.16px;word-spacing:0.04px;}
#tp_1301{left:70px;bottom:510px;letter-spacing:-0.14px;}
#tq_1301{left:70px;bottom:492px;letter-spacing:-0.15px;}
#tr_1301{left:70px;bottom:455px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ts_1301{left:91px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#tt_1301{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#tu_1301{left:70px;bottom:402px;letter-spacing:-0.17px;}
#tv_1301{left:85px;bottom:383px;letter-spacing:-0.16px;word-spacing:0.04px;}
#tw_1301{left:70px;bottom:347px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tx_1301{left:70px;bottom:310px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#ty_1301{left:70px;bottom:273px;letter-spacing:-0.15px;}
#tz_1301{left:70px;bottom:237px;letter-spacing:-0.17px;word-spacing:0.04px;}
#t10_1301{left:91px;bottom:218px;letter-spacing:-0.17px;word-spacing:-0.01px;}
#t11_1301{left:91px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t12_1301{left:70px;bottom:163px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t13_1301{left:91px;bottom:145px;letter-spacing:-0.14px;}
#t14_1301{left:70px;bottom:127px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t15_1301{left:70px;bottom:108px;letter-spacing:-0.17px;word-spacing:0.04px;}
#t16_1301{left:74px;bottom:1013px;letter-spacing:-0.16px;}
#t17_1301{left:244px;bottom:1013px;letter-spacing:-0.14px;}
#t18_1301{left:375px;bottom:1013px;letter-spacing:-0.12px;word-spacing:0.07px;}
#t19_1301{left:457px;bottom:1013px;letter-spacing:-0.12px;}
#t1a_1301{left:74px;bottom:988px;letter-spacing:-0.14px;}
#t1b_1301{left:244px;bottom:988px;letter-spacing:-0.12px;}
#t1c_1301{left:375px;bottom:988px;letter-spacing:-0.15px;}
#t1d_1301{left:457px;bottom:988px;letter-spacing:-0.12px;}
#t1e_1301{left:74px;bottom:964px;letter-spacing:-0.16px;}
#t1f_1301{left:244px;bottom:964px;letter-spacing:-0.12px;}
#t1g_1301{left:375px;bottom:964px;}
#t1h_1301{left:457px;bottom:964px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_1301{left:74px;bottom:940px;letter-spacing:-0.15px;}
#t1j_1301{left:244px;bottom:940px;letter-spacing:-0.13px;}
#t1k_1301{left:375px;bottom:940px;letter-spacing:-0.15px;}
#t1l_1301{left:457px;bottom:940px;letter-spacing:-0.12px;}

.s1_1301{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1301{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1301{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1301{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1301{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_1301{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_1301{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1301" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1301Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1301" style="-webkit-user-select: none;"><object width="935" height="1210" data="1301/1301.svg" type="image/svg+xml" id="pdf1301" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1301" class="t s1_1301">Vol. 3D </span><span id="t2_1301" class="t s1_1301">37-5 </span>
<span id="t3_1301" class="t s2_1301">ENCLAVE EXITING EVENTS </span>
<span id="t4_1301" class="t s3_1301">37.4.1 </span><span id="t5_1301" class="t s3_1301">AEX Operational Detail </span>
<span id="t6_1301" class="t s4_1301">Temp Variables in AEX Operational Flow </span>
<span id="t7_1301" class="t s5_1301">The pseudo code in this section describes the internal operations that are executed when an AEX occurs in enclave </span>
<span id="t8_1301" class="t s5_1301">mode. These operations occur just before the normal interrupt or exception processing occurs. </span>
<span id="t9_1301" class="t s5_1301">(* Save RIP for later use *) </span>
<span id="ta_1301" class="t s5_1301">TMP_RIP = Linear Address of Resume RIP </span>
<span id="tb_1301" class="t s5_1301">(* Is the processor in 64-bit mode? *) </span>
<span id="tc_1301" class="t s5_1301">TMP_MODE64 := ((IA32_EFER.LMA = 1) &amp;&amp; (CS.L = 1)); </span>
<span id="td_1301" class="t s5_1301">(* Save all registers, When saving EFLAGS, the TF bit is set to 0 and </span>
<span id="te_1301" class="t s5_1301">the RF bit is set to what would have been saved on stack in the non-SGX case *) </span>
<span id="tf_1301" class="t s5_1301">IF (TMP_MODE64 = 0) </span>
<span id="tg_1301" class="t s5_1301">THEN </span>
<span id="th_1301" class="t s5_1301">Save EAX, EBX, ECX, EDX, ESP, EBP, ESI, EDI, EFLAGS, EIP into the current SSA frame using </span>
<span id="ti_1301" class="t s5_1301">CR_GPR_PA; (* see Table 38-5 for list of CREGs used to describe internal operation within Intel SGX *) </span>
<span id="tj_1301" class="t s5_1301">SSA.RFLAGS.TF := 0; </span>
<span id="tk_1301" class="t s5_1301">ELSE </span><span id="tl_1301" class="t s5_1301">(* TMP_MODE64 = 1 *) </span>
<span id="tm_1301" class="t s5_1301">Save RAX, RBX, RCX, RDX, RSP, RBP, RSI, RDI, R8-R15, RFLAGS, RIP into the current SSA frame using </span>
<span id="tn_1301" class="t s5_1301">CR_GPR_PA; </span>
<span id="to_1301" class="t s5_1301">SSA.RFLAGS.TF := 0; </span>
<span id="tp_1301" class="t s5_1301">FI; </span>
<span id="tq_1301" class="t s5_1301">Save FS and GS BASE into SSA using CR_GPR_PA; </span>
<span id="tr_1301" class="t s5_1301">(* store XSAVE state into the current SSA frame's XSAVE area using the physical addresses </span>
<span id="ts_1301" class="t s5_1301">that were determined and cached at enclave entry time with CR_XSAVE_PAGE_i. *) </span>
<span id="tt_1301" class="t s5_1301">For each XSAVE state i defined by (SECS.ATTRIBUTES.XFRM[i] = 1, destination address cached in </span>
<span id="tu_1301" class="t s5_1301">CR_XSAVE_PAGE_i) </span>
<span id="tv_1301" class="t s5_1301">SSA.XSAVE.i := XSAVE_STATE_i; </span>
<span id="tw_1301" class="t s5_1301">(* Clear bytes 8 to 23 of XSAVE_HEADER, i.e., the next 16 bytes after XHEADER_BV *) </span>
<span id="tx_1301" class="t s5_1301">CR_XSAVE_PAGE_0.XHEADER_BV[191:64] := 0; </span>
<span id="ty_1301" class="t s5_1301">(* Clear bits in XHEADER_BV[63:0] that are not enabled in ATTRIBUTES.XFRM *) </span>
<span id="tz_1301" class="t s5_1301">CR_XSAVE_PAGE_0.XHEADER_BV[63:0] := </span>
<span id="t10_1301" class="t s5_1301">CR_XSAVE_PAGE_0.XHEADER_BV[63:0] &amp; SECS(CR_ACTIVE_SECS).ATTRIBUTES.XFRM; </span>
<span id="t11_1301" class="t s5_1301">Apply synthetic state to GPRs, RFLAGS, extended features, etc. </span>
<span id="t12_1301" class="t s5_1301">(* Restore the RSP and RBP from the current SSA frame's GPR area using the physical address </span>
<span id="t13_1301" class="t s5_1301">that was determined and cached at enclave entry time with CR_GPR_PA. *) </span>
<span id="t14_1301" class="t s5_1301">RSP := CR_GPR_PA.URSP; </span>
<span id="t15_1301" class="t s5_1301">RBP := CR_GPR_PA.URBP; </span>
<span id="t16_1301" class="t s6_1301">Name </span><span id="t17_1301" class="t s6_1301">Type </span><span id="t18_1301" class="t s6_1301">Size (bits) </span><span id="t19_1301" class="t s6_1301">Description </span>
<span id="t1a_1301" class="t s7_1301">TMP_RIP </span><span id="t1b_1301" class="t s7_1301">Effective Address </span><span id="t1c_1301" class="t s7_1301">32/64 </span><span id="t1d_1301" class="t s7_1301">Address of instruction at which to resume execution on ERESUME. </span>
<span id="t1e_1301" class="t s7_1301">TMP_MODE64 </span><span id="t1f_1301" class="t s7_1301">binary </span><span id="t1g_1301" class="t s7_1301">1 </span><span id="t1h_1301" class="t s7_1301">((IA32_EFER.LMA = 1) &amp;&amp; (CS.L = 1)). </span>
<span id="t1i_1301" class="t s7_1301">TMP_BRANCH_RECORD </span><span id="t1j_1301" class="t s7_1301">LBR Record </span><span id="t1k_1301" class="t s7_1301">2x64 </span><span id="t1l_1301" class="t s7_1301">From/To address to be pushed onto LBR stack. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
