set_property PACKAGE_PIN W5 [get_ports {sysclk}]
set_property PACKAGE_PIN W16 [get_ports {reset}]
set_property PACKAGE_PIN U17 [get_ports {mem_sel}]
set_property PACKAGE_PIN V17 [get_ports {big_sel}]
set_property PACKAGE_PIN U16 [get_ports {main_finished}]
set_property PACKAGE_PIN W4 [get_ports {BCD[10]}]
set_property PACKAGE_PIN V4 [get_ports {BCD[9]}]
set_property PACKAGE_PIN U4 [get_ports {BCD[8]}]
set_property PACKAGE_PIN U2 [get_ports {BCD[7]}]
set_property PACKAGE_PIN U7 [get_ports {BCD[6]}]
set_property PACKAGE_PIN V5 [get_ports {BCD[5]}]
set_property PACKAGE_PIN U5 [get_ports {BCD[4]}]
set_property PACKAGE_PIN V8 [get_ports {BCD[3]}]
set_property PACKAGE_PIN U8 [get_ports {BCD[2]}]
set_property PACKAGE_PIN W6 [get_ports {BCD[1]}]
set_property PACKAGE_PIN W7 [get_ports {BCD[0]}]

set_property IOSTANDARD LVCMOS33 [get_ports {BCD[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BCD[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BCD[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BCD[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BCD[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BCD[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BCD[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BCD[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BCD[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BCD[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {BCD[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {main_finished}]
set_property IOSTANDARD LVCMOS33 [get_ports {big_sel}]
set_property IOSTANDARD LVCMOS33 [get_ports {mem_sel}]
set_property IOSTANDARD LVCMOS33 [get_ports {reset}]
set_property IOSTANDARD LVCMOS33 [get_ports {sysclk}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {sysclk}] 
create_clock -period 10.000 -name CLK -waveform {0.000 5.000} [get_ports sysclk]