The  delays  in  the  outputs  of  the  model  in  Fig. 81.16  represent  lumped  delays,  that  is,  worst-case  delays
through the longest delay path from the inputs to each respective output of the combinational logic circuit.