ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ITM_SendString,"ax",%progbits
  18              		.align	1
  19              		.global	ITM_SendString
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	ITM_SendString:
  26              	.LFB126:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** 
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   ** This notice applies to any and all portions of this file
   8:Core/Src/main.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Core/Src/main.c ****   * USER CODE END. Other portions of this file, whether 
  10:Core/Src/main.c ****   * inserted by the user or by software development tools
  11:Core/Src/main.c ****   * are owned by their respective copyright owners.
  12:Core/Src/main.c ****   *
  13:Core/Src/main.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Core/Src/main.c ****   *
  15:Core/Src/main.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Core/Src/main.c ****   * are permitted provided that the following conditions are met:
  17:Core/Src/main.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Core/Src/main.c ****   *      this list of conditions and the following disclaimer.
  19:Core/Src/main.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Core/Src/main.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Core/Src/main.c ****   *      and/or other materials provided with the distribution.
  22:Core/Src/main.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Core/Src/main.c ****   *      may be used to endorse or promote products derived from this software
  24:Core/Src/main.c ****   *      without specific prior written permission.
  25:Core/Src/main.c ****   *
  26:Core/Src/main.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Core/Src/main.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Core/Src/main.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Core/Src/main.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Core/Src/main.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Core/Src/main.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 2


  32:Core/Src/main.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Core/Src/main.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Core/Src/main.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Core/Src/main.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Core/Src/main.c ****   *
  37:Core/Src/main.c ****   ******************************************************************************
  38:Core/Src/main.c ****   */
  39:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  40:Core/Src/main.c **** #include "main.h"
  41:Core/Src/main.c **** #include "stm32f4xx_hal.h"
  42:Core/Src/main.c **** #include "adc.h"
  43:Core/Src/main.c **** #include "tim.h"
  44:Core/Src/main.c **** #include "usart.h"
  45:Core/Src/main.c **** #include "gpio.h"
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  48:Core/Src/main.c **** #include "defines.h"
  49:Core/Src/main.c **** /* USER CODE END Includes */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** #define NUM_STEPS (253)
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** float deltas[NUM_STEPS][2] = {
  59:Core/Src/main.c ****     {0, 0},
  60:Core/Src/main.c ****     {0.1, 0},
  61:Core/Src/main.c ****     {0.1, 0.00333518672982534},
  62:Core/Src/main.c ****     {0.1, 0.00668153104781060},
  63:Core/Src/main.c ****     {0.1, 0.0100503781525921},
  64:Core/Src/main.c ****     {0.1, 0.0527644853011086},
  65:Core/Src/main.c ****     {0.1, 0.0577350269189626},
  66:Core/Src/main.c ****     {0.1, 0.0630488324991280},
  67:Core/Src/main.c ****     {0.1, 0.0687746384953325},
  68:Core/Src/main.c ****     {0.1, 0.0750000000000000},
  69:Core/Src/main.c ****     {0.1, 0.0818387935282501},
  70:Core/Src/main.c ****     {0.1, 0.0894427190999916},
  71:Core/Src/main.c ****     {0.1, 0.0980196058819607},
  72:Core/Src/main.c ****     {0.1, 0.107863874326001},
  73:Core/Src/main.c ****     {0.1, 0.119410050279768},
  74:Core/Src/main.c ****     {0.1, 0.133333333333333},
  75:Core/Src/main.c ****     {0.1, 0.150755672288882},
  76:Core/Src/main.c ****     {0.1, 0.173719807243076},
  77:Core/Src/main.c ****     {0.1, 0.206474160483506},
  78:Core/Src/main.c ****     {0.1, 0.259973473447873},
  79:Core/Src/main.c ****     {0.1, 0.307547841844389},
  80:Core/Src/main.c ****     {0.1, 0.307547841844389},
  81:Core/Src/main.c ****     {0.1, 0.307547841844389},
  82:Core/Src/main.c ****     {0.1, 0.307547841844389},
  83:Core/Src/main.c ****     {0.1, 0.377547841844389},
  84:Core/Src/main.c ****     {0.1, 0.377547841844389},
  85:Core/Src/main.c ****     {0.1, 0.377547841844389},
  86:Core/Src/main.c ****     {0.1, 0.377547841844389},
  87:Core/Src/main.c ****     {0.1, 0.307547841844389},
  88:Core/Src/main.c ****     {0.1, 0.307547841844389},
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 3


  89:Core/Src/main.c ****     {0.1, 0.307547841844389},
  90:Core/Src/main.c ****     {0.1, 0.307547841844389},
  91:Core/Src/main.c ****     {0.1, 0.259973473447873},
  92:Core/Src/main.c ****     {0.1, 0.206474160483506},
  93:Core/Src/main.c ****     {0.1, 0.173719807243076},
  94:Core/Src/main.c ****     {0.1, 0.150755672288882},
  95:Core/Src/main.c ****     {0.1, 0.133333333333333},
  96:Core/Src/main.c ****     {0.1, 0.119410050279768},
  97:Core/Src/main.c ****     {0.1, 0.107863874326001},
  98:Core/Src/main.c ****     {0.1, 0.0980196058819607},
  99:Core/Src/main.c ****     {0.1, 0.0894427190999916},
 100:Core/Src/main.c ****     {0.1, 0.0818387935282501},
 101:Core/Src/main.c ****     {0.1, 0.0750000000000000},
 102:Core/Src/main.c ****     {0.1, 0.0687746384953325},
 103:Core/Src/main.c ****     {0.1, 0.0630488324991280},
 104:Core/Src/main.c ****     {0.1, 0.0577350269189626},
 105:Core/Src/main.c ****     {0.1, 0.0527644853011086},
 106:Core/Src/main.c ****     {0.1, 0.0480822368945951},
 107:Core/Src/main.c ****     {0.1, 0.0436435780471985},
 108:Core/Src/main.c ****     {0.1, 0.0394115900145010},
 109:Core/Src/main.c ****     {0.1, 0.0353553390593274},
 110:Core/Src/main.c ****     {0.1, 0.0314485451016576},
 111:Core/Src/main.c ****     {0.1, 0.0276685785546430},
 112:Core/Src/main.c ****     {0.1, 0.0239956909566871},
 113:Core/Src/main.c ****     {0.1, 0.0204124145231931},
 114:Core/Src/main.c ****     {0.1, 0.0169030850945703},
 115:Core/Src/main.c ****     {0.1, 0.0134534558799262},
 116:Core/Src/main.c ****     {0.1, 0.0100503781525921},
 117:Core/Src/main.c ****     {0.1, 0.00668153104781060},
 118:Core/Src/main.c ****     {0.1, 0.00333518672982534},
 119:Core/Src/main.c ****     {0.1, -0.00333518672982534},
 120:Core/Src/main.c ****     {0.1, -0.00668153104781060},
 121:Core/Src/main.c ****     {0.1, -0.0100503781525921},
 122:Core/Src/main.c ****     {0.1, -0.0134534558799262},
 123:Core/Src/main.c ****     {0.1, -0.0169030850945703},
 124:Core/Src/main.c ****     {0.1, -0.0204124145231931},
 125:Core/Src/main.c ****     {0.1, -0.0239956909566871},
 126:Core/Src/main.c ****     {0.1, -0.0276685785546430},
 127:Core/Src/main.c ****     {0.1, -0.0314485451016576},
 128:Core/Src/main.c ****     {0.1, -0.0353553390593274},
 129:Core/Src/main.c ****     {0.1, -0.0394115900145010},
 130:Core/Src/main.c ****     {0.1, -0.0436435780471985},
 131:Core/Src/main.c ****     {0.1, -0.0480822368945951},
 132:Core/Src/main.c ****     {0.1, -0.0527644853011086},
 133:Core/Src/main.c ****     {0.1, -0.0577350269189626},
 134:Core/Src/main.c ****     {0.1, -0.0630488324991280},
 135:Core/Src/main.c ****     {0.1, -0.0687746384953325},
 136:Core/Src/main.c ****     {0.1, -0.0750000000000000},
 137:Core/Src/main.c ****     {0.1, -0.0818387935282501},
 138:Core/Src/main.c ****     {0.1, -0.0894427190999916},
 139:Core/Src/main.c ****     {0.1, -0.0980196058819607},
 140:Core/Src/main.c ****     {0.1, -0.107863874326001},
 141:Core/Src/main.c ****     {0.1, -0.119410050279768},
 142:Core/Src/main.c ****     {0.1, -0.133333333333333},
 143:Core/Src/main.c ****     {0.1, -0.150755672288882},
 144:Core/Src/main.c ****     {0.1, -0.173719807243076},
 145:Core/Src/main.c ****     {0.1, -0.206474160483506},
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 4


 146:Core/Src/main.c ****     {0.1, -0.259973473447873},
 147:Core/Src/main.c ****     {0.1, -0.307547841844389},
 148:Core/Src/main.c ****     {0.1, -0.307547841844389},
 149:Core/Src/main.c ****     {0.1, -0.307547841844389},
 150:Core/Src/main.c ****     {0.1, -0.307547841844389},
 151:Core/Src/main.c ****     {0.1, -0.377547841844389},
 152:Core/Src/main.c ****     {0.1, -0.377547841844389},
 153:Core/Src/main.c ****     {0.1, -0.307547841844389},
 154:Core/Src/main.c ****     {0.1, -0.307547841844389},
 155:Core/Src/main.c ****     {0.1, -0.307547841844389},
 156:Core/Src/main.c ****     {0.1, -0.307547841844389},
 157:Core/Src/main.c ****     {0.1, -0.259973473447873},
 158:Core/Src/main.c ****     {0.1, -0.206474160483506},
 159:Core/Src/main.c ****     {0.1, -0.173719807243076},
 160:Core/Src/main.c ****     {0.1, -0.150755672288882},
 161:Core/Src/main.c ****     {0.1, -0.133333333333333},
 162:Core/Src/main.c ****     {0.1, -0.119410050279768},
 163:Core/Src/main.c ****     {0.1, -0.107863874326001},
 164:Core/Src/main.c ****     {0.1, -0.0980196058819607},
 165:Core/Src/main.c ****     {0.1, -0.0894427190999916},
 166:Core/Src/main.c ****     {0.1, -0.0818387935282501},
 167:Core/Src/main.c ****     {0.1, -0.0750000000000000},
 168:Core/Src/main.c ****     {0.1, -0.0687746384953325},
 169:Core/Src/main.c ****     {0.1, -0.0630488324991280},
 170:Core/Src/main.c ****     {0.1, -0.0577350269189626},
 171:Core/Src/main.c ****     {0.1, -0.0527644853011086},
 172:Core/Src/main.c ****     {0.1, -0.0480822368945951},
 173:Core/Src/main.c ****     {0.1, -0.0436435780471985},
 174:Core/Src/main.c ****     {0.1, -0.0394115900145010},
 175:Core/Src/main.c ****     {0.1, -0.0353553390593274},
 176:Core/Src/main.c ****     {0.1, -0.0314485451016576},
 177:Core/Src/main.c ****     {0.1, -0.0276685785546430},
 178:Core/Src/main.c ****     {0.1, -0.0239956909566871},
 179:Core/Src/main.c ****     {0.1, -0.0204124145231931},
 180:Core/Src/main.c ****     {0.1, -0.0169030850945703},
 181:Core/Src/main.c ****     {0.1, -0.0134534558799262},
 182:Core/Src/main.c ****     {0.1, -0.0100503781525921},
 183:Core/Src/main.c ****     {0.075, -0.00668153104781060},
 184:Core/Src/main.c ****     {0.025, -0.00333518672982534},
 185:Core/Src/main.c ****     {-0.025, 0.00333518672982534},
 186:Core/Src/main.c ****     {-0.075, 0.00668153104781060},
 187:Core/Src/main.c ****     {-0.1, 0.0100503781525921},
 188:Core/Src/main.c ****     {-0.1, 0.0134534558799262},
 189:Core/Src/main.c ****     {-0.1, 0.0169030850945703},
 190:Core/Src/main.c ****     {-0.1, 0.0204124145231931},
 191:Core/Src/main.c ****     {-0.1, 0.0239956909566871},
 192:Core/Src/main.c ****     {-0.1, 0.0276685785546430},
 193:Core/Src/main.c ****     {-0.1, 0.0314485451016576},
 194:Core/Src/main.c ****     {-0.1, 0.0353553390593274},
 195:Core/Src/main.c ****     {-0.1, 0.0394115900145010},
 196:Core/Src/main.c ****     {-0.1, 0.0436435780471985},
 197:Core/Src/main.c ****     {-0.1, 0.0480822368945951},
 198:Core/Src/main.c ****     {-0.1, 0.0527644853011086},
 199:Core/Src/main.c ****     {-0.1, 0.0577350269189626},
 200:Core/Src/main.c ****     {-0.1, 0.0630488324991280},
 201:Core/Src/main.c ****     {-0.1, 0.0687746384953325},
 202:Core/Src/main.c ****     {-0.1, 0.0750000000000000},
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 5


 203:Core/Src/main.c ****     {-0.1, 0.0818387935282501},
 204:Core/Src/main.c ****     {-0.1, 0.0894427190999916},
 205:Core/Src/main.c ****     {-0.1, 0.0980196058819607},
 206:Core/Src/main.c ****     {-0.1, 0.107863874326001},
 207:Core/Src/main.c ****     {-0.1, 0.119410050279768},
 208:Core/Src/main.c ****     {-0.1, 0.133333333333333},
 209:Core/Src/main.c ****     {-0.1, 0.150755672288882},
 210:Core/Src/main.c ****     {-0.1, 0.173719807243076},
 211:Core/Src/main.c ****     {-0.1, 0.206474160483506},
 212:Core/Src/main.c ****     {-0.1, 0.259973473447873},
 213:Core/Src/main.c ****     {-0.1, 0.307547841844389},
 214:Core/Src/main.c ****     {-0.1, 0.307547841844389},
 215:Core/Src/main.c ****     {-0.1, 0.307547841844389},
 216:Core/Src/main.c ****     {-0.1, 0.307547841844389},
 217:Core/Src/main.c ****     {-0.1, 0.377547841844389},
 218:Core/Src/main.c ****     {-0.1, 0.377547841844389},
 219:Core/Src/main.c ****     {-0.1, 0.377547841844389},
 220:Core/Src/main.c ****     {-0.1, 0.377547841844389},
 221:Core/Src/main.c ****     {-0.1, 0.307547841844389},
 222:Core/Src/main.c ****     {-0.1, 0.307547841844389},
 223:Core/Src/main.c ****     {-0.1, 0.307547841844389},
 224:Core/Src/main.c ****     {-0.1, 0.307547841844389},
 225:Core/Src/main.c ****     {-0.1, 0.259973473447873},
 226:Core/Src/main.c ****     {-0.1, 0.206474160483506},
 227:Core/Src/main.c ****     {-0.1, 0.173719807243076},
 228:Core/Src/main.c ****     {-0.1, 0.150755672288882},
 229:Core/Src/main.c ****     {-0.1, 0.133333333333333},
 230:Core/Src/main.c ****     {-0.1, 0.119410050279768},
 231:Core/Src/main.c ****     {-0.1, 0.107863874326001},
 232:Core/Src/main.c ****     {-0.1, 0.0980196058819607},
 233:Core/Src/main.c ****     {-0.1, 0.0894427190999916},
 234:Core/Src/main.c ****     {-0.1, 0.0818387935282501},
 235:Core/Src/main.c ****     {-0.1, 0.0750000000000000},
 236:Core/Src/main.c ****     {-0.1, 0.0687746384953325},
 237:Core/Src/main.c ****     {-0.1, 0.0630488324991280},
 238:Core/Src/main.c ****     {-0.1, 0.0577350269189626},
 239:Core/Src/main.c ****     {-0.1, 0.0527644853011086},
 240:Core/Src/main.c ****     {-0.1, 0.0480822368945951},
 241:Core/Src/main.c ****     {-0.1, 0.0436435780471985},
 242:Core/Src/main.c ****     {-0.1, 0.0394115900145010},
 243:Core/Src/main.c ****     {-0.1, 0.0353553390593274},
 244:Core/Src/main.c ****     {-0.1, 0.0314485451016576},
 245:Core/Src/main.c ****     {-0.1, 0.0276685785546430},
 246:Core/Src/main.c ****     {-0.1, 0.0239956909566871},
 247:Core/Src/main.c ****     {-0.1, 0.0204124145231931},
 248:Core/Src/main.c ****     {-0.1, 0.0169030850945703},
 249:Core/Src/main.c ****     {-0.1, 0.0134534558799262},
 250:Core/Src/main.c ****     {-0.1, 0.0100503781525921},
 251:Core/Src/main.c ****     {-0.1, 0.00668153104781060},
 252:Core/Src/main.c ****     {-0.1, 0.00333518672982534},
 253:Core/Src/main.c ****     {-0.1, -0.00333518672982534},
 254:Core/Src/main.c ****     {-0.1, -0.00668153104781060},
 255:Core/Src/main.c ****     {-0.1, -0.0100503781525921},
 256:Core/Src/main.c ****     {-0.1, -0.0134534558799262},
 257:Core/Src/main.c ****     {-0.1, -0.0169030850945703},
 258:Core/Src/main.c ****     {-0.1, -0.0204124145231931},
 259:Core/Src/main.c ****     {-0.1, -0.0239956909566871},
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 6


 260:Core/Src/main.c ****     {-0.1, -0.0276685785546430},
 261:Core/Src/main.c ****     {-0.1, -0.0314485451016576},
 262:Core/Src/main.c ****     {-0.1, -0.0353553390593274},
 263:Core/Src/main.c ****     {-0.1, -0.0394115900145010},
 264:Core/Src/main.c ****     {-0.1, -0.0436435780471985},
 265:Core/Src/main.c ****     {-0.1, -0.0480822368945951},
 266:Core/Src/main.c ****     {-0.1, -0.0527644853011086},
 267:Core/Src/main.c ****     {-0.1, -0.0577350269189626},
 268:Core/Src/main.c ****     {-0.1, -0.0630488324991280},
 269:Core/Src/main.c ****     {-0.1, -0.0687746384953325},
 270:Core/Src/main.c ****     {-0.1, -0.0750000000000000},
 271:Core/Src/main.c ****     {-0.1, -0.0818387935282501},
 272:Core/Src/main.c ****     {-0.1, -0.0894427190999916},
 273:Core/Src/main.c ****     {-0.1, -0.0980196058819607},
 274:Core/Src/main.c ****     {-0.1, -0.107863874326001},
 275:Core/Src/main.c ****     {-0.1, -0.119410050279768},
 276:Core/Src/main.c ****     {-0.1, -0.133333333333333},
 277:Core/Src/main.c ****     {-0.1, -0.150755672288882},
 278:Core/Src/main.c ****     {-0.1, -0.173719807243076},
 279:Core/Src/main.c ****     {-0.1, -0.206474160483506},
 280:Core/Src/main.c ****     {-0.1, -0.259973473447873},
 281:Core/Src/main.c ****     {-0.1, -0.307547841844389},
 282:Core/Src/main.c ****     {-0.1, -0.307547841844389},
 283:Core/Src/main.c ****     {-0.1, -0.307547841844389},
 284:Core/Src/main.c ****     {-0.1, -0.307547841844389},
 285:Core/Src/main.c ****     {-0.1, -0.377547841844389},
 286:Core/Src/main.c ****     {-0.1, -0.377547841844389},
 287:Core/Src/main.c ****     {-0.1, -0.307547841844389},
 288:Core/Src/main.c ****     {-0.1, -0.307547841844389},
 289:Core/Src/main.c ****     {-0.1, -0.307547841844389},
 290:Core/Src/main.c ****     {-0.1, -0.307547841844389},
 291:Core/Src/main.c ****     {-0.1, -0.259973473447873},
 292:Core/Src/main.c ****     {-0.1, -0.206474160483506},
 293:Core/Src/main.c ****     {-0.1, -0.173719807243076},
 294:Core/Src/main.c ****     {-0.1, -0.150755672288882},
 295:Core/Src/main.c ****     {-0.1, -0.133333333333333},
 296:Core/Src/main.c ****     {-0.1, -0.119410050279768},
 297:Core/Src/main.c ****     {-0.1, -0.107863874326001},
 298:Core/Src/main.c ****     {-0.1, -0.0980196058819607},
 299:Core/Src/main.c ****     {-0.1, -0.0894427190999916},
 300:Core/Src/main.c ****     {-0.1, -0.0818387935282501},
 301:Core/Src/main.c ****     {-0.1, -0.0750000000000000},
 302:Core/Src/main.c ****     {-0.1, -0.0687746384953325},
 303:Core/Src/main.c ****     {-0.1, -0.0630488324991280},
 304:Core/Src/main.c ****     {-0.1, -0.0577350269189626},
 305:Core/Src/main.c ****     {-0.1, -0.0527644853011086},
 306:Core/Src/main.c ****     {-0.1, -0.0480822368945951},
 307:Core/Src/main.c ****     {-0.1, -0.00668153104781060},
 308:Core/Src/main.c ****     {0, -0.00333518672982534},
 309:Core/Src/main.c ****     {0, 0},
 310:Core/Src/main.c ****     {0, 0}};
 311:Core/Src/main.c **** 
 312:Core/Src/main.c **** // float deltas[NUM_STEPS][2] = {
 313:Core/Src/main.c **** //     {0, 0},
 314:Core/Src/main.c **** //     {0.01, 0},
 315:Core/Src/main.c **** //     {0.02, 0},
 316:Core/Src/main.c **** //     {0.03, 0},
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 7


 317:Core/Src/main.c **** //     {0.04, 0},
 318:Core/Src/main.c **** //     {0.05, 0},
 319:Core/Src/main.c **** //     {0.06, 0},
 320:Core/Src/main.c **** //     {0.07, 0},
 321:Core/Src/main.c **** //     {0.08, 0},
 322:Core/Src/main.c **** //     {0.09, 0},
 323:Core/Src/main.c **** //     {0.1, 0},
 324:Core/Src/main.c **** //     {0.12, 0},
 325:Core/Src/main.c **** //     {0.14, 0},
 326:Core/Src/main.c **** //     {0.16, 0},
 327:Core/Src/main.c **** //     {0.18, 0},
 328:Core/Src/main.c **** //     {0.2, 0},
 329:Core/Src/main.c **** //     {0.2, 0},
 330:Core/Src/main.c **** //     {0.2, 0},
 331:Core/Src/main.c **** //     {0.2, 0},
 332:Core/Src/main.c **** //     {0.2, 0},
 333:Core/Src/main.c **** //     {0.2, 0},
 334:Core/Src/main.c **** //     {0.2, 0},
 335:Core/Src/main.c **** //     {0.2, 0},
 336:Core/Src/main.c **** //     {0.18, 0},
 337:Core/Src/main.c **** //     {0.16, 0},
 338:Core/Src/main.c **** //     {0.16, 0},
 339:Core/Src/main.c **** //     {0.14, 0},
 340:Core/Src/main.c **** //     {0.12, 0},
 341:Core/Src/main.c **** //     {0.1, 0},
 342:Core/Src/main.c **** //     {0.09, 0},
 343:Core/Src/main.c **** //     {0.08, 0},
 344:Core/Src/main.c **** //     {0.08, 0},
 345:Core/Src/main.c **** //     {0.07, 0},
 346:Core/Src/main.c **** //     {0.06, 0},
 347:Core/Src/main.c **** //     {0.05, 0},
 348:Core/Src/main.c **** //     {0.04, 0},
 349:Core/Src/main.c **** //     {0.03, 0},
 350:Core/Src/main.c **** //     {0.02, 0},
 351:Core/Src/main.c **** //     {0.01, 0},
 352:Core/Src/main.c **** //     {0, 0}
 353:Core/Src/main.c **** 
 354:Core/Src/main.c **** // };
 355:Core/Src/main.c **** 
 356:Core/Src/main.c **** static uint8_t index = 0;
 357:Core/Src/main.c **** const float time = 0.377;
 358:Core/Src/main.c **** const uint8_t Speed_Multiplier = 1.9;
 359:Core/Src/main.c **** 
 360:Core/Src/main.c **** uint16_t cnt1, cnt2, tick, diff, tick1;
 361:Core/Src/main.c **** int32_t pulses;
 362:Core/Src/main.c **** uint8_t dir_flag = 0;
 363:Core/Src/main.c **** 
 364:Core/Src/main.c **** float velocities[NUM_STEPS][4];
 365:Core/Src/main.c **** 
 366:Core/Src/main.c **** float tmp_omega;
 367:Core/Src/main.c **** 
 368:Core/Src/main.c **** enum Dirn
 369:Core/Src/main.c **** {
 370:Core/Src/main.c ****         HALT,
 371:Core/Src/main.c ****         AHEAD,
 372:Core/Src/main.c ****         BACK
 373:Core/Src/main.c **** };
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 8


 374:Core/Src/main.c **** 
 375:Core/Src/main.c **** /* USER CODE END PV */
 376:Core/Src/main.c **** 
 377:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 378:Core/Src/main.c **** void SystemClock_Config(void);
 379:Core/Src/main.c **** 
 380:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 381:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 382:Core/Src/main.c **** 
 383:Core/Src/main.c **** uint16_t time_period(uint16_t PWM_frequency);
 384:Core/Src/main.c **** /* USER CODE END PFP */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 387:Core/Src/main.c **** int ITM_SendString(char *data, int len)
 388:Core/Src/main.c **** {
  28              		.loc 1 388 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
 389:Core/Src/main.c ****         int i = 0;
  34              		.loc 1 389 0
  35 0000 0023     		movs	r3, #0
  36              	.LVL1:
 390:Core/Src/main.c ****         for (; i < len; ++i)
  37              		.loc 1 390 0
  38 0002 8B42     		cmp	r3, r1
  39 0004 21DA     		bge	.L11
 388:Core/Src/main.c ****         int i = 0;
  40              		.loc 1 388 0
  41 0006 10B4     		push	{r4}
  42              	.LCFI0:
  43              		.cfi_def_cfa_offset 4
  44              		.cfi_offset 4, -4
  45 0008 0BE0     		b	.L6
  46              	.LVL2:
  47              	.L5:
  48              	.LBB8:
  49              	.LBB9:
  50              	.LBB10:
  51              	.LBB11:
  52              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 9


  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 10


  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 11


 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 12


 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 13


 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 14


 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 15


 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
  53              		.loc 2 375 0
  54              		.syntax unified
  55              	@ 375 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  56 000a 00BF     		nop
  57              	@ 0 "" 2
  58              		.thumb
  59              		.syntax unified
  60              	.L4:
  61              	.LBE11:
  62              	.LBE10:
  63              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/core_cm4.h **** 
   9:Drivers/CMSIS/Include/core_cm4.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/core_cm4.h ****    *
  21:Drivers/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 16


  28:Drivers/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** 
  35:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:Drivers/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:Drivers/CMSIS/Include/core_cm4.h **** #endif
  40:Drivers/CMSIS/Include/core_cm4.h **** 
  41:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  45:Drivers/CMSIS/Include/core_cm4.h **** 
  46:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  47:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  48:Drivers/CMSIS/Include/core_cm4.h **** #endif
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h **** /**
  51:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:Drivers/CMSIS/Include/core_cm4.h **** 
  57:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:Drivers/CMSIS/Include/core_cm4.h **** 
  60:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:Drivers/CMSIS/Include/core_cm4.h ****  */
  63:Drivers/CMSIS/Include/core_cm4.h **** 
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  66:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  67:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  68:Drivers/CMSIS/Include/core_cm4.h **** /**
  69:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  70:Drivers/CMSIS/Include/core_cm4.h ****   @{
  71:Drivers/CMSIS/Include/core_cm4.h ****  */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:Drivers/CMSIS/Include/core_cm4.h **** 
  79:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:Drivers/CMSIS/Include/core_cm4.h **** 
  81:Drivers/CMSIS/Include/core_cm4.h **** 
  82:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  83:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 17


  85:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:Drivers/CMSIS/Include/core_cm4.h **** 
  87:Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:Drivers/CMSIS/Include/core_cm4.h **** 
  92:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  93:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:Drivers/CMSIS/Include/core_cm4.h **** 
  97:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:Drivers/CMSIS/Include/core_cm4.h **** 
 102:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 103:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:Drivers/CMSIS/Include/core_cm4.h **** 
 106:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 107:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:Drivers/CMSIS/Include/core_cm4.h **** 
 111:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 112:Drivers/CMSIS/Include/core_cm4.h ****   #define __packed
 113:Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:Drivers/CMSIS/Include/core_cm4.h **** 
 117:Drivers/CMSIS/Include/core_cm4.h **** #else
 118:Drivers/CMSIS/Include/core_cm4.h ****   #error Unknown compiler
 119:Drivers/CMSIS/Include/core_cm4.h **** #endif
 120:Drivers/CMSIS/Include/core_cm4.h **** 
 121:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:Drivers/CMSIS/Include/core_cm4.h **** */
 124:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 18


 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 162:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 164:Drivers/CMSIS/Include/core_cm4.h ****     #else
 165:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 167:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 168:Drivers/CMSIS/Include/core_cm4.h ****   #else
 169:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 170:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 171:Drivers/CMSIS/Include/core_cm4.h **** 
 172:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 173:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 176:Drivers/CMSIS/Include/core_cm4.h ****     #else
 177:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 179:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 180:Drivers/CMSIS/Include/core_cm4.h ****   #else
 181:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 182:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 183:Drivers/CMSIS/Include/core_cm4.h **** 
 184:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 185:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 186:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 188:Drivers/CMSIS/Include/core_cm4.h ****     #else
 189:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 191:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 192:Drivers/CMSIS/Include/core_cm4.h ****   #else
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 194:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 195:Drivers/CMSIS/Include/core_cm4.h **** 
 196:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 197:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 19


 199:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 200:Drivers/CMSIS/Include/core_cm4.h ****     #else
 201:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 203:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 204:Drivers/CMSIS/Include/core_cm4.h ****   #else
 205:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 206:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** #endif
 209:Drivers/CMSIS/Include/core_cm4.h **** 
 210:Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:Drivers/CMSIS/Include/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:Drivers/CMSIS/Include/core_cm4.h **** 
 214:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:Drivers/CMSIS/Include/core_cm4.h **** }
 216:Drivers/CMSIS/Include/core_cm4.h **** #endif
 217:Drivers/CMSIS/Include/core_cm4.h **** 
 218:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:Drivers/CMSIS/Include/core_cm4.h **** 
 220:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:Drivers/CMSIS/Include/core_cm4.h **** 
 222:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:Drivers/CMSIS/Include/core_cm4.h **** 
 225:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 226:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 227:Drivers/CMSIS/Include/core_cm4.h **** #endif
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 230:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 232:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 235:Drivers/CMSIS/Include/core_cm4.h **** 
 236:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 240:Drivers/CMSIS/Include/core_cm4.h **** 
 241:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 245:Drivers/CMSIS/Include/core_cm4.h **** 
 246:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 250:Drivers/CMSIS/Include/core_cm4.h **** 
 251:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 255:Drivers/CMSIS/Include/core_cm4.h **** #endif
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 20


 256:Drivers/CMSIS/Include/core_cm4.h **** 
 257:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:Drivers/CMSIS/Include/core_cm4.h **** /**
 259:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:Drivers/CMSIS/Include/core_cm4.h **** 
 261:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:Drivers/CMSIS/Include/core_cm4.h **** */
 265:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 266:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:Drivers/CMSIS/Include/core_cm4.h **** #else
 268:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:Drivers/CMSIS/Include/core_cm4.h **** #endif
 270:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:Drivers/CMSIS/Include/core_cm4.h **** 
 273:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 274:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:Drivers/CMSIS/Include/core_cm4.h **** 
 278:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:Drivers/CMSIS/Include/core_cm4.h **** 
 280:Drivers/CMSIS/Include/core_cm4.h **** 
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 283:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 284:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 285:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 286:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 287:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 288:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 289:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 290:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 291:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 292:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 293:Drivers/CMSIS/Include/core_cm4.h **** /**
 294:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:Drivers/CMSIS/Include/core_cm4.h **** */
 297:Drivers/CMSIS/Include/core_cm4.h **** 
 298:Drivers/CMSIS/Include/core_cm4.h **** /**
 299:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 302:Drivers/CMSIS/Include/core_cm4.h ****   @{
 303:Drivers/CMSIS/Include/core_cm4.h ****  */
 304:Drivers/CMSIS/Include/core_cm4.h **** 
 305:Drivers/CMSIS/Include/core_cm4.h **** /**
 306:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:Drivers/CMSIS/Include/core_cm4.h ****  */
 308:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 309:Drivers/CMSIS/Include/core_cm4.h **** {
 310:Drivers/CMSIS/Include/core_cm4.h ****   struct
 311:Drivers/CMSIS/Include/core_cm4.h ****   {
 312:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 21


 313:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 323:Drivers/CMSIS/Include/core_cm4.h **** 
 324:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 325:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:Drivers/CMSIS/Include/core_cm4.h **** 
 328:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:Drivers/CMSIS/Include/core_cm4.h **** 
 331:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:Drivers/CMSIS/Include/core_cm4.h **** 
 334:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:Drivers/CMSIS/Include/core_cm4.h **** 
 337:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** 
 344:Drivers/CMSIS/Include/core_cm4.h **** /**
 345:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:Drivers/CMSIS/Include/core_cm4.h ****  */
 347:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 348:Drivers/CMSIS/Include/core_cm4.h **** {
 349:Drivers/CMSIS/Include/core_cm4.h ****   struct
 350:Drivers/CMSIS/Include/core_cm4.h ****   {
 351:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 356:Drivers/CMSIS/Include/core_cm4.h **** 
 357:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 358:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** 
 362:Drivers/CMSIS/Include/core_cm4.h **** /**
 363:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:Drivers/CMSIS/Include/core_cm4.h ****  */
 365:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 366:Drivers/CMSIS/Include/core_cm4.h **** {
 367:Drivers/CMSIS/Include/core_cm4.h ****   struct
 368:Drivers/CMSIS/Include/core_cm4.h ****   {
 369:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 22


 370:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 383:Drivers/CMSIS/Include/core_cm4.h **** 
 384:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 385:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:Drivers/CMSIS/Include/core_cm4.h **** 
 388:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:Drivers/CMSIS/Include/core_cm4.h **** 
 391:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:Drivers/CMSIS/Include/core_cm4.h **** 
 394:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:Drivers/CMSIS/Include/core_cm4.h **** 
 397:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:Drivers/CMSIS/Include/core_cm4.h **** 
 400:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:Drivers/CMSIS/Include/core_cm4.h **** 
 406:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:Drivers/CMSIS/Include/core_cm4.h **** 
 409:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:Drivers/CMSIS/Include/core_cm4.h **** 
 412:Drivers/CMSIS/Include/core_cm4.h **** 
 413:Drivers/CMSIS/Include/core_cm4.h **** /**
 414:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:Drivers/CMSIS/Include/core_cm4.h ****  */
 416:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 417:Drivers/CMSIS/Include/core_cm4.h **** {
 418:Drivers/CMSIS/Include/core_cm4.h ****   struct
 419:Drivers/CMSIS/Include/core_cm4.h ****   {
 420:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 23


 427:Drivers/CMSIS/Include/core_cm4.h **** 
 428:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 429:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:Drivers/CMSIS/Include/core_cm4.h **** 
 432:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:Drivers/CMSIS/Include/core_cm4.h **** 
 435:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:Drivers/CMSIS/Include/core_cm4.h **** 
 438:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:Drivers/CMSIS/Include/core_cm4.h **** 
 440:Drivers/CMSIS/Include/core_cm4.h **** 
 441:Drivers/CMSIS/Include/core_cm4.h **** /**
 442:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:Drivers/CMSIS/Include/core_cm4.h ****   @{
 446:Drivers/CMSIS/Include/core_cm4.h ****  */
 447:Drivers/CMSIS/Include/core_cm4.h **** 
 448:Drivers/CMSIS/Include/core_cm4.h **** /**
 449:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:Drivers/CMSIS/Include/core_cm4.h ****  */
 451:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 452:Drivers/CMSIS/Include/core_cm4.h **** {
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 467:Drivers/CMSIS/Include/core_cm4.h **** 
 468:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:Drivers/CMSIS/Include/core_cm4.h **** 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** /**
 476:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:Drivers/CMSIS/Include/core_cm4.h ****   @{
 480:Drivers/CMSIS/Include/core_cm4.h ****  */
 481:Drivers/CMSIS/Include/core_cm4.h **** 
 482:Drivers/CMSIS/Include/core_cm4.h **** /**
 483:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 24


 484:Drivers/CMSIS/Include/core_cm4.h ****  */
 485:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 486:Drivers/CMSIS/Include/core_cm4.h **** {
 487:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 509:Drivers/CMSIS/Include/core_cm4.h **** 
 510:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** 
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 25


 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** 
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** 
 557:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** 
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** 
 593:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 26


 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
 612:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** 
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** 
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:Drivers/CMSIS/Include/core_cm4.h **** 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:Drivers/CMSIS/Include/core_cm4.h **** 
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 27


 655:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm4.h **** 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm4.h **** 
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm4.h **** 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm4.h **** 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:Drivers/CMSIS/Include/core_cm4.h **** 
 675:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** 
 679:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm4.h **** 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm4.h **** 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm4.h **** 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm4.h **** 
 691:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:Drivers/CMSIS/Include/core_cm4.h **** 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** /**
 695:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:Drivers/CMSIS/Include/core_cm4.h ****   @{
 699:Drivers/CMSIS/Include/core_cm4.h ****  */
 700:Drivers/CMSIS/Include/core_cm4.h **** 
 701:Drivers/CMSIS/Include/core_cm4.h **** /**
 702:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:Drivers/CMSIS/Include/core_cm4.h ****  */
 704:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 705:Drivers/CMSIS/Include/core_cm4.h **** {
 706:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 710:Drivers/CMSIS/Include/core_cm4.h **** 
 711:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 28


 712:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:Drivers/CMSIS/Include/core_cm4.h **** 
 715:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:Drivers/CMSIS/Include/core_cm4.h **** 
 719:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:Drivers/CMSIS/Include/core_cm4.h **** 
 722:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:Drivers/CMSIS/Include/core_cm4.h **** 
 725:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:Drivers/CMSIS/Include/core_cm4.h **** 
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:Drivers/CMSIS/Include/core_cm4.h **** 
 731:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:Drivers/CMSIS/Include/core_cm4.h **** 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** /**
 735:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:Drivers/CMSIS/Include/core_cm4.h ****   @{
 739:Drivers/CMSIS/Include/core_cm4.h ****  */
 740:Drivers/CMSIS/Include/core_cm4.h **** 
 741:Drivers/CMSIS/Include/core_cm4.h **** /**
 742:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:Drivers/CMSIS/Include/core_cm4.h ****  */
 744:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 745:Drivers/CMSIS/Include/core_cm4.h **** {
 746:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 751:Drivers/CMSIS/Include/core_cm4.h **** 
 752:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:Drivers/CMSIS/Include/core_cm4.h **** 
 759:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:Drivers/CMSIS/Include/core_cm4.h **** 
 762:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:Drivers/CMSIS/Include/core_cm4.h **** 
 765:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 29


 769:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 770:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** 
 773:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** 
 783:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:Drivers/CMSIS/Include/core_cm4.h **** 
 785:Drivers/CMSIS/Include/core_cm4.h **** 
 786:Drivers/CMSIS/Include/core_cm4.h **** /**
 787:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:Drivers/CMSIS/Include/core_cm4.h ****   @{
 791:Drivers/CMSIS/Include/core_cm4.h ****  */
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /**
 794:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:Drivers/CMSIS/Include/core_cm4.h ****  */
 796:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 797:Drivers/CMSIS/Include/core_cm4.h **** {
 798:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 799:Drivers/CMSIS/Include/core_cm4.h ****   {
 800:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 30


 826:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 831:Drivers/CMSIS/Include/core_cm4.h **** 
 832:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:Drivers/CMSIS/Include/core_cm4.h **** 
 836:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:Drivers/CMSIS/Include/core_cm4.h **** 
 840:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:Drivers/CMSIS/Include/core_cm4.h **** 
 843:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:Drivers/CMSIS/Include/core_cm4.h **** 
 846:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:Drivers/CMSIS/Include/core_cm4.h **** 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:Drivers/CMSIS/Include/core_cm4.h **** 
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:Drivers/CMSIS/Include/core_cm4.h **** 
 868:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** 
 872:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** 
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 31


 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** 
 886:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** 
 889:Drivers/CMSIS/Include/core_cm4.h **** /**
 890:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:Drivers/CMSIS/Include/core_cm4.h ****   @{
 894:Drivers/CMSIS/Include/core_cm4.h ****  */
 895:Drivers/CMSIS/Include/core_cm4.h **** 
 896:Drivers/CMSIS/Include/core_cm4.h **** /**
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:Drivers/CMSIS/Include/core_cm4.h ****  */
 899:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 900:Drivers/CMSIS/Include/core_cm4.h **** {
 901:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 925:Drivers/CMSIS/Include/core_cm4.h **** 
 926:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 927:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:Drivers/CMSIS/Include/core_cm4.h **** 
 930:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:Drivers/CMSIS/Include/core_cm4.h **** 
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:Drivers/CMSIS/Include/core_cm4.h **** 
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:Drivers/CMSIS/Include/core_cm4.h **** 
 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 32


 940:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:Drivers/CMSIS/Include/core_cm4.h **** 
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:Drivers/CMSIS/Include/core_cm4.h **** 
 985:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:Drivers/CMSIS/Include/core_cm4.h **** 
 989:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 33


 997:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:Drivers/CMSIS/Include/core_cm4.h **** 
1001:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:Drivers/CMSIS/Include/core_cm4.h **** 
1005:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:Drivers/CMSIS/Include/core_cm4.h **** 
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:Drivers/CMSIS/Include/core_cm4.h **** 
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:Drivers/CMSIS/Include/core_cm4.h **** 
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:Drivers/CMSIS/Include/core_cm4.h **** 
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** /**
1037:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:Drivers/CMSIS/Include/core_cm4.h ****   @{
1041:Drivers/CMSIS/Include/core_cm4.h ****  */
1042:Drivers/CMSIS/Include/core_cm4.h **** 
1043:Drivers/CMSIS/Include/core_cm4.h **** /**
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:Drivers/CMSIS/Include/core_cm4.h ****  */
1046:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1047:Drivers/CMSIS/Include/core_cm4.h **** {
1048:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 34


1054:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1073:Drivers/CMSIS/Include/core_cm4.h **** 
1074:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:Drivers/CMSIS/Include/core_cm4.h **** 
1078:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:Drivers/CMSIS/Include/core_cm4.h **** 
1082:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:Drivers/CMSIS/Include/core_cm4.h **** 
1086:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:Drivers/CMSIS/Include/core_cm4.h **** 
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:Drivers/CMSIS/Include/core_cm4.h **** 
1095:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:Drivers/CMSIS/Include/core_cm4.h **** 
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:Drivers/CMSIS/Include/core_cm4.h **** 
1102:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:Drivers/CMSIS/Include/core_cm4.h **** 
1106:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 35


1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:Drivers/CMSIS/Include/core_cm4.h **** 
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:Drivers/CMSIS/Include/core_cm4.h **** 
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:Drivers/CMSIS/Include/core_cm4.h **** 
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:Drivers/CMSIS/Include/core_cm4.h **** 
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:Drivers/CMSIS/Include/core_cm4.h **** 
1132:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** 
1136:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** 
1139:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** 
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:Drivers/CMSIS/Include/core_cm4.h **** 
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:Drivers/CMSIS/Include/core_cm4.h **** 
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:Drivers/CMSIS/Include/core_cm4.h **** 
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:Drivers/CMSIS/Include/core_cm4.h **** 
1158:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:Drivers/CMSIS/Include/core_cm4.h **** 
1162:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 36


1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:Drivers/CMSIS/Include/core_cm4.h **** 
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:Drivers/CMSIS/Include/core_cm4.h **** 
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:Drivers/CMSIS/Include/core_cm4.h **** 
1181:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:Drivers/CMSIS/Include/core_cm4.h **** 
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:Drivers/CMSIS/Include/core_cm4.h **** 
1188:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** 
1191:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:Drivers/CMSIS/Include/core_cm4.h **** /**
1193:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:Drivers/CMSIS/Include/core_cm4.h ****   @{
1197:Drivers/CMSIS/Include/core_cm4.h ****  */
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** /**
1200:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:Drivers/CMSIS/Include/core_cm4.h ****  */
1202:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1203:Drivers/CMSIS/Include/core_cm4.h **** {
1204:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1216:Drivers/CMSIS/Include/core_cm4.h **** 
1217:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1218:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:Drivers/CMSIS/Include/core_cm4.h **** 
1221:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:Drivers/CMSIS/Include/core_cm4.h **** 
1224:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 37


1225:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:Drivers/CMSIS/Include/core_cm4.h **** 
1227:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:Drivers/CMSIS/Include/core_cm4.h **** 
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** 
1234:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:Drivers/CMSIS/Include/core_cm4.h **** 
1241:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:Drivers/CMSIS/Include/core_cm4.h **** 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:Drivers/CMSIS/Include/core_cm4.h **** 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:Drivers/CMSIS/Include/core_cm4.h **** 
1251:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:Drivers/CMSIS/Include/core_cm4.h **** 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:Drivers/CMSIS/Include/core_cm4.h **** 
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** 
1267:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** 
1270:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** 
1273:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:Drivers/CMSIS/Include/core_cm4.h **** 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:Drivers/CMSIS/Include/core_cm4.h **** 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 38


1282:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:Drivers/CMSIS/Include/core_cm4.h **** #endif
1284:Drivers/CMSIS/Include/core_cm4.h **** 
1285:Drivers/CMSIS/Include/core_cm4.h **** 
1286:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:Drivers/CMSIS/Include/core_cm4.h **** /**
1288:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:Drivers/CMSIS/Include/core_cm4.h ****   @{
1292:Drivers/CMSIS/Include/core_cm4.h ****  */
1293:Drivers/CMSIS/Include/core_cm4.h **** 
1294:Drivers/CMSIS/Include/core_cm4.h **** /**
1295:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:Drivers/CMSIS/Include/core_cm4.h ****  */
1297:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1298:Drivers/CMSIS/Include/core_cm4.h **** {
1299:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1306:Drivers/CMSIS/Include/core_cm4.h **** 
1307:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:Drivers/CMSIS/Include/core_cm4.h **** 
1311:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:Drivers/CMSIS/Include/core_cm4.h **** 
1314:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:Drivers/CMSIS/Include/core_cm4.h **** 
1317:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:Drivers/CMSIS/Include/core_cm4.h **** 
1320:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:Drivers/CMSIS/Include/core_cm4.h **** 
1323:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:Drivers/CMSIS/Include/core_cm4.h **** 
1326:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** 
1332:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** 
1335:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 39


1339:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:Drivers/CMSIS/Include/core_cm4.h **** 
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:Drivers/CMSIS/Include/core_cm4.h **** 
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:Drivers/CMSIS/Include/core_cm4.h **** 
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:Drivers/CMSIS/Include/core_cm4.h **** 
1352:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:Drivers/CMSIS/Include/core_cm4.h **** 
1356:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:Drivers/CMSIS/Include/core_cm4.h **** 
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** 
1377:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:Drivers/CMSIS/Include/core_cm4.h **** #endif
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** 
1394:Drivers/CMSIS/Include/core_cm4.h **** /**
1395:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 40


1396:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:Drivers/CMSIS/Include/core_cm4.h ****   @{
1399:Drivers/CMSIS/Include/core_cm4.h ****  */
1400:Drivers/CMSIS/Include/core_cm4.h **** 
1401:Drivers/CMSIS/Include/core_cm4.h **** /**
1402:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:Drivers/CMSIS/Include/core_cm4.h ****  */
1404:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1405:Drivers/CMSIS/Include/core_cm4.h **** {
1406:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:Drivers/CMSIS/Include/core_cm4.h **** 
1416:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:Drivers/CMSIS/Include/core_cm4.h **** 
1419:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:Drivers/CMSIS/Include/core_cm4.h **** 
1425:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:Drivers/CMSIS/Include/core_cm4.h **** 
1428:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:Drivers/CMSIS/Include/core_cm4.h **** 
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:Drivers/CMSIS/Include/core_cm4.h **** 
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 41


1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:Drivers/CMSIS/Include/core_cm4.h **** 
1456:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** 
1460:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** 
1466:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** 
1469:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** 
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:Drivers/CMSIS/Include/core_cm4.h **** 
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:Drivers/CMSIS/Include/core_cm4.h **** 
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** /**
1500:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:Drivers/CMSIS/Include/core_cm4.h ****   @{
1504:Drivers/CMSIS/Include/core_cm4.h ****  */
1505:Drivers/CMSIS/Include/core_cm4.h **** 
1506:Drivers/CMSIS/Include/core_cm4.h **** /**
1507:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field.
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 42


1510:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1511:Drivers/CMSIS/Include/core_cm4.h **** */
1512:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** /**
1515:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register.
1518:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:Drivers/CMSIS/Include/core_cm4.h **** */
1520:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:Drivers/CMSIS/Include/core_cm4.h **** 
1522:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:Drivers/CMSIS/Include/core_cm4.h **** 
1524:Drivers/CMSIS/Include/core_cm4.h **** 
1525:Drivers/CMSIS/Include/core_cm4.h **** /**
1526:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:Drivers/CMSIS/Include/core_cm4.h ****   @{
1530:Drivers/CMSIS/Include/core_cm4.h ****  */
1531:Drivers/CMSIS/Include/core_cm4.h **** 
1532:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:Drivers/CMSIS/Include/core_cm4.h **** 
1542:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:Drivers/CMSIS/Include/core_cm4.h **** 
1551:Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:Drivers/CMSIS/Include/core_cm4.h **** #endif
1555:Drivers/CMSIS/Include/core_cm4.h **** 
1556:Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:Drivers/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:Drivers/CMSIS/Include/core_cm4.h **** #endif
1560:Drivers/CMSIS/Include/core_cm4.h **** 
1561:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** 
1564:Drivers/CMSIS/Include/core_cm4.h **** 
1565:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1566:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 43


1567:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1568:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1569:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1570:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1571:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1572:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1573:Drivers/CMSIS/Include/core_cm4.h **** /**
1574:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:Drivers/CMSIS/Include/core_cm4.h **** */
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** 
1578:Drivers/CMSIS/Include/core_cm4.h **** 
1579:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:Drivers/CMSIS/Include/core_cm4.h **** /**
1581:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:Drivers/CMSIS/Include/core_cm4.h ****   @{
1585:Drivers/CMSIS/Include/core_cm4.h ****  */
1586:Drivers/CMSIS/Include/core_cm4.h **** 
1587:Drivers/CMSIS/Include/core_cm4.h **** /**
1588:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1589:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1592:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:Drivers/CMSIS/Include/core_cm4.h ****  */
1596:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:Drivers/CMSIS/Include/core_cm4.h **** {
1598:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1599:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:Drivers/CMSIS/Include/core_cm4.h **** 
1601:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:Drivers/CMSIS/Include/core_cm4.h **** }
1608:Drivers/CMSIS/Include/core_cm4.h **** 
1609:Drivers/CMSIS/Include/core_cm4.h **** 
1610:Drivers/CMSIS/Include/core_cm4.h **** /**
1611:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1612:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:Drivers/CMSIS/Include/core_cm4.h ****  */
1615:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:Drivers/CMSIS/Include/core_cm4.h **** {
1617:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:Drivers/CMSIS/Include/core_cm4.h **** }
1619:Drivers/CMSIS/Include/core_cm4.h **** 
1620:Drivers/CMSIS/Include/core_cm4.h **** 
1621:Drivers/CMSIS/Include/core_cm4.h **** /**
1622:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable External Interrupt
1623:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 44


1624:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:Drivers/CMSIS/Include/core_cm4.h ****  */
1626:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:Drivers/CMSIS/Include/core_cm4.h **** {
1628:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1629:Drivers/CMSIS/Include/core_cm4.h **** }
1630:Drivers/CMSIS/Include/core_cm4.h **** 
1631:Drivers/CMSIS/Include/core_cm4.h **** 
1632:Drivers/CMSIS/Include/core_cm4.h **** /**
1633:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable External Interrupt
1634:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:Drivers/CMSIS/Include/core_cm4.h ****  */
1637:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:Drivers/CMSIS/Include/core_cm4.h **** {
1639:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:Drivers/CMSIS/Include/core_cm4.h **** }
1641:Drivers/CMSIS/Include/core_cm4.h **** 
1642:Drivers/CMSIS/Include/core_cm4.h **** 
1643:Drivers/CMSIS/Include/core_cm4.h **** /**
1644:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1645:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1649:Drivers/CMSIS/Include/core_cm4.h ****  */
1650:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:Drivers/CMSIS/Include/core_cm4.h **** {
1652:Drivers/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:Drivers/CMSIS/Include/core_cm4.h **** }
1654:Drivers/CMSIS/Include/core_cm4.h **** 
1655:Drivers/CMSIS/Include/core_cm4.h **** 
1656:Drivers/CMSIS/Include/core_cm4.h **** /**
1657:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1658:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:Drivers/CMSIS/Include/core_cm4.h ****  */
1661:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:Drivers/CMSIS/Include/core_cm4.h **** {
1663:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:Drivers/CMSIS/Include/core_cm4.h **** }
1665:Drivers/CMSIS/Include/core_cm4.h **** 
1666:Drivers/CMSIS/Include/core_cm4.h **** 
1667:Drivers/CMSIS/Include/core_cm4.h **** /**
1668:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1669:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:Drivers/CMSIS/Include/core_cm4.h ****  */
1672:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:Drivers/CMSIS/Include/core_cm4.h **** {
1674:Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:Drivers/CMSIS/Include/core_cm4.h **** }
1676:Drivers/CMSIS/Include/core_cm4.h **** 
1677:Drivers/CMSIS/Include/core_cm4.h **** 
1678:Drivers/CMSIS/Include/core_cm4.h **** /**
1679:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1680:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 45


1681:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1683:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1684:Drivers/CMSIS/Include/core_cm4.h ****  */
1685:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:Drivers/CMSIS/Include/core_cm4.h **** {
1687:Drivers/CMSIS/Include/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:Drivers/CMSIS/Include/core_cm4.h **** }
1689:Drivers/CMSIS/Include/core_cm4.h **** 
1690:Drivers/CMSIS/Include/core_cm4.h **** 
1691:Drivers/CMSIS/Include/core_cm4.h **** /**
1692:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1693:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of an interrupt.
1694:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1697:Drivers/CMSIS/Include/core_cm4.h ****  */
1698:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:Drivers/CMSIS/Include/core_cm4.h **** {
1700:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1701:Drivers/CMSIS/Include/core_cm4.h ****   {
1702:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1703:Drivers/CMSIS/Include/core_cm4.h ****   }
1704:Drivers/CMSIS/Include/core_cm4.h ****   else
1705:Drivers/CMSIS/Include/core_cm4.h ****   {
1706:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1707:Drivers/CMSIS/Include/core_cm4.h ****   }
1708:Drivers/CMSIS/Include/core_cm4.h **** }
1709:Drivers/CMSIS/Include/core_cm4.h **** 
1710:Drivers/CMSIS/Include/core_cm4.h **** 
1711:Drivers/CMSIS/Include/core_cm4.h **** /**
1712:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1713:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of an interrupt.
1714:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1718:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:Drivers/CMSIS/Include/core_cm4.h ****  */
1720:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:Drivers/CMSIS/Include/core_cm4.h **** {
1722:Drivers/CMSIS/Include/core_cm4.h **** 
1723:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1724:Drivers/CMSIS/Include/core_cm4.h ****   {
1725:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1726:Drivers/CMSIS/Include/core_cm4.h ****   }
1727:Drivers/CMSIS/Include/core_cm4.h ****   else
1728:Drivers/CMSIS/Include/core_cm4.h ****   {
1729:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1730:Drivers/CMSIS/Include/core_cm4.h ****   }
1731:Drivers/CMSIS/Include/core_cm4.h **** }
1732:Drivers/CMSIS/Include/core_cm4.h **** 
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** /**
1735:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1736:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1737:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 46


1738:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1739:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:Drivers/CMSIS/Include/core_cm4.h ****  */
1745:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1746:Drivers/CMSIS/Include/core_cm4.h **** {
1747:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1748:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1749:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1750:Drivers/CMSIS/Include/core_cm4.h **** 
1751:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1752:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1753:Drivers/CMSIS/Include/core_cm4.h **** 
1754:Drivers/CMSIS/Include/core_cm4.h ****   return (
1755:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1756:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1757:Drivers/CMSIS/Include/core_cm4.h ****          );
1758:Drivers/CMSIS/Include/core_cm4.h **** }
1759:Drivers/CMSIS/Include/core_cm4.h **** 
1760:Drivers/CMSIS/Include/core_cm4.h **** 
1761:Drivers/CMSIS/Include/core_cm4.h **** /**
1762:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1763:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1764:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1765:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1766:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1767:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1768:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1769:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1770:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1771:Drivers/CMSIS/Include/core_cm4.h ****  */
1772:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1773:Drivers/CMSIS/Include/core_cm4.h **** {
1774:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1775:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1776:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1777:Drivers/CMSIS/Include/core_cm4.h **** 
1778:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1779:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1780:Drivers/CMSIS/Include/core_cm4.h **** 
1781:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1782:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1789:Drivers/CMSIS/Include/core_cm4.h ****  */
1790:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1791:Drivers/CMSIS/Include/core_cm4.h **** {
1792:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1793:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1794:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 47


1795:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1796:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1797:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1798:Drivers/CMSIS/Include/core_cm4.h **** 
1799:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1800:Drivers/CMSIS/Include/core_cm4.h ****   {
1801:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
1802:Drivers/CMSIS/Include/core_cm4.h ****   }
1803:Drivers/CMSIS/Include/core_cm4.h **** }
1804:Drivers/CMSIS/Include/core_cm4.h **** 
1805:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** 
1808:Drivers/CMSIS/Include/core_cm4.h **** 
1809:Drivers/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1810:Drivers/CMSIS/Include/core_cm4.h **** /**
1811:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1812:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1813:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
1814:Drivers/CMSIS/Include/core_cm4.h ****   @{
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** 
1817:Drivers/CMSIS/Include/core_cm4.h **** #if (__Vendor_SysTickConfig == 0U)
1818:Drivers/CMSIS/Include/core_cm4.h **** 
1819:Drivers/CMSIS/Include/core_cm4.h **** /**
1820:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
1821:Drivers/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1822:Drivers/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1823:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1824:Drivers/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
1825:Drivers/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
1826:Drivers/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1827:Drivers/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1828:Drivers/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
1829:Drivers/CMSIS/Include/core_cm4.h ****  */
1830:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1831:Drivers/CMSIS/Include/core_cm4.h **** {
1832:Drivers/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1833:Drivers/CMSIS/Include/core_cm4.h ****   {
1834:Drivers/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
1835:Drivers/CMSIS/Include/core_cm4.h ****   }
1836:Drivers/CMSIS/Include/core_cm4.h **** 
1837:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1838:Drivers/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1839:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
1840:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1841:Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1842:Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1843:Drivers/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
1844:Drivers/CMSIS/Include/core_cm4.h **** }
1845:Drivers/CMSIS/Include/core_cm4.h **** 
1846:Drivers/CMSIS/Include/core_cm4.h **** #endif
1847:Drivers/CMSIS/Include/core_cm4.h **** 
1848:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_SysTickFunctions */
1849:Drivers/CMSIS/Include/core_cm4.h **** 
1850:Drivers/CMSIS/Include/core_cm4.h **** 
1851:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 48


1852:Drivers/CMSIS/Include/core_cm4.h **** /* ##################################### Debug In/Output function #################################
1853:Drivers/CMSIS/Include/core_cm4.h **** /**
1854:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1855:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
1856:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that access the ITM debug interface.
1857:Drivers/CMSIS/Include/core_cm4.h ****   @{
1858:Drivers/CMSIS/Include/core_cm4.h ****  */
1859:Drivers/CMSIS/Include/core_cm4.h **** 
1860:Drivers/CMSIS/Include/core_cm4.h **** extern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characte
1861:Drivers/CMSIS/Include/core_cm4.h **** #define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer i
1862:Drivers/CMSIS/Include/core_cm4.h **** 
1863:Drivers/CMSIS/Include/core_cm4.h **** 
1864:Drivers/CMSIS/Include/core_cm4.h **** /**
1865:Drivers/CMSIS/Include/core_cm4.h ****   \brief   ITM Send Character
1866:Drivers/CMSIS/Include/core_cm4.h ****   \details Transmits a character via the ITM channel 0, and
1867:Drivers/CMSIS/Include/core_cm4.h ****            \li Just returns when no debugger is connected that has booked the output.
1868:Drivers/CMSIS/Include/core_cm4.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
1869:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     ch  Character to transmit.
1870:Drivers/CMSIS/Include/core_cm4.h ****   \returns            Character to transmit.
1871:Drivers/CMSIS/Include/core_cm4.h ****  */
1872:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
1873:Drivers/CMSIS/Include/core_cm4.h **** {
1874:Drivers/CMSIS/Include/core_cm4.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
1875:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
1876:Drivers/CMSIS/Include/core_cm4.h ****   {
1877:Drivers/CMSIS/Include/core_cm4.h ****     while (ITM->PORT[0U].u32 == 0UL)
  64              		.loc 3 1877 0
  65 000c 4FF06042 		mov	r2, #-536870912
  66 0010 1268     		ldr	r2, [r2]
  67 0012 002A     		cmp	r2, #0
  68 0014 F9D0     		beq	.L5
1878:Drivers/CMSIS/Include/core_cm4.h ****     {
1879:Drivers/CMSIS/Include/core_cm4.h ****       __NOP();
1880:Drivers/CMSIS/Include/core_cm4.h ****     }
1881:Drivers/CMSIS/Include/core_cm4.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
  69              		.loc 3 1881 0
  70 0016 4FF06042 		mov	r2, #-536870912
  71 001a 1470     		strb	r4, [r2]
  72              	.L3:
  73              	.LVL3:
  74              	.LBE9:
  75              	.LBE8:
  76              		.loc 1 390 0
  77 001c 0133     		adds	r3, r3, #1
  78              	.LVL4:
  79 001e 8B42     		cmp	r3, r1
  80 0020 0FDA     		bge	.L12
  81              	.L6:
 391:Core/Src/main.c ****         {
 392:Core/Src/main.c ****                 ITM_SendChar(data[i]);
  82              		.loc 1 392 0 discriminator 2
  83 0022 C45C     		ldrb	r4, [r0, r3]	@ zero_extendqisi2
  84              	.LVL5:
  85              	.LBB13:
  86              	.LBB12:
1874:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  87              		.loc 3 1874 0 discriminator 2
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 49


  88 0024 4FF06042 		mov	r2, #-536870912
  89 0028 D2F8802E 		ldr	r2, [r2, #3712]
  90 002c 12F0010F 		tst	r2, #1
  91 0030 F4D0     		beq	.L3
1875:Drivers/CMSIS/Include/core_cm4.h ****   {
  92              		.loc 3 1875 0
  93 0032 4FF06042 		mov	r2, #-536870912
  94 0036 D2F8002E 		ldr	r2, [r2, #3584]
1874:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
  95              		.loc 3 1874 0
  96 003a 12F0010F 		tst	r2, #1
  97 003e EDD0     		beq	.L3
  98 0040 E4E7     		b	.L4
  99              	.LVL6:
 100              	.L12:
 101              	.LBE12:
 102              	.LBE13:
 393:Core/Src/main.c ****         }
 394:Core/Src/main.c ****         return i;
 395:Core/Src/main.c **** }
 103              		.loc 1 395 0
 104 0042 1846     		mov	r0, r3
 105              	.LVL7:
 106 0044 5DF8044B 		ldr	r4, [sp], #4
 107              	.LCFI1:
 108              		.cfi_restore 4
 109              		.cfi_def_cfa_offset 0
 110 0048 7047     		bx	lr
 111              	.LVL8:
 112              	.L11:
 113 004a 1846     		mov	r0, r3
 114              	.LVL9:
 115 004c 7047     		bx	lr
 116              		.cfi_endproc
 117              	.LFE126:
 119              		.section	.text._write,"ax",%progbits
 120              		.align	1
 121              		.global	_write
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 125              		.fpu fpv4-sp-d16
 127              	_write:
 128              	.LFB127:
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** int _write(int file, char *data, int len)
 398:Core/Src/main.c **** {
 129              		.loc 1 398 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              	.LVL10:
 134 0000 08B5     		push	{r3, lr}
 135              	.LCFI2:
 136              		.cfi_def_cfa_offset 8
 137              		.cfi_offset 3, -8
 138              		.cfi_offset 14, -4
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 50


 139 0002 0846     		mov	r0, r1
 140              	.LVL11:
 399:Core/Src/main.c ****         int sent = ITM_SendString(data, len);
 141              		.loc 1 399 0
 142 0004 1146     		mov	r1, r2
 143              	.LVL12:
 144 0006 FFF7FEFF 		bl	ITM_SendString
 145              	.LVL13:
 400:Core/Src/main.c ****         return sent;
 401:Core/Src/main.c **** }
 146              		.loc 1 401 0
 147 000a 08BD     		pop	{r3, pc}
 148              		.cfi_endproc
 149              	.LFE127:
 151              		.section	.text.set_DutyCycle,"ax",%progbits
 152              		.align	1
 153              		.global	set_DutyCycle
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 157              		.fpu fpv4-sp-d16
 159              	set_DutyCycle:
 160              	.LFB128:
 402:Core/Src/main.c **** 
 403:Core/Src/main.c **** /* SET DUTYCYCLE function */
 404:Core/Src/main.c **** void set_DutyCycle(TIM_HandleTypeDef *htim, uint32_t Channel, uint16_t dutyCycle)
 405:Core/Src/main.c **** {
 161              		.loc 1 405 0
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              	.LVL14:
 166 0000 70B5     		push	{r4, r5, r6, lr}
 167              	.LCFI3:
 168              		.cfi_def_cfa_offset 16
 169              		.cfi_offset 4, -16
 170              		.cfi_offset 5, -12
 171              		.cfi_offset 6, -8
 172              		.cfi_offset 14, -4
 173 0002 0646     		mov	r6, r0
 174 0004 0D46     		mov	r5, r1
 175 0006 1446     		mov	r4, r2
 406:Core/Src/main.c ****         uint16_t mapped_value;
 407:Core/Src/main.c ****         mapped_value = (time_period(MOTOR_DRIVER_FREQUENCY) * dutyCycle) / 65535;
 176              		.loc 1 407 0
 177 0008 4FF4FA50 		mov	r0, #8000
 178              	.LVL15:
 179 000c FFF7FEFF 		bl	time_period
 180              	.LVL16:
 181 0010 00FB04F0 		mul	r0, r0, r4
 182 0014 064B     		ldr	r3, .L17
 183 0016 83FB0023 		smull	r2, r3, r3, r0
 184 001a 0344     		add	r3, r3, r0
 185 001c C017     		asrs	r0, r0, #31
 186 001e C0EBE330 		rsb	r0, r0, r3, asr #15
 187              	.LVL17:
 408:Core/Src/main.c ****         __HAL_TIM_SET_COMPARE(htim, Channel, mapped_value);
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 51


 188              		.loc 1 408 0
 189 0022 3368     		ldr	r3, [r6]
 190 0024 3433     		adds	r3, r3, #52
 191 0026 AD08     		lsrs	r5, r5, #2
 192              	.LVL18:
 193 0028 80B2     		uxth	r0, r0
 194 002a 43F82500 		str	r0, [r3, r5, lsl #2]
 409:Core/Src/main.c **** }
 195              		.loc 1 409 0
 196 002e 70BD     		pop	{r4, r5, r6, pc}
 197              	.LVL19:
 198              	.L18:
 199              		.align	2
 200              	.L17:
 201 0030 01800080 		.word	-2147450879
 202              		.cfi_endproc
 203              	.LFE128:
 205              		.section	.text.float_abs,"ax",%progbits
 206              		.align	1
 207              		.global	float_abs
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu fpv4-sp-d16
 213              	float_abs:
 214              	.LFB129:
 410:Core/Src/main.c **** 
 411:Core/Src/main.c **** float float_abs(float x)
 412:Core/Src/main.c **** {
 215              		.loc 1 412 0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 0
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		@ link register save eliminated.
 220              	.LVL20:
 413:Core/Src/main.c ****         if (x < 0)
 221              		.loc 1 413 0
 222 0000 B5EEC00A 		vcmpe.f32	s0, #0
 223 0004 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 224 0008 00D4     		bmi	.L23
 225              	.LVL21:
 226              	.L20:
 414:Core/Src/main.c ****         {
 415:Core/Src/main.c ****                 return (-1 * x);
 416:Core/Src/main.c ****         }
 417:Core/Src/main.c ****         return x;
 418:Core/Src/main.c **** }
 227              		.loc 1 418 0
 228 000a 7047     		bx	lr
 229              	.LVL22:
 230              	.L23:
 415:Core/Src/main.c ****         }
 231              		.loc 1 415 0
 232 000c B1EE400A 		vneg.f32	s0, s0
 233              	.LVL23:
 234 0010 FBE7     		b	.L20
 235              		.cfi_endproc
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 52


 236              	.LFE129:
 238              		.section	.text.wheel_init,"ax",%progbits
 239              		.align	1
 240              		.global	wheel_init
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 244              		.fpu fpv4-sp-d16
 246              	wheel_init:
 247              	.LFB130:
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** typedef struct
 421:Core/Src/main.c **** {
 422:Core/Src/main.c ****         uint8_t id;
 423:Core/Src/main.c ****         float radius;
 424:Core/Src/main.c ****         float wheel_velcoity;
 425:Core/Src/main.c ****         float omega;
 426:Core/Src/main.c ****         enum Dirn direction;
 427:Core/Src/main.c ****         GPIO_TypeDef *in1_port;
 428:Core/Src/main.c ****         uint16_t in1_pin;
 429:Core/Src/main.c ****         GPIO_TypeDef *in2_port;
 430:Core/Src/main.c ****         uint16_t in2_pin;
 431:Core/Src/main.c **** } wheel;
 432:Core/Src/main.c **** 
 433:Core/Src/main.c **** wheel w[4];
 434:Core/Src/main.c **** void wheel_init(void)
 435:Core/Src/main.c **** {
 248              		.loc 1 435 0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 0
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 252              		@ link register save eliminated.
 253              	.LVL24:
 436:Core/Src/main.c ****         int i;
 437:Core/Src/main.c ****         for (i = 0; i < 4; i++)
 254              		.loc 1 437 0
 255 0000 0023     		movs	r3, #0
 256 0002 08E0     		b	.L25
 257              	.LVL25:
 258              	.L26:
 438:Core/Src/main.c ****         {
 439:Core/Src/main.c ****                 w[i].id = i;
 259              		.loc 1 439 0 discriminator 3
 260 0004 1A48     		ldr	r0, .L27
 261 0006 DA00     		lsls	r2, r3, #3
 262 0008 1A44     		add	r2, r2, r3
 263 000a 9100     		lsls	r1, r2, #2
 264 000c 4218     		adds	r2, r0, r1
 265 000e 4354     		strb	r3, [r0, r1]
 440:Core/Src/main.c ****                 w[i].radius = 0.067;
 266              		.loc 1 440 0 discriminator 3
 267 0010 1849     		ldr	r1, .L27+4
 268 0012 5160     		str	r1, [r2, #4]	@ float
 437:Core/Src/main.c ****         {
 269              		.loc 1 437 0 discriminator 3
 270 0014 0133     		adds	r3, r3, #1
 271              	.LVL26:
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 53


 272              	.L25:
 437:Core/Src/main.c ****         {
 273              		.loc 1 437 0 is_stmt 0 discriminator 1
 274 0016 032B     		cmp	r3, #3
 275 0018 F4DD     		ble	.L26
 441:Core/Src/main.c ****         }
 442:Core/Src/main.c ****         w[0].in1_port = GPIOD;
 276              		.loc 1 442 0 is_stmt 1
 277 001a 154B     		ldr	r3, .L27
 278              	.LVL27:
 279 001c 164A     		ldr	r2, .L27+8
 280 001e 5A61     		str	r2, [r3, #20]
 443:Core/Src/main.c ****         w[0].in1_pin = GPIO_PIN_1;
 281              		.loc 1 443 0
 282 0020 0221     		movs	r1, #2
 283 0022 1983     		strh	r1, [r3, #24]	@ movhi
 444:Core/Src/main.c ****         w[0].in2_port = GPIOD;
 284              		.loc 1 444 0
 285 0024 DA61     		str	r2, [r3, #28]
 445:Core/Src/main.c ****         w[0].in2_pin = GPIO_PIN_3;
 286              		.loc 1 445 0
 287 0026 0821     		movs	r1, #8
 288 0028 1984     		strh	r1, [r3, #32]	@ movhi
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****         w[1].in1_port = GPIOD;
 289              		.loc 1 447 0
 290 002a 9A63     		str	r2, [r3, #56]
 448:Core/Src/main.c ****         w[1].in1_pin = GPIO_PIN_5;
 291              		.loc 1 448 0
 292 002c 2021     		movs	r1, #32
 293 002e 9987     		strh	r1, [r3, #60]	@ movhi
 449:Core/Src/main.c ****         w[1].in2_port = GPIOD;
 294              		.loc 1 449 0
 295 0030 1A64     		str	r2, [r3, #64]
 450:Core/Src/main.c ****         w[1].in2_pin = GPIO_PIN_14;
 296              		.loc 1 450 0
 297 0032 4FF48041 		mov	r1, #16384
 298 0036 A3F84410 		strh	r1, [r3, #68]	@ movhi
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****         w[2].in1_port = GPIOD;
 299              		.loc 1 452 0
 300 003a DA65     		str	r2, [r3, #92]
 453:Core/Src/main.c ****         w[2].in1_pin = GPIO_PIN_7;
 301              		.loc 1 453 0
 302 003c 8021     		movs	r1, #128
 303 003e A3F86010 		strh	r1, [r3, #96]	@ movhi
 454:Core/Src/main.c ****         w[2].in2_port = GPIOD;
 304              		.loc 1 454 0
 305 0042 5A66     		str	r2, [r3, #100]
 455:Core/Src/main.c ****         w[2].in2_pin = GPIO_PIN_15;
 306              		.loc 1 455 0
 307 0044 4FF40042 		mov	r2, #32768
 308 0048 A3F86820 		strh	r2, [r3, #104]	@ movhi
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****         w[3].in1_port = GPIOC;
 309              		.loc 1 457 0
 310 004c 02F18042 		add	r2, r2, #1073741824
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 54


 311 0050 02F5C432 		add	r2, r2, #100352
 312 0054 C3F88020 		str	r2, [r3, #128]
 458:Core/Src/main.c ****         w[3].in1_pin = GPIO_PIN_12;
 313              		.loc 1 458 0
 314 0058 4FF48051 		mov	r1, #4096
 315 005c A3F88410 		strh	r1, [r3, #132]	@ movhi
 459:Core/Src/main.c ****         w[3].in2_port = GPIOC;
 316              		.loc 1 459 0
 317 0060 C3F88820 		str	r2, [r3, #136]
 460:Core/Src/main.c ****         w[3].in2_pin = GPIO_PIN_10;
 318              		.loc 1 460 0
 319 0064 4FF48062 		mov	r2, #1024
 320 0068 A3F88C20 		strh	r2, [r3, #140]	@ movhi
 461:Core/Src/main.c **** }
 321              		.loc 1 461 0
 322 006c 7047     		bx	lr
 323              	.L28:
 324 006e 00BF     		.align	2
 325              	.L27:
 326 0070 00000000 		.word	w
 327 0074 4C37893D 		.word	1032402764
 328 0078 000C0240 		.word	1073875968
 329              		.cfi_endproc
 330              	.LFE130:
 332              		.section	.text.calculate_robot_velocity,"ax",%progbits
 333              		.align	1
 334              		.global	calculate_robot_velocity
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 338              		.fpu fpv4-sp-d16
 340              	calculate_robot_velocity:
 341              	.LFB131:
 462:Core/Src/main.c **** 
 463:Core/Src/main.c **** void calculate_robot_velocity()
 464:Core/Src/main.c **** {
 342              		.loc 1 464 0
 343              		.cfi_startproc
 344              		@ args = 0, pretend = 0, frame = 64
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346              		@ link register save eliminated.
 347 0000 F0B4     		push	{r4, r5, r6, r7}
 348              	.LCFI4:
 349              		.cfi_def_cfa_offset 16
 350              		.cfi_offset 4, -16
 351              		.cfi_offset 5, -12
 352              		.cfi_offset 6, -8
 353              		.cfi_offset 7, -4
 354 0002 90B0     		sub	sp, sp, #64
 355              	.LCFI5:
 356              		.cfi_def_cfa_offset 80
 465:Core/Src/main.c ****         float x, y;
 466:Core/Src/main.c ****         x = deltas[index][0] * Speed_Multiplier;
 357              		.loc 1 466 0
 358 0004 2F4B     		ldr	r3, .L36
 359 0006 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
 360 0008 2546     		mov	r5, r4
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 55


 361 000a 2F4B     		ldr	r3, .L36+4
 362 000c 03EBC403 		add	r3, r3, r4, lsl #3
 363 0010 93ED006A 		vldr.32	s12, [r3]
 364              	.LVL28:
 467:Core/Src/main.c ****         y = deltas[index][1] * Speed_Multiplier;
 365              		.loc 1 467 0
 366 0014 D3ED016A 		vldr.32	s13, [r3, #4]
 367              	.LVL29:
 468:Core/Src/main.c ****         float velocity[3] = {x / time, y / time, 0};
 368              		.loc 1 468 0
 369 0018 DFED2C7A 		vldr.32	s15, .L36+8
 370 001c 86EE277A 		vdiv.f32	s14, s12, s15
 371 0020 8DED0D7A 		vstr.32	s14, [sp, #52]
 372 0024 86EEA77A 		vdiv.f32	s14, s13, s15
 373 0028 8DED0E7A 		vstr.32	s14, [sp, #56]
 374 002c 0023     		movs	r3, #0
 375 002e 0F93     		str	r3, [sp, #60]	@ float
 469:Core/Src/main.c ****         int coupling_matrix[4][3] = {{-1, 1, 1}, {1, 1, 1}, {-1, 1, -1}, {1, 1, -1}}; //const vaner
 376              		.loc 1 469 0
 377 0030 01AE     		add	r6, sp, #4
 378 0032 274F     		ldr	r7, .L36+12
 379 0034 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 380 0036 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 381 0038 0FCF     		ldmia	r7!, {r0, r1, r2, r3}
 382 003a 0FC6     		stmia	r6!, {r0, r1, r2, r3}
 383 003c 97E80F00 		ldm	r7, {r0, r1, r2, r3}
 384 0040 86E80F00 		stm	r6, {r0, r1, r2, r3}
 385              	.LVL30:
 386              	.LBB14:
 470:Core/Src/main.c **** 
 471:Core/Src/main.c ****         for (int i = 0; i < 4; i++)
 387              		.loc 1 471 0
 388 0044 0023     		movs	r3, #0
 389 0046 2BE0     		b	.L30
 390              	.LVL31:
 391              	.L32:
 392              	.LBB15:
 472:Core/Src/main.c ****         {
 473:Core/Src/main.c ****                 w[i].wheel_velcoity = 0;
 474:Core/Src/main.c ****                 for (int j = 0; j < 3; j++)
 475:Core/Src/main.c ****                 {
 476:Core/Src/main.c ****                         w[i].wheel_velcoity += velocity[j] * coupling_matrix[i][j];
 393              		.loc 1 476 0 discriminator 3
 394 0048 10AA     		add	r2, sp, #64
 395 004a 02EB8102 		add	r2, r2, r1, lsl #2
 396 004e 12ED037A 		vldr.32	s14, [r2, #-12]
 397 0052 03EB4302 		add	r2, r3, r3, lsl #1
 398 0056 0A44     		add	r2, r2, r1
 399 0058 10A8     		add	r0, sp, #64
 400 005a 00EB8202 		add	r2, r0, r2, lsl #2
 401 005e 52ED0F7A 		vldr.32	s15, [r2, #-60]	@ int
 402 0062 F8EEE77A 		vcvt.f32.s32	s15, s15
 403 0066 67EE877A 		vmul.f32	s15, s15, s14
 404 006a D800     		lsls	r0, r3, #3
 405 006c 1844     		add	r0, r0, r3
 406 006e 8600     		lsls	r6, r0, #2
 407 0070 184A     		ldr	r2, .L36+16
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 56


 408 0072 3244     		add	r2, r2, r6
 409 0074 92ED027A 		vldr.32	s14, [r2, #8]
 410 0078 77EE277A 		vadd.f32	s15, s14, s15
 411 007c C2ED027A 		vstr.32	s15, [r2, #8]
 474:Core/Src/main.c ****                 {
 412              		.loc 1 474 0 discriminator 3
 413 0080 0131     		adds	r1, r1, #1
 414              	.LVL32:
 415              	.L31:
 474:Core/Src/main.c ****                 {
 416              		.loc 1 474 0 is_stmt 0 discriminator 1
 417 0082 0229     		cmp	r1, #2
 418 0084 E0DD     		ble	.L32
 419              	.LBE15:
 477:Core/Src/main.c ****                 }
 478:Core/Src/main.c ****                 velocities[index][i] = w[i].wheel_velcoity;
 420              		.loc 1 478 0 is_stmt 1 discriminator 2
 421 0086 03EBC302 		add	r2, r3, r3, lsl #3
 422 008a 9100     		lsls	r1, r2, #2
 423              	.LVL33:
 424 008c 114A     		ldr	r2, .L36+16
 425 008e 0A44     		add	r2, r2, r1
 426 0090 9168     		ldr	r1, [r2, #8]	@ float
 427 0092 03EB8500 		add	r0, r3, r5, lsl #2
 428 0096 104A     		ldr	r2, .L36+20
 429 0098 02EB8002 		add	r2, r2, r0, lsl #2
 430 009c 1160     		str	r1, [r2]	@ float
 471:Core/Src/main.c ****         {
 431              		.loc 1 471 0 discriminator 2
 432 009e 0133     		adds	r3, r3, #1
 433              	.LVL34:
 434              	.L30:
 471:Core/Src/main.c ****         {
 435              		.loc 1 471 0 is_stmt 0 discriminator 1
 436 00a0 032B     		cmp	r3, #3
 437 00a2 08DC     		bgt	.L35
 473:Core/Src/main.c ****                 for (int j = 0; j < 3; j++)
 438              		.loc 1 473 0 is_stmt 1
 439 00a4 03EBC302 		add	r2, r3, r3, lsl #3
 440 00a8 9100     		lsls	r1, r2, #2
 441 00aa 0A4A     		ldr	r2, .L36+16
 442 00ac 0A44     		add	r2, r2, r1
 443 00ae 0021     		movs	r1, #0
 444 00b0 9160     		str	r1, [r2, #8]	@ float
 445              	.LVL35:
 446              	.LBB16:
 474:Core/Src/main.c ****                 {
 447              		.loc 1 474 0
 448 00b2 0021     		movs	r1, #0
 449 00b4 E5E7     		b	.L31
 450              	.LVL36:
 451              	.L35:
 452              	.LBE16:
 453              	.LBE14:
 479:Core/Src/main.c ****         }
 480:Core/Src/main.c ****         ++index;
 454              		.loc 1 480 0
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 57


 455 00b6 0134     		adds	r4, r4, #1
 456 00b8 024B     		ldr	r3, .L36
 457              	.LVL37:
 458 00ba 1C70     		strb	r4, [r3]
 481:Core/Src/main.c **** }
 459              		.loc 1 481 0
 460 00bc 10B0     		add	sp, sp, #64
 461              	.LCFI6:
 462              		.cfi_def_cfa_offset 16
 463              		@ sp needed
 464 00be F0BC     		pop	{r4, r5, r6, r7}
 465              	.LCFI7:
 466              		.cfi_restore 7
 467              		.cfi_restore 6
 468              		.cfi_restore 5
 469              		.cfi_restore 4
 470              		.cfi_def_cfa_offset 0
 471 00c0 7047     		bx	lr
 472              	.L37:
 473 00c2 00BF     		.align	2
 474              	.L36:
 475 00c4 00000000 		.word	.LANCHOR0
 476 00c8 00000000 		.word	.LANCHOR1
 477 00cc 2506C13E 		.word	1052837413
 478 00d0 00000000 		.word	.LANCHOR2
 479 00d4 00000000 		.word	w
 480 00d8 00000000 		.word	velocities
 481              		.cfi_endproc
 482              	.LFE131:
 484              		.section	.text.calculate_omega,"ax",%progbits
 485              		.align	1
 486              		.global	calculate_omega
 487              		.syntax unified
 488              		.thumb
 489              		.thumb_func
 490              		.fpu fpv4-sp-d16
 492              	calculate_omega:
 493              	.LFB132:
 482:Core/Src/main.c **** 
 483:Core/Src/main.c **** void calculate_omega()
 484:Core/Src/main.c **** {
 494              		.loc 1 484 0
 495              		.cfi_startproc
 496              		@ args = 0, pretend = 0, frame = 0
 497              		@ frame_needed = 0, uses_anonymous_args = 0
 498              		@ link register save eliminated.
 499              	.LVL38:
 500              	.LBB17:
 485:Core/Src/main.c ****         for (int i = 0; i < 4; ++i)
 501              		.loc 1 485 0
 502 0000 0022     		movs	r2, #0
 503 0002 0DE0     		b	.L39
 504              	.LVL39:
 505              	.L40:
 486:Core/Src/main.c ****         {
 487:Core/Src/main.c ****                 w[i].omega = w[i].wheel_velcoity / w[i].radius;
 506              		.loc 1 487 0 discriminator 3
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 58


 507 0004 D100     		lsls	r1, r2, #3
 508 0006 1144     		add	r1, r1, r2
 509 0008 8800     		lsls	r0, r1, #2
 510 000a 074B     		ldr	r3, .L41
 511 000c 0344     		add	r3, r3, r0
 512 000e D3ED026A 		vldr.32	s13, [r3, #8]
 513 0012 93ED017A 		vldr.32	s14, [r3, #4]
 514 0016 C6EE877A 		vdiv.f32	s15, s13, s14
 515 001a C3ED037A 		vstr.32	s15, [r3, #12]
 485:Core/Src/main.c ****         for (int i = 0; i < 4; ++i)
 516              		.loc 1 485 0 discriminator 3
 517 001e 0132     		adds	r2, r2, #1
 518              	.LVL40:
 519              	.L39:
 485:Core/Src/main.c ****         for (int i = 0; i < 4; ++i)
 520              		.loc 1 485 0 is_stmt 0 discriminator 1
 521 0020 032A     		cmp	r2, #3
 522 0022 EFDD     		ble	.L40
 523              	.LBE17:
 488:Core/Src/main.c ****         }
 489:Core/Src/main.c **** }
 524              		.loc 1 489 0 is_stmt 1
 525 0024 7047     		bx	lr
 526              	.L42:
 527 0026 00BF     		.align	2
 528              	.L41:
 529 0028 00000000 		.word	w
 530              		.cfi_endproc
 531              	.LFE132:
 533              		.section	.text.set_Direction,"ax",%progbits
 534              		.align	1
 535              		.global	set_Direction
 536              		.syntax unified
 537              		.thumb
 538              		.thumb_func
 539              		.fpu fpv4-sp-d16
 541              	set_Direction:
 542              	.LFB133:
 490:Core/Src/main.c **** 
 491:Core/Src/main.c **** void set_Direction(wheel *w)
 492:Core/Src/main.c **** {
 543              		.loc 1 492 0
 544              		.cfi_startproc
 545              		@ args = 0, pretend = 0, frame = 0
 546              		@ frame_needed = 0, uses_anonymous_args = 0
 547              	.LVL41:
 548 0000 10B5     		push	{r4, lr}
 549              	.LCFI8:
 550              		.cfi_def_cfa_offset 8
 551              		.cfi_offset 4, -8
 552              		.cfi_offset 14, -4
 553 0002 0446     		mov	r4, r0
 493:Core/Src/main.c ****         if (w->direction == AHEAD)
 554              		.loc 1 493 0
 555 0004 037C     		ldrb	r3, [r0, #16]	@ zero_extendqisi2
 556 0006 012B     		cmp	r3, #1
 557 0008 0CD0     		beq	.L48
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 59


 494:Core/Src/main.c ****         {
 495:Core/Src/main.c ****                 HAL_GPIO_WritePin(w->in1_port, w->in1_pin, SET);
 496:Core/Src/main.c ****                 HAL_GPIO_WritePin(w->in2_port, w->in2_pin, RESET);
 497:Core/Src/main.c ****         }
 498:Core/Src/main.c ****         else if (w->direction == BACK)
 558              		.loc 1 498 0
 559 000a 022B     		cmp	r3, #2
 560 000c 15D0     		beq	.L49
 499:Core/Src/main.c ****         {
 500:Core/Src/main.c ****                 HAL_GPIO_WritePin(w->in1_port, w->in1_pin, RESET);
 501:Core/Src/main.c ****                 HAL_GPIO_WritePin(w->in2_port, w->in2_pin, SET);
 502:Core/Src/main.c ****         }
 503:Core/Src/main.c ****         else
 504:Core/Src/main.c ****         {
 505:Core/Src/main.c ****                 HAL_GPIO_WritePin(w->in1_port, w->in1_pin, RESET);
 561              		.loc 1 505 0
 562 000e 0022     		movs	r2, #0
 563 0010 018B     		ldrh	r1, [r0, #24]
 564 0012 4069     		ldr	r0, [r0, #20]
 565              	.LVL42:
 566 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 567              	.LVL43:
 506:Core/Src/main.c ****                 HAL_GPIO_WritePin(w->in2_port, w->in2_pin, RESET);
 568              		.loc 1 506 0
 569 0018 0022     		movs	r2, #0
 570 001a 218C     		ldrh	r1, [r4, #32]
 571 001c E069     		ldr	r0, [r4, #28]
 572 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 573              	.LVL44:
 574              	.L43:
 507:Core/Src/main.c ****         }
 508:Core/Src/main.c **** }
 575              		.loc 1 508 0
 576 0022 10BD     		pop	{r4, pc}
 577              	.LVL45:
 578              	.L48:
 495:Core/Src/main.c ****                 HAL_GPIO_WritePin(w->in2_port, w->in2_pin, RESET);
 579              		.loc 1 495 0
 580 0024 0122     		movs	r2, #1
 581 0026 018B     		ldrh	r1, [r0, #24]
 582 0028 4069     		ldr	r0, [r0, #20]
 583              	.LVL46:
 584 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
 585              	.LVL47:
 496:Core/Src/main.c ****         }
 586              		.loc 1 496 0
 587 002e 0022     		movs	r2, #0
 588 0030 218C     		ldrh	r1, [r4, #32]
 589 0032 E069     		ldr	r0, [r4, #28]
 590 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 591              	.LVL48:
 592 0038 F3E7     		b	.L43
 593              	.LVL49:
 594              	.L49:
 500:Core/Src/main.c ****                 HAL_GPIO_WritePin(w->in2_port, w->in2_pin, SET);
 595              		.loc 1 500 0
 596 003a 0022     		movs	r2, #0
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 60


 597 003c 018B     		ldrh	r1, [r0, #24]
 598 003e 4069     		ldr	r0, [r0, #20]
 599              	.LVL50:
 600 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 601              	.LVL51:
 501:Core/Src/main.c ****         }
 602              		.loc 1 501 0
 603 0044 0122     		movs	r2, #1
 604 0046 218C     		ldrh	r1, [r4, #32]
 605 0048 E069     		ldr	r0, [r4, #28]
 606 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 607              	.LVL52:
 608 004e E8E7     		b	.L43
 609              		.cfi_endproc
 610              	.LFE133:
 612              		.global	__aeabi_f2d
 613              		.global	__aeabi_dmul
 614              		.global	__aeabi_d2uiz
 615              		.section	.text.move,"ax",%progbits
 616              		.align	1
 617              		.global	move
 618              		.syntax unified
 619              		.thumb
 620              		.thumb_func
 621              		.fpu fpv4-sp-d16
 623              	move:
 624              	.LFB134:
 509:Core/Src/main.c **** 
 510:Core/Src/main.c **** void move()
 511:Core/Src/main.c **** {
 625              		.loc 1 511 0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 8
 628              		@ frame_needed = 0, uses_anonymous_args = 0
 629 0000 30B5     		push	{r4, r5, lr}
 630              	.LCFI9:
 631              		.cfi_def_cfa_offset 12
 632              		.cfi_offset 4, -12
 633              		.cfi_offset 5, -8
 634              		.cfi_offset 14, -4
 635 0002 2DED028B 		vpush.64	{d8}
 636              	.LCFI10:
 637              		.cfi_def_cfa_offset 20
 638              		.cfi_offset 80, -20
 639              		.cfi_offset 81, -16
 640 0006 83B0     		sub	sp, sp, #12
 641              	.LCFI11:
 642              		.cfi_def_cfa_offset 32
 643              	.LVL53:
 644              	.LBB18:
 512:Core/Src/main.c ****         uint16_t dutyCycle[4];
 513:Core/Src/main.c ****         for (int i = 0; i < NUM_STEPS; ++i)
 645              		.loc 1 513 0
 646 0008 0025     		movs	r5, #0
 647 000a 65E0     		b	.L51
 648              	.LVL54:
 649              	.L53:
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 61


 650              	.LBB19:
 514:Core/Src/main.c ****         {
 515:Core/Src/main.c ****                 calculate_robot_velocity();
 516:Core/Src/main.c ****                 calculate_omega();
 517:Core/Src/main.c ****                 for (int j = 0; j < 4; ++j)
 518:Core/Src/main.c ****                 {
 519:Core/Src/main.c ****                         tmp_omega = float_abs(w[j].omega);
 520:Core/Src/main.c ****                         dutyCycle[j] = 2663.115 * tmp_omega;
 521:Core/Src/main.c ****                         if (!w[j].omega)
 522:Core/Src/main.c ****                         {
 523:Core/Src/main.c ****                                 w[j].direction = HALT;
 524:Core/Src/main.c ****                         }
 525:Core/Src/main.c ****                         else if (w[j].omega > 0)
 651              		.loc 1 525 0
 652 000c B5EEC08A 		vcmpe.f32	s16, #0
 653 0010 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 654 0014 3BDD     		ble	.L60
 526:Core/Src/main.c ****                         {
 527:Core/Src/main.c ****                                 w[j].direction = AHEAD;
 655              		.loc 1 527 0
 656 0016 04EBC403 		add	r3, r4, r4, lsl #3
 657 001a 9A00     		lsls	r2, r3, #2
 658 001c 364B     		ldr	r3, .L64+8
 659 001e 1344     		add	r3, r3, r2
 660 0020 0122     		movs	r2, #1
 661 0022 1A74     		strb	r2, [r3, #16]
 662              	.L54:
 528:Core/Src/main.c ****                         }
 529:Core/Src/main.c ****                         else
 530:Core/Src/main.c ****                         {
 531:Core/Src/main.c ****                                 w[j].direction = BACK;
 532:Core/Src/main.c ****                         }
 533:Core/Src/main.c ****                         set_Direction(&w[j]);
 663              		.loc 1 533 0 discriminator 2
 664 0024 04EBC402 		add	r2, r4, r4, lsl #3
 665 0028 9300     		lsls	r3, r2, #2
 666 002a 3348     		ldr	r0, .L64+8
 667 002c 1844     		add	r0, r0, r3
 668 002e FFF7FEFF 		bl	set_Direction
 669              	.LVL55:
 517:Core/Src/main.c ****                 {
 670              		.loc 1 517 0 discriminator 2
 671 0032 0134     		adds	r4, r4, #1
 672              	.LVL56:
 673              	.L52:
 517:Core/Src/main.c ****                 {
 674              		.loc 1 517 0 is_stmt 0 discriminator 1
 675 0034 032C     		cmp	r4, #3
 676 0036 32DC     		bgt	.L62
 519:Core/Src/main.c ****                         dutyCycle[j] = 2663.115 * tmp_omega;
 677              		.loc 1 519 0 is_stmt 1
 678 0038 04EBC403 		add	r3, r4, r4, lsl #3
 679 003c 9A00     		lsls	r2, r3, #2
 680 003e 2E4B     		ldr	r3, .L64+8
 681 0040 1344     		add	r3, r3, r2
 682 0042 93ED038A 		vldr.32	s16, [r3, #12]
 683 0046 B0EE480A 		vmov.f32	s0, s16
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 62


 684 004a FFF7FEFF 		bl	float_abs
 685              	.LVL57:
 686 004e 10EE100A 		vmov	r0, s0
 687 0052 2A4B     		ldr	r3, .L64+12
 688 0054 83ED000A 		vstr.32	s0, [r3]
 520:Core/Src/main.c ****                         if (!w[j].omega)
 689              		.loc 1 520 0
 690 0058 FFF7FEFF 		bl	__aeabi_f2d
 691              	.LVL58:
 692 005c 24A3     		adr	r3, .L64
 693 005e D3E90023 		ldrd	r2, [r3]
 694 0062 FFF7FEFF 		bl	__aeabi_dmul
 695              	.LVL59:
 696 0066 FFF7FEFF 		bl	__aeabi_d2uiz
 697              	.LVL60:
 698 006a 02AB     		add	r3, sp, #8
 699 006c 03EB4403 		add	r3, r3, r4, lsl #1
 700 0070 23F8080C 		strh	r0, [r3, #-8]	@ movhi
 521:Core/Src/main.c ****                         {
 701              		.loc 1 521 0
 702 0074 B5EE408A 		vcmp.f32	s16, #0
 703 0078 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 704 007c C6D1     		bne	.L53
 523:Core/Src/main.c ****                         }
 705              		.loc 1 523 0
 706 007e 04EBC403 		add	r3, r4, r4, lsl #3
 707 0082 9A00     		lsls	r2, r3, #2
 708 0084 1C4B     		ldr	r3, .L64+8
 709 0086 1344     		add	r3, r3, r2
 710 0088 0022     		movs	r2, #0
 711 008a 1A74     		strb	r2, [r3, #16]
 712 008c CAE7     		b	.L54
 713              	.L60:
 531:Core/Src/main.c ****                         }
 714              		.loc 1 531 0
 715 008e 04EBC403 		add	r3, r4, r4, lsl #3
 716 0092 9A00     		lsls	r2, r3, #2
 717 0094 184B     		ldr	r3, .L64+8
 718 0096 1344     		add	r3, r3, r2
 719 0098 0222     		movs	r2, #2
 720 009a 1A74     		strb	r2, [r3, #16]
 721 009c C2E7     		b	.L54
 722              	.L62:
 723              	.LBE19:
 534:Core/Src/main.c ****                 }
 535:Core/Src/main.c ****                 set_DutyCycle(&htim8, TIM_CHANNEL_1, dutyCycle[0]);
 724              		.loc 1 535 0 discriminator 2
 725 009e 184C     		ldr	r4, .L64+16
 726              	.LVL61:
 727 00a0 BDF80020 		ldrh	r2, [sp]
 728 00a4 0021     		movs	r1, #0
 729 00a6 2046     		mov	r0, r4
 730 00a8 FFF7FEFF 		bl	set_DutyCycle
 731              	.LVL62:
 536:Core/Src/main.c ****                 set_DutyCycle(&htim8, TIM_CHANNEL_2, dutyCycle[1]);
 732              		.loc 1 536 0 discriminator 2
 733 00ac BDF80220 		ldrh	r2, [sp, #2]
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 63


 734 00b0 0421     		movs	r1, #4
 735 00b2 2046     		mov	r0, r4
 736 00b4 FFF7FEFF 		bl	set_DutyCycle
 737              	.LVL63:
 537:Core/Src/main.c ****                 set_DutyCycle(&htim8, TIM_CHANNEL_3, dutyCycle[2]);
 738              		.loc 1 537 0 discriminator 2
 739 00b8 BDF80420 		ldrh	r2, [sp, #4]
 740 00bc 0821     		movs	r1, #8
 741 00be 2046     		mov	r0, r4
 742 00c0 FFF7FEFF 		bl	set_DutyCycle
 743              	.LVL64:
 538:Core/Src/main.c ****                 set_DutyCycle(&htim8, TIM_CHANNEL_4, dutyCycle[3]);
 744              		.loc 1 538 0 discriminator 2
 745 00c4 BDF80620 		ldrh	r2, [sp, #6]
 746 00c8 0C21     		movs	r1, #12
 747 00ca 2046     		mov	r0, r4
 748 00cc FFF7FEFF 		bl	set_DutyCycle
 749              	.LVL65:
 539:Core/Src/main.c ****                 HAL_Delay(90);
 750              		.loc 1 539 0 discriminator 2
 751 00d0 5A20     		movs	r0, #90
 752 00d2 FFF7FEFF 		bl	HAL_Delay
 753              	.LVL66:
 513:Core/Src/main.c ****         {
 754              		.loc 1 513 0 discriminator 2
 755 00d6 0135     		adds	r5, r5, #1
 756              	.LVL67:
 757              	.L51:
 513:Core/Src/main.c ****         {
 758              		.loc 1 513 0 is_stmt 0 discriminator 1
 759 00d8 FC2D     		cmp	r5, #252
 760 00da 05DC     		bgt	.L63
 515:Core/Src/main.c ****                 calculate_omega();
 761              		.loc 1 515 0 is_stmt 1
 762 00dc FFF7FEFF 		bl	calculate_robot_velocity
 763              	.LVL68:
 516:Core/Src/main.c ****                 for (int j = 0; j < 4; ++j)
 764              		.loc 1 516 0
 765 00e0 FFF7FEFF 		bl	calculate_omega
 766              	.LVL69:
 767              	.LBB20:
 517:Core/Src/main.c ****                 {
 768              		.loc 1 517 0
 769 00e4 0024     		movs	r4, #0
 770 00e6 A5E7     		b	.L52
 771              	.LVL70:
 772              	.L63:
 773              	.LBE20:
 774              	.LBE18:
 540:Core/Src/main.c ****         }
 541:Core/Src/main.c **** }
 775              		.loc 1 541 0
 776 00e8 03B0     		add	sp, sp, #12
 777              	.LCFI12:
 778              		.cfi_def_cfa_offset 20
 779              		@ sp needed
 780 00ea BDEC028B 		vldm	sp!, {d8}
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 64


 781              	.LCFI13:
 782              		.cfi_restore 80
 783              		.cfi_restore 81
 784              		.cfi_def_cfa_offset 12
 785 00ee 30BD     		pop	{r4, r5, pc}
 786              	.LVL71:
 787              	.L65:
 788              		.align	3
 789              	.L64:
 790 00f0 14AE47E1 		.word	-515396076
 791 00f4 3ACEA440 		.word	1084542522
 792 00f8 00000000 		.word	w
 793 00fc 00000000 		.word	tmp_omega
 794 0100 00000000 		.word	htim8
 795              		.cfi_endproc
 796              	.LFE134:
 798              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 799              		.align	1
 800              		.global	HAL_TIM_PeriodElapsedCallback
 801              		.syntax unified
 802              		.thumb
 803              		.thumb_func
 804              		.fpu fpv4-sp-d16
 806              	HAL_TIM_PeriodElapsedCallback:
 807              	.LFB135:
 542:Core/Src/main.c **** 
 543:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 544:Core/Src/main.c **** {
 808              		.loc 1 544 0
 809              		.cfi_startproc
 810              		@ args = 0, pretend = 0, frame = 0
 811              		@ frame_needed = 0, uses_anonymous_args = 0
 812              	.LVL72:
 813 0000 08B5     		push	{r3, lr}
 814              	.LCFI14:
 815              		.cfi_def_cfa_offset 8
 816              		.cfi_offset 3, -8
 817              		.cfi_offset 14, -4
 545:Core/Src/main.c ****         if (htim->Instance == TIM14)
 818              		.loc 1 545 0
 819 0002 0268     		ldr	r2, [r0]
 820 0004 0E4B     		ldr	r3, .L72
 821 0006 9A42     		cmp	r2, r3
 822 0008 00D0     		beq	.L71
 823              	.LVL73:
 824              	.L66:
 546:Core/Src/main.c ****         {
 547:Core/Src/main.c ****                 if (w[2].direction != HALT) {
 548:Core/Src/main.c ****                         if ((++dir_flag) % 2)
 549:Core/Src/main.c ****                         {
 550:Core/Src/main.c ****                                 w[2].direction = BACK;
 551:Core/Src/main.c ****                         }
 552:Core/Src/main.c ****                         else
 553:Core/Src/main.c ****                         {
 554:Core/Src/main.c ****                                 w[2].direction = AHEAD;
 555:Core/Src/main.c ****                         }
 556:Core/Src/main.c ****                         set_Direction(&w[2]);
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 65


 557:Core/Src/main.c ****                 }
 558:Core/Src/main.c ****         }
 559:Core/Src/main.c **** }
 825              		.loc 1 559 0
 826 000a 08BD     		pop	{r3, pc}
 827              	.LVL74:
 828              	.L71:
 547:Core/Src/main.c ****                         if ((++dir_flag) % 2)
 829              		.loc 1 547 0
 830 000c 0D4B     		ldr	r3, .L72+4
 831 000e 93F85830 		ldrb	r3, [r3, #88]	@ zero_extendqisi2
 832 0012 002B     		cmp	r3, #0
 833 0014 F9D0     		beq	.L66
 548:Core/Src/main.c ****                         {
 834              		.loc 1 548 0
 835 0016 0C4A     		ldr	r2, .L72+8
 836 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 837 001a 0133     		adds	r3, r3, #1
 838 001c DBB2     		uxtb	r3, r3
 839 001e 1370     		strb	r3, [r2]
 840 0020 13F0010F 		tst	r3, #1
 841 0024 07D0     		beq	.L68
 550:Core/Src/main.c ****                         }
 842              		.loc 1 550 0
 843 0026 074B     		ldr	r3, .L72+4
 844 0028 0222     		movs	r2, #2
 845 002a 83F85820 		strb	r2, [r3, #88]
 846              	.L69:
 556:Core/Src/main.c ****                 }
 847              		.loc 1 556 0
 848 002e 0748     		ldr	r0, .L72+12
 849              	.LVL75:
 850 0030 FFF7FEFF 		bl	set_Direction
 851              	.LVL76:
 852              		.loc 1 559 0
 853 0034 E9E7     		b	.L66
 854              	.LVL77:
 855              	.L68:
 554:Core/Src/main.c ****                         }
 856              		.loc 1 554 0
 857 0036 034B     		ldr	r3, .L72+4
 858 0038 0122     		movs	r2, #1
 859 003a 83F85820 		strb	r2, [r3, #88]
 860 003e F6E7     		b	.L69
 861              	.L73:
 862              		.align	2
 863              	.L72:
 864 0040 00200040 		.word	1073750016
 865 0044 00000000 		.word	w
 866 0048 00000000 		.word	.LANCHOR3
 867 004c 48000000 		.word	w+72
 868              		.cfi_endproc
 869              	.LFE135:
 871              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 872              		.align	1
 873              		.global	HAL_GPIO_EXTI_Callback
 874              		.syntax unified
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 66


 875              		.thumb
 876              		.thumb_func
 877              		.fpu fpv4-sp-d16
 879              	HAL_GPIO_EXTI_Callback:
 880              	.LFB136:
 560:Core/Src/main.c **** 
 561:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 562:Core/Src/main.c **** {
 881              		.loc 1 562 0
 882              		.cfi_startproc
 883              		@ args = 0, pretend = 0, frame = 0
 884              		@ frame_needed = 0, uses_anonymous_args = 0
 885              	.LVL78:
 563:Core/Src/main.c ****         if (GPIO_Pin == GPIO_PIN_11)
 886              		.loc 1 563 0
 887 0000 B0F5006F 		cmp	r0, #2048
 888 0004 00D0     		beq	.L81
 889 0006 7047     		bx	lr
 890              	.L81:
 562:Core/Src/main.c ****         if (GPIO_Pin == GPIO_PIN_11)
 891              		.loc 1 562 0
 892 0008 08B5     		push	{r3, lr}
 893              	.LCFI15:
 894              		.cfi_def_cfa_offset 8
 895              		.cfi_offset 3, -8
 896              		.cfi_offset 14, -4
 564:Core/Src/main.c ****         {
 565:Core/Src/main.c ****                 if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_9))
 897              		.loc 1 565 0
 898 000a 4FF40071 		mov	r1, #512
 899 000e 00F18040 		add	r0, r0, #1073741824
 900              	.LVL79:
 901 0012 00F50230 		add	r0, r0, #133120
 902 0016 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 903              	.LVL80:
 904 001a 20B9     		cbnz	r0, .L82
 566:Core/Src/main.c ****                 {
 567:Core/Src/main.c ****                         ++pulses;
 568:Core/Src/main.c ****                 }
 569:Core/Src/main.c ****                 else
 570:Core/Src/main.c ****                 {
 571:Core/Src/main.c ****                         --pulses;
 905              		.loc 1 571 0
 906 001c 044A     		ldr	r2, .L83
 907 001e 1368     		ldr	r3, [r2]
 908 0020 013B     		subs	r3, r3, #1
 909 0022 1360     		str	r3, [r2]
 910              	.L74:
 572:Core/Src/main.c ****                 }
 573:Core/Src/main.c ****         }
 574:Core/Src/main.c **** }
 911              		.loc 1 574 0
 912 0024 08BD     		pop	{r3, pc}
 913              	.L82:
 567:Core/Src/main.c ****                 }
 914              		.loc 1 567 0
 915 0026 024A     		ldr	r2, .L83
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 67


 916 0028 1368     		ldr	r3, [r2]
 917 002a 0133     		adds	r3, r3, #1
 918 002c 1360     		str	r3, [r2]
 919 002e F9E7     		b	.L74
 920              	.L84:
 921              		.align	2
 922              	.L83:
 923 0030 00000000 		.word	pulses
 924              		.cfi_endproc
 925              	.LFE136:
 927              		.section	.text._Error_Handler,"ax",%progbits
 928              		.align	1
 929              		.global	_Error_Handler
 930              		.syntax unified
 931              		.thumb
 932              		.thumb_func
 933              		.fpu fpv4-sp-d16
 935              	_Error_Handler:
 936              	.LFB139:
 575:Core/Src/main.c **** 
 576:Core/Src/main.c **** /* USER CODE END 0 */
 577:Core/Src/main.c **** 
 578:Core/Src/main.c **** /**
 579:Core/Src/main.c ****   * @brief  The application entry point.
 580:Core/Src/main.c ****   *
 581:Core/Src/main.c ****   * @retval None
 582:Core/Src/main.c ****   */
 583:Core/Src/main.c **** int main(void)
 584:Core/Src/main.c **** {
 585:Core/Src/main.c ****         /* USER CODE BEGIN 1 */
 586:Core/Src/main.c **** 
 587:Core/Src/main.c ****         /* USER CODE END 1 */
 588:Core/Src/main.c **** 
 589:Core/Src/main.c ****         /* MCU Configuration----------------------------------------------------------*/
 590:Core/Src/main.c **** 
 591:Core/Src/main.c ****         /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 592:Core/Src/main.c ****         HAL_Init();
 593:Core/Src/main.c **** 
 594:Core/Src/main.c ****         /* USER CODE BEGIN Init */
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****         /* USER CODE END Init */
 597:Core/Src/main.c **** 
 598:Core/Src/main.c ****         /* Configure the system clock */
 599:Core/Src/main.c ****         SystemClock_Config();
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****         /* USER CODE BEGIN SysInit */
 602:Core/Src/main.c **** 
 603:Core/Src/main.c ****         /* USER CODE END SysInit */
 604:Core/Src/main.c **** 
 605:Core/Src/main.c ****         /* Initialize all configured peripherals */
 606:Core/Src/main.c ****         MX_GPIO_Init();
 607:Core/Src/main.c ****         MX_ADC1_Init();
 608:Core/Src/main.c ****         MX_TIM3_Init();
 609:Core/Src/main.c ****         MX_TIM4_Init();
 610:Core/Src/main.c ****         MX_TIM5_Init();
 611:Core/Src/main.c ****         MX_TIM8_Init();
 612:Core/Src/main.c ****         MX_USART1_UART_Init();
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 68


 613:Core/Src/main.c ****         MX_USART3_UART_Init();
 614:Core/Src/main.c ****         MX_TIM14_Init();
 615:Core/Src/main.c ****         /* USER CODE BEGIN 2 */
 616:Core/Src/main.c ****         // sHAL_Delay(1000);
 617:Core/Src/main.c ****         HAL_TIM_Base_Start(&htim8);
 618:Core/Src/main.c ****         wheel_init();
 619:Core/Src/main.c **** 
 620:Core/Src/main.c ****         set_DutyCycle(&htim8, TIM_CHANNEL_1, 0);
 621:Core/Src/main.c ****         set_DutyCycle(&htim8, TIM_CHANNEL_2, 0);
 622:Core/Src/main.c ****         set_DutyCycle(&htim8, TIM_CHANNEL_3, 0);
 623:Core/Src/main.c ****         set_DutyCycle(&htim8, TIM_CHANNEL_4, 0);
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****         HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 626:Core/Src/main.c ****         HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 627:Core/Src/main.c ****         HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 628:Core/Src/main.c ****         HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 629:Core/Src/main.c **** 
 630:Core/Src/main.c ****         w[2].direction = AHEAD;
 631:Core/Src/main.c ****         set_Direction(&w[2]);
 632:Core/Src/main.c ****         HAL_TIM_Base_Start_IT(&htim14);
 633:Core/Src/main.c ****         set_DutyCycle(&htim8, TIM_CHANNEL_3, 6000);
 634:Core/Src/main.c ****         printf("%d\n", 0);
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****         tick1 = tick;
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****         /* USER CODE END 2 */
 639:Core/Src/main.c **** 
 640:Core/Src/main.c ****         /* Infinite loop */
 641:Core/Src/main.c ****         /* USER CODE BEGIN WHILE */
 642:Core/Src/main.c ****         while (1)
 643:Core/Src/main.c ****         {
 644:Core/Src/main.c **** 
 645:Core/Src/main.c ****                 /* USER CODE END WHILE */
 646:Core/Src/main.c **** 
 647:Core/Src/main.c ****                 /* USER CODE BEGIN 3 */
 648:Core/Src/main.c ****                 if (HAL_GetTick() - tick > 1L) {
 649:Core/Src/main.c ****                         tick = HAL_GetTick();
 650:Core/Src/main.c ****                         printf("%ld\n", pulses);
 651:Core/Src/main.c ****                 }
 652:Core/Src/main.c **** 
 653:Core/Src/main.c ****                 // if (HAL_GetTick() - tick1 > 4000) {
 654:Core/Src/main.c ****                 //         break;
 655:Core/Src/main.c ****                 // }
 656:Core/Src/main.c ****         }
 657:Core/Src/main.c ****         for (uint16_t i = 5000; i > 1000; i -= 1000)
 658:Core/Src/main.c ****         {
 659:Core/Src/main.c **** 
 660:Core/Src/main.c ****                 set_DutyCycle(&htim8, TIM_CHANNEL_3, i);
 661:Core/Src/main.c ****                 HAL_Delay(100);
 662:Core/Src/main.c ****         }
 663:Core/Src/main.c **** 
 664:Core/Src/main.c ****         w[2].direction = HALT;
 665:Core/Src/main.c ****         set_DutyCycle(&htim8, TIM_CHANNEL_3, 0);
 666:Core/Src/main.c ****         set_Direction(&w[2]);
 667:Core/Src/main.c ****         while (1)
 668:Core/Src/main.c ****                 ;
 669:Core/Src/main.c ****         /* USER CODE END 3 */
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 69


 670:Core/Src/main.c **** }
 671:Core/Src/main.c **** 
 672:Core/Src/main.c **** /**
 673:Core/Src/main.c ****   * @brief System Clock Configuration
 674:Core/Src/main.c ****   * @retval None
 675:Core/Src/main.c ****   */
 676:Core/Src/main.c **** void SystemClock_Config(void)
 677:Core/Src/main.c **** {
 678:Core/Src/main.c **** 
 679:Core/Src/main.c ****         RCC_OscInitTypeDef RCC_OscInitStruct;
 680:Core/Src/main.c ****         RCC_ClkInitTypeDef RCC_ClkInitStruct;
 681:Core/Src/main.c **** 
 682:Core/Src/main.c ****         /**Configure the main internal regulator output voltage 
 683:Core/Src/main.c ****     */
 684:Core/Src/main.c ****         __HAL_RCC_PWR_CLK_ENABLE();
 685:Core/Src/main.c **** 
 686:Core/Src/main.c ****         __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 687:Core/Src/main.c **** 
 688:Core/Src/main.c ****         /**Initializes the CPU, AHB and APB busses clocks 
 689:Core/Src/main.c ****     */
 690:Core/Src/main.c ****         RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 691:Core/Src/main.c ****         RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 692:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 693:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 694:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLM = 8;
 695:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLN = 336;
 696:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 697:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLQ = 4;
 698:Core/Src/main.c ****         if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 699:Core/Src/main.c ****         {
 700:Core/Src/main.c ****                 _Error_Handler(__FILE__, __LINE__);
 701:Core/Src/main.c ****         }
 702:Core/Src/main.c **** 
 703:Core/Src/main.c ****         /**Initializes the CPU, AHB and APB busses clocks 
 704:Core/Src/main.c ****     */
 705:Core/Src/main.c ****         RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCL
 706:Core/Src/main.c ****         RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 707:Core/Src/main.c ****         RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 708:Core/Src/main.c ****         RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 709:Core/Src/main.c ****         RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 710:Core/Src/main.c **** 
 711:Core/Src/main.c ****         if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 712:Core/Src/main.c ****         {
 713:Core/Src/main.c ****                 _Error_Handler(__FILE__, __LINE__);
 714:Core/Src/main.c ****         }
 715:Core/Src/main.c **** 
 716:Core/Src/main.c ****         /**Configure the Systick interrupt time 
 717:Core/Src/main.c ****     */
 718:Core/Src/main.c ****         HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 719:Core/Src/main.c **** 
 720:Core/Src/main.c ****         /**Configure the Systick 
 721:Core/Src/main.c ****     */
 722:Core/Src/main.c ****         HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 723:Core/Src/main.c **** 
 724:Core/Src/main.c ****         /* SysTick_IRQn interrupt configuration */
 725:Core/Src/main.c ****         HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 726:Core/Src/main.c **** }
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 70


 727:Core/Src/main.c **** 
 728:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 729:Core/Src/main.c **** 
 730:Core/Src/main.c **** /* USER CODE END 4 */
 731:Core/Src/main.c **** 
 732:Core/Src/main.c **** /**
 733:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 734:Core/Src/main.c ****   * @param  file: The file name as string.
 735:Core/Src/main.c ****   * @param  line: The line in file as a number.
 736:Core/Src/main.c ****   * @retval None
 737:Core/Src/main.c ****   */
 738:Core/Src/main.c **** void _Error_Handler(char *file, int line)
 739:Core/Src/main.c **** {
 937              		.loc 1 739 0
 938              		.cfi_startproc
 939              		@ Volatile: function does not return.
 940              		@ args = 0, pretend = 0, frame = 0
 941              		@ frame_needed = 0, uses_anonymous_args = 0
 942              		@ link register save eliminated.
 943              	.LVL81:
 944              	.L86:
 945 0000 FEE7     		b	.L86
 946              		.cfi_endproc
 947              	.LFE139:
 949              		.section	.text.SystemClock_Config,"ax",%progbits
 950              		.align	1
 951              		.global	SystemClock_Config
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 955              		.fpu fpv4-sp-d16
 957              	SystemClock_Config:
 958              	.LFB138:
 677:Core/Src/main.c **** 
 959              		.loc 1 677 0
 960              		.cfi_startproc
 961              		@ args = 0, pretend = 0, frame = 80
 962              		@ frame_needed = 0, uses_anonymous_args = 0
 677:Core/Src/main.c **** 
 963              		.loc 1 677 0
 964 0000 00B5     		push	{lr}
 965              	.LCFI16:
 966              		.cfi_def_cfa_offset 4
 967              		.cfi_offset 14, -4
 968 0002 95B0     		sub	sp, sp, #84
 969              	.LCFI17:
 970              		.cfi_def_cfa_offset 88
 971              	.LBB21:
 684:Core/Src/main.c **** 
 972              		.loc 1 684 0
 973 0004 0021     		movs	r1, #0
 974 0006 0191     		str	r1, [sp, #4]
 975 0008 2C4B     		ldr	r3, .L93
 976 000a 1A6C     		ldr	r2, [r3, #64]
 977 000c 42F08052 		orr	r2, r2, #268435456
 978 0010 1A64     		str	r2, [r3, #64]
 979 0012 1B6C     		ldr	r3, [r3, #64]
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 71


 980 0014 03F08053 		and	r3, r3, #268435456
 981 0018 0193     		str	r3, [sp, #4]
 982 001a 019B     		ldr	r3, [sp, #4]
 983              	.LBE21:
 984              	.LBB22:
 686:Core/Src/main.c **** 
 985              		.loc 1 686 0
 986 001c 0291     		str	r1, [sp, #8]
 987 001e 284B     		ldr	r3, .L93+4
 988 0020 1A68     		ldr	r2, [r3]
 989 0022 42F48042 		orr	r2, r2, #16384
 990 0026 1A60     		str	r2, [r3]
 991 0028 1B68     		ldr	r3, [r3]
 992 002a 03F48043 		and	r3, r3, #16384
 993 002e 0293     		str	r3, [sp, #8]
 994 0030 029B     		ldr	r3, [sp, #8]
 995              	.LBE22:
 690:Core/Src/main.c ****         RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 996              		.loc 1 690 0
 997 0032 0123     		movs	r3, #1
 998 0034 0893     		str	r3, [sp, #32]
 691:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 999              		.loc 1 691 0
 1000 0036 4FF48033 		mov	r3, #65536
 1001 003a 0993     		str	r3, [sp, #36]
 692:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1002              		.loc 1 692 0
 1003 003c 0223     		movs	r3, #2
 1004 003e 0E93     		str	r3, [sp, #56]
 693:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLM = 8;
 1005              		.loc 1 693 0
 1006 0040 4FF48002 		mov	r2, #4194304
 1007 0044 0F92     		str	r2, [sp, #60]
 694:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLN = 336;
 1008              		.loc 1 694 0
 1009 0046 0822     		movs	r2, #8
 1010 0048 1092     		str	r2, [sp, #64]
 695:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1011              		.loc 1 695 0
 1012 004a 4FF4A872 		mov	r2, #336
 1013 004e 1192     		str	r2, [sp, #68]
 696:Core/Src/main.c ****         RCC_OscInitStruct.PLL.PLLQ = 4;
 1014              		.loc 1 696 0
 1015 0050 1293     		str	r3, [sp, #72]
 697:Core/Src/main.c ****         if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1016              		.loc 1 697 0
 1017 0052 0423     		movs	r3, #4
 1018 0054 1393     		str	r3, [sp, #76]
 698:Core/Src/main.c ****         {
 1019              		.loc 1 698 0
 1020 0056 08A8     		add	r0, sp, #32
 1021 0058 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1022              	.LVL82:
 1023 005c 20BB     		cbnz	r0, .L91
 705:Core/Src/main.c ****         RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 1024              		.loc 1 705 0
 1025 005e 0F23     		movs	r3, #15
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 72


 1026 0060 0393     		str	r3, [sp, #12]
 706:Core/Src/main.c ****         RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1027              		.loc 1 706 0
 1028 0062 0223     		movs	r3, #2
 1029 0064 0493     		str	r3, [sp, #16]
 707:Core/Src/main.c ****         RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1030              		.loc 1 707 0
 1031 0066 0023     		movs	r3, #0
 1032 0068 0593     		str	r3, [sp, #20]
 708:Core/Src/main.c ****         RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1033              		.loc 1 708 0
 1034 006a 4FF4A053 		mov	r3, #5120
 1035 006e 0693     		str	r3, [sp, #24]
 709:Core/Src/main.c **** 
 1036              		.loc 1 709 0
 1037 0070 4FF48053 		mov	r3, #4096
 1038 0074 0793     		str	r3, [sp, #28]
 711:Core/Src/main.c ****         {
 1039              		.loc 1 711 0
 1040 0076 0521     		movs	r1, #5
 1041 0078 03A8     		add	r0, sp, #12
 1042 007a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1043              	.LVL83:
 1044 007e C0B9     		cbnz	r0, .L92
 718:Core/Src/main.c **** 
 1045              		.loc 1 718 0
 1046 0080 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1047              	.LVL84:
 1048 0084 0F4B     		ldr	r3, .L93+8
 1049 0086 A3FB0030 		umull	r3, r0, r3, r0
 1050 008a 8009     		lsrs	r0, r0, #6
 1051 008c FFF7FEFF 		bl	HAL_SYSTICK_Config
 1052              	.LVL85:
 722:Core/Src/main.c **** 
 1053              		.loc 1 722 0
 1054 0090 0420     		movs	r0, #4
 1055 0092 FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 1056              	.LVL86:
 725:Core/Src/main.c **** }
 1057              		.loc 1 725 0
 1058 0096 0022     		movs	r2, #0
 1059 0098 1146     		mov	r1, r2
 1060 009a 4FF0FF30 		mov	r0, #-1
 1061 009e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1062              	.LVL87:
 726:Core/Src/main.c **** 
 1063              		.loc 1 726 0
 1064 00a2 15B0     		add	sp, sp, #84
 1065              	.LCFI18:
 1066              		.cfi_remember_state
 1067              		.cfi_def_cfa_offset 4
 1068              		@ sp needed
 1069 00a4 5DF804FB 		ldr	pc, [sp], #4
 1070              	.L91:
 1071              	.LCFI19:
 1072              		.cfi_restore_state
 700:Core/Src/main.c ****         }
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 73


 1073              		.loc 1 700 0
 1074 00a8 4FF42F71 		mov	r1, #700
 1075 00ac 0648     		ldr	r0, .L93+12
 1076 00ae FFF7FEFF 		bl	_Error_Handler
 1077              	.LVL88:
 1078              	.L92:
 713:Core/Src/main.c ****         }
 1079              		.loc 1 713 0
 1080 00b2 40F2C921 		movw	r1, #713
 1081 00b6 0448     		ldr	r0, .L93+12
 1082 00b8 FFF7FEFF 		bl	_Error_Handler
 1083              	.LVL89:
 1084              	.L94:
 1085              		.align	2
 1086              	.L93:
 1087 00bc 00380240 		.word	1073887232
 1088 00c0 00700040 		.word	1073770496
 1089 00c4 D34D6210 		.word	274877907
 1090 00c8 00000000 		.word	.LC1
 1091              		.cfi_endproc
 1092              	.LFE138:
 1094              		.section	.text.main,"ax",%progbits
 1095              		.align	1
 1096              		.global	main
 1097              		.syntax unified
 1098              		.thumb
 1099              		.thumb_func
 1100              		.fpu fpv4-sp-d16
 1102              	main:
 1103              	.LFB137:
 584:Core/Src/main.c ****         /* USER CODE BEGIN 1 */
 1104              		.loc 1 584 0
 1105              		.cfi_startproc
 1106              		@ Volatile: function does not return.
 1107              		@ args = 0, pretend = 0, frame = 0
 1108              		@ frame_needed = 0, uses_anonymous_args = 0
 1109 0000 08B5     		push	{r3, lr}
 1110              	.LCFI20:
 1111              		.cfi_def_cfa_offset 8
 1112              		.cfi_offset 3, -8
 1113              		.cfi_offset 14, -4
 592:Core/Src/main.c **** 
 1114              		.loc 1 592 0
 1115 0002 FFF7FEFF 		bl	HAL_Init
 1116              	.LVL90:
 599:Core/Src/main.c **** 
 1117              		.loc 1 599 0
 1118 0006 FFF7FEFF 		bl	SystemClock_Config
 1119              	.LVL91:
 606:Core/Src/main.c ****         MX_ADC1_Init();
 1120              		.loc 1 606 0
 1121 000a FFF7FEFF 		bl	MX_GPIO_Init
 1122              	.LVL92:
 607:Core/Src/main.c ****         MX_TIM3_Init();
 1123              		.loc 1 607 0
 1124 000e FFF7FEFF 		bl	MX_ADC1_Init
 1125              	.LVL93:
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 74


 608:Core/Src/main.c ****         MX_TIM4_Init();
 1126              		.loc 1 608 0
 1127 0012 FFF7FEFF 		bl	MX_TIM3_Init
 1128              	.LVL94:
 609:Core/Src/main.c ****         MX_TIM5_Init();
 1129              		.loc 1 609 0
 1130 0016 FFF7FEFF 		bl	MX_TIM4_Init
 1131              	.LVL95:
 610:Core/Src/main.c ****         MX_TIM8_Init();
 1132              		.loc 1 610 0
 1133 001a FFF7FEFF 		bl	MX_TIM5_Init
 1134              	.LVL96:
 611:Core/Src/main.c ****         MX_USART1_UART_Init();
 1135              		.loc 1 611 0
 1136 001e FFF7FEFF 		bl	MX_TIM8_Init
 1137              	.LVL97:
 612:Core/Src/main.c ****         MX_USART3_UART_Init();
 1138              		.loc 1 612 0
 1139 0022 FFF7FEFF 		bl	MX_USART1_UART_Init
 1140              	.LVL98:
 613:Core/Src/main.c ****         MX_TIM14_Init();
 1141              		.loc 1 613 0
 1142 0026 FFF7FEFF 		bl	MX_USART3_UART_Init
 1143              	.LVL99:
 614:Core/Src/main.c ****         /* USER CODE BEGIN 2 */
 1144              		.loc 1 614 0
 1145 002a FFF7FEFF 		bl	MX_TIM14_Init
 1146              	.LVL100:
 617:Core/Src/main.c ****         wheel_init();
 1147              		.loc 1 617 0
 1148 002e 294C     		ldr	r4, .L99
 1149 0030 2046     		mov	r0, r4
 1150 0032 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1151              	.LVL101:
 618:Core/Src/main.c **** 
 1152              		.loc 1 618 0
 1153 0036 FFF7FEFF 		bl	wheel_init
 1154              	.LVL102:
 620:Core/Src/main.c ****         set_DutyCycle(&htim8, TIM_CHANNEL_2, 0);
 1155              		.loc 1 620 0
 1156 003a 0022     		movs	r2, #0
 1157 003c 1146     		mov	r1, r2
 1158 003e 2046     		mov	r0, r4
 1159 0040 FFF7FEFF 		bl	set_DutyCycle
 1160              	.LVL103:
 621:Core/Src/main.c ****         set_DutyCycle(&htim8, TIM_CHANNEL_3, 0);
 1161              		.loc 1 621 0
 1162 0044 0022     		movs	r2, #0
 1163 0046 0421     		movs	r1, #4
 1164 0048 2046     		mov	r0, r4
 1165 004a FFF7FEFF 		bl	set_DutyCycle
 1166              	.LVL104:
 622:Core/Src/main.c ****         set_DutyCycle(&htim8, TIM_CHANNEL_4, 0);
 1167              		.loc 1 622 0
 1168 004e 0022     		movs	r2, #0
 1169 0050 0821     		movs	r1, #8
 1170 0052 2046     		mov	r0, r4
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 75


 1171 0054 FFF7FEFF 		bl	set_DutyCycle
 1172              	.LVL105:
 623:Core/Src/main.c **** 
 1173              		.loc 1 623 0
 1174 0058 0022     		movs	r2, #0
 1175 005a 0C21     		movs	r1, #12
 1176 005c 2046     		mov	r0, r4
 1177 005e FFF7FEFF 		bl	set_DutyCycle
 1178              	.LVL106:
 625:Core/Src/main.c ****         HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 1179              		.loc 1 625 0
 1180 0062 0021     		movs	r1, #0
 1181 0064 2046     		mov	r0, r4
 1182 0066 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1183              	.LVL107:
 626:Core/Src/main.c ****         HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 1184              		.loc 1 626 0
 1185 006a 0421     		movs	r1, #4
 1186 006c 2046     		mov	r0, r4
 1187 006e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1188              	.LVL108:
 627:Core/Src/main.c ****         HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 1189              		.loc 1 627 0
 1190 0072 0821     		movs	r1, #8
 1191 0074 2046     		mov	r0, r4
 1192 0076 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1193              	.LVL109:
 628:Core/Src/main.c **** 
 1194              		.loc 1 628 0
 1195 007a 0C21     		movs	r1, #12
 1196 007c 2046     		mov	r0, r4
 1197 007e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1198              	.LVL110:
 630:Core/Src/main.c ****         set_Direction(&w[2]);
 1199              		.loc 1 630 0
 1200 0082 1548     		ldr	r0, .L99+4
 1201 0084 0123     		movs	r3, #1
 1202 0086 80F85830 		strb	r3, [r0, #88]
 631:Core/Src/main.c ****         HAL_TIM_Base_Start_IT(&htim14);
 1203              		.loc 1 631 0
 1204 008a 4830     		adds	r0, r0, #72
 1205 008c FFF7FEFF 		bl	set_Direction
 1206              	.LVL111:
 632:Core/Src/main.c ****         set_DutyCycle(&htim8, TIM_CHANNEL_3, 6000);
 1207              		.loc 1 632 0
 1208 0090 1248     		ldr	r0, .L99+8
 1209 0092 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1210              	.LVL112:
 633:Core/Src/main.c ****         printf("%d\n", 0);
 1211              		.loc 1 633 0
 1212 0096 41F27072 		movw	r2, #6000
 1213 009a 0821     		movs	r1, #8
 1214 009c 2046     		mov	r0, r4
 1215 009e FFF7FEFF 		bl	set_DutyCycle
 1216              	.LVL113:
 634:Core/Src/main.c **** 
 1217              		.loc 1 634 0
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 76


 1218 00a2 0021     		movs	r1, #0
 1219 00a4 0E48     		ldr	r0, .L99+12
 1220 00a6 FFF7FEFF 		bl	printf
 1221              	.LVL114:
 636:Core/Src/main.c **** 
 1222              		.loc 1 636 0
 1223 00aa 0E4B     		ldr	r3, .L99+16
 1224 00ac 1A88     		ldrh	r2, [r3]
 1225 00ae 0E4B     		ldr	r3, .L99+20
 1226 00b0 1A80     		strh	r2, [r3]	@ movhi
 1227              	.L96:
 648:Core/Src/main.c ****                         tick = HAL_GetTick();
 1228              		.loc 1 648 0
 1229 00b2 FFF7FEFF 		bl	HAL_GetTick
 1230              	.LVL115:
 1231 00b6 0B4B     		ldr	r3, .L99+16
 1232 00b8 1B88     		ldrh	r3, [r3]
 1233 00ba C01A     		subs	r0, r0, r3
 1234 00bc 0128     		cmp	r0, #1
 1235 00be F8D9     		bls	.L96
 649:Core/Src/main.c ****                         printf("%ld\n", pulses);
 1236              		.loc 1 649 0
 1237 00c0 FFF7FEFF 		bl	HAL_GetTick
 1238              	.LVL116:
 1239 00c4 074B     		ldr	r3, .L99+16
 1240 00c6 1880     		strh	r0, [r3]	@ movhi
 650:Core/Src/main.c ****                 }
 1241              		.loc 1 650 0
 1242 00c8 084B     		ldr	r3, .L99+24
 1243 00ca 1968     		ldr	r1, [r3]
 1244 00cc 0848     		ldr	r0, .L99+28
 1245 00ce FFF7FEFF 		bl	printf
 1246              	.LVL117:
 1247 00d2 EEE7     		b	.L96
 1248              	.L100:
 1249              		.align	2
 1250              	.L99:
 1251 00d4 00000000 		.word	htim8
 1252 00d8 00000000 		.word	w
 1253 00dc 00000000 		.word	htim14
 1254 00e0 00000000 		.word	.LC2
 1255 00e4 00000000 		.word	tick
 1256 00e8 00000000 		.word	tick1
 1257 00ec 00000000 		.word	pulses
 1258 00f0 04000000 		.word	.LC3
 1259              		.cfi_endproc
 1260              	.LFE137:
 1262              		.section	.text.assert_failed,"ax",%progbits
 1263              		.align	1
 1264              		.global	assert_failed
 1265              		.syntax unified
 1266              		.thumb
 1267              		.thumb_func
 1268              		.fpu fpv4-sp-d16
 1270              	assert_failed:
 1271              	.LFB140:
 740:Core/Src/main.c ****         /* USER CODE BEGIN Error_Handler_Debug */
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 77


 741:Core/Src/main.c ****         /* User can add his own implementation to report the HAL error return state */
 742:Core/Src/main.c ****         while (1)
 743:Core/Src/main.c ****         {
 744:Core/Src/main.c ****         }
 745:Core/Src/main.c ****         /* USER CODE END Error_Handler_Debug */
 746:Core/Src/main.c **** }
 747:Core/Src/main.c **** 
 748:Core/Src/main.c **** #ifdef USE_FULL_ASSERT
 749:Core/Src/main.c **** /**
 750:Core/Src/main.c ****   * @brief  Reports the name of the source file and the source line number
 751:Core/Src/main.c ****   *         where the assert_param error has occurred.
 752:Core/Src/main.c ****   * @param  file: pointer to the source file name
 753:Core/Src/main.c ****   * @param  line: assert_param error line source number
 754:Core/Src/main.c ****   * @retval None
 755:Core/Src/main.c ****   */
 756:Core/Src/main.c **** void assert_failed(uint8_t *file, uint32_t line)
 757:Core/Src/main.c **** {
 1272              		.loc 1 757 0
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 0
 1275              		@ frame_needed = 0, uses_anonymous_args = 0
 1276              		@ link register save eliminated.
 1277              	.LVL118:
 758:Core/Src/main.c ****         /* USER CODE BEGIN 6 */
 759:Core/Src/main.c ****         /* User can add his own implementation to report the file name and line number,
 760:Core/Src/main.c ****      tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
 761:Core/Src/main.c ****         /* USER CODE END 6 */
 762:Core/Src/main.c **** }
 1278              		.loc 1 762 0
 1279 0000 7047     		bx	lr
 1280              		.cfi_endproc
 1281              	.LFE140:
 1283              		.comm	w,144,4
 1284              		.comm	tmp_omega,4,4
 1285              		.comm	velocities,4048,4
 1286              		.global	dir_flag
 1287              		.comm	pulses,4,4
 1288              		.comm	tick1,2,2
 1289              		.comm	diff,2,2
 1290              		.comm	tick,2,2
 1291              		.comm	cnt2,2,2
 1292              		.comm	cnt1,2,2
 1293              		.global	Speed_Multiplier
 1294              		.global	time
 1295              		.global	deltas
 1296              		.section	.rodata
 1297              		.align	2
 1298              		.set	.LANCHOR2,. + 0
 1299              	.LC0:
 1300 0000 FFFFFFFF 		.word	-1
 1301 0004 01000000 		.word	1
 1302 0008 01000000 		.word	1
 1303 000c 01000000 		.word	1
 1304 0010 01000000 		.word	1
 1305 0014 01000000 		.word	1
 1306 0018 FFFFFFFF 		.word	-1
 1307 001c 01000000 		.word	1
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 78


 1308 0020 FFFFFFFF 		.word	-1
 1309 0024 01000000 		.word	1
 1310 0028 01000000 		.word	1
 1311 002c FFFFFFFF 		.word	-1
 1312              		.section	.bss.dir_flag,"aw",%nobits
 1313              		.set	.LANCHOR3,. + 0
 1316              	dir_flag:
 1317 0000 00       		.space	1
 1318              		.section	.bss.index,"aw",%nobits
 1319              		.set	.LANCHOR0,. + 0
 1322              	index:
 1323 0000 00       		.space	1
 1324              		.section	.data.deltas,"aw",%progbits
 1325              		.align	2
 1326              		.set	.LANCHOR1,. + 0
 1329              	deltas:
 1330 0000 00000000 		.word	0
 1331 0004 00000000 		.word	0
 1332 0008 CDCCCC3D 		.word	1036831949
 1333 000c 00000000 		.word	0
 1334 0010 CDCCCC3D 		.word	1036831949
 1335 0014 26935A3B 		.word	995791654
 1336 0018 CDCCCC3D 		.word	1036831949
 1337 001c BFF0DA3B 		.word	1004204223
 1338 0020 CDCCCC3D 		.word	1036831949
 1339 0024 57AA243C 		.word	1009035863
 1340 0028 CDCCCC3D 		.word	1036831949
 1341 002c 931F583D 		.word	1029185427
 1342 0030 CDCCCC3D 		.word	1036831949
 1343 0034 907B6C3D 		.word	1030519696
 1344 0038 CDCCCC3D 		.word	1036831949
 1345 003c BF1F813D 		.word	1031872447
 1346 0040 CDCCCC3D 		.word	1036831949
 1347 0044 B8D98C3D 		.word	1032640952
 1348 0048 CDCCCC3D 		.word	1036831949
 1349 004c 9A99993D 		.word	1033476506
 1350 0050 CDCCCC3D 		.word	1036831949
 1351 0054 199BA73D 		.word	1034394393
 1352 0058 CDCCCC3D 		.word	1036831949
 1353 005c BF2DB73D 		.word	1035414975
 1354 0060 CDCCCC3D 		.word	1036831949
 1355 0064 81BEC83D 		.word	1036566145
 1356 0068 CDCCCC3D 		.word	1036831949
 1357 006c BCE7DC3D 		.word	1037887420
 1358 0070 CDCCCC3D 		.word	1036831949
 1359 0074 428DF43D 		.word	1039437122
 1360 0078 CDCCCC3D 		.word	1036831949
 1361 007c 8988083E 		.word	1040746633
 1362 0080 CDCCCC3D 		.word	1036831949
 1363 0084 B25F1A3E 		.word	1041915826
 1364 0088 CDCCCC3D 		.word	1036831949
 1365 008c 9BE3313E 		.word	1043456923
 1366 0090 CDCCCC3D 		.word	1036831949
 1367 0094 F66D533E 		.word	1045655030
 1368 0098 CDCCCC3D 		.word	1036831949
 1369 009c 3E1B853E 		.word	1048910654
 1370 00a0 CDCCCC3D 		.word	1036831949
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 79


 1371 00a4 E9769D3E 		.word	1050506985
 1372 00a8 CDCCCC3D 		.word	1036831949
 1373 00ac E9769D3E 		.word	1050506985
 1374 00b0 CDCCCC3D 		.word	1036831949
 1375 00b4 E9769D3E 		.word	1050506985
 1376 00b8 CDCCCC3D 		.word	1036831949
 1377 00bc E9769D3E 		.word	1050506985
 1378 00c0 CDCCCC3D 		.word	1036831949
 1379 00c4 F34DC13E 		.word	1052855795
 1380 00c8 CDCCCC3D 		.word	1036831949
 1381 00cc F34DC13E 		.word	1052855795
 1382 00d0 CDCCCC3D 		.word	1036831949
 1383 00d4 F34DC13E 		.word	1052855795
 1384 00d8 CDCCCC3D 		.word	1036831949
 1385 00dc F34DC13E 		.word	1052855795
 1386 00e0 CDCCCC3D 		.word	1036831949
 1387 00e4 E9769D3E 		.word	1050506985
 1388 00e8 CDCCCC3D 		.word	1036831949
 1389 00ec E9769D3E 		.word	1050506985
 1390 00f0 CDCCCC3D 		.word	1036831949
 1391 00f4 E9769D3E 		.word	1050506985
 1392 00f8 CDCCCC3D 		.word	1036831949
 1393 00fc E9769D3E 		.word	1050506985
 1394 0100 CDCCCC3D 		.word	1036831949
 1395 0104 3E1B853E 		.word	1048910654
 1396 0108 CDCCCC3D 		.word	1036831949
 1397 010c F66D533E 		.word	1045655030
 1398 0110 CDCCCC3D 		.word	1036831949
 1399 0114 9BE3313E 		.word	1043456923
 1400 0118 CDCCCC3D 		.word	1036831949
 1401 011c B25F1A3E 		.word	1041915826
 1402 0120 CDCCCC3D 		.word	1036831949
 1403 0124 8988083E 		.word	1040746633
 1404 0128 CDCCCC3D 		.word	1036831949
 1405 012c 428DF43D 		.word	1039437122
 1406 0130 CDCCCC3D 		.word	1036831949
 1407 0134 BCE7DC3D 		.word	1037887420
 1408 0138 CDCCCC3D 		.word	1036831949
 1409 013c 81BEC83D 		.word	1036566145
 1410 0140 CDCCCC3D 		.word	1036831949
 1411 0144 BF2DB73D 		.word	1035414975
 1412 0148 CDCCCC3D 		.word	1036831949
 1413 014c 199BA73D 		.word	1034394393
 1414 0150 CDCCCC3D 		.word	1036831949
 1415 0154 9A99993D 		.word	1033476506
 1416 0158 CDCCCC3D 		.word	1036831949
 1417 015c B8D98C3D 		.word	1032640952
 1418 0160 CDCCCC3D 		.word	1036831949
 1419 0164 BF1F813D 		.word	1031872447
 1420 0168 CDCCCC3D 		.word	1036831949
 1421 016c 907B6C3D 		.word	1030519696
 1422 0170 CDCCCC3D 		.word	1036831949
 1423 0174 931F583D 		.word	1029185427
 1424 0178 CDCCCC3D 		.word	1036831949
 1425 017c E1F1443D 		.word	1027928545
 1426 0180 CDCCCC3D 		.word	1036831949
 1427 0184 9CC3323D 		.word	1026737052
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 80


 1428 0188 CDCCCC3D 		.word	1036831949
 1429 018c 0C6E213D 		.word	1025601036
 1430 0190 CDCCCC3D 		.word	1036831949
 1431 0194 C3D0103D 		.word	1024512195
 1432 0198 CDCCCC3D 		.word	1036831949
 1433 019c 31D0003D 		.word	1023463473
 1434 01a0 CDCCCC3D 		.word	1036831949
 1435 01a4 37A9E23C 		.word	1021487415
 1436 01a8 CDCCCC3D 		.word	1036831949
 1437 01ac 9C92C43C 		.word	1019515548
 1438 01b0 CDCCCC3D 		.word	1036831949
 1439 01b4 F037A73C 		.word	1017591792
 1440 01b8 CDCCCC3D 		.word	1036831949
 1441 01bc 57788A3C 		.word	1015707735
 1442 01c0 CDCCCC3D 		.word	1036831949
 1443 01c4 E26B5C3C 		.word	1012689890
 1444 01c8 CDCCCC3D 		.word	1036831949
 1445 01cc 57AA243C 		.word	1009035863
 1446 01d0 CDCCCC3D 		.word	1036831949
 1447 01d4 BFF0DA3B 		.word	1004204223
 1448 01d8 CDCCCC3D 		.word	1036831949
 1449 01dc 26935A3B 		.word	995791654
 1450 01e0 CDCCCC3D 		.word	1036831949
 1451 01e4 26935ABB 		.word	-1151691994
 1452 01e8 CDCCCC3D 		.word	1036831949
 1453 01ec BFF0DABB 		.word	-1143279425
 1454 01f0 CDCCCC3D 		.word	1036831949
 1455 01f4 57AA24BC 		.word	-1138447785
 1456 01f8 CDCCCC3D 		.word	1036831949
 1457 01fc E26B5CBC 		.word	-1134793758
 1458 0200 CDCCCC3D 		.word	1036831949
 1459 0204 57788ABC 		.word	-1131775913
 1460 0208 CDCCCC3D 		.word	1036831949
 1461 020c F037A7BC 		.word	-1129891856
 1462 0210 CDCCCC3D 		.word	1036831949
 1463 0214 9C92C4BC 		.word	-1127968100
 1464 0218 CDCCCC3D 		.word	1036831949
 1465 021c 37A9E2BC 		.word	-1125996233
 1466 0220 CDCCCC3D 		.word	1036831949
 1467 0224 31D000BD 		.word	-1124020175
 1468 0228 CDCCCC3D 		.word	1036831949
 1469 022c C3D010BD 		.word	-1122971453
 1470 0230 CDCCCC3D 		.word	1036831949
 1471 0234 0C6E21BD 		.word	-1121882612
 1472 0238 CDCCCC3D 		.word	1036831949
 1473 023c 9CC332BD 		.word	-1120746596
 1474 0240 CDCCCC3D 		.word	1036831949
 1475 0244 E1F144BD 		.word	-1119555103
 1476 0248 CDCCCC3D 		.word	1036831949
 1477 024c 931F58BD 		.word	-1118298221
 1478 0250 CDCCCC3D 		.word	1036831949
 1479 0254 907B6CBD 		.word	-1116963952
 1480 0258 CDCCCC3D 		.word	1036831949
 1481 025c BF1F81BD 		.word	-1115611201
 1482 0260 CDCCCC3D 		.word	1036831949
 1483 0264 B8D98CBD 		.word	-1114842696
 1484 0268 CDCCCC3D 		.word	1036831949
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 81


 1485 026c 9A9999BD 		.word	-1114007142
 1486 0270 CDCCCC3D 		.word	1036831949
 1487 0274 199BA7BD 		.word	-1113089255
 1488 0278 CDCCCC3D 		.word	1036831949
 1489 027c BF2DB7BD 		.word	-1112068673
 1490 0280 CDCCCC3D 		.word	1036831949
 1491 0284 81BEC8BD 		.word	-1110917503
 1492 0288 CDCCCC3D 		.word	1036831949
 1493 028c BCE7DCBD 		.word	-1109596228
 1494 0290 CDCCCC3D 		.word	1036831949
 1495 0294 428DF4BD 		.word	-1108046526
 1496 0298 CDCCCC3D 		.word	1036831949
 1497 029c 898808BE 		.word	-1106737015
 1498 02a0 CDCCCC3D 		.word	1036831949
 1499 02a4 B25F1ABE 		.word	-1105567822
 1500 02a8 CDCCCC3D 		.word	1036831949
 1501 02ac 9BE331BE 		.word	-1104026725
 1502 02b0 CDCCCC3D 		.word	1036831949
 1503 02b4 F66D53BE 		.word	-1101828618
 1504 02b8 CDCCCC3D 		.word	1036831949
 1505 02bc 3E1B85BE 		.word	-1098572994
 1506 02c0 CDCCCC3D 		.word	1036831949
 1507 02c4 E9769DBE 		.word	-1096976663
 1508 02c8 CDCCCC3D 		.word	1036831949
 1509 02cc E9769DBE 		.word	-1096976663
 1510 02d0 CDCCCC3D 		.word	1036831949
 1511 02d4 E9769DBE 		.word	-1096976663
 1512 02d8 CDCCCC3D 		.word	1036831949
 1513 02dc E9769DBE 		.word	-1096976663
 1514 02e0 CDCCCC3D 		.word	1036831949
 1515 02e4 F34DC1BE 		.word	-1094627853
 1516 02e8 CDCCCC3D 		.word	1036831949
 1517 02ec F34DC1BE 		.word	-1094627853
 1518 02f0 CDCCCC3D 		.word	1036831949
 1519 02f4 E9769DBE 		.word	-1096976663
 1520 02f8 CDCCCC3D 		.word	1036831949
 1521 02fc E9769DBE 		.word	-1096976663
 1522 0300 CDCCCC3D 		.word	1036831949
 1523 0304 E9769DBE 		.word	-1096976663
 1524 0308 CDCCCC3D 		.word	1036831949
 1525 030c E9769DBE 		.word	-1096976663
 1526 0310 CDCCCC3D 		.word	1036831949
 1527 0314 3E1B85BE 		.word	-1098572994
 1528 0318 CDCCCC3D 		.word	1036831949
 1529 031c F66D53BE 		.word	-1101828618
 1530 0320 CDCCCC3D 		.word	1036831949
 1531 0324 9BE331BE 		.word	-1104026725
 1532 0328 CDCCCC3D 		.word	1036831949
 1533 032c B25F1ABE 		.word	-1105567822
 1534 0330 CDCCCC3D 		.word	1036831949
 1535 0334 898808BE 		.word	-1106737015
 1536 0338 CDCCCC3D 		.word	1036831949
 1537 033c 428DF4BD 		.word	-1108046526
 1538 0340 CDCCCC3D 		.word	1036831949
 1539 0344 BCE7DCBD 		.word	-1109596228
 1540 0348 CDCCCC3D 		.word	1036831949
 1541 034c 81BEC8BD 		.word	-1110917503
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 82


 1542 0350 CDCCCC3D 		.word	1036831949
 1543 0354 BF2DB7BD 		.word	-1112068673
 1544 0358 CDCCCC3D 		.word	1036831949
 1545 035c 199BA7BD 		.word	-1113089255
 1546 0360 CDCCCC3D 		.word	1036831949
 1547 0364 9A9999BD 		.word	-1114007142
 1548 0368 CDCCCC3D 		.word	1036831949
 1549 036c B8D98CBD 		.word	-1114842696
 1550 0370 CDCCCC3D 		.word	1036831949
 1551 0374 BF1F81BD 		.word	-1115611201
 1552 0378 CDCCCC3D 		.word	1036831949
 1553 037c 907B6CBD 		.word	-1116963952
 1554 0380 CDCCCC3D 		.word	1036831949
 1555 0384 931F58BD 		.word	-1118298221
 1556 0388 CDCCCC3D 		.word	1036831949
 1557 038c E1F144BD 		.word	-1119555103
 1558 0390 CDCCCC3D 		.word	1036831949
 1559 0394 9CC332BD 		.word	-1120746596
 1560 0398 CDCCCC3D 		.word	1036831949
 1561 039c 0C6E21BD 		.word	-1121882612
 1562 03a0 CDCCCC3D 		.word	1036831949
 1563 03a4 C3D010BD 		.word	-1122971453
 1564 03a8 CDCCCC3D 		.word	1036831949
 1565 03ac 31D000BD 		.word	-1124020175
 1566 03b0 CDCCCC3D 		.word	1036831949
 1567 03b4 37A9E2BC 		.word	-1125996233
 1568 03b8 CDCCCC3D 		.word	1036831949
 1569 03bc 9C92C4BC 		.word	-1127968100
 1570 03c0 CDCCCC3D 		.word	1036831949
 1571 03c4 F037A7BC 		.word	-1129891856
 1572 03c8 CDCCCC3D 		.word	1036831949
 1573 03cc 57788ABC 		.word	-1131775913
 1574 03d0 CDCCCC3D 		.word	1036831949
 1575 03d4 E26B5CBC 		.word	-1134793758
 1576 03d8 CDCCCC3D 		.word	1036831949
 1577 03dc 57AA24BC 		.word	-1138447785
 1578 03e0 9A99993D 		.word	1033476506
 1579 03e4 BFF0DABB 		.word	-1143279425
 1580 03e8 CDCCCC3C 		.word	1020054733
 1581 03ec 26935ABB 		.word	-1151691994
 1582 03f0 CDCCCCBC 		.word	-1127428915
 1583 03f4 26935A3B 		.word	995791654
 1584 03f8 9A9999BD 		.word	-1114007142
 1585 03fc BFF0DA3B 		.word	1004204223
 1586 0400 CDCCCCBD 		.word	-1110651699
 1587 0404 57AA243C 		.word	1009035863
 1588 0408 CDCCCCBD 		.word	-1110651699
 1589 040c E26B5C3C 		.word	1012689890
 1590 0410 CDCCCCBD 		.word	-1110651699
 1591 0414 57788A3C 		.word	1015707735
 1592 0418 CDCCCCBD 		.word	-1110651699
 1593 041c F037A73C 		.word	1017591792
 1594 0420 CDCCCCBD 		.word	-1110651699
 1595 0424 9C92C43C 		.word	1019515548
 1596 0428 CDCCCCBD 		.word	-1110651699
 1597 042c 37A9E23C 		.word	1021487415
 1598 0430 CDCCCCBD 		.word	-1110651699
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 83


 1599 0434 31D0003D 		.word	1023463473
 1600 0438 CDCCCCBD 		.word	-1110651699
 1601 043c C3D0103D 		.word	1024512195
 1602 0440 CDCCCCBD 		.word	-1110651699
 1603 0444 0C6E213D 		.word	1025601036
 1604 0448 CDCCCCBD 		.word	-1110651699
 1605 044c 9CC3323D 		.word	1026737052
 1606 0450 CDCCCCBD 		.word	-1110651699
 1607 0454 E1F1443D 		.word	1027928545
 1608 0458 CDCCCCBD 		.word	-1110651699
 1609 045c 931F583D 		.word	1029185427
 1610 0460 CDCCCCBD 		.word	-1110651699
 1611 0464 907B6C3D 		.word	1030519696
 1612 0468 CDCCCCBD 		.word	-1110651699
 1613 046c BF1F813D 		.word	1031872447
 1614 0470 CDCCCCBD 		.word	-1110651699
 1615 0474 B8D98C3D 		.word	1032640952
 1616 0478 CDCCCCBD 		.word	-1110651699
 1617 047c 9A99993D 		.word	1033476506
 1618 0480 CDCCCCBD 		.word	-1110651699
 1619 0484 199BA73D 		.word	1034394393
 1620 0488 CDCCCCBD 		.word	-1110651699
 1621 048c BF2DB73D 		.word	1035414975
 1622 0490 CDCCCCBD 		.word	-1110651699
 1623 0494 81BEC83D 		.word	1036566145
 1624 0498 CDCCCCBD 		.word	-1110651699
 1625 049c BCE7DC3D 		.word	1037887420
 1626 04a0 CDCCCCBD 		.word	-1110651699
 1627 04a4 428DF43D 		.word	1039437122
 1628 04a8 CDCCCCBD 		.word	-1110651699
 1629 04ac 8988083E 		.word	1040746633
 1630 04b0 CDCCCCBD 		.word	-1110651699
 1631 04b4 B25F1A3E 		.word	1041915826
 1632 04b8 CDCCCCBD 		.word	-1110651699
 1633 04bc 9BE3313E 		.word	1043456923
 1634 04c0 CDCCCCBD 		.word	-1110651699
 1635 04c4 F66D533E 		.word	1045655030
 1636 04c8 CDCCCCBD 		.word	-1110651699
 1637 04cc 3E1B853E 		.word	1048910654
 1638 04d0 CDCCCCBD 		.word	-1110651699
 1639 04d4 E9769D3E 		.word	1050506985
 1640 04d8 CDCCCCBD 		.word	-1110651699
 1641 04dc E9769D3E 		.word	1050506985
 1642 04e0 CDCCCCBD 		.word	-1110651699
 1643 04e4 E9769D3E 		.word	1050506985
 1644 04e8 CDCCCCBD 		.word	-1110651699
 1645 04ec E9769D3E 		.word	1050506985
 1646 04f0 CDCCCCBD 		.word	-1110651699
 1647 04f4 F34DC13E 		.word	1052855795
 1648 04f8 CDCCCCBD 		.word	-1110651699
 1649 04fc F34DC13E 		.word	1052855795
 1650 0500 CDCCCCBD 		.word	-1110651699
 1651 0504 F34DC13E 		.word	1052855795
 1652 0508 CDCCCCBD 		.word	-1110651699
 1653 050c F34DC13E 		.word	1052855795
 1654 0510 CDCCCCBD 		.word	-1110651699
 1655 0514 E9769D3E 		.word	1050506985
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 84


 1656 0518 CDCCCCBD 		.word	-1110651699
 1657 051c E9769D3E 		.word	1050506985
 1658 0520 CDCCCCBD 		.word	-1110651699
 1659 0524 E9769D3E 		.word	1050506985
 1660 0528 CDCCCCBD 		.word	-1110651699
 1661 052c E9769D3E 		.word	1050506985
 1662 0530 CDCCCCBD 		.word	-1110651699
 1663 0534 3E1B853E 		.word	1048910654
 1664 0538 CDCCCCBD 		.word	-1110651699
 1665 053c F66D533E 		.word	1045655030
 1666 0540 CDCCCCBD 		.word	-1110651699
 1667 0544 9BE3313E 		.word	1043456923
 1668 0548 CDCCCCBD 		.word	-1110651699
 1669 054c B25F1A3E 		.word	1041915826
 1670 0550 CDCCCCBD 		.word	-1110651699
 1671 0554 8988083E 		.word	1040746633
 1672 0558 CDCCCCBD 		.word	-1110651699
 1673 055c 428DF43D 		.word	1039437122
 1674 0560 CDCCCCBD 		.word	-1110651699
 1675 0564 BCE7DC3D 		.word	1037887420
 1676 0568 CDCCCCBD 		.word	-1110651699
 1677 056c 81BEC83D 		.word	1036566145
 1678 0570 CDCCCCBD 		.word	-1110651699
 1679 0574 BF2DB73D 		.word	1035414975
 1680 0578 CDCCCCBD 		.word	-1110651699
 1681 057c 199BA73D 		.word	1034394393
 1682 0580 CDCCCCBD 		.word	-1110651699
 1683 0584 9A99993D 		.word	1033476506
 1684 0588 CDCCCCBD 		.word	-1110651699
 1685 058c B8D98C3D 		.word	1032640952
 1686 0590 CDCCCCBD 		.word	-1110651699
 1687 0594 BF1F813D 		.word	1031872447
 1688 0598 CDCCCCBD 		.word	-1110651699
 1689 059c 907B6C3D 		.word	1030519696
 1690 05a0 CDCCCCBD 		.word	-1110651699
 1691 05a4 931F583D 		.word	1029185427
 1692 05a8 CDCCCCBD 		.word	-1110651699
 1693 05ac E1F1443D 		.word	1027928545
 1694 05b0 CDCCCCBD 		.word	-1110651699
 1695 05b4 9CC3323D 		.word	1026737052
 1696 05b8 CDCCCCBD 		.word	-1110651699
 1697 05bc 0C6E213D 		.word	1025601036
 1698 05c0 CDCCCCBD 		.word	-1110651699
 1699 05c4 C3D0103D 		.word	1024512195
 1700 05c8 CDCCCCBD 		.word	-1110651699
 1701 05cc 31D0003D 		.word	1023463473
 1702 05d0 CDCCCCBD 		.word	-1110651699
 1703 05d4 37A9E23C 		.word	1021487415
 1704 05d8 CDCCCCBD 		.word	-1110651699
 1705 05dc 9C92C43C 		.word	1019515548
 1706 05e0 CDCCCCBD 		.word	-1110651699
 1707 05e4 F037A73C 		.word	1017591792
 1708 05e8 CDCCCCBD 		.word	-1110651699
 1709 05ec 57788A3C 		.word	1015707735
 1710 05f0 CDCCCCBD 		.word	-1110651699
 1711 05f4 E26B5C3C 		.word	1012689890
 1712 05f8 CDCCCCBD 		.word	-1110651699
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 85


 1713 05fc 57AA243C 		.word	1009035863
 1714 0600 CDCCCCBD 		.word	-1110651699
 1715 0604 BFF0DA3B 		.word	1004204223
 1716 0608 CDCCCCBD 		.word	-1110651699
 1717 060c 26935A3B 		.word	995791654
 1718 0610 CDCCCCBD 		.word	-1110651699
 1719 0614 26935ABB 		.word	-1151691994
 1720 0618 CDCCCCBD 		.word	-1110651699
 1721 061c BFF0DABB 		.word	-1143279425
 1722 0620 CDCCCCBD 		.word	-1110651699
 1723 0624 57AA24BC 		.word	-1138447785
 1724 0628 CDCCCCBD 		.word	-1110651699
 1725 062c E26B5CBC 		.word	-1134793758
 1726 0630 CDCCCCBD 		.word	-1110651699
 1727 0634 57788ABC 		.word	-1131775913
 1728 0638 CDCCCCBD 		.word	-1110651699
 1729 063c F037A7BC 		.word	-1129891856
 1730 0640 CDCCCCBD 		.word	-1110651699
 1731 0644 9C92C4BC 		.word	-1127968100
 1732 0648 CDCCCCBD 		.word	-1110651699
 1733 064c 37A9E2BC 		.word	-1125996233
 1734 0650 CDCCCCBD 		.word	-1110651699
 1735 0654 31D000BD 		.word	-1124020175
 1736 0658 CDCCCCBD 		.word	-1110651699
 1737 065c C3D010BD 		.word	-1122971453
 1738 0660 CDCCCCBD 		.word	-1110651699
 1739 0664 0C6E21BD 		.word	-1121882612
 1740 0668 CDCCCCBD 		.word	-1110651699
 1741 066c 9CC332BD 		.word	-1120746596
 1742 0670 CDCCCCBD 		.word	-1110651699
 1743 0674 E1F144BD 		.word	-1119555103
 1744 0678 CDCCCCBD 		.word	-1110651699
 1745 067c 931F58BD 		.word	-1118298221
 1746 0680 CDCCCCBD 		.word	-1110651699
 1747 0684 907B6CBD 		.word	-1116963952
 1748 0688 CDCCCCBD 		.word	-1110651699
 1749 068c BF1F81BD 		.word	-1115611201
 1750 0690 CDCCCCBD 		.word	-1110651699
 1751 0694 B8D98CBD 		.word	-1114842696
 1752 0698 CDCCCCBD 		.word	-1110651699
 1753 069c 9A9999BD 		.word	-1114007142
 1754 06a0 CDCCCCBD 		.word	-1110651699
 1755 06a4 199BA7BD 		.word	-1113089255
 1756 06a8 CDCCCCBD 		.word	-1110651699
 1757 06ac BF2DB7BD 		.word	-1112068673
 1758 06b0 CDCCCCBD 		.word	-1110651699
 1759 06b4 81BEC8BD 		.word	-1110917503
 1760 06b8 CDCCCCBD 		.word	-1110651699
 1761 06bc BCE7DCBD 		.word	-1109596228
 1762 06c0 CDCCCCBD 		.word	-1110651699
 1763 06c4 428DF4BD 		.word	-1108046526
 1764 06c8 CDCCCCBD 		.word	-1110651699
 1765 06cc 898808BE 		.word	-1106737015
 1766 06d0 CDCCCCBD 		.word	-1110651699
 1767 06d4 B25F1ABE 		.word	-1105567822
 1768 06d8 CDCCCCBD 		.word	-1110651699
 1769 06dc 9BE331BE 		.word	-1104026725
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 86


 1770 06e0 CDCCCCBD 		.word	-1110651699
 1771 06e4 F66D53BE 		.word	-1101828618
 1772 06e8 CDCCCCBD 		.word	-1110651699
 1773 06ec 3E1B85BE 		.word	-1098572994
 1774 06f0 CDCCCCBD 		.word	-1110651699
 1775 06f4 E9769DBE 		.word	-1096976663
 1776 06f8 CDCCCCBD 		.word	-1110651699
 1777 06fc E9769DBE 		.word	-1096976663
 1778 0700 CDCCCCBD 		.word	-1110651699
 1779 0704 E9769DBE 		.word	-1096976663
 1780 0708 CDCCCCBD 		.word	-1110651699
 1781 070c E9769DBE 		.word	-1096976663
 1782 0710 CDCCCCBD 		.word	-1110651699
 1783 0714 F34DC1BE 		.word	-1094627853
 1784 0718 CDCCCCBD 		.word	-1110651699
 1785 071c F34DC1BE 		.word	-1094627853
 1786 0720 CDCCCCBD 		.word	-1110651699
 1787 0724 E9769DBE 		.word	-1096976663
 1788 0728 CDCCCCBD 		.word	-1110651699
 1789 072c E9769DBE 		.word	-1096976663
 1790 0730 CDCCCCBD 		.word	-1110651699
 1791 0734 E9769DBE 		.word	-1096976663
 1792 0738 CDCCCCBD 		.word	-1110651699
 1793 073c E9769DBE 		.word	-1096976663
 1794 0740 CDCCCCBD 		.word	-1110651699
 1795 0744 3E1B85BE 		.word	-1098572994
 1796 0748 CDCCCCBD 		.word	-1110651699
 1797 074c F66D53BE 		.word	-1101828618
 1798 0750 CDCCCCBD 		.word	-1110651699
 1799 0754 9BE331BE 		.word	-1104026725
 1800 0758 CDCCCCBD 		.word	-1110651699
 1801 075c B25F1ABE 		.word	-1105567822
 1802 0760 CDCCCCBD 		.word	-1110651699
 1803 0764 898808BE 		.word	-1106737015
 1804 0768 CDCCCCBD 		.word	-1110651699
 1805 076c 428DF4BD 		.word	-1108046526
 1806 0770 CDCCCCBD 		.word	-1110651699
 1807 0774 BCE7DCBD 		.word	-1109596228
 1808 0778 CDCCCCBD 		.word	-1110651699
 1809 077c 81BEC8BD 		.word	-1110917503
 1810 0780 CDCCCCBD 		.word	-1110651699
 1811 0784 BF2DB7BD 		.word	-1112068673
 1812 0788 CDCCCCBD 		.word	-1110651699
 1813 078c 199BA7BD 		.word	-1113089255
 1814 0790 CDCCCCBD 		.word	-1110651699
 1815 0794 9A9999BD 		.word	-1114007142
 1816 0798 CDCCCCBD 		.word	-1110651699
 1817 079c B8D98CBD 		.word	-1114842696
 1818 07a0 CDCCCCBD 		.word	-1110651699
 1819 07a4 BF1F81BD 		.word	-1115611201
 1820 07a8 CDCCCCBD 		.word	-1110651699
 1821 07ac 907B6CBD 		.word	-1116963952
 1822 07b0 CDCCCCBD 		.word	-1110651699
 1823 07b4 931F58BD 		.word	-1118298221
 1824 07b8 CDCCCCBD 		.word	-1110651699
 1825 07bc E1F144BD 		.word	-1119555103
 1826 07c0 CDCCCCBD 		.word	-1110651699
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 87


 1827 07c4 BFF0DABB 		.word	-1143279425
 1828 07c8 00000000 		.word	0
 1829 07cc 26935ABB 		.word	-1151691994
 1830 07d0 00000000 		.word	0
 1831 07d4 00000000 		.word	0
 1832 07d8 00000000 		.word	0
 1833 07dc 00000000 		.word	0
 1834 07e0 00000000 		.space	8
 1834      00000000 
 1835              		.section	.rodata.Speed_Multiplier,"a",%progbits
 1838              	Speed_Multiplier:
 1839 0000 01       		.byte	1
 1840              		.section	.rodata.SystemClock_Config.str1.4,"aMS",%progbits,1
 1841              		.align	2
 1842              	.LC1:
 1843 0000 436F7265 		.ascii	"Core/Src/main.c\000"
 1843      2F537263 
 1843      2F6D6169 
 1843      6E2E6300 
 1844              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1845              		.align	2
 1846              	.LC2:
 1847 0000 25640A00 		.ascii	"%d\012\000"
 1848              	.LC3:
 1849 0004 256C640A 		.ascii	"%ld\012\000"
 1849      00
 1850              		.section	.rodata.time,"a",%progbits
 1851              		.align	2
 1854              	time:
 1855 0000 2506C13E 		.word	1052837413
 1856              		.text
 1857              	.Letext0:
 1858              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include
 1859              		.file 5 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include
 1860              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1861              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1862              		.file 8 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1863              		.file 9 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include
 1864              		.file 10 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 1865              		.file 11 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\lib\\gcc\\arm-none-ea
 1866              		.file 12 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 1867              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1868              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1869              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1870              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1871              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1872              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1873              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1874              		.file 20 "Core/Inc/adc.h"
 1875              		.file 21 "Core/Inc/tim.h"
 1876              		.file 22 "Core/Inc/usart.h"
 1877              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1878              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1879              		.file 25 "Core/Inc/gpio.h"
 1880              		.file 26 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\includ
 1881              		.file 27 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 88


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:18     .text.ITM_SendString:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:25     .text.ITM_SendString:00000000 ITM_SendString
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:120    .text._write:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:127    .text._write:00000000 _write
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:152    .text.set_DutyCycle:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:159    .text.set_DutyCycle:00000000 set_DutyCycle
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:201    .text.set_DutyCycle:00000030 $d
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:206    .text.float_abs:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:213    .text.float_abs:00000000 float_abs
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:239    .text.wheel_init:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:246    .text.wheel_init:00000000 wheel_init
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:326    .text.wheel_init:00000070 $d
                            *COM*:00000090 w
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:333    .text.calculate_robot_velocity:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:340    .text.calculate_robot_velocity:00000000 calculate_robot_velocity
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:475    .text.calculate_robot_velocity:000000c4 $d
                            *COM*:00000fd0 velocities
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:485    .text.calculate_omega:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:492    .text.calculate_omega:00000000 calculate_omega
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:529    .text.calculate_omega:00000028 $d
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:534    .text.set_Direction:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:541    .text.set_Direction:00000000 set_Direction
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:616    .text.move:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:623    .text.move:00000000 move
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:790    .text.move:000000f0 $d
                            *COM*:00000004 tmp_omega
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:799    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:806    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:864    .text.HAL_TIM_PeriodElapsedCallback:00000040 $d
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:872    .text.HAL_GPIO_EXTI_Callback:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:879    .text.HAL_GPIO_EXTI_Callback:00000000 HAL_GPIO_EXTI_Callback
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:923    .text.HAL_GPIO_EXTI_Callback:00000030 $d
                            *COM*:00000004 pulses
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:928    .text._Error_Handler:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:935    .text._Error_Handler:00000000 _Error_Handler
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:950    .text.SystemClock_Config:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:957    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1087   .text.SystemClock_Config:000000bc $d
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1095   .text.main:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1102   .text.main:00000000 main
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1251   .text.main:000000d4 $d
                            *COM*:00000002 tick
                            *COM*:00000002 tick1
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1263   .text.assert_failed:00000000 $t
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1270   .text.assert_failed:00000000 assert_failed
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1316   .bss.dir_flag:00000000 dir_flag
                            *COM*:00000002 diff
                            *COM*:00000002 cnt2
                            *COM*:00000002 cnt1
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1838   .rodata.Speed_Multiplier:00000000 Speed_Multiplier
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1854   .rodata.time:00000000 time
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1329   .data.deltas:00000000 deltas
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1297   .rodata:00000000 $d
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1317   .bss.dir_flag:00000000 $d
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1322   .bss.index:00000000 index
ARM GAS  C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s 			page 89


C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1323   .bss.index:00000000 $d
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1325   .data.deltas:00000000 $d
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1841   .rodata.SystemClock_Config.str1.4:00000000 $d
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1845   .rodata.main.str1.4:00000000 $d
C:\Users\n-is\AppData\Local\Temp\ccEvXpSg.s:1851   .rodata.time:00000000 $d

UNDEFINED SYMBOLS
time_period
HAL_GPIO_WritePin
__aeabi_f2d
__aeabi_dmul
__aeabi_d2uiz
HAL_Delay
htim8
HAL_GPIO_ReadPin
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_GetHCLKFreq
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_NVIC_SetPriority
HAL_Init
MX_GPIO_Init
MX_ADC1_Init
MX_TIM3_Init
MX_TIM4_Init
MX_TIM5_Init
MX_TIM8_Init
MX_USART1_UART_Init
MX_USART3_UART_Init
MX_TIM14_Init
HAL_TIM_Base_Start
HAL_TIM_PWM_Start
HAL_TIM_Base_Start_IT
printf
HAL_GetTick
htim14
