Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 30045a12873343efbd5633f056242a5d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sram_behav xil_defaultlib.tb_sram xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sram_sv
Compiling package std.std
Compiling module xil_defaultlib.sram_interface
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.tb_sram
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sram_behav
