module WriteEnableDecoder
(
input WrEn,
input sel[1:0]
output a,
output b,
output c,
output d
);


assign a = ~sel[1]&~sel[0] ? WrEn : 0;
assign b = ~sel[1]&sel[0] ? WrEn : 0;
assign c = sel[1]&~sel[0] ? WrEn : 0;
assign d = sel[1]&sel[0] ? WrEn : 0;