(footprint "SMB" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 0d0bc5fa-29b0-402c-80ec-67c66e97f8fc)
  )
  (fp_text value "SMB" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 5ecf0857-b2a3-4329-9aba-e5e023a028ff)
  )
  (fp_poly (pts
      (xy -3.5 -1.25)
      (xy -2.535 -1.25)
      (xy -2.5354 -2.2)
      (xy 2.535 -2.2)
      (xy 2.535 -1.25)
      (xy 3.5 -1.25)
      (xy 3.5 1.25)
      (xy 2.535 1.25)
      (xy 2.535 2.2)
      (xy -2.535 2.2)
      (xy -2.535 1.25)
      (xy -3.5 1.25)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 4ad33045-de95-4730-a058-3b9a8bd6b364))
  (fp_text reference ">NAME" (at -0.3 -3.5 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 9137873e-9199-4417-985c-b14121519efd)
  )
  (fp_text value ">VALUE" (at -0.3 -2.6 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 28cff78d-3fb4-4d4e-8c72-f69e3e87c60b)
  )
  (fp_line (start -2.28 -1.97) (end 2.28 -1.97) (layer "F.SilkS") (width 0.127) (tstamp 9b4d339c-b152-4579-8a2f-fa7913f246cb))
  (fp_line (start -2.28 1.97) (end 2.28 1.97) (layer "F.SilkS") (width 0.127) (tstamp 50f6ea30-a06e-43c1-a811-05d79820b003))
  (fp_line (start -2.285 -1.97) (end -2.285 -1.35) (layer "F.SilkS") (width 0.127) (tstamp ac364d8f-157b-40ff-92bc-6f95e89c1add))
  (fp_line (start -2.285 1.97) (end -2.285 1.35) (layer "F.SilkS") (width 0.127) (tstamp 19471aaa-459d-4a17-86d7-3c42517e531f))
  (fp_line (start 2.285 -1.97) (end 2.285 -1.35) (layer "F.SilkS") (width 0.127) (tstamp 4ca41a5b-75d8-4a25-b5c2-9c5b57ac20f2))
  (fp_line (start 2.285 1.97) (end 2.285 1.35) (layer "F.SilkS") (width 0.127) (tstamp 82b1e1c1-1020-4048-9625-eb88f5e3a95b))
  (fp_line (start -0.6 -1.9) (end -0.6 1.9) (layer "F.SilkS") (width 0.254) (tstamp a21936d1-3da9-4a80-bde0-3802b5013f53))
  (pad "CATHODE" smd rect (at -2.15 0) (size 2.5 2.3) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 1078ea5d-370d-4c0a-8020-aadaed0da8b2))
  (pad "ANODE" smd rect (at 2.15 0) (size 2.5 2.3) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp affe07c3-7c5c-43c0-96bc-8238537c857c))
)
