$date
	Tue Jan 21 13:22:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 1 ! Clk $end
$var reg 1 " Rst $end
$var reg 32 # cycles [31:0] $end
$var reg 32 $ i [31:0] $end
$scope module cpu $end
$var wire 32 % A [31:0] $end
$var wire 3 & ALUctr [2:0] $end
$var wire 32 ' B [31:0] $end
$var wire 32 ( DX_JT [31:0] $end
$var wire 32 ) DX_MD [31:0] $end
$var wire 1 * DX_MemRead $end
$var wire 1 + DX_MemWrite $end
$var wire 1 , DX_MemtoReg $end
$var wire 32 - DX_NPC [31:0] $end
$var wire 32 . DX_PC [31:0] $end
$var wire 5 / DX_RD [4:0] $end
$var wire 5 0 DX_RS [4:0] $end
$var wire 5 1 DX_RT [4:0] $end
$var wire 1 2 DX_RegWrite $end
$var wire 1 3 DX_branch $end
$var wire 1 4 DX_jump $end
$var wire 32 5 FD_IR [31:0] $end
$var wire 32 6 FD_PC [31:0] $end
$var wire 32 7 MDR [31:0] $end
$var wire 32 8 MW_ALUout [31:0] $end
$var wire 1 9 MW_MemtoReg $end
$var wire 5 : MW_RD [4:0] $end
$var wire 1 ; MW_RegWrite $end
$var wire 32 < XM_ALUout [31:0] $end
$var wire 32 = XM_BT [31:0] $end
$var wire 32 > XM_MD [31:0] $end
$var wire 1 ? XM_MemRead $end
$var wire 1 @ XM_MemWrite $end
$var wire 1 A XM_MemtoReg $end
$var wire 5 B XM_RD [4:0] $end
$var wire 1 C XM_RegWrite $end
$var wire 1 D XM_branch $end
$var wire 1 E clk $end
$var wire 16 F imm [15:0] $end
$var wire 1 G rst $end
$scope module IF $end
$var wire 1 D branch $end
$var wire 32 H branch_addr [31:0] $end
$var wire 1 E clk $end
$var wire 1 4 jump $end
$var wire 32 I jump_addr [31:0] $end
$var wire 1 G rst $end
$var reg 32 J IR [31:0] $end
$var reg 32 K PC [31:0] $end
$upscope $end
$scope module ID $end
$var wire 32 L IR [31:0] $end
$var wire 32 M MDR [31:0] $end
$var wire 32 N MW_ALUout [31:0] $end
$var wire 1 9 MW_MemtoReg $end
$var wire 5 O MW_RD [4:0] $end
$var wire 1 ; MW_RegWrite $end
$var wire 32 P PC [31:0] $end
$var wire 1 E clk $end
$var wire 1 G rst $end
$var reg 32 Q A [31:0] $end
$var reg 3 R ALUctr [2:0] $end
$var reg 32 S B [31:0] $end
$var reg 32 T DX_PC [31:0] $end
$var reg 32 U JT [31:0] $end
$var reg 32 V MD [31:0] $end
$var reg 1 W MemRead $end
$var reg 1 X MemWrite $end
$var reg 1 Y MemtoReg $end
$var reg 32 Z NPC [31:0] $end
$var reg 5 [ RD [4:0] $end
$var reg 5 \ RS [4:0] $end
$var reg 5 ] RT [4:0] $end
$var reg 1 ^ RegWrite $end
$var reg 1 _ branch $end
$var reg 16 ` imm [15:0] $end
$var reg 1 a jump $end
$upscope $end
$scope module EXE $end
$var wire 32 b A [31:0] $end
$var wire 3 c ALUctr [2:0] $end
$var wire 32 d B [31:0] $end
$var wire 32 e DX_MD [31:0] $end
$var wire 1 * DX_MemRead $end
$var wire 1 + DX_MemWrite $end
$var wire 1 , DX_MemtoReg $end
$var wire 32 f DX_PC [31:0] $end
$var wire 5 g DX_RD [4:0] $end
$var wire 5 h DX_RS [4:0] $end
$var wire 5 i DX_RT [4:0] $end
$var wire 1 2 DX_RegWrite $end
$var wire 1 3 DX_branch $end
$var wire 1 j DX_jump $end
$var wire 5 k FMW_RD [4:0] $end
$var wire 1 ; FMW_RegWrite $end
$var wire 5 l FXM_RD [4:0] $end
$var wire 1 C FXM_RegWrite $end
$var wire 32 m JT [31:0] $end
$var wire 32 n MW_FD [31:0] $end
$var wire 32 o NPC [31:0] $end
$var wire 32 p XM_FD [31:0] $end
$var wire 1 E clk $end
$var wire 16 q imm [15:0] $end
$var wire 1 G rst $end
$var reg 32 r ALUout [31:0] $end
$var reg 32 s XM_BT [31:0] $end
$var reg 32 t XM_MD [31:0] $end
$var reg 1 u XM_MemRead $end
$var reg 1 v XM_MemWrite $end
$var reg 1 w XM_MemtoReg $end
$var reg 5 x XM_RD [4:0] $end
$var reg 1 y XM_RegWrite $end
$var reg 1 z XM_branch $end
$var reg 32 { tmpA [31:0] $end
$var reg 32 | tmpB [31:0] $end
$upscope $end
$scope module MEM $end
$var wire 32 } ALUout [31:0] $end
$var wire 32 ~ XM_MD [31:0] $end
$var wire 1 ? XM_MemRead $end
$var wire 1 @ XM_MemWrite $end
$var wire 1 A XM_MemtoReg $end
$var wire 5 !" XM_RD [4:0] $end
$var wire 1 C XM_RegWrite $end
$var wire 1 E clk $end
$var wire 1 G rst $end
$var reg 32 "" MDR [31:0] $end
$var reg 32 #" MW_ALUout [31:0] $end
$var reg 1 $" MW_MemtoReg $end
$var reg 5 %" MW_RD [4:0] $end
$var reg 1 &" MW_RegWrite $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&"
b0 %"
0$"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
bx |
bx {
0z
0y
b0 x
0w
0v
0u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
bz m
b0 l
b0 k
zj
b0 i
b0 h
b0 g
bz f
b0 e
b0 d
b0 c
b0 b
0a
b0 `
0_
0^
b0 ]
b0 \
b0 [
b0 Z
0Y
0X
0W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
1G
b0 F
1E
0D
0C
b0 B
0A
0@
0?
b0 >
b0 =
b0 <
0;
b0 :
09
b0 8
b0 7
b0 6
b0 5
04
03
02
b0 1
b0 0
b0 /
b0 .
b0 -
0,
0+
0*
b0 )
b0 (
b0 '
b0 &
b0 %
b100000 $
b0 #
1"
1!
$end
#10000
0!
0E
#12000
0"
0G
#20000
1^
12
b100 K
b100 6
b100 P
b1000100001100000100000 J
b1000100001100000100000 5
b1000100001100000100000 L
b1 #
b0 |
b0 {
1!
1E
#30000
0!
0E
#40000
b100000 J
b100000 5
b100000 L
b1000 K
b1000 6
b1000 P
b100010000110000010000000 U
b100010000110000010000000 (
b100010000110000010000000 I
b100 Z
b100 -
b100 o
b100 T
b100 .
b1100000100000 `
b1100000100000 F
b1100000100000 q
b10 V
b10 )
b10 e
b1 Q
b1 %
b1 b
b10 ]
b10 1
b10 i
b1 \
b1 0
b1 h
b11 [
b11 /
b11 g
b10 S
b10 '
b10 d
1y
1C
b10 #
1!
1E
#50000
0!
0E
#60000
1&"
1;
b11 r
b11 <
b11 p
b11 }
b110000010000100 s
b110000010000100 =
b110000010000100 H
b10 t
b10 >
b10 ~
b11 x
b11 B
b11 l
b11 !"
b0 ]
b0 1
b0 i
b0 \
b0 0
b0 h
b0 [
b0 /
b0 g
b0 S
b0 '
b0 d
b10000000 U
b10000000 (
b10000000 I
b1000 Z
b1000 -
b1000 o
b1000 T
b1000 .
b100000 `
b100000 F
b100000 q
b0 V
b0 )
b0 e
b0 Q
b0 %
b0 b
b1100 K
b1100 6
b1100 P
b11000100001100000100000 J
b11000100001100000100000 5
b11000100001100000100000 L
b11 #
b10 |
b1 {
1!
1E
#70000
0!
0E
#80000
b100000 J
b100000 5
b100000 L
b10000 K
b10000 6
b10000 P
b1100010000110000010000000 U
b1100010000110000010000000 (
b1100010000110000010000000 I
b1100 Z
b1100 -
b1100 o
b1100 T
b1100 .
b1100000100000 `
b1100000100000 F
b1100000100000 q
b10 V
b10 )
b10 e
b10 ]
b10 1
b10 i
b11 \
b11 0
b11 h
b11 [
b11 /
b11 g
b10 S
b10 '
b10 d
b10001000 s
b10001000 =
b10001000 H
b0 t
b0 >
b0 ~
b0 x
b0 B
b0 l
b0 !"
b0 r
b0 <
b0 p
b0 }
b11 %"
b11 :
b11 O
b11 k
b11 #"
b11 8
b11 N
b11 n
b100 #
b0 |
b0 {
1!
1E
#90000
0!
0E
#100000
b0 %"
b0 :
b0 O
b0 k
b0 #"
b0 8
b0 N
b0 n
b101 r
b101 <
b101 p
b101 }
b110000010001100 s
b110000010001100 =
b110000010001100 H
b10 t
b10 >
b10 ~
b11 x
b11 B
b11 l
b11 !"
b0 ]
b0 1
b0 i
b0 \
b0 0
b0 h
b0 [
b0 /
b0 g
b0 S
b0 '
b0 d
b10000000 U
b10000000 (
b10000000 I
b10000 Z
b10000 -
b10000 o
b10000 T
b10000 .
b100000 `
b100000 F
b100000 q
b0 V
b0 )
b0 e
b10100 K
b10100 6
b10100 P
b101 #
b10 |
b11 {
1!
1E
#110000
0!
0E
#120000
b11000 K
b11000 6
b11000 P
b10100 Z
b10100 -
b10100 o
b10100 T
b10100 .
b10010000 s
b10010000 =
b10010000 H
b0 t
b0 >
b0 ~
b0 x
b0 B
b0 l
b0 !"
b0 r
b0 <
b0 p
b0 }
b11 %"
b11 :
b11 O
b11 k
b101 #"
b101 8
b101 N
b101 n
b110 #
b0 |
b0 {
1!
1E
#130000
0!
0E
#140000
b0 %"
b0 :
b0 O
b0 k
b0 #"
b0 8
b0 N
b0 n
b10010100 s
b10010100 =
b10010100 H
b11000 Z
b11000 -
b11000 o
b11000 T
b11000 .
b11100 K
b11100 6
b11100 P
b111 #
1!
1E
#150000
0!
0E
#160000
b100000 K
b100000 6
b100000 P
b11100 Z
b11100 -
b11100 o
b11100 T
b11100 .
b10011000 s
b10011000 =
b10011000 H
b1000 #
1!
1E
#170000
0!
0E
#180000
b10011100 s
b10011100 =
b10011100 H
b100000 Z
b100000 -
b100000 o
b100000 T
b100000 .
b100100 K
b100100 6
b100100 P
b1001 #
1!
1E
#190000
0!
0E
#200000
b101000 K
b101000 6
b101000 P
b100100 Z
b100100 -
b100100 o
b100100 T
b100100 .
b10100000 s
b10100000 =
b10100000 H
b1010 #
1!
1E
#210000
0!
0E
#220000
b10100100 s
b10100100 =
b10100100 H
b101000 Z
b101000 -
b101000 o
b101000 T
b101000 .
b101100 K
b101100 6
b101100 P
b1011 #
1!
1E
#230000
0!
0E
#240000
b110000 K
b110000 6
b110000 P
b101100 Z
b101100 -
b101100 o
b101100 T
b101100 .
b10101000 s
b10101000 =
b10101000 H
b1100 #
1!
1E
#250000
0!
0E
#260000
b10101100 s
b10101100 =
b10101100 H
b110000 Z
b110000 -
b110000 o
b110000 T
b110000 .
b110100 K
b110100 6
b110100 P
b1101 #
1!
1E
#270000
0!
0E
#280000
b111000 K
b111000 6
b111000 P
b110100 Z
b110100 -
b110100 o
b110100 T
b110100 .
b10110000 s
b10110000 =
b10110000 H
b1110 #
1!
1E
#290000
0!
0E
#300000
b10110100 s
b10110100 =
b10110100 H
b111000 Z
b111000 -
b111000 o
b111000 T
b111000 .
b111100 K
b111100 6
b111100 P
b1111 #
1!
1E
#310000
0!
0E
#320000
b1000000 K
b1000000 6
b1000000 P
b111100 Z
b111100 -
b111100 o
b111100 T
b111100 .
b10111000 s
b10111000 =
b10111000 H
b10000 #
1!
1E
#330000
0!
0E
#340000
b10111100 s
b10111100 =
b10111100 H
b1000000 Z
b1000000 -
b1000000 o
b1000000 T
b1000000 .
b1000100 K
b1000100 6
b1000100 P
b10001 #
1!
1E
#350000
0!
0E
#360000
b1001000 K
b1001000 6
b1001000 P
b1000100 Z
b1000100 -
b1000100 o
b1000100 T
b1000100 .
b11000000 s
b11000000 =
b11000000 H
b10010 #
1!
1E
#370000
0!
0E
#380000
b11000100 s
b11000100 =
b11000100 H
b1001000 Z
b1001000 -
b1001000 o
b1001000 T
b1001000 .
b1001100 K
b1001100 6
b1001100 P
b10011 #
1!
1E
#390000
0!
0E
#400000
b1010000 K
b1010000 6
b1010000 P
b1001100 Z
b1001100 -
b1001100 o
b1001100 T
b1001100 .
b11001000 s
b11001000 =
b11001000 H
b10100 #
1!
1E
#410000
0!
0E
#420000
b11001100 s
b11001100 =
b11001100 H
b1010000 Z
b1010000 -
b1010000 o
b1010000 T
b1010000 .
b1010100 K
b1010100 6
b1010100 P
b10101 #
1!
1E
