(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "toplevel")
  (DATE "Thu Nov 07 18:19:21 2013")
  (VENDOR "Xilinx")
  (PROGRAM "Xilinx SDF Writer")
  (VERSION "M.81d")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TEMPERATURE 85)
  (TIMESCALE 1 ps)
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEBREGCEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_CLKAWRCLKINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENAWRENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_REGCEAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_ENBRDENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1_RSTBRSTINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB8BWER")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS1)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAWRCLK DOADO[0] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[1] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[10] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[11] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[12] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[13] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[14] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[15] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[2] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[3] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[4] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[5] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[6] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[7] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[8] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[9] ( 2700 )( 2700 ))
          (IOPATH CLKBRDCLK DOADO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[9] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[9] ( 2950 )( 2950 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(negedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(posedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(negedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(posedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(negedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(posedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (SETUPHOLD(negedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (PERIOD (posedge CLKBRDCLK) (3845))
        (PERIOD (posedge CLKAWRCLK) (3845))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEBREGCEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_CLKAWRCLKINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENAWRENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_REGCEAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_ENBRDENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2_RSTBRSTINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB8BWER")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS2)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAWRCLK DOADO[0] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[1] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[10] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[11] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[12] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[13] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[14] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[15] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[2] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[3] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[4] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[5] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[6] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[7] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[8] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[9] ( 2700 )( 2700 ))
          (IOPATH CLKBRDCLK DOADO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[9] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[9] ( 2950 )( 2950 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(negedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(posedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(negedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(posedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(negedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(posedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (SETUPHOLD(negedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (PERIOD (posedge CLKAWRCLK) (3845))
        (PERIOD (posedge CLKBRDCLK) (3845))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEBREGCEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_CLKAWRCLKINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENAWRENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_REGCEAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_ENBRDENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3_RSTBRSTINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB8BWER")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS3)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAWRCLK DOADO[0] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[1] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[10] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[11] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[12] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[13] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[14] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[15] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[2] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[3] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[4] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[5] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[6] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[7] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[8] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[9] ( 2700 )( 2700 ))
          (IOPATH CLKBRDCLK DOADO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[9] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[9] ( 2950 )( 2950 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(negedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(posedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(negedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(posedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(negedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(posedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (SETUPHOLD(negedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (PERIOD (posedge CLKAWRCLK) (3845))
        (PERIOD (posedge CLKBRDCLK) (3845))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM_RSTAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM_REGCEBREGCEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INST_MEM_Mram_MEM_CLKBRDCLKINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INST_MEM_Mram_MEM_CLKAWRCLKINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM_ENAWRENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM_REGCEAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM_ENBRDENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM_RSTBRSTINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB8BWER")
    (INSTANCE INST_MEM_Mram_MEM)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAWRCLK DOADO[0] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[1] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[10] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[11] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[12] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[13] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[14] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[15] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[2] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[3] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[4] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[5] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[6] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[7] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[8] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[9] ( 2700 )( 2700 ))
          (IOPATH CLKBRDCLK DOADO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[9] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[9] ( 2950 )( 2950 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(negedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(posedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(negedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(posedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(negedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(posedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (SETUPHOLD(negedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (PERIOD (posedge CLKAWRCLK) (3845))
        (PERIOD (posedge CLKBRDCLK) (3845))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DATA_MEM_Mram_MEM_RSTAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DATA_MEM_Mram_MEM_REGCEBREGCEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE DATA_MEM_Mram_MEM_CLKBRDCLKINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE DATA_MEM_Mram_MEM_CLKAWRCLKINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DATA_MEM_Mram_MEM_ENAWRENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DATA_MEM_Mram_MEM_REGCEAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DATA_MEM_Mram_MEM_ENBRDENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE DATA_MEM_Mram_MEM_RSTBRSTINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB8BWER")
    (INSTANCE DATA_MEM_Mram_MEM)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAWRCLK DOADO[0] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[1] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[10] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[11] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[12] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[13] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[14] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[15] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[2] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[3] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[4] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[5] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[6] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[7] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[8] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[9] ( 2700 )( 2700 ))
          (IOPATH CLKBRDCLK DOADO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[9] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[9] ( 2950 )( 2950 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(negedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(posedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(negedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(posedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(negedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(posedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (SETUPHOLD(negedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (PERIOD (posedge CLKAWRCLK) (3845))
        (PERIOD (posedge CLKBRDCLK) (3845))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEBREGCEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_CLKAWRCLKINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENAWRENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_REGCEAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_ENBRDENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS_RSTBRSTINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB8BWER")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mram_REGS)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAWRCLK DOADO[0] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[1] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[10] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[11] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[12] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[13] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[14] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[15] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[2] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[3] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[4] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[5] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[6] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[7] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[8] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[9] ( 2700 )( 2700 ))
          (IOPATH CLKBRDCLK DOADO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[9] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[10] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[11] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[12] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[13] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[14] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[15] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[9] ( 2950 )( 2950 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(negedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(posedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(negedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(posedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(negedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(posedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (SETUPHOLD(negedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (PERIOD (posedge CLKAWRCLK) (3845))
        (PERIOD (posedge CLKBRDCLK) (3845))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM1_RSTAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM1_REGCEBREGCEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INST_MEM_Mram_MEM1_CLKBRDCLKINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INST_MEM_Mram_MEM1_CLKAWRCLKINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM1_ENAWRENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM1_REGCEAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM1_ENBRDENINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE INST_MEM_Mram_MEM1_RSTBRSTINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMB8BWER")
    (INSTANCE INST_MEM_Mram_MEM1)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKAWRCLK DOADO[0] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[1] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[2] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[3] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[4] ( 2700 )( 2700 ))
          (IOPATH CLKAWRCLK DOADO[5] ( 2700 )( 2700 ))
          (IOPATH CLKBRDCLK DOADO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOADO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[0] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[1] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[2] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[3] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[4] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[5] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[6] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[7] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[8] ( 2950 )( 2950 ))
          (IOPATH CLKBRDCLK DOBDO[9] ( 2950 )( 2950 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[10]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[11]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[12]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[5]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[6]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[7]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[8]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(negedge ADDRAWRADDR[9]) (posedge CLKAWRCLK) (400)(150))
        (SETUPHOLD(posedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIADI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKAWRCLK) (300)(120))
        (SETUPHOLD(posedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(negedge ENAWREN) (posedge CLKAWRCLK) (280)(100))
        (SETUPHOLD(posedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(negedge RSTA) (posedge CLKAWRCLK) (230)(120))
        (SETUPHOLD(posedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEAWEL[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKAWRCLK) (460)(120))
        (SETUPHOLD(posedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[0]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[1]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[10]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[11]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[12]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[13]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[14]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[15]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[2]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[3]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[4]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[5]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[6]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[7]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[8]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(negedge DIBDI[9]) (posedge CLKBRDCLK) (300)(120))
        (SETUPHOLD(posedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[0]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(negedge WEBWEU[1]) (posedge CLKBRDCLK) (460)(120))
        (SETUPHOLD(posedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[10]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[11]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[12]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[5]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[6]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[7]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[8]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(negedge ADDRBRDADDR[9]) (posedge CLKBRDCLK) (400)(150))
        (SETUPHOLD(posedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(negedge ENBRDEN) (posedge CLKBRDCLK) (280)(100))
        (SETUPHOLD(posedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (SETUPHOLD(negedge RSTBRST) (posedge CLKBRDCLK) (230)(120))
        (PERIOD (posedge CLKAWRCLK) (3845))
        (PERIOD (posedge CLKBRDCLK) (3845))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 32 )( 32 ))
          (PORT DI[1] ( 47 )( 47 ))
          (PORT DI[2] ( 51 )( 51 ))
          (PORT DI[3] ( 113 )( 113 ))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] ( 346 )( 346 ))
          (IOPATH CYINIT CO[1] ( 440 )( 440 ))
          (IOPATH CYINIT CO[2] ( 481 )( 481 ))
          (IOPATH CYINIT CO[3] ( 399 )( 399 ))
          (IOPATH CYINIT O[0] ( 269 )( 269 ))
          (IOPATH CYINIT O[1] ( 393 )( 393 ))
          (IOPATH CYINIT O[2] ( 411 )( 411 ))
          (IOPATH CYINIT O[3] ( 505 )( 505 ))
          (IOPATH DI[0] CO[0] ( 188 )( 188 ))
          (IOPATH DI[0] CO[1] ( 316 )( 316 ))
          (IOPATH DI[0] CO[2] ( 361 )( 361 ))
          (IOPATH DI[0] CO[3] ( 317 )( 317 ))
          (IOPATH DI[0] O[1] ( 209 )( 209 ))
          (IOPATH DI[0] O[2] ( 338 )( 338 ))
          (IOPATH DI[0] O[3] ( 402 )( 402 ))
          (IOPATH DI[1] CO[1] ( 228 )( 228 ))
          (IOPATH DI[1] CO[2] ( 321 )( 321 ))
          (IOPATH DI[1] CO[3] ( 193 )( 193 ))
          (IOPATH DI[1] O[2] ( 281 )( 281 ))
          (IOPATH DI[1] O[3] ( 304 )( 304 ))
          (IOPATH DI[2] CO[2] ( 179 )( 179 ))
          (IOPATH DI[2] CO[3] ( 127 )( 127 ))
          (IOPATH DI[2] O[3] ( 221 )( 221 ))
          (IOPATH DI[3] CO[3] ( 23 )( 23 ))
          (IOPATH S[0] CO[0] ( 180 )( 180 ))
          (IOPATH S[0] CO[1] ( 343 )( 343 ))
          (IOPATH S[0] CO[2] ( 412 )( 412 ))
          (IOPATH S[0] CO[3] ( 339 )( 339 ))
          (IOPATH S[0] O[0] ( 169 )( 169 ))
          (IOPATH S[0] O[1] ( 186 )( 186 ))
          (IOPATH S[0] O[2] ( 336 )( 336 ))
          (IOPATH S[0] O[3] ( 434 )( 434 ))
          (IOPATH S[1] CO[1] ( 330 )( 330 ))
          (IOPATH S[1] CO[2] ( 418 )( 418 ))
          (IOPATH S[1] CO[3] ( 336 )( 336 ))
          (IOPATH S[1] O[1] ( 120 )( 120 ))
          (IOPATH S[1] O[2] ( 358 )( 358 ))
          (IOPATH S[1] O[3] ( 473 )( 473 ))
          (IOPATH S[2] CO[2] ( 119 )( 119 ))
          (IOPATH S[2] CO[3] ( 114 )( 114 ))
          (IOPATH S[2] O[2] ( 200 )( 200 ))
          (IOPATH S[2] O[3] ( 293 )( 293 ))
          (IOPATH S[3] CO[3] ( 90 )( 90 ))
          (IOPATH S[3] O[3] ( 145 )( 145 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_2_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_1_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_0_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_13_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 32 )( 32 ))
          (PORT DI[1] ( 47 )( 47 ))
          (PORT DI[2] ( 51 )( 51 ))
          (PORT DI[3] ( 113 )( 113 ))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] ( 212 )( 212 ))
          (IOPATH CI CO[1] ( 298 )( 298 ))
          (IOPATH CI CO[2] ( 286 )( 286 ))
          (IOPATH CI CO[3] ( 127 )( 127 ))
          (IOPATH CI O[0] ( 172 )( 172 ))
          (IOPATH CI O[1] ( 335 )( 335 ))
          (IOPATH CI O[2] ( 259 )( 259 ))
          (IOPATH CI O[3] ( 315 )( 315 ))
          (IOPATH DI[0] CO[0] ( 188 )( 188 ))
          (IOPATH DI[0] CO[1] ( 316 )( 316 ))
          (IOPATH DI[0] CO[2] ( 361 )( 361 ))
          (IOPATH DI[0] CO[3] ( 317 )( 317 ))
          (IOPATH DI[0] O[1] ( 209 )( 209 ))
          (IOPATH DI[0] O[2] ( 338 )( 338 ))
          (IOPATH DI[0] O[3] ( 402 )( 402 ))
          (IOPATH DI[1] CO[1] ( 228 )( 228 ))
          (IOPATH DI[1] CO[2] ( 321 )( 321 ))
          (IOPATH DI[1] CO[3] ( 193 )( 193 ))
          (IOPATH DI[1] O[2] ( 281 )( 281 ))
          (IOPATH DI[1] O[3] ( 304 )( 304 ))
          (IOPATH DI[2] CO[2] ( 179 )( 179 ))
          (IOPATH DI[2] CO[3] ( 127 )( 127 ))
          (IOPATH DI[2] O[3] ( 221 )( 221 ))
          (IOPATH DI[3] CO[3] ( 23 )( 23 ))
          (IOPATH S[0] CO[0] ( 180 )( 180 ))
          (IOPATH S[0] CO[1] ( 343 )( 343 ))
          (IOPATH S[0] CO[2] ( 412 )( 412 ))
          (IOPATH S[0] CO[3] ( 339 )( 339 ))
          (IOPATH S[0] O[0] ( 169 )( 169 ))
          (IOPATH S[0] O[1] ( 186 )( 186 ))
          (IOPATH S[0] O[2] ( 336 )( 336 ))
          (IOPATH S[0] O[3] ( 434 )( 434 ))
          (IOPATH S[1] CO[1] ( 330 )( 330 ))
          (IOPATH S[1] CO[2] ( 418 )( 418 ))
          (IOPATH S[1] CO[3] ( 336 )( 336 ))
          (IOPATH S[1] O[1] ( 120 )( 120 ))
          (IOPATH S[1] O[2] ( 358 )( 358 ))
          (IOPATH S[1] O[3] ( 473 )( 473 ))
          (IOPATH S[2] CO[2] ( 119 )( 119 ))
          (IOPATH S[2] CO[3] ( 114 )( 114 ))
          (IOPATH S[2] O[2] ( 200 )( 200 ))
          (IOPATH S[2] O[3] ( 293 )( 293 ))
          (IOPATH S[3] CO[3] ( 90 )( 90 ))
          (IOPATH S[3] O[3] ( 145 )( 145 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_6_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_14_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_5_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_15_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_4_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_cy_10_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 32 )( 32 ))
          (PORT DI[1] ( 47 )( 47 ))
          (PORT DI[2] ( 51 )( 51 ))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] ( 212 )( 212 ))
          (IOPATH CI CO[1] ( 298 )( 298 ))
          (IOPATH CI CO[2] ( 286 )( 286 ))
          (IOPATH CI CO[3] ( 127 )( 127 ))
          (IOPATH CI O[0] ( 172 )( 172 ))
          (IOPATH CI O[1] ( 335 )( 335 ))
          (IOPATH CI O[2] ( 259 )( 259 ))
          (IOPATH CI O[3] ( 315 )( 315 ))
          (IOPATH DI[0] CO[0] ( 188 )( 188 ))
          (IOPATH DI[0] CO[1] ( 316 )( 316 ))
          (IOPATH DI[0] CO[2] ( 361 )( 361 ))
          (IOPATH DI[0] CO[3] ( 317 )( 317 ))
          (IOPATH DI[0] O[1] ( 209 )( 209 ))
          (IOPATH DI[0] O[2] ( 338 )( 338 ))
          (IOPATH DI[0] O[3] ( 402 )( 402 ))
          (IOPATH DI[1] CO[1] ( 228 )( 228 ))
          (IOPATH DI[1] CO[2] ( 321 )( 321 ))
          (IOPATH DI[1] CO[3] ( 193 )( 193 ))
          (IOPATH DI[1] O[2] ( 281 )( 281 ))
          (IOPATH DI[1] O[3] ( 304 )( 304 ))
          (IOPATH DI[2] CO[2] ( 179 )( 179 ))
          (IOPATH DI[2] CO[3] ( 127 )( 127 ))
          (IOPATH DI[2] O[3] ( 221 )( 221 ))
          (IOPATH S[0] CO[0] ( 180 )( 180 ))
          (IOPATH S[0] CO[1] ( 343 )( 343 ))
          (IOPATH S[0] CO[2] ( 412 )( 412 ))
          (IOPATH S[0] CO[3] ( 339 )( 339 ))
          (IOPATH S[0] O[0] ( 169 )( 169 ))
          (IOPATH S[0] O[1] ( 186 )( 186 ))
          (IOPATH S[0] O[2] ( 336 )( 336 ))
          (IOPATH S[0] O[3] ( 434 )( 434 ))
          (IOPATH S[1] CO[1] ( 330 )( 330 ))
          (IOPATH S[1] CO[2] ( 418 )( 418 ))
          (IOPATH S[1] CO[3] ( 336 )( 336 ))
          (IOPATH S[1] O[1] ( 120 )( 120 ))
          (IOPATH S[1] O[2] ( 358 )( 358 ))
          (IOPATH S[1] O[3] ( 473 )( 473 ))
          (IOPATH S[2] CO[2] ( 119 )( 119 ))
          (IOPATH S[2] CO[3] ( 114 )( 114 ))
          (IOPATH S[2] O[2] ( 200 )( 200 ))
          (IOPATH S[2] O[3] ( 293 )( 293 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_10_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_10_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_9_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_11_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mcompar_predicted_address_31_INV_124_o_lut_8_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_12_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 62 )( 62 ))
          (PORT DI[1] ( 29 )( 29 ))
          (PORT DI[2] ( 38 )( 38 ))
          (PORT DI[3] ( 123 )( 123 ))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] ( 335 )( 335 ))
          (IOPATH CYINIT CO[1] ( 431 )( 431 ))
          (IOPATH CYINIT CO[2] ( 455 )( 455 ))
          (IOPATH CYINIT CO[3] ( 399 )( 399 ))
          (IOPATH CYINIT O[0] ( 263 )( 263 ))
          (IOPATH CYINIT O[1] ( 383 )( 383 ))
          (IOPATH CYINIT O[2] ( 424 )( 424 ))
          (IOPATH CYINIT O[3] ( 497 )( 497 ))
          (IOPATH DI[0] CO[0] ( 150 )( 150 ))
          (IOPATH DI[0] CO[1] ( 303 )( 303 ))
          (IOPATH DI[0] CO[2] ( 395 )( 395 ))
          (IOPATH DI[0] CO[3] ( 332 )( 332 ))
          (IOPATH DI[0] O[1] ( 205 )( 205 ))
          (IOPATH DI[0] O[2] ( 347 )( 347 ))
          (IOPATH DI[0] O[3] ( 393 )( 393 ))
          (IOPATH DI[1] CO[1] ( 238 )( 238 ))
          (IOPATH DI[1] CO[2] ( 311 )( 311 ))
          (IOPATH DI[1] CO[3] ( 258 )( 258 ))
          (IOPATH DI[1] O[2] ( 274 )( 274 ))
          (IOPATH DI[1] O[3] ( 324 )( 324 ))
          (IOPATH DI[2] CO[2] ( 195 )( 195 ))
          (IOPATH DI[2] CO[3] ( 168 )( 168 ))
          (IOPATH DI[2] O[3] ( 223 )( 223 ))
          (IOPATH DI[3] CO[3] ( 15 )( 15 ))
          (IOPATH S[0] CO[0] ( 182 )( 182 ))
          (IOPATH S[0] CO[1] ( 338 )( 338 ))
          (IOPATH S[0] CO[2] ( 414 )( 414 ))
          (IOPATH S[0] CO[3] ( 349 )( 349 ))
          (IOPATH S[0] O[0] ( 164 )( 164 ))
          (IOPATH S[0] O[1] ( 217 )( 217 ))
          (IOPATH S[0] O[2] ( 368 )( 368 ))
          (IOPATH S[0] O[3] ( 444 )( 444 ))
          (IOPATH S[1] CO[1] ( 323 )( 323 ))
          (IOPATH S[1] CO[2] ( 416 )( 416 ))
          (IOPATH S[1] CO[3] ( 327 )( 327 ))
          (IOPATH S[1] O[1] ( 115 )( 115 ))
          (IOPATH S[1] O[2] ( 348 )( 348 ))
          (IOPATH S[1] O[3] ( 454 )( 454 ))
          (IOPATH S[2] CO[2] ( 145 )( 145 ))
          (IOPATH S[2] CO[3] ( 138 )( 138 ))
          (IOPATH S[2] O[2] ( 203 )( 203 ))
          (IOPATH S[2] O[3] ( 268 )( 268 ))
          (IOPATH S[3] CO[3] ( 84 )( 84 ))
          (IOPATH S[3] O[3] ( 147 )( 147 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_2_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_1_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_0_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 62 )( 62 ))
          (PORT DI[1] ( 29 )( 29 ))
          (PORT DI[2] ( 38 )( 38 ))
          (PORT DI[3] ( 123 )( 123 ))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] ( 240 )( 240 ))
          (IOPATH CI CO[1] ( 239 )( 239 ))
          (IOPATH CI CO[2] ( 313 )( 313 ))
          (IOPATH CI CO[3] ( 123 )( 123 ))
          (IOPATH CI O[0] ( 156 )( 156 ))
          (IOPATH CI O[1] ( 280 )( 280 ))
          (IOPATH CI O[2] ( 305 )( 305 ))
          (IOPATH CI O[3] ( 294 )( 294 ))
          (IOPATH DI[0] CO[0] ( 150 )( 150 ))
          (IOPATH DI[0] CO[1] ( 303 )( 303 ))
          (IOPATH DI[0] CO[2] ( 395 )( 395 ))
          (IOPATH DI[0] CO[3] ( 332 )( 332 ))
          (IOPATH DI[0] O[1] ( 205 )( 205 ))
          (IOPATH DI[0] O[2] ( 347 )( 347 ))
          (IOPATH DI[0] O[3] ( 393 )( 393 ))
          (IOPATH DI[1] CO[1] ( 238 )( 238 ))
          (IOPATH DI[1] CO[2] ( 311 )( 311 ))
          (IOPATH DI[1] CO[3] ( 258 )( 258 ))
          (IOPATH DI[1] O[2] ( 274 )( 274 ))
          (IOPATH DI[1] O[3] ( 324 )( 324 ))
          (IOPATH DI[2] CO[2] ( 195 )( 195 ))
          (IOPATH DI[2] CO[3] ( 168 )( 168 ))
          (IOPATH DI[2] O[3] ( 223 )( 223 ))
          (IOPATH DI[3] CO[3] ( 15 )( 15 ))
          (IOPATH S[0] CO[0] ( 182 )( 182 ))
          (IOPATH S[0] CO[1] ( 338 )( 338 ))
          (IOPATH S[0] CO[2] ( 414 )( 414 ))
          (IOPATH S[0] CO[3] ( 349 )( 349 ))
          (IOPATH S[0] O[0] ( 164 )( 164 ))
          (IOPATH S[0] O[1] ( 217 )( 217 ))
          (IOPATH S[0] O[2] ( 368 )( 368 ))
          (IOPATH S[0] O[3] ( 444 )( 444 ))
          (IOPATH S[1] CO[1] ( 323 )( 323 ))
          (IOPATH S[1] CO[2] ( 416 )( 416 ))
          (IOPATH S[1] CO[3] ( 327 )( 327 ))
          (IOPATH S[1] O[1] ( 115 )( 115 ))
          (IOPATH S[1] O[2] ( 348 )( 348 ))
          (IOPATH S[1] O[3] ( 454 )( 454 ))
          (IOPATH S[2] CO[2] ( 145 )( 145 ))
          (IOPATH S[2] CO[3] ( 138 )( 138 ))
          (IOPATH S[2] O[2] ( 203 )( 203 ))
          (IOPATH S[2] O[3] ( 268 )( 268 ))
          (IOPATH S[3] CO[3] ( 84 )( 84 ))
          (IOPATH S[3] O[3] ( 147 )( 147 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_6_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_5_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_4_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_MIPS_SC_PROCESSOR_ForwardAout_31_ForwardBout_31_equal_2_o_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_cy_10_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 62 )( 62 ))
          (PORT DI[1] ( 29 )( 29 ))
          (PORT DI[2] ( 38 )( 38 ))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (IOPATH CI CO[0] ( 240 )( 240 ))
          (IOPATH CI CO[1] ( 239 )( 239 ))
          (IOPATH CI CO[2] ( 313 )( 313 ))
          (IOPATH CI CO[3] ( 123 )( 123 ))
          (IOPATH CI O[0] ( 156 )( 156 ))
          (IOPATH CI O[1] ( 280 )( 280 ))
          (IOPATH CI O[2] ( 305 )( 305 ))
          (IOPATH CI O[3] ( 294 )( 294 ))
          (IOPATH DI[0] CO[0] ( 150 )( 150 ))
          (IOPATH DI[0] CO[1] ( 303 )( 303 ))
          (IOPATH DI[0] CO[2] ( 395 )( 395 ))
          (IOPATH DI[0] CO[3] ( 332 )( 332 ))
          (IOPATH DI[0] O[1] ( 205 )( 205 ))
          (IOPATH DI[0] O[2] ( 347 )( 347 ))
          (IOPATH DI[0] O[3] ( 393 )( 393 ))
          (IOPATH DI[1] CO[1] ( 238 )( 238 ))
          (IOPATH DI[1] CO[2] ( 311 )( 311 ))
          (IOPATH DI[1] CO[3] ( 258 )( 258 ))
          (IOPATH DI[1] O[2] ( 274 )( 274 ))
          (IOPATH DI[1] O[3] ( 324 )( 324 ))
          (IOPATH DI[2] CO[2] ( 195 )( 195 ))
          (IOPATH DI[2] CO[3] ( 168 )( 168 ))
          (IOPATH DI[2] O[3] ( 223 )( 223 ))
          (IOPATH S[0] CO[0] ( 182 )( 182 ))
          (IOPATH S[0] CO[1] ( 338 )( 338 ))
          (IOPATH S[0] CO[2] ( 414 )( 414 ))
          (IOPATH S[0] CO[3] ( 349 )( 349 ))
          (IOPATH S[0] O[0] ( 164 )( 164 ))
          (IOPATH S[0] O[1] ( 217 )( 217 ))
          (IOPATH S[0] O[2] ( 368 )( 368 ))
          (IOPATH S[0] O[3] ( 444 )( 444 ))
          (IOPATH S[1] CO[1] ( 323 )( 323 ))
          (IOPATH S[1] CO[2] ( 416 )( 416 ))
          (IOPATH S[1] CO[3] ( 327 )( 327 ))
          (IOPATH S[1] O[1] ( 115 )( 115 ))
          (IOPATH S[1] O[2] ( 348 )( 348 ))
          (IOPATH S[1] O[3] ( 454 )( 454 ))
          (IOPATH S[2] CO[2] ( 145 )( 145 ))
          (IOPATH S[2] CO[3] ( 138 )( 138 ))
          (IOPATH S[2] O[2] ( 203 )( 203 ))
          (IOPATH S[2] O[3] ( 268 )( 268 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH S[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
          (IOPATH S[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_10_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE status_0_OBUF_1_183_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_9_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mcompar_ForwardAout_31_ForwardBout_31_equal_2_o_lut_8_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_3_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE status_0_OBUF_1_188_D5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE MIPS_SC_PROCESSOR_Madd_imem_address2_cy_3_Q)
      (DELAY
        (ABSOLUTE
          (PORT DI[0] ( 32 )( 32 ))
          (PORT DI[1] ( 47 )( 47 ))
          (PORT DI[2] ( 51 )( 51 ))
          (PORT DI[3] ( 113 )( 113 ))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CYINIT CO[0] ( 346 )( 346 ))
          (IOPATH CYINIT CO[1] ( 440 )( 440 ))
          (IOPATH CYINIT CO[2] ( 481 )( 481 ))
          (IOPATH CYINIT CO[3] ( 399 )( 399 ))
          (IOPATH CYINIT O[0] ( 269 )( 269 ))
          (IOPATH CYINIT O[1] ( 393 )( 393 ))
          (IOPATH CYINIT O[2] ( 411 )( 411 ))
          (IOPATH CYINIT O[3] ( 505 )( 505 ))
          (IOPATH DI[0] CO[0] ( 188 )( 188 ))
          (IOPATH DI[0] CO[1] ( 316 )( 316 ))
          (IOPATH DI[0] CO[2] ( 361 )( 361 ))
          (IOPATH DI[0] CO[3] ( 317 )( 317 ))
          (IOPATH DI[0] O[1] ( 209 )( 209 ))
          (IOPATH DI[0] O[2] ( 338 )( 338 ))
          (IOPATH DI[0] O[3] ( 402 )( 402 ))
          (IOPATH DI[1] CO[1] ( 228 )( 228 ))
          (IOPATH DI[1] CO[2] ( 321 )( 321 ))
          (IOPATH DI[1] CO[3] ( 193 )( 193 ))
          (IOPATH DI[1] O[2] ( 281 )( 281 ))
          (IOPATH DI[1] O[3] ( 304 )( 304 ))
          (IOPATH DI[2] CO[2] ( 179 )( 179 ))
          (IOPATH DI[2] CO[3] ( 127 )( 127 ))
          (IOPATH DI[2] O[3] ( 221 )( 221 ))
          (IOPATH DI[3] CO[3] ( 23 )( 23 ))
          (IOPATH S[0] CO[0] ( 180 )( 180 ))
          (IOPATH S[0] CO[1] ( 343 )( 343 ))
          (IOPATH S[0] CO[2] ( 412 )( 412 ))
          (IOPATH S[0] CO[3] ( 339 )( 339 ))
          (IOPATH S[0] O[0] ( 169 )( 169 ))
          (IOPATH S[0] O[1] ( 186 )( 186 ))
          (IOPATH S[0] O[2] ( 336 )( 336 ))
          (IOPATH S[0] O[3] ( 434 )( 434 ))
          (IOPATH S[1] CO[1] ( 330 )( 330 ))
          (IOPATH S[1] CO[2] ( 418 )( 418 ))
          (IOPATH S[1] CO[3] ( 336 )( 336 ))
          (IOPATH S[1] O[1] ( 120 )( 120 ))
          (IOPATH S[1] O[2] ( 358 )( 358 ))
          (IOPATH S[1] O[3] ( 473 )( 473 ))
          (IOPATH S[2] CO[2] ( 119 )( 119 ))
          (IOPATH S[2] CO[3] ( 114 )( 114 ))
          (IOPATH S[2] O[2] ( 200 )( 200 ))
          (IOPATH S[2] O[3] ( 293 )( 293 ))
          (IOPATH S[3] CO[3] ( 90 )( 90 ))
          (IOPATH S[3] O[3] ( 145 )( 145 ))
          (IOPATH CI CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CI CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CI CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CI CO[3] ( 0 )( 0 ))
          (IOPATH CI O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CI O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CI O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CI O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_2_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE status_0_OBUF_1_187_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE status_0_OBUF_1_186_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Madd_imem_address2_lut_0_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE N0_9_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE instr_addr2_7_instr_addr2_7_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE instr_addr2_7_instr_addr2_7_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE instr_addr2_7_instr_addr2_7_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE instr_addr2_7_instr_addr2_7_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_7_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_CARRY4")
    (INSTANCE MIPS_SC_PROCESSOR_Madd_imem_address2_xor_7_Q)
      (DELAY
        (ABSOLUTE
          (PORT CI ( 0 )( 0 ))
          (PORT DI[0] ( 32 )( 32 ))
          (PORT DI[1] ( 47 )( 47 ))
          (PORT DI[2] ( 51 )( 51 ))
          (PORT S[0] ( 0 )( 0 ))
          (PORT S[1] ( 0 )( 0 ))
          (PORT S[2] ( 0 )( 0 ))
          (PORT S[3] ( 0 )( 0 ))
          (IOPATH CI CO[0] ( 212 )( 212 ))
          (IOPATH CI CO[1] ( 298 )( 298 ))
          (IOPATH CI CO[2] ( 286 )( 286 ))
          (IOPATH CI CO[3] ( 127 )( 127 ))
          (IOPATH CI O[0] ( 172 )( 172 ))
          (IOPATH CI O[1] ( 335 )( 335 ))
          (IOPATH CI O[2] ( 259 )( 259 ))
          (IOPATH CI O[3] ( 315 )( 315 ))
          (IOPATH DI[0] CO[0] ( 188 )( 188 ))
          (IOPATH DI[0] CO[1] ( 316 )( 316 ))
          (IOPATH DI[0] CO[2] ( 361 )( 361 ))
          (IOPATH DI[0] CO[3] ( 317 )( 317 ))
          (IOPATH DI[0] O[1] ( 209 )( 209 ))
          (IOPATH DI[0] O[2] ( 338 )( 338 ))
          (IOPATH DI[0] O[3] ( 402 )( 402 ))
          (IOPATH DI[1] CO[1] ( 228 )( 228 ))
          (IOPATH DI[1] CO[2] ( 321 )( 321 ))
          (IOPATH DI[1] CO[3] ( 193 )( 193 ))
          (IOPATH DI[1] O[2] ( 281 )( 281 ))
          (IOPATH DI[1] O[3] ( 304 )( 304 ))
          (IOPATH DI[2] CO[2] ( 179 )( 179 ))
          (IOPATH DI[2] CO[3] ( 127 )( 127 ))
          (IOPATH DI[2] O[3] ( 221 )( 221 ))
          (IOPATH S[0] CO[0] ( 180 )( 180 ))
          (IOPATH S[0] CO[1] ( 343 )( 343 ))
          (IOPATH S[0] CO[2] ( 412 )( 412 ))
          (IOPATH S[0] CO[3] ( 339 )( 339 ))
          (IOPATH S[0] O[0] ( 169 )( 169 ))
          (IOPATH S[0] O[1] ( 186 )( 186 ))
          (IOPATH S[0] O[2] ( 336 )( 336 ))
          (IOPATH S[0] O[3] ( 434 )( 434 ))
          (IOPATH S[1] CO[1] ( 330 )( 330 ))
          (IOPATH S[1] CO[2] ( 418 )( 418 ))
          (IOPATH S[1] CO[3] ( 336 )( 336 ))
          (IOPATH S[1] O[1] ( 120 )( 120 ))
          (IOPATH S[1] O[2] ( 358 )( 358 ))
          (IOPATH S[1] O[3] ( 473 )( 473 ))
          (IOPATH S[2] CO[2] ( 119 )( 119 ))
          (IOPATH S[2] CO[3] ( 114 )( 114 ))
          (IOPATH S[2] O[2] ( 200 )( 200 ))
          (IOPATH S[2] O[3] ( 293 )( 293 ))
          (IOPATH S[3] CO[3] ( 90 )( 90 ))
          (IOPATH S[3] O[3] ( 145 )( 145 ))
          (IOPATH CYINIT CO[0] ( 0 )( 0 ))
          (IOPATH DI[1] CO[0] ( 0 )( 0 ))
          (IOPATH DI[2] CO[0] ( 0 )( 0 ))
          (IOPATH DI[3] CO[0] ( 0 )( 0 ))
          (IOPATH S[1] CO[0] ( 0 )( 0 ))
          (IOPATH S[2] CO[0] ( 0 )( 0 ))
          (IOPATH S[3] CO[0] ( 0 )( 0 ))
          (IOPATH CYINIT CO[1] ( 0 )( 0 ))
          (IOPATH DI[2] CO[1] ( 0 )( 0 ))
          (IOPATH DI[3] CO[1] ( 0 )( 0 ))
          (IOPATH S[2] CO[1] ( 0 )( 0 ))
          (IOPATH S[3] CO[1] ( 0 )( 0 ))
          (IOPATH CYINIT CO[2] ( 0 )( 0 ))
          (IOPATH DI[3] CO[2] ( 0 )( 0 ))
          (IOPATH S[3] CO[2] ( 0 )( 0 ))
          (IOPATH CYINIT CO[3] ( 0 )( 0 ))
          (IOPATH DI[3] CO[3] ( 0 )( 0 ))
          (IOPATH CYINIT O[0] ( 0 )( 0 ))
          (IOPATH DI[0] O[0] ( 0 )( 0 ))
          (IOPATH DI[1] O[0] ( 0 )( 0 ))
          (IOPATH DI[2] O[0] ( 0 )( 0 ))
          (IOPATH DI[3] O[0] ( 0 )( 0 ))
          (IOPATH S[1] O[0] ( 0 )( 0 ))
          (IOPATH S[2] O[0] ( 0 )( 0 ))
          (IOPATH S[3] O[0] ( 0 )( 0 ))
          (IOPATH CYINIT O[1] ( 0 )( 0 ))
          (IOPATH DI[1] O[1] ( 0 )( 0 ))
          (IOPATH DI[2] O[1] ( 0 )( 0 ))
          (IOPATH DI[3] O[1] ( 0 )( 0 ))
          (IOPATH S[2] O[1] ( 0 )( 0 ))
          (IOPATH S[3] O[1] ( 0 )( 0 ))
          (IOPATH CYINIT O[2] ( 0 )( 0 ))
          (IOPATH DI[2] O[2] ( 0 )( 0 ))
          (IOPATH DI[3] O[2] ( 0 )( 0 ))
          (IOPATH S[3] O[2] ( 0 )( 0 ))
          (IOPATH CYINIT O[3] ( 0 )( 0 ))
          (IOPATH DI[3] O[3] ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_6_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE status_0_OBUF_1_191_C5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_5_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE status_0_OBUF_1_190_B5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_4_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE status_0_OBUF_1_189_A5LUT)
      (DELAY
        (ABSOLUTE
          (IOPATH ADR0 O ( 0 )( 0 ))
          (IOPATH ADR1 O ( 0 )( 0 ))
          (IOPATH ADR2 O ( 0 )( 0 ))
          (IOPATH ADR3 O ( 0 )( 0 ))
          (IOPATH ADR4 O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_8_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_9_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_10_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_11_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_20_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_12_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_21_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_13_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_30_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_22_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_14_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_31_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_23_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_15_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_24_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_16_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_25_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_17_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_0_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_26_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_18_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_1_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_27_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_19_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_2_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_2)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_28_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_3_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_3)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE bus_data_out_29_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_4_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_4)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_5_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_5)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_6_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_6)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_7_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_7)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_8_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_8)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_9_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_9)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_address_in_30_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_10)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_address_in_31_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_11)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_address_in_24_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_12)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_address_in_25_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_13)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_address_in_26_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_14)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_address_in_27_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_15)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_address_in_28_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_16)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_address_in_29_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_17)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_10_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_18)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_11_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_19)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_20_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_20)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_12_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_21)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_21_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_22)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_13_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_23)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_30_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_24)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_22_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_25)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_14_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_26)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_31_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_27)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_23_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_28)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_15_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_29)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_24_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_30)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_16_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_31)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_25_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_32)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_17_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_33)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_26_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_34)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_18_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_35)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_27_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_36)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_19_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_37)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_28_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_38)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_29_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_39)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_10_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_40)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_11_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_41)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_20_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_42)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_12_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_43)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_21_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_44)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_13_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_45)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_30_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_46)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_22_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_47)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_14_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_48)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_31_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_49)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_23_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_50)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_15_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_51)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_24_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_52)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_16_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_53)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_25_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_54)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_17_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_55)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_26_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_56)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_18_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_57)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_27_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_58)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_19_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_59)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_28_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_60)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE command_29_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_61)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE reset_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_62)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_0_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_63)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_1_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_64)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_2_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_65)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_3_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_66)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_4_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_67)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_5_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_68)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_6_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_69)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_7_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_70)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_8_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_71)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE bus_data_in_9_IBUF)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_72)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE clk_BUFGP_IBUFG)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 818 )( 818 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE ProtoComp41_IMUX_73)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 177 )( 177 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_10_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_11_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_20_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_12_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_21_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_13_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_30_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_22_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_14_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_31_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_23_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_15_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_24_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_16_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_25_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_17_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_26_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_18_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_27_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_19_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_28_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_29_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_0_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_1_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_2_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_3_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_4_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_5_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_6_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_7_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_8_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_OBUF")
    (INSTANCE status_9_OBUF)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 2342 )( 2342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTPINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEPINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEBINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEMINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTBINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTMINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTOPMODEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEOPMODEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTDINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CEDINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCARRYININV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_RSTCINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1_CECARRYININV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_DSP48A1")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result1)
      (DELAY
        (ABSOLUTE
          (IOPATH BCIN[17:0] PCOUT[47:0] ( 6567 )( 6567 ))
          (IOPATH C[47:0] PCOUT[47:0] ( 3225 )( 3225 ))
          (IOPATH CLK PCOUT[47:0] ( 6730 )( 6730 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge A[17:0]) (posedge CLK) (222)(83))
        (SETUPHOLD(negedge A[17:0]) (posedge CLK) (222)(83))
        (SETUPHOLD(posedge CEA) (posedge CLK) (35)(85))
        (SETUPHOLD(negedge CEA) (posedge CLK) (35)(85))
        (SETUPHOLD(posedge RSTA) (posedge CLK) (230)(41))
        (SETUPHOLD(negedge RSTA) (posedge CLK) (230)(41))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTPINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEPINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEBINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEMINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTMINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTOPMODEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEOPMODEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTDINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CEDINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCARRYININV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_RSTCINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2_CECARRYININV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_DSP48A1")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result2)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK BCOUT[17:0] ( 1670 )( 1670 ))
          (IOPATH CLK P[47:0] ( 7082 )( 7082 ))
          (IOPATH D[17:0] BCOUT[17:0] ( 2789 )( 2789 ))
          (IOPATH OPMODE[7:0] BCOUT[17:0] ( 2815 )( 2815 ))
          (IOPATH PCIN[47:0] P[47:0] ( 2772 )( 2772 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge A[17:0]) (posedge CLK) (222)(83))
        (SETUPHOLD(negedge A[17:0]) (posedge CLK) (222)(83))
        (SETUPHOLD(posedge B[17:0]) (posedge CLK) (237)(123))
        (SETUPHOLD(negedge B[17:0]) (posedge CLK) (237)(123))
        (SETUPHOLD(posedge CEA) (posedge CLK) (35)(85))
        (SETUPHOLD(negedge CEA) (posedge CLK) (35)(85))
        (SETUPHOLD(posedge CEB) (posedge CLK) (35)(85))
        (SETUPHOLD(negedge CEB) (posedge CLK) (35)(85))
        (SETUPHOLD(posedge RSTA) (posedge CLK) (230)(41))
        (SETUPHOLD(negedge RSTA) (posedge CLK) (230)(41))
        (SETUPHOLD(posedge RSTB) (posedge CLK) (205)(44))
        (SETUPHOLD(negedge RSTB) (posedge CLK) (205)(44))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEPINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEBINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEMINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTBINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTMINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTOPMODEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEOPMODEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTDINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CEDINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCARRYININV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_RSTCINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3_CECARRYININV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_DSP48A1")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result3)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK P[47:0] ( 1334 )( 1334 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge A[17:0]) (posedge CLK) (222)(83))
        (SETUPHOLD(negedge A[17:0]) (posedge CLK) (222)(83))
        (SETUPHOLD(posedge BCIN[17:0]) (posedge CLK) (6073)(-909))
        (SETUPHOLD(negedge BCIN[17:0]) (posedge CLK) (6073)(-909))
        (SETUPHOLD(posedge C[47:0]) (posedge CLK) (2298)(-234))
        (SETUPHOLD(negedge C[47:0]) (posedge CLK) (2298)(-234))
        (SETUPHOLD(posedge CEA) (posedge CLK) (35)(85))
        (SETUPHOLD(negedge CEA) (posedge CLK) (35)(85))
        (SETUPHOLD(posedge CEP) (posedge CLK) (35)(81))
        (SETUPHOLD(negedge CEP) (posedge CLK) (35)(81))
        (SETUPHOLD(posedge RSTA) (posedge CLK) (230)(41))
        (SETUPHOLD(negedge RSTA) (posedge CLK) (230)(41))
        (SETUPHOLD(posedge RSTP) (posedge CLK) (179)(71))
        (SETUPHOLD(negedge RSTP) (posedge CLK) (179)(71))
        (PERIOD (posedge CLK) (5803))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTPINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEAINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEPINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEBINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEMINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTMINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTOPMODEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEOPMODEINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTDINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CEDINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCARRYININV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_RSTCINV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result_CECARRYININV)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_DSP48A1")
    (INSTANCE MIPS_SC_PROCESSOR_PATH2_ALU_Mmult_result)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK BCOUT[17:0] ( 1670 )( 1670 ))
          (IOPATH CLK P[47:0] ( 5534 )( 5534 ))
          (IOPATH D[17:0] BCOUT[17:0] ( 2789 )( 2789 ))
          (IOPATH OPMODE[7:0] BCOUT[17:0] ( 2815 )( 2815 ))
        )
      )
      (TIMINGCHECK
        (SETUPHOLD(posedge A[17:0]) (posedge CLK) (222)(83))
        (SETUPHOLD(negedge A[17:0]) (posedge CLK) (222)(83))
        (SETUPHOLD(posedge B[17:0]) (posedge CLK) (237)(123))
        (SETUPHOLD(negedge B[17:0]) (posedge CLK) (237)(123))
        (SETUPHOLD(posedge CEA) (posedge CLK) (35)(85))
        (SETUPHOLD(negedge CEA) (posedge CLK) (35)(85))
        (SETUPHOLD(posedge CEB) (posedge CLK) (35)(85))
        (SETUPHOLD(negedge CEB) (posedge CLK) (35)(85))
        (SETUPHOLD(posedge RSTA) (posedge CLK) (230)(41))
        (SETUPHOLD(negedge RSTA) (posedge CLK) (230)(41))
        (SETUPHOLD(posedge RSTB) (posedge CLK) (205)(44))
        (SETUPHOLD(negedge RSTB) (posedge CLK) (205)(44))
      )
  )
  (CELL (CELLTYPE "X_CKBUF")
    (INSTANCE clk_BUFGP_BUFG)
      (DELAY
        (ABSOLUTE
          (PORT I ( 0 )( 0 ))
          (IOPATH I O ( 209 )( 209 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOWWE1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOWWE1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_stateread_1_MIPS_SC_PROCESSOR_stateread_1_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_F7_DP)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 109 )( 109 ))
          (IOPATH IB O ( 114 )( 114 ))
          (IOPATH SEL O ( 93 )( 93 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_LOW)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE1 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH RADR5 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1379 )( 1379 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (162)(244))
        (SETUPHOLD(negedge I) (posedge CLK) (162)(244))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(posedge WE1) (posedge CLK) (192)(311))
        (SETUPHOLD(negedge WE1) (posedge CLK) (192)(311))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(posedge WE2) (posedge CLK) (177)(351))
        (SETUPHOLD(negedge WE2) (posedge CLK) (177)(351))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_SP_HIGH)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 101 )( 101 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE1 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH RADR5 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1404 )( 1404 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (441)(297))
        (SETUPHOLD(negedge I) (posedge CLK) (441)(297))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(posedge WE1) (posedge CLK) (370)(131))
        (SETUPHOLD(negedge WE1) (posedge CLK) (370)(131))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(posedge WE2) (posedge CLK) (202)(351))
        (SETUPHOLD(negedge WE2) (posedge CLK) (202)(351))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_LOW)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 136 )( 136 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE1 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH RADR5 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1480 )( 1480 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(337))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(337))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(posedge WE1) (posedge CLK) (146)(311))
        (SETUPHOLD(negedge WE1) (posedge CLK) (146)(311))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(posedge WE2) (posedge CLK) (261)(169))
        (SETUPHOLD(negedge WE2) (posedge CLK) (261)(169))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS2_DP_HIGH)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 626 )( 626 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE1 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH RADR5 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1356 )( 1356 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (408)(365))
        (SETUPHOLD(negedge I) (posedge CLK) (408)(365))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(posedge WE1) (posedge CLK) (323)(131))
        (SETUPHOLD(negedge WE1) (posedge CLK) (323)(131))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(posedge WE2) (posedge CLK) (244)(170))
        (SETUPHOLD(negedge WE2) (posedge CLK) (244)(170))
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOWWE1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_INV")
    (INSTANCE INV_MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOWWE1)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 0 )( 0 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_stateread_0_MIPS_SC_PROCESSOR_stateread_0_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_F7_DP)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 109 )( 109 ))
          (IOPATH IB O ( 114 )( 114 ))
          (IOPATH SEL O ( 93 )( 93 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_LOW)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE1 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH RADR5 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1379 )( 1379 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (162)(244))
        (SETUPHOLD(negedge I) (posedge CLK) (162)(244))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(posedge WE1) (posedge CLK) (192)(311))
        (SETUPHOLD(negedge WE1) (posedge CLK) (192)(311))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(posedge WE2) (posedge CLK) (177)(351))
        (SETUPHOLD(negedge WE2) (posedge CLK) (177)(351))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_SP_HIGH)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 101 )( 101 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE1 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH RADR5 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1404 )( 1404 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (441)(297))
        (SETUPHOLD(negedge I) (posedge CLK) (441)(297))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(posedge WE1) (posedge CLK) (370)(131))
        (SETUPHOLD(negedge WE1) (posedge CLK) (370)(131))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(posedge WE2) (posedge CLK) (202)(351))
        (SETUPHOLD(negedge WE2) (posedge CLK) (202)(351))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_LOW)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 136 )( 136 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE1 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH RADR5 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1480 )( 1480 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (456)(337))
        (SETUPHOLD(negedge I) (posedge CLK) (456)(337))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(posedge WE1) (posedge CLK) (146)(311))
        (SETUPHOLD(negedge WE1) (posedge CLK) (146)(311))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(posedge WE2) (posedge CLK) (261)(169))
        (SETUPHOLD(negedge WE2) (posedge CLK) (261)(169))
      )
  )
  (CELL (CELLTYPE "X_RAMD64_ADV")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_PREDICTION_BUFFER_Mram_REGS1_DP_HIGH)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT RADR5 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 626 )( 626 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WADR5 ( 0 )( 0 ))
          (PORT WE1 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH RADR5 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1356 )( 1356 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (408)(365))
        (SETUPHOLD(negedge I) (posedge CLK) (408)(365))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(negedge WADR5) (posedge CLK) (393)(-25))
        (SETUPHOLD(posedge WE1) (posedge CLK) (323)(131))
        (SETUPHOLD(negedge WE1) (posedge CLK) (323)(131))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(posedge WE2) (posedge CLK) (244)(170))
        (SETUPHOLD(negedge WE2) (posedge CLK) (244)(170))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_22_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_21_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_20_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_7_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_20_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_18_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_17_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_16_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_7_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_5_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_110_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_109_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_6_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_108_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_46_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output48_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_24_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_23_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_22_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_21_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_111_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_51_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output42_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_33_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_30_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_5)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_25_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_50_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_49_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_48_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_32_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_116)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_116_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_12_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output10_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_12_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_15_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_14_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_13_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_16_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_11_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_10_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_9_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_8_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_prediction_address_5_MIPS_SC_PROCESSOR_prediction_address_5_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1379 )( 1379 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (147)(6))
        (SETUPHOLD(negedge I) (posedge CLK) (147)(6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1300 )( 1300 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-63)(244))
        (SETUPHOLD(negedge I) (posedge CLK) (-63)(244))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1404 )( 1404 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (182)(-24))
        (SETUPHOLD(negedge I) (posedge CLK) (182)(-24))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1268 )( 1268 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-3)(297))
        (SETUPHOLD(negedge I) (posedge CLK) (-3)(297))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1480 )( 1480 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (152)(-4))
        (SETUPHOLD(negedge I) (posedge CLK) (152)(-4))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1348 )( 1348 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-40)(337))
        (SETUPHOLD(negedge I) (posedge CLK) (-40)(337))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1356 )( 1356 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (125)(12))
        (SETUPHOLD(negedge I) (posedge CLK) (125)(12))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS1_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1274 )( 1274 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-61)(365))
        (SETUPHOLD(negedge I) (posedge CLK) (-61)(365))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_17_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_19_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data2_20_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data2_17_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_prediction_address_11_MIPS_SC_PROCESSOR_prediction_address_11_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1379 )( 1379 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (147)(6))
        (SETUPHOLD(negedge I) (posedge CLK) (147)(6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMD)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1300 )( 1300 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-63)(244))
        (SETUPHOLD(negedge I) (posedge CLK) (-63)(244))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1404 )( 1404 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (182)(-24))
        (SETUPHOLD(negedge I) (posedge CLK) (182)(-24))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMC)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1268 )( 1268 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-3)(297))
        (SETUPHOLD(negedge I) (posedge CLK) (-3)(297))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1480 )( 1480 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (152)(-4))
        (SETUPHOLD(negedge I) (posedge CLK) (152)(-4))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMB)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1348 )( 1348 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-40)(337))
        (SETUPHOLD(negedge I) (posedge CLK) (-40)(337))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA_D1)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1356 )( 1356 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (125)(12))
        (SETUPHOLD(negedge I) (posedge CLK) (125)(12))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS2_RAMA)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1274 )( 1274 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-61)(365))
        (SETUPHOLD(negedge I) (posedge CLK) (-61)(365))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_prediction_address_12_MIPS_SC_PROCESSOR_prediction_address_12_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_prediction_address_12_MIPS_SC_PROCESSOR_prediction_address_12_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1379 )( 1379 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (147)(6))
        (SETUPHOLD(negedge I) (posedge CLK) (147)(6))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1300 )( 1300 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-63)(244))
        (SETUPHOLD(negedge I) (posedge CLK) (-63)(244))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1404 )( 1404 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (182)(-24))
        (SETUPHOLD(negedge I) (posedge CLK) (182)(-24))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_SP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1268 )( 1268 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-3)(297))
        (SETUPHOLD(negedge I) (posedge CLK) (-3)(297))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS31_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1480 )( 1480 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (152)(-4))
        (SETUPHOLD(negedge I) (posedge CLK) (152)(-4))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS34_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 136 )( 136 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1348 )( 1348 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-40)(337))
        (SETUPHOLD(negedge I) (posedge CLK) (-40)(337))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS32_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 373 )( 373 ))
          (IOPATH RADR1 O ( 373 )( 373 ))
          (IOPATH RADR2 O ( 373 )( 373 ))
          (IOPATH RADR3 O ( 373 )( 373 ))
          (IOPATH RADR4 O ( 373 )( 373 ))
          (IOPATH CLK O ( 1356 )( 1356 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (125)(12))
        (SETUPHOLD(negedge I) (posedge CLK) (125)(12))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_RAMD32")
    (INSTANCE MIPS_SC_PROCESSOR_BRANCH_TARGET_BUFFER_Mram_REGS33_DP)
      (DELAY
        (ABSOLUTE
          (PORT RADR0 ( 0 )( 0 ))
          (PORT RADR1 ( 0 )( 0 ))
          (PORT RADR2 ( 0 )( 0 ))
          (PORT RADR3 ( 0 )( 0 ))
          (PORT RADR4 ( 0 )( 0 ))
          (PORT CLK ( 0 )( 0 ))
          (PORT I ( 0 )( 0 ))
          (PORT WADR0 ( 0 )( 0 ))
          (PORT WADR1 ( 0 )( 0 ))
          (PORT WADR2 ( 0 )( 0 ))
          (PORT WADR3 ( 0 )( 0 ))
          (PORT WADR4 ( 0 )( 0 ))
          (PORT WE ( 119 )( 119 ))
          (IOPATH RADR0 O ( 342 )( 342 ))
          (IOPATH RADR1 O ( 342 )( 342 ))
          (IOPATH RADR2 O ( 342 )( 342 ))
          (IOPATH RADR3 O ( 342 )( 342 ))
          (IOPATH RADR4 O ( 342 )( 342 ))
          (IOPATH CLK O ( 1274 )( 1274 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (1764))
        (SETUPHOLD(posedge I) (posedge CLK) (-61)(365))
        (SETUPHOLD(negedge I) (posedge CLK) (-61)(365))
        (SETUPHOLD(posedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(negedge WADR0) (posedge CLK) (-200)(665))
        (SETUPHOLD(posedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(negedge WADR1) (posedge CLK) (-200)(668))
        (SETUPHOLD(posedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(negedge WADR2) (posedge CLK) (20)(390))
        (SETUPHOLD(posedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(negedge WADR3) (posedge CLK) (134)(289))
        (SETUPHOLD(posedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(negedge WADR4) (posedge CLK) (158)(259))
        (SETUPHOLD(posedge WE) (posedge CLK) (471)(20))
        (SETUPHOLD(negedge WE) (posedge CLK) (471)(20))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_8_MIPS_SC_PROCESSOR_IFID_data_sliced_8_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_8_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output44_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output46_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_7_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_8_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
          (IOPATH ADR3 O ( 342 )( 342 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_11_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_10_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_24_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_23_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_31_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_29_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_28_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_17_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_16_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_39_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_16_MIPS_SC_PROCESSOR_COUNTER_data_16_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output15)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output15_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 553 )( 553 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT RST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 183 )( 183 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output15_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_15_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_16_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
          (IOPATH ADR3 O ( 342 )( 342 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_15_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_14_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_13_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_12_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_11_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_10_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_9_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_4_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_8_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_13_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_18_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_57_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data2_25_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data2_22_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data2_23_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_N13_MIPS_SC_PROCESSOR_ADDRESSADDER_N13_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_28_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_7_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT RST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 157 )( 157 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output42)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output40_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Vliwcore2_LOHI_write_5_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_28_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_26_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_25_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_47_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_107_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_45_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT RST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 157 )( 157 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 562 )( 562 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT RST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 157 )( 157 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output48)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT RST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 157 )( 157 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output46)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT RST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 157 )( 157 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output44)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_106_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_105_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_104_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_103_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_15_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_43_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output4_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_N8_MIPS_SC_PROCESSOR_Addressincrementer_N8_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_18_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_17_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_13_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_9_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_5_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_18_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output17_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_41_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_44_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_94_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_34_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2261)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2231)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT252)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2321)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT272)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT282)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2251)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2211)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2301)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2311)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS262)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS242)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS235)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output32_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_2_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_3_MIPS_SC_PROCESSOR_COUNTER_data_3_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output36)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output36_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output38_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_3_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_4_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output38)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2201)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data2_19_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data2_18_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE instr_data2_24_0_0_0_instr_data2_24_0_0_0_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data2_24_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data2_16_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_4_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_5_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_5_MIPS_SC_PROCESSOR_COUNTER_data_5_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 542 )( 542 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output40)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_11_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_14_MIPS_SC_PROCESSOR_IFID_data_sliced_14_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data_17_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_14_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data_16_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_12_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_13_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_95)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_95_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_118)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_118_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_93)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_93_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_92)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_92_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_94)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_94_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_141_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_108)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_108_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_107)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_107_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_15_MIPS_SC_PROCESSOR_COUNTER_data_15_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output14_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_15_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 549 )( 549 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output14)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output12)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output20)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 542 )( 542 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output32)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output20_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data2_21_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_40_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_38_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_37_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output16)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output16_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 542 )( 542 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output16_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 542 )( 542 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output21_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output17)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT262)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2211)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2141)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2112)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2171)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2191)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2261)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2271)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2321)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2291)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_3_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2141)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2112)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS292)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2251)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_113_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_R_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_2_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_BranchAdder_27_MIPS_SC_PROCESSOR_BranchAdder_27_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_27_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_24_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_52_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_106)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_106_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_105)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_105_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_143_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data_18_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data_19_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data_20_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_97_MIPS_SC_PROCESSOR_IFID_data_97_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_97)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_97_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_11_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_12_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output8_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output6_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_103)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_103_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_96)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_96_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_101)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_101_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_100)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_100_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_98)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_98_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_102)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_102_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_104)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_104_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT RST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 157 )( 157 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output10)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 562 )( 562 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT RST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 157 )( 157 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output8)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT RST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 157 )( 157 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output6)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_98_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_97_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_96_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_95_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_102_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_101_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_100_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_99_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_42_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_36_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_18_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2281)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2271)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2291)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT235)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2311)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2212)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2241)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2281)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2231)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2191)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RT_ADDR_4_equal_5_o_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2171)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_117_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_189)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_189_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_188)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_188_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_187)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_187_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_186)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_186_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_20_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_16_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_12_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset11_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_199)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_199_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_198)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_198_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_114)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_114_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_9_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_110)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_110_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_109)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_109_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_111)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_111_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_119)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_119_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_113)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_113_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_112)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_112_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_115)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_115_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_159_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_158_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_157_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_156_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_33_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_32_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_31_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_19_MIPS_SC_PROCESSOR_COUNTER_data_19_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT RST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 183 )( 183 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output18)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_19_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_20_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
          (IOPATH ADR3 O ( 342 )( 342 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output18_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_30_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_FSM_FFd1_In52)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_FSM_FFd1_In51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT242)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2301)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT292)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2201)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RT2161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS252)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS272)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS282)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_3_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_74_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_56_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_55_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_54_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_53_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2241)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_Mmux_RS2212)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_140_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_90)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_90_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_8_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_9_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_142_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_112_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_149_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_146_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_91)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_91_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_148_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_89)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_89_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_88)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_88_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_99)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_99_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_117)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_117_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_14_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output12_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_35_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_19_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_93_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_92_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_91_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_FSM_FFd1_In54)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_FSM_FFd1_In56)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_FSM_FFd1_In53)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_115_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_116_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_10_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_8_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_6_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_4_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_83_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_82_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_81_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_80_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o12)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o421)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o13)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_139_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output30)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_29_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 549 )( 549 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output29)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_28_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_22_MIPS_SC_PROCESSOR_COUNTER_data_22_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output22_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_21_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_22_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 549 )( 549 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output23)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output22)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_90_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_89_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_88_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_84_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_state_FSM_FFd1_In54_TDT4255_COM_state_FSM_FFd1_In54_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_state_FSM_FFd1_In54_TDT4255_COM_state_FSM_FFd1_In54_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_FSM_FFd1_In55)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output26_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_25_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_22_NEXT_FA_Mxor_R_xo_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_21_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_166)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_165)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_164)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_163)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_154)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_153)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_152)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_151)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_179)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_178)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_177)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_109)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_114_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_147_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_buffer_write1_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_buffer_write1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o25)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o5)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o26)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o27)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_25_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_22_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output23_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT RST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 157 )( 157 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output28)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_IFIDreset111_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT RST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 157 )( 157 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output27)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT RST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 157 )( 157 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output26)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_26_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output27_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_146)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_145)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_144)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_143)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_170)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_169)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_168)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_167)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_162)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_161)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_160)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_159)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_205)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_205_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_204)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_204_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_145_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_202)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_202_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_IFIDwrite_MIPS_SC_PROCESSOR_IFIDwrite_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_Mmux_IFIDwrite11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_Mmux_PCWrite11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 342 )( 342 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
          (IOPATH ADR3 O ( 342 )( 342 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o28)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output511)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o19)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o23)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o8)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output25)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output25_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 553 )( 553 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT RST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 183 )( 183 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output25_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 558 )( 558 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT RST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 183 )( 183 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output24)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ADDRESSADDER_GEN_ADDER_23_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_29_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_29_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output30_SW0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 342 )( 342 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
          (IOPATH ADR3 O ( 342 )( 342 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output30_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_28_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_incremented_23_MIPS_SC_PROCESSOR_incremented_23_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_23_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_24_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
          (IOPATH ADR3 O ( 342 )( 342 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output24_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_150)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_149)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_148)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_147)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_193)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_193_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_192)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_192_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_191)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_191_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_190)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_190_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_1_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IFID_data_sliced_sliced_0_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_global_prediction_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Mmux_branched111)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_global_prediction_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data_25_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o9)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o621)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o22)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o22_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o20)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_incremented_27_MIPS_SC_PROCESSOR_incremented_27_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_27_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Addressincrementer_GEN_ADDER_28_NEXT_FA_Mxor_R_xo_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output29_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output28_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_213)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_213_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_212)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_212_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_211)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_211_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_210)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_210_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_203_MIPS_SC_PROCESSOR_IDEX_data_sliced_203_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_State11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_Branch_predicition_unit_Mmux_State21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_203)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_203_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_185)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_185_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_184)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_184_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_183)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_183_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_182)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_182_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_read_addr_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_read_addr_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_read_addr_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_read_addr_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output71)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_72_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_addr_7_TDT4255_COM_write_addr_7_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_addr_7_TDT4255_COM_write_addr_7_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_addr_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_addr_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_addr_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_address71)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_address_wr71)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_addr_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_address51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_address_wr51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output211)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_COUNTER_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 542 )( 542 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT RST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
          (IOPATH RST O ( 206 )( 206 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_JUMP_MUX_Mmux_output210)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_197)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_197_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_196)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_196_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_195)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_195_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_194)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_194_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_209)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_209_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_208)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_208_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_207)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_207_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_206)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_206_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_201)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_201_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_200)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_200_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o16)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 553 )( 553 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 558 )( 558 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 583 )( 583 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 553 )( 553 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 558 )( 558 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 583 )( 583 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 553 )( 553 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 558 )( 558 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 583 )( 583 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o18)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_75_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_73_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE N7_N7_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o15_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 562 )( 562 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 562 )( 562 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 562 )( 562 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 562 )( 562 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_79_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_78_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_77_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_DETECTION_UNIT_GND_36_o_INV_117_o17)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output611)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_CONTROL_OUTPUT_Mmux_output4_SW1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_CONTROL_UNIT_Mmux_ALUOp1121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_71_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_144_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_142)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_141)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_140)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_139)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 542 )( 542 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 542 )( 542 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 549 )( 549 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 549 )( 549 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 542 )( 542 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 549 )( 549 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_158)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_157)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_156)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_155)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R61)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_51)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R141)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 553 )( 553 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 558 )( 558 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 583 )( 583 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 553 )( 553 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 583 )( 583 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_11_MIPS_SC_PROCESSOR_LO_data_11_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 78 )( 78 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 553 )( 553 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEMs_181_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 583 )( 583 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 598 )( 598 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 558 )( 558 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R291)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 583 )( 583 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R231)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_9_MIPS_SC_PROCESSOR_MEMWB_data_9_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 78 )( 78 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_9_MIPS_SC_PROCESSOR_MEMWB_data_9_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 78 )( 78 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R271)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_39_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 598 )( 598 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_42_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 539 )( 539 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R110)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_108)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_70)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R33)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_2_MIPS_SC_PROCESSOR_EXMEM_data_2_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 78 )( 78 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output31)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 342 )( 342 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 598 )( 598 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R171)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_70_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R71)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardB_1_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_50)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardB_1_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 553 )( 553 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 558 )( 558 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R251)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 583 )( 583 ))
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R251)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_49)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R4)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_48)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_68)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_C31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_150_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_151_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_C11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_35_MIPS_SC_PROCESSOR_EXMEM_data_35_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321231)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE mux321241)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R241)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R251)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R241)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data_22_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_read_addr_3_TDT4255_COM_read_addr_3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_read_addr_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_n0076_inv_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_n0087_inv_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
          (IOPATH ADR3 O ( 342 )( 342 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_read_addr_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_read_addr_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_read_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE TDT4255_COM_state_FSM_FFd1_In1_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_FSM_FFd1_In12)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_state_FSM_FFd1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_FSM_FFd1_In11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R261)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R281)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R241)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R211)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_152_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_154_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_17_MIPS_SC_PROCESSOR_MEMWB_data_17_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardB_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_1_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 522 )( 522 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardB_1_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardB_1_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardB_1_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R110)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_36)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_153_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321161)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R171)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_62)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R182)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321171)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R181)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321131)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R141)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_135)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321121)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R131)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_86)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_86_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_addr_3_TDT4255_COM_write_addr_3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_addr_3_TDT4255_COM_write_addr_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_addr_3_TDT4255_COM_write_addr_3_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_addr_3_TDT4255_COM_write_addr_3_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_addr_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_address41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_address_wr41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_addr_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_address31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_address_wr31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_addr_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_address21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_address_wr21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_addr_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_address11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_address_wr11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_state_FSM_FFd3_TDT4255_COM_state_FSM_FFd3_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_FSM_FFd3_In1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_state_FSM_FFd2_rstpot_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_state_FSM_FFd3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_FSM_FFd3_In1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_35)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_155_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_68_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R321)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_69_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_67_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_sliced_sliced_sliced_sliced_66_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_13_MIPS_SC_PROCESSOR_EXMEM_data_13_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R311)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_14_MIPS_SC_PROCESSOR_MEMWB_data_14_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R110)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_operation_1_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_operation_0_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_operation_1_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_operation_0_Q)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R33)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R3_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_38_MIPS_SC_PROCESSOR_EXMEM_data_38_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux32132)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_C11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R12)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R222)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R222_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_66)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux32141)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_FULLADDER_ALU_C11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_14_MIPS_SC_PROCESSOR_EXMEM_data_14_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_operation_2_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_operation_2_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_operation_2_1_INV_0)
      (DELAY
        (ABSOLUTE
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R321)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321311)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R81)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_53)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R82)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_52)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R7)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_C31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_p31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R161)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R221)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_43)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R141)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_31_TDT4255_COM_write_data_31_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_31_TDT4255_COM_write_data_31_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data261)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data251)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data221)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data211)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R201)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R311)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardA_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_4_MIPS_SC_PROCESSOR_EXMEM_data_4_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output51)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output41)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_WRITEREG_MUX1_Mmux_output11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 522 )( 522 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R191)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_31_MIPS_SC_PROCESSOR_MEMWB_data_31_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_31_MIPS_SC_PROCESSOR_MEMWB_data_31_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_30)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_29)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_EXMEMregwrite_AND_1105_o3)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_136_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_69)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 522 )( 522 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R26_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_0_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 526 )( 526 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardA_1_2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardA_1_4)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardA_1_51)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_HI_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardA_1_3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R210)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R2_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R321)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R231)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R23_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321251)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R261)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R121)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_C21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R32_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321101)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R101)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321151)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_28)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R161)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R151)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RT_4_AND_1112_o)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R5_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_51)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R6)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_50)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R5)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_C11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R151)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R131)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321141)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_33_MIPS_SC_PROCESSOR_EXMEM_data_33_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321201)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE mux321211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_33)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_34)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R221)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_REGISTER_F_GND_26_o_RS_ADDR_4_equal_2_o_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE dmem_write_data_30_dmem_write_data_30_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data241)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data231)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_23_TDT4255_COM_write_data_23_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_23_TDT4255_COM_write_data_23_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_23)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data161)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data141)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE TDT4255_COM_state_FSM_FFd2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_FSM_FFd2_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_137_MIPS_SC_PROCESSOR_EXMEM_data_137_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 78 )( 78 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_137)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUOpModule_Mmux_memtoreg11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ALUOpModule_Mmux_memtoreg211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR3 O ( 342 )( 342 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_176)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 543 )( 543 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_136)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUOpModule_Mmux_memtoreg1111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R251)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_68)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R252)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardAout_10_MIPS_SC_PROCESSOR_ForwardAout_10_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R210)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_4_MIPS_SC_PROCESSOR_MEMWB_data_4_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G2)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G2_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G2_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R311)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R210)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardAout_2_MIPS_SC_PROCESSOR_ForwardAout_2_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R231)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ctForwardA_1_4_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ChosenWriteData_16_MIPS_SC_PROCESSOR_ChosenWriteData_16_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW0)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R81)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_COUT_3_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_21_MIPS_SC_PROCESSOR_MEMWB_data_21_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_C21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_11_MIPS_SC_PROCESSOR_EXMEM_data_11_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R291)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R29_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_FULLADDER_ALU_C21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_LAST_ALU4B_FULLADDER_ALU_C31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_5_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_18)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_32_MIPS_SC_PROCESSOR_EXMEM_data_32_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321191)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_p31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 342 )( 342 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
          (IOPATH ADR3 O ( 342 )( 342 ))
          (IOPATH ADR4 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R201)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_32)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R201)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_31)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R191)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_46)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R32)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_C11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R61)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R6_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_38)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Regdest_MUX_Mmux_R301)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_8_TDT4255_COM_internal_data_out_8_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_8_TDT4255_COM_internal_data_out_8_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_8_TDT4255_COM_internal_data_out_8_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_8_TDT4255_COM_internal_data_out_8_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_8)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT311)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT301)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_7)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 620 )( 620 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 523 )( 523 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_6)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 562 )( 562 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT291)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT281)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_5)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 619 )( 619 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 539 )( 539 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_4)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT271)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT261)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_3)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 619 )( 619 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 522 )( 522 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_2)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT231)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT121)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_1)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 616 )( 616 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 526 )( 526 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 562 )( 562 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_LO_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_47)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R110)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_45_MIPS_SC_PROCESSOR_EXMEM_data_45_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_operation_3_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321301)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R31_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_C21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_45)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_6_MIPS_SC_PROCESSOR_EXMEM_data_6_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_6_MIPS_SC_PROCESSOR_EXMEM_data_6_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321111)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R12_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R121)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321271)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R28_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R281)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_37_MIPS_SC_PROCESSOR_EXMEM_data_37_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_37)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R112)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321261)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R27_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R271)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R281)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R33)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_Forwardunit_MEMWBregwrite_RS_4_AND_1106_o)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_16)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R301)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_15)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_17_MIPS_SC_PROCESSOR_EXMEM_data_17_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux32133)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R4_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_20)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R71)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R7_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_G3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R151)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_59)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R152)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R191)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_27_TDT4255_COM_write_data_27_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_27_TDT4255_COM_write_data_27_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_27)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_26)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_25)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data201)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data191)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_24)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data181)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data171)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R101)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R191)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_63)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R192)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_COUT_1_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G2)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G2_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G2_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_C21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_0_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Generates_0_MIPS_SC_PROCESSOR_ALUTD_Generates_0_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_21_f7)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_212)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_2_211)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_G3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R261)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardAout_4_MIPS_SC_PROCESSOR_ForwardAout_4_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R271)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_C21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_61_MIPS_SC_PROCESSOR_EXMEM_data_61_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G2)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G2_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_G2_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R171)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_61)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R172)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ChosenALUInput_15_MIPS_SC_PROCESSOR_ChosenALUInput_15_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW0_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux32161)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardAout_14_MIPS_SC_PROCESSOR_ForwardAout_14_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R61)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R71)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R162)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 107 )( 107 ))
          (IOPATH IB O ( 129 )( 129 ))
          (IOPATH SEL O ( 138 )( 138 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R162_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_60)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321291)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R301)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_C31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_7_TDT4255_COM_write_data_7_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_7_TDT4255_COM_write_data_7_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data301)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data291)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data281)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data271)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE dmem_write_data_1_dmem_write_data_1_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data121)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_n0108_inv_TDT4255_COM_n0108_inv_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_n0108_inv11)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_0)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 620 )( 620 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 523 )( 523 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_55)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_54)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_52)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_41)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R27)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_40)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R26)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_53)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_BEGIN_ALU4B_FULLADDER_ALU_C31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_39)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R23)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux32181)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_22)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R91)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_54)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R92)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_59)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_58)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R171)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_57)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R91)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_56)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_C11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_17)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G2)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G3)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_12)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_13)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321181)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_6_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_16_TDT4255_COM_internal_data_out_16_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_16_TDT4255_COM_internal_data_out_16_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_16_TDT4255_COM_internal_data_out_16_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_16_TDT4255_COM_internal_data_out_16_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_16)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT81)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT321)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_9)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 620 )( 620 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 523 )( 523 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_15)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 562 )( 562 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT71)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT61)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_14)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 619 )( 619 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 539 )( 539 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_13)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT51)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_12)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 619 )( 619 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 522 )( 522 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_11)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_10)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 616 )( 616 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 526 )( 526 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_89)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_89_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_88)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_88_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_87)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_87_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data_24_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_44_MIPS_SC_PROCESSOR_EXMEM_data_44_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_address81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_address_wr81)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R30_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_44)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R30)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_C31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE dmem_write_data_18_dmem_write_data_18_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE dmem_write_data_18_dmem_write_data_18_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data101)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data21)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE dmem_write_data_12_dmem_write_data_12_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data41)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R202)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R202_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_64)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux321210)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_G3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_7_NEXT_ALU4B_FULLADDER_ALU_C31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_85)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_85_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_84)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_84_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_83)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_83_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_82)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_82_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_3_MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_3_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_4_21)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_3_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardAout_6_MIPS_SC_PROCESSOR_ForwardAout_6_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44_SW1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R291)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_42)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R242)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R242_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_67)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux32151)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R21_SW0)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_65)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (648))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardAout_12_MIPS_SC_PROCESSOR_ForwardAout_12_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G2)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G2_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G2_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R41)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardAout_25_MIPS_SC_PROCESSOR_ForwardAout_25_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_MUX2")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1)
      (DELAY
        (ABSOLUTE
          (PORT IA ( 0 )( 0 ))
          (PORT IB ( 0 )( 0 ))
          (PORT SEL ( 0 )( 0 ))
          (IOPATH IA O ( 155 )( 155 ))
          (IOPATH IB O ( 119 )( 119 ))
          (IOPATH SEL O ( 139 )( 139 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_F)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G1_G)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R181)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_4_NEXT_ALU4B_FULLADDER_ALU_G3)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data_23_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 373 )( 373 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE dmem_write_data_16_dmem_write_data_16_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE dmem_write_data_16_dmem_write_data_16_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE dmem_write_data_16_dmem_write_data_16_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 116 )( 116 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data81)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data71)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 342 )( 342 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data61)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data51)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 342 )( 342 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_write_data321)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_data311)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 342 )( 342 ))
          (IOPATH ADR1 O ( 342 )( 342 ))
          (IOPATH ADR2 O ( 342 )( 342 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_19)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_18)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_17)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_16)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_67)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_66)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_65)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_64)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R113)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_56)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R114)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_p31)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R111)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R101)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_55)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R102)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_C21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_C31)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_41)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_44)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux32191)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_G1)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R131)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_57)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R132)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_C11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_6_NEXT_ALU4B_FULLADDER_ALU_C21)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_COUT_AUX_4_11)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R141)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_58)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R142)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE instr_data_21_0_01)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_15_TDT4255_COM_write_data_15_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_15_TDT4255_COM_write_data_15_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_15_TDT4255_COM_write_data_15_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_data_15_TDT4255_COM_write_data_15_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE bus_data_in_20_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 523 )( 523 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE bus_data_in_21_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 539 )( 539 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE bus_data_in_22_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 522 )( 522 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE bus_data_in_23_IBUF_rt)
      (DELAY
        (ABSOLUTE
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_data_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 526 )( 526 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE mux32171)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_21)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxB_Mmux_R81)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ForwardmuxA_Mmux_R81)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_5_NEXT_ALU4B_FULLADDER_ALU_COUT_3_43)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 333 )( 333 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_77)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_77_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_76)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_76_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_75)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_75_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_74)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_74_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_97)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_97_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_96)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_96_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_95)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_95_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_94)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_94_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_102)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_102_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_105)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_105_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_103)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_103_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_104)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (RECREM(negedge RST) (posedge CLK) (57)(-10))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_104_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_63)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_62)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_61)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_MEMWB_data_60)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_43_MIPS_SC_PROCESSOR_EXMEM_data_43_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 155 )( 155 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_dmem_address61)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_address_wr61)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_43)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R29)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE MIPS_SC_PROCESSOR_EXMEM_data_42)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_Mmux_R28)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 341 )( 341 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_ALUTD_GEN_ALU_2_NEXT_ALU4B_FULLADDER_ALU_C11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_101)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_101_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_100)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_100_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_99)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_99_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_98)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_98_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_81)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_81_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_80)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_80_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_79)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_79_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_78)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
        (RECREM(negedge RST) (posedge CLK) (21)(0))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_78_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 373 )( 373 ))
          (IOPATH ADR2 O ( 373 )( 373 ))
          (IOPATH ADR3 O ( 373 )( 373 ))
          (IOPATH ADR4 O ( 373 )( 373 ))
          (IOPATH ADR5 O ( 373 )( 373 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_93)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_93_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_92)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_92_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_91)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_91_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_FF")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_90)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (RECREM(negedge RST) (posedge CLK) (-9)(17))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE MIPS_SC_PROCESSOR_IDEX_data_90_rstpot)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_24_TDT4255_COM_internal_data_out_24_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 91 )( 91 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_24_TDT4255_COM_internal_data_out_24_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 91 )( 91 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_24_TDT4255_COM_internal_data_out_24_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 91 )( 91 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_24_TDT4255_COM_internal_data_out_24_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 91 )( 91 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_24)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 544 )( 544 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 362 )( 362 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT171)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT161)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_23)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 586 )( 586 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 492 )( 492 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_22)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 542 )( 542 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT151)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT141)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_21)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 592 )( 592 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 458 )( 458 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_20)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 549 )( 549 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT131)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT111)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_19)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 593 )( 593 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 418 )( 418 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_18)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT101)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 333 )( 333 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT91)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_17)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 593 )( 593 ))
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_enable_TDT4255_COM_write_enable_DMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_enable_TDT4255_COM_write_enable_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 129 )( 129 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_enable_TDT4255_COM_write_enable_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 91 )( 91 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_write_enable_TDT4255_COM_write_enable_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 91 )( 91 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE Mmux_imem_write_enable_com11)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE Mmux_dmem_write_enable11)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_enable)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_2_GND_8_o_Mux_17_o1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_n0090_inv_011)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 301 )( 301 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_write_imem)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 472 )( 472 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_N121)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 333 )( 333 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_state_n0117_1_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
          (IOPATH ADR4 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_status_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 418 )( 418 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_processor_enable)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 134 )( 134 ))
          (PORT SRST ( 422 )( 422 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_state_n0117_33_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR3 O ( 333 )( 333 ))
          (IOPATH ADR4 O ( 333 )( 333 ))
          (IOPATH ADR5 O ( 333 )( 333 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_state_n0117_0_1)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 301 )( 301 ))
          (IOPATH ADR3 O ( 301 )( 301 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_status_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 155 )( 155 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 395 )( 395 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(negedge I) (posedge CLK) (250)(110))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(245))
        (SETUPHOLD(posedge CE) (posedge CLK) (83)(679))
        (SETUPHOLD(negedge CE) (posedge CLK) (83)(679))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_15)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_14)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_13)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_12)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_31_TDT4255_COM_internal_data_out_31_CMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_31_TDT4255_COM_internal_data_out_31_BMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_BUF")
    (INSTANCE TDT4255_COM_internal_data_out_31_TDT4255_COM_internal_data_out_31_AMUX_Delay)
      (DELAY
        (ABSOLUTE
          (IOPATH I O ( 111 )( 111 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_31)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 548 )( 548 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 550 )( 550 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT251)
      (DELAY
        (ABSOLUTE
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_30)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 562 )( 562 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 566 )( 566 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT241)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT221)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_29)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 619 )( 619 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 539 )( 539 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_28)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 559 )( 559 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 548 )( 548 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT211)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT201)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_27)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 619 )( 619 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 522 )( 522 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_26)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 546 )( 546 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 104 )( 104 ))
          (PORT SRST ( 542 )( 542 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_LUT6")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT191)
      (DELAY
        (ABSOLUTE
          (PORT ADR1 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (PORT ADR5 ( 0 )( 0 ))
          (IOPATH ADR1 O ( 341 )( 341 ))
          (IOPATH ADR2 O ( 341 )( 341 ))
          (IOPATH ADR3 O ( 341 )( 341 ))
          (IOPATH ADR4 O ( 341 )( 341 ))
          (IOPATH ADR5 O ( 341 )( 341 ))
        )
      )
  )
  (CELL (CELLTYPE "X_LUT5")
    (INSTANCE TDT4255_COM_Mmux_state_2_read_data_31_wide_mux_20_OUT181)
      (DELAY
        (ABSOLUTE
          (PORT ADR0 ( 0 )( 0 ))
          (PORT ADR2 ( 0 )( 0 ))
          (PORT ADR3 ( 0 )( 0 ))
          (PORT ADR4 ( 0 )( 0 ))
          (IOPATH ADR0 O ( 300 )( 300 ))
          (IOPATH ADR2 O ( 300 )( 300 ))
          (IOPATH ADR3 O ( 300 )( 300 ))
          (IOPATH ADR4 O ( 300 )( 300 ))
        )
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_internal_data_out_25)
      (DELAY
        (ABSOLUTE
          (PORT CE ( 616 )( 616 ))
          (PORT CLK ( 150 )( 150 ))
          (PORT I ( 0 )( 0 ))
          (PORT SRST ( 526 )( 526 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(negedge CE) (posedge CLK) (127)(345))
        (SETUPHOLD(posedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(negedge I) (posedge CLK) (201)(-82))
        (SETUPHOLD(posedge SRST) (posedge CLK) (142)(329))
        (SETUPHOLD(negedge SRST) (posedge CLK) (142)(329))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_11)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_10)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_9)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_8)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_7)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_6)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_4)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_3)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 476 )( 476 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 478 )( 478 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_1)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 572 )( 572 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
  (CELL (CELLTYPE "X_SFF")
    (INSTANCE TDT4255_COM_bus_data_out_0)
      (DELAY
        (ABSOLUTE
          (PORT CLK ( 235 )( 235 ))
          (PORT I ( 127 )( 127 ))
          (PORT SRST ( 455 )( 455 ))
          (IOPATH CLK O ( 398 )( 398 ))
        )
      )
      (TIMINGCHECK
        (PERIOD (posedge CLK) (599))
        (SETUPHOLD(posedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(negedge I) (posedge CLK) (244)(-80))
        (SETUPHOLD(posedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(negedge SRST) (posedge CLK) (300)(190))
        (SETUPHOLD(posedge CE) (posedge CLK) (144)(674))
        (SETUPHOLD(negedge CE) (posedge CLK) (144)(674))
      )
  )
)
