#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf20dc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf20f50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xf122d0 .functor NOT 1, L_0xf7b420, C4<0>, C4<0>, C4<0>;
L_0xf7b200 .functor XOR 2, L_0xf7b0a0, L_0xf7b160, C4<00>, C4<00>;
L_0xf7b310 .functor XOR 2, L_0xf7b200, L_0xf7b270, C4<00>, C4<00>;
v0xf73840_0 .net *"_ivl_10", 1 0, L_0xf7b270;  1 drivers
v0xf73940_0 .net *"_ivl_12", 1 0, L_0xf7b310;  1 drivers
v0xf73a20_0 .net *"_ivl_2", 1 0, L_0xf76c00;  1 drivers
v0xf73ae0_0 .net *"_ivl_4", 1 0, L_0xf7b0a0;  1 drivers
v0xf73bc0_0 .net *"_ivl_6", 1 0, L_0xf7b160;  1 drivers
v0xf73cf0_0 .net *"_ivl_8", 1 0, L_0xf7b200;  1 drivers
v0xf73dd0_0 .net "a", 0 0, v0xf6eb40_0;  1 drivers
v0xf73e70_0 .net "b", 0 0, v0xf6ebe0_0;  1 drivers
v0xf73f10_0 .net "c", 0 0, v0xf6ec80_0;  1 drivers
v0xf73fb0_0 .var "clk", 0 0;
v0xf74050_0 .net "d", 0 0, v0xf6edc0_0;  1 drivers
v0xf740f0_0 .net "out_pos_dut", 0 0, L_0xf7ad40;  1 drivers
v0xf74190_0 .net "out_pos_ref", 0 0, L_0xf756c0;  1 drivers
v0xf74230_0 .net "out_sop_dut", 0 0, L_0xf76620;  1 drivers
v0xf742d0_0 .net "out_sop_ref", 0 0, L_0xf492b0;  1 drivers
v0xf74370_0 .var/2u "stats1", 223 0;
v0xf74410_0 .var/2u "strobe", 0 0;
v0xf744b0_0 .net "tb_match", 0 0, L_0xf7b420;  1 drivers
v0xf74580_0 .net "tb_mismatch", 0 0, L_0xf122d0;  1 drivers
v0xf74620_0 .net "wavedrom_enable", 0 0, v0xf6f090_0;  1 drivers
v0xf746f0_0 .net "wavedrom_title", 511 0, v0xf6f130_0;  1 drivers
L_0xf76c00 .concat [ 1 1 0 0], L_0xf756c0, L_0xf492b0;
L_0xf7b0a0 .concat [ 1 1 0 0], L_0xf756c0, L_0xf492b0;
L_0xf7b160 .concat [ 1 1 0 0], L_0xf7ad40, L_0xf76620;
L_0xf7b270 .concat [ 1 1 0 0], L_0xf756c0, L_0xf492b0;
L_0xf7b420 .cmp/eeq 2, L_0xf76c00, L_0xf7b310;
S_0xf210e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xf20f50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf126b0 .functor AND 1, v0xf6ec80_0, v0xf6edc0_0, C4<1>, C4<1>;
L_0xf12a90 .functor NOT 1, v0xf6eb40_0, C4<0>, C4<0>, C4<0>;
L_0xf12e70 .functor NOT 1, v0xf6ebe0_0, C4<0>, C4<0>, C4<0>;
L_0xf130f0 .functor AND 1, L_0xf12a90, L_0xf12e70, C4<1>, C4<1>;
L_0xf2ba60 .functor AND 1, L_0xf130f0, v0xf6ec80_0, C4<1>, C4<1>;
L_0xf492b0 .functor OR 1, L_0xf126b0, L_0xf2ba60, C4<0>, C4<0>;
L_0xf74b40 .functor NOT 1, v0xf6ebe0_0, C4<0>, C4<0>, C4<0>;
L_0xf74bb0 .functor OR 1, L_0xf74b40, v0xf6edc0_0, C4<0>, C4<0>;
L_0xf74cc0 .functor AND 1, v0xf6ec80_0, L_0xf74bb0, C4<1>, C4<1>;
L_0xf74d80 .functor NOT 1, v0xf6eb40_0, C4<0>, C4<0>, C4<0>;
L_0xf74e50 .functor OR 1, L_0xf74d80, v0xf6ebe0_0, C4<0>, C4<0>;
L_0xf74ec0 .functor AND 1, L_0xf74cc0, L_0xf74e50, C4<1>, C4<1>;
L_0xf75040 .functor NOT 1, v0xf6ebe0_0, C4<0>, C4<0>, C4<0>;
L_0xf750b0 .functor OR 1, L_0xf75040, v0xf6edc0_0, C4<0>, C4<0>;
L_0xf74fd0 .functor AND 1, v0xf6ec80_0, L_0xf750b0, C4<1>, C4<1>;
L_0xf75240 .functor NOT 1, v0xf6eb40_0, C4<0>, C4<0>, C4<0>;
L_0xf75340 .functor OR 1, L_0xf75240, v0xf6edc0_0, C4<0>, C4<0>;
L_0xf75400 .functor AND 1, L_0xf74fd0, L_0xf75340, C4<1>, C4<1>;
L_0xf755b0 .functor XNOR 1, L_0xf74ec0, L_0xf75400, C4<0>, C4<0>;
v0xf11c00_0 .net *"_ivl_0", 0 0, L_0xf126b0;  1 drivers
v0xf12000_0 .net *"_ivl_12", 0 0, L_0xf74b40;  1 drivers
v0xf123e0_0 .net *"_ivl_14", 0 0, L_0xf74bb0;  1 drivers
v0xf127c0_0 .net *"_ivl_16", 0 0, L_0xf74cc0;  1 drivers
v0xf12ba0_0 .net *"_ivl_18", 0 0, L_0xf74d80;  1 drivers
v0xf12f80_0 .net *"_ivl_2", 0 0, L_0xf12a90;  1 drivers
v0xf13200_0 .net *"_ivl_20", 0 0, L_0xf74e50;  1 drivers
v0xf6d0b0_0 .net *"_ivl_24", 0 0, L_0xf75040;  1 drivers
v0xf6d190_0 .net *"_ivl_26", 0 0, L_0xf750b0;  1 drivers
v0xf6d270_0 .net *"_ivl_28", 0 0, L_0xf74fd0;  1 drivers
v0xf6d350_0 .net *"_ivl_30", 0 0, L_0xf75240;  1 drivers
v0xf6d430_0 .net *"_ivl_32", 0 0, L_0xf75340;  1 drivers
v0xf6d510_0 .net *"_ivl_36", 0 0, L_0xf755b0;  1 drivers
L_0x7f37dcf5f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf6d5d0_0 .net *"_ivl_38", 0 0, L_0x7f37dcf5f018;  1 drivers
v0xf6d6b0_0 .net *"_ivl_4", 0 0, L_0xf12e70;  1 drivers
v0xf6d790_0 .net *"_ivl_6", 0 0, L_0xf130f0;  1 drivers
v0xf6d870_0 .net *"_ivl_8", 0 0, L_0xf2ba60;  1 drivers
v0xf6d950_0 .net "a", 0 0, v0xf6eb40_0;  alias, 1 drivers
v0xf6da10_0 .net "b", 0 0, v0xf6ebe0_0;  alias, 1 drivers
v0xf6dad0_0 .net "c", 0 0, v0xf6ec80_0;  alias, 1 drivers
v0xf6db90_0 .net "d", 0 0, v0xf6edc0_0;  alias, 1 drivers
v0xf6dc50_0 .net "out_pos", 0 0, L_0xf756c0;  alias, 1 drivers
v0xf6dd10_0 .net "out_sop", 0 0, L_0xf492b0;  alias, 1 drivers
v0xf6ddd0_0 .net "pos0", 0 0, L_0xf74ec0;  1 drivers
v0xf6de90_0 .net "pos1", 0 0, L_0xf75400;  1 drivers
L_0xf756c0 .functor MUXZ 1, L_0x7f37dcf5f018, L_0xf74ec0, L_0xf755b0, C4<>;
S_0xf6e010 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xf20f50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xf6eb40_0 .var "a", 0 0;
v0xf6ebe0_0 .var "b", 0 0;
v0xf6ec80_0 .var "c", 0 0;
v0xf6ed20_0 .net "clk", 0 0, v0xf73fb0_0;  1 drivers
v0xf6edc0_0 .var "d", 0 0;
v0xf6eeb0_0 .var/2u "fail", 0 0;
v0xf6ef50_0 .var/2u "fail1", 0 0;
v0xf6eff0_0 .net "tb_match", 0 0, L_0xf7b420;  alias, 1 drivers
v0xf6f090_0 .var "wavedrom_enable", 0 0;
v0xf6f130_0 .var "wavedrom_title", 511 0;
E_0xf1f730/0 .event negedge, v0xf6ed20_0;
E_0xf1f730/1 .event posedge, v0xf6ed20_0;
E_0xf1f730 .event/or E_0xf1f730/0, E_0xf1f730/1;
S_0xf6e340 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xf6e010;
 .timescale -12 -12;
v0xf6e580_0 .var/2s "i", 31 0;
E_0xf1f5d0 .event posedge, v0xf6ed20_0;
S_0xf6e680 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xf6e010;
 .timescale -12 -12;
v0xf6e880_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf6e960 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xf6e010;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf6f310 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xf20f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf75870 .functor NOT 1, v0xf6eb40_0, C4<0>, C4<0>, C4<0>;
L_0xf75900 .functor NOT 1, v0xf6ebe0_0, C4<0>, C4<0>, C4<0>;
L_0xf75aa0 .functor AND 1, L_0xf75870, L_0xf75900, C4<1>, C4<1>;
L_0xf75bb0 .functor AND 1, L_0xf75aa0, v0xf6ec80_0, C4<1>, C4<1>;
L_0xf75db0 .functor NOT 1, v0xf6edc0_0, C4<0>, C4<0>, C4<0>;
L_0xf75f30 .functor AND 1, L_0xf75bb0, L_0xf75db0, C4<1>, C4<1>;
L_0xf76080 .functor NOT 1, v0xf6eb40_0, C4<0>, C4<0>, C4<0>;
L_0xf76200 .functor AND 1, L_0xf76080, v0xf6ebe0_0, C4<1>, C4<1>;
L_0xf76310 .functor AND 1, L_0xf76200, v0xf6ec80_0, C4<1>, C4<1>;
L_0xf763d0 .functor AND 1, L_0xf76310, v0xf6edc0_0, C4<1>, C4<1>;
L_0xf764f0 .functor OR 1, L_0xf75f30, L_0xf763d0, C4<0>, C4<0>;
L_0xf765b0 .functor AND 1, v0xf6eb40_0, v0xf6ebe0_0, C4<1>, C4<1>;
L_0xf76690 .functor AND 1, L_0xf765b0, v0xf6ec80_0, C4<1>, C4<1>;
L_0xf76750 .functor AND 1, L_0xf76690, v0xf6edc0_0, C4<1>, C4<1>;
L_0xf76620 .functor OR 1, L_0xf764f0, L_0xf76750, C4<0>, C4<0>;
L_0xf76980 .functor OR 1, v0xf6eb40_0, v0xf6ebe0_0, C4<0>, C4<0>;
L_0xf76a80 .functor OR 1, L_0xf76980, v0xf6ec80_0, C4<0>, C4<0>;
L_0xf76b40 .functor OR 1, L_0xf76a80, v0xf6edc0_0, C4<0>, C4<0>;
L_0xf76ca0 .functor OR 1, v0xf6eb40_0, v0xf6ebe0_0, C4<0>, C4<0>;
L_0xf76d10 .functor NOT 1, v0xf6ec80_0, C4<0>, C4<0>, C4<0>;
L_0xf76e30 .functor OR 1, L_0xf76ca0, L_0xf76d10, C4<0>, C4<0>;
L_0xf76f40 .functor OR 1, L_0xf76e30, v0xf6edc0_0, C4<0>, C4<0>;
L_0xf770c0 .functor AND 1, L_0xf76b40, L_0xf76f40, C4<1>, C4<1>;
L_0xf771d0 .functor OR 1, v0xf6eb40_0, v0xf6ebe0_0, C4<0>, C4<0>;
L_0xf77310 .functor OR 1, L_0xf771d0, v0xf6ec80_0, C4<0>, C4<0>;
L_0xf773d0 .functor NOT 1, v0xf6edc0_0, C4<0>, C4<0>, C4<0>;
L_0xf77520 .functor OR 1, L_0xf77310, L_0xf773d0, C4<0>, C4<0>;
L_0xf77630 .functor AND 1, L_0xf770c0, L_0xf77520, C4<1>, C4<1>;
L_0xf77830 .functor OR 1, v0xf6eb40_0, v0xf6ebe0_0, C4<0>, C4<0>;
L_0xf778a0 .functor NOT 1, v0xf6ec80_0, C4<0>, C4<0>, C4<0>;
L_0xf77a10 .functor OR 1, L_0xf77830, L_0xf778a0, C4<0>, C4<0>;
L_0xf77b20 .functor NOT 1, v0xf6edc0_0, C4<0>, C4<0>, C4<0>;
L_0xf77ca0 .functor OR 1, L_0xf77a10, L_0xf77b20, C4<0>, C4<0>;
L_0xf77db0 .functor AND 1, L_0xf77630, L_0xf77ca0, C4<1>, C4<1>;
L_0xf77fe0 .functor NOT 1, v0xf6ebe0_0, C4<0>, C4<0>, C4<0>;
L_0xf78050 .functor OR 1, v0xf6eb40_0, L_0xf77fe0, C4<0>, C4<0>;
L_0xf78240 .functor OR 1, L_0xf78050, v0xf6ec80_0, C4<0>, C4<0>;
L_0xf78300 .functor OR 1, L_0xf78240, v0xf6edc0_0, C4<0>, C4<0>;
L_0xf78110 .functor AND 1, L_0xf77db0, L_0xf78300, C4<1>, C4<1>;
L_0xf78500 .functor NOT 1, v0xf6ebe0_0, C4<0>, C4<0>, C4<0>;
L_0xf786c0 .functor OR 1, v0xf6eb40_0, L_0xf78500, C4<0>, C4<0>;
L_0xf78780 .functor OR 1, L_0xf786c0, v0xf6ec80_0, C4<0>, C4<0>;
L_0xf78bb0 .functor NOT 1, v0xf6edc0_0, C4<0>, C4<0>, C4<0>;
L_0xf78e30 .functor OR 1, L_0xf78780, L_0xf78bb0, C4<0>, C4<0>;
L_0xf790b0 .functor AND 1, L_0xf78110, L_0xf78e30, C4<1>, C4<1>;
L_0xf791c0 .functor NOT 1, v0xf6ebe0_0, C4<0>, C4<0>, C4<0>;
L_0xf793b0 .functor OR 1, v0xf6eb40_0, L_0xf791c0, C4<0>, C4<0>;
L_0xf79680 .functor NOT 1, v0xf6ec80_0, C4<0>, C4<0>, C4<0>;
L_0xf79880 .functor OR 1, L_0xf793b0, L_0xf79680, C4<0>, C4<0>;
L_0xf79990 .functor OR 1, L_0xf79880, v0xf6edc0_0, C4<0>, C4<0>;
L_0xf79bf0 .functor AND 1, L_0xf790b0, L_0xf79990, C4<1>, C4<1>;
L_0xf79d00 .functor NOT 1, v0xf6eb40_0, C4<0>, C4<0>, C4<0>;
L_0xf79f20 .functor OR 1, L_0xf79d00, v0xf6ebe0_0, C4<0>, C4<0>;
L_0xf79fe0 .functor OR 1, L_0xf79f20, v0xf6ec80_0, C4<0>, C4<0>;
L_0xf7a260 .functor OR 1, L_0xf79fe0, v0xf6edc0_0, C4<0>, C4<0>;
L_0xf7a320 .functor AND 1, L_0xf79bf0, L_0xf7a260, C4<1>, C4<1>;
L_0xf7a600 .functor NOT 1, v0xf6eb40_0, C4<0>, C4<0>, C4<0>;
L_0xf7a670 .functor OR 1, L_0xf7a600, v0xf6ebe0_0, C4<0>, C4<0>;
L_0xf7a910 .functor OR 1, L_0xf7a670, v0xf6ec80_0, C4<0>, C4<0>;
L_0xf7a9d0 .functor NOT 1, v0xf6edc0_0, C4<0>, C4<0>, C4<0>;
L_0xf7ac30 .functor OR 1, L_0xf7a910, L_0xf7a9d0, C4<0>, C4<0>;
L_0xf7ad40 .functor AND 1, L_0xf7a320, L_0xf7ac30, C4<1>, C4<1>;
v0xf6f4d0_0 .net *"_ivl_0", 0 0, L_0xf75870;  1 drivers
v0xf6f5b0_0 .net *"_ivl_10", 0 0, L_0xf75f30;  1 drivers
v0xf6f690_0 .net *"_ivl_101", 0 0, L_0xf79bf0;  1 drivers
v0xf6f760_0 .net *"_ivl_102", 0 0, L_0xf79d00;  1 drivers
v0xf6f840_0 .net *"_ivl_104", 0 0, L_0xf79f20;  1 drivers
v0xf6f970_0 .net *"_ivl_106", 0 0, L_0xf79fe0;  1 drivers
v0xf6fa50_0 .net *"_ivl_108", 0 0, L_0xf7a260;  1 drivers
v0xf6fb30_0 .net *"_ivl_111", 0 0, L_0xf7a320;  1 drivers
v0xf6fbf0_0 .net *"_ivl_112", 0 0, L_0xf7a600;  1 drivers
v0xf6fd60_0 .net *"_ivl_114", 0 0, L_0xf7a670;  1 drivers
v0xf6fe40_0 .net *"_ivl_116", 0 0, L_0xf7a910;  1 drivers
v0xf6ff20_0 .net *"_ivl_118", 0 0, L_0xf7a9d0;  1 drivers
v0xf70000_0 .net *"_ivl_12", 0 0, L_0xf76080;  1 drivers
v0xf700e0_0 .net *"_ivl_120", 0 0, L_0xf7ac30;  1 drivers
v0xf701c0_0 .net *"_ivl_14", 0 0, L_0xf76200;  1 drivers
v0xf702a0_0 .net *"_ivl_16", 0 0, L_0xf76310;  1 drivers
v0xf70380_0 .net *"_ivl_18", 0 0, L_0xf763d0;  1 drivers
v0xf70570_0 .net *"_ivl_2", 0 0, L_0xf75900;  1 drivers
v0xf70650_0 .net *"_ivl_21", 0 0, L_0xf764f0;  1 drivers
v0xf70710_0 .net *"_ivl_22", 0 0, L_0xf765b0;  1 drivers
v0xf707f0_0 .net *"_ivl_24", 0 0, L_0xf76690;  1 drivers
v0xf708d0_0 .net *"_ivl_26", 0 0, L_0xf76750;  1 drivers
v0xf709b0_0 .net *"_ivl_30", 0 0, L_0xf76980;  1 drivers
v0xf70a90_0 .net *"_ivl_32", 0 0, L_0xf76a80;  1 drivers
v0xf70b70_0 .net *"_ivl_34", 0 0, L_0xf76b40;  1 drivers
v0xf70c50_0 .net *"_ivl_36", 0 0, L_0xf76ca0;  1 drivers
v0xf70d30_0 .net *"_ivl_38", 0 0, L_0xf76d10;  1 drivers
v0xf70e10_0 .net *"_ivl_4", 0 0, L_0xf75aa0;  1 drivers
v0xf70ef0_0 .net *"_ivl_40", 0 0, L_0xf76e30;  1 drivers
v0xf70fd0_0 .net *"_ivl_42", 0 0, L_0xf76f40;  1 drivers
v0xf710b0_0 .net *"_ivl_45", 0 0, L_0xf770c0;  1 drivers
v0xf71170_0 .net *"_ivl_46", 0 0, L_0xf771d0;  1 drivers
v0xf71250_0 .net *"_ivl_48", 0 0, L_0xf77310;  1 drivers
v0xf71540_0 .net *"_ivl_50", 0 0, L_0xf773d0;  1 drivers
v0xf71620_0 .net *"_ivl_52", 0 0, L_0xf77520;  1 drivers
v0xf71700_0 .net *"_ivl_55", 0 0, L_0xf77630;  1 drivers
v0xf717c0_0 .net *"_ivl_56", 0 0, L_0xf77830;  1 drivers
v0xf718a0_0 .net *"_ivl_58", 0 0, L_0xf778a0;  1 drivers
v0xf71980_0 .net *"_ivl_6", 0 0, L_0xf75bb0;  1 drivers
v0xf71a60_0 .net *"_ivl_60", 0 0, L_0xf77a10;  1 drivers
v0xf71b40_0 .net *"_ivl_62", 0 0, L_0xf77b20;  1 drivers
v0xf71c20_0 .net *"_ivl_64", 0 0, L_0xf77ca0;  1 drivers
v0xf71d00_0 .net *"_ivl_67", 0 0, L_0xf77db0;  1 drivers
v0xf71dc0_0 .net *"_ivl_68", 0 0, L_0xf77fe0;  1 drivers
v0xf71ea0_0 .net *"_ivl_70", 0 0, L_0xf78050;  1 drivers
v0xf71f80_0 .net *"_ivl_72", 0 0, L_0xf78240;  1 drivers
v0xf72060_0 .net *"_ivl_74", 0 0, L_0xf78300;  1 drivers
v0xf72140_0 .net *"_ivl_77", 0 0, L_0xf78110;  1 drivers
v0xf72200_0 .net *"_ivl_78", 0 0, L_0xf78500;  1 drivers
v0xf722e0_0 .net *"_ivl_8", 0 0, L_0xf75db0;  1 drivers
v0xf723c0_0 .net *"_ivl_80", 0 0, L_0xf786c0;  1 drivers
v0xf724a0_0 .net *"_ivl_82", 0 0, L_0xf78780;  1 drivers
v0xf72580_0 .net *"_ivl_84", 0 0, L_0xf78bb0;  1 drivers
v0xf72660_0 .net *"_ivl_86", 0 0, L_0xf78e30;  1 drivers
v0xf72740_0 .net *"_ivl_89", 0 0, L_0xf790b0;  1 drivers
v0xf72800_0 .net *"_ivl_90", 0 0, L_0xf791c0;  1 drivers
v0xf728e0_0 .net *"_ivl_92", 0 0, L_0xf793b0;  1 drivers
v0xf729c0_0 .net *"_ivl_94", 0 0, L_0xf79680;  1 drivers
v0xf72aa0_0 .net *"_ivl_96", 0 0, L_0xf79880;  1 drivers
v0xf72b80_0 .net *"_ivl_98", 0 0, L_0xf79990;  1 drivers
v0xf72c60_0 .net "a", 0 0, v0xf6eb40_0;  alias, 1 drivers
v0xf72d00_0 .net "b", 0 0, v0xf6ebe0_0;  alias, 1 drivers
v0xf72df0_0 .net "c", 0 0, v0xf6ec80_0;  alias, 1 drivers
v0xf72ee0_0 .net "d", 0 0, v0xf6edc0_0;  alias, 1 drivers
v0xf72fd0_0 .net "out_pos", 0 0, L_0xf7ad40;  alias, 1 drivers
v0xf734a0_0 .net "out_sop", 0 0, L_0xf76620;  alias, 1 drivers
S_0xf73620 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xf20f50;
 .timescale -12 -12;
E_0xf079f0 .event anyedge, v0xf74410_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf74410_0;
    %nor/r;
    %assign/vec4 v0xf74410_0, 0;
    %wait E_0xf079f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf6e010;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf6eeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf6ef50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf6e010;
T_4 ;
    %wait E_0xf1f730;
    %load/vec4 v0xf6eff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf6eeb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf6e010;
T_5 ;
    %wait E_0xf1f5d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %wait E_0xf1f5d0;
    %load/vec4 v0xf6eeb0_0;
    %store/vec4 v0xf6ef50_0, 0, 1;
    %fork t_1, S_0xf6e340;
    %jmp t_0;
    .scope S_0xf6e340;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf6e580_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xf6e580_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xf1f5d0;
    %load/vec4 v0xf6e580_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf6e580_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf6e580_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xf6e010;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf1f730;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf6edc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ec80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf6ebe0_0, 0;
    %assign/vec4 v0xf6eb40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xf6eeb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xf6ef50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf20f50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf73fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf74410_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xf20f50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xf73fb0_0;
    %inv;
    %store/vec4 v0xf73fb0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xf20f50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf6ed20_0, v0xf74580_0, v0xf73dd0_0, v0xf73e70_0, v0xf73f10_0, v0xf74050_0, v0xf742d0_0, v0xf74230_0, v0xf74190_0, v0xf740f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xf20f50;
T_9 ;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf74370_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xf20f50;
T_10 ;
    %wait E_0xf1f730;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf74370_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf74370_0, 4, 32;
    %load/vec4 v0xf744b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf74370_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf74370_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf74370_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xf742d0_0;
    %load/vec4 v0xf742d0_0;
    %load/vec4 v0xf74230_0;
    %xor;
    %load/vec4 v0xf742d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf74370_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf74370_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xf74190_0;
    %load/vec4 v0xf74190_0;
    %load/vec4 v0xf740f0_0;
    %xor;
    %load/vec4 v0xf74190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf74370_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xf74370_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf74370_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter8/response0/top_module.sv";
