#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Nov 26 19:46:25 2022
# Process ID: 23660
# Current directory: E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.runs/synth_1/top.vds
# Journal file: E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.runs/synth_1\vivado.jou
# Running On: DESKTOP-CJ3G5DI, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34290 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xczu2cg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42264
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1755.000 ; gain = 316.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/sources_1/top.v:29]
INFO: [Synth 8-6157] synthesizing module 'color_bar' [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/sources_1/color_bar.v:33]
INFO: [Synth 8-6155] done synthesizing module 'color_bar' (0#1) [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/sources_1/color_bar.v:33]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'video_pll' [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.runs/synth_1/.Xil/Vivado-23660-DESKTOP-CJ3G5DI/realtime/video_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_pll' (0#1) [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.runs/synth_1/.Xil/Vivado-23660-DESKTOP-CJ3G5DI/realtime/video_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ax_pwm' [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/sources_1/ax_pwm.v:34]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ax_pwm' (0#1) [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/sources_1/ax_pwm.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/sources_1/top.v:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1838.945 ; gain = 400.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1838.945 ; gain = 400.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1838.945 ; gain = 400.777
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1838.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA/fpga/zu02/lcd7_test/lcd7_test.gen/sources_1/ip/video_pll/video_pll/video_pll_in_context.xdc] for cell 'video_pll_m0'
Finished Parsing XDC File [e:/FPGA/fpga/zu02/lcd7_test/lcd7_test.gen/sources_1/ip/video_pll/video_pll/video_pll_in_context.xdc] for cell 'video_pll_m0'
Parsing XDC File [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[0]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[1]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[2]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[3]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[4]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[5]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[6]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[7]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[8]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[9]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[10]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[11]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[12]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[13]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[14]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[15]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[16]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[17]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[18]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[19]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[20]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[21]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[22]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'lcd_rgb_tri_io[23]'. [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc:74]
Finished Parsing XDC File [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.srcs/constrs_1/new/lcd_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1905.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1905.859 ; gain = 467.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1905.859 ; gain = 467.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for video_pll_m0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1905.859 ; gain = 467.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1905.859 ; gain = 467.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1905.859 ; gain = 467.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2402.996 ; gain = 964.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2412.676 ; gain = 974.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2432.281 ; gain = 994.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2432.281 ; gain = 994.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2432.281 ; gain = 994.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2432.281 ; gain = 994.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2432.281 ; gain = 994.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2432.281 ; gain = 994.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2432.281 ; gain = 994.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |video_pll     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |video_pll |     1|
|2     |BUFG      |     1|
|3     |CARRY8    |     7|
|4     |LUT1      |     7|
|5     |LUT2      |    23|
|6     |LUT3      |    20|
|7     |LUT4      |    13|
|8     |LUT5      |    13|
|9     |LUT6      |    25|
|10    |FDCE      |    26|
|11    |FDRE      |    46|
|12    |IBUF      |     1|
|13    |OBUF      |    29|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2432.281 ; gain = 994.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2432.281 ; gain = 927.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2432.281 ; gain = 994.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2438.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete, checksum: 4d4ba2de
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2468.086 ; gain = 1063.332
INFO: [Common 17-1381] The checkpoint 'E:/FPGA/fpga/zu02/lcd7_test/lcd7_test.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 26 19:47:09 2022...
