<module name="PRU_ICSSG1_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_pru0_0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_pru0_0" offset="0x8" width="32" description="">
		<bitfield id="MAC_PRU0_0" width="32" begin="31" end="0" resetval="0x0" description="MAC pru0 DA3:DA0 Used for SAV and DA match" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_pru0_1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_pru0_1" offset="0xC" width="32" description="">
		<bitfield id="MAC_PRU0_1" width="16" begin="15" end="0" resetval="0x0" description="MAC pru0 DA5:DA4 Used for SAV and DA match" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_pru1_0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_pru1_0" offset="0x10" width="32" description="">
		<bitfield id="MAC_PRU1_0" width="32" begin="31" end="0" resetval="0x0" description="MAC pru1 DA3:DA0 Used for SAV and DA match" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_pru1_1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_pru1_1" offset="0x14" width="32" description="">
		<bitfield id="MAC_PRU1_1" width="16" begin="15" end="0" resetval="0x0" description="MAC pru1 DA5:DA4 Used for SAV and DA match" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_interface_0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_interface_0" offset="0x18" width="32" description="">
		<bitfield id="MAC_INF_0" width="32" begin="31" end="0" resetval="0x0" description="MAC Host interface DA3:DA0 Used for SAV and DA match" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_interface_1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_mac_interface_1" offset="0x1C" width="32" description="">
		<bitfield id="MAC_INF_1" width="16" begin="15" end="0" resetval="0x0" description="MAC Host interface DA5:DA4 Used for SAV and DA match" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_preempt_cfg" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_preempt_cfg" offset="0x20" width="32" description="">
		<bitfield id="SMD_R" width="8" begin="31" end="24" resetval="0x25" description="Response frame TAG " range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="SMD_V" width="8" begin="23" end="16" resetval="0x7" description="Verification frame TAG" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="EXP_SMD" width="8" begin="15" end="8" resetval="0x213" description="None preemptable frame start, or express frame  " range="15 - 8" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_smdt1s_cfg" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_smdt1s_cfg" offset="0x24" width="32" description="">
		<bitfield id="SMDT1S_3" width="8" begin="31" end="24" resetval="0x179" description="SMDT1S3 pattern" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="SMDT1S_2" width="8" begin="23" end="16" resetval="0x127" description="SMDT1S2 pattern" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="SMDT1S_1" width="8" begin="15" end="8" resetval="0x76" description="SMDT1S1 pattern" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SMDT1S_0" width="8" begin="7" end="0" resetval="0x230" description="SMDT1S0 pattern" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_smdt1c_cfg" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_smdt1c_cfg" offset="0x28" width="32" description="">
		<bitfield id="SMDT1C_3" width="8" begin="31" end="24" resetval="0x42" description="SMDT1C3 pattern" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="SMDT1C_2" width="8" begin="23" end="16" resetval="0x158" description="SMDT1C2 pattern" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="SMDT1C_1" width="8" begin="15" end="8" resetval="0x82" description="SMDT1C1 pattern" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SMDT1C_0" width="8" begin="7" end="0" resetval="0x97" description="SMDT1C0 pattern" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_frag_cnt_cfg" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_frag_cnt_cfg" offset="0x34" width="32" description="">
		<bitfield id="FRAG_CNT_3" width="8" begin="31" end="24" resetval="0x179" description="FRAG Cnt3 pattern" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="FRAG_CNT_2" width="8" begin="23" end="16" resetval="0x127" description="FRAG Cnt2 pattern" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="FRAG_CNT_1" width="8" begin="15" end="8" resetval="0x76" description="FRAG Cnt1 pattern" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="FRAG_CNT_0" width="8" begin="7" end="0" resetval="0x230" description="FRAG Cnt0 pattern" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_pa_stat_push0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_pa_stat_push0" offset="0x40" width="32" description="">
		<bitfield id="PA_STAT_PUSH3_0" width="8" begin="31" end="24" resetval="0x0" description="pa stat push3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH2_0" width="8" begin="23" end="16" resetval="0x0" description="pa stat push2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH1_0" width="8" begin="15" end="8" resetval="0x0" description="pa stat push1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH0_0" width="8" begin="7" end="0" resetval="0x0" description="pa stat push0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_pa_stat_push1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_pa_stat_push1" offset="0x44" width="32" description="">
		<bitfield id="PA_STAT_PUSH3_1" width="8" begin="31" end="24" resetval="0x0" description="pa stat push3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH2_1" width="8" begin="23" end="16" resetval="0x0" description="pa stat push2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH1_1" width="8" begin="15" end="8" resetval="0x0" description="pa stat push1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH0_1" width="8" begin="7" end="0" resetval="0x0" description="pa stat push0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_pa_stat_push2" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_pa_stat_push2" offset="0x48" width="32" description="">
		<bitfield id="PA_STAT_PUSH3_2" width="8" begin="31" end="24" resetval="0x0" description="pa stat push3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH2_2" width="8" begin="23" end="16" resetval="0x0" description="pa stat push2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH1_2" width="8" begin="15" end="8" resetval="0x0" description="pa stat push1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH0_2" width="8" begin="7" end="0" resetval="0x0" description="pa stat push0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_pa_stat_push3" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_pa_stat_push3" offset="0x4C" width="32" description="">
		<bitfield id="PA_STAT_PUSH3_3" width="8" begin="31" end="24" resetval="0x0" description="pa stat push3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH2_3" width="8" begin="23" end="16" resetval="0x0" description="pa stat push2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH1_3" width="8" begin="15" end="8" resetval="0x0" description="pa stat push1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PA_STAT_PUSH0_3" width="8" begin="7" end="0" resetval="0x0" description="pa stat push0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_gen_cfg1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_gen_cfg1" offset="0x60" width="32" description="">
		<bitfield id="SMEM_VLAN_OFFSET" width="18" begin="25" end="8" resetval="0x0" description="SMEM VLAN FID table  base address" range="25 - 8" rwaccess="R/W"/> 
		<bitfield id="FDB_HASH_SIZE" width="4" begin="6" end="3" resetval="0x4" description="FDB hash size 0:64 1:128 2:256 3:512 4:1024 5:2048" range="6 - 3" rwaccess="R/W"/> 
		<bitfield id="FDB_BUCKET_SIZE" width="2" begin="1" end="0" resetval="0x2" description="FDB buket size 0:1 1:2 2:4 3:8" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_gen_cfg2" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_gen_cfg2" offset="0x64" width="32" description="">
		<bitfield id="FDB_GEN_MODE_BYTE_EN" width="4" begin="12" end="9" resetval="0x0" description="FDB General Mode Byte compare size 0 = 1 Byte, 15 = 16 Bytes" range="12 - 9" rwaccess="R/W"/> 
		<bitfield id="FDB_GEN_MODE_EN_BK1" width="1" begin="8" end="8" resetval="0x0" description="FDB General Mode Enable Bank1 if set PRU0/PRU1/HOST will get disabled " range="8" rwaccess="R/W"/> 
		<bitfield id="FDB_GEN_MODE_EN_BK0" width="1" begin="7" end="7" resetval="0x0" description="FDB General Mode Enable Bank0 if set PRU0/PRU1/HOST will get disabled " range="7" rwaccess="R/W"/> 
		<bitfield id="FDB_VLAN_EN" width="1" begin="6" end="6" resetval="0x0" description="FDB Global VLAN Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="FDB_HSR_EN" width="1" begin="5" end="5" resetval="0x0" description="FDB Global HSR Enable note VLAN most be disabled" range="5" rwaccess="R/W"/> 
		<bitfield id="FDB_HOST_EN" width="1" begin="2" end="2" resetval="0x0" description="FDB HOST Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FDB_PRU1_EN" width="1" begin="1" end="1" resetval="0x0" description="FDB PRU1 Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="FDB_PRU0_EN" width="1" begin="0" end="0" resetval="0x0" description="FDB PRU0 Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_gen_status" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_gen_status" offset="0x68" width="32" description="">
		
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_df_vlan" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_df_vlan" offset="0x6C" width="32" description="">
		<bitfield id="FDB_PRU1_DF_VLAN" width="12" begin="27" end="16" resetval="0x1" description="FDB Default VLAN for PRU1" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="FDB_PRU0_DF_VLAN" width="12" begin="11" end="0" resetval="0x1" description="FDB Default VLAN for PRU0" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_host_da0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_host_da0" offset="0x70" width="32" description="">
		<bitfield id="FDB_HOST_DA0" width="32" begin="31" end="0" resetval="0x0" description="FDB HOST DA3:0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_host_da1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_host_da1" offset="0x74" width="32" description="">
		<bitfield id="FDB_HOST_DA1" width="16" begin="15" end="0" resetval="0x0" description="FDB HOST DA5:4 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_host_sa0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_host_sa0" offset="0x78" width="32" description="">
		<bitfield id="FDB_HOST_SA0" width="32" begin="31" end="0" resetval="0x0" description="FDB HOST SA3:0 " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_host_vlan_sa1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_fdb_host_vlan_sa1" offset="0x7C" width="32" description="">
		<bitfield id="FDB_HOST_VLAN_HSR" width="16" begin="31" end="16" resetval="0x1" description="FDB HOST VLAN[11:0] OR HSR[15:0]  " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FDB_HOST_SA1" width="16" begin="15" end="0" resetval="0x0" description="FDB HOST SA5:4 " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_start_len_pru0" offset="0x80" width="32" description="">
		<bitfield id="FT1_LEN" width="4" begin="19" end="16" resetval="0x6" description="Defines the total number of Bytes Filter1 will check before Valid bit is set" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT1_START" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Filter1. Any wrt will clear all Filter1 Status Bits" range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_cfg_pru0" offset="0x84" width="32" description="">
		<bitfield id="FT1_7CFG" width="2" begin="15" end="14" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FT1_6CFG" width="2" begin="13" end="12" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="FT1_5CFG" width="2" begin="11" end="10" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="FT1_4CFG" width="2" begin="9" end="8" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="FT1_3CFG" width="2" begin="7" end="6" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="FT1_2CFG" width="2" begin="5" end="4" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="FT1_1CFG" width="2" begin="3" end="2" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="FT1_0CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da0_pru0" offset="0x88" width="32" description="">
		<bitfield id="FT1_0_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da1_pru0" offset="0x8C" width="32" description="">
		<bitfield id="FT1_0_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da_mask0_pru0" offset="0x90" width="32" description="">
		<bitfield id="FT1_0_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da_mask1_pru0" offset="0x94" width="32" description="">
		<bitfield id="FT1_0_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da0_pru0" offset="0x98" width="32" description="">
		<bitfield id="FT1_1_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da1_pru0" offset="0x9C" width="32" description="">
		<bitfield id="FT1_1_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da_mask0_pru0" offset="0xA0" width="32" description="">
		<bitfield id="FT1_1_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da_mask1_pru0" offset="0xA4" width="32" description="">
		<bitfield id="FT1_1_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da0_pru0" offset="0xA8" width="32" description="">
		<bitfield id="FT1_2_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da1_pru0" offset="0xAC" width="32" description="">
		<bitfield id="FT1_2_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da_mask0_pru0" offset="0xB0" width="32" description="">
		<bitfield id="FT1_2_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da_mask1_pru0" offset="0xB4" width="32" description="">
		<bitfield id="FT1_2_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da0_pru0" offset="0xB8" width="32" description="">
		<bitfield id="FT1_3_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da1_pru0" offset="0xBC" width="32" description="">
		<bitfield id="FT1_3_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da_mask0_pru0" offset="0xC0" width="32" description="">
		<bitfield id="FT1_3_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da_mask1_pru0" offset="0xC4" width="32" description="">
		<bitfield id="FT1_3_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da0_pru0" offset="0xC8" width="32" description="">
		<bitfield id="FT1_4_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da1_pru0" offset="0xCC" width="32" description="">
		<bitfield id="FT1_4_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da_mask0_pru0" offset="0xD0" width="32" description="">
		<bitfield id="FT1_4_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da_mask1_pru0" offset="0xD4" width="32" description="">
		<bitfield id="FT1_4_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da0_pru0" offset="0xD8" width="32" description="">
		<bitfield id="FT1_5_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da1_pru0" offset="0xDC" width="32" description="">
		<bitfield id="FT1_5_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da_mask0_pru0" offset="0xE0" width="32" description="">
		<bitfield id="FT1_5_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da_mask1_pru0" offset="0xE4" width="32" description="">
		<bitfield id="FT1_5_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da0_pru0" offset="0xE8" width="32" description="">
		<bitfield id="FT1_6_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da1_pru0" offset="0xEC" width="32" description="">
		<bitfield id="FT1_6_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da_mask0_pru0" offset="0xF0" width="32" description="">
		<bitfield id="FT1_6_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da_mask1_pru0" offset="0xF4" width="32" description="">
		<bitfield id="FT1_6_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da0_pru0" offset="0xF8" width="32" description="">
		<bitfield id="FT1_7_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da1_pru0" offset="0xFC" width="32" description="">
		<bitfield id="FT1_7_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da_mask0_pru0" offset="0x100" width="32" description="">
		<bitfield id="FT1_7_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da_mask1_pru0" offset="0x104" width="32" description="">
		<bitfield id="FT1_7_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_pru0" offset="0x108" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_auto_pru0" offset="0x10C" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_len_pru0" offset="0x110" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_jmp_offset_pru0" offset="0x114" width="32" description="">
		<bitfield id="FT3_0_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_0_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_len_pru0" offset="0x118" width="32" description="">
		<bitfield id="FT3_0_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_0_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_0_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_cfg_pru0" offset="0x11C" width="32" description="">
		<bitfield id="FT3_0_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_0_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_0CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_t_pru0" offset="0x120" width="32" description="">
		<bitfield id="FT3_0_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_t_mask_pru0" offset="0x124" width="32" description="">
		<bitfield id="FT3_0_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_pru0" offset="0x128" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_auto_pru0" offset="0x12C" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_len_pru0" offset="0x130" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_jmp_offset_pru0" offset="0x134" width="32" description="">
		<bitfield id="FT3_1_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_1_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_len_pru0" offset="0x138" width="32" description="">
		<bitfield id="FT3_1_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_1_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_1_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_cfg_pru0" offset="0x13C" width="32" description="">
		<bitfield id="FT3_1_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_1_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_1CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_t_pru0" offset="0x140" width="32" description="">
		<bitfield id="FT3_1_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_t_mask_pru0" offset="0x144" width="32" description="">
		<bitfield id="FT3_1_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_pru0" offset="0x148" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_auto_pru0" offset="0x14C" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_len_pru0" offset="0x150" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_jmp_offset_pru0" offset="0x154" width="32" description="">
		<bitfield id="FT3_2_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_2_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_len_pru0" offset="0x158" width="32" description="">
		<bitfield id="FT3_2_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_2_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_2_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_cfg_pru0" offset="0x15C" width="32" description="">
		<bitfield id="FT3_2_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_2_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_2CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_t_pru0" offset="0x160" width="32" description="">
		<bitfield id="FT3_2_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_t_mask_pru0" offset="0x164" width="32" description="">
		<bitfield id="FT3_2_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_pru0" offset="0x168" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_auto_pru0" offset="0x16C" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_len_pru0" offset="0x170" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_jmp_offset_pru0" offset="0x174" width="32" description="">
		<bitfield id="FT3_3_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_3_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_len_pru0" offset="0x178" width="32" description="">
		<bitfield id="FT3_3_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_3_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_3_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_cfg_pru0" offset="0x17C" width="32" description="">
		<bitfield id="FT3_3_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_3_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_3CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_t_pru0" offset="0x180" width="32" description="">
		<bitfield id="FT3_3_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_t_mask_pru0" offset="0x184" width="32" description="">
		<bitfield id="FT3_3_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_pru0" offset="0x188" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_auto_pru0" offset="0x18C" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_len_pru0" offset="0x190" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_jmp_offset_pru0" offset="0x194" width="32" description="">
		<bitfield id="FT3_4_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_4_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_len_pru0" offset="0x198" width="32" description="">
		<bitfield id="FT3_4_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_4_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_4_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_cfg_pru0" offset="0x19C" width="32" description="">
		<bitfield id="FT3_4_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_4_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_4CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_t_pru0" offset="0x1A0" width="32" description="">
		<bitfield id="FT3_4_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_t_mask_pru0" offset="0x1A4" width="32" description="">
		<bitfield id="FT3_4_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_pru0" offset="0x1A8" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_auto_pru0" offset="0x1AC" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_len_pru0" offset="0x1B0" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_jmp_offset_pru0" offset="0x1B4" width="32" description="">
		<bitfield id="FT3_5_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_5_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_len_pru0" offset="0x1B8" width="32" description="">
		<bitfield id="FT3_5_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_5_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_5_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_cfg_pru0" offset="0x1BC" width="32" description="">
		<bitfield id="FT3_5_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_5_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_5CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_t_pru0" offset="0x1C0" width="32" description="">
		<bitfield id="FT3_5_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_t_mask_pru0" offset="0x1C4" width="32" description="">
		<bitfield id="FT3_5_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_pru0" offset="0x1C8" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_auto_pru0" offset="0x1CC" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_len_pru0" offset="0x1D0" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_jmp_offset_pru0" offset="0x1D4" width="32" description="">
		<bitfield id="FT3_6_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_6_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_len_pru0" offset="0x1D8" width="32" description="">
		<bitfield id="FT3_6_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_6_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_6_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_cfg_pru0" offset="0x1DC" width="32" description="">
		<bitfield id="FT3_6_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_6_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_6CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_t_pru0" offset="0x1E0" width="32" description="">
		<bitfield id="FT3_6_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_t_mask_pru0" offset="0x1E4" width="32" description="">
		<bitfield id="FT3_6_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_pru0" offset="0x1E8" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_auto_pru0" offset="0x1EC" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_len_pru0" offset="0x1F0" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_jmp_offset_pru0" offset="0x1F4" width="32" description="">
		<bitfield id="FT3_7_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_7_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_len_pru0" offset="0x1F8" width="32" description="">
		<bitfield id="FT3_7_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_7_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_7_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_cfg_pru0" offset="0x1FC" width="32" description="">
		<bitfield id="FT3_7_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_7_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_7CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_t_pru0" offset="0x200" width="32" description="">
		<bitfield id="FT3_7_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_t_mask_pru0" offset="0x204" width="32" description="">
		<bitfield id="FT3_7_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_pru0" offset="0x208" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_auto_pru0" offset="0x20C" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_len_pru0" offset="0x210" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_jmp_offset_pru0" offset="0x214" width="32" description="">
		<bitfield id="FT3_8_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_8_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_len_pru0" offset="0x218" width="32" description="">
		<bitfield id="FT3_8_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_8_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_8_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_cfg_pru0" offset="0x21C" width="32" description="">
		<bitfield id="FT3_8_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_8_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_8CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_t_pru0" offset="0x220" width="32" description="">
		<bitfield id="FT3_8_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_t_mask_pru0" offset="0x224" width="32" description="">
		<bitfield id="FT3_8_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_pru0" offset="0x228" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_auto_pru0" offset="0x22C" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_len_pru0" offset="0x230" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_jmp_offset_pru0" offset="0x234" width="32" description="">
		<bitfield id="FT3_9_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_9_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_len_pru0" offset="0x238" width="32" description="">
		<bitfield id="FT3_9_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_9_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_9_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_cfg_pru0" offset="0x23C" width="32" description="">
		<bitfield id="FT3_9_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_9_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_9CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_t_pru0" offset="0x240" width="32" description="">
		<bitfield id="FT3_9_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_t_mask_pru0" offset="0x244" width="32" description="">
		<bitfield id="FT3_9_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_pru0" offset="0x248" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_auto_pru0" offset="0x24C" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_len_pru0" offset="0x250" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_jmp_offset_pru0" offset="0x254" width="32" description="">
		<bitfield id="FT3_10_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_10_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_len_pru0" offset="0x258" width="32" description="">
		<bitfield id="FT3_10_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_10_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_10_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_cfg_pru0" offset="0x25C" width="32" description="">
		<bitfield id="FT3_10_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_10_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_10CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_t_pru0" offset="0x260" width="32" description="">
		<bitfield id="FT3_10_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_t_mask_pru0" offset="0x264" width="32" description="">
		<bitfield id="FT3_10_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_pru0" offset="0x268" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_auto_pru0" offset="0x26C" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_len_pru0" offset="0x270" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_jmp_offset_pru0" offset="0x274" width="32" description="">
		<bitfield id="FT3_11_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_11_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_len_pru0" offset="0x278" width="32" description="">
		<bitfield id="FT3_11_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_11_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_11_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_cfg_pru0" offset="0x27C" width="32" description="">
		<bitfield id="FT3_11_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_11_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_11CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_t_pru0" offset="0x280" width="32" description="">
		<bitfield id="FT3_11_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_t_mask_pru0" offset="0x284" width="32" description="">
		<bitfield id="FT3_11_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_pru0" offset="0x288" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_auto_pru0" offset="0x28C" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_len_pru0" offset="0x290" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_jmp_offset_pru0" offset="0x294" width="32" description="">
		<bitfield id="FT3_12_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_12_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_len_pru0" offset="0x298" width="32" description="">
		<bitfield id="FT3_12_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_12_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_12_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_cfg_pru0" offset="0x29C" width="32" description="">
		<bitfield id="FT3_12_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_12_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_12CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_t_pru0" offset="0x2A0" width="32" description="">
		<bitfield id="FT3_12_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_t_mask_pru0" offset="0x2A4" width="32" description="">
		<bitfield id="FT3_12_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_pru0" offset="0x2A8" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_auto_pru0" offset="0x2AC" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_len_pru0" offset="0x2B0" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_jmp_offset_pru0" offset="0x2B4" width="32" description="">
		<bitfield id="FT3_13_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_13_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_len_pru0" offset="0x2B8" width="32" description="">
		<bitfield id="FT3_13_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_13_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_13_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_cfg_pru0" offset="0x2BC" width="32" description="">
		<bitfield id="FT3_13_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_13_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_13CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_t_pru0" offset="0x2C0" width="32" description="">
		<bitfield id="FT3_13_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_t_mask_pru0" offset="0x2C4" width="32" description="">
		<bitfield id="FT3_13_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_pru0" offset="0x2C8" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_auto_pru0" offset="0x2CC" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_len_pru0" offset="0x2D0" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_jmp_offset_pru0" offset="0x2D4" width="32" description="">
		<bitfield id="FT3_14_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_14_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_len_pru0" offset="0x2D8" width="32" description="">
		<bitfield id="FT3_14_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_14_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_14_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_cfg_pru0" offset="0x2DC" width="32" description="">
		<bitfield id="FT3_14_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_14_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_14CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_t_pru0" offset="0x2E0" width="32" description="">
		<bitfield id="FT3_14_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_t_mask_pru0" offset="0x2E4" width="32" description="">
		<bitfield id="FT3_14_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_pru0" offset="0x2E8" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_auto_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_auto_pru0" offset="0x2EC" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_len_pru0" offset="0x2F0" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_jmp_offset_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_jmp_offset_pru0" offset="0x2F4" width="32" description="">
		<bitfield id="FT3_15_NJMP_OFFSET_PRU0" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_15_IJMP_OFFSET_PRU0" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_len_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_len_pru0" offset="0x2F8" width="32" description="">
		<bitfield id="FT3_15_LEN_BIG_EN_PRU0" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_15_LEN_SIZE_BIT_PRU0" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_15_LEN_START_BIT_PRU0" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_cfg_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_cfg_pru0" offset="0x2FC" width="32" description="">
		<bitfield id="FT3_15_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_15_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_15CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_t_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_t_pru0" offset="0x300" width="32" description="">
		<bitfield id="FT3_15_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_t_mask_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_t_mask_pru0" offset="0x304" width="32" description="">
		<bitfield id="FT3_15_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p0_pru0" offset="0x308" width="32" description="">
		<bitfield id="FT3_0_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p1_pru0" offset="0x30C" width="32" description="">
		<bitfield id="FT3_0_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p_mask0_pru0" offset="0x310" width="32" description="">
		<bitfield id="FT3_0_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p_mask1_pru0" offset="0x314" width="32" description="">
		<bitfield id="FT3_0_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p0_pru0" offset="0x318" width="32" description="">
		<bitfield id="FT3_1_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p1_pru0" offset="0x31C" width="32" description="">
		<bitfield id="FT3_1_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p_mask0_pru0" offset="0x320" width="32" description="">
		<bitfield id="FT3_1_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p_mask1_pru0" offset="0x324" width="32" description="">
		<bitfield id="FT3_1_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p0_pru0" offset="0x328" width="32" description="">
		<bitfield id="FT3_2_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p1_pru0" offset="0x32C" width="32" description="">
		<bitfield id="FT3_2_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p_mask0_pru0" offset="0x330" width="32" description="">
		<bitfield id="FT3_2_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p_mask1_pru0" offset="0x334" width="32" description="">
		<bitfield id="FT3_2_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p0_pru0" offset="0x338" width="32" description="">
		<bitfield id="FT3_3_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p1_pru0" offset="0x33C" width="32" description="">
		<bitfield id="FT3_3_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p_mask0_pru0" offset="0x340" width="32" description="">
		<bitfield id="FT3_3_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p_mask1_pru0" offset="0x344" width="32" description="">
		<bitfield id="FT3_3_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p0_pru0" offset="0x348" width="32" description="">
		<bitfield id="FT3_4_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p1_pru0" offset="0x34C" width="32" description="">
		<bitfield id="FT3_4_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p_mask0_pru0" offset="0x350" width="32" description="">
		<bitfield id="FT3_4_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p_mask1_pru0" offset="0x354" width="32" description="">
		<bitfield id="FT3_4_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p0_pru0" offset="0x358" width="32" description="">
		<bitfield id="FT3_5_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p1_pru0" offset="0x35C" width="32" description="">
		<bitfield id="FT3_5_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p_mask0_pru0" offset="0x360" width="32" description="">
		<bitfield id="FT3_5_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p_mask1_pru0" offset="0x364" width="32" description="">
		<bitfield id="FT3_5_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p0_pru0" offset="0x368" width="32" description="">
		<bitfield id="FT3_6_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p1_pru0" offset="0x36C" width="32" description="">
		<bitfield id="FT3_6_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p_mask0_pru0" offset="0x370" width="32" description="">
		<bitfield id="FT3_6_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p_mask1_pru0" offset="0x374" width="32" description="">
		<bitfield id="FT3_6_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p0_pru0" offset="0x378" width="32" description="">
		<bitfield id="FT3_7_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p1_pru0" offset="0x37C" width="32" description="">
		<bitfield id="FT3_7_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p_mask0_pru0" offset="0x380" width="32" description="">
		<bitfield id="FT3_7_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p_mask1_pru0" offset="0x384" width="32" description="">
		<bitfield id="FT3_7_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p0_pru0" offset="0x388" width="32" description="">
		<bitfield id="FT3_8_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p1_pru0" offset="0x38C" width="32" description="">
		<bitfield id="FT3_8_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p_mask0_pru0" offset="0x390" width="32" description="">
		<bitfield id="FT3_8_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p_mask1_pru0" offset="0x394" width="32" description="">
		<bitfield id="FT3_8_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p0_pru0" offset="0x398" width="32" description="">
		<bitfield id="FT3_9_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p1_pru0" offset="0x39C" width="32" description="">
		<bitfield id="FT3_9_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p_mask0_pru0" offset="0x3A0" width="32" description="">
		<bitfield id="FT3_9_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p_mask1_pru0" offset="0x3A4" width="32" description="">
		<bitfield id="FT3_9_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p0_pru0" offset="0x3A8" width="32" description="">
		<bitfield id="FT3_10_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p1_pru0" offset="0x3AC" width="32" description="">
		<bitfield id="FT3_10_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p_mask0_pru0" offset="0x3B0" width="32" description="">
		<bitfield id="FT3_10_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p_mask1_pru0" offset="0x3B4" width="32" description="">
		<bitfield id="FT3_10_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p0_pru0" offset="0x3B8" width="32" description="">
		<bitfield id="FT3_11_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p1_pru0" offset="0x3BC" width="32" description="">
		<bitfield id="FT3_11_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p_mask0_pru0" offset="0x3C0" width="32" description="">
		<bitfield id="FT3_11_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p_mask1_pru0" offset="0x3C4" width="32" description="">
		<bitfield id="FT3_11_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p0_pru0" offset="0x3C8" width="32" description="">
		<bitfield id="FT3_12_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p1_pru0" offset="0x3CC" width="32" description="">
		<bitfield id="FT3_12_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p_mask0_pru0" offset="0x3D0" width="32" description="">
		<bitfield id="FT3_12_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p_mask1_pru0" offset="0x3D4" width="32" description="">
		<bitfield id="FT3_12_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p0_pru0" offset="0x3D8" width="32" description="">
		<bitfield id="FT3_13_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p1_pru0" offset="0x3DC" width="32" description="">
		<bitfield id="FT3_13_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p_mask0_pru0" offset="0x3E0" width="32" description="">
		<bitfield id="FT3_13_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p_mask1_pru0" offset="0x3E4" width="32" description="">
		<bitfield id="FT3_13_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p0_pru0" offset="0x3E8" width="32" description="">
		<bitfield id="FT3_14_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p1_pru0" offset="0x3EC" width="32" description="">
		<bitfield id="FT3_14_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p_mask0_pru0" offset="0x3F0" width="32" description="">
		<bitfield id="FT3_14_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p_mask1_pru0" offset="0x3F4" width="32" description="">
		<bitfield id="FT3_14_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p0_pru0" offset="0x3F8" width="32" description="">
		<bitfield id="FT3_15_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p1_pru0" offset="0x3FC" width="32" description="">
		<bitfield id="FT3_15_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p_mask0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p_mask0_pru0" offset="0x400" width="32" description="">
		<bitfield id="FT3_15_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p_mask1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p_mask1_pru0" offset="0x404" width="32" description="">
		<bitfield id="FT3_15_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft_rx_ptr_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft_rx_ptr_pru0" offset="0x408" width="32" description="">
		<bitfield id="FT_RX_PTR_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX current filter Byte Count  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class0_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class0_and_en_pru0" offset="0x40C" width="32" description="">
		<bitfield id="RX_CLASS0_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class0_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class0_or_en_pru0" offset="0x410" width="32" description="">
		<bitfield id="RX_CLASS0_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class1_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class1_and_en_pru0" offset="0x414" width="32" description="">
		<bitfield id="RX_CLASS1_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class1_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class1_or_en_pru0" offset="0x418" width="32" description="">
		<bitfield id="RX_CLASS1_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class2_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class2_and_en_pru0" offset="0x41C" width="32" description="">
		<bitfield id="RX_CLASS2_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class2_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class2_or_en_pru0" offset="0x420" width="32" description="">
		<bitfield id="RX_CLASS2_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class3_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class3_and_en_pru0" offset="0x424" width="32" description="">
		<bitfield id="RX_CLASS3_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class3_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class3_or_en_pru0" offset="0x428" width="32" description="">
		<bitfield id="RX_CLASS3_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class4_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class4_and_en_pru0" offset="0x42C" width="32" description="">
		<bitfield id="RX_CLASS4_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class4_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class4_or_en_pru0" offset="0x430" width="32" description="">
		<bitfield id="RX_CLASS4_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class5_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class5_and_en_pru0" offset="0x434" width="32" description="">
		<bitfield id="RX_CLASS5_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class5_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class5_or_en_pru0" offset="0x438" width="32" description="">
		<bitfield id="RX_CLASS5_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class6_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class6_and_en_pru0" offset="0x43C" width="32" description="">
		<bitfield id="RX_CLASS6_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class6_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class6_or_en_pru0" offset="0x440" width="32" description="">
		<bitfield id="RX_CLASS6_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class7_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class7_and_en_pru0" offset="0x444" width="32" description="">
		<bitfield id="RX_CLASS7_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class7_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class7_or_en_pru0" offset="0x448" width="32" description="">
		<bitfield id="RX_CLASS7_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class8_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class8_and_en_pru0" offset="0x44C" width="32" description="">
		<bitfield id="RX_CLASS8_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class8_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class8_or_en_pru0" offset="0x450" width="32" description="">
		<bitfield id="RX_CLASS8_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class9_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class9_and_en_pru0" offset="0x454" width="32" description="">
		<bitfield id="RX_CLASS9_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class9_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class9_or_en_pru0" offset="0x458" width="32" description="">
		<bitfield id="RX_CLASS9_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class10_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class10_and_en_pru0" offset="0x45C" width="32" description="">
		<bitfield id="RX_CLASS10_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class10_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class10_or_en_pru0" offset="0x460" width="32" description="">
		<bitfield id="RX_CLASS10_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class11_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class11_and_en_pru0" offset="0x464" width="32" description="">
		<bitfield id="RX_CLASS11_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class11_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class11_or_en_pru0" offset="0x468" width="32" description="">
		<bitfield id="RX_CLASS11_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class12_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class12_and_en_pru0" offset="0x46C" width="32" description="">
		<bitfield id="RX_CLASS12_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class12_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class12_or_en_pru0" offset="0x470" width="32" description="">
		<bitfield id="RX_CLASS12_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class13_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class13_and_en_pru0" offset="0x474" width="32" description="">
		<bitfield id="RX_CLASS13_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class13_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class13_or_en_pru0" offset="0x478" width="32" description="">
		<bitfield id="RX_CLASS13_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class14_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class14_and_en_pru0" offset="0x47C" width="32" description="">
		<bitfield id="RX_CLASS14_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class14_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class14_or_en_pru0" offset="0x480" width="32" description="">
		<bitfield id="RX_CLASS14_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class15_and_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class15_and_en_pru0" offset="0x484" width="32" description="">
		<bitfield id="RX_CLASS15_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class15_or_en_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class15_or_en_pru0" offset="0x488" width="32" description="">
		<bitfield id="RX_CLASS15_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg1_pru0" offset="0x48C" width="32" description="">
		<bitfield id="RX_CLASS15_SEL" width="2" begin="31" end="30" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS14_SEL" width="2" begin="29" end="28" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS13_SEL" width="2" begin="27" end="26" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS12_SEL" width="2" begin="25" end="24" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS11_SEL" width="2" begin="23" end="22" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS10_SEL" width="2" begin="21" end="20" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS9_SEL" width="2" begin="19" end="18" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS8_SEL" width="2" begin="17" end="16" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS7_SEL" width="2" begin="15" end="14" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS6_SEL" width="2" begin="13" end="12" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS5_SEL" width="2" begin="11" end="10" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS4_SEL" width="2" begin="9" end="8" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS3_SEL" width="2" begin="7" end="6" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS2_SEL" width="2" begin="5" end="4" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS1_SEL" width="2" begin="3" end="2" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS0_SEL" width="2" begin="1" end="0" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg2_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg2_pru0" offset="0x490" width="32" description="">
		<bitfield id="RX_CLASS_OR_NV" width="16" begin="31" end="16" resetval="0x0" description="rx class or nv enable   " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_AND_NV" width="16" begin="15" end="0" resetval="0x0" description="rx class and nv enable   " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates0_pru0" offset="0x494" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN0" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK0" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK0" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK0" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL0" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates1_pru0" offset="0x498" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN1" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK1" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK1" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK1" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL1" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates2_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates2_pru0" offset="0x49C" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN2" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK2" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK2" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK2" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL2" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates3_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates3_pru0" offset="0x4A0" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN3" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK3" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK3" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK3" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL3" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates4_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates4_pru0" offset="0x4A4" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN4" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK4" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK4" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK4" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL4" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates5_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates5_pru0" offset="0x4A8" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN5" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK5" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK5" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK5" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL5" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates6_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates6_pru0" offset="0x4AC" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN6" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK6" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK6" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK6" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL6" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates7_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates7_pru0" offset="0x4B0" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN7" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK7" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK7" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK7" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL7" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates8_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates8_pru0" offset="0x4B4" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN8" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK8" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK8" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK8" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL8" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates9_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates9_pru0" offset="0x4B8" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN9" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK9" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK9" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK9" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL9" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates10_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates10_pru0" offset="0x4BC" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN10" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK10" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK10" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK10" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL10" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates11_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates11_pru0" offset="0x4C0" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN11" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK11" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK11" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK11" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL11" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates12_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates12_pru0" offset="0x4C4" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN12" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK12" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK12" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK12" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL12" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates13_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates13_pru0" offset="0x4C8" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN13" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK13" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK13" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK13" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL13" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates14_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates14_pru0" offset="0x4CC" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN14" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK14" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK14" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK14" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL14" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates15_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates15_pru0" offset="0x4D0" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN15" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK15" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK15" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK15" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL15" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_green_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_green_pru0" offset="0x4D4" width="32" description="">
		<bitfield id="RX_GREEN_VAL" width="1" begin="4" end="4" resetval="0x0" description="0 RED 1 GREEN status " range="4" rwaccess="R"/> 
		<bitfield id="RX_GREEN_CMP_SEL" width="4" begin="3" end="0" resetval="0x0" description="define which IEP CMP start green   " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_sa_hash_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_sa_hash_pru0" offset="0x4D8" width="32" description="">
		<bitfield id="SA_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="SA Hash Seed" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_conn_hash_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_conn_hash_pru0" offset="0x4DC" width="32" description="">
		<bitfield id="CONN_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="Connection Hash Seed" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_conn_hash_start_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_conn_hash_start_pru0" offset="0x4E0" width="32" description="">
		<bitfield id="CONN_HASH_START" width="15" begin="14" end="0" resetval="0x0" description="Connection Hash Start which 4 Bytes to hash" range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg0_pru0" offset="0x4E4" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE0" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg1_pru0" offset="0x4E8" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE1" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg2_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg2_pru0" offset="0x4EC" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE2" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg3_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg3_pru0" offset="0x4F0" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE3" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg4_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg4_pru0" offset="0x4F4" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE4" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg5_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg5_pru0" offset="0x4F8" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE5" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg6_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg6_pru0" offset="0x4FC" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE6" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg7_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg7_pru0" offset="0x500" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE7" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_src_sel0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_src_sel0_pru0" offset="0x504" width="32" description="">
		<bitfield id="RX_RATE_SRC_SEL3" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL2" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL1" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL0" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_src_sel1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_src_sel1_pru0" offset="0x508" width="32" description="">
		<bitfield id="RX_RATE_SRC_SEL7" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL6" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL5" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL4" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_0_pru0" offset="0x50C" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE0" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_0_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_0_pru0" offset="0x510" width="32" description="">
		<bitfield id="TX_RATE_ALLOW0" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN0" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN0" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_1_pru0" offset="0x514" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE1" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_1_pru0" offset="0x518" width="32" description="">
		<bitfield id="TX_RATE_ALLOW1" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN1" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN1" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_2_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_2_pru0" offset="0x51C" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE2" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_2_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_2_pru0" offset="0x520" width="32" description="">
		<bitfield id="TX_RATE_ALLOW2" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN2" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN2" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_3_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_3_pru0" offset="0x524" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE3" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_3_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_3_pru0" offset="0x528" width="32" description="">
		<bitfield id="TX_RATE_ALLOW3" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN3" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN3" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_4_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_4_pru0" offset="0x52C" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE4" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_4_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_4_pru0" offset="0x530" width="32" description="">
		<bitfield id="TX_RATE_ALLOW4" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN4" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN4" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_5_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_5_pru0" offset="0x534" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE5" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_5_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_5_pru0" offset="0x538" width="32" description="">
		<bitfield id="TX_RATE_ALLOW5" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN5" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN5" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_6_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_6_pru0" offset="0x53C" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE6" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_6_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_6_pru0" offset="0x540" width="32" description="">
		<bitfield id="TX_RATE_ALLOW6" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN6" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN6" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_7_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_7_pru0" offset="0x544" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE7" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_7_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_7_pru0" offset="0x548" width="32" description="">
		<bitfield id="TX_RATE_ALLOW7" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN7" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN7" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_good_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_good_pru0" offset="0x54C" width="32" description="">
		<bitfield id="RX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="RX Good Frame Count Inc on none min err max err crc err odd err, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bc_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bc_pru0" offset="0x550" width="32" description="">
		<bitfield id="RX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX BC Frame Count Inc on BC type, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_mc_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_mc_pru0" offset="0x554" width="32" description="">
		<bitfield id="RX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MC Frame Count Inc on MC type, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_crc_err_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_crc_err_pru0" offset="0x558" width="32" description="">
		<bitfield id="RX_CRC_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX CRC Err Frame Count Inc on crc err, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_mii_err_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_mii_err_pru0" offset="0x55C" width="32" description="">
		<bitfield id="RX_MII_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MII Err Frame Count Inc on mii sgmii rgmii err, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_odd_err_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_odd_err_pru0" offset="0x560" width="32" description="">
		<bitfield id="RX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX Odd Nibble Frame Count Inc on odd nibble mii, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_max_size_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_max_size_pru0" offset="0x564" width="32" description="">
		<bitfield id="RX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x2000" description="RX MAX Size Frame Count Limit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_max_err_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_max_err_pru0" offset="0x568" width="32" description="">
		<bitfield id="RX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MAX Size Err Frame Count Inc if > than Limit, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_min_size_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_min_size_pru0" offset="0x56C" width="32" description="">
		<bitfield id="RX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x64" description="RX MIN Size Frame Limit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_min_err_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_min_err_pru0" offset="0x570" width="32" description="">
		<bitfield id="RX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MIN Size Frame Count Inc if &#60; than limit, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_overrun_err_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_overrun_err_pru0" offset="0x574" width="32" description="">
		<bitfield id="RX_OVERRUN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX L1 FIFO overflow Frame Count Inc on overflow event, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class0_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class0_hit_pru0" offset="0x578" width="32" description="">
		<bitfield id="RX_STAT_CLASS0_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class0 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class1_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class1_hit_pru0" offset="0x57C" width="32" description="">
		<bitfield id="RX_STAT_CLASS1_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class1 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class2_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class2_hit_pru0" offset="0x580" width="32" description="">
		<bitfield id="RX_STAT_CLASS2_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class2 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class3_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class3_hit_pru0" offset="0x584" width="32" description="">
		<bitfield id="RX_STAT_CLASS3_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class3 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class4_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class4_hit_pru0" offset="0x588" width="32" description="">
		<bitfield id="RX_STAT_CLASS4_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class4 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class5_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class5_hit_pru0" offset="0x58C" width="32" description="">
		<bitfield id="RX_STAT_CLASS5_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class5 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class6_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class6_hit_pru0" offset="0x590" width="32" description="">
		<bitfield id="RX_STAT_CLASS6_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class6 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class7_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class7_hit_pru0" offset="0x594" width="32" description="">
		<bitfield id="RX_STAT_CLASS7_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class7 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class8_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class8_hit_pru0" offset="0x598" width="32" description="">
		<bitfield id="RX_STAT_CLASS8_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class8 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class9_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class9_hit_pru0" offset="0x59C" width="32" description="">
		<bitfield id="RX_STAT_CLASS9_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class9 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class10_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class10_hit_pru0" offset="0x5A0" width="32" description="">
		<bitfield id="RX_STAT_CLASS10_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class10 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class11_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class11_hit_pru0" offset="0x5A4" width="32" description="">
		<bitfield id="RX_STAT_CLASS11_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class11 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class12_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class12_hit_pru0" offset="0x5A8" width="32" description="">
		<bitfield id="RX_STAT_CLASS12_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class12 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class13_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class13_hit_pru0" offset="0x5AC" width="32" description="">
		<bitfield id="RX_STAT_CLASS13_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class13 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class14_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class14_hit_pru0" offset="0x5B0" width="32" description="">
		<bitfield id="RX_STAT_CLASS14_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class14 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class15_hit_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class15_hit_pru0" offset="0x5B4" width="32" description="">
		<bitfield id="RX_STAT_CLASS15_PRU0" width="32" begin="31" end="0" resetval="0x0" description="RX Class15 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_smd_frag_err_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_smd_frag_err_pru0" offset="0x5B8" width="32" description="">
		<bitfield id="RX_STAT_SMD_ERR_PRU0" width="8" begin="31" end="24" resetval="0x0" description="RX SMDS Error Count, Inc when first none 0x55 does not match any valid SMD, Wrt subtracts" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_STAT_FRAG_ERR_PRU0" width="8" begin="23" end="16" resetval="0x0" description="RX Frag_Cnt Seq Error Count, Wrt subtracts" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_STAT_SMDC_ERR_PRU0" width="8" begin="15" end="8" resetval="0x0" description="RX SMDCx Seq Error Count, Wrt subtracts" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_STAT_SMDS_ERR_PRU0" width="8" begin="7" end="0" resetval="0x0" description="RX SMDSx Seq Error Count, Wrt subtracts" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt1_size_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt1_size_pru0" offset="0x5BC" width="32" description="">
		<bitfield id="RX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x64" description="RX Bucket1 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt2_size_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt2_size_pru0" offset="0x5C0" width="32" description="">
		<bitfield id="RX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x128" description="RX Bucket2 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt3_size_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt3_size_pru0" offset="0x5C4" width="32" description="">
		<bitfield id="RX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x256" description="RX Bucket3 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt4_size_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt4_size_pru0" offset="0x5C8" width="32" description="">
		<bitfield id="RX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x512" description="RX Bucket4 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_64_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_64_pru0" offset="0x5CC" width="32" description="">
		<bitfield id="RX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX 64Byte Frame Count Inc if 64B size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt1_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt1_pru0" offset="0x5D0" width="32" description="">
		<bitfield id="RX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket1 Frame Count Inc if &#60;= than Bucket1 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt2_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt2_pru0" offset="0x5D4" width="32" description="">
		<bitfield id="RX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket2 Frame Count Inc if &#60;= than Bucket2 Byte Size and if > than Bucket1 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt3_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt3_pru0" offset="0x5D8" width="32" description="">
		<bitfield id="RX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket3 Frame Count Inc if &#60;= than Bucket3 Byte Size and if > than Bucket2 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt4_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt4_pru0" offset="0x5DC" width="32" description="">
		<bitfield id="RX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket4 Frame Count Inc if &#60;= than Bucket4 Byte Size and if > than Bucket3 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt5_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt5_pru0" offset="0x5E0" width="32" description="">
		<bitfield id="RX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket5 Frame Count Inc if > than Bucket4 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_total_bytes_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_total_bytes_pru0" offset="0x5E4" width="32" description="">
		<bitfield id="RX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX Total Byte Count" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rxtx_stat_total_bytes_pru0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rxtx_stat_total_bytes_pru0" offset="0x5E8" width="32" description="">
		<bitfield id="RXTX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX and TX Total Byte Count" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_good_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_good_port0" offset="0x5EC" width="32" description="">
		<bitfield id="TX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="TX Good Frame Count Inc if no min size err max size err or mii odd nibble" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bc_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bc_port0" offset="0x5F0" width="32" description="">
		<bitfield id="TX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX BC Frame Count Inc if BC" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_mc_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_mc_port0" offset="0x5F4" width="32" description="">
		<bitfield id="TX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MC Frame Count Inc if MC" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_odd_err_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_odd_err_port0" offset="0x5F8" width="32" description="">
		<bitfield id="TX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX Odd Nibble Frame Count Inc if mii odd nibble" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_underflow_err_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_underflow_err_port0" offset="0x5FC" width="32" description="">
		<bitfield id="TX_UNDERFLOW_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Underflow Error Cnt" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_max_size_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_max_size_port0" offset="0x600" width="32" description="">
		<bitfield id="TX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x2000" description="TX MAX Size Frame Count Limit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_max_err_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_max_err_port0" offset="0x604" width="32" description="">
		<bitfield id="TX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Size Err Frame Count Inc if > max Limit " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_min_size_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_min_size_port0" offset="0x608" width="32" description="">
		<bitfield id="TX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x64" description="TX MIN Size Frame Count Limit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_min_err_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_min_err_port0" offset="0x60C" width="32" description="">
		<bitfield id="TX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MIN Size Err Frame Count Inc if &#60; min Limit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt1_size_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt1_size_port0" offset="0x610" width="32" description="">
		<bitfield id="TX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x64" description="TX Bucket1 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt2_size_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt2_size_port0" offset="0x614" width="32" description="">
		<bitfield id="TX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x128" description="TX Bucket2 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt3_size_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt3_size_port0" offset="0x618" width="32" description="">
		<bitfield id="TX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x256" description="TX Bucket3 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt4_size_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt4_size_port0" offset="0x61C" width="32" description="">
		<bitfield id="TX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x512" description="TX Bucket4 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_64_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_64_port0" offset="0x620" width="32" description="">
		<bitfield id="TX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX 64Byte Frame Count Inc if 64B" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt1_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt1_port0" offset="0x624" width="32" description="">
		<bitfield id="TX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket1 Inc if &#60;= than Bucket1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt2_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt2_port0" offset="0x628" width="32" description="">
		<bitfield id="TX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket2 Inc if &#60;= than Bucket2 Byte Size and if > than Bucket1 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt3_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt3_port0" offset="0x62C" width="32" description="">
		<bitfield id="TX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket3 Inc if &#60;= than Bucket3 Byte Size and if > than Bucket2 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt4_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt4_port0" offset="0x630" width="32" description="">
		<bitfield id="TX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket4 Inc if &#60;= than Bucket4 Byte Size and if > than Bucket3 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt5_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt5_port0" offset="0x634" width="32" description="">
		<bitfield id="TX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket5 Inc if > than Bucket4 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_total_bytes_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_total_bytes_port0" offset="0x638" width="32" description="">
		<bitfield id="TX_TOTAL_STAT_BYTES_PORT" width="32" begin="31" end="0" resetval="0x0" description="TX Total Byte Count of all Frames" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_hsr_tag_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_hsr_tag_port0" offset="0x63C" width="32" description="">
		<bitfield id="TX_HSR_TAG" width="32" begin="31" end="0" resetval="0x35119" description="HSR TAG" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_hsr_seq_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_hsr_seq_port0" offset="0x640" width="32" description="">
		<bitfield id="TX_HSR_SEQ" width="16" begin="15" end="0" resetval="0x0" description="HSR Seq count. It will incr for every HSR type " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_vlan_type_tag_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_vlan_type_tag_port0" offset="0x644" width="32" description="">
		<bitfield id="TX_VLAN_TYPE_TAG" width="16" begin="15" end="0" resetval="0x129" description="TX VLAN Type Tag, match to enable VLAN removal " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_vlan_ins_tag_port0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_vlan_ins_tag_port0" offset="0x648" width="32" description="">
		<bitfield id="TX_VLAN_INS_TAG" width="32" begin="31" end="0" resetval="0x1" description="TX VLAN Insertion " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_start_len_pru1" offset="0x64C" width="32" description="">
		<bitfield id="FT1_LEN" width="4" begin="19" end="16" resetval="0x6" description="Defines the total number of Bytes Filter1 will check before Valid bit is set" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT1_START" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Filter1. Any wrt will clear all Filter1 Status Bits" range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_cfg_pru1" offset="0x650" width="32" description="">
		<bitfield id="FT1_7CFG" width="2" begin="15" end="14" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FT1_6CFG" width="2" begin="13" end="12" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="FT1_5CFG" width="2" begin="11" end="10" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="FT1_4CFG" width="2" begin="9" end="8" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="FT1_3CFG" width="2" begin="7" end="6" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="FT1_2CFG" width="2" begin="5" end="4" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="FT1_1CFG" width="2" begin="3" end="2" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="FT1_0CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ   2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da0_pru1" offset="0x654" width="32" description="">
		<bitfield id="FT1_0_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da1_pru1" offset="0x658" width="32" description="">
		<bitfield id="FT1_0_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da_mask0_pru1" offset="0x65C" width="32" description="">
		<bitfield id="FT1_0_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_0_da_mask1_pru1" offset="0x660" width="32" description="">
		<bitfield id="FT1_0_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da0_pru1" offset="0x664" width="32" description="">
		<bitfield id="FT1_1_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da1_pru1" offset="0x668" width="32" description="">
		<bitfield id="FT1_1_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da_mask0_pru1" offset="0x66C" width="32" description="">
		<bitfield id="FT1_1_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_1_da_mask1_pru1" offset="0x670" width="32" description="">
		<bitfield id="FT1_1_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da0_pru1" offset="0x674" width="32" description="">
		<bitfield id="FT1_2_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da1_pru1" offset="0x678" width="32" description="">
		<bitfield id="FT1_2_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da_mask0_pru1" offset="0x67C" width="32" description="">
		<bitfield id="FT1_2_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_2_da_mask1_pru1" offset="0x680" width="32" description="">
		<bitfield id="FT1_2_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da0_pru1" offset="0x684" width="32" description="">
		<bitfield id="FT1_3_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da1_pru1" offset="0x688" width="32" description="">
		<bitfield id="FT1_3_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da_mask0_pru1" offset="0x68C" width="32" description="">
		<bitfield id="FT1_3_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_3_da_mask1_pru1" offset="0x690" width="32" description="">
		<bitfield id="FT1_3_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da0_pru1" offset="0x694" width="32" description="">
		<bitfield id="FT1_4_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da1_pru1" offset="0x698" width="32" description="">
		<bitfield id="FT1_4_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da_mask0_pru1" offset="0x69C" width="32" description="">
		<bitfield id="FT1_4_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_4_da_mask1_pru1" offset="0x6A0" width="32" description="">
		<bitfield id="FT1_4_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da0_pru1" offset="0x6A4" width="32" description="">
		<bitfield id="FT1_5_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da1_pru1" offset="0x6A8" width="32" description="">
		<bitfield id="FT1_5_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da_mask0_pru1" offset="0x6AC" width="32" description="">
		<bitfield id="FT1_5_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_5_da_mask1_pru1" offset="0x6B0" width="32" description="">
		<bitfield id="FT1_5_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da0_pru1" offset="0x6B4" width="32" description="">
		<bitfield id="FT1_6_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da1_pru1" offset="0x6B8" width="32" description="">
		<bitfield id="FT1_6_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da_mask0_pru1" offset="0x6BC" width="32" description="">
		<bitfield id="FT1_6_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_6_da_mask1_pru1" offset="0x6C0" width="32" description="">
		<bitfield id="FT1_6_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da0_pru1" offset="0x6C4" width="32" description="">
		<bitfield id="FT1_7_DA0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 DA4:DA1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da1_pru1" offset="0x6C8" width="32" description="">
		<bitfield id="FT1_7_DA1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 DA6:DA5  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da_mask0_pru1" offset="0x6CC" width="32" description="">
		<bitfield id="FT1_7_DA_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter1 MDA4:MDA1  set to 1 to mask that bit " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft1_7_da_mask1_pru1" offset="0x6D0" width="32" description="">
		<bitfield id="FT1_7_DA_MASK1" width="16" begin="15" end="0" resetval="0x0" description="Filter1 MDA6:MDA5  set to 1 to mask that bit  " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_pru1" offset="0x6D4" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_auto_pru1" offset="0x6D8" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_start_len_pru1" offset="0x6DC" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_jmp_offset_pru1" offset="0x6E0" width="32" description="">
		<bitfield id="FT3_0_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_0_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_len_pru1" offset="0x6E4" width="32" description="">
		<bitfield id="FT3_0_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_0_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_0_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_cfg_pru1" offset="0x6E8" width="32" description="">
		<bitfield id="FT3_0_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_0_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_0CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_t_pru1" offset="0x6EC" width="32" description="">
		<bitfield id="FT3_0_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_t_mask_pru1" offset="0x6F0" width="32" description="">
		<bitfield id="FT3_0_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_pru1" offset="0x6F4" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_auto_pru1" offset="0x6F8" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_start_len_pru1" offset="0x6FC" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_jmp_offset_pru1" offset="0x700" width="32" description="">
		<bitfield id="FT3_1_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_1_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_len_pru1" offset="0x704" width="32" description="">
		<bitfield id="FT3_1_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_1_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_1_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_cfg_pru1" offset="0x708" width="32" description="">
		<bitfield id="FT3_1_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_1_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_1CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_t_pru1" offset="0x70C" width="32" description="">
		<bitfield id="FT3_1_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_t_mask_pru1" offset="0x710" width="32" description="">
		<bitfield id="FT3_1_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_pru1" offset="0x714" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_auto_pru1" offset="0x718" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_start_len_pru1" offset="0x71C" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_jmp_offset_pru1" offset="0x720" width="32" description="">
		<bitfield id="FT3_2_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_2_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_len_pru1" offset="0x724" width="32" description="">
		<bitfield id="FT3_2_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_2_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_2_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_cfg_pru1" offset="0x728" width="32" description="">
		<bitfield id="FT3_2_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_2_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_2CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_t_pru1" offset="0x72C" width="32" description="">
		<bitfield id="FT3_2_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_t_mask_pru1" offset="0x730" width="32" description="">
		<bitfield id="FT3_2_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_pru1" offset="0x734" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_auto_pru1" offset="0x738" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_start_len_pru1" offset="0x73C" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_jmp_offset_pru1" offset="0x740" width="32" description="">
		<bitfield id="FT3_3_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_3_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_len_pru1" offset="0x744" width="32" description="">
		<bitfield id="FT3_3_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_3_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_3_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_cfg_pru1" offset="0x748" width="32" description="">
		<bitfield id="FT3_3_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_3_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_3CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_t_pru1" offset="0x74C" width="32" description="">
		<bitfield id="FT3_3_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_t_mask_pru1" offset="0x750" width="32" description="">
		<bitfield id="FT3_3_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_pru1" offset="0x754" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_auto_pru1" offset="0x758" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_start_len_pru1" offset="0x75C" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_jmp_offset_pru1" offset="0x760" width="32" description="">
		<bitfield id="FT3_4_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_4_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_len_pru1" offset="0x764" width="32" description="">
		<bitfield id="FT3_4_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_4_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_4_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_cfg_pru1" offset="0x768" width="32" description="">
		<bitfield id="FT3_4_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_4_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_4CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_t_pru1" offset="0x76C" width="32" description="">
		<bitfield id="FT3_4_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_t_mask_pru1" offset="0x770" width="32" description="">
		<bitfield id="FT3_4_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_pru1" offset="0x774" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_auto_pru1" offset="0x778" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_start_len_pru1" offset="0x77C" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_jmp_offset_pru1" offset="0x780" width="32" description="">
		<bitfield id="FT3_5_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_5_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_len_pru1" offset="0x784" width="32" description="">
		<bitfield id="FT3_5_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_5_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_5_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_cfg_pru1" offset="0x788" width="32" description="">
		<bitfield id="FT3_5_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_5_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_5CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_t_pru1" offset="0x78C" width="32" description="">
		<bitfield id="FT3_5_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_t_mask_pru1" offset="0x790" width="32" description="">
		<bitfield id="FT3_5_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_pru1" offset="0x794" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_auto_pru1" offset="0x798" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_start_len_pru1" offset="0x79C" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_jmp_offset_pru1" offset="0x7A0" width="32" description="">
		<bitfield id="FT3_6_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_6_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_len_pru1" offset="0x7A4" width="32" description="">
		<bitfield id="FT3_6_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_6_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_6_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_cfg_pru1" offset="0x7A8" width="32" description="">
		<bitfield id="FT3_6_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_6_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_6CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_t_pru1" offset="0x7AC" width="32" description="">
		<bitfield id="FT3_6_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_t_mask_pru1" offset="0x7B0" width="32" description="">
		<bitfield id="FT3_6_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_pru1" offset="0x7B4" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_auto_pru1" offset="0x7B8" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_start_len_pru1" offset="0x7BC" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_jmp_offset_pru1" offset="0x7C0" width="32" description="">
		<bitfield id="FT3_7_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_7_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_len_pru1" offset="0x7C4" width="32" description="">
		<bitfield id="FT3_7_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_7_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_7_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_cfg_pru1" offset="0x7C8" width="32" description="">
		<bitfield id="FT3_7_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_7_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_7CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_t_pru1" offset="0x7CC" width="32" description="">
		<bitfield id="FT3_7_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_t_mask_pru1" offset="0x7D0" width="32" description="">
		<bitfield id="FT3_7_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_pru1" offset="0x7D4" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_auto_pru1" offset="0x7D8" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_start_len_pru1" offset="0x7DC" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_jmp_offset_pru1" offset="0x7E0" width="32" description="">
		<bitfield id="FT3_8_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_8_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_len_pru1" offset="0x7E4" width="32" description="">
		<bitfield id="FT3_8_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_8_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_8_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_cfg_pru1" offset="0x7E8" width="32" description="">
		<bitfield id="FT3_8_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_8_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_8CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_t_pru1" offset="0x7EC" width="32" description="">
		<bitfield id="FT3_8_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_t_mask_pru1" offset="0x7F0" width="32" description="">
		<bitfield id="FT3_8_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_pru1" offset="0x7F4" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_auto_pru1" offset="0x7F8" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_start_len_pru1" offset="0x7FC" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_jmp_offset_pru1" offset="0x800" width="32" description="">
		<bitfield id="FT3_9_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_9_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_len_pru1" offset="0x804" width="32" description="">
		<bitfield id="FT3_9_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_9_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_9_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_cfg_pru1" offset="0x808" width="32" description="">
		<bitfield id="FT3_9_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_9_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_9CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_t_pru1" offset="0x80C" width="32" description="">
		<bitfield id="FT3_9_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_t_mask_pru1" offset="0x810" width="32" description="">
		<bitfield id="FT3_9_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_pru1" offset="0x814" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_auto_pru1" offset="0x818" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_start_len_pru1" offset="0x81C" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_jmp_offset_pru1" offset="0x820" width="32" description="">
		<bitfield id="FT3_10_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_10_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_len_pru1" offset="0x824" width="32" description="">
		<bitfield id="FT3_10_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_10_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_10_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_cfg_pru1" offset="0x828" width="32" description="">
		<bitfield id="FT3_10_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_10_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_10CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_t_pru1" offset="0x82C" width="32" description="">
		<bitfield id="FT3_10_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_t_mask_pru1" offset="0x830" width="32" description="">
		<bitfield id="FT3_10_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_pru1" offset="0x834" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_auto_pru1" offset="0x838" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_start_len_pru1" offset="0x83C" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_jmp_offset_pru1" offset="0x840" width="32" description="">
		<bitfield id="FT3_11_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_11_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_len_pru1" offset="0x844" width="32" description="">
		<bitfield id="FT3_11_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_11_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_11_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_cfg_pru1" offset="0x848" width="32" description="">
		<bitfield id="FT3_11_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_11_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_11CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_t_pru1" offset="0x84C" width="32" description="">
		<bitfield id="FT3_11_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_t_mask_pru1" offset="0x850" width="32" description="">
		<bitfield id="FT3_11_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_pru1" offset="0x854" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_auto_pru1" offset="0x858" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_start_len_pru1" offset="0x85C" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_jmp_offset_pru1" offset="0x860" width="32" description="">
		<bitfield id="FT3_12_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_12_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_len_pru1" offset="0x864" width="32" description="">
		<bitfield id="FT3_12_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_12_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_12_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_cfg_pru1" offset="0x868" width="32" description="">
		<bitfield id="FT3_12_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_12_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_12CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_t_pru1" offset="0x86C" width="32" description="">
		<bitfield id="FT3_12_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_t_mask_pru1" offset="0x870" width="32" description="">
		<bitfield id="FT3_12_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_pru1" offset="0x874" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_auto_pru1" offset="0x878" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_start_len_pru1" offset="0x87C" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_jmp_offset_pru1" offset="0x880" width="32" description="">
		<bitfield id="FT3_13_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_13_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_len_pru1" offset="0x884" width="32" description="">
		<bitfield id="FT3_13_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_13_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_13_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_cfg_pru1" offset="0x888" width="32" description="">
		<bitfield id="FT3_13_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_13_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_13CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_t_pru1" offset="0x88C" width="32" description="">
		<bitfield id="FT3_13_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_t_mask_pru1" offset="0x890" width="32" description="">
		<bitfield id="FT3_13_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_pru1" offset="0x894" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_auto_pru1" offset="0x898" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_start_len_pru1" offset="0x89C" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_jmp_offset_pru1" offset="0x8A0" width="32" description="">
		<bitfield id="FT3_14_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_14_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_len_pru1" offset="0x8A4" width="32" description="">
		<bitfield id="FT3_14_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_14_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_14_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_cfg_pru1" offset="0x8A8" width="32" description="">
		<bitfield id="FT3_14_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_14_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_14CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_t_pru1" offset="0x8AC" width="32" description="">
		<bitfield id="FT3_14_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_t_mask_pru1" offset="0x8B0" width="32" description="">
		<bitfield id="FT3_14_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_pru1" offset="0x8B4" width="32" description="">
		<bitfield id="FT3_START" width="15" begin="14" end="0" resetval="0x12" description="Byte count start for Filter3. Any wrt will clear all Filter3 Status Bits SW can read to determine next start during Auto " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_auto_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_auto_pru1" offset="0x8B8" width="32" description="">
		<bitfield id="FT3_START_AUTO" width="15" begin="14" end="0" resetval="0x0" description="Byte count start for Auto skip mode" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_start_len_pru1" offset="0x8BC" width="32" description="">
		<bitfield id="FT3_OFFSET_END" width="3" begin="22" end="20" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to end the compare at set the Valid flag,  rule ft3_offset_end >= ft3_offset_start To disable pattern compare set start and end to zero " range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET_START" width="3" begin="18" end="16" resetval="0x0" description="Defines which byte within FT3_[N]P[63:0] to start the compare " range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_OFFSET" width="15" begin="14" end="0" resetval="0x0" description="Determine which byte to start FT3_[N]P[63:0] operation it will start on the next byte after FT3_T completes if set to zero " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_jmp_offset_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_jmp_offset_pru1" offset="0x8C0" width="32" description="">
		<bitfield id="FT3_15_NJMP_OFFSET_PRU1" width="15" begin="30" end="16" resetval="0x0" description="Defines the Next Offset to compare when auto arm jump is enabled" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_15_IJMP_OFFSET_PRU1" width="15" begin="14" end="0" resetval="0x0" description="Defines the Intial Offset to compare when auto arm jump is enabled " range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_len_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_len_pru1" offset="0x8C4" width="32" description="">
		<bitfield id="FT3_15_LEN_BIG_EN_PRU1" width="1" begin="24" end="24" resetval="0x0" description="Enable Big Indian on Length" range="24" rwaccess="R/W"/> 
		<bitfield id="FT3_15_LEN_SIZE_BIT_PRU1" width="4" begin="19" end="16" resetval="0x0" description="Defines number of bits to extract the length for the auto skip function" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_15_LEN_START_BIT_PRU1" width="9" begin="8" end="0" resetval="0x0" description="Defines relative bit offset from the HIT byte location upto 512 bit offset the exraction to determine the on the fly length byte offset" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_cfg_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_cfg_pru1" offset="0x8C8" width="32" description="">
		<bitfield id="FT3_15_TRIG_OR_EN" width="16" begin="31" end="16" resetval="0x0" description="Trigger ft3 select for auto skip enable, if one or more set the function is enabled note you can not slect the same ft3 only others" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="FT3_15_VLAN_SKIP_EN" width="1" begin="2" end="2" resetval="0x1" description="0: Disabled  1: Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="FT3_15CFG" width="2" begin="1" end="0" resetval="0x1" description="0: Disabled  1: EQ  2: GT  3: LT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_t_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_t_pru1" offset="0x8CC" width="32" description="">
		<bitfield id="FT3_15_T" width="32" begin="31" end="0" resetval="0x0" description="Filter3 T4:T1  Note if Auto Skip is enabled then Type filter is not enabled" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_t_mask_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_t_mask_pru1" offset="0x8D0" width="32" description="">
		<bitfield id="FT3_15_T_MASK" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MT4:MT1   Note if Auto Skip is enabled then Type filter is not enabled   set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p0_pru1" offset="0x8D4" width="32" description="">
		<bitfield id="FT3_0_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p1_pru1" offset="0x8D8" width="32" description="">
		<bitfield id="FT3_0_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p_mask0_pru1" offset="0x8DC" width="32" description="">
		<bitfield id="FT3_0_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_0_p_mask1_pru1" offset="0x8E0" width="32" description="">
		<bitfield id="FT3_0_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p0_pru1" offset="0x8E4" width="32" description="">
		<bitfield id="FT3_1_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p1_pru1" offset="0x8E8" width="32" description="">
		<bitfield id="FT3_1_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p_mask0_pru1" offset="0x8EC" width="32" description="">
		<bitfield id="FT3_1_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_1_p_mask1_pru1" offset="0x8F0" width="32" description="">
		<bitfield id="FT3_1_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p0_pru1" offset="0x8F4" width="32" description="">
		<bitfield id="FT3_2_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p1_pru1" offset="0x8F8" width="32" description="">
		<bitfield id="FT3_2_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p_mask0_pru1" offset="0x8FC" width="32" description="">
		<bitfield id="FT3_2_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_2_p_mask1_pru1" offset="0x900" width="32" description="">
		<bitfield id="FT3_2_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p0_pru1" offset="0x904" width="32" description="">
		<bitfield id="FT3_3_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p1_pru1" offset="0x908" width="32" description="">
		<bitfield id="FT3_3_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p_mask0_pru1" offset="0x90C" width="32" description="">
		<bitfield id="FT3_3_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_3_p_mask1_pru1" offset="0x910" width="32" description="">
		<bitfield id="FT3_3_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p0_pru1" offset="0x914" width="32" description="">
		<bitfield id="FT3_4_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p1_pru1" offset="0x918" width="32" description="">
		<bitfield id="FT3_4_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p_mask0_pru1" offset="0x91C" width="32" description="">
		<bitfield id="FT3_4_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_4_p_mask1_pru1" offset="0x920" width="32" description="">
		<bitfield id="FT3_4_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p0_pru1" offset="0x924" width="32" description="">
		<bitfield id="FT3_5_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p1_pru1" offset="0x928" width="32" description="">
		<bitfield id="FT3_5_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p_mask0_pru1" offset="0x92C" width="32" description="">
		<bitfield id="FT3_5_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_5_p_mask1_pru1" offset="0x930" width="32" description="">
		<bitfield id="FT3_5_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p0_pru1" offset="0x934" width="32" description="">
		<bitfield id="FT3_6_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p1_pru1" offset="0x938" width="32" description="">
		<bitfield id="FT3_6_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p_mask0_pru1" offset="0x93C" width="32" description="">
		<bitfield id="FT3_6_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_6_p_mask1_pru1" offset="0x940" width="32" description="">
		<bitfield id="FT3_6_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p0_pru1" offset="0x944" width="32" description="">
		<bitfield id="FT3_7_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p1_pru1" offset="0x948" width="32" description="">
		<bitfield id="FT3_7_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p_mask0_pru1" offset="0x94C" width="32" description="">
		<bitfield id="FT3_7_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_7_p_mask1_pru1" offset="0x950" width="32" description="">
		<bitfield id="FT3_7_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p0_pru1" offset="0x954" width="32" description="">
		<bitfield id="FT3_8_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p1_pru1" offset="0x958" width="32" description="">
		<bitfield id="FT3_8_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p_mask0_pru1" offset="0x95C" width="32" description="">
		<bitfield id="FT3_8_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_8_p_mask1_pru1" offset="0x960" width="32" description="">
		<bitfield id="FT3_8_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p0_pru1" offset="0x964" width="32" description="">
		<bitfield id="FT3_9_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p1_pru1" offset="0x968" width="32" description="">
		<bitfield id="FT3_9_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p_mask0_pru1" offset="0x96C" width="32" description="">
		<bitfield id="FT3_9_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_9_p_mask1_pru1" offset="0x970" width="32" description="">
		<bitfield id="FT3_9_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p0_pru1" offset="0x974" width="32" description="">
		<bitfield id="FT3_10_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p1_pru1" offset="0x978" width="32" description="">
		<bitfield id="FT3_10_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p_mask0_pru1" offset="0x97C" width="32" description="">
		<bitfield id="FT3_10_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_10_p_mask1_pru1" offset="0x980" width="32" description="">
		<bitfield id="FT3_10_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p0_pru1" offset="0x984" width="32" description="">
		<bitfield id="FT3_11_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p1_pru1" offset="0x988" width="32" description="">
		<bitfield id="FT3_11_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p_mask0_pru1" offset="0x98C" width="32" description="">
		<bitfield id="FT3_11_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_11_p_mask1_pru1" offset="0x990" width="32" description="">
		<bitfield id="FT3_11_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p0_pru1" offset="0x994" width="32" description="">
		<bitfield id="FT3_12_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p1_pru1" offset="0x998" width="32" description="">
		<bitfield id="FT3_12_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p_mask0_pru1" offset="0x99C" width="32" description="">
		<bitfield id="FT3_12_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_12_p_mask1_pru1" offset="0x9A0" width="32" description="">
		<bitfield id="FT3_12_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p0_pru1" offset="0x9A4" width="32" description="">
		<bitfield id="FT3_13_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p1_pru1" offset="0x9A8" width="32" description="">
		<bitfield id="FT3_13_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p_mask0_pru1" offset="0x9AC" width="32" description="">
		<bitfield id="FT3_13_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_13_p_mask1_pru1" offset="0x9B0" width="32" description="">
		<bitfield id="FT3_13_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p0_pru1" offset="0x9B4" width="32" description="">
		<bitfield id="FT3_14_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p1_pru1" offset="0x9B8" width="32" description="">
		<bitfield id="FT3_14_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p_mask0_pru1" offset="0x9BC" width="32" description="">
		<bitfield id="FT3_14_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_14_p_mask1_pru1" offset="0x9C0" width="32" description="">
		<bitfield id="FT3_14_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p0_pru1" offset="0x9C4" width="32" description="">
		<bitfield id="FT3_15_P0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P4:P1  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p1_pru1" offset="0x9C8" width="32" description="">
		<bitfield id="FT3_15_P1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 P8:P5  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p_mask0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p_mask0_pru1" offset="0x9CC" width="32" description="">
		<bitfield id="FT3_15_P_MASK0" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP4:MP1    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p_mask1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft3_15_p_mask1_pru1" offset="0x9D0" width="32" description="">
		<bitfield id="FT3_15_P_MASK1" width="32" begin="31" end="0" resetval="0x0" description="Filter3 MP8:MP5    set to 1 to mask that bit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft_rx_ptr_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_ft_rx_ptr_pru1" offset="0x9D4" width="32" description="">
		<bitfield id="FT_RX_PTR_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX current filter Byte Count  " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class0_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class0_and_en_pru1" offset="0x9D8" width="32" description="">
		<bitfield id="RX_CLASS0_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class0_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class0_or_en_pru1" offset="0x9DC" width="32" description="">
		<bitfield id="RX_CLASS0_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class1_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class1_and_en_pru1" offset="0x9E0" width="32" description="">
		<bitfield id="RX_CLASS1_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class1_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class1_or_en_pru1" offset="0x9E4" width="32" description="">
		<bitfield id="RX_CLASS1_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class2_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class2_and_en_pru1" offset="0x9E8" width="32" description="">
		<bitfield id="RX_CLASS2_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class2_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class2_or_en_pru1" offset="0x9EC" width="32" description="">
		<bitfield id="RX_CLASS2_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class3_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class3_and_en_pru1" offset="0x9F0" width="32" description="">
		<bitfield id="RX_CLASS3_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class3_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class3_or_en_pru1" offset="0x9F4" width="32" description="">
		<bitfield id="RX_CLASS3_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class4_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class4_and_en_pru1" offset="0x9F8" width="32" description="">
		<bitfield id="RX_CLASS4_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class4_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class4_or_en_pru1" offset="0x9FC" width="32" description="">
		<bitfield id="RX_CLASS4_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class5_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class5_and_en_pru1" offset="0xA00" width="32" description="">
		<bitfield id="RX_CLASS5_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class5_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class5_or_en_pru1" offset="0xA04" width="32" description="">
		<bitfield id="RX_CLASS5_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class6_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class6_and_en_pru1" offset="0xA08" width="32" description="">
		<bitfield id="RX_CLASS6_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class6_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class6_or_en_pru1" offset="0xA0C" width="32" description="">
		<bitfield id="RX_CLASS6_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class7_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class7_and_en_pru1" offset="0xA10" width="32" description="">
		<bitfield id="RX_CLASS7_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class7_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class7_or_en_pru1" offset="0xA14" width="32" description="">
		<bitfield id="RX_CLASS7_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class8_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class8_and_en_pru1" offset="0xA18" width="32" description="">
		<bitfield id="RX_CLASS8_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class8_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class8_or_en_pru1" offset="0xA1C" width="32" description="">
		<bitfield id="RX_CLASS8_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class9_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class9_and_en_pru1" offset="0xA20" width="32" description="">
		<bitfield id="RX_CLASS9_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class9_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class9_or_en_pru1" offset="0xA24" width="32" description="">
		<bitfield id="RX_CLASS9_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class10_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class10_and_en_pru1" offset="0xA28" width="32" description="">
		<bitfield id="RX_CLASS10_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class10_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class10_or_en_pru1" offset="0xA2C" width="32" description="">
		<bitfield id="RX_CLASS10_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class11_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class11_and_en_pru1" offset="0xA30" width="32" description="">
		<bitfield id="RX_CLASS11_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class11_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class11_or_en_pru1" offset="0xA34" width="32" description="">
		<bitfield id="RX_CLASS11_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class12_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class12_and_en_pru1" offset="0xA38" width="32" description="">
		<bitfield id="RX_CLASS12_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class12_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class12_or_en_pru1" offset="0xA3C" width="32" description="">
		<bitfield id="RX_CLASS12_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class13_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class13_and_en_pru1" offset="0xA40" width="32" description="">
		<bitfield id="RX_CLASS13_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class13_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class13_or_en_pru1" offset="0xA44" width="32" description="">
		<bitfield id="RX_CLASS13_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class14_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class14_and_en_pru1" offset="0xA48" width="32" description="">
		<bitfield id="RX_CLASS14_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class14_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class14_or_en_pru1" offset="0xA4C" width="32" description="">
		<bitfield id="RX_CLASS14_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class15_and_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class15_and_en_pru1" offset="0xA50" width="32" description="">
		<bitfield id="RX_CLASS15_AND_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class and enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class15_or_en_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class15_or_en_pru1" offset="0xA54" width="32" description="">
		<bitfield id="RX_CLASS15_OR_EN" width="32" begin="31" end="0" resetval="0x0" description="rx class or enabels   " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg1_pru1" offset="0xA58" width="32" description="">
		<bitfield id="RX_CLASS15_SEL" width="2" begin="31" end="30" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS14_SEL" width="2" begin="29" end="28" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="29 - 28" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS13_SEL" width="2" begin="27" end="26" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="27 - 26" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS12_SEL" width="2" begin="25" end="24" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="25 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS11_SEL" width="2" begin="23" end="22" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS10_SEL" width="2" begin="21" end="20" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="21 - 20" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS9_SEL" width="2" begin="19" end="18" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS8_SEL" width="2" begin="17" end="16" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS7_SEL" width="2" begin="15" end="14" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS6_SEL" width="2" begin="13" end="12" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS5_SEL" width="2" begin="11" end="10" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="11 - 10" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS4_SEL" width="2" begin="9" end="8" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS3_SEL" width="2" begin="7" end="6" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="7 - 6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS2_SEL" width="2" begin="5" end="4" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS1_SEL" width="2" begin="3" end="2" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS0_SEL" width="2" begin="1" end="0" resetval="0x0" description="rx class final term selection  00: OR 01: AND 10: OR AND AND OR 11: OR OR AND" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg2_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_cfg2_pru1" offset="0xA5C" width="32" description="">
		<bitfield id="RX_CLASS_OR_NV" width="16" begin="31" end="16" resetval="0x0" description="rx class or nv enable   " range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_AND_NV" width="16" begin="15" end="0" resetval="0x0" description="rx class and nv enable   " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates0_pru1" offset="0xA60" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN0" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK0" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK0" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK0" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL0" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates1_pru1" offset="0xA64" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN1" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK1" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK1" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK1" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL1" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates2_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates2_pru1" offset="0xA68" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN2" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK2" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK2" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK2" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL2" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates3_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates3_pru1" offset="0xA6C" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN3" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK3" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK3" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK3" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL3" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates4_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates4_pru1" offset="0xA70" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN4" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK4" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK4" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK4" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL4" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates5_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates5_pru1" offset="0xA74" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN5" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK5" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK5" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK5" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL5" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates6_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates6_pru1" offset="0xA78" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN6" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK6" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK6" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK6" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL6" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates7_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates7_pru1" offset="0xA7C" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN7" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK7" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK7" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK7" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL7" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates8_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates8_pru1" offset="0xA80" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN8" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK8" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK8" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK8" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL8" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates9_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates9_pru1" offset="0xA84" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN9" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK9" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK9" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK9" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL9" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates10_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates10_pru1" offset="0xA88" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN10" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK10" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK10" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK10" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL10" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates11_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates11_pru1" offset="0xA8C" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN11" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK11" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK11" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK11" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL11" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates12_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates12_pru1" offset="0xA90" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN12" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK12" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK12" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK12" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL12" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates13_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates13_pru1" offset="0xA94" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN13" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK13" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK13" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK13" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL13" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates14_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates14_pru1" offset="0xA98" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN14" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK14" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK14" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK14" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL14" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates15_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_class_gates15_pru1" offset="0xA9C" width="32" description="">
		<bitfield id="RX_RED_PHASE_EN15" width="1" begin="8" end="8" resetval="0x0" description="red phase neable 0: disable 1: enable" range="8" rwaccess="R/W"/> 
		<bitfield id="RX_ALLOW_MASK15" width="1" begin="6" end="6" resetval="0x1" description="allow mask      0: unmask 1: mask" range="6" rwaccess="R/W"/> 
		<bitfield id="RX_CLASS_RAW_MASK15" width="1" begin="5" end="5" resetval="0x1" description="class raw mask  0: unmask 1: mask " range="5" rwaccess="R/W"/> 
		<bitfield id="RX_PHASE_MASK15" width="1" begin="4" end="4" resetval="0x1" description="time phase mask 0: unmask 1: mask " range="4" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_GATE_SEL15" width="3" begin="2" end="0" resetval="0x0" description="defines which rx_rate will gate rx_class " range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_green_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_green_pru1" offset="0xAA0" width="32" description="">
		<bitfield id="RX_GREEN_VAL" width="1" begin="4" end="4" resetval="0x0" description="0 RED 1 GREEN status " range="4" rwaccess="R"/> 
		<bitfield id="RX_GREEN_CMP_SEL" width="4" begin="3" end="0" resetval="0x0" description="define which IEP CMP start green   " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_sa_hash_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_sa_hash_pru1" offset="0xAA4" width="32" description="">
		<bitfield id="SA_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="SA Hash Seed" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_conn_hash_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_conn_hash_pru1" offset="0xAA8" width="32" description="">
		<bitfield id="CONN_HASH_SEED" width="10" begin="9" end="0" resetval="0x0" description="Connection Hash Seed" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_conn_hash_start_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_conn_hash_start_pru1" offset="0xAAC" width="32" description="">
		<bitfield id="CONN_HASH_START" width="15" begin="14" end="0" resetval="0x0" description="Connection Hash Start which 4 Bytes to hash" range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg0_pru1" offset="0xAB0" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE0" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg1_pru1" offset="0xAB4" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE1" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg2_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg2_pru1" offset="0xAB8" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE2" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg3_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg3_pru1" offset="0xABC" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE3" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg4_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg4_pru1" offset="0xAC0" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE4" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg5_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg5_pru1" offset="0xAC4" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE5" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg6_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg6_pru1" offset="0xAC8" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE6" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg7_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_cfg7_pru1" offset="0xACC" width="32" description="">
		<bitfield id="RX_RATE_CIR_IDLE7" width="32" begin="31" end="0" resetval="0x0" description="RX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_src_sel0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_src_sel0_pru1" offset="0xAD0" width="32" description="">
		<bitfield id="RX_RATE_SRC_SEL3" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL2" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL1" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL0" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_src_sel1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_rate_src_sel1_pru1" offset="0xAD4" width="32" description="">
		<bitfield id="RX_RATE_SRC_SEL7" width="6" begin="29" end="24" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL6" width="6" begin="21" end="16" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL5" width="6" begin="13" end="8" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="13 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_RATE_SRC_SEL4" width="6" begin="5" end="0" resetval="0x0" description="Map which filter/flag/class hit that rate logic uses, see table for mapping  " range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_0_pru1" offset="0xAD8" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE0" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_0_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_0_pru1" offset="0xADC" width="32" description="">
		<bitfield id="TX_RATE_ALLOW0" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN0" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN0" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_1_pru1" offset="0xAE0" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE1" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_1_pru1" offset="0xAE4" width="32" description="">
		<bitfield id="TX_RATE_ALLOW1" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN1" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN1" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_2_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_2_pru1" offset="0xAE8" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE2" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_2_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_2_pru1" offset="0xAEC" width="32" description="">
		<bitfield id="TX_RATE_ALLOW2" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN2" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN2" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_3_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_3_pru1" offset="0xAF0" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE3" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_3_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_3_pru1" offset="0xAF4" width="32" description="">
		<bitfield id="TX_RATE_ALLOW3" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN3" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN3" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_4_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_4_pru1" offset="0xAF8" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE4" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_4_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_4_pru1" offset="0xAFC" width="32" description="">
		<bitfield id="TX_RATE_ALLOW4" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN4" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN4" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_5_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_5_pru1" offset="0xB00" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE5" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_5_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_5_pru1" offset="0xB04" width="32" description="">
		<bitfield id="TX_RATE_ALLOW5" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN5" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN5" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_6_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_6_pru1" offset="0xB08" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE6" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_6_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_6_pru1" offset="0xB0C" width="32" description="">
		<bitfield id="TX_RATE_ALLOW6" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN6" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN6" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_7_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg1_7_pru1" offset="0xB10" width="32" description="">
		<bitfield id="TX_RATE_CIR_IDLE7" width="32" begin="31" end="0" resetval="0x0" description="TX Rate Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle including EOF.   The PIR counter is disabled with a zero value and packets will not be marked RED " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_7_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_rate_cfg2_7_pru1" offset="0xB14" width="32" description="">
		<bitfield id="TX_RATE_ALLOW7" width="1" begin="17" end="17" resetval="0x0" description="TX Rate Pkt Enable" range="17" rwaccess="R"/> 
		<bitfield id="TX_RATE_EN7" width="1" begin="16" end="16" resetval="0x0" description="TX Rate Pkt Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TX_RATE_LEN7" width="16" begin="15" end="0" resetval="0x0" description="TX Rate Pkt Length " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_good_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_good_pru1" offset="0xB18" width="32" description="">
		<bitfield id="RX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="RX Good Frame Count Inc on none min err max err crc err odd err, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bc_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bc_pru1" offset="0xB1C" width="32" description="">
		<bitfield id="RX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX BC Frame Count Inc on BC type, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_mc_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_mc_pru1" offset="0xB20" width="32" description="">
		<bitfield id="RX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MC Frame Count Inc on MC type, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_crc_err_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_crc_err_pru1" offset="0xB24" width="32" description="">
		<bitfield id="RX_CRC_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX CRC Err Frame Count Inc on crc err, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_mii_err_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_mii_err_pru1" offset="0xB28" width="32" description="">
		<bitfield id="RX_MII_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MII Err Frame Count Inc on mii sgmii rgmii err, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_odd_err_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_odd_err_pru1" offset="0xB2C" width="32" description="">
		<bitfield id="RX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX Odd Nibble Frame Count Inc on odd nibble mii, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_max_size_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_max_size_pru1" offset="0xB30" width="32" description="">
		<bitfield id="RX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x2000" description="RX MAX Size Frame Count Limit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_max_err_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_max_err_pru1" offset="0xB34" width="32" description="">
		<bitfield id="RX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MAX Size Err Frame Count Inc if > than Limit, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_min_size_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_min_size_pru1" offset="0xB38" width="32" description="">
		<bitfield id="RX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x64" description="RX MIN Size Frame Limit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_min_err_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_min_err_pru1" offset="0xB3C" width="32" description="">
		<bitfield id="RX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX MIN Size Frame Count Inc if &#60; than limit, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_overrun_err_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_overrun_err_pru1" offset="0xB40" width="32" description="">
		<bitfield id="RX_OVERRUN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX L1 FIFO overflow Frame Count Inc on overflow event, Wrt subtracts" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class0_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class0_hit_pru1" offset="0xB44" width="32" description="">
		<bitfield id="RX_STAT_CLASS0_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class0 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class1_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class1_hit_pru1" offset="0xB48" width="32" description="">
		<bitfield id="RX_STAT_CLASS1_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class1 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class2_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class2_hit_pru1" offset="0xB4C" width="32" description="">
		<bitfield id="RX_STAT_CLASS2_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class2 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class3_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class3_hit_pru1" offset="0xB50" width="32" description="">
		<bitfield id="RX_STAT_CLASS3_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class3 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class4_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class4_hit_pru1" offset="0xB54" width="32" description="">
		<bitfield id="RX_STAT_CLASS4_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class4 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class5_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class5_hit_pru1" offset="0xB58" width="32" description="">
		<bitfield id="RX_STAT_CLASS5_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class5 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class6_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class6_hit_pru1" offset="0xB5C" width="32" description="">
		<bitfield id="RX_STAT_CLASS6_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class6 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class7_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class7_hit_pru1" offset="0xB60" width="32" description="">
		<bitfield id="RX_STAT_CLASS7_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class7 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class8_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class8_hit_pru1" offset="0xB64" width="32" description="">
		<bitfield id="RX_STAT_CLASS8_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class8 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class9_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class9_hit_pru1" offset="0xB68" width="32" description="">
		<bitfield id="RX_STAT_CLASS9_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class9 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class10_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class10_hit_pru1" offset="0xB6C" width="32" description="">
		<bitfield id="RX_STAT_CLASS10_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class10 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class11_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class11_hit_pru1" offset="0xB70" width="32" description="">
		<bitfield id="RX_STAT_CLASS11_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class11 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class12_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class12_hit_pru1" offset="0xB74" width="32" description="">
		<bitfield id="RX_STAT_CLASS12_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class12 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class13_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class13_hit_pru1" offset="0xB78" width="32" description="">
		<bitfield id="RX_STAT_CLASS13_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class13 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class14_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class14_hit_pru1" offset="0xB7C" width="32" description="">
		<bitfield id="RX_STAT_CLASS14_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class14 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class15_hit_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_class15_hit_pru1" offset="0xB80" width="32" description="">
		<bitfield id="RX_STAT_CLASS15_PRU1" width="32" begin="31" end="0" resetval="0x0" description="RX Class15 Hit Count, Wrt subtracts" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_smd_frag_err_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_smd_frag_err_pru1" offset="0xB84" width="32" description="">
		<bitfield id="RX_STAT_SMD_ERR_PRU1" width="8" begin="31" end="24" resetval="0x0" description="RX SMDS Error Count, Inc when first none 0x55 does not match any valid SMD, Wrt subtracts" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_STAT_FRAG_ERR_PRU1" width="8" begin="23" end="16" resetval="0x0" description="RX Frag_Cnt Seq Error Count, Wrt subtracts" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_STAT_SMDC_ERR_PRU1" width="8" begin="15" end="8" resetval="0x0" description="RX SMDCx Seq Error Count, Wrt subtracts" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_STAT_SMDS_ERR_PRU1" width="8" begin="7" end="0" resetval="0x0" description="RX SMDSx Seq Error Count, Wrt subtracts" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt1_size_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt1_size_pru1" offset="0xB88" width="32" description="">
		<bitfield id="RX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x64" description="RX Bucket1 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt2_size_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt2_size_pru1" offset="0xB8C" width="32" description="">
		<bitfield id="RX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x128" description="RX Bucket2 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt3_size_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt3_size_pru1" offset="0xB90" width="32" description="">
		<bitfield id="RX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x256" description="RX Bucket3 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt4_size_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt4_size_pru1" offset="0xB94" width="32" description="">
		<bitfield id="RX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x512" description="RX Bucket4 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_64_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_64_pru1" offset="0xB98" width="32" description="">
		<bitfield id="RX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="RX 64Byte Frame Count Inc if 64B size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt1_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt1_pru1" offset="0xB9C" width="32" description="">
		<bitfield id="RX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket1 Frame Count Inc if &#60;= than Bucket1 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt2_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt2_pru1" offset="0xBA0" width="32" description="">
		<bitfield id="RX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket2 Frame Count Inc if &#60;= than Bucket2 Byte Size and if > than Bucket1 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt3_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt3_pru1" offset="0xBA4" width="32" description="">
		<bitfield id="RX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket3 Frame Count Inc if &#60;= than Bucket3 Byte Size and if > than Bucket2 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt4_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt4_pru1" offset="0xBA8" width="32" description="">
		<bitfield id="RX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket4 Frame Count Inc if &#60;= than Bucket4 Byte Size and if > than Bucket3 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt5_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_bkt5_pru1" offset="0xBAC" width="32" description="">
		<bitfield id="RX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="RX Bucket5 Frame Count Inc if > than Bucket4 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_total_bytes_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rx_stat_total_bytes_pru1" offset="0xBB0" width="32" description="">
		<bitfield id="RX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX Total Byte Count" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rxtx_stat_total_bytes_pru1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_rxtx_stat_total_bytes_pru1" offset="0xBB4" width="32" description="">
		<bitfield id="RXTX_STAT_TOTAL_BYTES_PRU" width="32" begin="31" end="0" resetval="0x0" description="RX and TX Total Byte Count" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_good_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_good_port1" offset="0xBB8" width="32" description="">
		<bitfield id="TX_GOOD_FRM_CNT" width="32" begin="31" end="0" resetval="0x0" description="TX Good Frame Count Inc if no min size err max size err or mii odd nibble" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bc_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bc_port1" offset="0xBBC" width="32" description="">
		<bitfield id="TX_BC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX BC Frame Count Inc if BC" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_mc_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_mc_port1" offset="0xBC0" width="32" description="">
		<bitfield id="TX_MC_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MC Frame Count Inc if MC" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_odd_err_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_odd_err_port1" offset="0xBC4" width="32" description="">
		<bitfield id="TX_ODD_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX Odd Nibble Frame Count Inc if mii odd nibble" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_underflow_err_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_underflow_err_port1" offset="0xBC8" width="32" description="">
		<bitfield id="TX_UNDERFLOW_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Underflow Error Cnt" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_max_size_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_max_size_port1" offset="0xBCC" width="32" description="">
		<bitfield id="TX_MAX_SIZE_FRM" width="16" begin="15" end="0" resetval="0x2000" description="TX MAX Size Frame Count Limit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_max_err_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_max_err_port1" offset="0xBD0" width="32" description="">
		<bitfield id="TX_MAX_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MAX Size Err Frame Count Inc if > max Limit " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_min_size_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_min_size_port1" offset="0xBD4" width="32" description="">
		<bitfield id="TX_MIN_SIZE_FRM" width="16" begin="15" end="0" resetval="0x64" description="TX MIN Size Frame Count Limit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_min_err_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_min_err_port1" offset="0xBD8" width="32" description="">
		<bitfield id="TX_MIN_ERR_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX MIN Size Err Frame Count Inc if &#60; min Limit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt1_size_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt1_size_port1" offset="0xBDC" width="32" description="">
		<bitfield id="TX_STAT_BKT1_SIZE" width="14" begin="13" end="0" resetval="0x64" description="TX Bucket1 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt2_size_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt2_size_port1" offset="0xBE0" width="32" description="">
		<bitfield id="TX_STAT_BKT2_SIZE" width="14" begin="13" end="0" resetval="0x128" description="TX Bucket2 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt3_size_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt3_size_port1" offset="0xBE4" width="32" description="">
		<bitfield id="TX_STAT_BKT3_SIZE" width="14" begin="13" end="0" resetval="0x256" description="TX Bucket3 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt4_size_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt4_size_port1" offset="0xBE8" width="32" description="">
		<bitfield id="TX_STAT_BKT4_SIZE" width="14" begin="13" end="0" resetval="0x512" description="TX Bucket4 Byte Size" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_64_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_64_port1" offset="0xBEC" width="32" description="">
		<bitfield id="TX_64_FRM_CNT" width="16" begin="15" end="0" resetval="0x0" description="TX 64Byte Frame Count Inc if 64B" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt1_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt1_port1" offset="0xBF0" width="32" description="">
		<bitfield id="TX_STAT_BKT1" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket1 Inc if &#60;= than Bucket1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt2_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt2_port1" offset="0xBF4" width="32" description="">
		<bitfield id="TX_STAT_BKT2" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket2 Inc if &#60;= than Bucket2 Byte Size and if > than Bucket1 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt3_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt3_port1" offset="0xBF8" width="32" description="">
		<bitfield id="TX_STAT_BKT3" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket3 Inc if &#60;= than Bucket3 Byte Size and if > than Bucket2 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt4_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt4_port1" offset="0xBFC" width="32" description="">
		<bitfield id="TX_STAT_BKT4" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket4 Inc if &#60;= than Bucket4 Byte Size and if > than Bucket3 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt5_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_bkt5_port1" offset="0xC00" width="32" description="">
		<bitfield id="TX_STAT_BKT5" width="16" begin="15" end="0" resetval="0x0" description="TX Bucket5 Inc if > than Bucket4 Byte Size" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_total_bytes_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_stat_total_bytes_port1" offset="0xC04" width="32" description="">
		<bitfield id="TX_TOTAL_STAT_BYTES_PORT" width="32" begin="31" end="0" resetval="0x0" description="TX Total Byte Count of all Frames" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_hsr_tag_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_hsr_tag_port1" offset="0xC08" width="32" description="">
		<bitfield id="TX_HSR_TAG" width="32" begin="31" end="0" resetval="0x35119" description="HSR TAG" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_hsr_seq_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_hsr_seq_port1" offset="0xC0C" width="32" description="">
		<bitfield id="TX_HSR_SEQ" width="16" begin="15" end="0" resetval="0x0" description="HSR Seq count. It will incr for every HSR type " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_vlan_type_tag_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_vlan_type_tag_port1" offset="0xC10" width="32" description="">
		<bitfield id="TX_VLAN_TYPE_TAG" width="16" begin="15" end="0" resetval="0x129" description="TX VLAN Type Tag, match to enable VLAN removal " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_vlan_ins_tag_port1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_tx_vlan_ins_tag_port1" offset="0xC14" width="32" description="">
		<bitfield id="TX_VLAN_INS_TAG" width="32" begin="31" end="0" resetval="0x1" description="TX VLAN Insertion " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue0" offset="0xD00" width="32" description="">
		<bitfield id="QUEUE_H_PTR0" width="16" begin="15" end="0" resetval="0x0" description="Queue 0" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue1" offset="0xD04" width="32" description="">
		<bitfield id="QUEUE_H_PTR1" width="16" begin="15" end="0" resetval="0x0" description="Queue 1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue2" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue2" offset="0xD08" width="32" description="">
		<bitfield id="QUEUE_H_PTR2" width="16" begin="15" end="0" resetval="0x0" description="Queue 2" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue3" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue3" offset="0xD0C" width="32" description="">
		<bitfield id="QUEUE_H_PTR3" width="16" begin="15" end="0" resetval="0x0" description="Queue 3" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue4" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue4" offset="0xD10" width="32" description="">
		<bitfield id="QUEUE_H_PTR4" width="16" begin="15" end="0" resetval="0x0" description="Queue 4" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue5" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue5" offset="0xD14" width="32" description="">
		<bitfield id="QUEUE_H_PTR5" width="16" begin="15" end="0" resetval="0x0" description="Queue 5" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue6" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue6" offset="0xD18" width="32" description="">
		<bitfield id="QUEUE_H_PTR6" width="16" begin="15" end="0" resetval="0x0" description="Queue 6" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue7" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue7" offset="0xD1C" width="32" description="">
		<bitfield id="QUEUE_H_PTR7" width="16" begin="15" end="0" resetval="0x0" description="Queue 7" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue8" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue8" offset="0xD20" width="32" description="">
		<bitfield id="QUEUE_H_PTR8" width="16" begin="15" end="0" resetval="0x0" description="Queue 8" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue9" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue9" offset="0xD24" width="32" description="">
		<bitfield id="QUEUE_H_PTR9" width="16" begin="15" end="0" resetval="0x0" description="Queue 9" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue10" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue10" offset="0xD28" width="32" description="">
		<bitfield id="QUEUE_H_PTR10" width="16" begin="15" end="0" resetval="0x0" description="Queue 10" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue11" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue11" offset="0xD2C" width="32" description="">
		<bitfield id="QUEUE_H_PTR11" width="16" begin="15" end="0" resetval="0x0" description="Queue 11" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue12" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue12" offset="0xD30" width="32" description="">
		<bitfield id="QUEUE_H_PTR12" width="16" begin="15" end="0" resetval="0x0" description="Queue 12" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue13" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue13" offset="0xD34" width="32" description="">
		<bitfield id="QUEUE_H_PTR13" width="16" begin="15" end="0" resetval="0x0" description="Queue 13" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue14" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue14" offset="0xD38" width="32" description="">
		<bitfield id="QUEUE_H_PTR14" width="16" begin="15" end="0" resetval="0x0" description="Queue 14" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue15" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue15" offset="0xD3C" width="32" description="">
		<bitfield id="QUEUE_H_PTR15" width="16" begin="15" end="0" resetval="0x0" description="Queue 15" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue16" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue16" offset="0xD40" width="32" description="">
		<bitfield id="QUEUE_H_PTR16" width="16" begin="15" end="0" resetval="0x0" description="Queue 16" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue17" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue17" offset="0xD44" width="32" description="">
		<bitfield id="QUEUE_H_PTR17" width="16" begin="15" end="0" resetval="0x0" description="Queue 17" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue18" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue18" offset="0xD48" width="32" description="">
		<bitfield id="QUEUE_H_PTR18" width="16" begin="15" end="0" resetval="0x0" description="Queue 18" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue19" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue19" offset="0xD4C" width="32" description="">
		<bitfield id="QUEUE_H_PTR19" width="16" begin="15" end="0" resetval="0x0" description="Queue 19" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue20" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue20" offset="0xD50" width="32" description="">
		<bitfield id="QUEUE_H_PTR20" width="16" begin="15" end="0" resetval="0x0" description="Queue 20" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue21" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue21" offset="0xD54" width="32" description="">
		<bitfield id="QUEUE_H_PTR21" width="16" begin="15" end="0" resetval="0x0" description="Queue 21" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue22" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue22" offset="0xD58" width="32" description="">
		<bitfield id="QUEUE_H_PTR22" width="16" begin="15" end="0" resetval="0x0" description="Queue 22" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue23" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue23" offset="0xD5C" width="32" description="">
		<bitfield id="QUEUE_H_PTR23" width="16" begin="15" end="0" resetval="0x0" description="Queue 23" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue24" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue24" offset="0xD60" width="32" description="">
		<bitfield id="QUEUE_H_PTR24" width="16" begin="15" end="0" resetval="0x0" description="Queue 24" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue25" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue25" offset="0xD64" width="32" description="">
		<bitfield id="QUEUE_H_PTR25" width="16" begin="15" end="0" resetval="0x0" description="Queue 25" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue26" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue26" offset="0xD68" width="32" description="">
		<bitfield id="QUEUE_H_PTR26" width="16" begin="15" end="0" resetval="0x0" description="Queue 26" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue27" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue27" offset="0xD6C" width="32" description="">
		<bitfield id="QUEUE_H_PTR27" width="16" begin="15" end="0" resetval="0x0" description="Queue 27" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue28" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue28" offset="0xD70" width="32" description="">
		<bitfield id="QUEUE_H_PTR28" width="16" begin="15" end="0" resetval="0x0" description="Queue 28" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue29" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue29" offset="0xD74" width="32" description="">
		<bitfield id="QUEUE_H_PTR29" width="16" begin="15" end="0" resetval="0x0" description="Queue 29" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue30" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue30" offset="0xD78" width="32" description="">
		<bitfield id="QUEUE_H_PTR30" width="16" begin="15" end="0" resetval="0x0" description="Queue 30" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue31" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue31" offset="0xD7C" width="32" description="">
		<bitfield id="QUEUE_H_PTR31" width="16" begin="15" end="0" resetval="0x0" description="Queue 31" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue32" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue32" offset="0xD80" width="32" description="">
		<bitfield id="QUEUE_H_PTR32" width="16" begin="15" end="0" resetval="0x0" description="Queue 32" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue33" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue33" offset="0xD84" width="32" description="">
		<bitfield id="QUEUE_H_PTR33" width="16" begin="15" end="0" resetval="0x0" description="Queue 33" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue34" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue34" offset="0xD88" width="32" description="">
		<bitfield id="QUEUE_H_PTR34" width="16" begin="15" end="0" resetval="0x0" description="Queue 34" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue35" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue35" offset="0xD8C" width="32" description="">
		<bitfield id="QUEUE_H_PTR35" width="16" begin="15" end="0" resetval="0x0" description="Queue 35" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue36" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue36" offset="0xD90" width="32" description="">
		<bitfield id="QUEUE_H_PTR36" width="16" begin="15" end="0" resetval="0x0" description="Queue 36" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue37" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue37" offset="0xD94" width="32" description="">
		<bitfield id="QUEUE_H_PTR37" width="16" begin="15" end="0" resetval="0x0" description="Queue 37" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue38" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue38" offset="0xD98" width="32" description="">
		<bitfield id="QUEUE_H_PTR38" width="16" begin="15" end="0" resetval="0x0" description="Queue 38" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue39" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue39" offset="0xD9C" width="32" description="">
		<bitfield id="QUEUE_H_PTR39" width="16" begin="15" end="0" resetval="0x0" description="Queue 39" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue40" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue40" offset="0xDA0" width="32" description="">
		<bitfield id="QUEUE_H_PTR40" width="16" begin="15" end="0" resetval="0x0" description="Queue 40" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue41" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue41" offset="0xDA4" width="32" description="">
		<bitfield id="QUEUE_H_PTR41" width="16" begin="15" end="0" resetval="0x0" description="Queue 41" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue42" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue42" offset="0xDA8" width="32" description="">
		<bitfield id="QUEUE_H_PTR42" width="16" begin="15" end="0" resetval="0x0" description="Queue 42" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue43" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue43" offset="0xDAC" width="32" description="">
		<bitfield id="QUEUE_H_PTR43" width="16" begin="15" end="0" resetval="0x0" description="Queue 43" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue44" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue44" offset="0xDB0" width="32" description="">
		<bitfield id="QUEUE_H_PTR44" width="16" begin="15" end="0" resetval="0x0" description="Queue 44" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue45" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue45" offset="0xDB4" width="32" description="">
		<bitfield id="QUEUE_H_PTR45" width="16" begin="15" end="0" resetval="0x0" description="Queue 45" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue46" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue46" offset="0xDB8" width="32" description="">
		<bitfield id="QUEUE_H_PTR46" width="16" begin="15" end="0" resetval="0x0" description="Queue 46" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue47" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue47" offset="0xDBC" width="32" description="">
		<bitfield id="QUEUE_H_PTR47" width="16" begin="15" end="0" resetval="0x0" description="Queue 47" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue48" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue48" offset="0xDC0" width="32" description="">
		<bitfield id="QUEUE_H_PTR48" width="16" begin="15" end="0" resetval="0x0" description="Queue 48" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue49" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue49" offset="0xDC4" width="32" description="">
		<bitfield id="QUEUE_H_PTR49" width="16" begin="15" end="0" resetval="0x0" description="Queue 49" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue50" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue50" offset="0xDC8" width="32" description="">
		<bitfield id="QUEUE_H_PTR50" width="16" begin="15" end="0" resetval="0x0" description="Queue 50" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue51" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue51" offset="0xDCC" width="32" description="">
		<bitfield id="QUEUE_H_PTR51" width="16" begin="15" end="0" resetval="0x0" description="Queue 51" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue52" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue52" offset="0xDD0" width="32" description="">
		<bitfield id="QUEUE_H_PTR52" width="16" begin="15" end="0" resetval="0x0" description="Queue 52" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue53" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue53" offset="0xDD4" width="32" description="">
		<bitfield id="QUEUE_H_PTR53" width="16" begin="15" end="0" resetval="0x0" description="Queue 53" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue54" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue54" offset="0xDD8" width="32" description="">
		<bitfield id="QUEUE_H_PTR54" width="16" begin="15" end="0" resetval="0x0" description="Queue 54" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue55" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue55" offset="0xDDC" width="32" description="">
		<bitfield id="QUEUE_H_PTR55" width="16" begin="15" end="0" resetval="0x0" description="Queue 55" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue56" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue56" offset="0xDE0" width="32" description="">
		<bitfield id="QUEUE_H_PTR56" width="16" begin="15" end="0" resetval="0x0" description="Queue 56" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue57" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue57" offset="0xDE4" width="32" description="">
		<bitfield id="QUEUE_H_PTR57" width="16" begin="15" end="0" resetval="0x0" description="Queue 57" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue58" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue58" offset="0xDE8" width="32" description="">
		<bitfield id="QUEUE_H_PTR58" width="16" begin="15" end="0" resetval="0x0" description="Queue 58" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue59" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue59" offset="0xDEC" width="32" description="">
		<bitfield id="QUEUE_H_PTR59" width="16" begin="15" end="0" resetval="0x0" description="Queue 59" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue60" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue60" offset="0xDF0" width="32" description="">
		<bitfield id="QUEUE_H_PTR60" width="16" begin="15" end="0" resetval="0x0" description="Queue 60" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue61" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue61" offset="0xDF4" width="32" description="">
		<bitfield id="QUEUE_H_PTR61" width="16" begin="15" end="0" resetval="0x0" description="Queue 61" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue62" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue62" offset="0xDF8" width="32" description="">
		<bitfield id="QUEUE_H_PTR62" width="16" begin="15" end="0" resetval="0x0" description="Queue 62" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue63" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue63" offset="0xDFC" width="32" description="">
		<bitfield id="QUEUE_H_PTR63" width="16" begin="15" end="0" resetval="0x0" description="Queue 63" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek0" offset="0xE00" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR0" width="16" begin="15" end="0" resetval="0x0" description="Queue 0 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek1" offset="0xE04" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR1" width="16" begin="15" end="0" resetval="0x0" description="Queue 1 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek2" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek2" offset="0xE08" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR2" width="16" begin="15" end="0" resetval="0x0" description="Queue 2 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek3" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek3" offset="0xE0C" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR3" width="16" begin="15" end="0" resetval="0x0" description="Queue 3 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek4" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek4" offset="0xE10" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR4" width="16" begin="15" end="0" resetval="0x0" description="Queue 4 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek5" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek5" offset="0xE14" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR5" width="16" begin="15" end="0" resetval="0x0" description="Queue 5 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek6" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek6" offset="0xE18" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR6" width="16" begin="15" end="0" resetval="0x0" description="Queue 6 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek7" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek7" offset="0xE1C" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR7" width="16" begin="15" end="0" resetval="0x0" description="Queue 7 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek8" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek8" offset="0xE20" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR8" width="16" begin="15" end="0" resetval="0x0" description="Queue 8 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek9" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek9" offset="0xE24" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR9" width="16" begin="15" end="0" resetval="0x0" description="Queue 9 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek10" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek10" offset="0xE28" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR10" width="16" begin="15" end="0" resetval="0x0" description="Queue 10 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek11" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek11" offset="0xE2C" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR11" width="16" begin="15" end="0" resetval="0x0" description="Queue 11 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek12" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek12" offset="0xE30" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR12" width="16" begin="15" end="0" resetval="0x0" description="Queue 12 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek13" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek13" offset="0xE34" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR13" width="16" begin="15" end="0" resetval="0x0" description="Queue 13 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek14" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek14" offset="0xE38" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR14" width="16" begin="15" end="0" resetval="0x0" description="Queue 14 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek15" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_peek15" offset="0xE3C" width="32" description="">
		<bitfield id="QUEUE_H_PEEK_PTR15" width="16" begin="15" end="0" resetval="0x0" description="Queue 15 Peek portal" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt0" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt0" offset="0xE40" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_0" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count0" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt1" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt1" offset="0xE44" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_1" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count1" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt2" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt2" offset="0xE48" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_2" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count2" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt3" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt3" offset="0xE4C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_3" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count3" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt4" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt4" offset="0xE50" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_4" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count4" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt5" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt5" offset="0xE54" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_5" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count5" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt6" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt6" offset="0xE58" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_6" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count6" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt7" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt7" offset="0xE5C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_7" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count7" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt8" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt8" offset="0xE60" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_8" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count8" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt9" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt9" offset="0xE64" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_9" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count9" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt10" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt10" offset="0xE68" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_10" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count10" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt11" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt11" offset="0xE6C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_11" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count11" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt12" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt12" offset="0xE70" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_12" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count12" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt13" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt13" offset="0xE74" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_13" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count13" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt14" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt14" offset="0xE78" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_14" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count14" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt15" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt15" offset="0xE7C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_15" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count15" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt16" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt16" offset="0xE80" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_16" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count16" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt17" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt17" offset="0xE84" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_17" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count17" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt18" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt18" offset="0xE88" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_18" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count18" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt19" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt19" offset="0xE8C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_19" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count19" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt20" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt20" offset="0xE90" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_20" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count20" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt21" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt21" offset="0xE94" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_21" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count21" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt22" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt22" offset="0xE98" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_22" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count22" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt23" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt23" offset="0xE9C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_23" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count23" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt24" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt24" offset="0xEA0" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_24" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count24" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt25" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt25" offset="0xEA4" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_25" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count25" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt26" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt26" offset="0xEA8" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_26" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count26" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt27" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt27" offset="0xEAC" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_27" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count27" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt28" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt28" offset="0xEB0" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_28" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count28" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt29" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt29" offset="0xEB4" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_29" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count29" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt30" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt30" offset="0xEB8" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_30" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count30" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt31" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt31" offset="0xEBC" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_31" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count31" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt32" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt32" offset="0xEC0" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_32" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count32" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt33" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt33" offset="0xEC4" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_33" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count33" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt34" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt34" offset="0xEC8" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_34" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count34" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt35" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt35" offset="0xECC" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_35" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count35" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt36" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt36" offset="0xED0" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_36" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count36" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt37" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt37" offset="0xED4" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_37" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count37" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt38" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt38" offset="0xED8" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_38" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count38" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt39" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt39" offset="0xEDC" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_39" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count39" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt40" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt40" offset="0xEE0" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_40" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count40" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt41" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt41" offset="0xEE4" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_41" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count41" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt42" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt42" offset="0xEE8" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_42" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count42" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt43" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt43" offset="0xEEC" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_43" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count43" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt44" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt44" offset="0xEF0" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_44" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count44" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt45" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt45" offset="0xEF4" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_45" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count45" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt46" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt46" offset="0xEF8" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_46" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count46" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt47" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt47" offset="0xEFC" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_47" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count47" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt48" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt48" offset="0xF00" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_48" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count48" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt49" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt49" offset="0xF04" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_49" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count49" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt50" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt50" offset="0xF08" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_50" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count50" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt51" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt51" offset="0xF0C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_51" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count51" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt52" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt52" offset="0xF10" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_52" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count52" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt53" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt53" offset="0xF14" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_53" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count53" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt54" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt54" offset="0xF18" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_54" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count54" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt55" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt55" offset="0xF1C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_55" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count55" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt56" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt56" offset="0xF20" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_56" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count56" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt57" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt57" offset="0xF24" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_57" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count57" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt58" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt58" offset="0xF28" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_58" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count58" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt59" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt59" offset="0xF2C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_59" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count59" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt60" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt60" offset="0xF30" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_60" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count60" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt61" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt61" offset="0xF34" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_61" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count61" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt62" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt62" offset="0xF38" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_62" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count62" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt63" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_cnt63" offset="0xF3C" width="32" description="">
		<bitfield id="QUEUE_CNT_ENTRIES_63" width="16" begin="15" end="0" resetval="0x0" description="Queue Entry Count63" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_reset" acronym="PR1_MII_RT__PR1_MII_RT_G_CFG__REGS_G_queue_reset" offset="0xF40" width="32" description="">
		<bitfield id="RESET_QUEUE_ID" width="6" begin="5" end="0" resetval="0x0" description="Reset Queue ID" range="5 - 0" rwaccess="R/W"/>
	</register>
</module>