Flow report for uart
Fri Jun 06 10:57:58 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Fri Jun 06 10:57:58 2014    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; uart                                     ;
; Top-level Entity Name              ; top                                      ;
; Family                             ; Cyclone II                               ;
; Device                             ; EP2C5T144C8                              ;
; Timing Models                      ; Final                                    ;
; Met timing requirements            ; Yes                                      ;
; Total logic elements               ; 1,148 / 4,608 ( 25 % )                   ;
;     Total combinational functions  ; 1,137 / 4,608 ( 25 % )                   ;
;     Dedicated logic registers      ; 149 / 4,608 ( 3 % )                      ;
; Total registers                    ; 149                                      ;
; Total pins                         ; 19 / 89 ( 21 % )                         ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                           ;
; Total PLLs                         ; 0 / 2 ( 0 % )                            ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/06/2014 10:57:17 ;
; Main task         ; Compilation         ;
; Revision Name     ; uart                ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                      ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                                                                                                             ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 220152335733488.140202343605836                                                                                   ; --            ; --          ; --             ;
; ENABLE_SIGNALTAP                   ; Off                                                                                                               ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP             ; 85                                                                                                                ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP             ; 0                                                                                                                 ; --            ; --          ; --             ;
; MISC_FILE                          ; E:/FPGA开发板/my_licheng/example_41/uart.dpf                                                                      ; --            ; --          ; --             ;
; MISC_FILE                          ; G:/FPGA板/verilog例程/大西瓜第一代FPGA开发板例程和教程/复件 开发板基础实验/串口通信/uart.dpf                      ; --            ; --          ; --             ;
; MISC_FILE                          ; G:/project/串口通信/uart.dpf                                                                                      ; --            ; --          ; --             ;
; MISC_FILE                          ; G:/project/基于FPGA的高速数据采集传输系统的设计与实现/基于FPGA的高速数据采集传输系统的设计与实现/project/uart.dpf ; --            ; --          ; --             ;
; MISC_FILE                          ; G:/project/电压表与串口通信/project/uart.dpf                                                                      ; --            ; --          ; --             ;
; PARTITION_COLOR                    ; 16764057                                                                                                          ; --            ; top         ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                                                                                                            ; --            ; top         ; Top            ;
; TOP_LEVEL_ENTITY                   ; top                                                                                                               ; uart          ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                                                                                                               ; --            ; --          ; eda_blast_fpga ;
; USE_SIGNALTAP_FILE                 ; stp1.stp                                                                                                          ; --            ; --          ; --             ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:16     ; 1.0                     ; 186 MB              ; 00:00:15                           ;
; Fitter                  ; 00:00:10     ; 1.2                     ; 192 MB              ; 00:00:10                           ;
; Assembler               ; 00:00:06     ; 1.0                     ; 157 MB              ; 00:00:06                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 127 MB              ; 00:00:01                           ;
; Total                   ; 00:00:33     ; --                      ; --                  ; 00:00:32                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+-------------------------+------------------+------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis    ; PCPE             ; Windows XP ; 5.1        ; i686           ;
; Fitter                  ; PCPE             ; Windows XP ; 5.1        ; i686           ;
; Assembler               ; PCPE             ; Windows XP ; 5.1        ; i686           ;
; Classic Timing Analyzer ; PCPE             ; Windows XP ; 5.1        ; i686           ;
+-------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off uart -c uart
quartus_fit --read_settings_files=off --write_settings_files=off uart -c uart
quartus_asm --read_settings_files=off --write_settings_files=off uart -c uart
quartus_tan --read_settings_files=off --write_settings_files=off uart -c uart --timing_analysis_only



