<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › gt64120.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>gt64120.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2000, 2004, 2005  MIPS Technologies, Inc.</span>
<span class="cm"> *	All rights reserved.</span>
<span class="cm"> *	Authors: Carsten Langgaard &lt;carstenl@mips.com&gt;</span>
<span class="cm"> *		 Maciej W. Rozycki &lt;macro@mips.com&gt;</span>
<span class="cm"> * Copyright (C) 2005 Ralf Baechle (ralf@linux-mips.org)</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can distribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License (Version 2) as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</span>
<span class="cm"> *  for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_GT64120_H</span>
<span class="cp">#define _ASM_GT64120_H</span>

<span class="cp">#include &lt;asm/addrspace.h&gt;</span>
<span class="cp">#include &lt;asm/byteorder.h&gt;</span>

<span class="cp">#define MSK(n)			((1 &lt;&lt; (n)) - 1)</span>

<span class="cm">/*</span>
<span class="cm"> *  Register offset addresses</span>
<span class="cm"> */</span>
<span class="cm">/* CPU Configuration.  */</span>
<span class="cp">#define GT_CPU_OFS		0x000</span>

<span class="cp">#define GT_MULTI_OFS		0x120</span>

<span class="cm">/* CPU Address Decode.  */</span>
<span class="cp">#define GT_SCS10LD_OFS		0x008</span>
<span class="cp">#define GT_SCS10HD_OFS		0x010</span>
<span class="cp">#define GT_SCS32LD_OFS		0x018</span>
<span class="cp">#define GT_SCS32HD_OFS		0x020</span>
<span class="cp">#define GT_CS20LD_OFS		0x028</span>
<span class="cp">#define GT_CS20HD_OFS		0x030</span>
<span class="cp">#define GT_CS3BOOTLD_OFS	0x038</span>
<span class="cp">#define GT_CS3BOOTHD_OFS	0x040</span>
<span class="cp">#define GT_PCI0IOLD_OFS		0x048</span>
<span class="cp">#define GT_PCI0IOHD_OFS		0x050</span>
<span class="cp">#define GT_PCI0M0LD_OFS		0x058</span>
<span class="cp">#define GT_PCI0M0HD_OFS		0x060</span>
<span class="cp">#define GT_ISD_OFS		0x068</span>

<span class="cp">#define GT_PCI0M1LD_OFS		0x080</span>
<span class="cp">#define GT_PCI0M1HD_OFS		0x088</span>
<span class="cp">#define GT_PCI1IOLD_OFS		0x090</span>
<span class="cp">#define GT_PCI1IOHD_OFS		0x098</span>
<span class="cp">#define GT_PCI1M0LD_OFS		0x0a0</span>
<span class="cp">#define GT_PCI1M0HD_OFS		0x0a8</span>
<span class="cp">#define GT_PCI1M1LD_OFS		0x0b0</span>
<span class="cp">#define GT_PCI1M1HD_OFS		0x0b8</span>
<span class="cp">#define GT_PCI1M1LD_OFS		0x0b0</span>
<span class="cp">#define GT_PCI1M1HD_OFS		0x0b8</span>

<span class="cp">#define GT_SCS10AR_OFS		0x0d0</span>
<span class="cp">#define GT_SCS32AR_OFS		0x0d8</span>
<span class="cp">#define GT_CS20R_OFS		0x0e0</span>
<span class="cp">#define GT_CS3BOOTR_OFS		0x0e8</span>

<span class="cp">#define GT_PCI0IOREMAP_OFS	0x0f0</span>
<span class="cp">#define GT_PCI0M0REMAP_OFS	0x0f8</span>
<span class="cp">#define GT_PCI0M1REMAP_OFS	0x100</span>
<span class="cp">#define GT_PCI1IOREMAP_OFS	0x108</span>
<span class="cp">#define GT_PCI1M0REMAP_OFS	0x110</span>
<span class="cp">#define GT_PCI1M1REMAP_OFS	0x118</span>

<span class="cm">/* CPU Error Report.  */</span>
<span class="cp">#define GT_CPUERR_ADDRLO_OFS	0x070</span>
<span class="cp">#define GT_CPUERR_ADDRHI_OFS	0x078</span>

<span class="cp">#define GT_CPUERR_DATALO_OFS	0x128			</span><span class="cm">/* GT-64120A only  */</span><span class="cp"></span>
<span class="cp">#define GT_CPUERR_DATAHI_OFS	0x130			</span><span class="cm">/* GT-64120A only  */</span><span class="cp"></span>
<span class="cp">#define GT_CPUERR_PARITY_OFS	0x138			</span><span class="cm">/* GT-64120A only  */</span><span class="cp"></span>

<span class="cm">/* CPU Sync Barrier.  */</span>
<span class="cp">#define GT_PCI0SYNC_OFS		0x0c0</span>
<span class="cp">#define GT_PCI1SYNC_OFS		0x0c8</span>

<span class="cm">/* SDRAM and Device Address Decode.  */</span>
<span class="cp">#define GT_SCS0LD_OFS		0x400</span>
<span class="cp">#define GT_SCS0HD_OFS		0x404</span>
<span class="cp">#define GT_SCS1LD_OFS		0x408</span>
<span class="cp">#define GT_SCS1HD_OFS		0x40c</span>
<span class="cp">#define GT_SCS2LD_OFS		0x410</span>
<span class="cp">#define GT_SCS2HD_OFS		0x414</span>
<span class="cp">#define GT_SCS3LD_OFS		0x418</span>
<span class="cp">#define GT_SCS3HD_OFS		0x41c</span>
<span class="cp">#define GT_CS0LD_OFS		0x420</span>
<span class="cp">#define GT_CS0HD_OFS		0x424</span>
<span class="cp">#define GT_CS1LD_OFS		0x428</span>
<span class="cp">#define GT_CS1HD_OFS		0x42c</span>
<span class="cp">#define GT_CS2LD_OFS		0x430</span>
<span class="cp">#define GT_CS2HD_OFS		0x434</span>
<span class="cp">#define GT_CS3LD_OFS		0x438</span>
<span class="cp">#define GT_CS3HD_OFS		0x43c</span>
<span class="cp">#define GT_BOOTLD_OFS		0x440</span>
<span class="cp">#define GT_BOOTHD_OFS		0x444</span>

<span class="cp">#define GT_ADERR_OFS		0x470</span>

<span class="cm">/* SDRAM Configuration.  */</span>
<span class="cp">#define GT_SDRAM_CFG_OFS	0x448</span>

<span class="cp">#define GT_SDRAM_OPMODE_OFS	0x474</span>
<span class="cp">#define GT_SDRAM_BM_OFS		0x478</span>
<span class="cp">#define GT_SDRAM_ADDRDECODE_OFS	0x47c</span>

<span class="cm">/* SDRAM Parameters.  */</span>
<span class="cp">#define GT_SDRAM_B0_OFS		0x44c</span>
<span class="cp">#define GT_SDRAM_B1_OFS		0x450</span>
<span class="cp">#define GT_SDRAM_B2_OFS		0x454</span>
<span class="cp">#define GT_SDRAM_B3_OFS		0x458</span>

<span class="cm">/* Device Parameters.  */</span>
<span class="cp">#define GT_DEV_B0_OFS		0x45c</span>
<span class="cp">#define GT_DEV_B1_OFS		0x460</span>
<span class="cp">#define GT_DEV_B2_OFS		0x464</span>
<span class="cp">#define GT_DEV_B3_OFS		0x468</span>
<span class="cp">#define GT_DEV_BOOT_OFS		0x46c</span>

<span class="cm">/* ECC.  */</span>
<span class="cp">#define GT_ECC_ERRDATALO	0x480			</span><span class="cm">/* GT-64120A only  */</span><span class="cp"></span>
<span class="cp">#define GT_ECC_ERRDATAHI	0x484			</span><span class="cm">/* GT-64120A only  */</span><span class="cp"></span>
<span class="cp">#define GT_ECC_MEM		0x488			</span><span class="cm">/* GT-64120A only  */</span><span class="cp"></span>
<span class="cp">#define GT_ECC_CALC		0x48c			</span><span class="cm">/* GT-64120A only  */</span><span class="cp"></span>
<span class="cp">#define GT_ECC_ERRADDR		0x490			</span><span class="cm">/* GT-64120A only  */</span><span class="cp"></span>

<span class="cm">/* DMA Record.  */</span>
<span class="cp">#define GT_DMA0_CNT_OFS		0x800</span>
<span class="cp">#define GT_DMA1_CNT_OFS		0x804</span>
<span class="cp">#define GT_DMA2_CNT_OFS		0x808</span>
<span class="cp">#define GT_DMA3_CNT_OFS		0x80c</span>
<span class="cp">#define GT_DMA0_SA_OFS		0x810</span>
<span class="cp">#define GT_DMA1_SA_OFS		0x814</span>
<span class="cp">#define GT_DMA2_SA_OFS		0x818</span>
<span class="cp">#define GT_DMA3_SA_OFS		0x81c</span>
<span class="cp">#define GT_DMA0_DA_OFS		0x820</span>
<span class="cp">#define GT_DMA1_DA_OFS		0x824</span>
<span class="cp">#define GT_DMA2_DA_OFS		0x828</span>
<span class="cp">#define GT_DMA3_DA_OFS		0x82c</span>
<span class="cp">#define GT_DMA0_NEXT_OFS	0x830</span>
<span class="cp">#define GT_DMA1_NEXT_OFS	0x834</span>
<span class="cp">#define GT_DMA2_NEXT_OFS	0x838</span>
<span class="cp">#define GT_DMA3_NEXT_OFS	0x83c</span>

<span class="cp">#define GT_DMA0_CUR_OFS		0x870</span>
<span class="cp">#define GT_DMA1_CUR_OFS		0x874</span>
<span class="cp">#define GT_DMA2_CUR_OFS		0x878</span>
<span class="cp">#define GT_DMA3_CUR_OFS		0x87c</span>

<span class="cm">/* DMA Channel Control.  */</span>
<span class="cp">#define GT_DMA0_CTRL_OFS	0x840</span>
<span class="cp">#define GT_DMA1_CTRL_OFS	0x844</span>
<span class="cp">#define GT_DMA2_CTRL_OFS	0x848</span>
<span class="cp">#define GT_DMA3_CTRL_OFS	0x84c</span>

<span class="cm">/* DMA Arbiter.  */</span>
<span class="cp">#define GT_DMA_ARB_OFS		0x860</span>

<span class="cm">/* Timer/Counter.  */</span>
<span class="cp">#define GT_TC0_OFS		0x850</span>
<span class="cp">#define GT_TC1_OFS		0x854</span>
<span class="cp">#define GT_TC2_OFS		0x858</span>
<span class="cp">#define GT_TC3_OFS		0x85c</span>

<span class="cp">#define GT_TC_CONTROL_OFS	0x864</span>

<span class="cm">/* PCI Internal.  */</span>
<span class="cp">#define GT_PCI0_CMD_OFS		0xc00</span>
<span class="cp">#define GT_PCI0_TOR_OFS		0xc04</span>
<span class="cp">#define GT_PCI0_BS_SCS10_OFS	0xc08</span>
<span class="cp">#define GT_PCI0_BS_SCS32_OFS	0xc0c</span>
<span class="cp">#define GT_PCI0_BS_CS20_OFS	0xc10</span>
<span class="cp">#define GT_PCI0_BS_CS3BT_OFS	0xc14</span>

<span class="cp">#define GT_PCI1_IACK_OFS	0xc30</span>
<span class="cp">#define GT_PCI0_IACK_OFS	0xc34</span>

<span class="cp">#define GT_PCI0_BARE_OFS	0xc3c</span>
<span class="cp">#define GT_PCI0_PREFMBR_OFS	0xc40</span>

<span class="cp">#define GT_PCI0_SCS10_BAR_OFS	0xc48</span>
<span class="cp">#define GT_PCI0_SCS32_BAR_OFS	0xc4c</span>
<span class="cp">#define GT_PCI0_CS20_BAR_OFS	0xc50</span>
<span class="cp">#define GT_PCI0_CS3BT_BAR_OFS	0xc54</span>
<span class="cp">#define GT_PCI0_SSCS10_BAR_OFS	0xc58</span>
<span class="cp">#define GT_PCI0_SSCS32_BAR_OFS	0xc5c</span>

<span class="cp">#define GT_PCI0_SCS3BT_BAR_OFS	0xc64</span>

<span class="cp">#define GT_PCI1_CMD_OFS		0xc80</span>
<span class="cp">#define GT_PCI1_TOR_OFS		0xc84</span>
<span class="cp">#define GT_PCI1_BS_SCS10_OFS	0xc88</span>
<span class="cp">#define GT_PCI1_BS_SCS32_OFS	0xc8c</span>
<span class="cp">#define GT_PCI1_BS_CS20_OFS	0xc90</span>
<span class="cp">#define GT_PCI1_BS_CS3BT_OFS	0xc94</span>

<span class="cp">#define GT_PCI1_BARE_OFS	0xcbc</span>
<span class="cp">#define GT_PCI1_PREFMBR_OFS	0xcc0</span>

<span class="cp">#define GT_PCI1_SCS10_BAR_OFS	0xcc8</span>
<span class="cp">#define GT_PCI1_SCS32_BAR_OFS	0xccc</span>
<span class="cp">#define GT_PCI1_CS20_BAR_OFS	0xcd0</span>
<span class="cp">#define GT_PCI1_CS3BT_BAR_OFS	0xcd4</span>
<span class="cp">#define GT_PCI1_SSCS10_BAR_OFS	0xcd8</span>
<span class="cp">#define GT_PCI1_SSCS32_BAR_OFS	0xcdc</span>

<span class="cp">#define GT_PCI1_SCS3BT_BAR_OFS	0xce4</span>

<span class="cp">#define GT_PCI1_CFGADDR_OFS	0xcf0</span>
<span class="cp">#define GT_PCI1_CFGDATA_OFS	0xcf4</span>
<span class="cp">#define GT_PCI0_CFGADDR_OFS	0xcf8</span>
<span class="cp">#define GT_PCI0_CFGDATA_OFS	0xcfc</span>

<span class="cm">/* Interrupts.  */</span>
<span class="cp">#define GT_INTRCAUSE_OFS	0xc18</span>
<span class="cp">#define GT_INTRMASK_OFS		0xc1c</span>

<span class="cp">#define GT_PCI0_ICMASK_OFS	0xc24</span>
<span class="cp">#define GT_PCI0_SERR0MASK_OFS	0xc28</span>

<span class="cp">#define GT_CPU_INTSEL_OFS	0xc70</span>
<span class="cp">#define GT_PCI0_INTSEL_OFS	0xc74</span>

<span class="cp">#define GT_HINTRCAUSE_OFS	0xc98</span>
<span class="cp">#define GT_HINTRMASK_OFS	0xc9c</span>

<span class="cp">#define GT_PCI0_HICMASK_OFS	0xca4</span>
<span class="cp">#define GT_PCI1_SERR1MASK_OFS	0xca8</span>


<span class="cm">/*</span>
<span class="cm"> * I2O Support Registers</span>
<span class="cm"> */</span>
<span class="cp">#define INBOUND_MESSAGE_REGISTER0_PCI_SIDE		0x010</span>
<span class="cp">#define INBOUND_MESSAGE_REGISTER1_PCI_SIDE		0x014</span>
<span class="cp">#define OUTBOUND_MESSAGE_REGISTER0_PCI_SIDE		0x018</span>
<span class="cp">#define OUTBOUND_MESSAGE_REGISTER1_PCI_SIDE		0x01c</span>
<span class="cp">#define INBOUND_DOORBELL_REGISTER_PCI_SIDE		0x020</span>
<span class="cp">#define INBOUND_INTERRUPT_CAUSE_REGISTER_PCI_SIDE	0x024</span>
<span class="cp">#define INBOUND_INTERRUPT_MASK_REGISTER_PCI_SIDE	0x028</span>
<span class="cp">#define OUTBOUND_DOORBELL_REGISTER_PCI_SIDE		0x02c</span>
<span class="cp">#define OUTBOUND_INTERRUPT_CAUSE_REGISTER_PCI_SIDE	0x030</span>
<span class="cp">#define OUTBOUND_INTERRUPT_MASK_REGISTER_PCI_SIDE	0x034</span>
<span class="cp">#define INBOUND_QUEUE_PORT_VIRTUAL_REGISTER_PCI_SIDE	0x040</span>
<span class="cp">#define OUTBOUND_QUEUE_PORT_VIRTUAL_REGISTER_PCI_SIDE	0x044</span>
<span class="cp">#define QUEUE_CONTROL_REGISTER_PCI_SIDE			0x050</span>
<span class="cp">#define QUEUE_BASE_ADDRESS_REGISTER_PCI_SIDE		0x054</span>
<span class="cp">#define INBOUND_FREE_HEAD_POINTER_REGISTER_PCI_SIDE	0x060</span>
<span class="cp">#define INBOUND_FREE_TAIL_POINTER_REGISTER_PCI_SIDE	0x064</span>
<span class="cp">#define INBOUND_POST_HEAD_POINTER_REGISTER_PCI_SIDE	0x068</span>
<span class="cp">#define INBOUND_POST_TAIL_POINTER_REGISTER_PCI_SIDE	0x06c</span>
<span class="cp">#define OUTBOUND_FREE_HEAD_POINTER_REGISTER_PCI_SIDE	0x070</span>
<span class="cp">#define OUTBOUND_FREE_TAIL_POINTER_REGISTER_PCI_SIDE	0x074</span>
<span class="cp">#define OUTBOUND_POST_HEAD_POINTER_REGISTER_PCI_SIDE	0x078</span>
<span class="cp">#define OUTBOUND_POST_TAIL_POINTER_REGISTER_PCI_SIDE	0x07c</span>

<span class="cp">#define INBOUND_MESSAGE_REGISTER0_CPU_SIDE		0x1c10</span>
<span class="cp">#define INBOUND_MESSAGE_REGISTER1_CPU_SIDE		0x1c14</span>
<span class="cp">#define OUTBOUND_MESSAGE_REGISTER0_CPU_SIDE		0x1c18</span>
<span class="cp">#define OUTBOUND_MESSAGE_REGISTER1_CPU_SIDE		0x1c1c</span>
<span class="cp">#define INBOUND_DOORBELL_REGISTER_CPU_SIDE		0x1c20</span>
<span class="cp">#define INBOUND_INTERRUPT_CAUSE_REGISTER_CPU_SIDE	0x1c24</span>
<span class="cp">#define INBOUND_INTERRUPT_MASK_REGISTER_CPU_SIDE	0x1c28</span>
<span class="cp">#define OUTBOUND_DOORBELL_REGISTER_CPU_SIDE		0x1c2c</span>
<span class="cp">#define OUTBOUND_INTERRUPT_CAUSE_REGISTER_CPU_SIDE	0x1c30</span>
<span class="cp">#define OUTBOUND_INTERRUPT_MASK_REGISTER_CPU_SIDE	0x1c34</span>
<span class="cp">#define INBOUND_QUEUE_PORT_VIRTUAL_REGISTER_CPU_SIDE	0x1c40</span>
<span class="cp">#define OUTBOUND_QUEUE_PORT_VIRTUAL_REGISTER_CPU_SIDE	0x1c44</span>
<span class="cp">#define QUEUE_CONTROL_REGISTER_CPU_SIDE			0x1c50</span>
<span class="cp">#define QUEUE_BASE_ADDRESS_REGISTER_CPU_SIDE		0x1c54</span>
<span class="cp">#define INBOUND_FREE_HEAD_POINTER_REGISTER_CPU_SIDE	0x1c60</span>
<span class="cp">#define INBOUND_FREE_TAIL_POINTER_REGISTER_CPU_SIDE	0x1c64</span>
<span class="cp">#define INBOUND_POST_HEAD_POINTER_REGISTER_CPU_SIDE	0x1c68</span>
<span class="cp">#define INBOUND_POST_TAIL_POINTER_REGISTER_CPU_SIDE	0x1c6c</span>
<span class="cp">#define OUTBOUND_FREE_HEAD_POINTER_REGISTER_CPU_SIDE	0x1c70</span>
<span class="cp">#define OUTBOUND_FREE_TAIL_POINTER_REGISTER_CPU_SIDE	0x1c74</span>
<span class="cp">#define OUTBOUND_POST_HEAD_POINTER_REGISTER_CPU_SIDE	0x1c78</span>
<span class="cp">#define OUTBOUND_POST_TAIL_POINTER_REGISTER_CPU_SIDE	0x1c7c</span>

<span class="cm">/*</span>
<span class="cm"> *  Register encodings</span>
<span class="cm"> */</span>
<span class="cp">#define GT_CPU_ENDIAN_SHF	12</span>
<span class="cp">#define GT_CPU_ENDIAN_MSK	(MSK(1) &lt;&lt; GT_CPU_ENDIAN_SHF)</span>
<span class="cp">#define GT_CPU_ENDIAN_BIT	GT_CPU_ENDIAN_MSK</span>
<span class="cp">#define GT_CPU_WR_SHF		16</span>
<span class="cp">#define GT_CPU_WR_MSK		(MSK(1) &lt;&lt; GT_CPU_WR_SHF)</span>
<span class="cp">#define GT_CPU_WR_BIT		GT_CPU_WR_MSK</span>
<span class="cp">#define GT_CPU_WR_DXDXDXDX	0</span>
<span class="cp">#define GT_CPU_WR_DDDD		1</span>


<span class="cp">#define GT_PCI_DCRM_SHF		21</span>
<span class="cp">#define GT_PCI_LD_SHF		0</span>
<span class="cp">#define GT_PCI_LD_MSK		(MSK(15) &lt;&lt; GT_PCI_LD_SHF)</span>
<span class="cp">#define GT_PCI_HD_SHF		0</span>
<span class="cp">#define GT_PCI_HD_MSK		(MSK(7) &lt;&lt; GT_PCI_HD_SHF)</span>
<span class="cp">#define GT_PCI_REMAP_SHF	0</span>
<span class="cp">#define GT_PCI_REMAP_MSK	(MSK(11) &lt;&lt; GT_PCI_REMAP_SHF)</span>


<span class="cp">#define GT_CFGADDR_CFGEN_SHF	31</span>
<span class="cp">#define GT_CFGADDR_CFGEN_MSK	(MSK(1) &lt;&lt; GT_CFGADDR_CFGEN_SHF)</span>
<span class="cp">#define GT_CFGADDR_CFGEN_BIT	GT_CFGADDR_CFGEN_MSK</span>

<span class="cp">#define GT_CFGADDR_BUSNUM_SHF	16</span>
<span class="cp">#define GT_CFGADDR_BUSNUM_MSK	(MSK(8) &lt;&lt; GT_CFGADDR_BUSNUM_SHF)</span>

<span class="cp">#define GT_CFGADDR_DEVNUM_SHF	11</span>
<span class="cp">#define GT_CFGADDR_DEVNUM_MSK	(MSK(5) &lt;&lt; GT_CFGADDR_DEVNUM_SHF)</span>

<span class="cp">#define GT_CFGADDR_FUNCNUM_SHF	8</span>
<span class="cp">#define GT_CFGADDR_FUNCNUM_MSK	(MSK(3) &lt;&lt; GT_CFGADDR_FUNCNUM_SHF)</span>

<span class="cp">#define GT_CFGADDR_REGNUM_SHF	2</span>
<span class="cp">#define GT_CFGADDR_REGNUM_MSK	(MSK(6) &lt;&lt; GT_CFGADDR_REGNUM_SHF)</span>


<span class="cp">#define GT_SDRAM_BM_ORDER_SHF	2</span>
<span class="cp">#define GT_SDRAM_BM_ORDER_MSK	(MSK(1) &lt;&lt; GT_SDRAM_BM_ORDER_SHF)</span>
<span class="cp">#define GT_SDRAM_BM_ORDER_BIT	GT_SDRAM_BM_ORDER_MSK</span>
<span class="cp">#define GT_SDRAM_BM_ORDER_SUB	1</span>
<span class="cp">#define GT_SDRAM_BM_ORDER_LIN	0</span>

<span class="cp">#define GT_SDRAM_BM_RSVD_ALL1	0xffb</span>


<span class="cp">#define GT_SDRAM_ADDRDECODE_ADDR_SHF	0</span>
<span class="cp">#define GT_SDRAM_ADDRDECODE_ADDR_MSK	(MSK(3) &lt;&lt; GT_SDRAM_ADDRDECODE_ADDR_SHF)</span>
<span class="cp">#define GT_SDRAM_ADDRDECODE_ADDR_0	0</span>
<span class="cp">#define GT_SDRAM_ADDRDECODE_ADDR_1	1</span>
<span class="cp">#define GT_SDRAM_ADDRDECODE_ADDR_2	2</span>
<span class="cp">#define GT_SDRAM_ADDRDECODE_ADDR_3	3</span>
<span class="cp">#define GT_SDRAM_ADDRDECODE_ADDR_4	4</span>
<span class="cp">#define GT_SDRAM_ADDRDECODE_ADDR_5	5</span>
<span class="cp">#define GT_SDRAM_ADDRDECODE_ADDR_6	6</span>
<span class="cp">#define GT_SDRAM_ADDRDECODE_ADDR_7	7</span>


<span class="cp">#define GT_SDRAM_B0_CASLAT_SHF		0</span>
<span class="cp">#define GT_SDRAM_B0_CASLAT_MSK		(MSK(2) &lt;&lt; GT_SDRAM_B0__SHF)</span>
<span class="cp">#define GT_SDRAM_B0_CASLAT_2		1</span>
<span class="cp">#define GT_SDRAM_B0_CASLAT_3		2</span>

<span class="cp">#define GT_SDRAM_B0_FTDIS_SHF		2</span>
<span class="cp">#define GT_SDRAM_B0_FTDIS_MSK		(MSK(1) &lt;&lt; GT_SDRAM_B0_FTDIS_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_FTDIS_BIT		GT_SDRAM_B0_FTDIS_MSK</span>

<span class="cp">#define GT_SDRAM_B0_SRASPRCHG_SHF	3</span>
<span class="cp">#define GT_SDRAM_B0_SRASPRCHG_MSK	(MSK(1) &lt;&lt; GT_SDRAM_B0_SRASPRCHG_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_SRASPRCHG_BIT	GT_SDRAM_B0_SRASPRCHG_MSK</span>
<span class="cp">#define GT_SDRAM_B0_SRASPRCHG_2		0</span>
<span class="cp">#define GT_SDRAM_B0_SRASPRCHG_3		1</span>

<span class="cp">#define GT_SDRAM_B0_B0COMPAB_SHF	4</span>
<span class="cp">#define GT_SDRAM_B0_B0COMPAB_MSK	(MSK(1) &lt;&lt; GT_SDRAM_B0_B0COMPAB_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_B0COMPAB_BIT	GT_SDRAM_B0_B0COMPAB_MSK</span>

<span class="cp">#define GT_SDRAM_B0_64BITINT_SHF	5</span>
<span class="cp">#define GT_SDRAM_B0_64BITINT_MSK	(MSK(1) &lt;&lt; GT_SDRAM_B0_64BITINT_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_64BITINT_BIT	GT_SDRAM_B0_64BITINT_MSK</span>
<span class="cp">#define GT_SDRAM_B0_64BITINT_2		0</span>
<span class="cp">#define GT_SDRAM_B0_64BITINT_4		1</span>

<span class="cp">#define GT_SDRAM_B0_BW_SHF		6</span>
<span class="cp">#define GT_SDRAM_B0_BW_MSK		(MSK(1) &lt;&lt; GT_SDRAM_B0_BW_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_BW_BIT		GT_SDRAM_B0_BW_MSK</span>
<span class="cp">#define GT_SDRAM_B0_BW_32		0</span>
<span class="cp">#define GT_SDRAM_B0_BW_64		1</span>

<span class="cp">#define GT_SDRAM_B0_BLODD_SHF		7</span>
<span class="cp">#define GT_SDRAM_B0_BLODD_MSK		(MSK(1) &lt;&lt; GT_SDRAM_B0_BLODD_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_BLODD_BIT		GT_SDRAM_B0_BLODD_MSK</span>

<span class="cp">#define GT_SDRAM_B0_PAR_SHF		8</span>
<span class="cp">#define GT_SDRAM_B0_PAR_MSK		(MSK(1) &lt;&lt; GT_SDRAM_B0_PAR_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_PAR_BIT		GT_SDRAM_B0_PAR_MSK</span>

<span class="cp">#define GT_SDRAM_B0_BYPASS_SHF		9</span>
<span class="cp">#define GT_SDRAM_B0_BYPASS_MSK		(MSK(1) &lt;&lt; GT_SDRAM_B0_BYPASS_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_BYPASS_BIT		GT_SDRAM_B0_BYPASS_MSK</span>

<span class="cp">#define GT_SDRAM_B0_SRAS2SCAS_SHF	10</span>
<span class="cp">#define GT_SDRAM_B0_SRAS2SCAS_MSK	(MSK(1) &lt;&lt; GT_SDRAM_B0_SRAS2SCAS_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_SRAS2SCAS_BIT	GT_SDRAM_B0_SRAS2SCAS_MSK</span>
<span class="cp">#define GT_SDRAM_B0_SRAS2SCAS_2		0</span>
<span class="cp">#define GT_SDRAM_B0_SRAS2SCAS_3		1</span>

<span class="cp">#define GT_SDRAM_B0_SIZE_SHF		11</span>
<span class="cp">#define GT_SDRAM_B0_SIZE_MSK		(MSK(1) &lt;&lt; GT_SDRAM_B0_SIZE_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_SIZE_BIT		GT_SDRAM_B0_SIZE_MSK</span>
<span class="cp">#define GT_SDRAM_B0_SIZE_16M		0</span>
<span class="cp">#define GT_SDRAM_B0_SIZE_64M		1</span>

<span class="cp">#define GT_SDRAM_B0_EXTPAR_SHF		12</span>
<span class="cp">#define GT_SDRAM_B0_EXTPAR_MSK		(MSK(1) &lt;&lt; GT_SDRAM_B0_EXTPAR_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_EXTPAR_BIT		GT_SDRAM_B0_EXTPAR_MSK</span>

<span class="cp">#define GT_SDRAM_B0_BLEN_SHF		13</span>
<span class="cp">#define GT_SDRAM_B0_BLEN_MSK		(MSK(1) &lt;&lt; GT_SDRAM_B0_BLEN_SHF)</span>
<span class="cp">#define GT_SDRAM_B0_BLEN_BIT		GT_SDRAM_B0_BLEN_MSK</span>
<span class="cp">#define GT_SDRAM_B0_BLEN_8		0</span>
<span class="cp">#define GT_SDRAM_B0_BLEN_4		1</span>


<span class="cp">#define GT_SDRAM_CFG_REFINT_SHF		0</span>
<span class="cp">#define GT_SDRAM_CFG_REFINT_MSK		(MSK(14) &lt;&lt; GT_SDRAM_CFG_REFINT_SHF)</span>

<span class="cp">#define GT_SDRAM_CFG_NINTERLEAVE_SHF	14</span>
<span class="cp">#define GT_SDRAM_CFG_NINTERLEAVE_MSK	(MSK(1) &lt;&lt; GT_SDRAM_CFG_NINTERLEAVE_SHF)</span>
<span class="cp">#define GT_SDRAM_CFG_NINTERLEAVE_BIT	GT_SDRAM_CFG_NINTERLEAVE_MSK</span>

<span class="cp">#define GT_SDRAM_CFG_RMW_SHF		15</span>
<span class="cp">#define GT_SDRAM_CFG_RMW_MSK		(MSK(1) &lt;&lt; GT_SDRAM_CFG_RMW_SHF)</span>
<span class="cp">#define GT_SDRAM_CFG_RMW_BIT		GT_SDRAM_CFG_RMW_MSK</span>

<span class="cp">#define GT_SDRAM_CFG_NONSTAGREF_SHF	16</span>
<span class="cp">#define GT_SDRAM_CFG_NONSTAGREF_MSK	(MSK(1) &lt;&lt; GT_SDRAM_CFG_NONSTAGREF_SHF)</span>
<span class="cp">#define GT_SDRAM_CFG_NONSTAGREF_BIT	GT_SDRAM_CFG_NONSTAGREF_MSK</span>

<span class="cp">#define GT_SDRAM_CFG_DUPCNTL_SHF	19</span>
<span class="cp">#define GT_SDRAM_CFG_DUPCNTL_MSK	(MSK(1) &lt;&lt; GT_SDRAM_CFG_DUPCNTL_SHF)</span>
<span class="cp">#define GT_SDRAM_CFG_DUPCNTL_BIT	GT_SDRAM_CFG_DUPCNTL_MSK</span>

<span class="cp">#define GT_SDRAM_CFG_DUPBA_SHF		20</span>
<span class="cp">#define GT_SDRAM_CFG_DUPBA_MSK		(MSK(1) &lt;&lt; GT_SDRAM_CFG_DUPBA_SHF)</span>
<span class="cp">#define GT_SDRAM_CFG_DUPBA_BIT		GT_SDRAM_CFG_DUPBA_MSK</span>

<span class="cp">#define GT_SDRAM_CFG_DUPEOT0_SHF	21</span>
<span class="cp">#define GT_SDRAM_CFG_DUPEOT0_MSK	(MSK(1) &lt;&lt; GT_SDRAM_CFG_DUPEOT0_SHF)</span>
<span class="cp">#define GT_SDRAM_CFG_DUPEOT0_BIT	GT_SDRAM_CFG_DUPEOT0_MSK</span>

<span class="cp">#define GT_SDRAM_CFG_DUPEOT1_SHF	22</span>
<span class="cp">#define GT_SDRAM_CFG_DUPEOT1_MSK	(MSK(1) &lt;&lt; GT_SDRAM_CFG_DUPEOT1_SHF)</span>
<span class="cp">#define GT_SDRAM_CFG_DUPEOT1_BIT	GT_SDRAM_CFG_DUPEOT1_MSK</span>

<span class="cp">#define GT_SDRAM_OPMODE_OP_SHF		0</span>
<span class="cp">#define GT_SDRAM_OPMODE_OP_MSK		(MSK(3) &lt;&lt; GT_SDRAM_OPMODE_OP_SHF)</span>
<span class="cp">#define GT_SDRAM_OPMODE_OP_NORMAL	0</span>
<span class="cp">#define GT_SDRAM_OPMODE_OP_NOP		1</span>
<span class="cp">#define GT_SDRAM_OPMODE_OP_PRCHG	2</span>
<span class="cp">#define GT_SDRAM_OPMODE_OP_MODE		3</span>
<span class="cp">#define GT_SDRAM_OPMODE_OP_CBR		4</span>

<span class="cp">#define GT_TC_CONTROL_ENTC0_SHF		0</span>
<span class="cp">#define GT_TC_CONTROL_ENTC0_MSK		(MSK(1) &lt;&lt; GT_TC_CONTROL_ENTC0_SHF)</span>
<span class="cp">#define GT_TC_CONTROL_ENTC0_BIT		GT_TC_CONTROL_ENTC0_MSK</span>
<span class="cp">#define GT_TC_CONTROL_SELTC0_SHF	1</span>
<span class="cp">#define GT_TC_CONTROL_SELTC0_MSK	(MSK(1) &lt;&lt; GT_TC_CONTROL_SELTC0_SHF)</span>
<span class="cp">#define GT_TC_CONTROL_SELTC0_BIT	GT_TC_CONTROL_SELTC0_MSK</span>


<span class="cp">#define GT_PCI0_BARE_SWSCS3BOOTDIS_SHF	0</span>
<span class="cp">#define GT_PCI0_BARE_SWSCS3BOOTDIS_MSK	(MSK(1) &lt;&lt; GT_PCI0_BARE_SWSCS3BOOTDIS_SHF)</span>
<span class="cp">#define GT_PCI0_BARE_SWSCS3BOOTDIS_BIT	GT_PCI0_BARE_SWSCS3BOOTDIS_MSK</span>

<span class="cp">#define GT_PCI0_BARE_SWSCS32DIS_SHF	1</span>
<span class="cp">#define GT_PCI0_BARE_SWSCS32DIS_MSK	(MSK(1) &lt;&lt; GT_PCI0_BARE_SWSCS32DIS_SHF)</span>
<span class="cp">#define GT_PCI0_BARE_SWSCS32DIS_BIT	GT_PCI0_BARE_SWSCS32DIS_MSK</span>

<span class="cp">#define GT_PCI0_BARE_SWSCS10DIS_SHF	2</span>
<span class="cp">#define GT_PCI0_BARE_SWSCS10DIS_MSK	(MSK(1) &lt;&lt; GT_PCI0_BARE_SWSCS10DIS_SHF)</span>
<span class="cp">#define GT_PCI0_BARE_SWSCS10DIS_BIT	GT_PCI0_BARE_SWSCS10DIS_MSK</span>

<span class="cp">#define GT_PCI0_BARE_INTIODIS_SHF	3</span>
<span class="cp">#define GT_PCI0_BARE_INTIODIS_MSK	(MSK(1) &lt;&lt; GT_PCI0_BARE_INTIODIS_SHF)</span>
<span class="cp">#define GT_PCI0_BARE_INTIODIS_BIT	GT_PCI0_BARE_INTIODIS_MSK</span>

<span class="cp">#define GT_PCI0_BARE_INTMEMDIS_SHF	4</span>
<span class="cp">#define GT_PCI0_BARE_INTMEMDIS_MSK	(MSK(1) &lt;&lt; GT_PCI0_BARE_INTMEMDIS_SHF)</span>
<span class="cp">#define GT_PCI0_BARE_INTMEMDIS_BIT	GT_PCI0_BARE_INTMEMDIS_MSK</span>

<span class="cp">#define GT_PCI0_BARE_CS3BOOTDIS_SHF	5</span>
<span class="cp">#define GT_PCI0_BARE_CS3BOOTDIS_MSK	(MSK(1) &lt;&lt; GT_PCI0_BARE_CS3BOOTDIS_SHF)</span>
<span class="cp">#define GT_PCI0_BARE_CS3BOOTDIS_BIT	GT_PCI0_BARE_CS3BOOTDIS_MSK</span>

<span class="cp">#define GT_PCI0_BARE_CS20DIS_SHF	6</span>
<span class="cp">#define GT_PCI0_BARE_CS20DIS_MSK	(MSK(1) &lt;&lt; GT_PCI0_BARE_CS20DIS_SHF)</span>
<span class="cp">#define GT_PCI0_BARE_CS20DIS_BIT	GT_PCI0_BARE_CS20DIS_MSK</span>

<span class="cp">#define GT_PCI0_BARE_SCS32DIS_SHF	7</span>
<span class="cp">#define GT_PCI0_BARE_SCS32DIS_MSK	(MSK(1) &lt;&lt; GT_PCI0_BARE_SCS32DIS_SHF)</span>
<span class="cp">#define GT_PCI0_BARE_SCS32DIS_BIT	GT_PCI0_BARE_SCS32DIS_MSK</span>

<span class="cp">#define GT_PCI0_BARE_SCS10DIS_SHF	8</span>
<span class="cp">#define GT_PCI0_BARE_SCS10DIS_MSK	(MSK(1) &lt;&lt; GT_PCI0_BARE_SCS10DIS_SHF)</span>
<span class="cp">#define GT_PCI0_BARE_SCS10DIS_BIT	GT_PCI0_BARE_SCS10DIS_MSK</span>


<span class="cp">#define GT_INTRCAUSE_MASABORT0_SHF	18</span>
<span class="cp">#define GT_INTRCAUSE_MASABORT0_MSK	(MSK(1) &lt;&lt; GT_INTRCAUSE_MASABORT0_SHF)</span>
<span class="cp">#define GT_INTRCAUSE_MASABORT0_BIT	GT_INTRCAUSE_MASABORT0_MSK</span>

<span class="cp">#define GT_INTRCAUSE_TARABORT0_SHF	19</span>
<span class="cp">#define GT_INTRCAUSE_TARABORT0_MSK	(MSK(1) &lt;&lt; GT_INTRCAUSE_TARABORT0_SHF)</span>
<span class="cp">#define GT_INTRCAUSE_TARABORT0_BIT	GT_INTRCAUSE_TARABORT0_MSK</span>


<span class="cp">#define GT_PCI0_CFGADDR_REGNUM_SHF	2</span>
<span class="cp">#define GT_PCI0_CFGADDR_REGNUM_MSK	(MSK(6) &lt;&lt; GT_PCI0_CFGADDR_REGNUM_SHF)</span>
<span class="cp">#define GT_PCI0_CFGADDR_FUNCTNUM_SHF	8</span>
<span class="cp">#define GT_PCI0_CFGADDR_FUNCTNUM_MSK	(MSK(3) &lt;&lt; GT_PCI0_CFGADDR_FUNCTNUM_SHF)</span>
<span class="cp">#define GT_PCI0_CFGADDR_DEVNUM_SHF	11</span>
<span class="cp">#define GT_PCI0_CFGADDR_DEVNUM_MSK	(MSK(5) &lt;&lt; GT_PCI0_CFGADDR_DEVNUM_SHF)</span>
<span class="cp">#define GT_PCI0_CFGADDR_BUSNUM_SHF	16</span>
<span class="cp">#define GT_PCI0_CFGADDR_BUSNUM_MSK	(MSK(8) &lt;&lt; GT_PCI0_CFGADDR_BUSNUM_SHF)</span>
<span class="cp">#define GT_PCI0_CFGADDR_CONFIGEN_SHF	31</span>
<span class="cp">#define GT_PCI0_CFGADDR_CONFIGEN_MSK	(MSK(1) &lt;&lt; GT_PCI0_CFGADDR_CONFIGEN_SHF)</span>
<span class="cp">#define GT_PCI0_CFGADDR_CONFIGEN_BIT	GT_PCI0_CFGADDR_CONFIGEN_MSK</span>

<span class="cp">#define GT_PCI0_CMD_MBYTESWAP_SHF	0</span>
<span class="cp">#define GT_PCI0_CMD_MBYTESWAP_MSK	(MSK(1) &lt;&lt; GT_PCI0_CMD_MBYTESWAP_SHF)</span>
<span class="cp">#define GT_PCI0_CMD_MBYTESWAP_BIT	GT_PCI0_CMD_MBYTESWAP_MSK</span>
<span class="cp">#define GT_PCI0_CMD_MWORDSWAP_SHF	10</span>
<span class="cp">#define GT_PCI0_CMD_MWORDSWAP_MSK	(MSK(1) &lt;&lt; GT_PCI0_CMD_MWORDSWAP_SHF)</span>
<span class="cp">#define GT_PCI0_CMD_MWORDSWAP_BIT	GT_PCI0_CMD_MWORDSWAP_MSK</span>
<span class="cp">#define GT_PCI0_CMD_SBYTESWAP_SHF	16</span>
<span class="cp">#define GT_PCI0_CMD_SBYTESWAP_MSK	(MSK(1) &lt;&lt; GT_PCI0_CMD_SBYTESWAP_SHF)</span>
<span class="cp">#define GT_PCI0_CMD_SBYTESWAP_BIT	GT_PCI0_CMD_SBYTESWAP_MSK</span>
<span class="cp">#define GT_PCI0_CMD_SWORDSWAP_SHF	11</span>
<span class="cp">#define GT_PCI0_CMD_SWORDSWAP_MSK	(MSK(1) &lt;&lt; GT_PCI0_CMD_SWORDSWAP_SHF)</span>
<span class="cp">#define GT_PCI0_CMD_SWORDSWAP_BIT	GT_PCI0_CMD_SWORDSWAP_MSK</span>

<span class="cp">#define GT_INTR_T0EXP_SHF		8</span>
<span class="cp">#define GT_INTR_T0EXP_MSK		(MSK(1) &lt;&lt; GT_INTR_T0EXP_SHF)</span>
<span class="cp">#define GT_INTR_T0EXP_BIT		GT_INTR_T0EXP_MSK</span>
<span class="cp">#define GT_INTR_RETRYCTR0_SHF		20</span>
<span class="cp">#define GT_INTR_RETRYCTR0_MSK		(MSK(1) &lt;&lt; GT_INTR_RETRYCTR0_SHF)</span>
<span class="cp">#define GT_INTR_RETRYCTR0_BIT		GT_INTR_RETRYCTR0_MSK</span>

<span class="cm">/*</span>
<span class="cm"> *  Misc</span>
<span class="cm"> */</span>
<span class="cp">#define GT_DEF_PCI0_IO_BASE	0x10000000UL</span>
<span class="cp">#define GT_DEF_PCI0_IO_SIZE	0x02000000UL</span>
<span class="cp">#define GT_DEF_PCI0_MEM0_BASE	0x12000000UL</span>
<span class="cp">#define GT_DEF_PCI0_MEM0_SIZE	0x02000000UL</span>
<span class="cp">#define GT_DEF_BASE		0x14000000UL</span>

<span class="cp">#define GT_MAX_BANKSIZE		(256 * 1024 * 1024)	</span><span class="cm">/* Max 256MB bank  */</span><span class="cp"></span>
<span class="cp">#define GT_LATTIM_MIN		6			</span><span class="cm">/* Minimum lat  */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * The gt64120_dep.h file must define the following macros</span>
<span class="cm"> *</span>
<span class="cm"> *   GT_READ(ofs, data_pointer)</span>
<span class="cm"> *   GT_WRITE(ofs, data)           - read/write GT64120 registers in 32bit</span>
<span class="cm"> *</span>
<span class="cm"> *   TIMER 	- gt64120 timer irq, temporary solution until</span>
<span class="cm"> *		  full gt64120 cascade interrupt support is in place</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;mach-gt64120.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Because of an error/peculiarity in the Galileo chip, we need to swap the</span>
<span class="cm"> * bytes when running bigendian.  We also provide non-swapping versions.</span>
<span class="cm"> */</span>
<span class="cp">#define __GT_READ(ofs)							\</span>
<span class="cp">	(*(volatile u32 *)(GT64120_BASE+(ofs)))</span>
<span class="cp">#define __GT_WRITE(ofs, data)						\</span>
<span class="cp">	do { *(volatile u32 *)(GT64120_BASE+(ofs)) = (data); } while (0)</span>
<span class="cp">#define GT_READ(ofs)		le32_to_cpu(__GT_READ(ofs))</span>
<span class="cp">#define GT_WRITE(ofs, data)	__GT_WRITE(ofs, cpu_to_le32(data))</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">gt641xx_set_base_clock</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">clock</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">gt641xx_timer0_state</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_GT64120_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
