iverilog ../rtl/TopModule.v ALU_core.v TopModule_tb.v
./a.out

gtkwave wave.vcd
exit 
