#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Jan 17 18:28:56 2018
# Process ID: 17602
# Current directory: /home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.runs/impl_1/top.vdi
# Journal file: /home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1603 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1398.648 ; gain = 429.023 ; free physical = 6677 ; free virtual = 30245
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1462.680 ; gain = 64.031 ; free physical = 6733 ; free virtual = 30301
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 20cbbf0a5

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2485be287

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1886.109 ; gain = 0.000 ; free physical = 6355 ; free virtual = 29923

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 16af0b9f1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1886.109 ; gain = 0.000 ; free physical = 6356 ; free virtual = 29924

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1585 unconnected nets.
INFO: [Opt 31-11] Eliminated 4 unconnected cells.
Phase 3 Sweep | Checksum: 15824ce33

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1886.109 ; gain = 0.000 ; free physical = 6356 ; free virtual = 29923

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1886.109 ; gain = 0.000 ; free physical = 6356 ; free virtual = 29923
Ending Logic Optimization Task | Checksum: 15824ce33

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.109 ; gain = 0.000 ; free physical = 6356 ; free virtual = 29924

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 10 newly gated: 10 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: 2151ea6cf

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6098 ; free virtual = 29666
Ending Power Optimization Task | Checksum: 2151ea6cf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2307.117 ; gain = 421.008 ; free physical = 6098 ; free virtual = 29666
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2307.117 ; gain = 908.469 ; free physical = 6098 ; free virtual = 29666
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6097 ; free virtual = 29666
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRARDADDR[10] (net: pixel1[5]) which is driven by a register (median_0/dff_out_pipe/q0_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRARDADDR[11] (net: pixel1[6]) which is driven by a register (median_0/dff_out_pipe/q0_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRARDADDR[12] (net: pixel1[7]) which is driven by a register (median_0/dff_out_pipe/q0_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRARDADDR[5] (net: pixel1[0]) which is driven by a register (median_0/dff_out_pipe/q0_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRARDADDR[6] (net: pixel1[1]) which is driven by a register (median_0/dff_out_pipe/q0_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRARDADDR[7] (net: pixel1[2]) which is driven by a register (median_0/dff_out_pipe/q0_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRARDADDR[8] (net: pixel1[3]) which is driven by a register (median_0/dff_out_pipe/q0_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRARDADDR[9] (net: pixel1[4]) which is driven by a register (median_0/dff_out_pipe/q0_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/dbg_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/dim_feld_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/nmi_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/stop_d_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/OPC_REG/ANZ_VAL_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/OPC_REG/ANZ_VAL_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/OPC_REG/ANZ_VAL_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/OPC_REG/IC_READ_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/PCS/IC_USER_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/PCS/pc_adduse_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/LEGS/HOLD_ON_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/CFG_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/CFG_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/CFG_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/CFG_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/MCR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/MCR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/MCR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/MCR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/FPS_REG/FPU_TRAP_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/GANZ_U/OV_FLAG_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_high_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_high_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_low_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_low_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_low_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_low_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[10] (net: m32632_0/PC_ICACHE[7]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_low_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/dbg_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/dim_feld_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/nmi_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/stop_d_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/OPC_REG/ANZ_VAL_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/OPC_REG/ANZ_VAL_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/OPC_REG/ANZ_VAL_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/OPC_REG/IC_READ_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/PCS/IC_USER_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/PCS/pc_adduse_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/BRAIN/PCS/pc_ic_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/LEGS/HOLD_ON_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/CFG_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/CFG_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/CFG_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/CFG_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/MCR_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/MCR_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/MCR_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/CFG_DBG/MCR_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/FPS_REG/FPU_TRAP_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/GANZ_U/OV_FLAG_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_high_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_high_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_low_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_low_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_low_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_low_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[11] (net: m32632_0/PC_ICACHE[8]) which is driven by a register (m32632_0/STOMACH/GANZ_U/psr_low_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[12] (net: m32632_0/PC_ICACHE[9]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/dbg_s_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[12] (net: m32632_0/PC_ICACHE[9]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/dim_feld_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[12] (net: m32632_0/PC_ICACHE[9]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/nmi_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[12] (net: m32632_0/PC_ICACHE[9]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[12] (net: m32632_0/PC_ICACHE[9]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 m32632_0/LEGS/DATA0_reg has an input control pin m32632_0/LEGS/DATA0_reg/ADDRBWRADDR[12] (net: m32632_0/PC_ICACHE[9]) which is driven by a register (m32632_0/BRAIN/BEFEHLS_DEC/phase_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8096 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: e5d15631

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: e5d15631

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.3 DSPChecker

Phase 1.1.1.5 IOBufferPlacementChecker

Phase 1.1.1.6 IOLockPlacementChecker
Phase 1.1.1.3 DSPChecker | Checksum: e5d15631

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.7 V7IOVoltageChecker
Phase 1.1.1.7 V7IOVoltageChecker | Checksum: e5d15631

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.8 OverlappingPBlocksChecker
Phase 1.1.1.8 OverlappingPBlocksChecker | Checksum: e5d15631

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.4 ClockRegionPlacementChecker
Phase 1.1.1.6 IOLockPlacementChecker | Checksum: e5d15631

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.5 IOBufferPlacementChecker | Checksum: e5d15631

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.10 DisallowedInsts
Phase 1.1.1.9 CheckerForMandatoryPrePlacedCells | Checksum: e5d15631

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.11 CascadeElementConstraintsChecker
Phase 1.1.1.10 DisallowedInsts | Checksum: e5d15631

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.12 Laguna PBlock Checker
Phase 1.1.1.11 CascadeElementConstraintsChecker | Checksum: e5d15631

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.13 HdioRelatedChecker
Phase 1.1.1.12 Laguna PBlock Checker | Checksum: e5d15631

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.14 ShapePlacementValidityChecker
Phase 1.1.1.13 HdioRelatedChecker | Checksum: e5d15631

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659
Phase 1.1.1.4 ClockRegionPlacementChecker | Checksum: e5d15631

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.15 CheckerForUnsupportedConstraints
Phase 1.1.1.15 CheckerForUnsupportedConstraints | Checksum: e5d15631

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: e5d15631

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: e5d15631

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659
Phase 1.1.1.14 ShapePlacementValidityChecker | Checksum: e5d15631

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: e5d15631

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: e5d15631

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: e5d15631

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 9e79ce9b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 9e79ce9b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f9197b83

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1571b550f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6082 ; free virtual = 29659

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: 1571b550f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6087 ; free virtual = 29664
Phase 1.2.1 Place Init Design | Checksum: 106575727

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6072 ; free virtual = 29650
Phase 1.2 Build Placer Netlist Model | Checksum: 106575727

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6072 ; free virtual = 29650

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 106575727

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6072 ; free virtual = 29650
Phase 1 Placer Initialization | Checksum: 106575727

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6072 ; free virtual = 29650

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1079bc306

Time (s): cpu = 00:01:15 ; elapsed = 00:00:35 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6092 ; free virtual = 29669

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1079bc306

Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6092 ; free virtual = 29669

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 102df9589

Time (s): cpu = 00:01:28 ; elapsed = 00:00:40 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6094 ; free virtual = 29671

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c1404a66

Time (s): cpu = 00:01:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6094 ; free virtual = 29671

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: c1404a66

Time (s): cpu = 00:01:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6091 ; free virtual = 29670

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: a339c145

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6094 ; free virtual = 29672

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 138b50261

Time (s): cpu = 00:01:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6092 ; free virtual = 29671

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 14ee69b81

Time (s): cpu = 00:01:41 ; elapsed = 00:00:50 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6089 ; free virtual = 29666

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: f10a21ae

Time (s): cpu = 00:01:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6089 ; free virtual = 29666

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: f10a21ae

Time (s): cpu = 00:01:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6089 ; free virtual = 29666

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 17fbd8711

Time (s): cpu = 00:01:48 ; elapsed = 00:00:53 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6120 ; free virtual = 29697
Phase 3 Detail Placement | Checksum: 17fbd8711

Time (s): cpu = 00:01:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6119 ; free virtual = 29697

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 14c31dd3f

Time (s): cpu = 00:02:00 ; elapsed = 00:00:56 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6108 ; free virtual = 29685

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.637. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 19c5d4994

Time (s): cpu = 00:02:03 ; elapsed = 00:00:59 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6108 ; free virtual = 29685
Phase 4.1 Post Commit Optimization | Checksum: 19c5d4994

Time (s): cpu = 00:02:03 ; elapsed = 00:01:00 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6108 ; free virtual = 29685

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 19c5d4994

Time (s): cpu = 00:02:03 ; elapsed = 00:01:00 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6108 ; free virtual = 29685

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: 19c5d4994

Time (s): cpu = 00:02:03 ; elapsed = 00:01:00 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6108 ; free virtual = 29685

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: 19c5d4994

Time (s): cpu = 00:02:03 ; elapsed = 00:01:00 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6108 ; free virtual = 29686

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: 19c5d4994

Time (s): cpu = 00:02:04 ; elapsed = 00:01:00 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6108 ; free virtual = 29686

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1903b0ce8

Time (s): cpu = 00:02:04 ; elapsed = 00:01:01 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6108 ; free virtual = 29686
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1903b0ce8

Time (s): cpu = 00:02:04 ; elapsed = 00:01:01 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6108 ; free virtual = 29686
Ending Placer Task | Checksum: 15f75482b

Time (s): cpu = 00:02:04 ; elapsed = 00:01:01 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6108 ; free virtual = 29685
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 116 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:02 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6108 ; free virtual = 29685
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6077 ; free virtual = 29685
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6100 ; free virtual = 29684
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6100 ; free virtual = 29685
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6100 ; free virtual = 29685
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7617ee69 ConstDB: 0 ShapeSum: e95d59c2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 2dc9a4b0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6095 ; free virtual = 29680

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2dc9a4b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6095 ; free virtual = 29680

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2dc9a4b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6076 ; free virtual = 29661

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2dc9a4b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6076 ; free virtual = 29661
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 192a2d6b6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6026 ; free virtual = 29611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.844 | TNS=-1945.290| WHS=-1.050 | THS=-401.814|

Phase 2 Router Initialization | Checksum: d66273f5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6018 ; free virtual = 29603

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1801fa789

Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6009 ; free virtual = 29594

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4550
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 176777674

Time (s): cpu = 00:01:47 ; elapsed = 00:00:34 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6006 ; free virtual = 29591
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.544| TNS=-3860.724| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1830678fb

Time (s): cpu = 00:01:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 6006 ; free virtual = 29591

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 189fba317

Time (s): cpu = 00:01:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 5970 ; free virtual = 29590
Phase 4.1.2 GlobIterForTiming | Checksum: 1f9f32667

Time (s): cpu = 00:01:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 5955 ; free virtual = 29587
Phase 4.1 Global Iteration 0 | Checksum: 1f9f32667

Time (s): cpu = 00:01:50 ; elapsed = 00:00:37 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 5953 ; free virtual = 29588

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 296
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 22989aaa9

Time (s): cpu = 00:02:00 ; elapsed = 00:00:41 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 5875 ; free virtual = 29587
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.502| TNS=-3860.396| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20ade849f

Time (s): cpu = 00:02:01 ; elapsed = 00:00:41 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 5872 ; free virtual = 29589
Phase 4 Rip-up And Reroute | Checksum: 20ade849f

Time (s): cpu = 00:02:01 ; elapsed = 00:00:41 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 5866 ; free virtual = 29588

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22565630c

Time (s): cpu = 00:02:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2307.117 ; gain = 0.000 ; free physical = 5824 ; free virtual = 29585
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.502| TNS=-3789.944| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a7de52a2

Time (s): cpu = 00:02:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5761 ; free virtual = 29522

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a7de52a2

Time (s): cpu = 00:02:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5761 ; free virtual = 29522
Phase 5 Delay and Skew Optimization | Checksum: 1a7de52a2

Time (s): cpu = 00:02:10 ; elapsed = 00:00:43 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5761 ; free virtual = 29522

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13cde74b4

Time (s): cpu = 00:02:12 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5762 ; free virtual = 29523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.469| TNS=-3719.424| WHS=-0.540 | THS=-0.540 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1ba792643

Time (s): cpu = 00:02:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5719 ; free virtual = 29480
Phase 6.1 Hold Fix Iter | Checksum: 1ba792643

Time (s): cpu = 00:02:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5719 ; free virtual = 29480
Phase 6 Post Hold Fix | Checksum: 1ba792643

Time (s): cpu = 00:02:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5719 ; free virtual = 29480

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.13366 %
  Global Horizontal Routing Utilization  = 10.2826 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 147bd898d

Time (s): cpu = 00:02:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5730 ; free virtual = 29491

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 147bd898d

Time (s): cpu = 00:02:13 ; elapsed = 00:00:45 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5730 ; free virtual = 29491

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19b368457

Time (s): cpu = 00:02:15 ; elapsed = 00:00:46 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5760 ; free virtual = 29525

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-11.469| TNS=-3719.424| WHS=-0.540 | THS=-0.540 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19b368457

Time (s): cpu = 00:02:15 ; elapsed = 00:00:47 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5760 ; free virtual = 29525
WARNING: [Route 35-419] Router was unable to fix hold violation on pin m32632_0/ARMS/DCA_CTRL/dly_bclk_reg/D driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-455] Router was unable to fix hold violation on 1 pins because of high hold requirement. Such pins are:
	clk_IBUF_BUFG_inst/I

Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:15 ; elapsed = 00:00:47 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5758 ; free virtual = 29524

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 119 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:17 ; elapsed = 00:00:48 . Memory (MB): peak = 2321.344 ; gain = 14.227 ; free physical = 5758 ; free virtual = 29524
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2353.359 ; gain = 0.000 ; free physical = 5706 ; free virtual = 29521
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/vivado_workspace/md5_pipelined_dt/md5_pipelined_dt.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 18:31:41 2018...
