# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lyskryss_Simen_Fuglestad_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Dev/ele111/Lyskryss_Simen_Fuglestad/Lyskryss_Simen_Fuglestad.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:52:43 on Oct 24,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/ele111/Lyskryss_Simen_Fuglestad/Lyskryss_Simen_Fuglestad.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lyskryss
# -- Compiling architecture RTL of lyskryss
# ** Warning: C:/Dev/ele111/Lyskryss_Simen_Fuglestad/Lyskryss_Simen_Fuglestad.vhd(84): (vcom-1013) Initial value of "ts" depends on value of signal "tilstand_selector".
# End time: 08:52:43 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {C:/Dev/ele111/Lyskryss_Simen_Fuglestad/enable_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:52:43 on Oct 24,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/ele111/Lyskryss_Simen_Fuglestad/enable_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Enable_gen
# -- Compiling architecture rtl of Enable_gen
# End time: 08:52:43 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Dev/ele111/Lyskryss_Simen_Fuglestad/reset_sync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:52:43 on Oct 24,2019
# vcom -reportprogress 300 -93 -work work C:/Dev/ele111/Lyskryss_Simen_Fuglestad/reset_sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reset_sync
# -- Compiling architecture rtl of reset_sync
# End time: 08:52:44 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Dev/ele111/Lyskryss_Simen_Fuglestad/simulation/modelsim/lyskryss.vht
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:52:54 on Oct 24,2019
# vcom -reportprogress 300 -work work C:/Dev/ele111/Lyskryss_Simen_Fuglestad/simulation/modelsim/lyskryss.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lyskryss_vhd_tst
# -- Compiling architecture lyskryss_arch of lyskryss_vhd_tst
# End time: 08:52:54 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.lyskryss_vhd_tst
# vsim -gui -l msim_transcript work.lyskryss_vhd_tst 
# Start time: 08:53:07 on Oct 24,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lyskryss_vhd_tst(lyskryss_arch)
# Loading ieee.numeric_std(body)
# Loading work.lyskryss(rtl)
# Loading work.enable_gen(rtl)
# Loading work.reset_sync(rtl)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /lyskryss_vhd_tst/i1
# ** Warning: (vsim-8683) Uninitialized inout port /lyskryss_vhd_tst/i1/GPIO(35 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /lyskryss_vhd_tst/i1/LEDR(16 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /lyskryss_vhd_tst/LEDR(16 downto 0).
add wave -position insertpoint  \
sim:/lyskryss_vhd_tst/i1/CLOCK_50 \
sim:/lyskryss_vhd_tst/i1/enable \
sim:/lyskryss_vhd_tst/i1/tilstand_selector \
sim:/lyskryss_vhd_tst/i1/tilstand \
sim:/lyskryss_vhd_tst/i1/utsignal
run 1200 us
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /lyskryss_vhd_tst/i1
# End time: 12:51:21 on Oct 24,2019, Elapsed time: 3:58:14
# Errors: 0, Warnings: 4
