Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Nov 21 09:54:50 2023
| Host         : VM7699-verilog-labs running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.180        0.000                      0                   69        0.248        0.000                      0                   69        1.350        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.850}        3.700           270.270         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.180        0.000                      0                   69        0.248        0.000                      0                   69        1.350        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 segment/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (sys_clk_pin rise@3.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.842ns (27.939%)  route 2.172ns (72.061%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 8.705 - 3.700 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.704     5.306    segment/CLK
    SLICE_X3Y136         FDRE                                         r  segment/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  segment/count_reg[27]/Q
                         net (fo=2, routed)           0.757     6.482    segment/count_reg[27]
    SLICE_X0Y139         LUT6 (Prop_lut6_I3_O)        0.299     6.781 r  segment/count[0]_i_8/O
                         net (fo=1, routed)           0.718     7.500    segment/count[0]_i_8_n_0
    SLICE_X0Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  segment/count[0]_i_1/O
                         net (fo=33, routed)          0.696     8.320    segment/seg_an
    SLICE_X5Y137         FDRE                                         r  segment/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.700     3.700 r  
    E3                                                0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.111 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.031    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583     8.705    segment/CLK
    SLICE_X5Y137         FDRE                                         r  segment/count_reg[16]/C
                         clock pessimism              0.259     8.964    
                         clock uncertainty           -0.035     8.929    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429     8.500    segment/count_reg[16]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 segment/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (sys_clk_pin rise@3.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.842ns (27.939%)  route 2.172ns (72.061%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 8.705 - 3.700 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.704     5.306    segment/CLK
    SLICE_X3Y136         FDRE                                         r  segment/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  segment/count_reg[27]/Q
                         net (fo=2, routed)           0.757     6.482    segment/count_reg[27]
    SLICE_X0Y139         LUT6 (Prop_lut6_I3_O)        0.299     6.781 r  segment/count[0]_i_8/O
                         net (fo=1, routed)           0.718     7.500    segment/count[0]_i_8_n_0
    SLICE_X0Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  segment/count[0]_i_1/O
                         net (fo=33, routed)          0.696     8.320    segment/seg_an
    SLICE_X5Y137         FDRE                                         r  segment/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.700     3.700 r  
    E3                                                0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.111 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.031    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583     8.705    segment/CLK
    SLICE_X5Y137         FDRE                                         r  segment/count_reg[17]/C
                         clock pessimism              0.259     8.964    
                         clock uncertainty           -0.035     8.929    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429     8.500    segment/count_reg[17]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 segment/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (sys_clk_pin rise@3.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.842ns (27.939%)  route 2.172ns (72.061%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 8.705 - 3.700 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.704     5.306    segment/CLK
    SLICE_X3Y136         FDRE                                         r  segment/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  segment/count_reg[27]/Q
                         net (fo=2, routed)           0.757     6.482    segment/count_reg[27]
    SLICE_X0Y139         LUT6 (Prop_lut6_I3_O)        0.299     6.781 r  segment/count[0]_i_8/O
                         net (fo=1, routed)           0.718     7.500    segment/count[0]_i_8_n_0
    SLICE_X0Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  segment/count[0]_i_1/O
                         net (fo=33, routed)          0.696     8.320    segment/seg_an
    SLICE_X5Y137         FDRE                                         r  segment/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.700     3.700 r  
    E3                                                0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.111 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.031    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583     8.705    segment/CLK
    SLICE_X5Y137         FDRE                                         r  segment/count_reg[18]/C
                         clock pessimism              0.259     8.964    
                         clock uncertainty           -0.035     8.929    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429     8.500    segment/count_reg[18]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 segment/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (sys_clk_pin rise@3.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.842ns (27.939%)  route 2.172ns (72.061%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 8.705 - 3.700 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.704     5.306    segment/CLK
    SLICE_X3Y136         FDRE                                         r  segment/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  segment/count_reg[27]/Q
                         net (fo=2, routed)           0.757     6.482    segment/count_reg[27]
    SLICE_X0Y139         LUT6 (Prop_lut6_I3_O)        0.299     6.781 r  segment/count[0]_i_8/O
                         net (fo=1, routed)           0.718     7.500    segment/count[0]_i_8_n_0
    SLICE_X0Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  segment/count[0]_i_1/O
                         net (fo=33, routed)          0.696     8.320    segment/seg_an
    SLICE_X5Y137         FDRE                                         r  segment/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.700     3.700 r  
    E3                                                0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.111 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.031    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583     8.705    segment/CLK
    SLICE_X5Y137         FDRE                                         r  segment/count_reg[19]/C
                         clock pessimism              0.259     8.964    
                         clock uncertainty           -0.035     8.929    
    SLICE_X5Y137         FDRE (Setup_fdre_C_R)       -0.429     8.500    segment/count_reg[19]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -8.320    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 segment/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (sys_clk_pin rise@3.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.842ns (29.226%)  route 2.039ns (70.774%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 8.705 - 3.700 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.704     5.306    segment/CLK
    SLICE_X3Y136         FDRE                                         r  segment/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  segment/count_reg[27]/Q
                         net (fo=2, routed)           0.757     6.482    segment/count_reg[27]
    SLICE_X0Y139         LUT6 (Prop_lut6_I3_O)        0.299     6.781 r  segment/count[0]_i_8/O
                         net (fo=1, routed)           0.718     7.500    segment/count[0]_i_8_n_0
    SLICE_X0Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  segment/count[0]_i_1/O
                         net (fo=33, routed)          0.564     8.187    segment/seg_an
    SLICE_X2Y134         FDRE                                         r  segment/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.700     3.700 r  
    E3                                                0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.111 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.031    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.583     8.705    segment/CLK
    SLICE_X2Y134         FDRE                                         r  segment/count_reg[10]/C
                         clock pessimism              0.275     8.980    
                         clock uncertainty           -0.035     8.945    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524     8.421    segment/count_reg[10]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 segment/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (sys_clk_pin rise@3.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 1.949ns (62.455%)  route 1.172ns (37.545%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 8.707 - 3.700 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.704     5.306    segment/CLK
    SLICE_X2Y136         FDRE                                         r  segment/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  segment/count_reg[3]/Q
                         net (fo=2, routed)           0.594     6.418    segment/count_reg[3]
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.943 r  segment/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.943    segment/count_reg[0]_i_2_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  segment/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    segment/count_reg[4]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  segment/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    segment/count_reg[8]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  segment/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    segment/count_reg[12]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  segment/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    segment/count_reg[16]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  segment/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    segment/count_reg[20]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  segment/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    segment/count_reg[24]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.849 r  segment/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.578     8.427    segment/count_reg[28]_i_1_n_7
    SLICE_X1Y137         FDRE                                         r  segment/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.700     3.700 r  
    E3                                                0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.111 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.031    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.585     8.707    segment/CLK
    SLICE_X1Y137         FDRE                                         r  segment/count_reg[28]/C
                         clock pessimism              0.275     8.982    
                         clock uncertainty           -0.035     8.947    
    SLICE_X1Y137         FDRE (Setup_fdre_C_D)       -0.276     8.671    segment/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 segment/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (sys_clk_pin rise@3.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 2.061ns (65.815%)  route 1.071ns (34.185%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 8.707 - 3.700 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.704     5.306    segment/CLK
    SLICE_X2Y136         FDRE                                         r  segment/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  segment/count_reg[3]/Q
                         net (fo=2, routed)           0.594     6.418    segment/count_reg[3]
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.943 r  segment/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.943    segment/count_reg[0]_i_2_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  segment/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    segment/count_reg[4]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  segment/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    segment/count_reg[8]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  segment/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    segment/count_reg[12]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  segment/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    segment/count_reg[16]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  segment/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    segment/count_reg[20]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  segment/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    segment/count_reg[24]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.961 r  segment/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.477     8.438    segment/count_reg[28]_i_1_n_6
    SLICE_X0Y137         FDRE                                         r  segment/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.700     3.700 r  
    E3                                                0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.111 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.031    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.585     8.707    segment/CLK
    SLICE_X0Y137         FDRE                                         r  segment/count_reg[29]/C
                         clock pessimism              0.275     8.982    
                         clock uncertainty           -0.035     8.947    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.260     8.687    segment/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -8.438    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 segment/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (sys_clk_pin rise@3.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 2.040ns (66.157%)  route 1.044ns (33.843%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 8.706 - 3.700 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.704     5.306    segment/CLK
    SLICE_X2Y136         FDRE                                         r  segment/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  segment/count_reg[3]/Q
                         net (fo=2, routed)           0.594     6.418    segment/count_reg[3]
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.943 r  segment/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.943    segment/count_reg[0]_i_2_n_0
    SLICE_X1Y133         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  segment/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.057    segment/count_reg[4]_i_1_n_0
    SLICE_X1Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  segment/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    segment/count_reg[8]_i_1_n_0
    SLICE_X1Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  segment/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.285    segment/count_reg[12]_i_1_n_0
    SLICE_X1Y136         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  segment/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.399    segment/count_reg[16]_i_1_n_0
    SLICE_X1Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  segment/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.513    segment/count_reg[20]_i_1_n_0
    SLICE_X1Y138         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  segment/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    segment/count_reg[24]_i_1_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.940 r  segment/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.450     8.390    segment/count_reg[28]_i_1_n_4
    SLICE_X3Y136         FDRE                                         r  segment/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.700     3.700 r  
    E3                                                0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.111 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.031    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.584     8.706    segment/CLK
    SLICE_X3Y136         FDRE                                         r  segment/count_reg[31]/C
                         clock pessimism              0.278     8.984    
                         clock uncertainty           -0.035     8.949    
    SLICE_X3Y136         FDRE (Setup_fdre_C_D)       -0.274     8.675    segment/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 segment/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (sys_clk_pin rise@3.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.842ns (28.775%)  route 2.084ns (71.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 8.707 - 3.700 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.704     5.306    segment/CLK
    SLICE_X3Y136         FDRE                                         r  segment/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  segment/count_reg[27]/Q
                         net (fo=2, routed)           0.757     6.482    segment/count_reg[27]
    SLICE_X0Y139         LUT6 (Prop_lut6_I3_O)        0.299     6.781 r  segment/count[0]_i_8/O
                         net (fo=1, routed)           0.718     7.500    segment/count[0]_i_8_n_0
    SLICE_X0Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  segment/count[0]_i_1/O
                         net (fo=33, routed)          0.609     8.232    segment/seg_an
    SLICE_X0Y137         FDRE                                         r  segment/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.700     3.700 r  
    E3                                                0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.111 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.031    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.585     8.707    segment/CLK
    SLICE_X0Y137         FDRE                                         r  segment/count_reg[29]/C
                         clock pessimism              0.275     8.982    
                         clock uncertainty           -0.035     8.947    
    SLICE_X0Y137         FDRE (Setup_fdre_C_R)       -0.429     8.518    segment/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 segment/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (sys_clk_pin rise@3.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.842ns (28.818%)  route 2.080ns (71.182%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 8.707 - 3.700 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.704     5.306    segment/CLK
    SLICE_X3Y136         FDRE                                         r  segment/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  segment/count_reg[27]/Q
                         net (fo=2, routed)           0.757     6.482    segment/count_reg[27]
    SLICE_X0Y139         LUT6 (Prop_lut6_I3_O)        0.299     6.781 r  segment/count[0]_i_8/O
                         net (fo=1, routed)           0.718     7.500    segment/count[0]_i_8_n_0
    SLICE_X0Y136         LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  segment/count[0]_i_1/O
                         net (fo=33, routed)          0.604     8.228    segment/seg_an
    SLICE_X1Y137         FDRE                                         r  segment/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      3.700     3.700 r  
    E3                                                0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.111 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.031    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.122 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.585     8.707    segment/CLK
    SLICE_X1Y137         FDRE                                         r  segment/count_reg[28]/C
                         clock pessimism              0.275     8.982    
                         clock uncertainty           -0.035     8.947    
    SLICE_X1Y137         FDRE (Setup_fdre_C_R)       -0.429     8.518    segment/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                  0.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 segment/seg_an_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/seg_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.183ns (51.481%)  route 0.172ns (48.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.514    segment/CLK
    SLICE_X3Y137         FDRE                                         r  segment/seg_an_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  segment/seg_an_reg/Q
                         net (fo=6, routed)           0.172     1.828    segment/seg_an_OBUF
    SLICE_X3Y137         LUT3 (Prop_lut3_I1_O)        0.042     1.870 r  segment/seg_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    segment/seg_data[0]_i_1_n_0
    SLICE_X3Y137         FDRE                                         r  segment/seg_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     2.032    segment/CLK
    SLICE_X3Y137         FDRE                                         r  segment/seg_data_reg[0]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.107     1.621    segment/seg_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 segment/seg_an_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/seg_an_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.514    segment/CLK
    SLICE_X3Y137         FDRE                                         r  segment/seg_an_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  segment/seg_an_reg/Q
                         net (fo=6, routed)           0.172     1.828    segment/seg_an_OBUF
    SLICE_X3Y137         LUT2 (Prop_lut2_I1_O)        0.045     1.873 r  segment/seg_an_i_1/O
                         net (fo=1, routed)           0.000     1.873    segment/seg_an_i_1_n_0
    SLICE_X3Y137         FDRE                                         r  segment/seg_an_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.867     2.032    segment/CLK
    SLICE_X3Y137         FDRE                                         r  segment/seg_an_reg/C
                         clock pessimism             -0.517     1.514    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.092     1.606    segment/seg_an_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 segment/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.513    segment/CLK
    SLICE_X1Y134         FDRE                                         r  segment/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.772    segment/count_reg[8]
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  segment/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    segment/count_reg[8]_i_1_n_7
    SLICE_X1Y134         FDRE                                         r  segment/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     2.030    segment/CLK
    SLICE_X1Y134         FDRE                                         r  segment/count_reg[8]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y134         FDRE (Hold_fdre_C_D)         0.105     1.618    segment/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 m/res_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/seg_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.226ns (58.958%)  route 0.157ns (41.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.509    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  m/res_reg[1]/Q
                         net (fo=1, routed)           0.157     1.795    segment/seg_data_reg[2]_0[1]
    SLICE_X0Y131         LUT3 (Prop_lut3_I2_O)        0.098     1.893 r  segment/seg_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    segment/seg_data[1]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  segment/seg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     2.027    segment/CLK
    SLICE_X0Y131         FDRE                                         r  segment/seg_data_reg[1]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.092     1.616    segment/seg_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 m/res_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/seg_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.184ns (39.839%)  route 0.278ns (60.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.588     1.507    m/CLK
    SLICE_X0Y128         FDRE                                         r  m/res_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  m/res_reg[6]/Q
                         net (fo=1, routed)           0.278     1.926    segment/seg_data_reg[2]_0[6]
    SLICE_X0Y131         LUT3 (Prop_lut3_I0_O)        0.043     1.969 r  segment/seg_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.969    segment/seg_data[2]_i_1_n_0
    SLICE_X0Y131         FDRE                                         r  segment/seg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     2.027    segment/CLK
    SLICE_X0Y131         FDRE                                         r  segment/seg_data_reg[2]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.107     1.631    segment/seg_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 m/res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/seg_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.174%)  route 0.289ns (60.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.509    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  m/res_reg[3]/Q
                         net (fo=1, routed)           0.289     1.939    segment/seg_data_reg[2]_0[3]
    SLICE_X0Y133         LUT2 (Prop_lut2_I0_O)        0.045     1.984 r  segment/seg_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.984    segment/seg_data[3]_i_1_n_0
    SLICE_X0Y133         FDRE                                         r  segment/seg_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     2.029    segment/CLK
    SLICE_X0Y133         FDRE                                         r  segment/seg_data_reg[3]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y133         FDRE (Hold_fdre_C_D)         0.091     1.617    segment/seg_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 segment/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.252ns (54.147%)  route 0.213ns (45.853%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.513    segment/CLK
    SLICE_X0Y135         FDRE                                         r  segment/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/count_reg[14]/Q
                         net (fo=2, routed)           0.097     1.751    segment/count_reg[14]
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  segment/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.116     1.979    segment/count_reg[12]_i_1_n_5
    SLICE_X0Y135         FDRE                                         r  segment/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     2.031    segment/CLK
    SLICE_X0Y135         FDRE                                         r  segment/count_reg[14]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.009     1.522    segment/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 segment/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.285ns (54.779%)  route 0.235ns (45.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.513    segment/CLK
    SLICE_X0Y135         FDRE                                         r  segment/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/count_reg[14]/Q
                         net (fo=2, routed)           0.097     1.751    segment/count_reg[14]
    SLICE_X1Y135         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.895 r  segment/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.138     2.034    segment/count_reg[12]_i_1_n_4
    SLICE_X1Y135         FDRE                                         r  segment/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     2.031    segment/CLK
    SLICE_X1Y135         FDRE                                         r  segment/count_reg[15]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)        -0.006     1.520    segment/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 segment/count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.256ns (49.508%)  route 0.261ns (50.492%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.512    segment/CLK
    SLICE_X1Y133         FDSE                                         r  segment/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y133         FDSE (Prop_fdse_C_Q)         0.141     1.653 f  segment/count_reg[0]/Q
                         net (fo=2, routed)           0.120     1.774    segment/count_reg[0]
    SLICE_X1Y132         LUT1 (Prop_lut1_I0_O)        0.045     1.819 r  segment/count[0]_i_9/O
                         net (fo=1, routed)           0.000     1.819    segment/count[0]_i_9_n_0
    SLICE_X1Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.889 r  segment/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.141     2.030    segment/count_reg[0]_i_2_n_7
    SLICE_X1Y133         FDSE                                         r  segment/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     2.029    segment/CLK
    SLICE_X1Y133         FDSE                                         r  segment/count_reg[0]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X1Y133         FDSE (Hold_fdse_C_D)        -0.007     1.505    segment/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 segment/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            segment/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.249ns (46.439%)  route 0.287ns (53.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.513    segment/CLK
    SLICE_X3Y134         FDRE                                         r  segment/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  segment/count_reg[11]/Q
                         net (fo=2, routed)           0.107     1.762    segment/count_reg[11]
    SLICE_X1Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  segment/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.180     2.050    segment/count_reg[8]_i_1_n_4
    SLICE_X3Y134         FDRE                                         r  segment/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     2.030    segment/CLK
    SLICE_X3Y134         FDRE                                         r  segment/count_reg[11]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y134         FDRE (Hold_fdre_C_D)         0.005     1.518    segment/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.531    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.850 }
Period(ns):         3.700
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.700       1.545      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.700       2.700      SLICE_X0Y130    m/res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.700       2.700      SLICE_X0Y130    m/res_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.700       2.700      SLICE_X0Y130    m/res_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.700       2.700      SLICE_X0Y130    m/res_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.700       2.700      SLICE_X0Y129    m/res_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.700       2.700      SLICE_X0Y129    m/res_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.700       2.700      SLICE_X0Y128    m/res_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         3.700       2.700      SLICE_X1Y133    segment/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.700       2.700      SLICE_X2Y134    segment/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y129    m/res_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y129    m/res_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y130    m/res_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y129    m/res_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.850       1.350      SLICE_X0Y129    m/res_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/seg_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.038ns  (logic 4.167ns (69.012%)  route 1.871ns (30.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.705     5.307    segment/CLK
    SLICE_X3Y137         FDRE                                         r  segment/seg_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  segment/seg_data_reg[0]/Q
                         net (fo=1, routed)           1.871     7.597    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.748    11.346 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.346    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 4.159ns (69.517%)  route 1.824ns (30.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.698     5.300    segment/CLK
    SLICE_X0Y131         FDRE                                         r  segment/seg_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.419     5.719 r  segment/seg_data_reg[2]/Q
                         net (fo=1, routed)           1.824     7.543    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.740    11.283 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.283    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_an_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            seg_an
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 4.003ns (67.920%)  route 1.891ns (32.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.705     5.307    segment/CLK
    SLICE_X3Y137         FDRE                                         r  segment/seg_an_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  segment/seg_an_reg/Q
                         net (fo=6, routed)           1.891     7.654    seg_an_OBUF
    B17                  OBUF (Prop_obuf_I_O)         3.547    11.201 r  seg_an_OBUF_inst/O
                         net (fo=0)                   0.000    11.201    seg_an
    B17                                                               r  seg_an (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 4.026ns (70.609%)  route 1.676ns (29.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.698     5.300    segment/CLK
    SLICE_X0Y131         FDRE                                         r  segment/seg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.456     5.756 r  segment/seg_data_reg[1]/Q
                         net (fo=1, routed)           1.676     7.432    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         3.570    11.002 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.002    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.695ns  (logic 4.023ns (70.643%)  route 1.672ns (29.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.701     5.303    segment/CLK
    SLICE_X0Y133         FDRE                                         r  segment/seg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.456     5.759 r  segment/seg_data_reg[3]/Q
                         net (fo=1, routed)           1.672     7.431    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         3.567    10.999 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.999    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/seg_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.409ns (81.351%)  route 0.323ns (18.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.512    segment/CLK
    SLICE_X0Y133         FDRE                                         r  segment/seg_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  segment/seg_data_reg[3]/Q
                         net (fo=1, routed)           0.323     1.976    seg_data_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         1.268     3.244 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.244    seg_data[3]
    A15                                                               r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.411ns (81.199%)  route 0.327ns (18.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.510    segment/CLK
    SLICE_X0Y131         FDRE                                         r  segment/seg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  segment/seg_data_reg[1]/Q
                         net (fo=1, routed)           0.327     1.978    seg_data_OBUF[1]
    A13                  OBUF (Prop_obuf_I_O)         1.270     3.249 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.249    seg_data[1]
    A13                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_an_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            seg_an
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.389ns (76.496%)  route 0.427ns (23.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.514    segment/CLK
    SLICE_X3Y137         FDRE                                         r  segment/seg_an_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  segment/seg_an_reg/Q
                         net (fo=6, routed)           0.427     2.082    seg_an_OBUF
    B17                  OBUF (Prop_obuf_I_O)         1.248     3.330 r  seg_an_OBUF_inst/O
                         net (fo=0)                   0.000     3.330    seg_an
    B17                                                               r  seg_an (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.450ns (78.983%)  route 0.386ns (21.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.510    segment/CLK
    SLICE_X0Y131         FDRE                                         r  segment/seg_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.638 r  segment/seg_data_reg[2]/Q
                         net (fo=1, routed)           0.386     2.024    seg_data_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.322     3.346 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.346    seg_data[2]
    A16                                                               r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/seg_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.455ns (77.756%)  route 0.416ns (22.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.514    segment/CLK
    SLICE_X3Y137         FDRE                                         r  segment/seg_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  segment/seg_data_reg[0]/Q
                         net (fo=1, routed)           0.416     2.059    seg_data_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.327     3.385 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.385    seg_data[0]
    A14                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            m/res_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 1.816ns (43.931%)  route 2.317ns (56.069%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  a_IBUF[2]_inst/O
                         net (fo=9, routed)           2.317     3.792    m/a_IBUF[2]
    SLICE_X0Y128         LUT6 (Prop_lut6_I1_O)        0.124     3.916 r  m/res[6]_i_3/O
                         net (fo=1, routed)           0.000     3.916    m/res[6]_i_3_n_0
    SLICE_X0Y128         MUXF7 (Prop_muxf7_I1_O)      0.217     4.133 r  m/res_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     4.133    m/res0[6]
    SLICE_X0Y128         FDRE                                         r  m/res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.577     4.999    m/CLK
    SLICE_X0Y128         FDRE                                         r  m/res_reg[6]/C

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            m/res_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.112ns  (logic 1.813ns (44.092%)  route 2.299ns (55.908%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    H14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  b_IBUF[3]_inst/O
                         net (fo=7, routed)           2.299     3.771    m/b_IBUF[3]
    SLICE_X0Y129         LUT6 (Prop_lut6_I0_O)        0.124     3.895 r  m/res[4]_i_3/O
                         net (fo=1, routed)           0.000     3.895    m/res[4]_i_3_n_0
    SLICE_X0Y129         MUXF7 (Prop_muxf7_I1_O)      0.217     4.112 r  m/res_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     4.112    m/res0[4]
    SLICE_X0Y129         FDRE                                         r  m/res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.578     5.000    m/CLK
    SLICE_X0Y129         FDRE                                         r  m/res_reg[4]/C

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            m/res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.963ns  (logic 1.813ns (45.751%)  route 2.150ns (54.249%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    H14                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  b_IBUF[3]_inst/O
                         net (fo=7, routed)           2.150     3.622    m/b_IBUF[3]
    SLICE_X0Y130         LUT6 (Prop_lut6_I0_O)        0.124     3.746 r  m/res[3]_i_3/O
                         net (fo=1, routed)           0.000     3.746    m/res[3]_i_3_n_0
    SLICE_X0Y130         MUXF7 (Prop_muxf7_I1_O)      0.217     3.963 r  m/res_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.963    m/res0[3]
    SLICE_X0Y130         FDRE                                         r  m/res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.578     5.000    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[3]/C

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            m/res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.812ns  (logic 1.852ns (48.579%)  route 1.960ns (51.421%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  b_IBUF[0]_inst/O
                         net (fo=11, routed)          1.960     3.443    m/b_IBUF[0]
    SLICE_X0Y129         LUT6 (Prop_lut6_I1_O)        0.124     3.567 r  m/res[5]_i_3/O
                         net (fo=1, routed)           0.000     3.567    m/res[5]_i_3_n_0
    SLICE_X0Y129         MUXF7 (Prop_muxf7_I1_O)      0.245     3.812 r  m/res_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.812    m/res0[5]
    SLICE_X0Y129         FDRE                                         r  m/res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.578     5.000    m/CLK
    SLICE_X0Y129         FDRE                                         r  m/res_reg[5]/C

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            m/res_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.700ns  (logic 1.591ns (43.009%)  route 2.108ns (56.991%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    F16                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  b_IBUF[1]_inst/O
                         net (fo=10, routed)          2.108     3.576    m/b_IBUF[1]
    SLICE_X0Y130         LUT6 (Prop_lut6_I3_O)        0.124     3.700 r  m/res[2]_i_1/O
                         net (fo=1, routed)           0.000     3.700    m/res0[2]
    SLICE_X0Y130         FDRE                                         r  m/res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.578     5.000    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[2]/C

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            m/res_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.700ns  (logic 1.620ns (43.794%)  route 2.079ns (56.206%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    F16                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  b_IBUF[1]_inst/O
                         net (fo=10, routed)          2.079     3.547    m/b_IBUF[1]
    SLICE_X0Y130         LUT4 (Prop_lut4_I0_O)        0.153     3.700 r  m/res[1]_i_1/O
                         net (fo=1, routed)           0.000     3.700    m/res0[1]
    SLICE_X0Y130         FDRE                                         r  m/res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.578     5.000    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[1]/C

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            m/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.534ns  (logic 1.607ns (45.469%)  route 1.927ns (54.531%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  b_IBUF[0]_inst/O
                         net (fo=11, routed)          1.927     3.410    m/b_IBUF[0]
    SLICE_X0Y130         LUT2 (Prop_lut2_I0_O)        0.124     3.534 r  m/res[0]_i_1/O
                         net (fo=1, routed)           0.000     3.534    m/res0[0]
    SLICE_X0Y130         FDRE                                         r  m/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.578     5.000    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/res_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.000ns  (logic 1.471ns (49.034%)  route 1.529ns (50.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.529     3.000    m/SR[0]
    SLICE_X0Y129         FDRE                                         r  m/res_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.578     5.000    m/CLK
    SLICE_X0Y129         FDRE                                         r  m/res_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/res_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.000ns  (logic 1.471ns (49.034%)  route 1.529ns (50.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.529     3.000    m/SR[0]
    SLICE_X0Y129         FDRE                                         r  m/res_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.578     5.000    m/CLK
    SLICE_X0Y129         FDRE                                         r  m/res_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/res_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.903ns  (logic 1.471ns (50.676%)  route 1.432ns (49.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.432     2.903    m/SR[0]
    SLICE_X0Y128         FDRE                                         r  m/res_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.577     4.999    m/CLK
    SLICE_X0Y128         FDRE                                         r  m/res_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            m/res_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.266ns (42.233%)  route 0.364ns (57.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  start_IBUF_inst/O
                         net (fo=7, routed)           0.364     0.631    m/E[0]
    SLICE_X0Y129         FDRE                                         r  m/res_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     2.025    m/CLK
    SLICE_X0Y129         FDRE                                         r  m/res_reg[4]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            m/res_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.266ns (42.233%)  route 0.364ns (57.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  start_IBUF_inst/O
                         net (fo=7, routed)           0.364     0.631    m/E[0]
    SLICE_X0Y129         FDRE                                         r  m/res_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     2.025    m/CLK
    SLICE_X0Y129         FDRE                                         r  m/res_reg[5]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            m/res_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.266ns (39.727%)  route 0.404ns (60.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  start_IBUF_inst/O
                         net (fo=7, routed)           0.404     0.670    m/E[0]
    SLICE_X0Y128         FDRE                                         r  m/res_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.024    m/CLK
    SLICE_X0Y128         FDRE                                         r  m/res_reg[6]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            m/res_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.344ns (48.364%)  route 0.367ns (51.636%))
  Logic Levels:           2  (IBUF=1 MUXF7=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  a_IBUF[0]_inst/O
                         net (fo=7, routed)           0.367     0.626    m/a_IBUF[0]
    SLICE_X0Y128         MUXF7 (Prop_muxf7_S_O)       0.085     0.711 r  m/res_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.711    m/res0[6]
    SLICE_X0Y128         FDRE                                         r  m/res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     2.024    m/CLK
    SLICE_X0Y128         FDRE                                         r  m/res_reg[6]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            m/res_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.266ns (35.184%)  route 0.491ns (64.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  start_IBUF_inst/O
                         net (fo=7, routed)           0.491     0.757    m/E[0]
    SLICE_X0Y130         FDRE                                         r  m/res_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     2.026    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[0]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            m/res_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.266ns (35.184%)  route 0.491ns (64.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  start_IBUF_inst/O
                         net (fo=7, routed)           0.491     0.757    m/E[0]
    SLICE_X0Y130         FDRE                                         r  m/res_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     2.026    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[1]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            m/res_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.266ns (35.184%)  route 0.491ns (64.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  start_IBUF_inst/O
                         net (fo=7, routed)           0.491     0.757    m/E[0]
    SLICE_X0Y130         FDRE                                         r  m/res_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     2.026    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[2]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            m/res_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.266ns (35.184%)  route 0.491ns (64.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  start (IN)
                         net (fo=0)                   0.000     0.000    start
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  start_IBUF_inst/O
                         net (fo=7, routed)           0.491     0.757    m/E[0]
    SLICE_X0Y130         FDRE                                         r  m/res_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     2.026    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[3]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            m/res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.344ns (44.658%)  route 0.426ns (55.342%))
  Logic Levels:           2  (IBUF=1 MUXF7=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  a_IBUF[0]_inst/O
                         net (fo=7, routed)           0.426     0.685    m/a_IBUF[0]
    SLICE_X0Y130         MUXF7 (Prop_muxf7_S_O)       0.085     0.770 r  m/res_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.770    m/res0[3]
    SLICE_X0Y130         FDRE                                         r  m/res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     2.026    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            m/res_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.239ns (30.647%)  route 0.541ns (69.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.541     0.780    m/SR[0]
    SLICE_X0Y130         FDRE                                         r  m/res_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     2.026    m/CLK
    SLICE_X0Y130         FDRE                                         r  m/res_reg[0]/C





