// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _yuv_filter_HH_
#define _yuv_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "rgb2yuv.h"
#include "yuv2rgb.h"
#include "yuv_filter_p_yuv_hbi.h"

namespace ap_rtl {

struct yuv_filter : public sc_module {
    // Port declarations 36
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<22> > in_channels_ch1_address0;
    sc_out< sc_logic > in_channels_ch1_ce0;
    sc_in< sc_lv<8> > in_channels_ch1_q0;
    sc_out< sc_lv<22> > in_channels_ch2_address0;
    sc_out< sc_logic > in_channels_ch2_ce0;
    sc_in< sc_lv<8> > in_channels_ch2_q0;
    sc_out< sc_lv<22> > in_channels_ch3_address0;
    sc_out< sc_logic > in_channels_ch3_ce0;
    sc_in< sc_lv<8> > in_channels_ch3_q0;
    sc_in< sc_lv<16> > in_width;
    sc_in< sc_lv<16> > in_height;
    sc_out< sc_lv<22> > out_channels_ch1_address0;
    sc_out< sc_logic > out_channels_ch1_ce0;
    sc_out< sc_logic > out_channels_ch1_we0;
    sc_out< sc_lv<8> > out_channels_ch1_d0;
    sc_out< sc_lv<22> > out_channels_ch2_address0;
    sc_out< sc_logic > out_channels_ch2_ce0;
    sc_out< sc_logic > out_channels_ch2_we0;
    sc_out< sc_lv<8> > out_channels_ch2_d0;
    sc_out< sc_lv<22> > out_channels_ch3_address0;
    sc_out< sc_logic > out_channels_ch3_ce0;
    sc_out< sc_logic > out_channels_ch3_we0;
    sc_out< sc_lv<8> > out_channels_ch3_d0;
    sc_out< sc_lv<16> > out_width;
    sc_out< sc_logic > out_width_ap_vld;
    sc_out< sc_lv<16> > out_height;
    sc_out< sc_logic > out_height_ap_vld;
    sc_in< sc_lv<8> > Y_scale;
    sc_in< sc_lv<8> > U_scale;
    sc_in< sc_lv<8> > V_scale;


    // Module declarations
    yuv_filter(sc_module_name name);
    SC_HAS_PROCESS(yuv_filter);

    ~yuv_filter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    yuv_filter_p_yuv_hbi* p_yuv_channels_ch1_U;
    yuv_filter_p_yuv_hbi* p_yuv_channels_ch2_U;
    yuv_filter_p_yuv_hbi* p_yuv_channels_ch3_U;
    yuv_filter_p_yuv_hbi* p_scale_channels_ch1_U;
    yuv_filter_p_yuv_hbi* p_scale_channels_ch2_U;
    yuv_filter_p_yuv_hbi* p_scale_channels_ch3_U;
    rgb2yuv* grp_rgb2yuv_fu_250;
    yuv2rgb* grp_yuv2rgb_fu_270;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > p_yuv_width_reg_450;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_ap_ready;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_ap_done;
    sc_signal< sc_lv<16> > p_yuv_height_reg_456;
    sc_signal< sc_lv<15> > zext_ln134_fu_293_p1;
    sc_signal< sc_lv<15> > zext_ln134_reg_462;
    sc_signal< sc_lv<15> > zext_ln135_fu_297_p1;
    sc_signal< sc_lv<15> > zext_ln135_reg_467;
    sc_signal< sc_lv<15> > zext_ln125_fu_301_p1;
    sc_signal< sc_lv<15> > zext_ln125_reg_472;
    sc_signal< sc_lv<16> > x_fu_310_p2;
    sc_signal< sc_lv<16> > x_reg_480;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<23> > add_ln130_fu_340_p2;
    sc_signal< sc_lv<23> > add_ln130_reg_485;
    sc_signal< sc_lv<1> > icmp_ln125_fu_305_p2;
    sc_signal< sc_lv<16> > y_fu_351_p2;
    sc_signal< sc_lv<16> > y_reg_493;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > zext_ln130_1_fu_366_p1;
    sc_signal< sc_lv<64> > zext_ln130_1_reg_498;
    sc_signal< sc_lv<1> > icmp_ln128_fu_346_p2;
    sc_signal< sc_lv<8> > trunc_ln_reg_520;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > trunc_ln1_reg_525;
    sc_signal< sc_lv<8> > trunc_ln2_reg_530;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<22> > p_yuv_channels_ch1_address0;
    sc_signal< sc_logic > p_yuv_channels_ch1_ce0;
    sc_signal< sc_logic > p_yuv_channels_ch1_we0;
    sc_signal< sc_lv<8> > p_yuv_channels_ch1_q0;
    sc_signal< sc_lv<22> > p_yuv_channels_ch2_address0;
    sc_signal< sc_logic > p_yuv_channels_ch2_ce0;
    sc_signal< sc_logic > p_yuv_channels_ch2_we0;
    sc_signal< sc_lv<8> > p_yuv_channels_ch2_q0;
    sc_signal< sc_lv<22> > p_yuv_channels_ch3_address0;
    sc_signal< sc_logic > p_yuv_channels_ch3_ce0;
    sc_signal< sc_logic > p_yuv_channels_ch3_we0;
    sc_signal< sc_lv<8> > p_yuv_channels_ch3_q0;
    sc_signal< sc_lv<22> > p_scale_channels_ch1_address0;
    sc_signal< sc_logic > p_scale_channels_ch1_ce0;
    sc_signal< sc_logic > p_scale_channels_ch1_we0;
    sc_signal< sc_lv<8> > p_scale_channels_ch1_q0;
    sc_signal< sc_lv<22> > p_scale_channels_ch2_address0;
    sc_signal< sc_logic > p_scale_channels_ch2_ce0;
    sc_signal< sc_logic > p_scale_channels_ch2_we0;
    sc_signal< sc_lv<8> > p_scale_channels_ch2_q0;
    sc_signal< sc_lv<22> > p_scale_channels_ch3_address0;
    sc_signal< sc_logic > p_scale_channels_ch3_ce0;
    sc_signal< sc_logic > p_scale_channels_ch3_we0;
    sc_signal< sc_lv<8> > p_scale_channels_ch3_q0;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_ap_start;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_ap_idle;
    sc_signal< sc_lv<22> > grp_rgb2yuv_fu_250_in_channels_ch1_address0;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_in_channels_ch1_ce0;
    sc_signal< sc_lv<22> > grp_rgb2yuv_fu_250_in_channels_ch2_address0;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_in_channels_ch2_ce0;
    sc_signal< sc_lv<22> > grp_rgb2yuv_fu_250_in_channels_ch3_address0;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_in_channels_ch3_ce0;
    sc_signal< sc_lv<22> > grp_rgb2yuv_fu_250_out_channels_ch1_address0;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_out_channels_ch1_ce0;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_out_channels_ch1_we0;
    sc_signal< sc_lv<8> > grp_rgb2yuv_fu_250_out_channels_ch1_d0;
    sc_signal< sc_lv<22> > grp_rgb2yuv_fu_250_out_channels_ch2_address0;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_out_channels_ch2_ce0;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_out_channels_ch2_we0;
    sc_signal< sc_lv<8> > grp_rgb2yuv_fu_250_out_channels_ch2_d0;
    sc_signal< sc_lv<22> > grp_rgb2yuv_fu_250_out_channels_ch3_address0;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_out_channels_ch3_ce0;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_out_channels_ch3_we0;
    sc_signal< sc_lv<8> > grp_rgb2yuv_fu_250_out_channels_ch3_d0;
    sc_signal< sc_lv<16> > grp_rgb2yuv_fu_250_ap_return_0;
    sc_signal< sc_lv<16> > grp_rgb2yuv_fu_250_ap_return_1;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_ap_start;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_ap_done;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_ap_idle;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_ap_ready;
    sc_signal< sc_lv<22> > grp_yuv2rgb_fu_270_in_channels_ch1_address0;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_in_channels_ch1_ce0;
    sc_signal< sc_lv<22> > grp_yuv2rgb_fu_270_in_channels_ch2_address0;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_in_channels_ch2_ce0;
    sc_signal< sc_lv<22> > grp_yuv2rgb_fu_270_in_channels_ch3_address0;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_in_channels_ch3_ce0;
    sc_signal< sc_lv<22> > grp_yuv2rgb_fu_270_out_channels_ch1_address0;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_out_channels_ch1_ce0;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_out_channels_ch1_we0;
    sc_signal< sc_lv<8> > grp_yuv2rgb_fu_270_out_channels_ch1_d0;
    sc_signal< sc_lv<22> > grp_yuv2rgb_fu_270_out_channels_ch2_address0;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_out_channels_ch2_ce0;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_out_channels_ch2_we0;
    sc_signal< sc_lv<8> > grp_yuv2rgb_fu_270_out_channels_ch2_d0;
    sc_signal< sc_lv<22> > grp_yuv2rgb_fu_270_out_channels_ch3_address0;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_out_channels_ch3_ce0;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_out_channels_ch3_we0;
    sc_signal< sc_lv<8> > grp_yuv2rgb_fu_270_out_channels_ch3_d0;
    sc_signal< sc_lv<16> > grp_yuv2rgb_fu_270_ap_return_0;
    sc_signal< sc_lv<16> > grp_yuv2rgb_fu_270_ap_return_1;
    sc_signal< sc_lv<16> > x_0_i_reg_228;
    sc_signal< sc_lv<16> > y_0_i_reg_239;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_rgb2yuv_fu_250_ap_start_reg;
    sc_signal< sc_logic > grp_yuv2rgb_fu_270_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<13> > trunc_ln130_fu_316_p1;
    sc_signal< sc_lv<15> > trunc_ln130_1_fu_328_p1;
    sc_signal< sc_lv<23> > zext_ln130_cast_fu_320_p3;
    sc_signal< sc_lv<23> > zext_ln130_2_cast_fu_332_p3;
    sc_signal< sc_lv<23> > zext_ln130_fu_357_p1;
    sc_signal< sc_lv<23> > add_ln130_1_fu_361_p2;
    sc_signal< sc_lv<8> > mul_ln133_fu_377_p0;
    sc_signal< sc_lv<8> > mul_ln133_fu_377_p1;
    sc_signal< sc_lv<8> > mul_ln134_fu_386_p0;
    sc_signal< sc_lv<8> > mul_ln134_fu_386_p1;
    sc_signal< sc_lv<8> > mul_ln135_fu_395_p0;
    sc_signal< sc_lv<8> > mul_ln135_fu_395_p1;
    sc_signal< sc_lv<15> > mul_ln133_fu_377_p2;
    sc_signal< sc_lv<15> > mul_ln134_fu_386_p2;
    sc_signal< sc_lv<15> > mul_ln135_fu_395_p2;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< sc_lv<15> > mul_ln133_fu_377_p10;
    sc_signal< sc_lv<15> > mul_ln134_fu_386_p10;
    sc_signal< sc_lv<15> > mul_ln135_fu_395_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln130_1_fu_361_p2();
    void thread_add_ln130_fu_340_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_rgb2yuv_fu_250_ap_start();
    void thread_grp_yuv2rgb_fu_270_ap_start();
    void thread_icmp_ln125_fu_305_p2();
    void thread_icmp_ln128_fu_346_p2();
    void thread_in_channels_ch1_address0();
    void thread_in_channels_ch1_ce0();
    void thread_in_channels_ch2_address0();
    void thread_in_channels_ch2_ce0();
    void thread_in_channels_ch3_address0();
    void thread_in_channels_ch3_ce0();
    void thread_mul_ln133_fu_377_p0();
    void thread_mul_ln133_fu_377_p1();
    void thread_mul_ln133_fu_377_p10();
    void thread_mul_ln133_fu_377_p2();
    void thread_mul_ln134_fu_386_p0();
    void thread_mul_ln134_fu_386_p1();
    void thread_mul_ln134_fu_386_p10();
    void thread_mul_ln134_fu_386_p2();
    void thread_mul_ln135_fu_395_p0();
    void thread_mul_ln135_fu_395_p1();
    void thread_mul_ln135_fu_395_p10();
    void thread_mul_ln135_fu_395_p2();
    void thread_out_channels_ch1_address0();
    void thread_out_channels_ch1_ce0();
    void thread_out_channels_ch1_d0();
    void thread_out_channels_ch1_we0();
    void thread_out_channels_ch2_address0();
    void thread_out_channels_ch2_ce0();
    void thread_out_channels_ch2_d0();
    void thread_out_channels_ch2_we0();
    void thread_out_channels_ch3_address0();
    void thread_out_channels_ch3_ce0();
    void thread_out_channels_ch3_d0();
    void thread_out_channels_ch3_we0();
    void thread_out_height();
    void thread_out_height_ap_vld();
    void thread_out_width();
    void thread_out_width_ap_vld();
    void thread_p_scale_channels_ch1_address0();
    void thread_p_scale_channels_ch1_ce0();
    void thread_p_scale_channels_ch1_we0();
    void thread_p_scale_channels_ch2_address0();
    void thread_p_scale_channels_ch2_ce0();
    void thread_p_scale_channels_ch2_we0();
    void thread_p_scale_channels_ch3_address0();
    void thread_p_scale_channels_ch3_ce0();
    void thread_p_scale_channels_ch3_we0();
    void thread_p_yuv_channels_ch1_address0();
    void thread_p_yuv_channels_ch1_ce0();
    void thread_p_yuv_channels_ch1_we0();
    void thread_p_yuv_channels_ch2_address0();
    void thread_p_yuv_channels_ch2_ce0();
    void thread_p_yuv_channels_ch2_we0();
    void thread_p_yuv_channels_ch3_address0();
    void thread_p_yuv_channels_ch3_ce0();
    void thread_p_yuv_channels_ch3_we0();
    void thread_trunc_ln130_1_fu_328_p1();
    void thread_trunc_ln130_fu_316_p1();
    void thread_x_fu_310_p2();
    void thread_y_fu_351_p2();
    void thread_zext_ln125_fu_301_p1();
    void thread_zext_ln130_1_fu_366_p1();
    void thread_zext_ln130_2_cast_fu_332_p3();
    void thread_zext_ln130_cast_fu_320_p3();
    void thread_zext_ln130_fu_357_p1();
    void thread_zext_ln134_fu_293_p1();
    void thread_zext_ln135_fu_297_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
