

================================================================
== Vitis HLS Report for 'ipv4_generate_ipv4_64_3'
================================================================
* Date:           Tue Aug 15 18:30:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  7.621 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  7.621 ns|  7.621 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.62>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %local_ip_address, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (2.33ns)   --->   "%local_ip_address_read = read i128 @_ssdm_op_Read.ap_fifo.i128P0A, i128 %local_ip_address" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:158->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 4 'read' 'local_ip_address_read' <Predicate = true> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i128 %local_ip_address_read"   --->   Operation 5 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_ip2crcFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udp2ipMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2ipv4Fifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:158->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 18 'specpipeline' 'specpipeline_ln158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gi_state_load = load i2 %gi_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:175->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 19 'load' 'gi_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%header_idx_2_load = load i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 20 'load' 'header_idx_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_21 = load i160 %header_header_V_2"   --->   Operation 21 'load' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%switch_ln175 = switch i2 %gi_state_load, void %sw.bb.i.i, i2 3, void %sw.bb19.i.i, i2 1, void %sw.bb3.i.i, i2 2, void %sw.bb10.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:175->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 22 'switch' 'switch_ln175' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_i_i_259 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2ipv4Fifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:215->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 23 'nbreadreq' 'tmp_i_i_259' <Predicate = (gi_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %tmp_i_i_259, void %if.end18.i.i, void %if.then12.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:215->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 24 'br' 'br_ln215' <Predicate = (gi_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.33ns)   --->   "%tx_shift2ipv4Fifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2ipv4Fifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:217->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 25 'read' 'tx_shift2ipv4Fifo_read_1' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%currWord_data_V_14 = trunc i128 %tx_shift2ipv4Fifo_read_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:217->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 26 'trunc' 'currWord_data_V_14' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_last_V_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2ipv4Fifo_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:217->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 27 'bitselect' 'currWord_last_V_17' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln76_5 = trunc i16 %header_idx_2_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 28 'trunc' 'trunc_ln76_5' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln76_6 = trunc i16 %header_idx_2_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 29 'trunc' 'trunc_ln76_6' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln76_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_2_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 30 'bitconcatenate' 'shl_ln76_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i22 %shl_ln76_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 31 'zext' 'zext_ln76_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.38ns)   --->   "%add_ln76_2 = add i23 %zext_ln76_2, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 32 'add' 'add_ln76_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "%icmp_ln76_2 = icmp_ult  i23 %add_ln76_2, i23 161" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 33 'icmp' 'icmp_ln76_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_2, void %if.else.i19.i.i, void %if.then.i16.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 34 'br' 'br_ln76' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.21ns)   --->   "%icmp_ln82_2 = icmp_ult  i22 %shl_ln76_2, i22 160" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:82]   --->   Operation 35 'icmp' 'icmp_ln82_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.85ns)   --->   "%br_ln82 = br i1 %icmp_ln82_2, void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i, void %if.then19.i23.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:82]   --->   Operation 36 'br' 'br_ln82' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2)> <Delay = 0.85>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76_6, i6 0"   --->   Operation 37 'bitconcatenate' 'tmp_53' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%zext_ln628_9 = zext i8 %tmp_53"   --->   Operation 38 'zext' 'zext_ln628_9' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%zext_ln628_10 = zext i8 %tmp_53"   --->   Operation 39 'zext' 'zext_ln628_10' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%lshr_ln628_9 = lshr i160 %p_Val2_21, i160 %zext_ln628_9"   --->   Operation 40 'lshr' 'lshr_ln628_9' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Result_29)   --->   "%lshr_ln628_10 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln628_10"   --->   Operation 41 'lshr' 'lshr_ln628_10' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.37ns) (out node of the LUT)   --->   "%p_Result_29 = and i160 %lshr_ln628_9, i160 %lshr_ln628_10"   --->   Operation 42 'and' 'p_Result_29' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 2.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln368_2 = trunc i160 %p_Result_29"   --->   Operation 43 'trunc' 'trunc_ln368_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_30 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 %currWord_data_V_14, i32 %trunc_ln368_2, i32 0, i32 31"   --->   Operation 44 'partset' 'p_Result_30' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.30ns)   --->   "%add_ln85_2 = add i16 %header_idx_2_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85]   --->   Operation 45 'add' 'add_ln85_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.88ns)   --->   "%store_ln85 = store i16 %add_ln85_2, i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85]   --->   Operation 46 'store' 'store_ln85' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.88>
ST_1 : Operation 47 [1/1] (0.85ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:86]   --->   Operation 47 'br' 'br_ln86' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & !icmp_ln76_2 & icmp_ln82_2)> <Delay = 0.85>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76_5, i6 0"   --->   Operation 48 'bitconcatenate' 'tmp_52' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln628_8 = zext i8 %tmp_52"   --->   Operation 49 'zext' 'zext_ln628_8' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.37ns)   --->   "%lshr_ln628_8 = lshr i160 %p_Val2_21, i160 %zext_ln628_8"   --->   Operation 50 'lshr' 'lshr_ln628_8' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%currWord_data_V_11 = trunc i160 %lshr_ln628_8"   --->   Operation 51 'trunc' 'currWord_data_V_11' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.30ns)   --->   "%add_ln79_2 = add i16 %header_idx_2_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79]   --->   Operation 52 'add' 'add_ln79_2' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.88ns)   --->   "%store_ln79 = store i16 %add_ln79_2, i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79]   --->   Operation 53 'store' 'store_ln79' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 0.88>
ST_1 : Operation 54 [1/1] (0.85ns)   --->   "%br_ln80 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit25.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 54 'br' 'br_ln80' <Predicate = (gi_state_load == 2 & tmp_i_i_259 & icmp_ln76_2)> <Delay = 0.85>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i128.i32.i32, i128 %tx_shift2ipv4Fifo_read_1, i32 64, i32 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:219->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 55 'partselect' 'tmp' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln222_cast_i_i)   --->   "%xor_ln222 = xor i1 %currWord_last_V_17, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:222->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 56 'xor' 'xor_ln222' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln222_cast_i_i = select i1 %xor_ln222, i2 3, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:222->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 57 'select' 'select_ln222_cast_i_i' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.87ns)   --->   "%store_ln222 = store i2 %select_ln222_cast_i_i, i2 %gi_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:222->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 58 'store' 'store_ln222' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.87>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln227 = br void %ipv4_generate_ipv4<64>3.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:227->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 59 'br' 'br_ln227' <Predicate = (gi_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i16 %header_idx_2_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 60 'trunc' 'trunc_ln76' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln76_4 = trunc i16 %header_idx_2_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 61 'trunc' 'trunc_ln76_4' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_2_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i22 %shl_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 63 'zext' 'zext_ln76' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.38ns)   --->   "%add_ln76 = add i23 %zext_ln76, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 64 'add' 'add_ln76' <Predicate = (gi_state_load == 1)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.21ns)   --->   "%icmp_ln76 = icmp_ult  i23 %add_ln76, i23 161" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 65 'icmp' 'icmp_ln76' <Predicate = (gi_state_load == 1)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else.i.i.i, void %if.then.i.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76]   --->   Operation 66 'br' 'br_ln76' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.21ns)   --->   "%icmp_ln82 = icmp_ult  i22 %shl_ln, i22 160" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:82]   --->   Operation 67 'icmp' 'icmp_ln82' <Predicate = (gi_state_load == 1 & !icmp_ln76)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.84ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i, void %if.then19.i.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:82]   --->   Operation 68 'br' 'br_ln82' <Predicate = (gi_state_load == 1 & !icmp_ln76)> <Delay = 0.84>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76_4, i6 0"   --->   Operation 69 'bitconcatenate' 'tmp_51' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%zext_ln628_6 = zext i8 %tmp_51"   --->   Operation 70 'zext' 'zext_ln628_6' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%zext_ln628_7 = zext i8 %tmp_51"   --->   Operation 71 'zext' 'zext_ln628_7' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%lshr_ln628_6 = lshr i160 %p_Val2_21, i160 %zext_ln628_6"   --->   Operation 72 'lshr' 'lshr_ln628_6' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_Result_27)   --->   "%lshr_ln628_7 = lshr i160 1461501637330902918203684832716283019655932542975, i160 %zext_ln628_7"   --->   Operation 73 'lshr' 'lshr_ln628_7' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (2.37ns) (out node of the LUT)   --->   "%p_Result_27 = and i160 %lshr_ln628_6, i160 %lshr_ln628_7"   --->   Operation 74 'and' 'p_Result_27' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 2.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i160 %p_Result_27"   --->   Operation 75 'trunc' 'trunc_ln368' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_28 = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 0, i32 %trunc_ln368, i32 0, i32 31"   --->   Operation 76 'partset' 'p_Result_28' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.30ns)   --->   "%add_ln85 = add i16 %header_idx_2_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85]   --->   Operation 77 'add' 'add_ln85' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.88ns)   --->   "%store_ln85 = store i16 %add_ln85, i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:85]   --->   Operation 78 'store' 'store_ln85' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.88>
ST_1 : Operation 79 [1/1] (0.84ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:86]   --->   Operation 79 'br' 'br_ln86' <Predicate = (gi_state_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.84>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln76, i6 0"   --->   Operation 80 'bitconcatenate' 'tmp_46' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln628 = zext i8 %tmp_46"   --->   Operation 81 'zext' 'zext_ln628' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (2.37ns)   --->   "%lshr_ln628 = lshr i160 %p_Val2_21, i160 %zext_ln628"   --->   Operation 82 'lshr' 'lshr_ln628' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i160 %lshr_ln628"   --->   Operation 83 'trunc' 'currWord_data_V' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.30ns)   --->   "%add_ln79 = add i16 %header_idx_2_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79]   --->   Operation 84 'add' 'add_ln79' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.88ns)   --->   "%store_ln79 = store i16 %add_ln79, i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79]   --->   Operation 85 'store' 'store_ln79' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.88>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %add_ln79, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 86 'bitconcatenate' 'shl_ln7' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i22 %shl_ln7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 87 'zext' 'zext_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.38ns)   --->   "%sub_ln80 = sub i23 160, i23 %zext_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 88 'sub' 'sub_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i23 %sub_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 89 'trunc' 'trunc_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sub_ln80, i32 22" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 90 'bitselect' 'tmp_47' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.33ns)   --->   "%sub_ln80_3 = sub i11 0, i11 %trunc_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 91 'sub' 'sub_ln80_3' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln80_8 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln80_3, i32 3, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 92 'partselect' 'trunc_ln80_8' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.35ns)   --->   "%sub_ln80_4 = sub i8 0, i8 %trunc_ln80_8" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 93 'sub' 'sub_ln80_4' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_48 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sub_ln80_4, i32 3, i32 7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 94 'partselect' 'tmp_48' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_49 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %sub_ln80, i32 6, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 95 'partselect' 'tmp_49' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%select_ln80 = select i1 %tmp_47, i5 %tmp_48, i5 %tmp_49" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 96 'select' 'select_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln80 = icmp_eq  i5 %select_ln80, i5 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 97 'icmp' 'icmp_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.84ns)   --->   "%br_ln80 = br void %_ZN12packetHeaderILi64ELi160EE11consumeWordER7ap_uintILi64EE.exit.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80]   --->   Operation 98 'br' 'br_ln80' <Predicate = (gi_state_load == 1 & icmp_ln76)> <Delay = 0.84>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%phi_ln1027 = phi i1 %icmp_ln80, void %if.then.i.i.i, i1 1, void %if.then19.i.i.i, i1 1, void %if.else.i.i.i"   --->   Operation 99 'phi' 'phi_ln1027' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %phi_ln1027, void %if.end7.i.i, void %if.then6.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:199->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 100 'br' 'br_ln199' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.87ns)   --->   "%store_ln204 = store i2 2, i2 %gi_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:204->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 101 'store' 'store_ln204' <Predicate = (gi_state_load == 1 & phi_ln1027)> <Delay = 0.87>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln205 = br void %if.end7.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:205->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 102 'br' 'br_ln205' <Predicate = (gi_state_load == 1 & phi_ln1027)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_177_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2ipv4Fifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:229->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 103 'nbreadreq' 'tmp_177_i_i' <Predicate = (gi_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %tmp_177_i_i, void %if.end27.i.i, void %if.then21.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:229->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 104 'br' 'br_ln229' <Predicate = (gi_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (2.33ns)   --->   "%tx_shift2ipv4Fifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2ipv4Fifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:231->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 105 'read' 'tx_shift2ipv4Fifo_read' <Predicate = (gi_state_load == 3 & tmp_177_i_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2ipv4Fifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:231->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 106 'bitselect' 'currWord_last_V' <Predicate = (gi_state_load == 3 & tmp_177_i_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %currWord_last_V, void %if.end26.i.i, void %if.then25.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:233->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 107 'br' 'br_ln233' <Predicate = (gi_state_load == 3 & tmp_177_i_i)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.87ns)   --->   "%store_ln235 = store i2 0, i2 %gi_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:235->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 108 'store' 'store_ln235' <Predicate = (gi_state_load == 3 & tmp_177_i_i & currWord_last_V)> <Delay = 0.87>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln236 = br void %if.end26.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:236->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 109 'br' 'br_ln236' <Predicate = (gi_state_load == 3 & tmp_177_i_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln237 = br void %if.end27.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:237->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 110 'br' 'br_ln237' <Predicate = (gi_state_load == 3 & tmp_177_i_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln238 = br void %ipv4_generate_ipv4<64>3.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:238->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 111 'br' 'br_ln238' <Predicate = (gi_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %tx_udp2ipMetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:178->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 112 'nbreadreq' 'tmp_i_i' <Predicate = (gi_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %tmp_i_i, void %if.end.i.i, void %if.then.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:178->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 113 'br' 'br_ln178' <Predicate = (gi_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (2.33ns)   --->   "%tx_udp2ipMetaFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %tx_udp2ipMetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:180->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 114 'read' 'tx_udp2ipMetaFifo_read' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%meta_their_address_V = trunc i64 %tx_udp2ipMetaFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:180->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 115 'trunc' 'meta_their_address_V' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%meta_length_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %tx_udp2ipMetaFifo_read, i32 32, i32 47" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:180->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 116 'partselect' 'meta_length_V_2' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.88ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:162]   --->   Operation 117 'store' 'store_ln162' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.88>
ST_1 : Operation 118 [1/1] (1.30ns)   --->   "%len_V = add i16 %meta_length_V_2, i16 20"   --->   Operation 118 'add' 'len_V' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_178_i_i9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %len_V, i32 8, i32 15"   --->   Operation 119 'partselect' 'tmp_178_i_i9' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i16 %len_V"   --->   Operation 120 'trunc' 'trunc_ln628' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln628, i8 %tmp_178_i_i9"   --->   Operation 121 'bitconcatenate' 'p_Result_s' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_24 = partset i160 @_ssdm_op_PartSet.i160.i160.i16.i32.i32, i160 %p_Val2_21, i16 %p_Result_s, i32 16, i32 31"   --->   Operation 122 'partset' 'p_Result_24' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_25 = partset i160 @_ssdm_op_PartSet.i160.i160.i32.i32.i32, i160 %p_Result_24, i32 %meta_their_address_V, i32 128, i32 159"   --->   Operation 123 'partset' 'p_Result_25' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_26 = partset i160 @_ssdm_op_PartSet.i160.i160.i32.i32.i32, i160 %p_Result_25, i32 %trunc_ln186, i32 96, i32 127"   --->   Operation 124 'partset' 'p_Result_26' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_13 = partset i160 @_ssdm_op_PartSet.i160.i160.i8.i32.i32, i160 %p_Result_26, i8 17, i32 72, i32 79"   --->   Operation 125 'partset' 'p_Result_13' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln368 = store i160 %p_Result_13, i160 %header_header_V_2"   --->   Operation 126 'store' 'store_ln368' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.87ns)   --->   "%store_ln190 = store i2 1, i2 %gi_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:190->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 127 'store' 'store_ln190' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.87>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln196 = br void %if.end.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:196->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 128 'br' 'br_ln196' <Predicate = (gi_state_load == 0 & tmp_i_i)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln197 = br void %ipv4_generate_ipv4<64>3.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:197->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 129 'br' 'br_ln197' <Predicate = (gi_state_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%currWord_data_V_13 = phi i64 %currWord_data_V_11, void %if.then.i16.i.i, i64 %p_Result_30, void %if.then19.i23.i.i, i64 %currWord_data_V_14, void %if.else.i19.i.i"   --->   Operation 130 'phi' 'currWord_data_V_13' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 %tmp, i64 %currWord_data_V_13" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:219->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 131 'bitconcatenate' 'tmp_s' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i73 %tmp_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:219->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 132 'zext' 'zext_ln219' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (2.33ns)   --->   "%write_ln219 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ip2crcFifo, i128 %zext_ln219" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:219->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 133 'write' 'write_ln219' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln226 = br void %if.end18.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:226->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 134 'br' 'br_ln226' <Predicate = (gi_state_load == 2 & tmp_i_i_259)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%currWord_data_V_10 = phi i64 %currWord_data_V, void %if.then.i.i.i, i64 %p_Result_28, void %if.then19.i.i.i, i64 0, void %if.else.i.i.i"   --->   Operation 135 'phi' 'currWord_data_V_10' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 1, i64 %currWord_data_V_10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:210->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 136 'bitconcatenate' 'or_ln' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i65 %or_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:210->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 137 'sext' 'sext_ln210' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i72 %sext_ln210" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:210->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 138 'zext' 'zext_ln210' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (2.33ns)   --->   "%write_ln210 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ip2crcFifo, i128 %zext_ln210" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:210->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 139 'write' 'write_ln210' <Predicate = (gi_state_load == 1)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln213 = br void %ipv4_generate_ipv4<64>3.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:213->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 140 'br' 'br_ln213' <Predicate = (gi_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (2.33ns)   --->   "%write_ln232 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_ip2crcFifo, i128 %tx_shift2ipv4Fifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:232->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 141 'write' 'write_ln232' <Predicate = (gi_state_load == 3 & tmp_177_i_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%ret_ln277 = ret" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277]   --->   Operation 142 'ret' 'ret_ln277' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 7.62ns
The critical path consists of the following:
	'load' operation ('header_idx_2_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:76) on static variable 'header_idx_2' [25]  (0 ns)
	'add' operation ('add_ln79', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:79) [105]  (1.31 ns)
	'sub' operation ('sub_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [109]  (1.39 ns)
	'sub' operation ('sub_ln80_3', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [112]  (1.34 ns)
	'sub' operation ('sub_ln80_4', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [114]  (1.36 ns)
	'select' operation ('select_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [117]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [118]  (0.871 ns)
	multiplexor before 'phi' operation ('phi_ln1027') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [122]  (0.844 ns)
	'phi' operation ('phi_ln1027') with incoming values : ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/../packet.hpp:80) [122]  (0 ns)
	blocking operation 0.513 ns on control path)

 <State 2>: 2.34ns
The critical path consists of the following:
	fifo write operation ('write_ln232', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:232->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277) on port 'tx_ip2crcFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:232->/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.cpp:277) [139]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
