/********************************************************************
 * Copyright (C) 2019 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_wiz16b8m4ct2.h
*/
#ifndef CSLR_WIZ16B8M4CT2_H_
#define CSLR_WIZ16B8M4CT2_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <drivers/hw_include/cslr.h>
#include <stdint.h>

/**************************************************************************
* Module Base Offset Values
**************************************************************************/

#define CSL_WIZ16B8M4CT2_REGS_BASE                                             (0x00000000U)


/**************************************************************************
* Hardware Region  : wiz16b8m4ct2 registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t CMN_PID_TYPE;
    volatile uint32_t CMN_PID_NUM;
    volatile uint32_t CMN_PID_REV;
    volatile uint8_t  Resv_16[4];
    volatile uint32_t CMN_PID_NODE__CMN_PID_MFG;
    volatile uint32_t CMN_PID_FLV1__CMN_PID_FLV0;
    volatile uint32_t CMN_PID_LANES__CMN_PID_IOV;
    volatile uint8_t  Resv_32[4];
    volatile uint32_t CMN_PID_METAL1__CMN_PID_METAL0;
    volatile uint32_t CMN_PID_METAL3__CMN_PID_METAL2;
    volatile uint32_t CMN_PID_METALD;
    volatile uint8_t  Resv_64[20];
    volatile uint32_t CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL;
    volatile uint32_t CMN_SSM_BIAS_TMR;
    volatile uint8_t  Resv_76[4];
    volatile uint32_t CMN_SSM_USER_DEF_CTRL;
    volatile uint32_t CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL;
    volatile uint32_t CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR;
    volatile uint32_t CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR;
    volatile uint32_t CMN_PLLSM0_USER_DEF_CTRL;
    volatile uint32_t CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL;
    volatile uint32_t CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR;
    volatile uint32_t CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR;
    volatile uint32_t CMN_PLLSM1_USER_DEF_CTRL;
    volatile uint8_t  Resv_128[16];
    volatile uint32_t CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR;
    volatile uint32_t CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT;
    volatile uint32_t CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT;
    volatile uint32_t CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT;
    volatile uint32_t CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT;
    volatile uint32_t CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT;
    volatile uint32_t CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD;
    volatile uint32_t CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL;
    volatile uint32_t CMN_CDIAG_REFCLK_DRV0_CTRL;
    volatile uint8_t  Resv_184[20];
    volatile uint32_t CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG;
    volatile uint32_t CMN_CDIAG_DCYA;
    volatile uint32_t CMN_BGCAL_OVRD__CMN_BGCAL_CTRL;
    volatile uint32_t CMN_BGCAL_TUNE__CMN_BGCAL_START;
    volatile uint32_t CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR;
    volatile uint8_t  Resv_224[20];
    volatile uint32_t CMN_IBCAL_OVRD__CMN_IBCAL_CTRL;
    volatile uint32_t CMN_IBCAL_TUNE__CMN_IBCAL_START;
    volatile uint32_t CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR;
    volatile uint8_t  Resv_256[20];
    volatile uint32_t CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL;
    volatile uint32_t CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL;
    volatile uint32_t CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR;
    volatile uint32_t CMN_PLL0_VCOCAL_REFTIM_START;
    volatile uint32_t CMN_PLL0_VCOCAL_PLLCNT_START;
    volatile uint8_t  Resv_288[12];
    volatile uint32_t CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0;
    volatile uint32_t CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0;
    volatile uint32_t CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0;
    volatile uint32_t CMN_PLL0_DSM_FBL_OVRD_M0;
    volatile uint32_t CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0;
    volatile uint32_t CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0;
    volatile uint32_t CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START;
    volatile uint32_t CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START;
    volatile uint32_t CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1;
    volatile uint32_t CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1;
    volatile uint32_t CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1;
    volatile uint32_t CMN_PLL0_DSM_FBL_OVRD_M1;
    volatile uint32_t CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1;
    volatile uint32_t CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1;
    volatile uint8_t  Resv_384[40];
    volatile uint32_t CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL;
    volatile uint32_t CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL;
    volatile uint32_t CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR;
    volatile uint32_t CMN_PLL1_VCOCAL_REFTIM_START;
    volatile uint32_t CMN_PLL1_VCOCAL_PLLCNT_START;
    volatile uint8_t  Resv_416[12];
    volatile uint32_t CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0;
    volatile uint32_t CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0;
    volatile uint32_t CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0;
    volatile uint32_t CMN_PLL1_DSM_FBL_OVRD_M0;
    volatile uint32_t CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0;
    volatile uint32_t CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0;
    volatile uint32_t CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START;
    volatile uint32_t CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START;
    volatile uint8_t  Resv_512[64];
    volatile uint32_t CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL;
    volatile uint32_t CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START;
    volatile uint32_t CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR;
    volatile uint8_t  Resv_528[4];
    volatile uint32_t CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL;
    volatile uint32_t CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START;
    volatile uint32_t CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR;
    volatile uint8_t  Resv_544[4];
    volatile uint32_t CMN_RXCAL_OVRD__CMN_RXCAL_CTRL;
    volatile uint32_t CMN_RXCAL_TUNE__CMN_RXCAL_START;
    volatile uint32_t CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR;
    volatile uint8_t  Resv_576[20];
    volatile uint32_t CMN_SD_CAL_START__CMN_SD_CAL_CTRL;
    volatile uint32_t CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL;
    volatile uint32_t CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR;
    volatile uint32_t CMN_SD_CAL_REFTIM_START;
    volatile uint32_t CMN_SD_CAL_PLLCNT_START;
    volatile uint8_t  Resv_768[172];
    volatile uint32_t CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL;
    volatile uint32_t CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE;
    volatile uint8_t  Resv_832[56];
    volatile uint32_t CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0;
    volatile uint32_t CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0;
    volatile uint32_t CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0;
    volatile uint32_t CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0;
    volatile uint8_t  Resv_864[16];
    volatile uint32_t CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1;
    volatile uint32_t CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1;
    volatile uint32_t CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1;
    volatile uint32_t CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1;
    volatile uint8_t  Resv_896[16];
    volatile uint32_t CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0;
    volatile uint32_t CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0;
    volatile uint32_t CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0;
    volatile uint32_t CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0;
    volatile uint8_t  Resv_960[48];
    volatile uint32_t CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD;
    volatile uint32_t CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2;
    volatile uint32_t CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL;
    volatile uint32_t CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR;
    volatile uint32_t CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1;
    volatile uint32_t CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0;
    volatile uint32_t CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL;
    volatile uint32_t CMN_DIAG_ACYA__CMN_DIAG_DCYA;
    volatile uint8_t  Resv_1024[32];
} CSL_wiz16b8m4ct2Regs_PMA_CMN_REGISTERS;


typedef struct {
    volatile uint32_t MOD_VER;                   /* Module and Version */
    volatile uint32_t SERDES_CTRL;               /* SERDES Control */
    volatile uint32_t SERDES_TOP_CTRL;           /* SERDES Top Level Control */
    volatile uint32_t SERDES_RST;                /* SERDES_RST */
    volatile uint32_t SERDES_TYPEC;              /* SERDES_TYPEC */
    volatile uint8_t  Resv_128[108];
    volatile uint32_t LANECTL0;                  /* Lane Control 0 */
    volatile uint32_t LANEDIV0;                  /* Lane Divider 0 */
    volatile uint32_t LANALIGN0;                 /* Lane Align 0 */
    volatile uint32_t LANESTS0;                  /* Lane Status 0 */
    volatile uint8_t  Resv_192[48];
    volatile uint32_t LANECTL1;                  /* Lane Control 1 */
    volatile uint32_t LANEDIV1;                  /* Lane Divider 1 */
    volatile uint32_t LANALIGN1;                 /* Lane Align 1 */
    volatile uint32_t LANESTS1;                  /* Lane Status 1 */
    volatile uint8_t  Resv_256[48];
    volatile uint32_t LANECTL2;                  /* Lane Control 2 */
    volatile uint32_t LANEDIV2;                  /* Lane Divider 2 */
    volatile uint32_t LANALIGN2;                 /* Lane Align 2 */
    volatile uint32_t LANESTS2;                  /* Lane Status 2 */
    volatile uint8_t  Resv_320[48];
    volatile uint32_t LANECTL3;                  /* Lane Control 3 */
    volatile uint32_t LANEDIV3;                  /* Lane Divider 3 */
    volatile uint32_t LANALIGN3;                 /* Lane Align 3 */
    volatile uint32_t LANESTS3;                  /* Lane Status 3 */
    volatile uint8_t  Resv_504[168];
    volatile uint32_t DTB_MUX_SEL;               /* Digital Test Bus Mux Select */
    volatile uint32_t DIAG_TEST;                 /* Diagnostic Test Register */
} CSL_wiz16b8m4ct2Regs_WIZ_CONFIG;


typedef struct {
    volatile uint32_t RESERVEDBIT13ADDRESSA[2048];
} CSL_wiz16b8m4ct2Regs_RESERVEDBIT13ADDRESSA;


typedef struct {
    volatile uint32_t XCVR_PSM_RCTRL__XCVR_PSM_CTRL;
    volatile uint32_t XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR;
    volatile uint32_t XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR;
    volatile uint32_t XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR;
    volatile uint32_t XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR;
    volatile uint32_t XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR;
    volatile uint32_t XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR;
    volatile uint32_t XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR;
    volatile uint32_t XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR;
    volatile uint32_t XCVR_PSM_ST_0__XCVR_PSM_DIAG;
    volatile uint32_t XCVR_PSM_ST_1;
    volatile uint8_t  Resv_60[16];
    volatile uint32_t XCVR_PSM_USER_DEF_CTRL;
    volatile uint8_t  Resv_128[64];
    volatile uint32_t TX_TXCC_PRE_OVRD__TX_TXCC_CTRL;
    volatile uint32_t TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD;
    volatile uint32_t TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL;
    volatile uint32_t TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL;
    volatile uint32_t TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00;
    volatile uint32_t TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10;
    volatile uint32_t TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00;
    volatile uint32_t TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10;
    volatile uint32_t TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000;
    volatile uint32_t TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010;
    volatile uint32_t TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100;
    volatile uint32_t TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110;
    volatile uint32_t TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000;
    volatile uint32_t TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010;
    volatile uint32_t TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100;
    volatile uint32_t TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110;
    volatile uint32_t TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT;
    volatile uint32_t TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT;
    volatile uint32_t TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT;
    volatile uint32_t TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT;
    volatile uint32_t TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT;
    volatile uint8_t  Resv_224[12];
    volatile uint32_t TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT;
    volatile uint32_t TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT;
    volatile uint32_t TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT;
    volatile uint32_t TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT;
    volatile uint32_t TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT;
    volatile uint8_t  Resv_384[140];
    volatile uint32_t DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO;
    volatile uint32_t DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR;
    volatile uint32_t DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL;
    volatile uint32_t DRV_DIAG_TX_DRV;
    volatile uint8_t  Resv_448[48];
    volatile uint32_t XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR;
    volatile uint32_t XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT;
    volatile uint32_t XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT;
    volatile uint32_t XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL;
    volatile uint32_t XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL;
    volatile uint32_t XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL;
    volatile uint32_t XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG;
    volatile uint32_t XCVR_DIAG_DCYA;
    volatile uint8_t  Resv_512[32];
    volatile uint32_t TX_PSC_A1__TX_PSC_A0;
    volatile uint32_t TX_PSC_A3__TX_PSC_A2;
    volatile uint32_t TX_PSC_A5__TX_PSC_A4;
    volatile uint32_t TX_PSC_RDY__TX_PSC_CAL;
    volatile uint8_t  Resv_576[48];
    volatile uint32_t TX_RCVDET_OVRD__TX_RCVDET_CTRL;
    volatile uint32_t TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR;
    volatile uint8_t  Resv_640[56];
    volatile uint32_t TX_BIST_UDDWR__TX_BIST_CTRL;
    volatile uint32_t TX_BIST_SEED1__TX_BIST_SEED0;
    volatile uint8_t  Resv_960[312];
    volatile uint32_t TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL;
    volatile uint32_t TX_DIAG_ELEC_IDLE;
    volatile uint32_t TX_DIAG_RST_DIAG;
    volatile uint32_t TX_DIAG_ACYA__TX_DIAG_DCYA;
    volatile uint8_t  Resv_1024[48];
} CSL_wiz16b8m4ct2Regs_PMA_TX_LANE_REGISTERS;


typedef struct {
    volatile uint32_t RESERVEDBIT13ADDRESSB[2048];
} CSL_wiz16b8m4ct2Regs_RESERVEDBIT13ADDRESSB;


typedef struct {
    volatile uint32_t RX_PSC_A1__RX_PSC_A0;
    volatile uint32_t RX_PSC_A3__RX_PSC_A2;
    volatile uint32_t RX_PSC_A5__RX_PSC_A4;
    volatile uint32_t RX_PSC_RDY__RX_PSC_CAL;
    volatile uint8_t  Resv_128[112];
    volatile uint32_t RX_SDCAL0_OVRD__RX_SDCAL0_CTRL;
    volatile uint32_t RX_SDCAL0_TUNE__RX_SDCAL0_START;
    volatile uint32_t RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR;
    volatile uint8_t  Resv_144[4];
    volatile uint32_t RX_SDCAL1_OVRD__RX_SDCAL1_CTRL;
    volatile uint32_t RX_SDCAL1_TUNE__RX_SDCAL1_START;
    volatile uint32_t RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR;
    volatile uint8_t  Resv_176[20];
    volatile uint32_t RX_SAMP_DAC_CTRL;
    volatile uint8_t  Resv_192[12];
    volatile uint32_t RX_SLC_IPP_STAT__RX_SLC_CTRL;
    volatile uint32_t RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD;
    volatile uint32_t RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD;
    volatile uint32_t RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD;
    volatile uint32_t RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD;
    volatile uint32_t RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD;
    volatile uint32_t RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD;
    volatile uint32_t RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR;
    volatile uint32_t RX_SLC_DIS;
    volatile uint8_t  Resv_256[28];
    volatile uint32_t RX_CDRLF_CNFG2__RX_CDRLF_CNFG;
    volatile uint32_t RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3;
    volatile uint32_t RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0;
    volatile uint8_t  Resv_288[20];
    volatile uint32_t RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR;
    volatile uint32_t RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR;
    volatile uint32_t RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR;
    volatile uint32_t RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR;
    volatile uint32_t RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT;
    volatile uint32_t RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT;
    volatile uint32_t RX_LFPSDET_DIAG_CTRL;
    volatile uint8_t  Resv_320[4];
    volatile uint32_t RX_EYESURF_CTRL;
    volatile uint8_t  Resv_328[4];
    volatile uint32_t RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW;
    volatile uint32_t RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW;
    volatile uint32_t RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD;
    volatile uint32_t RX_EYESURF_ERRCNT;
    volatile uint8_t  Resv_352[8];
    volatile uint32_t RX_BIST_SYNCCNT__RX_BIST_CTRL;
    volatile uint32_t RX_BIST_ERRCNT__RX_BIST_UDDWR;
    volatile uint8_t  Resv_512[152];
    volatile uint32_t RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL;
    volatile uint32_t RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL;
    volatile uint32_t RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR;
    volatile uint8_t  Resv_528[4];
    volatile uint32_t RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL;
    volatile uint32_t RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2;
    volatile uint32_t RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR;
    volatile uint8_t  Resv_544[4];
    volatile uint32_t RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL;
    volatile uint32_t RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2;
    volatile uint32_t RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR;
    volatile uint8_t  Resv_560[4];
    volatile uint32_t RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL;
    volatile uint32_t RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2;
    volatile uint32_t RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR;
    volatile uint8_t  Resv_576[4];
    volatile uint32_t RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL;
    volatile uint32_t RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2;
    volatile uint32_t RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR;
    volatile uint8_t  Resv_592[4];
    volatile uint32_t RX_REE_ANAENSM_DEL_TMR;
    volatile uint8_t  Resv_608[12];
    volatile uint32_t RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL;
    volatile uint32_t RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR;
    volatile uint32_t RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD;
    volatile uint32_t RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1;
    volatile uint32_t RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL;
    volatile uint32_t RX_REE_TXPRE_DIAG;
    volatile uint8_t  Resv_640[8];
    volatile uint32_t RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL;
    volatile uint32_t RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR;
    volatile uint32_t RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD;
    volatile uint32_t RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1;
    volatile uint32_t RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL;
    volatile uint32_t RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT;
    volatile uint32_t RX_REE_ATTEN_DIAG;
    volatile uint8_t  Resv_672[4];
    volatile uint32_t RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL;
    volatile uint32_t RX_REE_TAP1_DIAG;
    volatile uint32_t RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL;
    volatile uint32_t RX_REE_TAP2_DIAG;
    volatile uint32_t RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL;
    volatile uint32_t RX_REE_TAP3_DIAG;
    volatile uint32_t RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL;
    volatile uint32_t RX_REE_LFEQ_DIAG;
    volatile uint32_t RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL;
    volatile uint32_t RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG;
    volatile uint32_t RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL;
    volatile uint32_t RX_REE_OFF_COR_DIAG;
    volatile uint32_t RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT;
    volatile uint8_t  Resv_736[12];
    volatile uint32_t RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG;
    volatile uint32_t RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP;
    volatile uint32_t RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG;
    volatile uint32_t RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL;
    volatile uint32_t RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2;
    volatile uint32_t RX_REE_TXEQEVAL_POST;
    volatile uint8_t  Resv_896[136];
    volatile uint32_t XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL;
    volatile uint32_t XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE;
    volatile uint8_t  Resv_960[56];
    volatile uint32_t RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL;
    volatile uint32_t RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2;
    volatile uint32_t RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL;
    volatile uint32_t RX_DIAG_LFEQ_TUNE;
    volatile uint32_t RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE;
    volatile uint32_t RX_DIAG_SD_TEST;
    volatile uint32_t RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL;
    volatile uint32_t RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM;
    volatile uint32_t RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM;
    volatile uint32_t RX_DIAG_SH_SLC_EPM;
    volatile uint32_t RX_DIAG_PI_CAP__RX_DIAG_PI_RATE;
    volatile uint32_t RX_DIAG_PI_TUNE;
    volatile uint32_t RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL;
    volatile uint8_t  Resv_1020[8];
    volatile uint32_t RX_DIAG_ACYA__RX_DIAG_DCYA;
} CSL_wiz16b8m4ct2Regs_PMA_RX_LANE_REGISTERS;


typedef struct {
    volatile uint32_t RESERVEDBIT13ADDRESSC[2048];
} CSL_wiz16b8m4ct2Regs_RESERVEDBIT13ADDRESSC;


typedef struct {
    volatile uint32_t PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1;
    volatile uint32_t PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1;
    volatile uint32_t PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG;
    volatile uint32_t PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH;
    volatile uint32_t PHY_ISO_CMN_CTRL;
    volatile uint32_t PHY_STATE_CHG_TIMEOUT;
    volatile uint8_t  Resv_28[4];
    volatile uint32_t PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG;
    volatile uint32_t PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW;
    volatile uint32_t PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL;
    volatile uint32_t PHY_REFCLK_DET_ISO_CTRL;
    volatile uint8_t  Resv_64[20];
    volatile uint32_t PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0;
    volatile uint32_t PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0;
    volatile uint8_t  Resv_512[440];
} CSL_wiz16b8m4ct2Regs_PHY_PCS_CMN_REGISTERS;


typedef struct {
    volatile uint32_t PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL;
    volatile uint32_t PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI;
    volatile uint32_t PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI;
    volatile uint32_t PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO;
    volatile uint32_t PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL;
    volatile uint32_t PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG;
    volatile uint32_t PHY_PIPE_ISO_USB_BER_CNT;
    volatile uint32_t PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO;
    volatile uint32_t PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG;
    volatile uint32_t PHY_INTERRUPT_STS;
    volatile uint8_t  Resv_512[472];
} CSL_wiz16b8m4ct2Regs_PHY_PCS_LANE_REGISTERS;


typedef struct {
    volatile uint32_t PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1;
    volatile uint32_t PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE;
    volatile uint32_t PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL;
    volatile uint32_t PHY_PMA_ISO_PLL_CTRL1;
    volatile uint8_t  Resv_20[4];
    volatile uint32_t PHY_PMA_PLL0_SM_STATE;
    volatile uint32_t PHY_PMA_PLL1_SM_STATE;
    volatile uint32_t PHY_PMA_ISOLATION_CTRL;
    volatile uint8_t  Resv_512[480];
} CSL_wiz16b8m4ct2Regs_PHY_PMA_CMN_REGISTERS;


typedef struct {
    volatile uint32_t PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL;
    volatile uint32_t PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS;
    volatile uint32_t PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO;
    volatile uint32_t PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO;
    volatile uint32_t PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF;
    volatile uint32_t PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE;
    volatile uint32_t PHY_PMA_ISO_RX_EQ_CTRL;
    volatile uint32_t PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO;
    volatile uint32_t PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO;
    volatile uint8_t  Resv_512[476];
} CSL_wiz16b8m4ct2Regs_PHY_PMA_LANE_REGISTERS;


typedef struct {
    CSL_wiz16b8m4ct2Regs_PMA_CMN_REGISTERS PMA_CMN_REGISTERS;
    CSL_wiz16b8m4ct2Regs_WIZ_CONFIG WIZ_CONFIG;
    volatile uint8_t  Resv_8192[6656];
    CSL_wiz16b8m4ct2Regs_RESERVEDBIT13ADDRESSA RESERVEDBIT13ADDRESSA;
    CSL_wiz16b8m4ct2Regs_PMA_TX_LANE_REGISTERS PMA_TX_LANE_REGISTERS[4];
    volatile uint8_t  Resv_24576[4096];
    CSL_wiz16b8m4ct2Regs_RESERVEDBIT13ADDRESSB RESERVEDBIT13ADDRESSB;
    CSL_wiz16b8m4ct2Regs_PMA_RX_LANE_REGISTERS PMA_RX_LANE_REGISTERS[4];
    volatile uint8_t  Resv_40960[4096];
    CSL_wiz16b8m4ct2Regs_RESERVEDBIT13ADDRESSC RESERVEDBIT13ADDRESSC;
    CSL_wiz16b8m4ct2Regs_PHY_PCS_CMN_REGISTERS PHY_PCS_CMN_REGISTERS;
    volatile uint8_t  Resv_53248[3584];
    CSL_wiz16b8m4ct2Regs_PHY_PCS_LANE_REGISTERS PHY_PCS_LANE_REGISTERS[4];
    volatile uint8_t  Resv_57344[2048];
    CSL_wiz16b8m4ct2Regs_PHY_PMA_CMN_REGISTERS PHY_PMA_CMN_REGISTERS;
    volatile uint8_t  Resv_61440[3584];
    CSL_wiz16b8m4ct2Regs_PHY_PMA_LANE_REGISTERS PHY_PMA_LANE_REGISTERS[4];
} CSL_wiz16b8m4ct2Regs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_TYPE                        (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NUM                         (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_REV                         (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NODE__CMN_PID_MFG           (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_FLV1__CMN_PID_FLV0          (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV          (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0      (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2      (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD                      (0x00000028U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BIAS_TMR                    (0x00000044U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL               (0x0000004CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL (0x00000050U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR (0x00000054U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR (0x00000058U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL            (0x0000005CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL (0x00000060U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR (0x00000064U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR (0x00000068U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL            (0x0000006CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT (0x00000084U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT (0x00000088U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT (0x0000008CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT (0x00000090U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT (0x00000094U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD (0x00000098U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL (0x0000009CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL          (0x000000A0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG (0x000000B8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DCYA                      (0x000000BCU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL      (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START     (0x000000C4U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR (0x000000C8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL      (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START     (0x000000E4U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR (0x000000E8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL (0x00000104U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR (0x00000108U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_REFTIM_START        (0x0000010CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_PLLCNT_START        (0x00000110U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0 (0x00000120U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0 (0x00000124U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0 (0x00000128U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M0            (0x0000012CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0 (0x00000130U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0 (0x00000134U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START (0x00000138U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START (0x0000013CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1 (0x00000140U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1 (0x00000144U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1 (0x00000148U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M1            (0x0000014CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1 (0x00000150U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1 (0x00000154U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL (0x00000180U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL (0x00000184U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR (0x00000188U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_REFTIM_START        (0x0000018CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_PLLCNT_START        (0x00000190U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0 (0x000001A0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0 (0x000001A4U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0 (0x000001A8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBL_OVRD_M0            (0x000001ACU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0 (0x000001B0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0 (0x000001B4U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START (0x000001B8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START (0x000001BCU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL  (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START (0x00000204U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR (0x00000208U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL  (0x00000210U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START (0x00000214U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR (0x00000218U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL      (0x00000220U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START     (0x00000224U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR (0x00000228U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL   (0x00000240U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL   (0x00000244U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR (0x00000248U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_REFTIM_START             (0x0000024CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_PLLCNT_START             (0x00000250U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL (0x00000300U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE (0x00000304U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0 (0x00000340U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0 (0x00000344U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0 (0x00000348U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0 (0x0000034CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1 (0x00000360U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1 (0x00000364U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1 (0x00000368U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1 (0x0000036CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0 (0x00000380U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0 (0x00000384U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0 (0x00000388U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0 (0x0000038CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD (0x000003C0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2 (0x000003C4U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL (0x000003C8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR (0x000003CCU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1 (0x000003D0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0 (0x000003D4U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL (0x000003D8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA        (0x000003DCU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER                                    (0x00000400U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_CTRL                                (0x00000404U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL                            (0x00000408U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST                                 (0x0000040CU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TYPEC                               (0x00000410U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0                                   (0x00000480U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV0                                   (0x00000484U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN0                                  (0x00000488U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS0                                   (0x0000048CU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1                                   (0x000004C0U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV1                                   (0x000004C4U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN1                                  (0x000004C8U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS1                                   (0x000004CCU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2                                   (0x00000500U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV2                                   (0x00000504U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN2                                  (0x00000508U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS2                                   (0x0000050CU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3                                   (0x00000540U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV3                                   (0x00000544U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN3                                  (0x00000548U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS3                                   (0x0000054CU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DTB_MUX_SEL                                (0x000005F8U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DIAG_TEST                                  (0x000005FCU)
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA(RESERVEDBIT13ADDRESSA) (0x00002000U+((RESERVEDBIT13ADDRESSA)*0x4U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL(PMA_TX_LANE_REGISTERS) (0x00004000U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR(PMA_TX_LANE_REGISTERS) (0x00004004U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR(PMA_TX_LANE_REGISTERS) (0x00004008U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR(PMA_TX_LANE_REGISTERS) (0x0000400CU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR(PMA_TX_LANE_REGISTERS) (0x00004010U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR(PMA_TX_LANE_REGISTERS) (0x00004014U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR(PMA_TX_LANE_REGISTERS) (0x00004018U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR(PMA_TX_LANE_REGISTERS) (0x0000401CU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR(PMA_TX_LANE_REGISTERS) (0x00004020U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG(PMA_TX_LANE_REGISTERS) (0x00004024U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_1(PMA_TX_LANE_REGISTERS) (0x00004028U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL(PMA_TX_LANE_REGISTERS) (0x0000403CU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL(PMA_TX_LANE_REGISTERS) (0x00004080U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD(PMA_TX_LANE_REGISTERS) (0x00004084U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL(PMA_TX_LANE_REGISTERS) (0x00004088U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL(PMA_TX_LANE_REGISTERS) (0x0000408CU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00(PMA_TX_LANE_REGISTERS) (0x00004090U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10(PMA_TX_LANE_REGISTERS) (0x00004094U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00(PMA_TX_LANE_REGISTERS) (0x00004098U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10(PMA_TX_LANE_REGISTERS) (0x0000409CU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000(PMA_TX_LANE_REGISTERS) (0x000040A0U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010(PMA_TX_LANE_REGISTERS) (0x000040A4U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100(PMA_TX_LANE_REGISTERS) (0x000040A8U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110(PMA_TX_LANE_REGISTERS) (0x000040ACU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000(PMA_TX_LANE_REGISTERS) (0x000040B0U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010(PMA_TX_LANE_REGISTERS) (0x000040B4U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100(PMA_TX_LANE_REGISTERS) (0x000040B8U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110(PMA_TX_LANE_REGISTERS) (0x000040BCU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT(PMA_TX_LANE_REGISTERS) (0x000040C0U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT(PMA_TX_LANE_REGISTERS) (0x000040C4U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT(PMA_TX_LANE_REGISTERS) (0x000040C8U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT(PMA_TX_LANE_REGISTERS) (0x000040CCU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT(PMA_TX_LANE_REGISTERS) (0x000040D0U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT(PMA_TX_LANE_REGISTERS) (0x000040E0U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT(PMA_TX_LANE_REGISTERS) (0x000040E4U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT(PMA_TX_LANE_REGISTERS) (0x000040E8U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT(PMA_TX_LANE_REGISTERS) (0x000040ECU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT(PMA_TX_LANE_REGISTERS) (0x000040F0U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO(PMA_TX_LANE_REGISTERS) (0x00004180U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR(PMA_TX_LANE_REGISTERS) (0x00004184U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL(PMA_TX_LANE_REGISTERS) (0x00004188U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV(PMA_TX_LANE_REGISTERS) (0x0000418CU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR(PMA_TX_LANE_REGISTERS) (0x000041C0U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT(PMA_TX_LANE_REGISTERS) (0x000041C4U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT(PMA_TX_LANE_REGISTERS) (0x000041C8U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL(PMA_TX_LANE_REGISTERS) (0x000041CCU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL(PMA_TX_LANE_REGISTERS) (0x000041D0U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL(PMA_TX_LANE_REGISTERS) (0x000041D4U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG(PMA_TX_LANE_REGISTERS) (0x000041D8U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_DCYA(PMA_TX_LANE_REGISTERS) (0x000041DCU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0(PMA_TX_LANE_REGISTERS) (0x00004200U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2(PMA_TX_LANE_REGISTERS) (0x00004204U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4(PMA_TX_LANE_REGISTERS) (0x00004208U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL(PMA_TX_LANE_REGISTERS) (0x0000420CU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL(PMA_TX_LANE_REGISTERS) (0x00004240U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR(PMA_TX_LANE_REGISTERS) (0x00004244U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL(PMA_TX_LANE_REGISTERS) (0x00004280U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0(PMA_TX_LANE_REGISTERS) (0x00004284U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL(PMA_TX_LANE_REGISTERS) (0x000043C0U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE(PMA_TX_LANE_REGISTERS) (0x000043C4U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG(PMA_TX_LANE_REGISTERS) (0x000043C8U+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA(PMA_TX_LANE_REGISTERS) (0x000043CCU+((PMA_TX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB(RESERVEDBIT13ADDRESSB) (0x00006000U+((RESERVEDBIT13ADDRESSB)*0x4U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0(PMA_RX_LANE_REGISTERS) (0x00008000U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2(PMA_RX_LANE_REGISTERS) (0x00008004U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4(PMA_RX_LANE_REGISTERS) (0x00008008U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL(PMA_RX_LANE_REGISTERS) (0x0000800CU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL(PMA_RX_LANE_REGISTERS) (0x00008080U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START(PMA_RX_LANE_REGISTERS) (0x00008084U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR(PMA_RX_LANE_REGISTERS) (0x00008088U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL(PMA_RX_LANE_REGISTERS) (0x00008090U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START(PMA_RX_LANE_REGISTERS) (0x00008094U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR(PMA_RX_LANE_REGISTERS) (0x00008098U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SAMP_DAC_CTRL(PMA_RX_LANE_REGISTERS) (0x000080B0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL(PMA_RX_LANE_REGISTERS) (0x000080C0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD(PMA_RX_LANE_REGISTERS) (0x000080C4U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD(PMA_RX_LANE_REGISTERS) (0x000080C8U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD(PMA_RX_LANE_REGISTERS) (0x000080CCU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD(PMA_RX_LANE_REGISTERS) (0x000080D0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD(PMA_RX_LANE_REGISTERS) (0x000080D4U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD(PMA_RX_LANE_REGISTERS) (0x000080D8U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR(PMA_RX_LANE_REGISTERS) (0x000080DCU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS(PMA_RX_LANE_REGISTERS) (0x000080E0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG(PMA_RX_LANE_REGISTERS) (0x00008100U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3(PMA_RX_LANE_REGISTERS) (0x00008104U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0(PMA_RX_LANE_REGISTERS) (0x00008108U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR(PMA_RX_LANE_REGISTERS) (0x00008120U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR(PMA_RX_LANE_REGISTERS) (0x00008124U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR(PMA_RX_LANE_REGISTERS) (0x00008128U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR(PMA_RX_LANE_REGISTERS) (0x0000812CU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT(PMA_RX_LANE_REGISTERS) (0x00008130U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT(PMA_RX_LANE_REGISTERS) (0x00008134U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL(PMA_RX_LANE_REGISTERS) (0x00008138U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL(PMA_RX_LANE_REGISTERS) (0x00008140U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW(PMA_RX_LANE_REGISTERS) (0x00008148U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW(PMA_RX_LANE_REGISTERS) (0x0000814CU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD(PMA_RX_LANE_REGISTERS) (0x00008150U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_ERRCNT(PMA_RX_LANE_REGISTERS) (0x00008154U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL(PMA_RX_LANE_REGISTERS) (0x00008160U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR(PMA_RX_LANE_REGISTERS) (0x00008164U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL(PMA_RX_LANE_REGISTERS) (0x00008200U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL(PMA_RX_LANE_REGISTERS) (0x00008204U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR(PMA_RX_LANE_REGISTERS) (0x00008208U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL(PMA_RX_LANE_REGISTERS) (0x00008210U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2(PMA_RX_LANE_REGISTERS) (0x00008214U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR(PMA_RX_LANE_REGISTERS) (0x00008218U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL(PMA_RX_LANE_REGISTERS) (0x00008220U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2(PMA_RX_LANE_REGISTERS) (0x00008224U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR(PMA_RX_LANE_REGISTERS) (0x00008228U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL(PMA_RX_LANE_REGISTERS) (0x00008230U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2(PMA_RX_LANE_REGISTERS) (0x00008234U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR(PMA_RX_LANE_REGISTERS) (0x00008238U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL(PMA_RX_LANE_REGISTERS) (0x00008240U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2(PMA_RX_LANE_REGISTERS) (0x00008244U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR(PMA_RX_LANE_REGISTERS) (0x00008248U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ANAENSM_DEL_TMR(PMA_RX_LANE_REGISTERS) (0x00008250U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL(PMA_RX_LANE_REGISTERS) (0x00008260U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR(PMA_RX_LANE_REGISTERS) (0x00008264U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD(PMA_RX_LANE_REGISTERS) (0x00008268U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1(PMA_RX_LANE_REGISTERS) (0x0000826CU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL(PMA_RX_LANE_REGISTERS) (0x00008270U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG(PMA_RX_LANE_REGISTERS) (0x00008274U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL(PMA_RX_LANE_REGISTERS) (0x00008280U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR(PMA_RX_LANE_REGISTERS) (0x00008284U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD(PMA_RX_LANE_REGISTERS) (0x00008288U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1(PMA_RX_LANE_REGISTERS) (0x0000828CU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL(PMA_RX_LANE_REGISTERS) (0x00008290U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT(PMA_RX_LANE_REGISTERS) (0x00008294U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_DIAG(PMA_RX_LANE_REGISTERS) (0x00008298U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL(PMA_RX_LANE_REGISTERS) (0x000082A0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG(PMA_RX_LANE_REGISTERS) (0x000082A4U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL(PMA_RX_LANE_REGISTERS) (0x000082A8U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG(PMA_RX_LANE_REGISTERS) (0x000082ACU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL(PMA_RX_LANE_REGISTERS) (0x000082B0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG(PMA_RX_LANE_REGISTERS) (0x000082B4U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL(PMA_RX_LANE_REGISTERS) (0x000082B8U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG(PMA_RX_LANE_REGISTERS) (0x000082BCU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL(PMA_RX_LANE_REGISTERS) (0x000082C0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG(PMA_RX_LANE_REGISTERS) (0x000082C4U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL(PMA_RX_LANE_REGISTERS) (0x000082C8U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG(PMA_RX_LANE_REGISTERS) (0x000082CCU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT(PMA_RX_LANE_REGISTERS) (0x000082D0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG(PMA_RX_LANE_REGISTERS) (0x000082E0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP(PMA_RX_LANE_REGISTERS) (0x000082E4U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG(PMA_RX_LANE_REGISTERS) (0x000082E8U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL(PMA_RX_LANE_REGISTERS) (0x000082ECU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2(PMA_RX_LANE_REGISTERS) (0x000082F0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST(PMA_RX_LANE_REGISTERS) (0x000082F4U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL(PMA_RX_LANE_REGISTERS) (0x00008380U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE(PMA_RX_LANE_REGISTERS) (0x00008384U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL(PMA_RX_LANE_REGISTERS) (0x000083C0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2(PMA_RX_LANE_REGISTERS) (0x000083C4U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL(PMA_RX_LANE_REGISTERS) (0x000083C8U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE(PMA_RX_LANE_REGISTERS) (0x000083CCU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE(PMA_RX_LANE_REGISTERS) (0x000083D0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST(PMA_RX_LANE_REGISTERS) (0x000083D4U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL(PMA_RX_LANE_REGISTERS) (0x000083D8U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM(PMA_RX_LANE_REGISTERS) (0x000083DCU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM(PMA_RX_LANE_REGISTERS) (0x000083E0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM(PMA_RX_LANE_REGISTERS) (0x000083E4U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE(PMA_RX_LANE_REGISTERS) (0x000083E8U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE(PMA_RX_LANE_REGISTERS) (0x000083ECU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL(PMA_RX_LANE_REGISTERS) (0x000083F0U+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA(PMA_RX_LANE_REGISTERS) (0x000083FCU+((PMA_RX_LANE_REGISTERS)*0x400U))
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC(RESERVEDBIT13ADDRESSC) (0x0000A000U+((RESERVEDBIT13ADDRESSC)*0x4U))
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1 (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1 (0x0000C004U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG (0x0000C008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH (0x0000C00CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL                (0x0000C010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT           (0x0000C014U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG (0x0000C01CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW (0x0000C020U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL (0x0000C024U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL         (0x0000C028U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0 (0x0000C040U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0 (0x0000C044U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL(PHY_PCS_LANE_REGISTERS) (0x0000D000U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI(PHY_PCS_LANE_REGISTERS) (0x0000D004U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI(PHY_PCS_LANE_REGISTERS) (0x0000D008U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO(PHY_PCS_LANE_REGISTERS) (0x0000D00CU+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL(PHY_PCS_LANE_REGISTERS) (0x0000D010U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG(PHY_PCS_LANE_REGISTERS) (0x0000D014U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT(PHY_PCS_LANE_REGISTERS) (0x0000D018U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO(PHY_PCS_LANE_REGISTERS) (0x0000D01CU+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG(PHY_PCS_LANE_REGISTERS) (0x0000D020U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS(PHY_PCS_LANE_REGISTERS) (0x0000D024U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1 (0x0000E000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE (0x0000E004U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL (0x0000E008U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1           (0x0000E00CU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL0_SM_STATE           (0x0000E014U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL1_SM_STATE           (0x0000E018U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL          (0x0000E01CU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL(PHY_PMA_LANE_REGISTERS) (0x0000F000U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS(PHY_PMA_LANE_REGISTERS) (0x0000F004U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO(PHY_PMA_LANE_REGISTERS) (0x0000F008U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO(PHY_PMA_LANE_REGISTERS) (0x0000F00CU+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF(PHY_PMA_LANE_REGISTERS) (0x0000F010U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE(PHY_PMA_LANE_REGISTERS) (0x0000F014U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL(PHY_PMA_LANE_REGISTERS) (0x0000F018U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO(PHY_PMA_LANE_REGISTERS) (0x0000F01CU+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO(PHY_PMA_LANE_REGISTERS) (0x0000F020U+((PHY_PMA_LANE_REGISTERS)*0x200U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* CMN_PID_TYPE */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_TYPE_CMN_PID_TYPE_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_TYPE_CMN_PID_TYPE_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_TYPE_CMN_PID_TYPE_15_0_RESETVAL (0x00007364U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_TYPE_CMN_PID_TYPE_15_0_MAX  (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_TYPE_RESETVAL               (0x00007364U)

/* CMN_PID_NUM */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NUM_CMN_PID_NUM_15_0_MASK   (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NUM_CMN_PID_NUM_15_0_SHIFT  (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NUM_CMN_PID_NUM_15_0_RESETVAL (0x00000801U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NUM_CMN_PID_NUM_15_0_MAX    (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NUM_RESETVAL                (0x08010000U)

/* CMN_PID_REV */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_REV_CMN_PID_REV_15_0_MASK   (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_REV_CMN_PID_REV_15_0_SHIFT  (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_REV_CMN_PID_REV_15_0_RESETVAL (0x00000130U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_REV_CMN_PID_REV_15_0_MAX    (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_REV_RESETVAL                (0x00000130U)

/* CMN_PID_NODE__CMN_PID_MFG */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NODE__CMN_PID_MFG_CMN_PID_NODE_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NODE__CMN_PID_MFG_CMN_PID_NODE_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NODE__CMN_PID_MFG_CMN_PID_NODE_15_0_RESETVAL (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NODE__CMN_PID_MFG_CMN_PID_NODE_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NODE__CMN_PID_MFG_CMN_PID_MFG_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NODE__CMN_PID_MFG_CMN_PID_MFG_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NODE__CMN_PID_MFG_CMN_PID_MFG_15_0_RESETVAL (0x00000074U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NODE__CMN_PID_MFG_CMN_PID_MFG_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_NODE__CMN_PID_MFG_RESETVAL  (0x00160074U)

/* CMN_PID_FLV1__CMN_PID_FLV0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_FLV1__CMN_PID_FLV0_CMN_PID_FLV1_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_FLV1__CMN_PID_FLV0_CMN_PID_FLV1_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_FLV1__CMN_PID_FLV0_CMN_PID_FLV1_15_0_RESETVAL (0x00006300U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_FLV1__CMN_PID_FLV0_CMN_PID_FLV1_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_FLV1__CMN_PID_FLV0_CMN_PID_FLV0_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_FLV1__CMN_PID_FLV0_CMN_PID_FLV0_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_FLV1__CMN_PID_FLV0_CMN_PID_FLV0_15_0_RESETVAL (0x00006666U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_FLV1__CMN_PID_FLV0_CMN_PID_FLV0_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_FLV1__CMN_PID_FLV0_RESETVAL (0x63006666U)

/* CMN_PID_LANES__CMN_PID_IOV */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_LANES_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_LANES_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_LANES_15_8_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_LANES_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_LANES_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_LANES_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_LANES_7_0_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_LANES_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_IOV_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_IOV_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_IOV_15_0_RESETVAL (0x00000120U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_CMN_PID_IOV_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_LANES__CMN_PID_IOV_RESETVAL (0x02020120U)

/* CMN_PID_METAL1__CMN_PID_METAL0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_7_4_MASK (0x00F00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_7_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_7_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_3_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL1_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_15_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_7_4_MASK (0x000000F0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_7_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_7_4_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_CMN_PID_METAL0_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL1__CMN_PID_METAL0_RESETVAL (0x00041020U)

/* CMN_PID_METAL3__CMN_PID_METAL2 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_7_4_MASK (0x00F00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_7_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_7_4_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL3_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_7_4_MASK (0x000000F0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_7_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_7_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_CMN_PID_METAL2_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METAL3__CMN_PID_METAL2_RESETVAL (0x00200000U)

/* CMN_PID_METALD */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_CMN_PID_METALD_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PID_METALD_RESETVAL             (0x00000155U)

/* CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_BANDGAP_TMR_15_5_MASK (0xFFE00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_BANDGAP_TMR_15_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_BANDGAP_TMR_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_BANDGAP_TMR_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_BANDGAP_TMR_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_BANDGAP_TMR_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_BANDGAP_TMR_4_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_BANDGAP_TMR_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_CMN_SSM_SM_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BANDGAP_TMR__CMN_SSM_SM_CTRL_RESETVAL (0x00010003U)

/* CMN_SSM_BIAS_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BIAS_TMR_CMN_SSM_BIAS_TMR_15_7_MASK (0x0000FF80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BIAS_TMR_CMN_SSM_BIAS_TMR_15_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BIAS_TMR_CMN_SSM_BIAS_TMR_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BIAS_TMR_CMN_SSM_BIAS_TMR_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BIAS_TMR_CMN_SSM_BIAS_TMR_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BIAS_TMR_CMN_SSM_BIAS_TMR_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BIAS_TMR_CMN_SSM_BIAS_TMR_6_0_RESETVAL (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BIAS_TMR_CMN_SSM_BIAS_TMR_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_BIAS_TMR_RESETVAL           (0x00000019U)

/* CMN_SSM_USER_DEF_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_7_2_MASK (0x00FC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_7_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_7_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_7_2_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_CMN_SSM_USER_DEF_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SSM_USER_DEF_CTRL_RESETVAL      (0x00010000U)

/* CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_PLLEN_TMR_15_4_MASK (0xFFF00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_PLLEN_TMR_15_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_PLLEN_TMR_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_PLLEN_TMR_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_PLLEN_TMR_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_PLLEN_TMR_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_PLLEN_TMR_3_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_PLLEN_TMR_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_15_10_MASK (0x0000FC00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_15_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_3_1_MASK (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_3_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_3_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_3_1_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_CMN_PLLSM0_SM_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLEN_TMR__CMN_PLLSM0_SM_CTRL_RESETVAL (0x00040001U)

/* CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLVREF_TMR_15_4_MASK (0xFFF00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLVREF_TMR_15_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLVREF_TMR_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLVREF_TMR_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLVREF_TMR_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLVREF_TMR_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLVREF_TMR_3_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLVREF_TMR_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLPRE_TMR_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLPRE_TMR_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLPRE_TMR_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLPRE_TMR_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLPRE_TMR_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLPRE_TMR_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLPRE_TMR_7_0_RESETVAL (0x00000032U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_CMN_PLLSM0_PLLPRE_TMR_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLVREF_TMR__CMN_PLLSM0_PLLPRE_TMR_RESETVAL (0x00010032U)

/* CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLCLKDIS_TMR_15_2_MASK (0xFFFC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLCLKDIS_TMR_15_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLCLKDIS_TMR_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLCLKDIS_TMR_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLCLKDIS_TMR_1_0_MASK (0x00030000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLCLKDIS_TMR_1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLCLKDIS_TMR_1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLCLKDIS_TMR_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLLOCK_TMR_15_10_MASK (0x0000FC00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLLOCK_TMR_15_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLLOCK_TMR_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLLOCK_TMR_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLLOCK_TMR_9_0_MASK (0x000003FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLLOCK_TMR_9_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLLOCK_TMR_9_0_RESETVAL (0x000000D1U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_CMN_PLLSM0_PLLLOCK_TMR_9_0_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_PLLCLKDIS_TMR__CMN_PLLSM0_PLLLOCK_TMR_RESETVAL (0x000100D1U)

/* CMN_PLLSM0_USER_DEF_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_7_1_MASK (0x00FE0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_7_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_7_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_7_1_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_CMN_PLLSM0_USER_DEF_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM0_USER_DEF_CTRL_RESETVAL   (0x00000000U)

/* CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_PLLEN_TMR_15_4_MASK (0xFFF00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_PLLEN_TMR_15_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_PLLEN_TMR_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_PLLEN_TMR_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_PLLEN_TMR_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_PLLEN_TMR_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_PLLEN_TMR_3_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_PLLEN_TMR_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_15_10_MASK (0x0000FC00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_15_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_3_1_MASK (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_3_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_3_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_3_1_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_CMN_PLLSM1_SM_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLEN_TMR__CMN_PLLSM1_SM_CTRL_RESETVAL (0x00040001U)

/* CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLVREF_TMR_15_4_MASK (0xFFF00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLVREF_TMR_15_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLVREF_TMR_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLVREF_TMR_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLVREF_TMR_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLVREF_TMR_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLVREF_TMR_3_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLVREF_TMR_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLPRE_TMR_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLPRE_TMR_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLPRE_TMR_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLPRE_TMR_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLPRE_TMR_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLPRE_TMR_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLPRE_TMR_7_0_RESETVAL (0x00000032U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_CMN_PLLSM1_PLLPRE_TMR_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLVREF_TMR__CMN_PLLSM1_PLLPRE_TMR_RESETVAL (0x00010032U)

/* CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLCLKDIS_TMR_15_2_MASK (0xFFFC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLCLKDIS_TMR_15_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLCLKDIS_TMR_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLCLKDIS_TMR_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLCLKDIS_TMR_1_0_MASK (0x00030000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLCLKDIS_TMR_1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLCLKDIS_TMR_1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLCLKDIS_TMR_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLLOCK_TMR_15_10_MASK (0x0000FC00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLLOCK_TMR_15_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLLOCK_TMR_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLLOCK_TMR_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLLOCK_TMR_9_0_MASK (0x000003FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLLOCK_TMR_9_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLLOCK_TMR_9_0_RESETVAL (0x000000D1U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_CMN_PLLSM1_PLLLOCK_TMR_9_0_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_PLLCLKDIS_TMR__CMN_PLLSM1_PLLLOCK_TMR_RESETVAL (0x000100D1U)

/* CMN_PLLSM1_USER_DEF_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_7_1_MASK (0x00FE0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_7_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_7_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_7_1_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_CMN_PLLSM1_USER_DEF_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLLSM1_USER_DEF_CTRL_RESETVAL   (0x00000000U)

/* CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_13_12_MASK (0x30000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_13_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_CDB_PWRI_OVRD_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_15_11_MASK (0x0000F800U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_15_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_15_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_15_11_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_10_8_MASK (0x00000700U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_10_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_10_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_7_3_MASK (0x000000F8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_7_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_7_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_7_3_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_2_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_CMN_CDIAG_PWRI_TMR_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CDB_PWRI_OVRD__CMN_CDIAG_PWRI_TMR_RESETVAL (0x01240101U)

/* CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_13_12_MASK (0x30000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_13_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_OVRD_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_CDB_PWRI_STAT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_CDB_PWRI_STAT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_CDB_PWRI_STAT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_CDB_PWRI_STAT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_CDB_PWRI_STAT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_CDB_PWRI_STAT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_CDB_PWRI_STAT_7_0_RESETVAL (0x0000003BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_CMN_CDIAG_CDB_PWRI_STAT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PLLC_PWRI_OVRD__CMN_CDIAG_CDB_PWRI_STAT_RESETVAL (0x0424003BU)

/* CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_13_12_MASK (0x30000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_13_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_OVRD_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_STAT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_STAT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_STAT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_STAT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_STAT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_STAT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_STAT_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_CMN_CDIAG_PLLC_PWRI_STAT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_CCAL_PWRI_OVRD__CMN_CDIAG_PLLC_PWRI_STAT_RESETVAL (0x04240024U)

/* CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_13_12_MASK (0x30000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_13_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_OVRD_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_STAT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_STAT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_STAT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_STAT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_STAT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_STAT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_STAT_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_CMN_CDIAG_CCAL_PWRI_STAT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_XCVRC_PWRI_OVRD__CMN_CDIAG_CCAL_PWRI_STAT_RESETVAL (0x04240024U)

/* CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_13_12_MASK (0x30000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_13_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_OVRD_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_STAT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_STAT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_STAT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_STAT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_STAT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_STAT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_STAT_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_CMN_CDIAG_XCVRC_PWRI_STAT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DIAG_PWRI_OVRD__CMN_CDIAG_XCVRC_PWRI_STAT_RESETVAL (0x04240024U)

/* CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_15_2_MASK (0xFFFC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_15_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_PRATECLK_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_STAT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_STAT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_STAT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_STAT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_STAT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_STAT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_STAT_7_0_RESETVAL (0x000000A4U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_CMN_CDIAG_DIAG_PWRI_STAT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_PRATECLK_CTRL__CMN_CDIAG_DIAG_PWRI_STAT_RESETVAL (0x000000A4U)

/* CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_15_10_MASK (0xFC000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_15_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_9_8_MASK (0x03000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_9_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_9_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_9_8_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_TEST_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_11_10_MASK (0x00000C00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_11_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_11_10_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_9_8_MASK (0x00000300U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_9_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_9_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_9_8_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_3_2_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_CMN_CDIAG_REFCLK_OVRD_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_TEST__CMN_CDIAG_REFCLK_OVRD_RESETVAL (0x00000108U)

/* CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_15_2_MASK (0xFFFC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_15_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_SDOSC_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_PSMCLK_CTRL_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_PSMCLK_CTRL_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_PSMCLK_CTRL_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_PSMCLK_CTRL_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_PSMCLK_CTRL_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_PSMCLK_CTRL_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_PSMCLK_CTRL_3_0_RESETVAL (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_CMN_CDIAG_PSMCLK_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_SDOSC_CTRL__CMN_CDIAG_PSMCLK_CTRL_RESETVAL (0x00000005U)

/* CMN_CDIAG_REFCLK_DRV0_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_15_10_MASK (0x0000FC00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_15_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_9_8_MASK (0x00000300U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_9_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_9_8_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_9_8_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_CMN_CDIAG_REFCLK_DRV0_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_REFCLK_DRV0_CTRL_RESETVAL (0x00000242U)

/* CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_15_2_MASK (0xFFFC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_15_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_RST_DIAG_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_CDB_DIAG_15_1_MASK (0x0000FFFEU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_CDB_DIAG_15_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_CDB_DIAG_15_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_CDB_DIAG_15_1_MAX (0x00007FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_CDB_DIAG_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_CDB_DIAG_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_CDB_DIAG_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_CMN_CDIAG_CDB_DIAG_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_RST_DIAG__CMN_CDIAG_CDB_DIAG_RESETVAL (0x00000000U)

/* CMN_CDIAG_DCYA */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DCYA_CMN_CDIAG_DCYA_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DCYA_CMN_CDIAG_DCYA_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DCYA_CMN_CDIAG_DCYA_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DCYA_CMN_CDIAG_DCYA_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DCYA_CMN_CDIAG_DCYA_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DCYA_CMN_CDIAG_DCYA_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DCYA_CMN_CDIAG_DCYA_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DCYA_CMN_CDIAG_DCYA_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CDIAG_DCYA_RESETVAL             (0x00000000U)

/* CMN_BGCAL_OVRD__CMN_BGCAL_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_13_6_MASK (0x3FC00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_13_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_13_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_13_6_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_OVRD_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_11_6_MASK (0x00000FC0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_11_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_11_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_11_6_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_CMN_BGCAL_CTRL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_OVRD__CMN_BGCAL_CTRL_RESETVAL (0x00000000U)

/* CMN_BGCAL_TUNE__CMN_BGCAL_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_TUNE_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_TUNE_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_TUNE_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_TUNE_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_TUNE_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_TUNE_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_TUNE_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_TUNE_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_14_6_MASK (0x00007FC0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_14_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_14_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_14_6_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_CMN_BGCAL_START_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_TUNE__CMN_BGCAL_START_RESETVAL (0x00000000U)

/* CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_ITER_TMR_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_ITER_TMR_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_ITER_TMR_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_ITER_TMR_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_ITER_TMR_8_0_MASK (0x01FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_ITER_TMR_8_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_ITER_TMR_8_0_RESETVAL (0x0000007DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_ITER_TMR_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_INIT_TMR_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_INIT_TMR_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_INIT_TMR_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_INIT_TMR_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_INIT_TMR_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_INIT_TMR_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_INIT_TMR_8_0_RESETVAL (0x0000007DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_CMN_BGCAL_INIT_TMR_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_BGCAL_ITER_TMR__CMN_BGCAL_INIT_TMR_RESETVAL (0x007D007DU)

/* CMN_IBCAL_OVRD__CMN_IBCAL_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_13_7_MASK (0x3F800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_13_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_13_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_13_7_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_OVRD_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_11_7_MASK (0x00000F80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_11_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_11_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_11_7_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_CMN_IBCAL_CTRL_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_OVRD__CMN_IBCAL_CTRL_RESETVAL (0x00000000U)

/* CMN_IBCAL_TUNE__CMN_IBCAL_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_TUNE_15_7_MASK (0xFF800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_TUNE_15_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_TUNE_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_TUNE_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_TUNE_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_TUNE_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_TUNE_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_TUNE_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_14_7_MASK (0x00007F80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_14_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_14_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_14_7_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_6_0_RESETVAL (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_CMN_IBCAL_START_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_TUNE__CMN_IBCAL_START_RESETVAL (0x0000001FU)

/* CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_ITER_TMR_15_7_MASK (0xFF800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_ITER_TMR_15_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_ITER_TMR_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_ITER_TMR_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_ITER_TMR_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_ITER_TMR_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_ITER_TMR_6_0_RESETVAL (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_ITER_TMR_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_INIT_TMR_15_7_MASK (0x0000FF80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_INIT_TMR_15_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_INIT_TMR_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_INIT_TMR_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_INIT_TMR_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_INIT_TMR_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_INIT_TMR_6_0_RESETVAL (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_CMN_IBCAL_INIT_TMR_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_IBCAL_ITER_TMR__CMN_IBCAL_INIT_TMR_RESETVAL (0x00070019U)

/* CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_14_12_MASK (0x70000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_14_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_14_12_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_7_0_RESETVAL (0x00000028U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_START_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_CMN_PLL0_VCOCAL_CTRL_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_START__CMN_PLL0_VCOCAL_CTRL_RESETVAL (0x20280000U)

/* CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_OVRD_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_TCTRL_15_3_MASK (0x0000FFF8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_TCTRL_15_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_TCTRL_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_TCTRL_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_TCTRL_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_TCTRL_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_TCTRL_2_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_CMN_PLL0_VCOCAL_TCTRL_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_OVRD__CMN_PLL0_VCOCAL_TCTRL_RESETVAL (0x00000004U)

/* CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_ITER_TMR_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_ITER_TMR_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_ITER_TMR_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_ITER_TMR_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_ITER_TMR_13_0_MASK (0x3FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_ITER_TMR_13_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_ITER_TMR_13_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_ITER_TMR_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_INIT_TMR_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_INIT_TMR_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_INIT_TMR_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_INIT_TMR_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_INIT_TMR_13_0_MASK (0x00003FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_INIT_TMR_13_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_INIT_TMR_13_0_RESETVAL (0x000003E8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_CMN_PLL0_VCOCAL_INIT_TMR_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_ITER_TMR__CMN_PLL0_VCOCAL_INIT_TMR_RESETVAL (0x001003E8U)

/* CMN_PLL0_VCOCAL_REFTIM_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_REFTIM_START_CMN_PLL0_VCOCAL_REFTIM_START_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_REFTIM_START_CMN_PLL0_VCOCAL_REFTIM_START_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_REFTIM_START_CMN_PLL0_VCOCAL_REFTIM_START_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_REFTIM_START_CMN_PLL0_VCOCAL_REFTIM_START_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_REFTIM_START_CMN_PLL0_VCOCAL_REFTIM_START_13_0_MASK (0x00003FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_REFTIM_START_CMN_PLL0_VCOCAL_REFTIM_START_13_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_REFTIM_START_CMN_PLL0_VCOCAL_REFTIM_START_13_0_RESETVAL (0x00000C5FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_REFTIM_START_CMN_PLL0_VCOCAL_REFTIM_START_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_REFTIM_START_RESETVAL (0x00000C5FU)

/* CMN_PLL0_VCOCAL_PLLCNT_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_PLLCNT_START_CMN_PLL0_VCOCAL_PLLCNT_START_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_PLLCNT_START_CMN_PLL0_VCOCAL_PLLCNT_START_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_PLLCNT_START_CMN_PLL0_VCOCAL_PLLCNT_START_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_PLLCNT_START_CMN_PLL0_VCOCAL_PLLCNT_START_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_PLLCNT_START_CMN_PLL0_VCOCAL_PLLCNT_START_13_0_MASK (0x00003FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_PLLCNT_START_CMN_PLL0_VCOCAL_PLLCNT_START_13_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_PLLCNT_START_CMN_PLL0_VCOCAL_PLLCNT_START_13_0_RESETVAL (0x00000C5FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_PLLCNT_START_CMN_PLL0_VCOCAL_PLLCNT_START_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_VCOCAL_PLLCNT_START_RESETVAL (0x00000C5FU)

/* CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_FRACDIVL_M0_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_FRACDIVL_M0_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_FRACDIVL_M0_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_FRACDIVL_M0_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_INTDIV_M0_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_INTDIV_M0_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_INTDIV_M0_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_INTDIV_M0_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_INTDIV_M0_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_INTDIV_M0_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_INTDIV_M0_8_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_CMN_PLL0_INTDIV_M0_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M0__CMN_PLL0_INTDIV_M0_RESETVAL (0x00000000U)

/* CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_HIGH_THR_M0_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_HIGH_THR_M0_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_HIGH_THR_M0_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_HIGH_THR_M0_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_HIGH_THR_M0_8_0_MASK (0x01FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_HIGH_THR_M0_8_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_HIGH_THR_M0_8_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_HIGH_THR_M0_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_FRACDIVH_M0_15_3_MASK (0x0000FFF8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_FRACDIVH_M0_15_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_FRACDIVH_M0_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_FRACDIVH_M0_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_FRACDIVH_M0_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_FRACDIVH_M0_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_FRACDIVH_M0_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_CMN_PLL0_FRACDIVH_M0_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M0__CMN_PLL0_FRACDIVH_M0_RESETVAL (0x00000000U)

/* CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_FBH_OVRD_M0_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_FBH_OVRD_M0_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_FBH_OVRD_M0_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_FBH_OVRD_M0_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_FBH_OVRD_M0_8_0_MASK (0x01FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_FBH_OVRD_M0_8_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_FBH_OVRD_M0_8_0_RESETVAL (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_FBH_OVRD_M0_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_14_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_13_4_MASK (0x00003FF0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_13_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_13_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_13_4_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_3_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_CMN_PLL0_DSM_DIAG_M0_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M0__CMN_PLL0_DSM_DIAG_M0_RESETVAL (0x001E4004U)

/* CMN_PLL0_DSM_FBL_OVRD_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M0_CMN_PLL0_DSM_FBL_OVRD_M0_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M0_CMN_PLL0_DSM_FBL_OVRD_M0_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M0_CMN_PLL0_DSM_FBL_OVRD_M0_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M0_CMN_PLL0_DSM_FBL_OVRD_M0_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M0_CMN_PLL0_DSM_FBL_OVRD_M0_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M0_CMN_PLL0_DSM_FBL_OVRD_M0_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M0_CMN_PLL0_DSM_FBL_OVRD_M0_8_0_RESETVAL (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M0_CMN_PLL0_DSM_FBL_OVRD_M0_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M0_RESETVAL   (0x0000000CU)

/* CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL2_M0_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL2_M0_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL2_M0_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL2_M0_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL2_M0_14_0_MASK (0x7FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL2_M0_14_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL2_M0_14_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL2_M0_14_0_MAX (0x00007FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_15_2_MASK (0x0000FFFCU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_15_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_CMN_PLL0_SS_CTRL1_M0_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M0__CMN_PLL0_SS_CTRL1_M0_RESETVAL (0x00000002U)

/* CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL4_M0_15_7_MASK (0xFF800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL4_M0_15_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL4_M0_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL4_M0_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL4_M0_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL4_M0_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL4_M0_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL4_M0_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL3_M0_15_7_MASK (0x0000FF80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL3_M0_15_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL3_M0_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL3_M0_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL3_M0_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL3_M0_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL3_M0_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_CMN_PLL0_SS_CTRL3_M0_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M0__CMN_PLL0_SS_CTRL3_M0_RESETVAL (0x00000000U)

/* CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_IDLE_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_IDLE_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_IDLE_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_IDLE_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_IDLE_11_0_MASK (0x0FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_IDLE_11_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_IDLE_11_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_IDLE_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_START_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_START_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_START_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_START_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_START_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_START_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_START_11_0_RESETVAL (0x000000C8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_CMN_PLL0_LOCK_REFCNT_START_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_REFCNT_IDLE__CMN_PLL0_LOCK_REFCNT_START_RESETVAL (0x000400C8U)

/* CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_THR_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_THR_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_THR_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_THR_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_THR_11_0_MASK (0x0FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_THR_11_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_THR_11_0_RESETVAL (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_THR_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_START_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_START_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_START_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_START_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_START_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_START_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_START_11_0_RESETVAL (0x000000C8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_CMN_PLL0_LOCK_PLLCNT_START_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_LOCK_PLLCNT_THR__CMN_PLL0_LOCK_PLLCNT_START_RESETVAL (0x000300C8U)

/* CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_FRACDIVL_M1_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_FRACDIVL_M1_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_FRACDIVL_M1_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_FRACDIVL_M1_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_INTDIV_M1_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_INTDIV_M1_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_INTDIV_M1_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_INTDIV_M1_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_INTDIV_M1_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_INTDIV_M1_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_INTDIV_M1_8_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_CMN_PLL0_INTDIV_M1_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_FRACDIVL_M1__CMN_PLL0_INTDIV_M1_RESETVAL (0x00000000U)

/* CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_HIGH_THR_M1_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_HIGH_THR_M1_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_HIGH_THR_M1_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_HIGH_THR_M1_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_HIGH_THR_M1_8_0_MASK (0x01FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_HIGH_THR_M1_8_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_HIGH_THR_M1_8_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_HIGH_THR_M1_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_FRACDIVH_M1_15_3_MASK (0x0000FFF8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_FRACDIVH_M1_15_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_FRACDIVH_M1_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_FRACDIVH_M1_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_FRACDIVH_M1_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_FRACDIVH_M1_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_FRACDIVH_M1_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_CMN_PLL0_FRACDIVH_M1_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_HIGH_THR_M1__CMN_PLL0_FRACDIVH_M1_RESETVAL (0x00000000U)

/* CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_FBH_OVRD_M1_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_FBH_OVRD_M1_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_FBH_OVRD_M1_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_FBH_OVRD_M1_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_FBH_OVRD_M1_8_0_MASK (0x01FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_FBH_OVRD_M1_8_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_FBH_OVRD_M1_8_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_FBH_OVRD_M1_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_14_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_13_4_MASK (0x00003FF0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_13_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_13_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_13_4_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_3_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_CMN_PLL0_DSM_DIAG_M1_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBH_OVRD_M1__CMN_PLL0_DSM_DIAG_M1_RESETVAL (0x00104004U)

/* CMN_PLL0_DSM_FBL_OVRD_M1 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M1_CMN_PLL0_DSM_FBL_OVRD_M1_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M1_CMN_PLL0_DSM_FBL_OVRD_M1_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M1_CMN_PLL0_DSM_FBL_OVRD_M1_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M1_CMN_PLL0_DSM_FBL_OVRD_M1_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M1_CMN_PLL0_DSM_FBL_OVRD_M1_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M1_CMN_PLL0_DSM_FBL_OVRD_M1_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M1_CMN_PLL0_DSM_FBL_OVRD_M1_8_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M1_CMN_PLL0_DSM_FBL_OVRD_M1_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_DSM_FBL_OVRD_M1_RESETVAL   (0x00000010U)

/* CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL2_M1_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL2_M1_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL2_M1_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL2_M1_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL2_M1_14_0_MASK (0x7FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL2_M1_14_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL2_M1_14_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL2_M1_14_0_MAX (0x00007FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_15_2_MASK (0x0000FFFCU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_15_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_CMN_PLL0_SS_CTRL1_M1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL2_M1__CMN_PLL0_SS_CTRL1_M1_RESETVAL (0x00000002U)

/* CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL4_M1_15_7_MASK (0xFF800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL4_M1_15_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL4_M1_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL4_M1_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL4_M1_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL4_M1_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL4_M1_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL4_M1_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL3_M1_15_7_MASK (0x0000FF80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL3_M1_15_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL3_M1_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL3_M1_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL3_M1_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL3_M1_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL3_M1_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_CMN_PLL0_SS_CTRL3_M1_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL0_SS_CTRL4_M1__CMN_PLL0_SS_CTRL3_M1_RESETVAL (0x00000000U)

/* CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_14_12_MASK (0x70000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_14_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_14_12_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_7_0_RESETVAL (0x00000028U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_START_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_CMN_PLL1_VCOCAL_CTRL_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_START__CMN_PLL1_VCOCAL_CTRL_RESETVAL (0x20280000U)

/* CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_OVRD_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_TCTRL_15_3_MASK (0x0000FFF8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_TCTRL_15_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_TCTRL_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_TCTRL_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_TCTRL_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_TCTRL_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_TCTRL_2_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_CMN_PLL1_VCOCAL_TCTRL_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_OVRD__CMN_PLL1_VCOCAL_TCTRL_RESETVAL (0x00000004U)

/* CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_ITER_TMR_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_ITER_TMR_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_ITER_TMR_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_ITER_TMR_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_ITER_TMR_13_0_MASK (0x3FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_ITER_TMR_13_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_ITER_TMR_13_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_ITER_TMR_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_INIT_TMR_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_INIT_TMR_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_INIT_TMR_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_INIT_TMR_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_INIT_TMR_13_0_MASK (0x00003FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_INIT_TMR_13_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_INIT_TMR_13_0_RESETVAL (0x000003E8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_CMN_PLL1_VCOCAL_INIT_TMR_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_ITER_TMR__CMN_PLL1_VCOCAL_INIT_TMR_RESETVAL (0x001003E8U)

/* CMN_PLL1_VCOCAL_REFTIM_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_REFTIM_START_CMN_PLL1_VCOCAL_REFTIM_START_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_REFTIM_START_CMN_PLL1_VCOCAL_REFTIM_START_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_REFTIM_START_CMN_PLL1_VCOCAL_REFTIM_START_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_REFTIM_START_CMN_PLL1_VCOCAL_REFTIM_START_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_REFTIM_START_CMN_PLL1_VCOCAL_REFTIM_START_13_0_MASK (0x00003FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_REFTIM_START_CMN_PLL1_VCOCAL_REFTIM_START_13_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_REFTIM_START_CMN_PLL1_VCOCAL_REFTIM_START_13_0_RESETVAL (0x00000C5FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_REFTIM_START_CMN_PLL1_VCOCAL_REFTIM_START_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_REFTIM_START_RESETVAL (0x00000C5FU)

/* CMN_PLL1_VCOCAL_PLLCNT_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_PLLCNT_START_CMN_PLL1_VCOCAL_PLLCNT_START_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_PLLCNT_START_CMN_PLL1_VCOCAL_PLLCNT_START_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_PLLCNT_START_CMN_PLL1_VCOCAL_PLLCNT_START_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_PLLCNT_START_CMN_PLL1_VCOCAL_PLLCNT_START_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_PLLCNT_START_CMN_PLL1_VCOCAL_PLLCNT_START_13_0_MASK (0x00003FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_PLLCNT_START_CMN_PLL1_VCOCAL_PLLCNT_START_13_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_PLLCNT_START_CMN_PLL1_VCOCAL_PLLCNT_START_13_0_RESETVAL (0x00000C5FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_PLLCNT_START_CMN_PLL1_VCOCAL_PLLCNT_START_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_VCOCAL_PLLCNT_START_RESETVAL (0x00000C5FU)

/* CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_FRACDIVL_M0_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_FRACDIVL_M0_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_FRACDIVL_M0_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_FRACDIVL_M0_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_INTDIV_M0_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_INTDIV_M0_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_INTDIV_M0_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_INTDIV_M0_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_INTDIV_M0_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_INTDIV_M0_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_INTDIV_M0_8_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_CMN_PLL1_INTDIV_M0_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_FRACDIVL_M0__CMN_PLL1_INTDIV_M0_RESETVAL (0x00000000U)

/* CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_HIGH_THR_M0_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_HIGH_THR_M0_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_HIGH_THR_M0_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_HIGH_THR_M0_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_HIGH_THR_M0_8_0_MASK (0x01FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_HIGH_THR_M0_8_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_HIGH_THR_M0_8_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_HIGH_THR_M0_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_FRACDIVH_M0_15_3_MASK (0x0000FFF8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_FRACDIVH_M0_15_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_FRACDIVH_M0_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_FRACDIVH_M0_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_FRACDIVH_M0_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_FRACDIVH_M0_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_FRACDIVH_M0_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_CMN_PLL1_FRACDIVH_M0_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_HIGH_THR_M0__CMN_PLL1_FRACDIVH_M0_RESETVAL (0x00000000U)

/* CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_FBH_OVRD_M0_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_FBH_OVRD_M0_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_FBH_OVRD_M0_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_FBH_OVRD_M0_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_FBH_OVRD_M0_8_0_MASK (0x01FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_FBH_OVRD_M0_8_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_FBH_OVRD_M0_8_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_FBH_OVRD_M0_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_14_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_13_4_MASK (0x00003FF0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_13_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_13_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_13_4_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_3_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_CMN_PLL1_DSM_DIAG_M0_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBH_OVRD_M0__CMN_PLL1_DSM_DIAG_M0_RESETVAL (0x00104004U)

/* CMN_PLL1_DSM_FBL_OVRD_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBL_OVRD_M0_CMN_PLL1_DSM_FBL_OVRD_M0_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBL_OVRD_M0_CMN_PLL1_DSM_FBL_OVRD_M0_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBL_OVRD_M0_CMN_PLL1_DSM_FBL_OVRD_M0_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBL_OVRD_M0_CMN_PLL1_DSM_FBL_OVRD_M0_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBL_OVRD_M0_CMN_PLL1_DSM_FBL_OVRD_M0_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBL_OVRD_M0_CMN_PLL1_DSM_FBL_OVRD_M0_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBL_OVRD_M0_CMN_PLL1_DSM_FBL_OVRD_M0_8_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBL_OVRD_M0_CMN_PLL1_DSM_FBL_OVRD_M0_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_DSM_FBL_OVRD_M0_RESETVAL   (0x00000010U)

/* CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL2_M0_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL2_M0_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL2_M0_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL2_M0_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL2_M0_14_0_MASK (0x7FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL2_M0_14_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL2_M0_14_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL2_M0_14_0_MAX (0x00007FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_15_2_MASK (0x0000FFFCU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_15_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_CMN_PLL1_SS_CTRL1_M0_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL2_M0__CMN_PLL1_SS_CTRL1_M0_RESETVAL (0x00000002U)

/* CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL4_M0_15_7_MASK (0xFF800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL4_M0_15_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL4_M0_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL4_M0_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL4_M0_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL4_M0_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL4_M0_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL4_M0_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL3_M0_15_7_MASK (0x0000FF80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL3_M0_15_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL3_M0_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL3_M0_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL3_M0_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL3_M0_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL3_M0_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_CMN_PLL1_SS_CTRL3_M0_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_SS_CTRL4_M0__CMN_PLL1_SS_CTRL3_M0_RESETVAL (0x00000000U)

/* CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_IDLE_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_IDLE_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_IDLE_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_IDLE_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_IDLE_11_0_MASK (0x0FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_IDLE_11_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_IDLE_11_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_IDLE_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_START_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_START_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_START_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_START_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_START_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_START_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_START_11_0_RESETVAL (0x000000C8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_CMN_PLL1_LOCK_REFCNT_START_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_REFCNT_IDLE__CMN_PLL1_LOCK_REFCNT_START_RESETVAL (0x000400C8U)

/* CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_THR_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_THR_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_THR_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_THR_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_THR_11_0_MASK (0x0FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_THR_11_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_THR_11_0_RESETVAL (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_THR_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_START_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_START_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_START_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_START_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_START_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_START_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_START_11_0_RESETVAL (0x000000C8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_CMN_PLL1_LOCK_PLLCNT_START_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PLL1_LOCK_PLLCNT_THR__CMN_PLL1_LOCK_PLLCNT_START_RESETVAL (0x000300C8U)

/* CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_13_7_MASK (0x3F800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_13_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_13_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_13_7_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_OVRD_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_11_7_MASK (0x00000F80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_11_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_11_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_11_7_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_CMN_TXPUCAL_CTRL_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_OVRD__CMN_TXPUCAL_CTRL_RESETVAL (0x00000000U)

/* CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_TUNE_15_7_MASK (0xFF800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_TUNE_15_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_TUNE_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_TUNE_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_TUNE_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_TUNE_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_TUNE_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_TUNE_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_14_7_MASK (0x00007F80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_14_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_14_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_14_7_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_6_0_RESETVAL (0x0000002DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_CMN_TXPUCAL_START_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_TUNE__CMN_TXPUCAL_START_RESETVAL (0x0000002DU)

/* CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_ITER_TMR_15_7_MASK (0xFF800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_ITER_TMR_15_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_ITER_TMR_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_ITER_TMR_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_ITER_TMR_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_ITER_TMR_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_ITER_TMR_6_0_RESETVAL (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_ITER_TMR_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_INIT_TMR_15_7_MASK (0x0000FF80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_INIT_TMR_15_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_INIT_TMR_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_INIT_TMR_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_INIT_TMR_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_INIT_TMR_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_INIT_TMR_6_0_RESETVAL (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_CMN_TXPUCAL_INIT_TMR_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPUCAL_ITER_TMR__CMN_TXPUCAL_INIT_TMR_RESETVAL (0x0006001EU)

/* CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_13_7_MASK (0x3F800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_13_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_13_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_13_7_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_OVRD_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_11_7_MASK (0x00000F80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_11_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_11_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_11_7_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_CMN_TXPDCAL_CTRL_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_OVRD__CMN_TXPDCAL_CTRL_RESETVAL (0x00000000U)

/* CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_TUNE_15_7_MASK (0xFF800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_TUNE_15_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_TUNE_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_TUNE_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_TUNE_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_TUNE_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_TUNE_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_TUNE_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_15_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_14_7_MASK (0x00007F80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_14_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_14_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_14_7_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_6_0_RESETVAL (0x0000002DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_CMN_TXPDCAL_START_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_TUNE__CMN_TXPDCAL_START_RESETVAL (0x0000802DU)

/* CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_ITER_TMR_15_7_MASK (0xFF800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_ITER_TMR_15_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_ITER_TMR_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_ITER_TMR_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_ITER_TMR_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_ITER_TMR_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_ITER_TMR_6_0_RESETVAL (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_ITER_TMR_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_INIT_TMR_15_7_MASK (0x0000FF80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_INIT_TMR_15_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_INIT_TMR_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_INIT_TMR_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_INIT_TMR_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_INIT_TMR_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_INIT_TMR_6_0_RESETVAL (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_CMN_TXPDCAL_INIT_TMR_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_TXPDCAL_ITER_TMR__CMN_TXPDCAL_INIT_TMR_RESETVAL (0x0006001EU)

/* CMN_RXCAL_OVRD__CMN_RXCAL_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_13_5_MASK (0x3FE00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_13_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_13_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_13_5_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_OVRD_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_11_5_MASK (0x00000FE0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_11_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_11_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_11_5_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_CMN_RXCAL_CTRL_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_OVRD__CMN_RXCAL_CTRL_RESETVAL (0x00000000U)

/* CMN_RXCAL_TUNE__CMN_RXCAL_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_TUNE_15_5_MASK (0xFFE00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_TUNE_15_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_TUNE_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_TUNE_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_TUNE_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_TUNE_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_TUNE_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_TUNE_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_14_5_MASK (0x00007FE0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_14_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_14_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_14_5_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_4_0_RESETVAL (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_CMN_RXCAL_START_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_TUNE__CMN_RXCAL_START_RESETVAL (0x00000008U)

/* CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_ITER_TMR_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_ITER_TMR_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_ITER_TMR_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_ITER_TMR_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_ITER_TMR_11_0_MASK (0x0FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_ITER_TMR_11_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_ITER_TMR_11_0_RESETVAL (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_ITER_TMR_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_INIT_TMR_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_INIT_TMR_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_INIT_TMR_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_INIT_TMR_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_INIT_TMR_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_INIT_TMR_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_INIT_TMR_11_0_RESETVAL (0x000002EEU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_CMN_RXCAL_INIT_TMR_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_RXCAL_ITER_TMR__CMN_RXCAL_INIT_TMR_RESETVAL (0x000602EEU)

/* CMN_SD_CAL_START__CMN_SD_CAL_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_14_12_MASK (0x70000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_14_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_14_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_11_5_MASK (0x0FE00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_11_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_11_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_11_5_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_4_0_RESETVAL (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_START_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_13_5_MASK (0x00003FE0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_13_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_13_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_13_5_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_CMN_SD_CAL_CTRL_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_START__CMN_SD_CAL_CTRL_RESETVAL (0x101E0000U)

/* CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_14_5_MASK (0x7FE00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_14_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_14_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_14_5_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_OVRD_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_TCTRL_15_3_MASK (0x0000FFF8U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_TCTRL_15_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_TCTRL_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_TCTRL_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_TCTRL_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_TCTRL_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_TCTRL_2_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_CMN_SD_CAL_TCTRL_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_OVRD__CMN_SD_CAL_TCTRL_RESETVAL (0x00000001U)

/* CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_ITER_TMR_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_ITER_TMR_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_ITER_TMR_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_ITER_TMR_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_ITER_TMR_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_ITER_TMR_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_ITER_TMR_7_0_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_ITER_TMR_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_INIT_TMR_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_INIT_TMR_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_INIT_TMR_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_INIT_TMR_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_INIT_TMR_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_INIT_TMR_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_INIT_TMR_7_0_RESETVAL (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_CMN_SD_CAL_INIT_TMR_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_ITER_TMR__CMN_SD_CAL_INIT_TMR_RESETVAL (0x00020006U)

/* CMN_SD_CAL_REFTIM_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_REFTIM_START_CMN_SD_CAL_REFTIM_START_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_REFTIM_START_CMN_SD_CAL_REFTIM_START_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_REFTIM_START_CMN_SD_CAL_REFTIM_START_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_REFTIM_START_CMN_SD_CAL_REFTIM_START_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_REFTIM_START_CMN_SD_CAL_REFTIM_START_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_REFTIM_START_CMN_SD_CAL_REFTIM_START_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_REFTIM_START_CMN_SD_CAL_REFTIM_START_7_0_RESETVAL (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_REFTIM_START_CMN_SD_CAL_REFTIM_START_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_REFTIM_START_RESETVAL    (0x0000000EU)

/* CMN_SD_CAL_PLLCNT_START */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_PLLCNT_START_CMN_SD_CAL_PLLCNT_START_15_10_MASK (0x0000FC00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_PLLCNT_START_CMN_SD_CAL_PLLCNT_START_15_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_PLLCNT_START_CMN_SD_CAL_PLLCNT_START_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_PLLCNT_START_CMN_SD_CAL_PLLCNT_START_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_PLLCNT_START_CMN_SD_CAL_PLLCNT_START_9_0_MASK (0x000003FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_PLLCNT_START_CMN_SD_CAL_PLLCNT_START_9_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_PLLCNT_START_CMN_SD_CAL_PLLCNT_START_9_0_RESETVAL (0x0000012BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_PLLCNT_START_CMN_SD_CAL_PLLCNT_START_9_0_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_SD_CAL_PLLCNT_START_RESETVAL    (0x0000012BU)

/* CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_TEST_CLK_SEL_15_3_MASK (0xFFF80000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_TEST_CLK_SEL_15_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_TEST_CLK_SEL_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_TEST_CLK_SEL_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_TEST_CLK_SEL_2_0_MASK (0x00070000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_TEST_CLK_SEL_2_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_TEST_CLK_SEL_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_TEST_CLK_SEL_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_13_0_MASK (0x00003FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_13_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_13_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_CMN_CMSMT_CLK_FREQ_MSMT_CTRL_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_SEL__CMN_CMSMT_CLK_FREQ_MSMT_CTRL_RESETVAL (0x00000000U)

/* CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_TEST_CLK_CNT_VALUE_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_TEST_CLK_CNT_VALUE_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_TEST_CLK_CNT_VALUE_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_TEST_CLK_CNT_VALUE_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_TEST_CLK_CNT_VALUE_11_0_MASK (0x0FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_TEST_CLK_CNT_VALUE_11_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_TEST_CLK_CNT_VALUE_11_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_TEST_CLK_CNT_VALUE_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_REF_CLK_TMR_VALUE_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_REF_CLK_TMR_VALUE_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_REF_CLK_TMR_VALUE_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_REF_CLK_TMR_VALUE_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_REF_CLK_TMR_VALUE_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_REF_CLK_TMR_VALUE_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_REF_CLK_TMR_VALUE_11_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_CMN_CMSMT_REF_CLK_TMR_VALUE_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_CMSMT_TEST_CLK_CNT_VALUE__CMN_CMSMT_REF_CLK_TMR_VALUE_RESETVAL (0x00000000U)

/* CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_14_12_MASK (0x70000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_14_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_14_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_11_8_RESETVAL (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_7_2_MASK (0x00FC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_7_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_7_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_7_2_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_1_0_MASK (0x00030000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CLK_SEL_M0_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_15_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_11_9_MASK (0x00000E00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_11_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_11_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_11_9_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_1_0_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_CMN_PDIAG_PLL0_CTRL_M0_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M0__CMN_PDIAG_PLL0_CTRL_M0_RESETVAL (0x06011012U)

/* CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_ITRIM_M0_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_ITRIM_M0_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_ITRIM_M0_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_ITRIM_M0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_ITRIM_M0_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_ITRIM_M0_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_ITRIM_M0_7_0_RESETVAL (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_ITRIM_M0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_CMN_PDIAG_PLL0_OVRD_M0_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M0__CMN_PDIAG_PLL0_OVRD_M0_RESETVAL (0x000F0000U)

/* CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_IADJ_M0_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_IADJ_M0_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_IADJ_M0_15_8_RESETVAL (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_IADJ_M0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_IADJ_M0_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_IADJ_M0_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_IADJ_M0_7_0_RESETVAL (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_IADJ_M0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_PADJ_M0_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_PADJ_M0_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_PADJ_M0_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_PADJ_M0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_PADJ_M0_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_PADJ_M0_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_PADJ_M0_7_0_RESETVAL (0x00000028U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_CMN_PDIAG_PLL0_CP_PADJ_M0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M0__CMN_PDIAG_PLL0_CP_PADJ_M0_RESETVAL (0x08080028U)

/* CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_CP_TUNE_M0_15_2_MASK (0xFFFC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_CP_TUNE_M0_15_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_CP_TUNE_M0_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_CP_TUNE_M0_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_CP_TUNE_M0_1_0_MASK (0x00030000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_CP_TUNE_M0_1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_CP_TUNE_M0_1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_CP_TUNE_M0_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_7_4_MASK (0x000000F0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_7_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_7_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_CMN_PDIAG_PLL0_FILT_PADJ_M0_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M0__CMN_PDIAG_PLL0_FILT_PADJ_M0_RESETVAL (0x00010000U)

/* CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_14_12_MASK (0x70000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_14_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_14_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_11_8_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_7_2_MASK (0x00FC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_7_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_7_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_7_2_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_1_0_MASK (0x00030000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CLK_SEL_M1_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_15_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_11_9_MASK (0x00000E00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_11_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_11_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_11_9_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_1_0_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_CMN_PDIAG_PLL0_CTRL_M1_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CLK_SEL_M1__CMN_PDIAG_PLL0_CTRL_M1_RESETVAL (0x04001012U)

/* CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_ITRIM_M1_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_ITRIM_M1_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_ITRIM_M1_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_ITRIM_M1_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_ITRIM_M1_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_ITRIM_M1_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_ITRIM_M1_7_0_RESETVAL (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_ITRIM_M1_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_CMN_PDIAG_PLL0_OVRD_M1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_ITRIM_M1__CMN_PDIAG_PLL0_OVRD_M1_RESETVAL (0x000F0000U)

/* CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_IADJ_M1_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_IADJ_M1_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_IADJ_M1_15_8_RESETVAL (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_IADJ_M1_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_IADJ_M1_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_IADJ_M1_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_IADJ_M1_7_0_RESETVAL (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_IADJ_M1_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_PADJ_M1_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_PADJ_M1_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_PADJ_M1_15_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_PADJ_M1_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_PADJ_M1_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_PADJ_M1_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_PADJ_M1_7_0_RESETVAL (0x00000028U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_CMN_PDIAG_PLL0_CP_PADJ_M1_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_IADJ_M1__CMN_PDIAG_PLL0_CP_PADJ_M1_RESETVAL (0x08080128U)

/* CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_CP_TUNE_M1_15_2_MASK (0xFFFC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_CP_TUNE_M1_15_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_CP_TUNE_M1_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_CP_TUNE_M1_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_CP_TUNE_M1_1_0_MASK (0x00030000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_CP_TUNE_M1_1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_CP_TUNE_M1_1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_CP_TUNE_M1_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_7_4_MASK (0x000000F0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_7_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_7_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_CMN_PDIAG_PLL0_FILT_PADJ_M1_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL0_CP_TUNE_M1__CMN_PDIAG_PLL0_FILT_PADJ_M1_RESETVAL (0x00010000U)

/* CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_14_12_MASK (0x70000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_14_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_14_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_11_8_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_7_2_MASK (0x00FC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_7_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_7_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_7_2_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_1_0_MASK (0x00030000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CLK_SEL_M0_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_15_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_11_9_MASK (0x00000E00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_11_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_11_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_11_9_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_1_0_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_CMN_PDIAG_PLL1_CTRL_M0_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CLK_SEL_M0__CMN_PDIAG_PLL1_CTRL_M0_RESETVAL (0x04001012U)

/* CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_ITRIM_M0_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_ITRIM_M0_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_ITRIM_M0_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_ITRIM_M0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_ITRIM_M0_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_ITRIM_M0_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_ITRIM_M0_7_0_RESETVAL (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_ITRIM_M0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_CMN_PDIAG_PLL1_OVRD_M0_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_ITRIM_M0__CMN_PDIAG_PLL1_OVRD_M0_RESETVAL (0x000F0000U)

/* CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_IADJ_M0_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_IADJ_M0_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_IADJ_M0_15_8_RESETVAL (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_IADJ_M0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_IADJ_M0_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_IADJ_M0_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_IADJ_M0_7_0_RESETVAL (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_IADJ_M0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_PADJ_M0_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_PADJ_M0_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_PADJ_M0_15_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_PADJ_M0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_PADJ_M0_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_PADJ_M0_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_PADJ_M0_7_0_RESETVAL (0x00000028U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_CMN_PDIAG_PLL1_CP_PADJ_M0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_IADJ_M0__CMN_PDIAG_PLL1_CP_PADJ_M0_RESETVAL (0x08080128U)

/* CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_CP_TUNE_M0_15_2_MASK (0xFFFC0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_CP_TUNE_M0_15_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_CP_TUNE_M0_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_CP_TUNE_M0_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_CP_TUNE_M0_1_0_MASK (0x00030000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_CP_TUNE_M0_1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_CP_TUNE_M0_1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_CP_TUNE_M0_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_7_4_MASK (0x000000F0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_7_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_7_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_CMN_PDIAG_PLL1_FILT_PADJ_M0_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_PDIAG_PLL1_CP_TUNE_M0__CMN_PDIAG_PLL1_FILT_PADJ_M0_RESETVAL (0x00010000U)

/* CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_14_12_MASK (0x70000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_14_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_14_12_RESETVAL (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_10_8_MASK (0x07000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_10_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_10_8_RESETVAL (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_7_4_MASK (0x00F00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_7_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_7_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_3_1_MASK (0x000E0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_3_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_3_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_3_1_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BIAS_OVRD1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_3_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_CMN_DIAG_BANDGAP_OVRD_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_BIAS_OVRD1__CMN_DIAG_BANDGAP_OVRD_RESETVAL (0x36000005U)

/* CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_VREG_CTRL_15_1_MASK (0xFFFE0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_VREG_CTRL_15_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_VREG_CTRL_15_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_VREG_CTRL_15_1_MAX (0x00007FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_VREG_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_VREG_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_VREG_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_VREG_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_CMN_DIAG_BIAS_OVRD2_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_VREG_CTRL__CMN_DIAG_BIAS_OVRD2_RESETVAL (0x00000000U)

/* CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_SH_BANDGAP_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_15_5_MASK (0x0000FFE0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_15_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_CMN_DIAG_PM_CTRL_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_BANDGAP__CMN_DIAG_PM_CTRL_RESETVAL (0x00000000U)

/* CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_SDCLK_15_5_MASK (0xFFE00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_SDCLK_15_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_SDCLK_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_SDCLK_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_SDCLK_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_SDCLK_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_SDCLK_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_SDCLK_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_7_4_MASK (0x000000F0U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_7_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_7_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_CMN_DIAG_SH_RESISTOR_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_SH_SDCLK__CMN_DIAG_SH_RESISTOR_RESETVAL (0x00000000U)

/* CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_15_13_MASK (0xE0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_15_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_12_11_MASK (0x18000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_12_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_12_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_12_11_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_10_6_MASK (0x07C00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_10_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_10_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_10_6_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL2_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_15_2_MASK (0x0000FFFCU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_15_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_CMN_DIAG_ATB_CTRL1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_CTRL2__CMN_DIAG_ATB_CTRL1_RESETVAL (0x00000000U)

/* CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0 */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_10_9_MASK (0x06000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_10_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_10_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_10_9_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_8_4_MASK (0x01F00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_8_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_8_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_8_4_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL1_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_12_8_MASK (0x00001F00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_12_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_12_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_12_8_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_CMN_DIAG_ATB_ADC_CTRL0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ATB_ADC_CTRL1__CMN_DIAG_ATB_ADC_CTRL0_RESETVAL (0x00000000U)

/* CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_RST_DIAG_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_15_7_MASK (0x0000FF80U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_15_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_6_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_2_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_CMN_DIAG_HSRRSM_CTRL_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_RST_DIAG__CMN_DIAG_HSRRSM_CTRL_RESETVAL (0x00000011U)

/* CMN_DIAG_ACYA__CMN_DIAG_DCYA */

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_7_4_MASK (0x00F00000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_7_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_7_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_ACYA_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_DCYA_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_DCYA_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_DCYA_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_DCYA_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_DCYA_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_DCYA_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_DCYA_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_CMN_DIAG_DCYA_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_CMN_REGISTERS_CMN_DIAG_ACYA__CMN_DIAG_DCYA_RESETVAL (0x00000000U)

/* MOD_VER */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_SCHEME_MASK                        (0xC0000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_SCHEME_SHIFT                       (0x0000001EU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_SCHEME_RESETVAL                    (0x00000001U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_SCHEME_MAX                         (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_BU_MASK                            (0x30000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_BU_SHIFT                           (0x0000001CU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_BU_RESETVAL                        (0x00000002U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_BU_MAX                             (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MODULE_ID_MASK                     (0x0FFF0000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MODULE_ID_SHIFT                    (0x00000010U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MODULE_ID_RESETVAL                 (0x0000098AU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MODULE_ID_MAX                      (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_RTL_VERSION_MASK                   (0x0000F800U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_RTL_VERSION_SHIFT                  (0x0000000BU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_RTL_VERSION_RESETVAL               (0x00000001U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_RTL_VERSION_MAX                    (0x0000001FU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MAJOR_REVISION_MASK                (0x00000700U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MAJOR_REVISION_SHIFT               (0x00000008U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MAJOR_REVISION_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MAJOR_REVISION_MAX                 (0x00000007U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_CUSTOM_REVISION_MASK               (0x000000C0U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_CUSTOM_REVISION_SHIFT              (0x00000006U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_CUSTOM_REVISION_RESETVAL           (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_CUSTOM_REVISION_MAX                (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MINOR_REVISION_MASK                (0x0000003FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MINOR_REVISION_SHIFT               (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MINOR_REVISION_RESETVAL            (0x00000003U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_MINOR_REVISION_MAX                 (0x0000003FU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_MOD_VER_RESETVAL                           (0x698A0803U)

/* SERDES_CTRL */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_CTRL_POR_EN_MASK                    (0x80000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_CTRL_POR_EN_SHIFT                   (0x0000001FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_CTRL_POR_EN_RESETVAL                (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_CTRL_POR_EN_MAX                     (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_CTRL_RESETVAL                       (0x00000000U)

/* SERDES_TOP_CTRL */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_MODE_MASK   (0xC0000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_MODE_SHIFT  (0x0000001EU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_MODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_MODE_MAX    (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_INT_MODE_MASK (0x30000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_INT_MODE_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_INT_MODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_INT_MODE_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_DIG_DIV_MASK (0x0C000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_DIG_DIV_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_DIG_DIV_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_DIG_DIV_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PHY_PMA_SUSPEND_OVERRIDE_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PHY_PMA_SUSPEND_OVERRIDE_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PHY_PMA_SUSPEND_OVERRIDE_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_PHY_PMA_SUSPEND_OVERRIDE_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TOP_CTRL_RESETVAL                   (0x08000000U)

/* SERDES_RST */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PHY_RESET_N_MASK                (0x80000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PHY_RESET_N_SHIFT               (0x0000001FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PHY_RESET_N_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PHY_RESET_N_MAX                 (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PHY_EN_REFCLK_MASK              (0x40000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PHY_EN_REFCLK_SHIFT             (0x0000001EU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PHY_EN_REFCLK_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PHY_EN_REFCLK_MAX               (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PLL1_REFCLK_SEL_MASK            (0x20000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PLL1_REFCLK_SEL_SHIFT           (0x0000001DU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PLL1_REFCLK_SEL_RESETVAL        (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PLL1_REFCLK_SEL_MAX             (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PLL0_REFCLK_SEL_MASK            (0x10000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PLL0_REFCLK_SEL_SHIFT           (0x0000001CU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PLL0_REFCLK_SEL_RESETVAL        (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_PLL0_REFCLK_SEL_MAX             (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_REFCLK_TERM_DIS_MASK            (0x08000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_REFCLK_TERM_DIS_SHIFT           (0x0000001BU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_REFCLK_TERM_DIS_RESETVAL        (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_REFCLK_TERM_DIS_MAX             (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_REFCLK_DIG_SEL_MASK             (0x01000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_REFCLK_DIG_SEL_SHIFT            (0x00000018U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_REFCLK_DIG_SEL_RESETVAL         (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_REFCLK_DIG_SEL_MAX              (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_RST_RESETVAL                        (0x00000000U)

/* SERDES_TYPEC */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TYPEC_LN23_SWAP_MASK                (0x80000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TYPEC_LN23_SWAP_SHIFT               (0x0000001FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TYPEC_LN23_SWAP_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TYPEC_LN23_SWAP_MAX                 (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TYPEC_LN10_SWAP_MASK                (0x40000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TYPEC_LN10_SWAP_SHIFT               (0x0000001EU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TYPEC_LN10_SWAP_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TYPEC_LN10_SWAP_MAX                 (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_SERDES_TYPEC_RESETVAL                      (0x00000000U)

/* LANECTL0 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_ENABLE_MASK                    (0x80000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_ENABLE_SHIFT                   (0x0000001FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_ENABLE_RESETVAL                (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_ENABLE_MAX                     (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_FORCE_ENABLE_MASK              (0x40000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_FORCE_ENABLE_SHIFT             (0x0000001EU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_FORCE_ENABLE_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_FORCE_ENABLE_MAX               (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_ALIGN_MASK                     (0x20000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_ALIGN_SHIFT                    (0x0000001DU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_ALIGN_RESETVAL                 (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_ALIGN_MAX                      (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_RAW_AUTO_START_MASK            (0x10000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_RAW_AUTO_START_SHIFT           (0x0000001CU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_RAW_AUTO_START_RESETVAL        (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_RAW_AUTO_START_MAX             (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_STANDARD_MODE_MASK             (0x03000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_STANDARD_MODE_SHIFT            (0x00000018U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_STANDARD_MODE_RESETVAL         (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_STANDARD_MODE_MAX              (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_FULLRT_DIV_MASK                (0x00C00000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_FULLRT_DIV_SHIFT               (0x00000016U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_FULLRT_DIV_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_FULLRT_DIV_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_MAC_SRC_SEL_MASK               (0x00300000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_MAC_SRC_SEL_SHIFT              (0x00000014U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_MAC_SRC_SEL_RESETVAL           (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_MAC_SRC_SEL_MAX                (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_REFCLK_SEL_MASK                (0x000C0000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_REFCLK_SEL_SHIFT               (0x00000012U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_REFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_REFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_TXFCLK_SEL_MASK                (0x00000300U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_TXFCLK_SEL_SHIFT               (0x00000008U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_TXFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_TXFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_RXFCLK_SEL_MASK                (0x000000C0U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_RXFCLK_SEL_SHIFT               (0x00000006U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_RXFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_P0_RXFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL0_RESETVAL                          (0x00000000U)

/* LANEDIV0 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL0_MASK              (0x007F0000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL0_SHIFT             (0x00000010U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL0_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL0_MAX               (0x0000007FU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL1_MASK              (0x000001FFU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL1_SHIFT             (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL1_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL1_MAX               (0x000001FFU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV0_RESETVAL                          (0x00000000U)

/* LANALIGN0 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN0_P0_ALIGN_RX_DELAY_MASK           (0x0000003FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN0_P0_ALIGN_RX_DELAY_SHIFT          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN0_P0_ALIGN_RX_DELAY_RESETVAL       (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN0_P0_ALIGN_RX_DELAY_MAX            (0x0000003FU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN0_RESETVAL                         (0x00000000U)

/* LANESTS0 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS0_P0_MASTER_MASK                    (0x00000002U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS0_P0_MASTER_SHIFT                   (0x00000001U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS0_P0_MASTER_RESETVAL                (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS0_P0_MASTER_MAX                     (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS0_RESETVAL                          (0x00000000U)

/* LANECTL1 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_ENABLE_MASK                    (0x80000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_ENABLE_SHIFT                   (0x0000001FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_ENABLE_RESETVAL                (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_ENABLE_MAX                     (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_FORCE_ENABLE_MASK              (0x40000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_FORCE_ENABLE_SHIFT             (0x0000001EU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_FORCE_ENABLE_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_FORCE_ENABLE_MAX               (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_ALIGN_MASK                     (0x20000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_ALIGN_SHIFT                    (0x0000001DU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_ALIGN_RESETVAL                 (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_ALIGN_MAX                      (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_RAW_AUTO_START_MASK            (0x10000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_RAW_AUTO_START_SHIFT           (0x0000001CU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_RAW_AUTO_START_RESETVAL        (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_RAW_AUTO_START_MAX             (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_STANDARD_MODE_MASK             (0x03000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_STANDARD_MODE_SHIFT            (0x00000018U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_STANDARD_MODE_RESETVAL         (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_STANDARD_MODE_MAX              (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_FULLRT_DIV_MASK                (0x00C00000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_FULLRT_DIV_SHIFT               (0x00000016U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_FULLRT_DIV_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_FULLRT_DIV_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_MAC_SRC_SEL_MASK               (0x00300000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_MAC_SRC_SEL_SHIFT              (0x00000014U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_MAC_SRC_SEL_RESETVAL           (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_MAC_SRC_SEL_MAX                (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_REFCLK_SEL_MASK                (0x000C0000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_REFCLK_SEL_SHIFT               (0x00000012U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_REFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_REFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_TXFCLK_SEL_MASK                (0x00000300U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_TXFCLK_SEL_SHIFT               (0x00000008U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_TXFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_TXFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_RXFCLK_SEL_MASK                (0x000000C0U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_RXFCLK_SEL_SHIFT               (0x00000006U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_RXFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_P1_RXFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL1_RESETVAL                          (0x00000000U)

/* LANEDIV1 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL0_MASK              (0x007F0000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL0_SHIFT             (0x00000010U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL0_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL0_MAX               (0x0000007FU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL1_MASK              (0x000001FFU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL1_SHIFT             (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL1_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL1_MAX               (0x000001FFU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV1_RESETVAL                          (0x00000000U)

/* LANALIGN1 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN1_P1_ALIGN_RX_DELAY_MASK           (0x0000003FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN1_P1_ALIGN_RX_DELAY_SHIFT          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN1_P1_ALIGN_RX_DELAY_RESETVAL       (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN1_P1_ALIGN_RX_DELAY_MAX            (0x0000003FU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN1_RESETVAL                         (0x00000000U)

/* LANESTS1 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS1_P1_MASTER_MASK                    (0x00000002U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS1_P1_MASTER_SHIFT                   (0x00000001U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS1_P1_MASTER_RESETVAL                (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS1_P1_MASTER_MAX                     (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS1_RESETVAL                          (0x00000000U)

/* LANECTL2 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_ENABLE_MASK                    (0x80000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_ENABLE_SHIFT                   (0x0000001FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_ENABLE_RESETVAL                (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_ENABLE_MAX                     (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_FORCE_ENABLE_MASK              (0x40000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_FORCE_ENABLE_SHIFT             (0x0000001EU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_FORCE_ENABLE_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_FORCE_ENABLE_MAX               (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_ALIGN_MASK                     (0x20000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_ALIGN_SHIFT                    (0x0000001DU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_ALIGN_RESETVAL                 (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_ALIGN_MAX                      (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_RAW_AUTO_START_MASK            (0x10000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_RAW_AUTO_START_SHIFT           (0x0000001CU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_RAW_AUTO_START_RESETVAL        (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_RAW_AUTO_START_MAX             (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_STANDARD_MODE_MASK             (0x03000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_STANDARD_MODE_SHIFT            (0x00000018U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_STANDARD_MODE_RESETVAL         (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_STANDARD_MODE_MAX              (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_FULLRT_DIV_MASK                (0x00C00000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_FULLRT_DIV_SHIFT               (0x00000016U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_FULLRT_DIV_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_FULLRT_DIV_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_MAC_SRC_SEL_MASK               (0x00300000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_MAC_SRC_SEL_SHIFT              (0x00000014U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_MAC_SRC_SEL_RESETVAL           (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_MAC_SRC_SEL_MAX                (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_REFCLK_SEL_MASK                (0x000C0000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_REFCLK_SEL_SHIFT               (0x00000012U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_REFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_REFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_TXFCLK_SEL_MASK                (0x00000300U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_TXFCLK_SEL_SHIFT               (0x00000008U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_TXFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_TXFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_RXFCLK_SEL_MASK                (0x000000C0U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_RXFCLK_SEL_SHIFT               (0x00000006U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_RXFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_P2_RXFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL2_RESETVAL                          (0x00000000U)

/* LANEDIV2 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV2_P2_MAC_DIV_SEL0_MASK              (0x007F0000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV2_P2_MAC_DIV_SEL0_SHIFT             (0x00000010U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV2_P2_MAC_DIV_SEL0_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV2_P2_MAC_DIV_SEL0_MAX               (0x0000007FU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV2_P2_MAC_DIV_SEL1_MASK              (0x000001FFU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV2_P2_MAC_DIV_SEL1_SHIFT             (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV2_P2_MAC_DIV_SEL1_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV2_P2_MAC_DIV_SEL1_MAX               (0x000001FFU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV2_RESETVAL                          (0x00000000U)

/* LANALIGN2 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN2_P2_ALIGN_RX_DELAY_MASK           (0x0000003FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN2_P2_ALIGN_RX_DELAY_SHIFT          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN2_P2_ALIGN_RX_DELAY_RESETVAL       (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN2_P2_ALIGN_RX_DELAY_MAX            (0x0000003FU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN2_RESETVAL                         (0x00000000U)

/* LANESTS2 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS2_P2_MASTER_MASK                    (0x00000002U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS2_P2_MASTER_SHIFT                   (0x00000001U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS2_P2_MASTER_RESETVAL                (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS2_P2_MASTER_MAX                     (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS2_RESETVAL                          (0x00000000U)

/* LANECTL3 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_ENABLE_MASK                    (0x80000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_ENABLE_SHIFT                   (0x0000001FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_ENABLE_RESETVAL                (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_ENABLE_MAX                     (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_FORCE_ENABLE_MASK              (0x40000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_FORCE_ENABLE_SHIFT             (0x0000001EU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_FORCE_ENABLE_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_FORCE_ENABLE_MAX               (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_ALIGN_MASK                     (0x20000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_ALIGN_SHIFT                    (0x0000001DU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_ALIGN_RESETVAL                 (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_ALIGN_MAX                      (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_RAW_AUTO_START_MASK            (0x10000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_RAW_AUTO_START_SHIFT           (0x0000001CU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_RAW_AUTO_START_RESETVAL        (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_RAW_AUTO_START_MAX             (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_STANDARD_MODE_MASK             (0x03000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_STANDARD_MODE_SHIFT            (0x00000018U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_STANDARD_MODE_RESETVAL         (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_STANDARD_MODE_MAX              (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_FULLRT_DIV_MASK                (0x00C00000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_FULLRT_DIV_SHIFT               (0x00000016U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_FULLRT_DIV_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_FULLRT_DIV_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_MAC_SRC_SEL_MASK               (0x00300000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_MAC_SRC_SEL_SHIFT              (0x00000014U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_MAC_SRC_SEL_RESETVAL           (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_MAC_SRC_SEL_MAX                (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_REFCLK_SEL_MASK                (0x000C0000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_REFCLK_SEL_SHIFT               (0x00000012U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_REFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_REFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_TXFCLK_SEL_MASK                (0x00000300U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_TXFCLK_SEL_SHIFT               (0x00000008U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_TXFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_TXFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_RXFCLK_SEL_MASK                (0x000000C0U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_RXFCLK_SEL_SHIFT               (0x00000006U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_RXFCLK_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_P3_RXFCLK_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANECTL3_RESETVAL                          (0x00000000U)

/* LANEDIV3 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV3_P3_MAC_DIV_SEL0_MASK              (0x007F0000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV3_P3_MAC_DIV_SEL0_SHIFT             (0x00000010U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV3_P3_MAC_DIV_SEL0_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV3_P3_MAC_DIV_SEL0_MAX               (0x0000007FU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV3_P3_MAC_DIV_SEL1_MASK              (0x000001FFU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV3_P3_MAC_DIV_SEL1_SHIFT             (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV3_P3_MAC_DIV_SEL1_RESETVAL          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV3_P3_MAC_DIV_SEL1_MAX               (0x000001FFU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANEDIV3_RESETVAL                          (0x00000000U)

/* LANALIGN3 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN3_P3_ALIGN_RX_DELAY_MASK           (0x0000003FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN3_P3_ALIGN_RX_DELAY_SHIFT          (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN3_P3_ALIGN_RX_DELAY_RESETVAL       (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN3_P3_ALIGN_RX_DELAY_MAX            (0x0000003FU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANALIGN3_RESETVAL                         (0x00000000U)

/* LANESTS3 */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS3_P3_MASTER_MASK                    (0x00000002U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS3_P3_MASTER_SHIFT                   (0x00000001U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS3_P3_MASTER_RESETVAL                (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS3_P3_MASTER_MAX                     (0x00000001U)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_LANESTS3_RESETVAL                          (0x00000000U)

/* DTB_MUX_SEL */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DTB_MUX_SEL_DTB_MUX_SEL_MASK               (0x0000001FU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DTB_MUX_SEL_DTB_MUX_SEL_SHIFT              (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DTB_MUX_SEL_DTB_MUX_SEL_RESETVAL           (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DTB_MUX_SEL_DTB_MUX_SEL_MAX                (0x0000001FU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DTB_MUX_SEL_RESETVAL                       (0x00000000U)

/* DIAG_TEST */

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DIAG_TEST_DIAG_REG_MASK                    (0xFFFFFFFFU)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DIAG_TEST_DIAG_REG_SHIFT                   (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DIAG_TEST_DIAG_REG_RESETVAL                (0x00000000U)
#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DIAG_TEST_DIAG_REG_MAX                     (0xFFFFFFFFU)

#define CSL_WIZ16B8M4CT2_WIZ_CONFIG_DIAG_TEST_RESETVAL                         (0x00000000U)

/* RESERVEDBIT13ADDRESSA */

#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA_RES_BIT13_ADR_A_MASK (0xFFFFFFFFU)
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA_RES_BIT13_ADR_A_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA_RES_BIT13_ADR_A_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA_RES_BIT13_ADR_A_MAX (0xFFFFFFFFU)

#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA_RESETVAL  (0x00000000U)

/* XCVR_PSM_RCTRL__XCVR_PSM_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_15_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_13_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_RCTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_9_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_7_1_MASK (0x000000FEU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_7_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_7_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_7_1_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_XCVR_PSM_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RCTRL__XCVR_PSM_CTRL_RESETVAL (0xBCFC0201U)

/* XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_A0IN_TMR_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_A0IN_TMR_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_A0IN_TMR_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_A0IN_TMR_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_A0IN_TMR_11_0_MASK (0x0FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_A0IN_TMR_11_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_A0IN_TMR_11_0_RESETVAL (0x00000096U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_A0IN_TMR_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_CALIN_TMR_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_CALIN_TMR_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_CALIN_TMR_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_CALIN_TMR_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_CALIN_TMR_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_CALIN_TMR_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_CALIN_TMR_11_0_RESETVAL (0x00000096U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_XCVR_PSM_CALIN_TMR_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0IN_TMR__XCVR_PSM_CALIN_TMR_RESETVAL (0x00960096U)

/* XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A1IN_TMR_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A1IN_TMR_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A1IN_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A1IN_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A1IN_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A1IN_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A1IN_TMR_5_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A1IN_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A0BYP_TMR_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A0BYP_TMR_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A0BYP_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A0BYP_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A0BYP_TMR_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A0BYP_TMR_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A0BYP_TMR_5_0_RESETVAL (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_XCVR_PSM_A0BYP_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A1IN_TMR__XCVR_PSM_A0BYP_TMR_RESETVAL (0x0010000AU)

/* XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A3IN_TMR_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A3IN_TMR_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A3IN_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A3IN_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A3IN_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A3IN_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A3IN_TMR_5_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A3IN_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A2IN_TMR_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A2IN_TMR_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A2IN_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A2IN_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A2IN_TMR_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A2IN_TMR_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A2IN_TMR_5_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_XCVR_PSM_A2IN_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A3IN_TMR__XCVR_PSM_A2IN_TMR_RESETVAL (0x00100010U)

/* XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A5IN_TMR_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A5IN_TMR_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A5IN_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A5IN_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A5IN_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A5IN_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A5IN_TMR_5_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A5IN_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A4IN_TMR_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A4IN_TMR_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A4IN_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A4IN_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A4IN_TMR_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A4IN_TMR_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A4IN_TMR_5_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_XCVR_PSM_A4IN_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A5IN_TMR__XCVR_PSM_A4IN_TMR_RESETVAL (0x00100010U)

/* XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_A0OUT_TMR_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_A0OUT_TMR_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_A0OUT_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_A0OUT_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_A0OUT_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_A0OUT_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_A0OUT_TMR_5_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_A0OUT_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_CALOUT_TMR_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_CALOUT_TMR_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_CALOUT_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_CALOUT_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_CALOUT_TMR_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_CALOUT_TMR_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_CALOUT_TMR_5_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_XCVR_PSM_CALOUT_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A0OUT_TMR__XCVR_PSM_CALOUT_TMR_RESETVAL (0x00010001U)

/* XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A2OUT_TMR_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A2OUT_TMR_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A2OUT_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A2OUT_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A2OUT_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A2OUT_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A2OUT_TMR_5_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A2OUT_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A1OUT_TMR_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A1OUT_TMR_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A1OUT_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A1OUT_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A1OUT_TMR_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A1OUT_TMR_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A1OUT_TMR_5_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_XCVR_PSM_A1OUT_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A2OUT_TMR__XCVR_PSM_A1OUT_TMR_RESETVAL (0x00010001U)

/* XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A4OUT_TMR_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A4OUT_TMR_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A4OUT_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A4OUT_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A4OUT_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A4OUT_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A4OUT_TMR_5_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A4OUT_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A3OUT_TMR_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A3OUT_TMR_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A3OUT_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A3OUT_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A3OUT_TMR_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A3OUT_TMR_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A3OUT_TMR_5_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_XCVR_PSM_A3OUT_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_A4OUT_TMR__XCVR_PSM_A3OUT_TMR_RESETVAL (0x00010001U)

/* XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_RDY_TMR_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_RDY_TMR_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_RDY_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_RDY_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_RDY_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_RDY_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_RDY_TMR_5_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_RDY_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_A5OUT_TMR_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_A5OUT_TMR_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_A5OUT_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_A5OUT_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_A5OUT_TMR_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_A5OUT_TMR_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_A5OUT_TMR_5_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_XCVR_PSM_A5OUT_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_RDY_TMR__XCVR_PSM_A5OUT_TMR_RESETVAL (0x00100001U)

/* XCVR_PSM_ST_0__XCVR_PSM_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_ST_0_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_ST_0_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_ST_0_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_ST_0_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_XCVR_PSM_DIAG_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_0__XCVR_PSM_DIAG_RESETVAL (0x00000000U)

/* XCVR_PSM_ST_1 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_1_XCVR_PSM_ST_1_15_10_MASK (0x0000FC00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_1_XCVR_PSM_ST_1_15_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_1_XCVR_PSM_ST_1_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_1_XCVR_PSM_ST_1_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_1_XCVR_PSM_ST_1_9_0_MASK (0x000003FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_1_XCVR_PSM_ST_1_9_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_1_XCVR_PSM_ST_1_9_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_1_XCVR_PSM_ST_1_9_0_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_ST_1_RESETVAL          (0x00000000U)

/* XCVR_PSM_USER_DEF_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_15_5_MASK (0xFFE00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_15_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_XCVR_PSM_USER_DEF_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_PSM_USER_DEF_CTRL_RESETVAL (0x00000000U)

/* TX_TXCC_PRE_OVRD__TX_TXCC_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_PRE_OVRD_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_13_12_MASK (0x00003000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_13_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_13_12_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_11_10_MASK (0x00000C00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_11_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_11_10_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_11_10_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_9_8_MASK (0x00000300U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_9_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_9_8_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_9_8_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_7_6_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_5_4_MASK (0x00000030U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_5_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_5_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_5_4_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_TX_TXCC_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_PRE_OVRD__TX_TXCC_CTRL_RESETVAL (0x00002A84U)

/* TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_POST_OVRD_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_TX_TXCC_MAIN_OVRD_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_POST_OVRD__TX_TXCC_MAIN_OVRD_RESETVAL (0x00000000U)

/* TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_MAIN_CVAL_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_MAIN_CVAL_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_MAIN_CVAL_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_MAIN_CVAL_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_MAIN_CVAL_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_MAIN_CVAL_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_MAIN_CVAL_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_MAIN_CVAL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_PRE_CVAL_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_PRE_CVAL_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_PRE_CVAL_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_PRE_CVAL_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_PRE_CVAL_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_PRE_CVAL_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_PRE_CVAL_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_TX_TXCC_PRE_CVAL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MAIN_CVAL__TX_TXCC_PRE_CVAL_RESETVAL (0x00000000U)

/* TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_LF_MULT_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_LF_MULT_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_LF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_LF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_LF_MULT_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_LF_MULT_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_LF_MULT_7_0_RESETVAL (0x0000002AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_LF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_POST_CVAL_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_POST_CVAL_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_POST_CVAL_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_POST_CVAL_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_POST_CVAL_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_POST_CVAL_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_POST_CVAL_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_TX_TXCC_POST_CVAL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_LF_MULT__TX_TXCC_POST_CVAL_RESETVAL (0x002A0000U)

/* TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_01_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_01_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_01_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_01_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_01_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_01_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_01_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_01_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_00_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_00_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_00_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_00_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_00_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_00_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_00_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_TX_TXCC_CPRE_MULT_00_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_01__TX_TXCC_CPRE_MULT_00_RESETVAL (0x00000000U)

/* TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_11_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_11_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_11_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_11_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_11_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_11_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_11_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_11_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_10_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_10_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_10_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_10_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_10_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_10_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_10_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_TX_TXCC_CPRE_MULT_10_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPRE_MULT_11__TX_TXCC_CPRE_MULT_10_RESETVAL (0x00000000U)

/* TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_01_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_01_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_01_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_01_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_01_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_01_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_01_7_0_RESETVAL (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_01_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_00_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_00_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_00_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_00_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_00_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_00_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_00_7_0_RESETVAL (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_TX_TXCC_CPOST_MULT_00_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_01__TX_TXCC_CPOST_MULT_00_RESETVAL (0x0011001CU)

/* TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_11_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_11_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_11_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_11_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_11_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_11_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_11_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_11_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_10_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_10_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_10_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_10_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_10_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_10_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_10_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_TX_TXCC_CPOST_MULT_10_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_CPOST_MULT_11__TX_TXCC_CPOST_MULT_10_RESETVAL (0x00000000U)

/* TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_001_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_001_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_001_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_001_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_001_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_001_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_001_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_001_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_000_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_000_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_000_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_000_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_000_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_000_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_000_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_TX_TXCC_MGNFS_MULT_000_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_001__TX_TXCC_MGNFS_MULT_000_RESETVAL (0x00000000U)

/* TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_011_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_011_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_011_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_011_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_011_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_011_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_011_7_0_RESETVAL (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_011_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_010_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_010_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_010_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_010_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_010_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_010_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_010_7_0_RESETVAL (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_TX_TXCC_MGNFS_MULT_010_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_011__TX_TXCC_MGNFS_MULT_010_RESETVAL (0x000F0007U)

/* TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_101_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_101_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_101_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_101_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_101_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_101_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_101_7_0_RESETVAL (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_101_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_100_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_100_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_100_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_100_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_100_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_100_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_100_7_0_RESETVAL (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_TX_TXCC_MGNFS_MULT_100_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_101__TX_TXCC_MGNFS_MULT_100_RESETVAL (0x001C0015U)

/* TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_111_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_111_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_111_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_111_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_111_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_111_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_111_7_0_RESETVAL (0x0000002AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_111_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_110_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_110_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_110_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_110_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_110_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_110_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_110_7_0_RESETVAL (0x00000023U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_TX_TXCC_MGNFS_MULT_110_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNFS_MULT_111__TX_TXCC_MGNFS_MULT_110_RESETVAL (0x002A0023U)

/* TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_001_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_001_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_001_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_001_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_001_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_001_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_001_7_0_RESETVAL (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_001_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_000_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_000_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_000_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_000_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_000_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_000_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_000_7_0_RESETVAL (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_TX_TXCC_MGNHS_MULT_000_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_001__TX_TXCC_MGNHS_MULT_000_RESETVAL (0x001C001CU)

/* TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_011_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_011_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_011_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_011_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_011_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_011_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_011_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_011_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_010_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_010_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_010_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_010_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_010_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_010_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_010_7_0_RESETVAL (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_TX_TXCC_MGNHS_MULT_010_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_011__TX_TXCC_MGNHS_MULT_010_RESETVAL (0x00240020U)

/* TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_101_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_101_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_101_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_101_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_101_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_101_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_101_7_0_RESETVAL (0x0000002CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_101_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_100_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_100_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_100_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_100_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_100_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_100_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_100_7_0_RESETVAL (0x00000028U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_TX_TXCC_MGNHS_MULT_100_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_101__TX_TXCC_MGNHS_MULT_100_RESETVAL (0x002C0028U)

/* TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_111_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_111_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_111_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_111_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_111_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_111_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_111_7_0_RESETVAL (0x00000036U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_111_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_110_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_110_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_110_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_110_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_110_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_110_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_110_7_0_RESETVAL (0x00000033U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_TX_TXCC_MGNHS_MULT_110_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_MGNHS_MULT_111__TX_TXCC_MGNHS_MULT_110_RESETVAL (0x00360033U)

/* TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P1PRE_COEF_MULT_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P1PRE_COEF_MULT_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P1PRE_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P1PRE_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P1PRE_COEF_MULT_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P1PRE_COEF_MULT_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P1PRE_COEF_MULT_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P1PRE_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P0PRE_COEF_MULT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P0PRE_COEF_MULT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P0PRE_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P0PRE_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P0PRE_COEF_MULT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P0PRE_COEF_MULT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P0PRE_COEF_MULT_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_TX_TXCC_P0PRE_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1PRE_COEF_MULT__TX_TXCC_P0PRE_COEF_MULT_RESETVAL (0x00000000U)

/* TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P3PRE_COEF_MULT_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P3PRE_COEF_MULT_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P3PRE_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P3PRE_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P3PRE_COEF_MULT_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P3PRE_COEF_MULT_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P3PRE_COEF_MULT_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P3PRE_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P2PRE_COEF_MULT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P2PRE_COEF_MULT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P2PRE_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P2PRE_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P2PRE_COEF_MULT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P2PRE_COEF_MULT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P2PRE_COEF_MULT_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_TX_TXCC_P2PRE_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3PRE_COEF_MULT__TX_TXCC_P2PRE_COEF_MULT_RESETVAL (0x00000000U)

/* TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P5PRE_COEF_MULT_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P5PRE_COEF_MULT_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P5PRE_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P5PRE_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P5PRE_COEF_MULT_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P5PRE_COEF_MULT_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P5PRE_COEF_MULT_7_0_RESETVAL (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P5PRE_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P4PRE_COEF_MULT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P4PRE_COEF_MULT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P4PRE_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P4PRE_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P4PRE_COEF_MULT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P4PRE_COEF_MULT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P4PRE_COEF_MULT_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_TX_TXCC_P4PRE_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5PRE_COEF_MULT__TX_TXCC_P4PRE_COEF_MULT_RESETVAL (0x000D0000U)

/* TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P7PRE_COEF_MULT_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P7PRE_COEF_MULT_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P7PRE_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P7PRE_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P7PRE_COEF_MULT_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P7PRE_COEF_MULT_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P7PRE_COEF_MULT_7_0_RESETVAL (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P7PRE_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P6PRE_COEF_MULT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P6PRE_COEF_MULT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P6PRE_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P6PRE_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P6PRE_COEF_MULT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P6PRE_COEF_MULT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P6PRE_COEF_MULT_7_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_TX_TXCC_P6PRE_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7PRE_COEF_MULT__TX_TXCC_P6PRE_COEF_MULT_RESETVAL (0x000D0010U)

/* TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P9PRE_COEF_MULT_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P9PRE_COEF_MULT_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P9PRE_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P9PRE_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P9PRE_COEF_MULT_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P9PRE_COEF_MULT_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P9PRE_COEF_MULT_7_0_RESETVAL (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P9PRE_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P8PRE_COEF_MULT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P8PRE_COEF_MULT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P8PRE_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P8PRE_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P8PRE_COEF_MULT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P8PRE_COEF_MULT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P8PRE_COEF_MULT_7_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_TX_TXCC_P8PRE_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9PRE_COEF_MULT__TX_TXCC_P8PRE_COEF_MULT_RESETVAL (0x00160010U)

/* TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P1POST_COEF_MULT_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P1POST_COEF_MULT_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P1POST_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P1POST_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P1POST_COEF_MULT_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P1POST_COEF_MULT_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P1POST_COEF_MULT_7_0_RESETVAL (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P1POST_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P0POST_COEF_MULT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P0POST_COEF_MULT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P0POST_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P0POST_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P0POST_COEF_MULT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P0POST_COEF_MULT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P0POST_COEF_MULT_7_0_RESETVAL (0x00000022U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_TX_TXCC_P0POST_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P1POST_COEF_MULT__TX_TXCC_P0POST_COEF_MULT_RESETVAL (0x00160022U)

/* TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P3POST_COEF_MULT_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P3POST_COEF_MULT_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P3POST_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P3POST_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P3POST_COEF_MULT_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P3POST_COEF_MULT_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P3POST_COEF_MULT_7_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P3POST_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P2POST_COEF_MULT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P2POST_COEF_MULT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P2POST_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P2POST_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P2POST_COEF_MULT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P2POST_COEF_MULT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P2POST_COEF_MULT_7_0_RESETVAL (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_TX_TXCC_P2POST_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P3POST_COEF_MULT__TX_TXCC_P2POST_COEF_MULT_RESETVAL (0x0010001BU)

/* TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P5POST_COEF_MULT_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P5POST_COEF_MULT_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P5POST_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P5POST_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P5POST_COEF_MULT_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P5POST_COEF_MULT_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P5POST_COEF_MULT_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P5POST_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P4POST_COEF_MULT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P4POST_COEF_MULT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P4POST_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P4POST_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P4POST_COEF_MULT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P4POST_COEF_MULT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P4POST_COEF_MULT_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_TX_TXCC_P4POST_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P5POST_COEF_MULT__TX_TXCC_P4POST_COEF_MULT_RESETVAL (0x00000000U)

/* TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P7POST_COEF_MULT_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P7POST_COEF_MULT_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P7POST_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P7POST_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P7POST_COEF_MULT_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P7POST_COEF_MULT_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P7POST_COEF_MULT_7_0_RESETVAL (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P7POST_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P6POST_COEF_MULT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P6POST_COEF_MULT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P6POST_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P6POST_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P6POST_COEF_MULT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P6POST_COEF_MULT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P6POST_COEF_MULT_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_TX_TXCC_P6POST_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P7POST_COEF_MULT__TX_TXCC_P6POST_COEF_MULT_RESETVAL (0x001B0000U)

/* TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P9POST_COEF_MULT_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P9POST_COEF_MULT_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P9POST_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P9POST_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P9POST_COEF_MULT_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P9POST_COEF_MULT_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P9POST_COEF_MULT_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P9POST_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P8POST_COEF_MULT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P8POST_COEF_MULT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P8POST_COEF_MULT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P8POST_COEF_MULT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P8POST_COEF_MULT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P8POST_COEF_MULT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P8POST_COEF_MULT_7_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_TX_TXCC_P8POST_COEF_MULT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_TXCC_P9POST_COEF_MULT__TX_TXCC_P8POST_COEF_MULT_RESETVAL (0x00000010U)

/* DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR_15_4_MASK (0xFFF00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR_15_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR_3_0_RESETVAL (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_14_12_MASK (0x00007000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_14_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_14_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_11_0_RESETVAL (0x000001F4U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_DRV_DIAG_LANE_FCM_EN_TO_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_SWAIT_TMR__DRV_DIAG_LANE_FCM_EN_TO_RESETVAL (0x000601F4U)

/* DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_11_8_RESETVAL (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_7_4_MASK (0x00F00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_7_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_7_4_RESETVAL (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_3_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_TUNE_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_MGN_TMR_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_MGN_TMR_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_MGN_TMR_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_MGN_TMR_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_MGN_TMR_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_MGN_TMR_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_MGN_TMR_11_0_RESETVAL (0x00000096U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_DRV_DIAG_LANE_FCM_EN_MGN_TMR_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_LANE_FCM_EN_TUNE__DRV_DIAG_LANE_FCM_EN_MGN_TMR_RESETVAL (0x08C40096U)

/* DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_15_5_MASK (0xFFE00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_15_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_3_0_RESETVAL (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_RCVDET_TUNE_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_LFPS_CTRL_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_LFPS_CTRL_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_LFPS_CTRL_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_LFPS_CTRL_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_LFPS_CTRL_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_LFPS_CTRL_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_LFPS_CTRL_7_0_RESETVAL (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_DRV_DIAG_LFPS_CTRL_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_RCVDET_TUNE__DRV_DIAG_LFPS_CTRL_RESETVAL (0x000C000FU)

/* DRV_DIAG_TX_DRV */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_5_4_MASK (0x00000030U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_5_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_5_4_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_5_4_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_DRV_DIAG_TX_DRV_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_DRV_DIAG_TX_DRV_RESETVAL        (0x000000A3U)

/* XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_13_12_MASK (0x30000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_13_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_XCAL_PWRI_OVRD_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_12_8_MASK (0x00001F00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_12_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_12_8_RESETVAL (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_12_8_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_4_0_RESETVAL (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_XCVR_DIAG_PWRI_TMR_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCAL_PWRI_OVRD__XCVR_DIAG_PWRI_TMR_RESETVAL (0x04240505U)

/* XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_13_12_MASK (0x30000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_13_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XDP_PWRI_OVRD_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XCAL_PWRI_STAT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XCAL_PWRI_STAT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XCAL_PWRI_STAT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XCAL_PWRI_STAT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XCAL_PWRI_STAT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XCAL_PWRI_STAT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XCAL_PWRI_STAT_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_XCVR_DIAG_XCAL_PWRI_STAT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XDP_PWRI_OVRD__XCVR_DIAG_XCAL_PWRI_STAT_RESETVAL (0x04240024U)

/* XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_13_12_MASK (0x30000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_13_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_11_10_MASK (0x0C000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_11_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_11_10_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_9_8_MASK (0x03000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_9_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_9_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_9_8_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_5_4_MASK (0x00300000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_5_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_5_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_5_4_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_3_2_MASK (0x000C0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_3_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_1_0_MASK (0x00030000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_1_0_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_PLLDRC_CTRL_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_XDP_PWRI_STAT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_XDP_PWRI_STAT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_XDP_PWRI_STAT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_XDP_PWRI_STAT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_XDP_PWRI_STAT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_XDP_PWRI_STAT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_XDP_PWRI_STAT_7_0_RESETVAL (0x00000024U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_XCVR_DIAG_XDP_PWRI_STAT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PLLDRC_CTRL__XCVR_DIAG_XDP_PWRI_STAT_RESETVAL (0x00120024U)

/* XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_14_12_MASK (0x70000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_14_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_14_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_10_8_MASK (0x07000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_10_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_10_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_6_4_MASK (0x00700000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_6_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_2_0_MASK (0x00070000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_2_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_2_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_DIV_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_13_12_MASK (0x00003000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_13_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_11_10_MASK (0x00000C00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_11_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_11_10_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_9_8_MASK (0x00000300U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_9_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_9_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_9_8_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_5_4_MASK (0x00000030U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_5_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_5_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_5_4_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_XCVR_DIAG_HSCLK_SEL_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_HSCLK_DIV__XCVR_DIAG_HSCLK_SEL_RESETVAL (0x00010000U)

/* XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_12_8_MASK (0x1F000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_12_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_12_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_12_8_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_RXCLK_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_TXCLK_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_TXCLK_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_TXCLK_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_TXCLK_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_TXCLK_CTRL_14_0_MASK (0x00007FFFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_TXCLK_CTRL_14_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_TXCLK_CTRL_14_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_XCVR_DIAG_TXCLK_CTRL_14_0_MAX (0x00007FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_RXCLK_CTRL__XCVR_DIAG_TXCLK_CTRL_RESETVAL (0x00000000U)

/* XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_15_4_MASK (0xFFF00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_15_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_PSC_OVRD_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_XCVR_DIAG_BIDI_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_PSC_OVRD__XCVR_DIAG_BIDI_CTRL_RESETVAL (0x000600FFU)

/* XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_XCVR_CLK_CTRL_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_XCVR_CLK_CTRL_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_XCVR_CLK_CTRL_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_XCVR_CLK_CTRL_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_XCVR_CLK_CTRL_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_XCVR_CLK_CTRL_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_XCVR_CLK_CTRL_5_0_RESETVAL (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_XCVR_CLK_CTRL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_15_3_MASK (0x0000FFF8U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_15_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_XCVR_DIAG_RST_DIAG_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_XCVR_CLK_CTRL__XCVR_DIAG_RST_DIAG_RESETVAL (0x000D0000U)

/* XCVR_DIAG_DCYA */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_DCYA_XCVR_DIAG_DCYA_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_DCYA_XCVR_DIAG_DCYA_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_DCYA_XCVR_DIAG_DCYA_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_DCYA_XCVR_DIAG_DCYA_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_XCVR_DIAG_DCYA_RESETVAL         (0x00000000U)

/* TX_PSC_A1__TX_PSC_A0 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_TX_PSC_A0_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A1__TX_PSC_A0_RESETVAL   (0x04AF00FFU)

/* TX_PSC_A3__TX_PSC_A2 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A3_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_TX_PSC_A2_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A3__TX_PSC_A2_RESETVAL   (0x04AE04AEU)

/* TX_PSC_A5__TX_PSC_A4 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A5_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_TX_PSC_A4_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_A5__TX_PSC_A4_RESETVAL   (0x00000880U)

/* TX_PSC_RDY__TX_PSC_CAL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_RDY_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_TX_PSC_CAL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_PSC_RDY__TX_PSC_CAL_RESETVAL (0x00A000A0U)

/* TX_RCVDET_OVRD__TX_RCVDET_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_13_0_MASK (0x3FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_13_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_13_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_OVRD_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_12_0_MASK (0x00001FFFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_12_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_12_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_TX_RCVDET_CTRL_12_0_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_OVRD__TX_RCVDET_CTRL_RESETVAL (0x00000000U)

/* TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR_TX_RCVDET_ST_TMR_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR_TX_RCVDET_ST_TMR_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR_TX_RCVDET_ST_TMR_15_0_RESETVAL (0x000009C4U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR_TX_RCVDET_ST_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR_TX_RCVDET_EN_TMR_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR_TX_RCVDET_EN_TMR_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR_TX_RCVDET_EN_TMR_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR_TX_RCVDET_EN_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_RCVDET_ST_TMR__TX_RCVDET_EN_TMR_RESETVAL (0x09C40000U)

/* TX_BIST_UDDWR__TX_BIST_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_UDDWR_15_10_MASK (0xFC000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_UDDWR_15_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_UDDWR_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_UDDWR_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_UDDWR_9_0_MASK (0x03FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_UDDWR_9_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_UDDWR_9_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_UDDWR_9_0_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_TX_BIST_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_UDDWR__TX_BIST_CTRL_RESETVAL (0x00000000U)

/* TX_BIST_SEED1__TX_BIST_SEED0 */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED1_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED1_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED1_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED1_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED1_14_0_MASK (0x7FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED1_14_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED1_14_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED1_14_0_MAX (0x00007FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED0_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED0_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED0_15_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_TX_BIST_SEED0_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_BIST_SEED1__TX_BIST_SEED0_RESETVAL (0x00000001U)

/* TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_13_8_RESETVAL (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_5_0_RESETVAL (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_15_5_MASK (0x0000FFE0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_15_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_DIAG_SFIFO_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_RESETVAL (0x060C0000U)

/* TX_DIAG_ELEC_IDLE */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_15_12_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_11_8_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_7_4_MASK (0x000000F0U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_7_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_7_4_RESETVAL (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_3_0_RESETVAL (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_TX_DIAG_ELEC_IDLE_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ELEC_IDLE_RESETVAL      (0x00004433U)

/* TX_DIAG_RST_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_15_5_MASK (0xFFE00000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_15_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_TX_DIAG_RST_DIAG_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_RST_DIAG_RESETVAL       (0x00000000U)

/* TX_DIAG_ACYA__TX_DIAG_DCYA */

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_ACYA_15_1_MASK (0xFFFE0000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_ACYA_15_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_ACYA_15_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_ACYA_15_1_MAX (0x00007FFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_ACYA_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_ACYA_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_ACYA_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_ACYA_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_DCYA_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_DCYA_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_DCYA_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_TX_DIAG_DCYA_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_TX_LANE_REGISTERS_TX_DIAG_ACYA__TX_DIAG_DCYA_RESETVAL (0x00000000U)

/* RESERVEDBIT13ADDRESSB */

#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB_RES_BIT13_ADR_B_MASK (0xFFFFFFFFU)
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB_RES_BIT13_ADR_B_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB_RES_BIT13_ADR_B_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB_RES_BIT13_ADR_B_MAX (0xFFFFFFFFU)

#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB_RESETVAL  (0x00000000U)

/* RX_PSC_A1__RX_PSC_A0 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_15_13_MASK (0xE0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_15_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_7_5_MASK (0x00E00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_7_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RX_PSC_A0_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A1__RX_PSC_A0_RESETVAL   (0x091D091DU)

/* RX_PSC_A3__RX_PSC_A2 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_15_13_MASK (0xE0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_15_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_7_5_MASK (0x00E00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_7_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A3_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RX_PSC_A2_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A3__RX_PSC_A2_RESETVAL   (0x00000900U)

/* RX_PSC_A5__RX_PSC_A4 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_15_13_MASK (0xE0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_15_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_7_5_MASK (0x00E00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_7_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A5_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RX_PSC_A4_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_A5__RX_PSC_A4_RESETVAL   (0x00001000U)

/* RX_PSC_RDY__RX_PSC_CAL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_15_13_MASK (0xE0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_15_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_7_5_MASK (0x00E00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_7_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_RDY_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RX_PSC_CAL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_PSC_RDY__RX_PSC_CAL_RESETVAL (0x0000010FU)

/* RX_SDCAL0_OVRD__RX_SDCAL0_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_13_5_MASK (0x3FE00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_13_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_13_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_13_5_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_OVRD_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_11_5_MASK (0x00000FE0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_11_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_11_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_11_5_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RX_SDCAL0_CTRL_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_OVRD__RX_SDCAL0_CTRL_RESETVAL (0x00000000U)

/* RX_SDCAL0_TUNE__RX_SDCAL0_START */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_TUNE_15_5_MASK (0xFFE00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_TUNE_15_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_TUNE_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_TUNE_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_TUNE_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_TUNE_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_TUNE_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_TUNE_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_14_5_MASK (0x00007FE0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_14_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_14_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_14_5_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RX_SDCAL0_START_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_TUNE__RX_SDCAL0_START_RESETVAL (0x00000000U)

/* RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_ITER_TMR_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_ITER_TMR_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_ITER_TMR_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_ITER_TMR_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_ITER_TMR_8_0_MASK (0x01FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_ITER_TMR_8_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_ITER_TMR_8_0_RESETVAL (0x0000007DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_ITER_TMR_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_INIT_TMR_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_INIT_TMR_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_INIT_TMR_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_INIT_TMR_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_INIT_TMR_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_INIT_TMR_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_INIT_TMR_8_0_RESETVAL (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RX_SDCAL0_INIT_TMR_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL0_ITER_TMR__RX_SDCAL0_INIT_TMR_RESETVAL (0x007D0019U)

/* RX_SDCAL1_OVRD__RX_SDCAL1_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_13_5_MASK (0x3FE00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_13_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_13_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_13_5_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_OVRD_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_11_5_MASK (0x00000FE0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_11_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_11_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_11_5_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RX_SDCAL1_CTRL_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_OVRD__RX_SDCAL1_CTRL_RESETVAL (0x00000000U)

/* RX_SDCAL1_TUNE__RX_SDCAL1_START */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_TUNE_15_5_MASK (0xFFE00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_TUNE_15_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_TUNE_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_TUNE_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_TUNE_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_TUNE_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_TUNE_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_TUNE_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_14_5_MASK (0x00007FE0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_14_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_14_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_14_5_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RX_SDCAL1_START_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_TUNE__RX_SDCAL1_START_RESETVAL (0x00000000U)

/* RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_ITER_TMR_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_ITER_TMR_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_ITER_TMR_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_ITER_TMR_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_ITER_TMR_8_0_MASK (0x01FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_ITER_TMR_8_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_ITER_TMR_8_0_RESETVAL (0x0000007DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_ITER_TMR_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_INIT_TMR_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_INIT_TMR_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_INIT_TMR_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_INIT_TMR_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_INIT_TMR_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_INIT_TMR_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_INIT_TMR_8_0_RESETVAL (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RX_SDCAL1_INIT_TMR_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SDCAL1_ITER_TMR__RX_SDCAL1_INIT_TMR_RESETVAL (0x007D0019U)

/* RX_SAMP_DAC_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SAMP_DAC_CTRL_RX_SAMP_DAC_CTRL_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SAMP_DAC_CTRL_RX_SAMP_DAC_CTRL_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SAMP_DAC_CTRL_RX_SAMP_DAC_CTRL_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SAMP_DAC_CTRL_RX_SAMP_DAC_CTRL_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SAMP_DAC_CTRL_RX_SAMP_DAC_CTRL_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SAMP_DAC_CTRL_RX_SAMP_DAC_CTRL_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SAMP_DAC_CTRL_RX_SAMP_DAC_CTRL_5_0_RESETVAL (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SAMP_DAC_CTRL_RX_SAMP_DAC_CTRL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SAMP_DAC_CTRL_RESETVAL       (0x00000014U)

/* RX_SLC_IPP_STAT__RX_SLC_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_IPP_STAT_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_13_2_MASK (0x00003FFCU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_13_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_13_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_13_2_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RX_SLC_CTRL_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPP_STAT__RX_SLC_CTRL_RESETVAL (0x00000001U)

/* RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPM_STAT_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RX_SLC_IPP_OVRD_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_IPM_STAT__RX_SLC_IPP_OVRD_RESETVAL (0x00000000U)

/* RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_QPP_STAT_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RX_SLC_IPM_OVRD_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPP_STAT__RX_SLC_IPM_OVRD_RESETVAL (0x00000000U)

/* RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPM_STAT_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RX_SLC_QPP_OVRD_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_QPM_STAT__RX_SLC_QPP_OVRD_RESETVAL (0x00000000U)

/* RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_EPP_STAT_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RX_SLC_QPM_OVRD_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPP_STAT__RX_SLC_QPM_OVRD_RESETVAL (0x00000000U)

/* RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPM_STAT_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RX_SLC_EPP_OVRD_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_EPM_STAT__RX_SLC_EPP_OVRD_RESETVAL (0x00000000U)

/* RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_INIT_TMR_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_INIT_TMR_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_INIT_TMR_15_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_INIT_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RX_SLC_EPM_OVRD_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_INIT_TMR__RX_SLC_EPM_OVRD_RESETVAL (0x00100000U)

/* RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_14_7_MASK (0x7F800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_14_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_14_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_14_7_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_DIAG_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_RUN_TMR_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_RUN_TMR_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_RUN_TMR_15_0_RESETVAL (0x0000A000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RX_SLC_RUN_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIAG_CTRL__RX_SLC_RUN_TMR_RESETVAL (0x0000A000U)

/* RX_SLC_DIS */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_15_MASK   (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_15_SHIFT  (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_15_MAX    (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_14_MASK   (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_14_SHIFT  (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_14_MAX    (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_13_MASK   (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_13_SHIFT  (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_13_MAX    (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_12_MASK   (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_12_SHIFT  (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_12_MAX    (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_11_MASK   (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_11_SHIFT  (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_11_MAX    (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_10_MASK   (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_10_SHIFT  (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_10_MAX    (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_9_MASK    (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_9_SHIFT   (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_9_MAX     (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_8_MASK    (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_8_SHIFT   (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_8_MAX     (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_7_MASK    (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_7_SHIFT   (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_7_MAX     (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_6_MASK    (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_6_SHIFT   (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_6_MAX     (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_5_MASK    (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_5_SHIFT   (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_5_MAX     (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_4_MASK    (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_4_SHIFT   (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_4_MAX     (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_3_MASK    (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_3_SHIFT   (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_3_MAX     (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_2_MASK    (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_2_SHIFT   (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_2_MAX     (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_1_MASK    (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_1_SHIFT   (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_1_MAX     (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_0_MASK    (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_0_SHIFT   (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RX_SLC_DIS_0_MAX     (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SLC_DIS_RESETVAL             (0x00000000U)

/* RX_CDRLF_CNFG2__RX_CDRLF_CNFG */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_9_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_5_0_RESETVAL (0x00000033U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG2_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_14_12_MASK (0x00007000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_14_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_14_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_10_6_MASK (0x000007C0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_10_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_10_6_RESETVAL (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_10_6_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_4_0_RESETVAL (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RX_CDRLF_CNFG_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_CNFG2__RX_CDRLF_CNFG_RESETVAL (0x0A33018CU)

/* RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_15_3_MASK (0xFFF80000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_15_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_MGN_DIAG_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RX_CDRLF_CNFG3_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_MGN_DIAG__RX_CDRLF_CNFG3_RESETVAL (0x00000003U)

/* RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_11_8_RESETVAL (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_7_4_MASK (0x00F00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_7_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_7_4_RESETVAL (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_3_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR1_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_7_4_MASK (0x000000F0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_7_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_7_4_RESETVAL (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_3_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RX_CDRLF_FPL_TMR0_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_CDRLF_FPL_TMR1__RX_CDRLF_FPL_TMR0_RESETVAL (0x07310071U)

/* RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_DLY_TMR_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_DLY_TMR_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_DLY_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_DLY_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_DLY_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_DLY_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_DLY_TMR_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_DLY_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_FILT_TMR_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_FILT_TMR_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_FILT_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_FILT_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_FILT_TMR_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_FILT_TMR_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_FILT_TMR_5_0_RESETVAL (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RX_SIGDET_HL_FILT_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_DLY_TMR__RX_SIGDET_HL_FILT_TMR_RESETVAL (0x0000000CU)

/* RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_INIT_TMR_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_INIT_TMR_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_INIT_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_INIT_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_INIT_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_INIT_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_INIT_TMR_5_0_RESETVAL (0x00000028U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_INIT_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_MIN_TMR_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_MIN_TMR_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_MIN_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_MIN_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_MIN_TMR_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_MIN_TMR_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_MIN_TMR_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RX_SIGDET_HL_MIN_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_HL_INIT_TMR__RX_SIGDET_HL_MIN_TMR_RESETVAL (0x00280000U)

/* RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_DLY_TMR_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_DLY_TMR_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_DLY_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_DLY_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_DLY_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_DLY_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_DLY_TMR_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_DLY_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_FILT_TMR_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_FILT_TMR_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_FILT_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_FILT_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_FILT_TMR_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_FILT_TMR_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_FILT_TMR_5_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RX_SIGDET_LH_FILT_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_DLY_TMR__RX_SIGDET_LH_FILT_TMR_RESETVAL (0x00000004U)

/* RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_INIT_TMR_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_INIT_TMR_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_INIT_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_INIT_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_INIT_TMR_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_INIT_TMR_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_INIT_TMR_5_0_RESETVAL (0x00000028U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_INIT_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_MIN_TMR_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_MIN_TMR_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_MIN_TMR_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_MIN_TMR_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_MIN_TMR_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_MIN_TMR_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_MIN_TMR_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RX_SIGDET_LH_MIN_TMR_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_SIGDET_LH_INIT_TMR__RX_SIGDET_LH_MIN_TMR_RESETVAL (0x00280000U)

/* RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_NS_CNT_15_2_MASK (0xFFFC0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_NS_CNT_15_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_NS_CNT_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_NS_CNT_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_NS_CNT_1_0_MASK (0x00030000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_NS_CNT_1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_NS_CNT_1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_NS_CNT_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_MD_CNT_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_MD_CNT_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_MD_CNT_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_MD_CNT_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_MD_CNT_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_MD_CNT_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_MD_CNT_3_0_RESETVAL (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RX_LFPSDET_MD_CNT_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_NS_CNT__RX_LFPSDET_MD_CNT_RESETVAL (0x00000005U)

/* RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_MP_CNT_15_3_MASK (0xFFF80000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_MP_CNT_15_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_MP_CNT_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_MP_CNT_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_MP_CNT_2_0_MASK (0x00070000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_MP_CNT_2_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_MP_CNT_2_0_RESETVAL (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_MP_CNT_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_RD_CNT_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_RD_CNT_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_RD_CNT_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_RD_CNT_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_RD_CNT_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_RD_CNT_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_RD_CNT_3_0_RESETVAL (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RX_LFPSDET_RD_CNT_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_MP_CNT__RX_LFPSDET_RD_CNT_RESETVAL (0x00070007U)

/* RX_LFPSDET_DIAG_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_15_3_MASK (0x0000FFF8U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_15_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RX_LFPSDET_DIAG_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_LFPSDET_DIAG_CTRL_RESETVAL   (0x00000000U)

/* RX_EYESURF_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_13_0_MASK (0x00003FFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_13_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_13_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RX_EYESURF_CTRL_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_CTRL_RESETVAL        (0x00000000U)

/* RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW_RX_EYESURF_TMR_DELHIGH_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW_RX_EYESURF_TMR_DELHIGH_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW_RX_EYESURF_TMR_DELHIGH_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW_RX_EYESURF_TMR_DELHIGH_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW_RX_EYESURF_TMR_DELLOW_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW_RX_EYESURF_TMR_DELLOW_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW_RX_EYESURF_TMR_DELLOW_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW_RX_EYESURF_TMR_DELLOW_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_DELHIGH__RX_EYESURF_TMR_DELLOW_RESETVAL (0x00000000U)

/* RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW_RX_EYESURF_TMR_TESTHIGH_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW_RX_EYESURF_TMR_TESTHIGH_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW_RX_EYESURF_TMR_TESTHIGH_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW_RX_EYESURF_TMR_TESTHIGH_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW_RX_EYESURF_TMR_TESTLOW_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW_RX_EYESURF_TMR_TESTLOW_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW_RX_EYESURF_TMR_TESTLOW_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW_RX_EYESURF_TMR_TESTLOW_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_TMR_TESTHIGH__RX_EYESURF_TMR_TESTLOW_RESETVAL (0x00000000U)

/* RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_7_5_MASK (0x00E00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_7_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_EW_COORD_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RX_EYESURF_NS_COORD_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_EW_COORD__RX_EYESURF_NS_COORD_RESETVAL (0x00000000U)

/* RX_EYESURF_ERRCNT */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_ERRCNT_RX_EYESURF_ERRCNT_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_ERRCNT_RX_EYESURF_ERRCNT_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_ERRCNT_RX_EYESURF_ERRCNT_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_ERRCNT_RX_EYESURF_ERRCNT_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_EYESURF_ERRCNT_RESETVAL      (0x00000000U)

/* RX_BIST_SYNCCNT__RX_BIST_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_SYNCCNT_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_SYNCCNT_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_SYNCCNT_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_SYNCCNT_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RX_BIST_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_SYNCCNT__RX_BIST_CTRL_RESETVAL (0x00000000U)

/* RX_BIST_ERRCNT__RX_BIST_UDDWR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_ERRCNT_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_ERRCNT_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_ERRCNT_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_ERRCNT_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_UDDWR_15_10_MASK (0x0000FC00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_UDDWR_15_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_UDDWR_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_UDDWR_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_UDDWR_9_0_MASK (0x000003FFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_UDDWR_9_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_UDDWR_9_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RX_BIST_UDDWR_9_0_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_BIST_ERRCNT__RX_BIST_UDDWR_RESETVAL (0x00000000U)

/* RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_13_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_9_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_EQENM_EVAL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_CTRL_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_CTRL_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_CTRL_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RX_REE_PTXEQSM_CTRL_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_EQENM_EVAL__RX_REE_PTXEQSM_CTRL_RESETVAL (0x3BC70000U)

/* RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_PEVAL_TMR_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_PEVAL_TMR_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_PEVAL_TMR_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_PEVAL_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RX_REE_PTXEQSM_EQENM_PEVAL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_PEVAL_TMR__RX_REE_PTXEQSM_EQENM_PEVAL_RESETVAL (0x00000000U)

/* RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_MAX_EVAL_CNT_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_MAX_EVAL_CNT_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_MAX_EVAL_CNT_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_MAX_EVAL_CNT_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_MAX_EVAL_CNT_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_MAX_EVAL_CNT_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_MAX_EVAL_CNT_5_0_RESETVAL (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_MAX_EVAL_CNT_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_TIMEOUT_TMR_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_TIMEOUT_TMR_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_TIMEOUT_TMR_15_0_RESETVAL (0x000030D4U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RX_REE_PTXEQSM_TIMEOUT_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PTXEQSM_MAX_EVAL_CNT__RX_REE_PTXEQSM_TIMEOUT_TMR_RESETVAL (0x003F30D4U)

/* RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_9_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_EQENM_PH1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RX_REE_GCSM1_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_EQENM_PH1__RX_REE_GCSM1_CTRL_RESETVAL (0x03E70009U)

/* RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_START_TMR_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_START_TMR_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_START_TMR_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_START_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RX_REE_GCSM1_EQENM_PH2_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_START_TMR__RX_REE_GCSM1_EQENM_PH2_RESETVAL (0x000001E7U)

/* RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR_RX_REE_GCSM1_RUN_PH2_TMR_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR_RX_REE_GCSM1_RUN_PH2_TMR_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR_RX_REE_GCSM1_RUN_PH2_TMR_15_0_RESETVAL (0x0000009DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR_RX_REE_GCSM1_RUN_PH2_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR_RX_REE_GCSM1_RUN_PH1_TMR_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR_RX_REE_GCSM1_RUN_PH1_TMR_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR_RX_REE_GCSM1_RUN_PH1_TMR_15_0_RESETVAL (0x00000F43U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR_RX_REE_GCSM1_RUN_PH1_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM1_RUN_PH2_TMR__RX_REE_GCSM1_RUN_PH1_TMR_RESETVAL (0x009D0F43U)

/* RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_EQENM_PH1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RX_REE_GCSM2_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_EQENM_PH1__RX_REE_GCSM2_CTRL_RESETVAL (0x00800009U)

/* RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_START_TMR_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_START_TMR_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_START_TMR_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_START_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RX_REE_GCSM2_EQENM_PH2_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_START_TMR__RX_REE_GCSM2_EQENM_PH2_RESETVAL (0x00000000U)

/* RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR_RX_REE_GCSM2_RUN_PH2_TMR_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR_RX_REE_GCSM2_RUN_PH2_TMR_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR_RX_REE_GCSM2_RUN_PH2_TMR_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR_RX_REE_GCSM2_RUN_PH2_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR_RX_REE_GCSM2_RUN_PH1_TMR_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR_RX_REE_GCSM2_RUN_PH1_TMR_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR_RX_REE_GCSM2_RUN_PH1_TMR_15_0_RESETVAL (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR_RX_REE_GCSM2_RUN_PH1_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_GCSM2_RUN_PH2_TMR__RX_REE_GCSM2_RUN_PH1_TMR_RESETVAL (0x0000FFFFU)

/* RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_9_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_EQENM_PH1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RX_REE_PERGCSM_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_EQENM_PH1__RX_REE_PERGCSM_CTRL_RESETVAL (0x03C7000DU)

/* RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_START_TMR_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_START_TMR_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_START_TMR_15_0_RESETVAL (0x00001E85U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_START_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RX_REE_PERGCSM_EQENM_PH2_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_START_TMR__RX_REE_PERGCSM_EQENM_PH2_RESETVAL (0x1E8501C7U)

/* RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR_RX_REE_PERGCSM_RUN_PH2_TMR_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR_RX_REE_PERGCSM_RUN_PH2_TMR_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR_RX_REE_PERGCSM_RUN_PH2_TMR_15_0_RESETVAL (0x0000009DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR_RX_REE_PERGCSM_RUN_PH2_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR_RX_REE_PERGCSM_RUN_PH1_TMR_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR_RX_REE_PERGCSM_RUN_PH1_TMR_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR_RX_REE_PERGCSM_RUN_PH1_TMR_15_0_RESETVAL (0x0000009DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR_RX_REE_PERGCSM_RUN_PH1_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PERGCSM_RUN_PH2_TMR__RX_REE_PERGCSM_RUN_PH1_TMR_RESETVAL (0x009D009DU)

/* RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_9_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_EQENM_PH1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RX_REE_U3GCSM_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_EQENM_PH1__RX_REE_U3GCSM_CTRL_RESETVAL (0x03C70009U)

/* RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_START_TMR_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_START_TMR_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_START_TMR_15_0_RESETVAL (0x00000125U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_START_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RX_REE_U3GCSM_EQENM_PH2_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_START_TMR__RX_REE_U3GCSM_EQENM_PH2_RESETVAL (0x012501C7U)

/* RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR_RX_REE_U3GCSM_RUN_PH2_TMR_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR_RX_REE_U3GCSM_RUN_PH2_TMR_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR_RX_REE_U3GCSM_RUN_PH2_TMR_15_0_RESETVAL (0x0000009DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR_RX_REE_U3GCSM_RUN_PH2_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR_RX_REE_U3GCSM_RUN_PH1_TMR_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR_RX_REE_U3GCSM_RUN_PH1_TMR_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR_RX_REE_U3GCSM_RUN_PH1_TMR_15_0_RESETVAL (0x000007A2U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR_RX_REE_U3GCSM_RUN_PH1_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_U3GCSM_RUN_PH2_TMR__RX_REE_U3GCSM_RUN_PH1_TMR_RESETVAL (0x009D07A2U)

/* RX_REE_ANAENSM_DEL_TMR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ANAENSM_DEL_TMR_RX_REE_ANAENSM_DEL_TMR_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ANAENSM_DEL_TMR_RX_REE_ANAENSM_DEL_TMR_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ANAENSM_DEL_TMR_RX_REE_ANAENSM_DEL_TMR_15_0_RESETVAL (0x00000064U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ANAENSM_DEL_TMR_RX_REE_ANAENSM_DEL_TMR_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ANAENSM_DEL_TMR_RESETVAL (0x00000064U)

/* RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CODE_CTRL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_10_8_MASK (0x00000700U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_10_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_10_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RX_REE_TXPOST_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_CODE_CTRL__RX_REE_TXPOST_CTRL_RESETVAL (0x00000800U)

/* RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_LTHR_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_LTHR_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_LTHR_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_LTHR_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_LTHR_8_0_MASK (0x01FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_LTHR_8_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_LTHR_8_0_RESETVAL (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_LTHR_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_UTHR_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_UTHR_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_UTHR_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_UTHR_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_UTHR_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_UTHR_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_UTHR_8_0_RESETVAL (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RX_REE_TXPOST_UTHR_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_LTHR__RX_REE_TXPOST_UTHR_RESETVAL (0x00060008U)

/* RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_COVRD0_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RX_REE_TXPOST_IOVRD_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_COVRD0__RX_REE_TXPOST_IOVRD_RESETVAL (0x00000000U)

/* RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_DIAG_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RX_REE_TXPOST_COVRD1_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPOST_DIAG__RX_REE_TXPOST_COVRD1_RESETVAL (0x00000000U)

/* RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_OVRD_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RX_REE_TXPRE_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_OVRD__RX_REE_TXPRE_CTRL_RESETVAL (0x00000D00U)

/* RX_REE_TXPRE_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_11_6_MASK (0x00000FC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_11_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_11_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_11_6_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RX_REE_TXPRE_DIAG_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXPRE_DIAG_RESETVAL      (0x00000000U)

/* RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_13_8_RESETVAL (0x0000002AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_5_0_RESETVAL (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CODE_CTRL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_10_8_MASK (0x00000700U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_10_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_10_8_RESETVAL (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_3_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RX_REE_PEAK_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_CODE_CTRL__RX_REE_PEAK_CTRL_RESETVAL (0x2A200F01U)

/* RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_LTHR_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_LTHR_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_LTHR_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_LTHR_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_LTHR_8_0_MASK (0x01FF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_LTHR_8_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_LTHR_8_0_RESETVAL (0x000001FAU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_LTHR_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_UTHR_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_UTHR_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_UTHR_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_UTHR_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_UTHR_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_UTHR_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_UTHR_8_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RX_REE_PEAK_UTHR_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_LTHR__RX_REE_PEAK_UTHR_RESETVAL (0x01FA0004U)

/* RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_COVRD0_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RX_REE_PEAK_IOVRD_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_COVRD0__RX_REE_PEAK_IOVRD_RESETVAL (0x00000000U)

/* RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_DIAG_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RX_REE_PEAK_COVRD1_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_PEAK_DIAG__RX_REE_PEAK_COVRD1_RESETVAL (0x00000000U)

/* RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_15_13_MASK (0xE0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_15_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_12_8_MASK (0x1F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_12_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_12_8_RESETVAL (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_12_8_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_7_5_MASK (0x00E00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_7_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_4_0_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_THR_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_CTRL_15_5_MASK (0x0000FFE0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_CTRL_15_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_CTRL_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_CTRL_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_CTRL_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_CTRL_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_CTRL_4_0_RESETVAL (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RX_REE_ATTEN_CTRL_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_THR__RX_REE_ATTEN_CTRL_RESETVAL (0x0C020005U)

/* RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_7_5_MASK (0x00E00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_7_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_OVRD_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_CNT_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_CNT_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_CNT_15_0_RESETVAL (0x00002100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RX_REE_ATTEN_CNT_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_OVRD__RX_REE_ATTEN_CNT_RESETVAL (0x00002100U)

/* RX_REE_ATTEN_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_DIAG_RX_REE_ATTEN_DIAG_15_5_MASK (0x0000FFE0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_DIAG_RX_REE_ATTEN_DIAG_15_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_DIAG_RX_REE_ATTEN_DIAG_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_DIAG_RX_REE_ATTEN_DIAG_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_DIAG_RX_REE_ATTEN_DIAG_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_DIAG_RX_REE_ATTEN_DIAG_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_DIAG_RX_REE_ATTEN_DIAG_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_DIAG_RX_REE_ATTEN_DIAG_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_ATTEN_DIAG_RESETVAL      (0x00000000U)

/* RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_OVRD_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RX_REE_TAP1_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_OVRD__RX_REE_TAP1_CTRL_RESETVAL (0x00000400U)

/* RX_REE_TAP1_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_11_6_MASK (0x00000FC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_11_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_11_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_11_6_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RX_REE_TAP1_DIAG_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_DIAG_RESETVAL       (0x00000000U)

/* RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_OVRD_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RX_REE_TAP2_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_OVRD__RX_REE_TAP2_CTRL_RESETVAL (0x00000400U)

/* RX_REE_TAP2_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_11_6_MASK (0x00000FC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_11_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_11_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_11_6_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RX_REE_TAP2_DIAG_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP2_DIAG_RESETVAL       (0x00000000U)

/* RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_OVRD_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RX_REE_TAP3_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_OVRD__RX_REE_TAP3_CTRL_RESETVAL (0x00000400U)

/* RX_REE_TAP3_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_11_6_MASK (0x00000FC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_11_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_11_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_11_6_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RX_REE_TAP3_DIAG_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP3_DIAG_RESETVAL       (0x00000000U)

/* RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_OVRD_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RX_REE_LFEQ_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_OVRD__RX_REE_LFEQ_CTRL_RESETVAL (0x00000000U)

/* RX_REE_LFEQ_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_11_6_MASK (0x00000FC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_11_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_11_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_11_6_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RX_REE_LFEQ_DIAG_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_LFEQ_DIAG_RESETVAL       (0x00000000U)

/* RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_14_13_MASK (0x60000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_14_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_14_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_14_13_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_12_8_MASK (0x1F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_12_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_12_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_12_8_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_6_5_MASK (0x00600000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_6_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_6_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_6_5_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_OVRD_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_12_8_MASK (0x00001F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_12_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_12_8_RESETVAL (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_12_8_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_3_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RX_REE_VGA_GAIN_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_OVRD__RX_REE_VGA_GAIN_CTRL_RESETVAL (0x00001701U)

/* RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_TGT_DIAG_15_5_MASK (0xFFE00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_TGT_DIAG_15_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_TGT_DIAG_15_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_TGT_DIAG_15_5_MAX (0x000007FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_TGT_DIAG_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_TGT_DIAG_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_TGT_DIAG_4_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_TGT_DIAG_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_11_6_MASK (0x00000FC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_11_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_11_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_11_6_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RX_REE_VGA_GAIN_DIAG_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_VGA_GAIN_TGT_DIAG__RX_REE_VGA_GAIN_DIAG_RESETVAL (0x00000000U)

/* RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_OVRD_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_15_7_MASK (0x0000FF80U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_15_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_3_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RX_REE_OFF_COR_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_OVRD__RX_REE_OFF_COR_CTRL_RESETVAL (0x00000001U)

/* RX_REE_OFF_COR_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_11_6_MASK (0x00000FC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_11_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_11_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_11_6_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RX_REE_OFF_COR_DIAG_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_OFF_COR_DIAG_RESETVAL    (0x00000000U)

/* RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_TCNT_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_TCNT_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_TCNT_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_TCNT_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_TCNT_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_TCNT_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_TCNT_5_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_TCNT_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_WCNT_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_WCNT_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_WCNT_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_WCNT_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_WCNT_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_WCNT_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_WCNT_5_0_RESETVAL (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RX_REE_SC_COR_WCNT_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SC_COR_TCNT__RX_REE_SC_COR_WCNT_RESETVAL (0x0004000AU)

/* RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_15_11_MASK (0xF8000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_15_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_15_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_15_11_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_10_8_MASK (0x07000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_10_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_10_8_RESETVAL (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_7_5_MASK (0x00E00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_7_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_4_0_MASK (0x001F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_4_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_4_0_RESETVAL (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_TAP1_CLIP_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_15_11_MASK (0x0000F800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_15_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_15_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_15_11_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_7_3_MASK (0x000000F8U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_7_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_7_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_7_3_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RX_REE_ADDR_CFG_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TAP1_CLIP__RX_REE_ADDR_CFG_RESETVAL (0x05190101U)

/* RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_14_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_CTRL_DATA_MASK_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_15_11_MASK (0x0000F800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_15_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_15_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_15_11_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_10_8_MASK (0x00000700U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_10_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_10_8_RESETVAL (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_4_0_MASK (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_4_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_4_0_RESETVAL (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RX_REE_TAP2TON_CLIP_4_0_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_CTRL_DATA_MASK__RX_REE_TAP2TON_CLIP_RESETVAL (0x40000519U)

/* RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_3_2_MASK (0x000C0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_3_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_DIAG_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_14_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RX_REE_FIFO_DIAG_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_DIAG_CTRL__RX_REE_FIFO_DIAG_RESETVAL (0x00724000U)

/* RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_9_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_SMGM_CTRL1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_15_2_MASK (0x0000FFFCU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_15_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RX_REE_TXEQEVAL_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_SMGM_CTRL1__RX_REE_TXEQEVAL_CTRL_RESETVAL (0x06F60000U)

/* RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_TXEQEVAL_PRE_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_14_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_13_MASK (0x00002000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_9_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RX_REE_SMGM_CTRL2_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_PRE__RX_REE_SMGM_CTRL2_RESETVAL (0x00004606U)

/* RX_REE_TXEQEVAL_POST */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RX_REE_TXEQEVAL_POST_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_REE_TXEQEVAL_POST_RESETVAL   (0x00000000U)

/* XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_TEST_CLK_SEL_15_3_MASK (0xFFF80000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_TEST_CLK_SEL_15_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_TEST_CLK_SEL_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_TEST_CLK_SEL_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_TEST_CLK_SEL_2_0_MASK (0x00070000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_TEST_CLK_SEL_2_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_TEST_CLK_SEL_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_TEST_CLK_SEL_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_13_0_MASK (0x00003FFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_13_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_13_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_13_0_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_SEL__XCVR_CMSMT_CLK_FREQ_MSMT_CTRL_RESETVAL (0x00000000U)

/* XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_TEST_CLK_CNT_VALUE_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_TEST_CLK_CNT_VALUE_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_TEST_CLK_CNT_VALUE_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_TEST_CLK_CNT_VALUE_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_TEST_CLK_CNT_VALUE_11_0_MASK (0x0FFF0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_TEST_CLK_CNT_VALUE_11_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_TEST_CLK_CNT_VALUE_11_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_TEST_CLK_CNT_VALUE_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_REF_CLK_TMR_VALUE_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_REF_CLK_TMR_VALUE_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_REF_CLK_TMR_VALUE_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_REF_CLK_TMR_VALUE_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_REF_CLK_TMR_VALUE_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_REF_CLK_TMR_VALUE_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_REF_CLK_TMR_VALUE_11_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_XCVR_CMSMT_REF_CLK_TMR_VALUE_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_XCVR_CMSMT_TEST_CLK_CNT_VALUE__XCVR_CMSMT_REF_CLK_TMR_VALUE_RESETVAL (0x00000000U)

/* RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_14_12_MASK (0x70000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_14_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_14_12_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_10_8_MASK (0x07000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_10_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_10_8_RESETVAL (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_6_4_MASK (0x00700000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_6_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_6_4_RESETVAL (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_2_0_MASK (0x00070000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_2_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_2_0_RESETVAL (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_AMP_TUNE_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RX_DIAG_DFE_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE__RX_DIAG_DFE_CTRL_RESETVAL (0x4DDD0004U)

/* RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2 */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_15_4_MASK (0xFFF00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_15_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_3_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_13_12_MASK (0x00003000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_13_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_11_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_10_8_MASK (0x00000700U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_10_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_10_8_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_1_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RX_DIAG_DFE_AMP_TUNE_2_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_DFE_AMP_TUNE_3__RX_DIAG_DFE_AMP_TUNE_2_RESETVAL (0x00000C01U)

/* RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_11_8_RESETVAL (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_7_4_MASK (0x00F00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_7_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_7_4_RESETVAL (0x00000009U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_3_0_RESETVAL (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_NQST_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_15_3_MASK (0x0000FFF8U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_15_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_15_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_15_3_MAX (0x00001FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RX_DIAG_REE_DAC_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_NQST_CTRL__RX_DIAG_REE_DAC_CTRL_RESETVAL (0x0B980004U)

/* RX_DIAG_LFEQ_TUNE */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_7_6_RESETVAL (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_5_4_MASK (0x00000030U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_5_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_5_4_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_5_4_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_3_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RX_DIAG_LFEQ_TUNE_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_LFEQ_TUNE_RESETVAL      (0x000000E4U)

/* RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_15_13_MASK (0xE0000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_15_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_7_5_MASK (0x00E00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_7_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SH_SIGDET_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_13_12_MASK (0x00003000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_13_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_13_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_2_0_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RX_DIAG_SIGDET_TUNE_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SIGDET__RX_DIAG_SIGDET_TUNE_RESETVAL (0x00001002U)

/* RX_DIAG_SD_TEST */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_15_4_MASK (0x0000FFF0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_15_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RX_DIAG_SD_TEST_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SD_TEST_RESETVAL        (0x00000000U)

/* RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SH_SLC_IPP_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_15_2_MASK (0x0000FFFCU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_15_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RX_DIAG_SAMP_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_IPP__RX_DIAG_SAMP_CTRL_RESETVAL (0x00000001U)

/* RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_QPP_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RX_DIAG_SH_SLC_IPM_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_QPP__RX_DIAG_SH_SLC_IPM_RESETVAL (0x00000000U)

/* RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_EPP_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RX_DIAG_SH_SLC_QPM_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPP__RX_DIAG_SH_SLC_QPM_RESETVAL (0x00000000U)

/* RX_DIAG_SH_SLC_EPM */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_6_0_MASK (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_6_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_6_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RX_DIAG_SH_SLC_EPM_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_SH_SLC_EPM_RESETVAL     (0x00000000U)

/* RX_DIAG_PI_CAP__RX_DIAG_PI_RATE */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_14_12_MASK (0x70000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_14_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_14_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_10_8_MASK (0x07000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_10_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_10_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_6_4_MASK (0x00700000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_6_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_2_0_MASK (0x00070000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_2_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_CAP_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_14_12_MASK (0x00007000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_14_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_14_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_14_12_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_10_8_MASK (0x00000700U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_10_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_10_8_RESETVAL (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_6_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_2_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RX_DIAG_PI_RATE_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_CAP__RX_DIAG_PI_RATE_RESETVAL (0x00000311U)

/* RX_DIAG_PI_TUNE */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_5_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_3_1_MASK (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_3_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_3_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_3_1_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RX_DIAG_PI_TUNE_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_PI_TUNE_RESETVAL        (0x00000061U)

/* RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_RST_DIAG_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_5_4_MASK (0x00000030U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_5_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_5_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_5_4_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RX_DIAG_LPBK_CTRL_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_RST_DIAG__RX_DIAG_LPBK_CTRL_RESETVAL (0x00000000U)

/* RX_DIAG_ACYA__RX_DIAG_DCYA */

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_6_2_MASK (0x007C0000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_6_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_6_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_6_2_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_ACYA_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_DCYA_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_DCYA_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_DCYA_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RX_DIAG_DCYA_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PMA_RX_LANE_REGISTERS_RX_DIAG_ACYA__RX_DIAG_DCYA_RESETVAL (0x00000000U)

/* RESERVEDBIT13ADDRESSC */

#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC_RES_BIT13_ADR_C_MASK (0xFFFFFFFFU)
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC_RES_BIT13_ADR_C_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC_RES_BIT13_ADR_C_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC_RES_BIT13_ADR_C_MAX (0xFFFFFFFFU)

#define CSL_WIZ16B8M4CT2_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC_RESETVAL  (0x00000000U)

/* PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1 */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_15_12_RESETVAL (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_11_8_RESETVAL (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_11_MASK (0x00000800U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_10_MASK (0x00000400U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_5_4_MASK (0x00000030U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_5_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_5_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_5_4_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_RESETVAL (0xBD510400U)

/* PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1 */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_15_8_RESETVAL (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_7_0_RESETVAL (0x00000020U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_15_12_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_11_0_RESETVAL (0x00000400U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_RESETVAL (0x08204400U)

/* PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_15_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_11_8_RESETVAL (0x00000003U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_7_0_RESETVAL (0x0000007FU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_RESETVAL (0x0000137FU)

/* PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_15_10_MASK (0xFC000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_15_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_15_10_RESETVAL (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_9_0_MASK (0x03FF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_9_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_9_0_RESETVAL (0x00000096U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_9_0_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RCV_DET_INH_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RCV_DET_INH_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RCV_DET_INH_15_0_RESETVAL (0x00003D09U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RCV_DET_INH_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_RESETVAL (0x3C963D09U)

/* PHY_ISO_CMN_CTRL */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_11_9_MASK (0x00000E00U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_11_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_11_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_11_9_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_3_1_MASK (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_3_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_3_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_3_1_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_RESETVAL       (0x00000001U)

/* PHY_STATE_CHG_TIMEOUT */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT_PHY_STATE_CHG_TIMEOUT_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT_PHY_STATE_CHG_TIMEOUT_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT_PHY_STATE_CHG_TIMEOUT_15_0_RESETVAL (0x000030D4U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT_PHY_STATE_CHG_TIMEOUT_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT_RESETVAL  (0x000030D4U)

/* PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_15_4_MASK (0xFFF00000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_15_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_AUTO_CFG_SPDUP_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_15_2_MASK (0x0000FFFCU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_15_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_PHY_PLL_CFG_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_SPDUP__PHY_PLL_CFG_RESETVAL (0x00000001U)

/* PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_HIGH_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_HIGH_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_HIGH_15_0_RESETVAL (0x00002742U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_HIGH_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_LOW_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_LOW_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_LOW_15_0_RESETVAL (0x000001C2U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_LOW_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_LOW_RESETVAL (0x274201C2U)

/* PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_OP_DELAY_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_OP_DELAY_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_OP_DELAY_15_8_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_OP_DELAY_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_OP_DELAY_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_OP_DELAY_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_OP_DELAY_7_0_RESETVAL (0x00000064U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_OP_DELAY_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_INTERVAL_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_INTERVAL_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_INTERVAL_15_0_RESETVAL (0x000003E8U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_INTERVAL_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_OP_DELAY__PHY_REFCLK_DET_INTERVAL_RESETVAL (0x106403E8U)

/* PHY_REFCLK_DET_ISO_CTRL */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_11_10_MASK (0x00000C00U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_11_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_11_10_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_7_1_MASK (0x000000FEU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_7_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_7_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_7_1_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_RESETVAL (0x00000000U)

/* PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0 */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_15_8_RESETVAL (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_7_0_RESETVAL (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_RESETVAL (0x00000A0AU)

/* PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0 */

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_7_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_15_8_RESETVAL (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_RESETVAL (0x00101000U)

/* PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL */

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_11_9_MASK (0x00000E00U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_11_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_11_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_11_9_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_RESETVAL (0x00000000U)

/* PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI */

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PCS_ISO_TX_DMPH_LO_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_14_13_MASK (0x00006000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_14_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_14_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_14_13_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_RESETVAL (0x00000000U)

/* PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI */

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_RESETVAL (0x00000000U)

/* PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO */

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO_PHY_PCS_ISO_TX_DATA_HI_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO_PHY_PCS_ISO_TX_DATA_HI_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO_PHY_PCS_ISO_TX_DATA_HI_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO_PHY_PCS_ISO_TX_DATA_HI_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO_PHY_PCS_ISO_TX_DATA_LO_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO_PHY_PCS_ISO_TX_DATA_LO_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO_PHY_PCS_ISO_TX_DATA_LO_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO_PHY_PCS_ISO_TX_DATA_LO_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_TX_DATA_HI__PHY_PCS_ISO_TX_DATA_LO_RESETVAL (0x00000000U)

/* PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL */

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_15_13_MASK (0xE0000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_15_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_11_10_MASK (0x00000C00U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_11_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_11_10_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_PHY_PCS_ISO_RX_CTRL_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PCS_ISO_RX_CTRL_RESETVAL (0x00400010U)

/* PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG */

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_9_8_MASK (0x03000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_9_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_9_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_9_8_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_6_4_MASK (0x00700000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_6_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_6_4_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_PCS_ISO_LINK_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_14_13_MASK (0x00006000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_14_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_14_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_14_13_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_12_MASK (0x00001000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_11_10_MASK (0x00000C00U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_11_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_11_10_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_9_8_MASK (0x00000300U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_9_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_9_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_9_8_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_RESETVAL (0x00230000U)

/* PHY_PIPE_ISO_USB_BER_CNT */

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_RESETVAL (0x00000000U)

/* PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO */

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO_PHY_PCS_ISO_RX_DATA_HI_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO_PHY_PCS_ISO_RX_DATA_HI_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO_PHY_PCS_ISO_RX_DATA_HI_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO_PHY_PCS_ISO_RX_DATA_HI_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO_PHY_PCS_ISO_RX_DATA_LO_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO_PHY_PCS_ISO_RX_DATA_LO_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO_PHY_PCS_ISO_RX_DATA_LO_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO_PHY_PCS_ISO_RX_DATA_LO_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_PCS_ISO_RX_DATA_HI__PHY_PCS_ISO_RX_DATA_LO_RESETVAL (0x00000000U)

/* PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG */

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_15_7_MASK (0xFF800000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_15_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_15_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_6_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_15_2_MASK (0x0000FFFCU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_15_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_1_0_MASK (0x00000003U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_1_0_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_RESETVAL (0x00810000U)

/* PHY_INTERRUPT_STS */

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_14_11_MASK (0x00007800U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_14_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_14_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_14_11_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_10_8_MASK (0x00000700U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_10_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_10_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_10_8_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_6_4_MASK (0x00000070U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_6_4_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_3_2_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_RESETVAL     (0x00000000U)

/* PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1 */

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_3_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_2_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL2_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_15_7_MASK (0x0000FF80U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_15_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_15_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_3_1_MASK (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_3_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_3_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_3_1_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_PHY_PMA_CMN_CTRL1_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL2__PHY_PMA_CMN_CTRL1_RESETVAL (0x000C0000U)

/* PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE */

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_15_2_MASK (0xFFFC0000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_15_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_15_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_15_2_MAX (0x00003FFFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_PLL_RAW_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_SSM_STATE_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_SSM_STATE_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_SSM_STATE_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_SSM_STATE_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_SSM_STATE_8_0_MASK (0x000001FFU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_SSM_STATE_8_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_SSM_STATE_8_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_PHY_PMA_SSM_STATE_8_0_MAX (0x000001FFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL_RAW_CTRL__PHY_PMA_SSM_STATE_RESETVAL (0x00030000U)

/* PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL */

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_PLL_CTRL0_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_13_12_MASK (0x00003000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_13_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_13_12_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_11_10_MASK (0x00000C00U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_11_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_11_10_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_9_8_MASK (0x00000300U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_9_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_9_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_9_8_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_6_MASK (0x00000040U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL0__PHY_PMA_ISO_CMN_CTRL_RESETVAL (0x00030001U)

/* PHY_PMA_ISO_PLL_CTRL1 */

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_15_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_11_8_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_7_4_MASK (0x000000F0U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_7_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_7_4_RESETVAL (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_3_0_RESETVAL (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_PHY_PMA_ISO_PLL_CTRL1_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_PLL_CTRL1_RESETVAL  (0x00001124U)

/* PHY_PMA_PLL0_SM_STATE */

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL0_SM_STATE_PHY_PMA_PLL0_SM_STATE_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL0_SM_STATE_PHY_PMA_PLL0_SM_STATE_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL0_SM_STATE_PHY_PMA_PLL0_SM_STATE_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL0_SM_STATE_PHY_PMA_PLL0_SM_STATE_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL0_SM_STATE_PHY_PMA_PLL0_SM_STATE_11_0_MASK (0x0FFF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL0_SM_STATE_PHY_PMA_PLL0_SM_STATE_11_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL0_SM_STATE_PHY_PMA_PLL0_SM_STATE_11_0_RESETVAL (0x00000300U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL0_SM_STATE_PHY_PMA_PLL0_SM_STATE_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL0_SM_STATE_RESETVAL  (0x03000000U)

/* PHY_PMA_PLL1_SM_STATE */

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL1_SM_STATE_PHY_PMA_PLL1_SM_STATE_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL1_SM_STATE_PHY_PMA_PLL1_SM_STATE_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL1_SM_STATE_PHY_PMA_PLL1_SM_STATE_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL1_SM_STATE_PHY_PMA_PLL1_SM_STATE_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL1_SM_STATE_PHY_PMA_PLL1_SM_STATE_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL1_SM_STATE_PHY_PMA_PLL1_SM_STATE_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL1_SM_STATE_PHY_PMA_PLL1_SM_STATE_11_0_RESETVAL (0x00000300U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL1_SM_STATE_PHY_PMA_PLL1_SM_STATE_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_PLL1_SM_STATE_RESETVAL  (0x00000300U)

/* PHY_PMA_ISOLATION_CTRL */

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL_RESETVAL (0x00000000U)

/* PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL */

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_LPBK_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_7_5_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_LPBK__PHY_PMA_XCVR_CTRL_RESETVAL (0x00000000U)

/* PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS */

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_11_MASK (0x08000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_10_MASK (0x04000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_9_MASK (0x02000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_7_MASK (0x00800000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_7_SHIFT (0x00000017U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_6_MASK (0x00400000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_5_MASK (0x00200000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_5_SHIFT (0x00000015U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_4_MASK (0x00100000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_ISO_XCVR_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_PI_POS_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_PI_POS_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_PI_POS_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_PI_POS_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_PI_POS_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_PI_POS_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_PI_POS_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_PHY_PMA_PI_POS_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL__PHY_PMA_PI_POS_RESETVAL (0x00000000U)

/* PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO */

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_14_13_MASK (0x60000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_14_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_14_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_14_13_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_RESETVAL (0x00000000U)

/* PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO */

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_RESETVAL (0x00000000U)

/* PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF */

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_8_MASK (0x01000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_8_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_7_3_MASK (0x00F80000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_7_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_7_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_7_3_MAX (0x0000001FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_2_0_MASK (0x00070000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_2_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_13_8_RESETVAL (0x0000002DU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_5_0_RESETVAL (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_RESETVAL (0x00002D0FU)

/* PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE */

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_15_MASK (0x80000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_14_MASK (0x40000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_7_6_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_15_MASK (0x00008000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_15_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_15_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_14_MASK (0x00004000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_14_RESETVAL (0x00000001U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_14_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_13_6_MASK (0x00003FC0U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_13_6_SHIFT (0x00000006U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_13_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_13_6_MAX (0x000000FFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_5_4_MASK (0x00000030U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_5_4_SHIFT (0x00000004U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_5_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_5_4_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_3_MASK (0x00000008U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_3_SHIFT (0x00000003U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_2_0_MASK (0x00000007U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_2_0_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_RESETVAL (0x0000C000U)

/* PHY_PMA_ISO_RX_EQ_CTRL */

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_13_MASK (0x20000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_11_10_MASK (0x0C000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_11_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_11_10_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_9_4_MASK (0x03F00000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_9_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_9_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_9_4_MAX (0x0000003FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_3_MASK (0x00080000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_3_SHIFT (0x00000013U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_2_MASK (0x00040000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_2_SHIFT (0x00000012U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_RESETVAL (0x00000000U)

/* PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO */

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_15_4_MASK (0xFFF00000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_15_4_SHIFT (0x00000014U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_3_0_MASK (0x000F0000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_3_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_LO_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_LO_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_LO_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_LO_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_RESETVAL (0x00000000U)

/* PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO */

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_15_13_MASK (0xE0000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_15_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_15_13_MAX (0x00000007U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_12_MASK (0x10000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_12_MAX (0x00000001U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_11_10_MASK (0x0C000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_11_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_11_10_MAX (0x00000003U)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_9_0_MASK (0x03FF0000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_9_0_SHIFT (0x00000010U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_9_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_HI_9_0_MAX (0x000003FFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_LO_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_LO_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_LO_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_PHY_PMA_PSM_STATE_LO_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B8M4CT2_PHY_PMA_LANE_REGISTERS_PHY_PMA_PSM_STATE_HI__PHY_PMA_PSM_STATE_LO_RESETVAL (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
