fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_0_847_1_1_384_1_1.cu(142): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_0_847_1_1_384_1_1.cu(150): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_3_484_1_1_384_1_1.cu(218): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_3_484_1_1_384_1_1.cu(226): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_8_486_1_1_384_1_1.cu(246): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_8_486_1_1_384_1_1.cu(254): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_6_486_1_1_384_1_1.cu(270): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_6_486_1_1_384_1_1.cu(278): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_1_847_1_1_384_1_1.cu(157): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_1_847_1_1_384_1_1.cu(165): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_4_484_1_1_384_1_1.cu(236): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_4_484_1_1_384_1_1.cu(244): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_9_486_1_1_384_1_1.cu(279): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_9_486_1_1_384_1_1.cu(287): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_7_726_1_1_256_1_1.cu(1042): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_7_726_1_1_256_1_1.cu(1050): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_2_726_1_1_256_1_1.cu(418): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_2_726_1_1_256_1_1.cu(426): warning: variable "output0h" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_5_486_1_1_384_1_1.cu(240): warning: variable "output_size0" was declared but never referenced

fused_conv_expr_S1D1P0_128_672_11_11_2688_1_1_5_486_1_1_384_1_1.cu(248): warning: variable "output0h" was declared but never referenced

Namespace(arch='K80', backend='tvm', code_dir='roller_src/conv', data_type='float32', eval_bar=[1, 5, 10, 20, 50], fuse=False, keep_tiny=False, num_threads=4, op='fused_conv_expr_S1D1P0', padding_threshold_cap=1.0, reg_tiling=True, rtile0_shape=[64, 128, 32], rtile1_shape=[8, 8, 1], rtile2_shape=[1, 1, 1], schedule_fuse=True, shape=[128, 672, 11, 11, 2688, 1, 1], smem_tiling=True, st_align=False, topk=10, use_artificial_rtile=False, use_tc=False)
IODependent:  True
found 2 results with threshold 0
found 10 results with threshold 0.2
evaluating top 10 configs
pad:  {'f': 0, 'sa_fused0': 0, 'ra_fused0': 0}
pad:  {'f': 96, 'sa_fused0': 0, 'ra_fused0': 0}
pad:  {'f': 96, 'sa_fused0': 64, 'ra_fused0': 0}
pad:  {'f': 96, 'sa_fused0': 64, 'ra_fused0': 0}
{'f': [6, 16], 'sa_fused0': [64, 2], 'ra_fused0': [8, 1]}
{'f': [16, 6, 1], 'sa_fused0': [2, 64, 1], 'ra_fused0': [8, 1]}
{'f': [24, 8], 'sa_fused0': [16, 8], 'ra_fused0': [8, 1]}
{'f': [8, 24, 1], 'sa_fused0': [8, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [8, 6, 2], 'sa_fused0': [2, 64, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 24, 2], 'sa_fused0': [8, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [8, 6, 2], 'sa_fused0': [1, 64, 2], 'ra_fused0': [8, 1]}
{'f': [32, 8], 'sa_fused0': [12, 8], 'ra_fused0': [8, 1]}
{'f': [8, 32, 1], 'sa_fused0': [8, 12, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 24, 2], 'sa_fused0': [4, 16, 2], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 32, 2], 'sa_fused0': [8, 12, 1], 'ra_fused0': [8, 1]}
{'f': [16, 8], 'sa_fused0': [24, 8], 'ra_fused0': [32, 1]}
{'f': [8, 16, 1], 'sa_fused0': [8, 24, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 32, 2], 'sa_fused0': [4, 12, 2], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [8, 24, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [4, 24, 2], 'ra_fused0': [32, 1]}
pad:  {'f': 0, 'sa_fused0': 0, 'ra_fused0': 0}
{'f': [6, 16], 'sa_fused0': [64, 2], 'ra_fused0': [32, 1]}
{'f': [16, 6, 1], 'sa_fused0': [2, 64, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [8, 6, 2], 'sa_fused0': [2, 64, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [8, 6, 2], 'sa_fused0': [1, 64, 2], 'ra_fused0': [32, 1]}
pad:  {'f': 96, 'sa_fused0': 0, 'ra_fused0': 0}
{'f': [24, 8], 'sa_fused0': [16, 8], 'ra_fused0': [32, 1]}
{'f': [8, 24, 1], 'sa_fused0': [8, 16, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 24, 2], 'sa_fused0': [8, 16, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 24, 2], 'sa_fused0': [4, 16, 2], 'ra_fused0': [32, 1]}
pad:  {'f': 96, 'sa_fused0': 0, 'ra_fused0': 0}
{'f': [16, 8], 'sa_fused0': [16, 8], 'ra_fused0': [32, 1]}
{'f': [8, 16, 1], 'sa_fused0': [8, 16, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [8, 16, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [4, 16, 2], 'ra_fused0': [32, 1]}
pad:  {'f': 96, 'sa_fused0': 64, 'ra_fused0': 0}
{'f': [32, 8], 'sa_fused0': [12, 8], 'ra_fused0': [32, 1]}
{'f': [8, 32, 1], 'sa_fused0': [8, 12, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 32, 2], 'sa_fused0': [8, 12, 1], 'ra_fused0': [32, 1]}
updated self.tiling:  {'f': [4, 32, 2], 'sa_fused0': [4, 12, 2], 'ra_fused0': [32, 1]}
pad:  {'f': 96, 'sa_fused0': 0, 'ra_fused0': 0}
{'f': [16, 8], 'sa_fused0': [16, 8], 'ra_fused0': [8, 1]}
{'f': [8, 16, 1], 'sa_fused0': [8, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [8, 16, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [4, 16, 2], 'ra_fused0': [8, 1]}
pad:  {'f': 96, 'sa_fused0': 64, 'ra_fused0': 0}
{'f': [16, 8], 'sa_fused0': [24, 8], 'ra_fused0': [8, 1]}
{'f': [8, 16, 1], 'sa_fused0': [8, 24, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [8, 24, 1], 'ra_fused0': [8, 1]}
updated self.tiling:  {'f': [4, 16, 2], 'sa_fused0': [4, 24, 2], 'ra_fused0': [8, 1]}
top1 time: 36.031 ms
top10 time: 32.465 ms
best idx: 2
best config: [level 0: [tile: [128, 128]; step: [8]]][level 1: [tile: [8, 8]; step: [1]]][level 2: [tile: [1, 1]; step: [1]]]
top1 compile time: 0.00637507438659668 s
top10 compile time: 10.957904815673828 s
