<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_pm.c - functions</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_pm.c<span style="font-size: 80%;"> (<a href="intel_pm.c.gcov.html">source</a> / functions)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">3329</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">213</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <center>
  <table width="60%" cellpadding=1 cellspacing=1 border=0>
    <tr><td><br></td></tr>
    <tr>
      <td width="80%" class="tableHead">Function Name <span class="tableHeadSort"><a href="intel_pm.c.func.html"><img src="../../../../updown.png" width=10 height=14 alt="Sort by function name" title="Sort by function name" border=0></a></span></td>
      <td width="20%" class="tableHead">Hit count <span class="tableHeadSort"><img src="../../../../glass.png" width=10 height=14 alt="Sort by hit count" title="Sort by hit count" border=0></span></td>
    </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5050">__gen6_update_ring_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5685">__i915_chipset_val</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5841">__i915_gfx_val</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5794">__i915_update_gfx_val</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7340">__intel_rps_boost_work</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2643">_ilk_disable_lp_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5771">_pxvid_to_vd</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7013">broadwater_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6619">broadwell_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#57">bxt_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7275">byt_freq_opcode</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7264">byt_gpu_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5255">cherryview_check_pctx</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4614">cherryview_disable_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5468">cherryview_enable_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6939">cherryview_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5400">cherryview_init_gt_powersave</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5193">cherryview_rps_guar_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5154">cherryview_rps_max_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5183">cherryview_rps_rpe_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5262">cherryview_setup_pctx</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7297">chv_freq_opcode</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7286">chv_gpu_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#242">chv_set_memory_dvfs</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#264">chv_set_memory_pm5</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6425">cpt_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6997">crestline_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#742">g4x_check_srwm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#770">g4x_compute_srwm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#682">g4x_compute_wm0</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6320">g4x_disable_trickle_feed</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6970">g4x_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1360">g4x_update_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7030">gen3_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6462">gen6_check_mch_setup</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4606">gen6_disable_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4942">gen6_enable_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6473">gen6_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4687">gen6_init_rps_frequencies</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4554">gen6_rps_boost</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4520">gen6_rps_busy</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4532">gen6_rps_idle</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4414">gen6_rps_pm_mask</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4432">gen6_set_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4317">gen6_set_rps_thresholds</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6168">gen6_suspend_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5142">gen6_update_ring_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6570">gen7_setup_fixed_func_scheduler</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4860">gen8_enable_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4598">gen9_disable_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4787">gen9_enable_rc6</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4754">gen9_enable_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6679">haswell_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2031">hsw_compute_linetime_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#406">i830_get_fifo_size</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7069">i830_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#423">i845_get_fifo_size</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1622">i845_update_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7055">i85x_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5739">i915_chipset_val</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5878">i915_gfx_val</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#112">i915_ironlake_get_mem_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5756">i915_mch_val</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#73">i915_pineview_get_mem_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5827">i915_update_gfx_val</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1418">i965_update_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#390">i9xx_get_fifo_size</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1492">i9xx_update_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6308">ibx_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1792">ilk_compute_cur_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1813">ilk_compute_fbc_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1740">ilk_compute_pri_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1769">ilk_compute_spr_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2287">ilk_compute_wm_config</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2591">ilk_compute_wm_dirty</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1986">ilk_compute_wm_level</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1923">ilk_compute_wm_maximums</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1935">ilk_compute_wm_reg_maximums</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2488">ilk_compute_wm_results</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1911">ilk_cursor_wm_max</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1852">ilk_cursor_wm_reg_max</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2753">ilk_disable_lp_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1825">ilk_display_fifo_size</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1861">ilk_fbc_wm_reg_max</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2557">ilk_find_best_result</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2220">ilk_increase_wm_latency</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6335">ilk_init_lp_watermarks</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2382">ilk_merge_wm_level</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1648">ilk_pipe_pixel_rate</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3875">ilk_pipe_wm_get_hw_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1870">ilk_plane_wm_max</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1835">ilk_plane_wm_reg_max</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2257">ilk_setup_wm_latency</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3747">ilk_update_sprite_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3700">ilk_update_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1945">ilk_validate_wm_level</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1709">ilk_wm_fbc</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4077">ilk_wm_get_hw_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2478">ilk_wm_lp_latency</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2471">ilk_wm_lp_to_level</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2177">ilk_wm_max_level</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2415">ilk_wm_merge</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1679">ilk_wm_method1</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1694">ilk_wm_method2</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2677">ilk_write_wm_values</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#557">intel_calculate_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6160">intel_cleanup_gt_powersave</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2306">intel_compute_pipe_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6198">intel_disable_gt_powersave</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6265">intel_enable_gt_powersave</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4682">intel_enable_rc6</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2166">intel_fixup_cur_wm_latency</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2159">intel_fixup_spr_wm_latency</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7322">intel_freq_opcode</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6222">intel_gen6_powersave_work</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#218">intel_get_cxsr_latency</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7309">intel_gpu_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6057">intel_gpu_ips_init</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6070">intel_gpu_ips_teardown</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7080">intel_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6079">intel_init_emon</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6150">intel_init_gt_powersave</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7095">intel_init_pm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7375">intel_pm_setup</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4634">intel_print_rc6_info</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2190">intel_print_wm_latency</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5656">intel_pxfreq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7353">intel_queue_rps_boost_for_request</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2053">intel_read_wm_latency</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6297">intel_reset_gt_powersave</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4294">intel_rps_limits</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#283">intel_set_memory_cxsr</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4590">intel_set_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6185">intel_suspend_gt_powersave</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7088">intel_suspend_hw</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4147">intel_update_sprite_watermarks</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4139">intel_update_watermarks</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4263">ironlake_disable_drps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4195">ironlake_enable_drps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6349">ironlake_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4171">ironlake_set_drps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6735">ivybridge_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6588">lpt_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6607">lpt_suspend_hw</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#615">pineview_update_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5782">pvid_to_extvid</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7199">sandybridge_pcode_read</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7224">sandybridge_pcode_write</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4653">sanitize_rc6_option</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#600">single_enabled_crtc</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2894">skl_allocate_pipe_ddb</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3614">skl_clear_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3254">skl_compute_linetime_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3281">skl_compute_pipe_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3144">skl_compute_plane_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3265">skl_compute_transition_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3067">skl_compute_wm_global_parameters</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3223">skl_compute_wm_level</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3085">skl_compute_wm_pipe_parameters</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3301">skl_compute_wm_results</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2808">skl_cursor_allocation</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3048">skl_ddb_allocation_changed</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3449">skl_ddb_allocation_included</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2816">skl_ddb_entry_init_from_hw</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3359">skl_ddb_entry_write</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2824">skl_ddb_get_hw_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2769">skl_ddb_get_pipe_allocation_limits</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3463">skl_flush_wm_values</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2871">skl_get_total_relative_data_rate</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2993">skl_pipe_pixel_rate</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3768">skl_pipe_wm_active_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3812">skl_pipe_wm_get_hw_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2850">skl_plane_relative_data_rate</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2279">skl_setup_wm_latency</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3565">skl_update_other_pipe_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3545">skl_update_pipe_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3668">skl_update_sprite_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3634">skl_update_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3435">skl_wm_flush_pipe</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3864">skl_wm_get_hw_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3005">skl_wm_method1</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3019">skl_wm_method2</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3368">skl_write_wm_values</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#2235">snb_wm_latency_quirk</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5245">valleyview_check_pctx</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5463">valleyview_cleanup_gt_powersave</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5332">valleyview_cleanup_pctx</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4621">valleyview_disable_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5566">valleyview_enable_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6855">valleyview_init_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5343">valleyview_init_gt_powersave</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5203">valleyview_rps_guar_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5214">valleyview_rps_max_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5239">valleyview_rps_min_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5227">valleyview_rps_rpe_freq</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4475">valleyview_set_rps</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#5285">valleyview_setup_pctx</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#967">vlv_compute_fifo</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1068">vlv_compute_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#930">vlv_compute_wm_level</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#338">vlv_get_fifo_size</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#7247">vlv_gpu_freq_div</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#6833">vlv_init_display_clock_gating</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1034">vlv_invert_wms</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1257">vlv_merge_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1170">vlv_pipe_set_fifo_size</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#3929">vlv_read_wm_values</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4506">vlv_set_rps_idle</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#913">vlv_setup_wm_latency</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#1303">vlv_update_wm</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#4005">vlv_wm_get_hw_state</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#898">vlv_wm_method2</a></td>
              <td class="coverFnLo">0</td>
            </tr>
    <tr>
              <td class="coverFn"><a href="intel_pm.c.gcov.html#821">vlv_write_wm_values</a></td>
              <td class="coverFnLo">0</td>
            </tr>
  </table>
  <br>
  </center>
  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
