--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 184560483 paths analyzed, 472 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.362ns.
--------------------------------------------------------------------------------
Slack:                  0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.343ns (Levels of Logic = 13)
  Clock Path Skew:      0.016ns (0.628 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.A1       net (fanout=13)       0.791   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcya                0.474   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<0>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.343ns (7.305ns logic, 12.038ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  0.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.320ns (Levels of Logic = 13)
  Clock Path Skew:      0.016ns (0.628 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.B1       net (fanout=13)       0.759   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcyb                0.483   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<1>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.320ns (7.314ns logic, 12.006ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd43 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.312ns (Levels of Logic = 13)
  Clock Path Skew:      0.009ns (0.628 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd43 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   testALU/M_state_q_FSM_FFd43
                                                       testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D6      net (fanout=13)       0.699   testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<14>11
    SLICE_X10Y36.C3      net (fanout=10)       0.812   testALU/M_state_q_sevensegdisp<14>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.A1       net (fanout=13)       0.791   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcya                0.474   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<0>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.312ns (7.351ns logic, 11.961ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.293ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X9Y35.A3       net (fanout=17)       0.654   testALU/M_state_q_FSM_FFd21
    SLICE_X9Y35.A        Tilo                  0.259   testALU/Mmux_GND_8_o_GND_8_o_mux_21_OUT17
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>_SW0
    SLICE_X8Y35.D4       net (fanout=1)        0.965   testALU/N38
    SLICE_X8Y35.D        Tilo                  0.254   testALU/Mmux__n0687_rs_A[16]
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>
    SLICE_X8Y36.AX       net (fanout=2)        0.805   testALU/Mmux__n0687_rs_A[16]
    SLICE_X8Y36.COUT     Taxcy                 0.248   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.293ns (7.210ns logic, 12.083ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd25_1 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.278ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.195 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd25_1 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.BQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd25
                                                       testALU/M_state_q_FSM_FFd25_1
    SLICE_X10Y35.B5      net (fanout=3)        0.705   testALU/M_state_q_FSM_FFd25_1
    SLICE_X10Y35.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd45
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>21
    SLICE_X8Y35.C3       net (fanout=3)        0.589   testALU/M_state_q_Mmux__n0687_rs_A<16>2
    SLICE_X8Y35.C        Tilo                  0.255   testALU/Mmux__n0687_rs_A[16]
                                                       testALU/M_state_q_Mmux__n0687_rs_A<3>1
    SLICE_X8Y39.B2       net (fanout=2)        1.298   testALU/Mmux__n0687_rs_A[3]
    SLICE_X8Y39.CMUX     Topbc                 0.650   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_lut<13>
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.278ns (7.036ns logic, 12.242ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd43 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.289ns (Levels of Logic = 13)
  Clock Path Skew:      0.009ns (0.628 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd43 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   testALU/M_state_q_FSM_FFd43
                                                       testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D6      net (fanout=13)       0.699   testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<14>11
    SLICE_X10Y36.C3      net (fanout=10)       0.812   testALU/M_state_q_sevensegdisp<14>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.B1       net (fanout=13)       0.759   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcyb                0.483   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<1>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.289ns (7.360ns logic, 11.929ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd43 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.282ns (Levels of Logic = 13)
  Clock Path Skew:      0.009ns (0.628 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd43 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   testALU/M_state_q_FSM_FFd43
                                                       testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D6      net (fanout=13)       0.699   testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<14>11
    SLICE_X8Y35.D2       net (fanout=10)       0.975   testALU/M_state_q_sevensegdisp<14>1
    SLICE_X8Y35.D        Tilo                  0.254   testALU/Mmux__n0687_rs_A[16]
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>
    SLICE_X8Y36.AX       net (fanout=2)        0.805   testALU/Mmux__n0687_rs_A[16]
    SLICE_X8Y36.COUT     Taxcy                 0.248   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.282ns (7.144ns logic, 12.138ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.286ns (Levels of Logic = 12)
  Clock Path Skew:      0.016ns (0.628 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y37.A1       net (fanout=13)       0.830   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y37.COUT     Topcya                0.474   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_lut<4>
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.286ns (7.212ns logic, 12.074ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.280ns (Levels of Logic = 10)
  Clock Path Skew:      0.016ns (0.628 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.A1       net (fanout=13)       0.791   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.DMUX     Topad                 0.667   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<0>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X6Y42.C3       net (fanout=8)        1.190   testALU/_n0687[13]
    SLICE_X6Y42.C        Tilo                  0.235   testALU/alu/Mmux_aluOut223
                                                       testALU/Mmux_M_alu_a131
    DSP48_X0Y13.B3       net (fanout=8)        2.087   testALU/M_alu_a[3]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.280ns (7.033ns logic, 12.247ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd33 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.266ns (Levels of Logic = 8)
  Clock Path Skew:      0.003ns (0.628 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd33 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd37
                                                       testALU/M_state_q_FSM_FFd33
    SLICE_X9Y47.B3       net (fanout=12)       2.695   testALU/M_state_q_FSM_FFd33
    SLICE_X9Y47.B        Tilo                  0.259   testALU/M_alu_a[5]
                                                       testALU/M_state_q__n07121
    SLICE_X6Y42.C2       net (fanout=86)       1.738   testALU/_n0712
    SLICE_X6Y42.C        Tilo                  0.235   testALU/alu/Mmux_aluOut223
                                                       testALU/Mmux_M_alu_a131
    DSP48_X0Y13.B3       net (fanout=8)        2.087   testALU/M_alu_a[3]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.266ns (6.155ns logic, 13.111ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.276ns (Levels of Logic = 10)
  Clock Path Skew:      0.016ns (0.628 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.B1       net (fanout=13)       0.759   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.DMUX     Topbd                 0.695   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<1>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X6Y42.C3       net (fanout=8)        1.190   testALU/_n0687[13]
    SLICE_X6Y42.C        Tilo                  0.235   testALU/alu/Mmux_aluOut223
                                                       testALU/Mmux_M_alu_a131
    DSP48_X0Y13.B3       net (fanout=8)        2.087   testALU/M_alu_a[3]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.276ns (7.061ns logic, 12.215ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.258ns (Levels of Logic = 15)
  Clock Path Skew:      0.001ns (0.301 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.A1       net (fanout=13)       0.791   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcya                0.474   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<0>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X14Y51.D5      net (fanout=10)       0.726   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X14Y51.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C6      net (fanout=1)        0.143   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C1      net (fanout=2)        1.429   testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C       Tilo                  0.255   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X20Y47.B1      net (fanout=14)       0.783   testALU/M_state_q_M_clock_d<0>6
    SLICE_X20Y47.CLK     Tas                   0.339   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.258ns (7.761ns logic, 11.497ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.208ns (Levels of Logic = 15)
  Clock Path Skew:      -0.046ns (0.606 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X9Y35.A3       net (fanout=17)       0.654   testALU/M_state_q_FSM_FFd21
    SLICE_X9Y35.A        Tilo                  0.259   testALU/Mmux_GND_8_o_GND_8_o_mux_21_OUT17
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>_SW0
    SLICE_X8Y35.D4       net (fanout=1)        0.965   testALU/N38
    SLICE_X8Y35.D        Tilo                  0.254   testALU/Mmux__n0687_rs_A[16]
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>
    SLICE_X8Y36.AX       net (fanout=2)        0.805   testALU/Mmux__n0687_rs_A[16]
    SLICE_X8Y36.COUT     Taxcy                 0.248   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X14Y51.D5      net (fanout=10)       0.726   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X14Y51.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C6      net (fanout=1)        0.143   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C1      net (fanout=2)        1.429   testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C       Tilo                  0.255   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X20Y47.B1      net (fanout=14)       0.783   testALU/M_state_q_M_clock_d<0>6
    SLICE_X20Y47.CLK     Tas                   0.339   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.208ns (7.666ns logic, 11.542ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd43 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.255ns (Levels of Logic = 12)
  Clock Path Skew:      0.009ns (0.628 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd43 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   testALU/M_state_q_FSM_FFd43
                                                       testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D6      net (fanout=13)       0.699   testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<14>11
    SLICE_X10Y36.C3      net (fanout=10)       0.812   testALU/M_state_q_sevensegdisp<14>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y37.A1       net (fanout=13)       0.830   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y37.COUT     Topcya                0.474   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_lut<4>
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.255ns (7.258ns logic, 11.997ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd43 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.249ns (Levels of Logic = 10)
  Clock Path Skew:      0.009ns (0.628 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd43 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   testALU/M_state_q_FSM_FFd43
                                                       testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D6      net (fanout=13)       0.699   testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<14>11
    SLICE_X10Y36.C3      net (fanout=10)       0.812   testALU/M_state_q_sevensegdisp<14>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.A1       net (fanout=13)       0.791   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.DMUX     Topad                 0.667   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<0>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X6Y42.C3       net (fanout=8)        1.190   testALU/_n0687[13]
    SLICE_X6Y42.C        Tilo                  0.235   testALU/alu/Mmux_aluOut223
                                                       testALU/Mmux_M_alu_a131
    DSP48_X0Y13.B3       net (fanout=8)        2.087   testALU/M_alu_a[3]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.249ns (7.079ns logic, 12.170ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd25_1 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.193ns (Levels of Logic = 12)
  Clock Path Skew:      -0.044ns (0.606 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd25_1 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.BQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd25
                                                       testALU/M_state_q_FSM_FFd25_1
    SLICE_X10Y35.B5      net (fanout=3)        0.705   testALU/M_state_q_FSM_FFd25_1
    SLICE_X10Y35.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd45
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>21
    SLICE_X8Y35.C3       net (fanout=3)        0.589   testALU/M_state_q_Mmux__n0687_rs_A<16>2
    SLICE_X8Y35.C        Tilo                  0.255   testALU/Mmux__n0687_rs_A[16]
                                                       testALU/M_state_q_Mmux__n0687_rs_A<3>1
    SLICE_X8Y39.B2       net (fanout=2)        1.298   testALU/Mmux__n0687_rs_A[3]
    SLICE_X8Y39.CMUX     Topbc                 0.650   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_lut<13>
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X14Y51.D5      net (fanout=10)       0.726   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X14Y51.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C6      net (fanout=1)        0.143   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C1      net (fanout=2)        1.429   testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C       Tilo                  0.255   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X20Y47.B1      net (fanout=14)       0.783   testALU/M_state_q_M_clock_d<0>6
    SLICE_X20Y47.CLK     Tas                   0.339   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.193ns (7.492ns logic, 11.701ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd43 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.245ns (Levels of Logic = 10)
  Clock Path Skew:      0.009ns (0.628 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd43 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   testALU/M_state_q_FSM_FFd43
                                                       testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D6      net (fanout=13)       0.699   testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<14>11
    SLICE_X10Y36.C3      net (fanout=10)       0.812   testALU/M_state_q_sevensegdisp<14>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.B1       net (fanout=13)       0.759   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.DMUX     Topbd                 0.695   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<1>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X6Y42.C3       net (fanout=8)        1.190   testALU/_n0687[13]
    SLICE_X6Y42.C        Tilo                  0.235   testALU/alu/Mmux_aluOut223
                                                       testALU/Mmux_M_alu_a131
    DSP48_X0Y13.B3       net (fanout=8)        2.087   testALU/M_alu_a[3]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.245ns (7.107ns logic, 12.138ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.235ns (Levels of Logic = 15)
  Clock Path Skew:      0.001ns (0.301 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.B1       net (fanout=13)       0.759   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcyb                0.483   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<1>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X14Y51.D5      net (fanout=10)       0.726   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X14Y51.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C6      net (fanout=1)        0.143   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C1      net (fanout=2)        1.429   testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C       Tilo                  0.255   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X20Y47.B1      net (fanout=14)       0.783   testALU/M_state_q_M_clock_d<0>6
    SLICE_X20Y47.CLK     Tas                   0.339   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.235ns (7.770ns logic, 11.465ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd43 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.227ns (Levels of Logic = 15)
  Clock Path Skew:      -0.006ns (0.301 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd43 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   testALU/M_state_q_FSM_FFd43
                                                       testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D6      net (fanout=13)       0.699   testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<14>11
    SLICE_X10Y36.C3      net (fanout=10)       0.812   testALU/M_state_q_sevensegdisp<14>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.A1       net (fanout=13)       0.791   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcya                0.474   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<0>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X14Y51.D5      net (fanout=10)       0.726   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X14Y51.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C6      net (fanout=1)        0.143   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C1      net (fanout=2)        1.429   testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C       Tilo                  0.255   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X20Y47.B1      net (fanout=14)       0.783   testALU/M_state_q_M_clock_d<0>6
    SLICE_X20Y47.CLK     Tas                   0.339   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.227ns (7.807ns logic, 11.420ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  0.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd21 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.227ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd21 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y34.BMUX    Tshcko                0.518   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd21
    SLICE_X9Y35.A3       net (fanout=17)       0.654   testALU/M_state_q_FSM_FFd21
    SLICE_X9Y35.A        Tilo                  0.259   testALU/Mmux_GND_8_o_GND_8_o_mux_21_OUT17
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>_SW0
    SLICE_X8Y35.D4       net (fanout=1)        0.965   testALU/N38
    SLICE_X8Y35.D        Tilo                  0.254   testALU/Mmux__n0687_rs_A[16]
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>
    SLICE_X8Y36.AX       net (fanout=2)        0.805   testALU/Mmux__n0687_rs_A[16]
    SLICE_X8Y36.DMUX     Taxd                  0.438   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X6Y42.C3       net (fanout=8)        1.190   testALU/_n0687[13]
    SLICE_X6Y42.C        Tilo                  0.235   testALU/alu/Mmux_aluOut223
                                                       testALU/Mmux_M_alu_a131
    DSP48_X0Y13.B3       net (fanout=8)        2.087   testALU/M_alu_a[3]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.227ns (6.935ns logic, 12.292ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.234ns (Levels of Logic = 13)
  Clock Path Skew:      0.016ns (0.628 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.A1       net (fanout=13)       0.791   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcya                0.474   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<0>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.264   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd19-In1
                                                       testALU/M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     19.234ns (7.196ns logic, 12.038ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd47_1 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.207ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd47_1 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd47_1
                                                       testALU/M_state_q_FSM_FFd47_1
    SLICE_X10Y35.B3      net (fanout=3)        0.634   testALU/M_state_q_FSM_FFd47_1
    SLICE_X10Y35.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd45
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>21
    SLICE_X8Y35.C3       net (fanout=3)        0.589   testALU/M_state_q_Mmux__n0687_rs_A<16>2
    SLICE_X8Y35.C        Tilo                  0.255   testALU/Mmux__n0687_rs_A[16]
                                                       testALU/M_state_q_Mmux__n0687_rs_A<3>1
    SLICE_X8Y39.B2       net (fanout=2)        1.298   testALU/Mmux__n0687_rs_A[3]
    SLICE_X8Y39.CMUX     Topbc                 0.650   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_lut<13>
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.207ns (7.036ns logic, 12.171ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd43 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.204ns (Levels of Logic = 15)
  Clock Path Skew:      -0.006ns (0.301 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd43 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   testALU/M_state_q_FSM_FFd43
                                                       testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D6      net (fanout=13)       0.699   testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<14>11
    SLICE_X10Y36.C3      net (fanout=10)       0.812   testALU/M_state_q_sevensegdisp<14>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.B1       net (fanout=13)       0.759   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcyb                0.483   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<1>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X14Y51.D5      net (fanout=10)       0.726   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X14Y51.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C6      net (fanout=1)        0.143   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C1      net (fanout=2)        1.429   testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C       Tilo                  0.255   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X20Y47.B1      net (fanout=14)       0.783   testALU/M_state_q_M_clock_d<0>6
    SLICE_X20Y47.CLK     Tas                   0.339   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.204ns (7.816ns logic, 11.388ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd43 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.216ns (Levels of Logic = 10)
  Clock Path Skew:      0.009ns (0.628 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd43 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   testALU/M_state_q_FSM_FFd43
                                                       testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D6      net (fanout=13)       0.699   testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<14>11
    SLICE_X8Y35.D2       net (fanout=10)       0.975   testALU/M_state_q_sevensegdisp<14>1
    SLICE_X8Y35.D        Tilo                  0.254   testALU/Mmux__n0687_rs_A[16]
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>
    SLICE_X8Y36.AX       net (fanout=2)        0.805   testALU/Mmux__n0687_rs_A[16]
    SLICE_X8Y36.DMUX     Taxd                  0.438   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X6Y42.C3       net (fanout=8)        1.190   testALU/_n0687[13]
    SLICE_X6Y42.C        Tilo                  0.235   testALU/alu/Mmux_aluOut223
                                                       testALU/Mmux_M_alu_a131
    DSP48_X0Y13.B3       net (fanout=8)        2.087   testALU/M_alu_a[3]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.216ns (6.869ns logic, 12.347ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  0.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd43 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.197ns (Levels of Logic = 15)
  Clock Path Skew:      -0.006ns (0.301 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd43 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   testALU/M_state_q_FSM_FFd43
                                                       testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D6      net (fanout=13)       0.699   testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<14>11
    SLICE_X8Y35.D2       net (fanout=10)       0.975   testALU/M_state_q_sevensegdisp<14>1
    SLICE_X8Y35.D        Tilo                  0.254   testALU/Mmux__n0687_rs_A[16]
                                                       testALU/M_state_q_Mmux__n0687_rs_A<16>
    SLICE_X8Y36.AX       net (fanout=2)        0.805   testALU/Mmux__n0687_rs_A[16]
    SLICE_X8Y36.COUT     Taxcy                 0.248   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X14Y51.D5      net (fanout=10)       0.726   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X14Y51.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C6      net (fanout=1)        0.143   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C1      net (fanout=2)        1.429   testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C       Tilo                  0.255   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X20Y47.B1      net (fanout=14)       0.783   testALU/M_state_q_M_clock_d<0>6
    SLICE_X20Y47.CLK     Tas                   0.339   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.197ns (7.600ns logic, 11.597ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.201ns (Levels of Logic = 14)
  Clock Path Skew:      0.001ns (0.301 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y37.A1       net (fanout=13)       0.830   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y37.COUT     Topcya                0.474   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_lut<4>
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X14Y51.D5      net (fanout=10)       0.726   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X14Y51.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C6      net (fanout=1)        0.143   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C1      net (fanout=2)        1.429   testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C       Tilo                  0.255   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X20Y47.B1      net (fanout=14)       0.783   testALU/M_state_q_M_clock_d<0>6
    SLICE_X20Y47.CLK     Tas                   0.339   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.201ns (7.668ns logic, 11.533ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_state_q_FSM_FFd20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.213ns (Levels of Logic = 13)
  Clock Path Skew:      0.016ns (0.628 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_state_q_FSM_FFd20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.D1       net (fanout=13)       0.823   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcyd                0.312   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<3>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.373   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd20-In1
                                                       testALU/M_state_q_FSM_FFd20
    -------------------------------------------------  ---------------------------
    Total                                     19.213ns (7.143ns logic, 12.070ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.211ns (Levels of Logic = 13)
  Clock Path Skew:      0.016ns (0.628 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.B1       net (fanout=13)       0.759   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcyb                0.483   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<1>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.264   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd19-In1
                                                       testALU/M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     19.211ns (7.205ns logic, 12.006ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd7 (FF)
  Destination:          testALU/M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.195ns (Levels of Logic = 12)
  Clock Path Skew:      0.001ns (0.301 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd7 to testALU/M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.430   testALU/M_state_q_FSM_FFd7
                                                       testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A3      net (fanout=11)       1.031   testALU/M_state_q_FSM_FFd7
    SLICE_X10Y36.A       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<10>11
    SLICE_X10Y36.C1      net (fanout=11)       0.557   testALU/M_state_q_sevensegdisp<10>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.A1       net (fanout=13)       0.791   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.DMUX     Topad                 0.667   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<0>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X6Y42.C3       net (fanout=8)        1.190   testALU/_n0687[13]
    SLICE_X6Y42.C        Tilo                  0.235   testALU/alu/Mmux_aluOut223
                                                       testALU/Mmux_M_alu_a131
    DSP48_X0Y13.B3       net (fanout=8)        2.087   testALU/M_alu_a[3]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X14Y51.D5      net (fanout=10)       0.726   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X14Y51.D       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C6      net (fanout=1)        0.143   testALU/M_state_q_M_clock_d<0>62
    SLICE_X14Y51.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>62
                                                       testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C1      net (fanout=2)        1.429   testALU/M_state_q_M_clock_d<0>66
    SLICE_X20Y48.C       Tilo                  0.255   testALU/M_clock_q[21]
                                                       testALU/M_state_q_M_clock_d<0>615
    SLICE_X20Y47.B1      net (fanout=14)       0.783   testALU/M_state_q_M_clock_d<0>6
    SLICE_X20Y47.CLK     Tas                   0.339   testALU/M_clock_q[6]
                                                       testALU/M_state_q_M_clock_d<4>1
                                                       testALU/M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.195ns (7.489ns logic, 11.706ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testALU/M_state_q_FSM_FFd43 (FF)
  Destination:          testALU/M_state_q_FSM_FFd19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.203ns (Levels of Logic = 13)
  Clock Path Skew:      0.009ns (0.628 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testALU/M_state_q_FSM_FFd43 to testALU/M_state_q_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   testALU/M_state_q_FSM_FFd43
                                                       testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D6      net (fanout=13)       0.699   testALU/M_state_q_FSM_FFd43
    SLICE_X10Y36.D       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<14>11
    SLICE_X10Y36.C3      net (fanout=10)       0.812   testALU/M_state_q_sevensegdisp<14>1
    SLICE_X10Y36.C       Tilo                  0.235   testALU/M_state_q_FSM_FFd3_2
                                                       testALU/M_state_q_sevensegdisp<20>21
    SLICE_X8Y36.A1       net (fanout=13)       0.791   testALU/M_state_q_sevensegdisp<20>2
    SLICE_X8Y36.COUT     Topcya                0.474   testALU/Mmux__n0687_rs_cy[3]
                                                       testALU/Mmux__n0687_rs_lut<0>
                                                       testALU/Mmux__n0687_rs_cy<3>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[3]
    SLICE_X8Y37.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[7]
                                                       testALU/Mmux__n0687_rs_cy<7>
    SLICE_X8Y38.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[7]
    SLICE_X8Y38.COUT     Tbyp                  0.093   testALU/Mmux__n0687_rs_cy[11]
                                                       testALU/Mmux__n0687_rs_cy<11>
    SLICE_X8Y39.CIN      net (fanout=1)        0.003   testALU/Mmux__n0687_rs_cy[11]
    SLICE_X8Y39.CMUX     Tcinc                 0.279   testALU/_n0687[1]
                                                       testALU/Mmux__n0687_rs_xor<15>
    SLICE_X6Y52.C5       net (fanout=6)        1.846   testALU/_n0687[2]
    SLICE_X6Y52.C        Tilo                  0.235   testALU/M_alu_a[14]
                                                       testALU/Mmux_M_alu_a21
    DSP48_X0Y13.B14      net (fanout=12)       1.213   testALU/M_alu_a[14]
    DSP48_X0Y13.M5       Tdspdo_B_M            3.894   testALU/alu/adder/Mmult_n0030
                                                       testALU/alu/adder/Mmult_n0030
    SLICE_X10Y51.A6      net (fanout=3)        0.830   testALU/n0030[5]
    SLICE_X10Y51.A       Tilo                  0.235   testALU/N157
                                                       testALU/alu/Mmux_aluOut247
    SLICE_X13Y46.D3      net (fanout=5)        1.684   testALU/M_alu_aluOut[5]
    SLICE_X13Y46.D       Tilo                  0.259   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>131
    SLICE_X14Y46.C5      net (fanout=6)        0.455   testALU/M_alu_aluOut[15]_GND_8_o_equal_187_o<15>13
    SLICE_X14Y46.C       Tilo                  0.235   testALU/M_state_q_M_clock_d<0>612
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>11
    SLICE_X10Y37.B1      net (fanout=10)       1.967   testALU/M_alu_aluOut[15]_GND_8_o_equal_151_o<15>1
    SLICE_X10Y37.B       Tilo                  0.235   testALU/M_state_q_FSM_FFd18
                                                       testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o<15>1
    SLICE_X11Y34.A1      net (fanout=2)        1.655   testALU/M_alu_aluOut[15]_GND_8_o_equal_196_o
    SLICE_X11Y34.CLK     Tas                   0.264   testALU/M_state_q_FSM_FFd24
                                                       testALU/M_state_q_FSM_FFd19-In1
                                                       testALU/M_state_q_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                     19.203ns (7.242ns logic, 11.961ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X12Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd54_1/CLK
  Logical resource: testALU/M_state_q_FSM_FFd54_1/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd54/CLK
  Logical resource: testALU/M_state_q_FSM_FFd52/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd54/CLK
  Logical resource: testALU/M_state_q_FSM_FFd53/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd54/CLK
  Logical resource: testALU/M_state_q_FSM_FFd54/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd41/CLK
  Logical resource: testALU/M_state_q_FSM_FFd39/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd41/CLK
  Logical resource: testALU/M_state_q_FSM_FFd40/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd41/CLK
  Logical resource: testALU/M_state_q_FSM_FFd41/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd46/CLK
  Logical resource: testALU/M_state_q_FSM_FFd46/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd32/CLK
  Logical resource: testALU/M_state_q_FSM_FFd26/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd32/CLK
  Logical resource: testALU/M_state_q_FSM_FFd30/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: testALU/M_state_q_FSM_FFd32/CLK
  Logical resource: testALU/M_state_q_FSM_FFd31/CK
  Location pin: SLICE_X12Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.362|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 184560483 paths, 0 nets, and 2726 connections

Design statistics:
   Minimum period:  19.362ns{1}   (Maximum frequency:  51.648MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 06 00:04:43 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4559 MB



