maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init
maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init
maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init
maxPool_CIF_0_1_sparsemux_33_4_32_1_1
maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init
maxPool_CIF_0_1_flow_control_loop_pipe_sequential_init
maxPool_CIF_0_1_mul_31ns_32ns_63_2_1
maxPool_CIF_0_1_mul_32ns_31ns_63_2_1
maxPool_CIF_0_1_mul_32s_32s_32_1_1
maxPool_CIF_0_1_buf_RAM_2P_LUTRAM_1R1W
maxPool_CIF_0_1_acc_RAM_2P_LUTRAM_1R1W
maxPool_CIF_0_1_regslice_both
maxPool_CIF_0_1_regslice_both
maxPool_CIF_0_1_Pipeline_VITIS_LOOP_139_1
maxPool_CIF_0_1_Pipeline_VITIS_LOOP_214_13
maxPool_CIF_0_1_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9
maxPool_CIF_0_1_Pipeline_VITIS_LOOP_171_10
maxPool_CIF_0_1_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12
maxPool_CIF_0_1
