{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 03:15:52 2021 " "Info: Processing started: Wed Jun 02 03:15:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Mary/Downloads/cpu/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "ir.v" "" { Text "C:/Users/Mary/Downloads/cpu/ir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Mary/Downloads/cpu/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/Mary/Downloads/cpu/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file psr.v" { { "Info" "ISGN_ENTITY_NAME" "1 psr " "Info: Found entity 1: psr" {  } { { "psr.v" "" { Text "C:/Users/Mary/Downloads/cpu/psr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Mary/Downloads/cpu/register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"c\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"e\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"p\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"z\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"n\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_dataout cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"pc_dataout\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"op\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cc cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"cc\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_a cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"s_a\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "de_a cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"de_a\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_data1 cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"rf_data1\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_data2 cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"rf_data2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_result cpu.v(3) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(3): created implicit net for \"alu_result\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_data cpu.v(4) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(4): created implicit net for \"m_data\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_cmd cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"pc_cmd\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_cmd cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"ir_cmd\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_write cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"rf_write\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "psr_cmd cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"psr_cmd\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_rw_ cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"m_rw_\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_datain cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"pc_datain\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_datain cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"ir_datain\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_dataw cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"rf_dataw\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_addrw cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"rf_addrw\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_addr1 cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"rf_addr1\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rf_addr2 cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"rf_addr2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_src1 cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"alu_src1\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_src2 cpu.v(5) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(5): created implicit net for \"alu_src2\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_function cpu.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(6): created implicit net for \"alu_function\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "psr_datain cpu.v(6) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(6): created implicit net for \"psr_datain\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_addr cpu.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(7): created implicit net for \"m_addr\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "psr_dataout cpu.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at cpu.v(13): created implicit net for \"psr_dataout\"" {  } { { "cpu.v" "" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c1 " "Info: Elaborating entity \"control\" for hierarchy \"control:c1\"" {  } { { "cpu.v" "c1" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control.v(38) " "Warning (10230): Verilog HDL assignment warning at control.v(38): truncated value with size 32 to match size of target (3)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 control.v(47) " "Warning (10230): Verilog HDL assignment warning at control.v(47): truncated value with size 32 to match size of target (12)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 control.v(48) " "Warning (10230): Verilog HDL assignment warning at control.v(48): truncated value with size 32 to match size of target (12)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 control.v(93) " "Warning (10230): Verilog HDL assignment warning at control.v(93): truncated value with size 33 to match size of target (32)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(43) " "Warning (10270): Verilog HDL Case Statement warning at control.v(43): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_cmd control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"pc_cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_rw_ control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"m_rw_\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_cmd control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"ir_cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "psr_datain control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"psr_datain\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "psr_cmd control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"psr_cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rf_dataw control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"rf_dataw\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rf_addrw control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"rf_addrw\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rf_write control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"rf_write\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_addr control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"m_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDR control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"MDR\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_data control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"m_data\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_datain control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"pc_datain\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_function control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"alu_function\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_src1 control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"alu_src1\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rf_addr1 control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"rf_addr1\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_src2 control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"alu_src2\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rf_addr2 control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"rf_addr2\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_datain control.v(43) " "Warning (10240): Verilog HDL Always Construct warning at control.v(43): inferring latch(es) for variable \"ir_datain\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[0\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[1\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[2\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[3\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[4\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[5\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[5\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[6\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[6\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[7\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[7\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[8\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[8\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[9\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[9\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[10\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[10\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_datain\[11\] control.v(43) " "Info (10041): Inferred latch for \"ir_datain\[11\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[0\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[1\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[2\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[3\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[4\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[5\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[5\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[6\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[6\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[7\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[7\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[8\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[8\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[9\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[9\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[10\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[10\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr2\[11\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr2\[11\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[0\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[1\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[2\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[3\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[4\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[5\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[5\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[6\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[6\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[7\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[7\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[8\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[8\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[9\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[9\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[10\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[10\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[11\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[11\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[12\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[12\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[13\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[13\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[14\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[14\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[15\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[15\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[16\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[16\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[17\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[17\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[18\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[18\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[19\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[19\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[20\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[20\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[21\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[21\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[22\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[22\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[23\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[23\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[24\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[24\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[25\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[25\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[26\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[26\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[27\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[27\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[28\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[28\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[29\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[29\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[30\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[30\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src2\[31\] control.v(43) " "Info (10041): Inferred latch for \"alu_src2\[31\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[0\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[1\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[2\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[3\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[4\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[5\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[5\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[6\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[6\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[7\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[7\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[8\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[8\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[9\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[9\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[10\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[10\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addr1\[11\] control.v(43) " "Info (10041): Inferred latch for \"rf_addr1\[11\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[0\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[1\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[2\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[3\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[4\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[5\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[5\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[6\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[6\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[7\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[7\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[8\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[8\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[9\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[9\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[10\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[10\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[11\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[11\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[12\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[12\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[13\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[13\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[14\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[14\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[15\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[15\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[16\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[16\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[17\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[17\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[18\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[18\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[19\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[19\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[20\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[20\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[21\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[21\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[22\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[22\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[23\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[23\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[24\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[24\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[25\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[25\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[26\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[26\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[27\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[27\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[28\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[28\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[29\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[29\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[30\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[30\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_src1\[31\] control.v(43) " "Info (10041): Inferred latch for \"alu_src1\[31\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_function\[0\] control.v(43) " "Info (10041): Inferred latch for \"alu_function\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_function\[1\] control.v(43) " "Info (10041): Inferred latch for \"alu_function\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_function\[2\] control.v(43) " "Info (10041): Inferred latch for \"alu_function\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_function\[3\] control.v(43) " "Info (10041): Inferred latch for \"alu_function\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[0\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[1\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[2\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[3\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[4\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[5\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[5\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[6\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[6\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[7\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[7\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[8\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[8\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[9\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[9\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[10\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[10\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_datain\[11\] control.v(43) " "Info (10041): Inferred latch for \"pc_datain\[11\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[0\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[1\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[2\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[3\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[4\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[5\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[5\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[6\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[6\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[7\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[7\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[8\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[8\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[9\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[9\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[10\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[10\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[11\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[11\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[12\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[12\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[13\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[13\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[14\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[14\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[15\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[15\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[16\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[16\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[17\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[17\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[18\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[18\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[19\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[19\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[20\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[20\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[21\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[21\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[22\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[22\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[23\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[23\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[24\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[24\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[25\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[25\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[26\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[26\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[27\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[27\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[28\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[28\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[29\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[29\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[30\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[30\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_data\[31\] control.v(43) " "Info (10041): Inferred latch for \"m_data\[31\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[0\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[1\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[2\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[3\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[4\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[5\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[5\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[6\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[6\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[7\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[7\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[8\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[8\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[9\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[9\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[10\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[10\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[11\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[11\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[12\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[12\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[13\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[13\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[14\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[14\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[15\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[15\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[16\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[16\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[17\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[17\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[18\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[18\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[19\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[19\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[20\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[20\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[21\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[21\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[22\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[22\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[23\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[23\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[24\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[24\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[25\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[25\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[26\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[26\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[27\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[27\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[28\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[28\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[29\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[29\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[30\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[30\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR\[31\] control.v(43) " "Info (10041): Inferred latch for \"MDR\[31\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[0\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[1\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[2\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[3\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[4\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[5\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[5\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[6\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[6\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[7\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[7\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[8\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[8\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[9\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[9\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[10\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[10\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_addr\[11\] control.v(43) " "Info (10041): Inferred latch for \"m_addr\[11\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_write control.v(43) " "Info (10041): Inferred latch for \"rf_write\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[0\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[1\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[2\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[3\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[4\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[5\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[5\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[6\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[6\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[7\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[7\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[8\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[8\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[9\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[9\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[10\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[10\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_addrw\[11\] control.v(43) " "Info (10041): Inferred latch for \"rf_addrw\[11\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[0\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[1\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[2\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[3\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[4\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[5\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[5\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[6\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[6\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[7\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[7\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[8\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[8\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[9\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[9\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[10\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[10\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[11\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[11\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[12\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[12\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[13\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[13\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[14\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[14\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[15\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[15\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[16\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[16\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[17\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[17\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[18\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[18\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[19\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[19\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[20\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[20\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[21\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[21\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[22\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[22\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[23\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[23\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[24\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[24\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[25\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[25\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[26\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[26\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[27\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[27\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[28\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[28\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[29\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[29\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[30\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[30\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_dataw\[31\] control.v(43) " "Info (10041): Inferred latch for \"rf_dataw\[31\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psr_cmd control.v(43) " "Info (10041): Inferred latch for \"psr_cmd\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psr_datain\[0\] control.v(43) " "Info (10041): Inferred latch for \"psr_datain\[0\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psr_datain\[1\] control.v(43) " "Info (10041): Inferred latch for \"psr_datain\[1\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psr_datain\[2\] control.v(43) " "Info (10041): Inferred latch for \"psr_datain\[2\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psr_datain\[3\] control.v(43) " "Info (10041): Inferred latch for \"psr_datain\[3\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "psr_datain\[4\] control.v(43) " "Info (10041): Inferred latch for \"psr_datain\[4\]\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_cmd control.v(43) " "Info (10041): Inferred latch for \"ir_cmd\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_rw_ control.v(43) " "Info (10041): Inferred latch for \"m_rw_\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_cmd control.v(43) " "Info (10041): Inferred latch for \"pc_cmd\" at control.v(43)" {  } { { "control.v" "" { Text "C:/Users/Mary/Downloads/cpu/control.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:p1 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:p1\"" {  } { { "cpu.v" "p1" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:m1 " "Info: Elaborating entity \"memory\" for hierarchy \"memory:m1\"" {  } { { "cpu.v" "m1" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:i1 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:i1\"" {  } { { "cpu.v" "i1" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r1 " "Info: Elaborating entity \"register\" for hierarchy \"register:r1\"" {  } { { "cpu.v" "r1" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:a1 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:a1\"" {  } { { "cpu.v" "a1" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 1 alu.v(27) " "Warning (10230): Verilog HDL assignment warning at alu.v(27): truncated value with size 33 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Mary/Downloads/cpu/alu.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psr psr:s1 " "Info: Elaborating entity \"psr\" for hierarchy \"psr:s1\"" {  } { { "cpu.v" "s1" { Text "C:/Users/Mary/Downloads/cpu/cpu.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TAN" "" "Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" {  } {  } 0 0 "Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" 0 0 "" 0 -1}
