// Seed: 2730388948
module module_0 ();
  logic [7:0][1  +: ""] id_1;
  initial id_1 <= 1'b0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign #1 id_8[1][1] = 1;
  always id_3 = 1;
  wire id_10, id_11;
  module_0 modCall_1 ();
  assign id_8 = id_4.id_2[1];
  wire id_12;
endmodule
