INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pinto/Documentos/SEDR/Task_1/16_bit_adder/16_bit_adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_module
INFO: [VRFC 10-311] analyzing module single_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pinto/Documentos/SEDR/Task_1/16_bit_adder/16_bit_adder.srcs/sim_1/new/adder_16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_16_tb
