Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 20:06:50 2019
| Host         : DESKTOP-T1S8RDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.589     -383.098                    153                 3133        0.015        0.000                      0                 3133        4.500        0.000                       0                  1127  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.589     -383.098                    153                 3133        0.015        0.000                      0                 3133        4.500        0.000                       0                  1127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          153  Failing Endpoints,  Worst Slack       -9.589ns,  Total Violation     -383.098ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.589ns  (required time - arrival time)
  Source:                 dropControl/failHole2/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole1/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.466ns  (logic 10.140ns (52.092%)  route 9.326ns (47.908%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.795     5.398    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  dropControl/failHole2/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  dropControl/failHole2/conflict_reg/Q
                         net (fo=20, routed)          1.038     6.891    dropControl/failHole1/address_fb1_reg_i_24__0[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.015 f  dropControl/failHole1/address_fb12_i_58/O
                         net (fo=1, routed)           0.731     7.746    dropControl/failHole1/address_fb12_i_58_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  dropControl/failHole1/address_fb12_i_38/O
                         net (fo=1, routed)           0.300     8.170    dropControl/failHole4/address_fb12_10
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  dropControl/failHole4/address_fb12_i_28/O
                         net (fo=9, routed)           0.818     9.112    dropControl/failHole4/address_fb12_i_28_n_0
    SLICE_X53Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.236 r  dropControl/failHole4/address_fb12_i_16/O
                         net (fo=9, routed)           0.698     9.934    dropControl/failHole1/DI[0]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.441 r  dropControl/failHole1/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.441    dropControl/failHole1/conflict3_carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.754 r  dropControl/failHole1/conflict3_carry__0/O[3]
                         net (fo=4, routed)           1.665    12.419    dropControl/failHole1/conflict3_carry__0_n_4
    DSP48_X2Y4           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.218    16.637 r  dropControl/failHole1/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.639    dropControl/failHole1/conflict2__0_n_106
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.157 r  dropControl/failHole1/conflict2__1/P[0]
                         net (fo=2, routed)           0.923    19.080    dropControl/failHole1/conflict2__1_n_105
    SLICE_X75Y14         LUT2 (Prop_lut2_I0_O)        0.124    19.204 r  dropControl/failHole1/conflict2_carry_i_3__0/O
                         net (fo=1, routed)           0.000    19.204    dropControl/failHole1/conflict2_carry_i_3__0_n_0
    SLICE_X75Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.754 r  dropControl/failHole1/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.754    dropControl/failHole1/conflict2_carry_n_0
    SLICE_X75Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.088 r  dropControl/failHole1/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.651    20.739    dropControl/failHole1/conflict2_carry__0_n_6
    SLICE_X74Y24         LUT2 (Prop_lut2_I1_O)        0.303    21.042 r  dropControl/failHole1/conflict1_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    21.042    dropControl/failHole1/conflict1_carry__4_i_3__0_n_0
    SLICE_X74Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.575 r  dropControl/failHole1/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.009    21.584    dropControl/failHole1/conflict1_carry__4_n_0
    SLICE_X74Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.823 f  dropControl/failHole1/conflict1_carry__5/O[2]
                         net (fo=1, routed)           1.023    22.846    dropControl/failHole1/conflict1_carry__5_n_5
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.301    23.147 f  dropControl/failHole1/conflict_i_6__1/O
                         net (fo=1, routed)           0.426    23.573    dropControl/failHole1/conflict_i_6__1_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124    23.697 f  dropControl/failHole1/conflict_i_2__5/O
                         net (fo=1, routed)           1.043    24.739    dropControl/failHole1/conflict_i_2__5_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.124    24.863 r  dropControl/failHole1/conflict_i_1__7/O
                         net (fo=1, routed)           0.000    24.863    dropControl/failHole1/conflict_i_1__7_n_0
    SLICE_X52Y17         FDRE                                         r  dropControl/failHole1/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.661    15.083    dropControl/failHole1/CLK_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  dropControl/failHole1/conflict_reg/C
                         clock pessimism              0.195    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X52Y17         FDRE (Setup_fdre_C_D)        0.031    15.274    dropControl/failHole1/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -24.863    
  -------------------------------------------------------------------
                         slack                                 -9.589    

Slack (VIOLATED) :        -9.448ns  (required time - arrival time)
  Source:                 dropControl/failHole2/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole4/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.325ns  (logic 10.067ns (52.093%)  route 9.258ns (47.907%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.086ns = ( 15.086 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.795     5.398    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  dropControl/failHole2/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  dropControl/failHole2/conflict_reg/Q
                         net (fo=20, routed)          1.038     6.891    dropControl/failHole1/address_fb1_reg_i_24__0[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.015 f  dropControl/failHole1/address_fb12_i_58/O
                         net (fo=1, routed)           0.731     7.746    dropControl/failHole1/address_fb12_i_58_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  dropControl/failHole1/address_fb12_i_38/O
                         net (fo=1, routed)           0.300     8.170    dropControl/failHole4/address_fb12_10
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  dropControl/failHole4/address_fb12_i_28/O
                         net (fo=9, routed)           0.818     9.112    dropControl/failHole4/address_fb12_i_28_n_0
    SLICE_X53Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.236 r  dropControl/failHole4/address_fb12_i_16/O
                         net (fo=9, routed)           0.571     9.807    dropControl/failHole4/DI[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.327 r  dropControl/failHole4/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.327    dropControl/failHole4/conflict3_carry_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.444 r  dropControl/failHole4/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.444    dropControl/failHole4/conflict3_carry__0_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.683 r  dropControl/failHole4/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.688    12.371    dropControl/failHole4/conflict3_carry__1_n_5
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      4.028    16.399 r  dropControl/failHole4/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.401    dropControl/failHole4/conflict2__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.919 r  dropControl/failHole4/conflict2__1/P[2]
                         net (fo=2, routed)           1.379    19.298    dropControl/failHole4/conflict2__1_n_103
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124    19.422 r  dropControl/failHole4/conflict2_carry_i_1__3/O
                         net (fo=1, routed)           0.000    19.422    dropControl/failHole4/conflict2_carry_i_1__3_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.823 r  dropControl/failHole4/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.823    dropControl/failHole4/conflict2_carry_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.157 r  dropControl/failHole4/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.966    21.123    dropControl/failHole4/conflict2_carry__0_n_6
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.303    21.426 r  dropControl/failHole4/conflict1_carry__4_i_3__3/O
                         net (fo=1, routed)           0.000    21.426    dropControl/failHole4/conflict1_carry__4_i_3__3_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.976 r  dropControl/failHole4/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.976    dropControl/failHole4/conflict1_carry__4_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.090 r  dropControl/failHole4/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.090    dropControl/failHole4/conflict1_carry__5_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.403 f  dropControl/failHole4/conflict1_carry__6/O[3]
                         net (fo=1, routed)           0.819    23.222    dropControl/failHole4/conflict1_carry__6_n_4
    SLICE_X56Y20         LUT4 (Prop_lut4_I1_O)        0.306    23.528 f  dropControl/failHole4/conflict_i_8__3/O
                         net (fo=1, routed)           0.162    23.690    dropControl/failHole4/conflict_i_8__3_n_0
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.124    23.814 f  dropControl/failHole4/conflict_i_4__3/O
                         net (fo=1, routed)           0.785    24.599    dropControl/failHole4/conflict_i_4__3_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I2_O)        0.124    24.723 r  dropControl/failHole4/conflict_i_1__4/O
                         net (fo=1, routed)           0.000    24.723    dropControl/failHole4/conflict_i_1__4_n_0
    SLICE_X52Y14         FDRE                                         r  dropControl/failHole4/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.664    15.086    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  dropControl/failHole4/conflict_reg/C
                         clock pessimism              0.195    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X52Y14         FDRE (Setup_fdre_C_D)        0.029    15.275    dropControl/failHole4/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -24.723    
  -------------------------------------------------------------------
                         slack                                 -9.448    

Slack (VIOLATED) :        -9.442ns  (required time - arrival time)
  Source:                 dropControl/failHole4/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole3/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.404ns  (logic 10.427ns (53.736%)  route 8.977ns (46.264%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 15.080 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.793     5.396    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  dropControl/failHole4/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  dropControl/failHole4/conflict_reg/Q
                         net (fo=21, routed)          0.930     6.781    dropControl/failHole4/conflict_reg_0[0]
    SLICE_X52Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.905 r  dropControl/failHole4/address_fb12_i_41/O
                         net (fo=1, routed)           0.159     7.064    dropControl/failHole4/address_fb12_i_41_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  dropControl/failHole4/address_fb12_i_31__0/O
                         net (fo=34, routed)          0.700     7.888    dropControl/failHole2/address_fb1_reg_i_31
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.012 f  dropControl/failHole2/address_fb1_reg_i_41/O
                         net (fo=1, routed)           0.303     8.315    dropControl/failHole4/address_fb1_reg_13
    SLICE_X50Y17         LUT6 (Prop_lut6_I2_O)        0.124     8.439 f  dropControl/failHole4/address_fb1_reg_i_31/O
                         net (fo=1, routed)           0.322     8.761    moveTheBall/address_fb1_reg_1
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  moveTheBall/address_fb1_reg_i_16/O
                         net (fo=17, routed)          1.200    10.085    moveTheBall/C[0]
    SLICE_X54Y28         LUT2 (Prop_lut2_I0_O)        0.124    10.209 r  moveTheBall/i__carry_i_3__12/O
                         net (fo=1, routed)           0.000    10.209    dropControl/failHole3/conflict2__4_1[1]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.742 r  dropControl/failHole3/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.742    dropControl/failHole3/conflict3_inferred__0/i__carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.859 r  dropControl/failHole3/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.859    dropControl/failHole3/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.098 r  dropControl/failHole3/conflict3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.216    12.314    dropControl/failHole3/conflict3_inferred__0/i__carry__1_n_5
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.213    16.527 r  dropControl/failHole3/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.529    dropControl/failHole3/conflict2__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.047 r  dropControl/failHole3/conflict2__4/P[0]
                         net (fo=2, routed)           0.791    18.838    dropControl/failHole3/conflict2__4_n_105
    SLICE_X58Y45         LUT2 (Prop_lut2_I0_O)        0.124    18.962 r  dropControl/failHole3/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    18.962    dropControl/failHole3/i__carry_i_3__2_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.495 r  dropControl/failHole3/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.495    dropControl/failHole3/conflict2_inferred__0/i__carry_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.818 r  dropControl/failHole3/conflict2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.941    20.759    dropControl/failHole3/conflict2_inferred__0/i__carry__0_n_6
    SLICE_X58Y36         LUT2 (Prop_lut2_I0_O)        0.306    21.065 r  dropControl/failHole3/conflict1_carry__4_i_3__2/O
                         net (fo=1, routed)           0.000    21.065    dropControl/failHole3/conflict1_carry__4_i_3__2_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.598 r  dropControl/failHole3/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.598    dropControl/failHole3/conflict1_carry__4_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.837 f  dropControl/failHole3/conflict1_carry__5/O[2]
                         net (fo=1, routed)           0.766    22.603    dropControl/failHole3/conflict1_carry__5_n_5
    SLICE_X56Y36         LUT4 (Prop_lut4_I0_O)        0.301    22.904 f  dropControl/failHole3/conflict_i_6__3/O
                         net (fo=1, routed)           0.431    23.335    dropControl/failHole3/conflict_i_6__3_n_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I1_O)        0.124    23.459 f  dropControl/failHole3/conflict_i_2__3/O
                         net (fo=1, routed)           1.217    24.676    dropControl/failHole3/conflict_i_2__3_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I0_O)        0.124    24.800 r  dropControl/failHole3/conflict_i_1__5/O
                         net (fo=1, routed)           0.000    24.800    dropControl/failHole3/conflict_i_1__5_n_0
    SLICE_X52Y20         FDRE                                         r  dropControl/failHole3/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.658    15.080    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  dropControl/failHole3/conflict_reg/C
                         clock pessimism              0.284    15.365    
                         clock uncertainty           -0.035    15.329    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.029    15.358    dropControl/failHole3/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -24.800    
  -------------------------------------------------------------------
                         slack                                 -9.442    

Slack (VIOLATED) :        -9.422ns  (required time - arrival time)
  Source:                 fh_pos_y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole2/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.316ns  (logic 10.045ns (52.004%)  route 9.271ns (47.996%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.785     5.388    CLK_IBUF_BUFG
    SLICE_X53Y20         FDRE                                         r  fh_pos_y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDRE (Prop_fdre_C_Q)         0.456     5.844 r  fh_pos_y_reg[11]/Q
                         net (fo=3, routed)           1.108     6.951    dropControl/failHole1/address_fb12_i_28_0[1]
    SLICE_X52Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.075 f  dropControl/failHole1/address_fb12_i_58/O
                         net (fo=1, routed)           0.731     7.806    dropControl/failHole1/address_fb12_i_58_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.930 f  dropControl/failHole1/address_fb12_i_38/O
                         net (fo=1, routed)           0.300     8.230    dropControl/failHole4/address_fb12_10
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.354 r  dropControl/failHole4/address_fb12_i_28/O
                         net (fo=9, routed)           0.818     9.172    dropControl/failHole4/address_fb12_i_28_n_0
    SLICE_X53Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.296 r  dropControl/failHole4/address_fb12_i_16/O
                         net (fo=9, routed)           0.698     9.994    dropControl/failHole2/DI[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.501 r  dropControl/failHole2/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.501    dropControl/failHole2/conflict3_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.615 r  dropControl/failHole2/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.615    dropControl/failHole2/conflict3_carry__0_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.854 r  dropControl/failHole2/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.778    12.632    dropControl/failHole2/conflict3_carry__1_n_5
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.846 r  dropControl/failHole2/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.848    dropControl/failHole2/conflict2__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    18.366 r  dropControl/failHole2/conflict2__1/P[2]
                         net (fo=2, routed)           1.320    19.686    dropControl/failHole2/conflict2__1_n_103
    SLICE_X28Y20         LUT2 (Prop_lut2_I0_O)        0.124    19.810 r  dropControl/failHole2/conflict2_carry_i_1__1/O
                         net (fo=1, routed)           0.000    19.810    dropControl/failHole2/conflict2_carry_i_1__1_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.211 r  dropControl/failHole2/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    20.211    dropControl/failHole2/conflict2_carry_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.545 r  dropControl/failHole2/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.442    20.988    dropControl/failHole2/conflict2_carry__0_n_6
    SLICE_X27Y21         LUT2 (Prop_lut2_I1_O)        0.303    21.291 r  dropControl/failHole2/conflict1_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    21.291    dropControl/failHole2/conflict1_carry__4_i_3__1_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.841 r  dropControl/failHole2/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.841    dropControl/failHole2/conflict1_carry__4_n_0
    SLICE_X27Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.080 f  dropControl/failHole2/conflict1_carry__5/O[2]
                         net (fo=1, routed)           0.860    22.940    dropControl/failHole2/conflict1_carry__5_n_5
    SLICE_X32Y21         LUT4 (Prop_lut4_I0_O)        0.302    23.242 f  dropControl/failHole2/conflict_i_6__2/O
                         net (fo=1, routed)           0.781    24.022    dropControl/failHole2/conflict_i_6__2_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I1_O)        0.124    24.146 f  dropControl/failHole2/conflict_i_2__4/O
                         net (fo=1, routed)           0.433    24.579    dropControl/failHole2/conflict_i_2__4_n_0
    SLICE_X48Y19         LUT5 (Prop_lut5_I0_O)        0.124    24.703 r  dropControl/failHole2/conflict_i_1__6/O
                         net (fo=1, routed)           0.000    24.703    dropControl/failHole2/conflict_i_1__6_n_0
    SLICE_X48Y19         FDRE                                         r  dropControl/failHole2/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.667    15.089    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  dropControl/failHole2/conflict_reg/C
                         clock pessimism              0.195    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X48Y19         FDRE (Setup_fdre_C_D)        0.032    15.281    dropControl/failHole2/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -24.703    
  -------------------------------------------------------------------
                         slack                                 -9.422    

Slack (VIOLATED) :        -9.257ns  (required time - arrival time)
  Source:                 dropControl/failHole2/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole5/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.137ns  (logic 10.176ns (53.175%)  route 8.961ns (46.825%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.086ns = ( 15.086 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.795     5.398    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  dropControl/failHole2/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  dropControl/failHole2/conflict_reg/Q
                         net (fo=20, routed)          1.038     6.891    dropControl/failHole1/address_fb1_reg_i_24__0[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.015 f  dropControl/failHole1/address_fb12_i_58/O
                         net (fo=1, routed)           0.731     7.746    dropControl/failHole1/address_fb12_i_58_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  dropControl/failHole1/address_fb12_i_38/O
                         net (fo=1, routed)           0.300     8.170    dropControl/failHole4/address_fb12_10
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  dropControl/failHole4/address_fb12_i_28/O
                         net (fo=9, routed)           0.818     9.112    dropControl/failHole4/address_fb12_i_28_n_0
    SLICE_X53Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.236 r  dropControl/failHole4/address_fb12_i_16/O
                         net (fo=9, routed)           0.712     9.948    dropControl/failHole5/DI[0]
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.455 r  dropControl/failHole5/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.455    dropControl/failHole5/conflict3_carry_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  dropControl/failHole5/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.569    dropControl/failHole5/conflict3_carry__0_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.808 r  dropControl/failHole5/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.324    12.133    dropControl/failHole5/conflict3_carry__1_n_5
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.214    16.347 r  dropControl/failHole5/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.349    dropControl/failHole5/conflict2__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.867 r  dropControl/failHole5/conflict2__1/P[0]
                         net (fo=2, routed)           1.103    18.970    dropControl/failHole5/conflict2__1_n_105
    SLICE_X57Y39         LUT2 (Prop_lut2_I0_O)        0.124    19.094 r  dropControl/failHole5/conflict2_carry_i_3__4/O
                         net (fo=1, routed)           0.000    19.094    dropControl/failHole5/conflict2_carry_i_3__4_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.644 r  dropControl/failHole5/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.644    dropControl/failHole5/conflict2_carry_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.978 r  dropControl/failHole5/conflict2_carry__0/O[1]
                         net (fo=1, routed)           1.146    21.124    dropControl/failHole5/conflict2_carry__0_n_6
    SLICE_X56Y16         LUT2 (Prop_lut2_I1_O)        0.303    21.427 r  dropControl/failHole5/conflict1_carry__4_i_3__4/O
                         net (fo=1, routed)           0.000    21.427    dropControl/failHole5/conflict1_carry__4_i_3__4_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.960 r  dropControl/failHole5/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.960    dropControl/failHole5/conflict1_carry__4_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.199 f  dropControl/failHole5/conflict1_carry__5/O[2]
                         net (fo=1, routed)           0.662    22.861    dropControl/failHole5/conflict1_carry__5_n_5
    SLICE_X55Y17         LUT4 (Prop_lut4_I0_O)        0.301    23.162 f  dropControl/failHole5/conflict_i_6__5/O
                         net (fo=1, routed)           0.407    23.569    dropControl/failHole5/conflict_i_6__5_n_0
    SLICE_X55Y17         LUT6 (Prop_lut6_I1_O)        0.124    23.693 f  dropControl/failHole5/conflict_i_2__1/O
                         net (fo=1, routed)           0.717    24.411    dropControl/failHole5/conflict_i_2__1_n_0
    SLICE_X53Y14         LUT5 (Prop_lut5_I0_O)        0.124    24.535 r  dropControl/failHole5/conflict_i_1__3/O
                         net (fo=1, routed)           0.000    24.535    dropControl/failHole5/conflict_i_1__3_n_0
    SLICE_X53Y14         FDRE                                         r  dropControl/failHole5/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.664    15.086    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X53Y14         FDRE                                         r  dropControl/failHole5/conflict_reg/C
                         clock pessimism              0.195    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X53Y14         FDRE (Setup_fdre_C_D)        0.031    15.277    dropControl/failHole5/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -24.535    
  -------------------------------------------------------------------
                         slack                                 -9.257    

Slack (VIOLATED) :        -9.153ns  (required time - arrival time)
  Source:                 dropControl/failHole4/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole6/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.150ns  (logic 10.176ns (53.139%)  route 8.974ns (46.861%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.086ns = ( 15.086 - 10.000 ) 
    Source Clock Delay      (SCD):    5.396ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.793     5.396    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  dropControl/failHole4/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDRE (Prop_fdre_C_Q)         0.456     5.852 r  dropControl/failHole4/conflict_reg/Q
                         net (fo=21, routed)          0.930     6.781    dropControl/failHole4/conflict_reg_0[0]
    SLICE_X52Y16         LUT4 (Prop_lut4_I0_O)        0.124     6.905 r  dropControl/failHole4/address_fb12_i_41/O
                         net (fo=1, routed)           0.159     7.064    dropControl/failHole4/address_fb12_i_41_n_0
    SLICE_X52Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  dropControl/failHole4/address_fb12_i_31__0/O
                         net (fo=34, routed)          1.117     8.305    dropControl/failHole2/address_fb1_reg_i_31
    SLICE_X53Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.429 f  dropControl/failHole2/address_fb12_i_33/O
                         net (fo=1, routed)           0.149     8.578    dropControl/failHole4/address_fb12_5
    SLICE_X53Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.702 f  dropControl/failHole4/address_fb12_i_22/O
                         net (fo=1, routed)           0.483     9.185    moveTheBall/address_fb12
    SLICE_X54Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.309 r  moveTheBall/address_fb12_i_11/O
                         net (fo=17, routed)          0.657     9.966    moveTheBall/A[4]
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.124    10.090 r  moveTheBall/conflict3_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000    10.090    dropControl/failHole6/conflict2__1_1[2]
    SLICE_X51Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.488 r  dropControl/failHole6/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.488    dropControl/failHole6/conflict3_carry__0_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.727 r  dropControl/failHole6/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.577    12.305    dropControl/failHole6/conflict3_carry__1_n_5
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214    16.519 r  dropControl/failHole6/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.521    dropControl/failHole6/conflict2__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.039 r  dropControl/failHole6/conflict2__1/P[0]
                         net (fo=2, routed)           1.223    19.262    dropControl/failHole6/conflict2__1_n_105
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.386 r  dropControl/failHole6/conflict2_carry_i_3__5/O
                         net (fo=1, routed)           0.000    19.386    dropControl/failHole6/conflict2_carry_i_3__5_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.919 r  dropControl/failHole6/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.919    dropControl/failHole6/conflict2_carry_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.242 r  dropControl/failHole6/conflict2_carry__0/O[1]
                         net (fo=1, routed)           1.161    21.403    dropControl/failHole6/conflict2_carry__0_n_6
    SLICE_X50Y14         LUT2 (Prop_lut2_I1_O)        0.306    21.709 r  dropControl/failHole6/conflict1_carry__4_i_3__5/O
                         net (fo=1, routed)           0.000    21.709    dropControl/failHole6/conflict1_carry__4_i_3__5_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.242 r  dropControl/failHole6/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.242    dropControl/failHole6/conflict1_carry__4_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.481 f  dropControl/failHole6/conflict1_carry__5/O[2]
                         net (fo=1, routed)           0.713    23.193    dropControl/failHole6/conflict1_carry__5_n_5
    SLICE_X53Y15         LUT4 (Prop_lut4_I0_O)        0.301    23.494 f  dropControl/failHole6/conflict_i_6__6/O
                         net (fo=1, routed)           0.394    23.889    dropControl/failHole6/conflict_i_6__6_n_0
    SLICE_X55Y14         LUT6 (Prop_lut6_I1_O)        0.124    24.013 f  dropControl/failHole6/conflict_i_2__0/O
                         net (fo=1, routed)           0.409    24.422    dropControl/failHole6/conflict_i_2__0_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I0_O)        0.124    24.546 r  dropControl/failHole6/conflict_i_1__2/O
                         net (fo=1, routed)           0.000    24.546    dropControl/failHole6/conflict_i_1__2_n_0
    SLICE_X52Y14         FDRE                                         r  dropControl/failHole6/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.664    15.086    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  dropControl/failHole6/conflict_reg/C
                         clock pessimism              0.309    15.396    
                         clock uncertainty           -0.035    15.360    
    SLICE_X52Y14         FDRE (Setup_fdre_C_D)        0.032    15.392    dropControl/failHole6/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -24.546    
  -------------------------------------------------------------------
                         slack                                 -9.153    

Slack (VIOLATED) :        -9.124ns  (required time - arrival time)
  Source:                 fh_pos_x_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole7/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.998ns  (logic 9.890ns (52.057%)  route 9.108ns (47.943%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.080ns = ( 15.080 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.794     5.397    CLK_IBUF_BUFG
    SLICE_X51Y18         FDRE                                         r  fh_pos_x_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.456     5.853 r  fh_pos_x_reg[20]/Q
                         net (fo=3, routed)           1.104     6.957    dropControl/failHole3/address_fb1_reg_i_32_0[3]
    SLICE_X52Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.081 f  dropControl/failHole3/address_fb1_reg_i_62/O
                         net (fo=1, routed)           0.403     7.484    dropControl/failHole3/address_fb1_reg_i_62_n_0
    SLICE_X53Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.608 f  dropControl/failHole3/address_fb1_reg_i_42/O
                         net (fo=1, routed)           0.599     8.207    dropControl/failHole4/address_fb1_reg_14
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.331 r  dropControl/failHole4/address_fb1_reg_i_32/O
                         net (fo=9, routed)           0.479     8.809    dropControl/failHole4/address_fb1_reg_i_32_n_0
    SLICE_X55Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.933 r  dropControl/failHole4/address_fb1_reg_i_17/O
                         net (fo=9, routed)           0.934     9.867    dropControl/failHole7/conflict2__4_0[0]
    SLICE_X35Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.393 r  dropControl/failHole7/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.393    dropControl/failHole7/conflict3_inferred__0/i__carry_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  dropControl/failHole7/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.507    dropControl/failHole7/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.746 r  dropControl/failHole7/conflict3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          1.449    12.195    dropControl/failHole7/conflict3_inferred__0/i__carry__1_n_5
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    16.409 r  dropControl/failHole7/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.411    dropControl/failHole7/conflict2__3_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    17.929 r  dropControl/failHole7/conflict2__4/P[2]
                         net (fo=2, routed)           0.991    18.920    dropControl/failHole7/conflict2__4_n_103
    SLICE_X12Y11         LUT2 (Prop_lut2_I0_O)        0.124    19.044 r  dropControl/failHole7/i__carry_i_1__6/O
                         net (fo=1, routed)           0.000    19.044    dropControl/failHole7/i__carry_i_1__6_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.420 r  dropControl/failHole7/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.420    dropControl/failHole7/conflict2_inferred__0/i__carry_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.743 r  dropControl/failHole7/conflict2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.965    20.707    dropControl/failHole7/conflict2_inferred__0/i__carry__0_n_6
    SLICE_X30Y12         LUT2 (Prop_lut2_I0_O)        0.306    21.013 r  dropControl/failHole7/conflict1_carry__4_i_3__6/O
                         net (fo=1, routed)           0.000    21.013    dropControl/failHole7/conflict1_carry__4_i_3__6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.656 f  dropControl/failHole7/conflict1_carry__4/O[3]
                         net (fo=1, routed)           1.086    22.742    dropControl/failHole7/conflict1_carry__4_n_4
    SLICE_X40Y14         LUT4 (Prop_lut4_I0_O)        0.307    23.049 f  dropControl/failHole7/conflict_i_8__6/O
                         net (fo=1, routed)           0.294    23.344    dropControl/failHole7/conflict_i_8__6_n_0
    SLICE_X41Y14         LUT5 (Prop_lut5_I4_O)        0.124    23.468 f  dropControl/failHole7/conflict_i_4__6/O
                         net (fo=1, routed)           0.803    24.271    dropControl/failHole7/conflict_i_4__6_n_0
    SLICE_X52Y19         LUT5 (Prop_lut5_I2_O)        0.124    24.395 r  dropControl/failHole7/conflict_i_1__1/O
                         net (fo=1, routed)           0.000    24.395    dropControl/failHole7/conflict_i_1__1_n_0
    SLICE_X52Y19         FDRE                                         r  dropControl/failHole7/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.658    15.080    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  dropControl/failHole7/conflict_reg/C
                         clock pessimism              0.195    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X52Y19         FDRE (Setup_fdre_C_D)        0.031    15.271    dropControl/failHole7/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -24.395    
  -------------------------------------------------------------------
                         slack                                 -9.124    

Slack (VIOLATED) :        -8.957ns  (required time - arrival time)
  Source:                 dropControl/failHole2/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/winHole/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.886ns  (logic 10.184ns (53.924%)  route 8.702ns (46.076%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.398ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.795     5.398    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  dropControl/failHole2/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.854 r  dropControl/failHole2/conflict_reg/Q
                         net (fo=20, routed)          1.038     6.891    dropControl/failHole1/address_fb1_reg_i_24__0[0]
    SLICE_X52Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.015 f  dropControl/failHole1/address_fb12_i_58/O
                         net (fo=1, routed)           0.731     7.746    dropControl/failHole1/address_fb12_i_58_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.870 f  dropControl/failHole1/address_fb12_i_38/O
                         net (fo=1, routed)           0.300     8.170    dropControl/failHole4/address_fb12_10
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  dropControl/failHole4/address_fb12_i_28/O
                         net (fo=9, routed)           0.818     9.112    dropControl/failHole4/address_fb12_i_28_n_0
    SLICE_X53Y25         LUT5 (Prop_lut5_I0_O)        0.124     9.236 r  dropControl/failHole4/address_fb12_i_16/O
                         net (fo=9, routed)           0.719     9.955    dropControl/winHole/DI[0]
    SLICE_X56Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.475 r  dropControl/winHole/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.475    dropControl/winHole/conflict3_carry_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.592 r  dropControl/winHole/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.592    dropControl/winHole/conflict3_carry__0_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.831 r  dropControl/winHole/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.381    12.212    dropControl/winHole/conflict3_carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.425 r  dropControl/winHole/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.427    dropControl/winHole/conflict2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.945 r  dropControl/winHole/conflict2__1/P[0]
                         net (fo=2, routed)           1.411    19.357    dropControl/winHole/conflict2__1_n_105
    SLICE_X70Y15         LUT2 (Prop_lut2_I0_O)        0.124    19.481 r  dropControl/winHole/conflict2_carry_i_3/O
                         net (fo=1, routed)           0.000    19.481    dropControl/winHole/conflict2_carry_i_3_n_0
    SLICE_X70Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.014 r  dropControl/winHole/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    20.014    dropControl/winHole/conflict2_carry_n_0
    SLICE_X70Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.337 r  dropControl/winHole/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.755    21.091    dropControl/winHole/conflict2_carry__0_n_6
    SLICE_X71Y22         LUT2 (Prop_lut2_I1_O)        0.306    21.397 r  dropControl/winHole/conflict1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    21.397    dropControl/winHole/conflict1_carry__4_i_3_n_0
    SLICE_X71Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.947 r  dropControl/winHole/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.947    dropControl/winHole/conflict1_carry__4_n_0
    SLICE_X71Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.186 f  dropControl/winHole/conflict1_carry__5/O[2]
                         net (fo=1, routed)           0.524    22.710    dropControl/winHole/conflict1_carry__5_n_5
    SLICE_X70Y23         LUT4 (Prop_lut4_I0_O)        0.302    23.012 f  dropControl/winHole/conflict_i_7/O
                         net (fo=1, routed)           0.307    23.320    dropControl/winHole/conflict_i_7_n_0
    SLICE_X70Y22         LUT6 (Prop_lut6_I1_O)        0.124    23.444 f  dropControl/winHole/conflict_i_3/O
                         net (fo=1, routed)           0.716    24.160    dropControl/winHole/conflict_i_3_n_0
    SLICE_X70Y21         LUT5 (Prop_lut5_I0_O)        0.124    24.284 r  dropControl/winHole/conflict_i_2__7/O
                         net (fo=1, routed)           0.000    24.284    dropControl/winHole/conflict_i_2__7_n_0
    SLICE_X70Y21         FDRE                                         r  dropControl/winHole/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.665    15.087    dropControl/winHole/CLK_IBUF_BUFG
    SLICE_X70Y21         FDRE                                         r  dropControl/winHole/conflict_reg/C
                         clock pessimism              0.195    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X70Y21         FDRE (Setup_fdre_C_D)        0.079    15.326    dropControl/winHole/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                         -24.284    
  -------------------------------------------------------------------
                         slack                                 -8.957    

Slack (VIOLATED) :        -5.856ns  (required time - arrival time)
  Source:                 getAllPos/x_succeeded_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAllPos/genDecide/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.714ns  (logic 9.643ns (61.366%)  route 6.071ns (38.634%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.794     5.397    getAllPos/CLK_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  getAllPos/x_succeeded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.518     5.915 r  getAllPos/x_succeeded_reg[6]/Q
                         net (fo=1, routed)           0.964     6.878    getAllPos/genDecide/conflict2__4_0[6]
    SLICE_X56Y43         LUT2 (Prop_lut2_I1_O)        0.124     7.002 r  getAllPos/genDecide/i__carry__0_i_2__8/O
                         net (fo=1, routed)           0.000     7.002    getAllPos/genDecide/i__carry__0_i_2__8_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.382 r  getAllPos/genDecide/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    getAllPos/genDecide/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.705 r  getAllPos/genDecide/conflict3_inferred__0/i__carry__1/O[1]
                         net (fo=62, routed)          2.065     9.771    getAllPos/genDecide/conflict3[31]
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    13.989 r  getAllPos/genDecide/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    13.991    getAllPos/genDecide/conflict2__3_n_106
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.509 r  getAllPos/genDecide/conflict2__4/P[1]
                         net (fo=2, routed)           1.229    16.737    getAllPos/genDecide/conflict2__4_n_104
    SLICE_X79Y55         LUT2 (Prop_lut2_I0_O)        0.124    16.861 r  getAllPos/genDecide/i__carry_i_2__7/O
                         net (fo=1, routed)           0.000    16.861    getAllPos/genDecide/i__carry_i_2__7_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.259 r  getAllPos/genDecide/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    17.259    getAllPos/genDecide/conflict2_inferred__0/i__carry_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.593 r  getAllPos/genDecide/conflict2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.674    18.267    getAllPos/genDecide/conflict2_inferred__0/i__carry__0_n_6
    SLICE_X78Y56         LUT2 (Prop_lut2_I0_O)        0.303    18.570 r  getAllPos/genDecide/conflict1_carry__4_i_3__7/O
                         net (fo=1, routed)           0.000    18.570    getAllPos/genDecide/conflict1_carry__4_i_3__7_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.103 r  getAllPos/genDecide/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.103    getAllPos/genDecide/conflict1_carry__4_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.220 r  getAllPos/genDecide/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.220    getAllPos/genDecide/conflict1_carry__5_n_0
    SLICE_X78Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.543 f  getAllPos/genDecide/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.831    20.374    getAllPos/genDecide/conflict1_carry__6_n_6
    SLICE_X81Y57         LUT6 (Prop_lut6_I1_O)        0.306    20.680 r  getAllPos/genDecide/conflict_i_3__7/O
                         net (fo=1, routed)           0.306    20.986    getAllPos/genDecide/conflict_i_3__7_n_0
    SLICE_X80Y56         LUT6 (Prop_lut6_I2_O)        0.124    21.110 r  getAllPos/genDecide/conflict_i_1__0/O
                         net (fo=1, routed)           0.000    21.110    getAllPos/genDecide/conflict_i_1__0_n_0
    SLICE_X80Y56         FDRE                                         r  getAllPos/genDecide/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.603    15.026    getAllPos/genDecide/CLK_IBUF_BUFG
    SLICE_X80Y56         FDRE                                         r  getAllPos/genDecide/conflict_reg/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X80Y56         FDRE (Setup_fdre_C_D)        0.077    15.254    getAllPos/genDecide/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -21.111    
  -------------------------------------------------------------------
                         slack                                 -5.856    

Slack (VIOLATED) :        -3.375ns  (required time - arrival time)
  Source:                 drawScreen/drawLayers/fh_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawFailhole/address_fb1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.938ns  (logic 6.425ns (53.822%)  route 5.513ns (46.178%))
  Logic Levels:           3  (DSP48E1=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.626     5.229    drawScreen/drawLayers/CLK_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  drawScreen/drawLayers/fh_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  drawScreen/drawLayers/fh_cnt_reg[1]/Q
                         net (fo=38, routed)          3.564     9.311    drawScreen/drawLayers/drawFailhole/address_fb1_reg_2
    SLICE_X53Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.435 r  drawScreen/drawLayers/drawFailhole/address_fb12_i_32__0/O
                         net (fo=1, routed)           0.000     9.435    drawScreen/drawLayers/drawFailhole/address_fb12_i_32__0_n_0
    SLICE_X53Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.647 r  drawScreen/drawLayers/drawFailhole/address_fb12_i_16__0/O
                         net (fo=1, routed)           1.946    11.593    drawScreen/drawLayers/drawFailhole/address_fb12_i_16__0_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[0])
                                                      5.571    17.164 r  drawScreen/drawLayers/drawFailhole/address_fb12/PCOUT[0]
                         net (fo=1, routed)           0.002    17.166    drawScreen/drawLayers/drawFailhole/address_fb12_n_153
    DSP48_X0Y21          DSP48E1                                      r  drawScreen/drawLayers/drawFailhole/address_fb1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        1.617    15.039    drawScreen/drawLayers/drawFailhole/CLK_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  drawScreen/drawLayers/drawFailhole/address_fb1_reg/CLK
                         clock pessimism              0.187    15.226    
                         clock uncertainty           -0.035    15.191    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.791    drawScreen/drawLayers/drawFailhole/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                         -17.166    
  -------------------------------------------------------------------
                         slack                                 -3.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 drawScreen/datain_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_b/memory_array_reg_1_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.046%)  route 0.230ns (61.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.641     1.561    drawScreen/CLK_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  drawScreen/datain_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  drawScreen/datain_b_reg[4]/Q
                         net (fo=2, routed)           0.230     1.932    drawScreen/vram_b/memory_array_reg_0_5_0[4]
    RAMB36_X0Y9          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.959     2.124    drawScreen/vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_4/CLKARDCLK
                         clock pessimism             -0.504     1.620    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.916    drawScreen/vram_b/memory_array_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.191%)  route 0.249ns (63.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.618     1.538    getAllPos/CLK_IBUF_BUFG
    SLICE_X51Y24         FDRE                                         r  getAllPos/o_rand_list_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  getAllPos/o_rand_list_reg[33]/Q
                         net (fo=2, routed)           0.249     1.928    rand_list[33]
    SLICE_X53Y16         FDRE                                         r  fh_pos_x_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.897     2.062    CLK_IBUF_BUFG
    SLICE_X53Y16         FDRE                                         r  fh_pos_x_reg[33]/C
                         clock pessimism             -0.254     1.808    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.066     1.874    fh_pos_x_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 drawScreen/address_b_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_b/memory_array_reg_0_4/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.115%)  route 0.170ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.640     1.560    drawScreen/CLK_IBUF_BUFG
    SLICE_X8Y41          FDRE                                         r  drawScreen/address_b_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     1.724 r  drawScreen/address_b_reg[13]/Q
                         net (fo=12, routed)          0.170     1.894    drawScreen/vram_b/Q[13]
    RAMB36_X0Y8          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_0_4/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.958     2.123    drawScreen/vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_0_4/CLKARDCLK
                         clock pessimism             -0.504     1.619    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.802    drawScreen/vram_b/memory_array_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 drawScreen/address_b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_b/memory_array_reg_1_5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.642%)  route 0.176ns (54.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.639     1.559    drawScreen/CLK_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  drawScreen/address_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.148     1.707 r  drawScreen/address_b_reg[7]/Q
                         net (fo=12, routed)          0.176     1.883    drawScreen/vram_b/Q[7]
    RAMB36_X0Y7          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.956     2.121    drawScreen/vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_5/CLKARDCLK
                         clock pessimism             -0.504     1.617    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     1.747    drawScreen/vram_b/memory_array_reg_1_5
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 getAccel/getXY/U0/Data_Reg_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAccel/getXY/U0/Data_Reg_reg[7][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.526%)  route 0.071ns (33.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.633     1.553    getAccel/getXY/U0/SYSCLK
    SLICE_X44Y41         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  getAccel/getXY/U0/Data_Reg_reg[6][3]/Q
                         net (fo=3, routed)           0.071     1.765    getAccel/getXY/U0/in[11]
    SLICE_X44Y41         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[7][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.908     2.073    getAccel/getXY/U0/SYSCLK
    SLICE_X44Y41         FDRE                                         r  getAccel/getXY/U0/Data_Reg_reg[7][3]/C
                         clock pessimism             -0.520     1.553    
    SLICE_X44Y41         FDRE (Hold_fdre_C_D)         0.076     1.629    getAccel/getXY/U0/Data_Reg_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 drawScreen/address_b_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_b/memory_array_reg_0_4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.463%)  route 0.178ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.640     1.560    drawScreen/CLK_IBUF_BUFG
    SLICE_X8Y41          FDRE                                         r  drawScreen/address_b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.148     1.708 r  drawScreen/address_b_reg[8]/Q
                         net (fo=12, routed)          0.178     1.885    drawScreen/vram_b/Q[8]
    RAMB36_X0Y8          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_0_4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.958     2.123    drawScreen/vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_0_4/CLKARDCLK
                         clock pessimism             -0.504     1.619    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     1.749    drawScreen/vram_b/memory_array_reg_0_4
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rstClr/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAllPos/randomX/rand_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.226ns (46.033%)  route 0.265ns (53.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.561     1.480    rstClr/CLK_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  rstClr/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  rstClr/cnt_reg[3]/Q
                         net (fo=42, routed)          0.265     1.873    getAllPos/randomX/Q[0]
    SLICE_X57Y66         LUT4 (Prop_lut4_I1_O)        0.098     1.971 r  getAllPos/randomX/rand_value[15]_i_1/O
                         net (fo=1, routed)           0.000     1.971    getAllPos/randomX/rand_value[15]_i_1_n_0
    SLICE_X57Y66         FDRE                                         r  getAllPos/randomX/rand_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.828     1.993    getAllPos/randomX/CLK_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  getAllPos/randomX/rand_value_reg[15]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.091     1.833    getAllPos/randomX/rand_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.266%)  route 0.341ns (70.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.618     1.538    getAllPos/CLK_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  getAllPos/o_rand_list_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  getAllPos/o_rand_list_reg[53]/Q
                         net (fo=2, routed)           0.341     2.020    rand_list[53]
    SLICE_X52Y15         FDRE                                         r  fh_pos_x_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.898     2.063    CLK_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  fh_pos_x_reg[53]/C
                         clock pessimism             -0.254     1.809    
    SLICE_X52Y15         FDRE (Hold_fdre_C_D)         0.072     1.881    fh_pos_x_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wh_pos_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.521%)  route 0.337ns (70.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.620     1.540    getAllPos/CLK_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  getAllPos/o_rand_list_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  getAllPos/o_rand_list_reg[162]/Q
                         net (fo=2, routed)           0.337     2.018    rand_list[162]
    SLICE_X51Y19         FDRE                                         r  wh_pos_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.895     2.060    CLK_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  wh_pos_y_reg[2]/C
                         clock pessimism             -0.254     1.806    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.072     1.878    wh_pos_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bl_pos_initial_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moveTheBall/bl_x_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.729%)  route 0.093ns (33.271%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.625     1.545    CLK_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  bl_pos_initial_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     1.686 r  bl_pos_initial_x_reg[6]/Q
                         net (fo=11, routed)          0.093     1.779    moveTheBall/pos_x/bl_x_reg_reg[8][6]
    SLICE_X54Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.824 r  moveTheBall/pos_x/bl_x_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.824    moveTheBall/pos_x_n_27
    SLICE_X54Y16         FDRE                                         r  moveTheBall/bl_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1130, routed)        0.897     2.062    moveTheBall/CLK_IBUF_BUFG
    SLICE_X54Y16         FDRE                                         r  moveTheBall/bl_x_reg_reg[6]/C
                         clock pessimism             -0.504     1.558    
    SLICE_X54Y16         FDRE (Hold_fdre_C_D)         0.121     1.679    moveTheBall/bl_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y24   drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   drawScreen/vram_a/memory_array_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   drawScreen/vram_a/memory_array_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   drawScreen/vram_a/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   drawScreen/vram_a/memory_array_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   drawScreen/vram_a/memory_array_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   drawScreen/vram_a/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   drawScreen/vram_a/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   drawScreen/vram_a/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   drawScreen/vram_a/memory_array_reg_1_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y18  fh_pos_x_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y18  fh_pos_x_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y18  fh_pos_x_reg[34]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y20  fh_pos_x_reg[36]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y18  fh_pos_x_reg[40]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y19  fh_pos_x_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y18  fh_pos_x_reg[50]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y18  fh_pos_x_reg[52]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y23  bl_pos_initial_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y20  fh_pos_x_reg[58]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y16  fh_pos_x_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y17  fh_pos_x_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y16  fh_pos_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y16  fh_pos_x_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y18  bl_pos_initial_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y17  fh_pos_x_reg[37]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y16  fh_pos_x_reg[41]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y17  fh_pos_x_reg[47]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y16  fh_pos_x_reg[51]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y24  bl_pos_initial_y_reg[0]/C



