{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 03 10:47:56 2011 " "Info: Processing started: Sat Sep 03 10:47:56 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off key_fsm -c key_fsm " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off key_fsm -c key_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "key_fsm EP2C5Q208C8 " "Info: Selected device EP2C5Q208C8 for design \"key_fsm\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Info: Device EP2C8Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "109 109 " "Warning: No exact pin location assignment(s) for 109 pins of 109 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { clk } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 2 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCH\[0\] " "Info: Pin SRCH\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCH\[1\] " "Info: Pin SRCH\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCH\[2\] " "Info: Pin SRCH\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCH\[3\] " "Info: Pin SRCH\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCH\[4\] " "Info: Pin SRCH\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[4] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCH\[5\] " "Info: Pin SRCH\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[5] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCH\[6\] " "Info: Pin SRCH\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[6] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCH\[7\] " "Info: Pin SRCH\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[7] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCL\[0\] " "Info: Pin SRCL\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCL[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCL[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCL\[1\] " "Info: Pin SRCL\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCL[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCL[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCL\[2\] " "Info: Pin SRCL\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCL[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCL[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCL\[3\] " "Info: Pin SRCL\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCL[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCL[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCL\[4\] " "Info: Pin SRCL\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCL[4] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCL[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCL\[5\] " "Info: Pin SRCL\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCL[5] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCL[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCL\[6\] " "Info: Pin SRCL\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCL[6] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCL[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRCL\[7\] " "Info: Pin SRCL\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCL[7] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCL[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTH\[0\] " "Info: Pin DSTH\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTH\[1\] " "Info: Pin DSTH\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTH\[2\] " "Info: Pin DSTH\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTH\[3\] " "Info: Pin DSTH\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTH\[4\] " "Info: Pin DSTH\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[4] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTH\[5\] " "Info: Pin DSTH\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[5] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTH\[6\] " "Info: Pin DSTH\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[6] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTH\[7\] " "Info: Pin DSTH\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[7] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTL\[0\] " "Info: Pin DSTL\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTL[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTL[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTL\[1\] " "Info: Pin DSTL\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTL[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTL[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTL\[2\] " "Info: Pin DSTL\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTL[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTL[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTL\[3\] " "Info: Pin DSTL\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTL[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTL[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTL\[4\] " "Info: Pin DSTL\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTL[4] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTL[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTL\[5\] " "Info: Pin DSTL\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTL[5] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTL[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTL\[6\] " "Info: Pin DSTL\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTL[6] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTL[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DSTL\[7\] " "Info: Pin DSTL\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTL[7] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTL[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP\[0\] " "Info: Pin ALU_OP\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALU_OP[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP\[1\] " "Info: Pin ALU_OP\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALU_OP[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP\[2\] " "Info: Pin ALU_OP\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALU_OP[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP\[3\] " "Info: Pin ALU_OP\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALU_OP[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP\[4\] " "Info: Pin ALU_OP\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALU_OP[4] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP\[5\] " "Info: Pin ALU_OP\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALU_OP[5] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP\[6\] " "Info: Pin ALU_OP\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALU_OP[6] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_OP\[7\] " "Info: Pin ALU_OP\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALU_OP[7] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "finish " "Info: Pin finish not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { finish } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 12 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { finish } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_display " "Info: Pin num_display not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_display } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 13 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_display } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A0\[0\] " "Info: Pin num_A0\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A0[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A0\[1\] " "Info: Pin num_A0\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A0[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A0\[2\] " "Info: Pin num_A0\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A0[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A0\[3\] " "Info: Pin num_A0\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A0[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A1\[0\] " "Info: Pin num_A1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A1[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A1\[1\] " "Info: Pin num_A1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A1[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A1\[2\] " "Info: Pin num_A1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A1[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A1\[3\] " "Info: Pin num_A1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A1[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A2\[0\] " "Info: Pin num_A2\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A2[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A2\[1\] " "Info: Pin num_A2\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A2[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A2\[2\] " "Info: Pin num_A2\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A2[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_A2\[3\] " "Info: Pin num_A2\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_A2[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_A2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B0\[0\] " "Info: Pin num_B0\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B0[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B0\[1\] " "Info: Pin num_B0\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B0[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B0\[2\] " "Info: Pin num_B0\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B0[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B0\[3\] " "Info: Pin num_B0\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B0[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B1\[0\] " "Info: Pin num_B1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B1[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B1\[1\] " "Info: Pin num_B1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B1[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B1\[2\] " "Info: Pin num_B1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B1[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B1\[3\] " "Info: Pin num_B1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B1[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B2\[0\] " "Info: Pin num_B2\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B2[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B2\[1\] " "Info: Pin num_B2\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B2[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B2\[2\] " "Info: Pin num_B2\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B2[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num_B2\[3\] " "Info: Pin num_B2\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num_B2[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[0\] " "Info: Pin DST\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[1\] " "Info: Pin DST\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[2\] " "Info: Pin DST\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[3\] " "Info: Pin DST\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[4\] " "Info: Pin DST\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[4] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[5\] " "Info: Pin DST\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[5] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[6\] " "Info: Pin DST\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[6] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[7\] " "Info: Pin DST\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[7] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[8\] " "Info: Pin DST\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[8] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[9\] " "Info: Pin DST\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[9] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[10\] " "Info: Pin DST\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[10] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[11\] " "Info: Pin DST\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[11] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[12\] " "Info: Pin DST\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[12] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[13\] " "Info: Pin DST\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[13] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[14\] " "Info: Pin DST\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[14] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DST\[15\] " "Info: Pin DST\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[15] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[0\] " "Info: Pin SRC\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[1\] " "Info: Pin SRC\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[2\] " "Info: Pin SRC\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[3\] " "Info: Pin SRC\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[4\] " "Info: Pin SRC\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[4] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[5\] " "Info: Pin SRC\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[5] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[6\] " "Info: Pin SRC\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[6] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[7\] " "Info: Pin SRC\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[7] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[8\] " "Info: Pin SRC\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[8] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[9\] " "Info: Pin SRC\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[9] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[10\] " "Info: Pin SRC\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[10] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[11\] " "Info: Pin SRC\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[11] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[12\] " "Info: Pin SRC\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[12] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[13\] " "Info: Pin SRC\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[13] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[14\] " "Info: Pin SRC\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[14] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRC\[15\] " "Info: Pin SRC\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[15] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key " "Info: Pin key not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { key } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { reset } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 3 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "symbol\[0\] " "Info: Pin symbol\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { symbol[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 5 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { symbol[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "symbol\[3\] " "Info: Pin symbol\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { symbol[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 5 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { symbol[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "symbol\[1\] " "Info: Pin symbol\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { symbol[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 5 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { symbol[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "symbol\[2\] " "Info: Pin symbol\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { symbol[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 5 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { symbol[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num\[0\] " "Info: Pin num\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num[0] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 4 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num\[1\] " "Info: Pin num\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num[1] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 4 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num\[2\] " "Info: Pin num\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num[2] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 4 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "num\[3\] " "Info: Pin num\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { num[3] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 4 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node key (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { key } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "108 unused 3.3V 10 98 0 " "Info: Number of I/O pins in group: 108 (unused VREF, 3.3V VCCIO, 10 input, 98 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 31 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register num_B1\[0\]~reg0 register DSTH\[3\]~reg0 -5.573 ns " "Info: Slack time is -5.573 ns between source register \"num_B1\[0\]~reg0\" and destination register \"DSTH\[3\]~reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"key\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns key 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'key'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns key~clkctrl 2 COMB Unassigned 61 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 61; COMB Node = 'key~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { key key~clkctrl } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns DSTH\[3\]~reg0 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'DSTH\[3\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { key~clkctrl DSTH[3]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"key\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns key 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'key'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns key~clkctrl 2 COMB Unassigned 61 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 61; COMB Node = 'key~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { key key~clkctrl } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns DSTH\[3\]~reg0 3 REG Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'DSTH\[3\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { key~clkctrl DSTH[3]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"key\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns key 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'key'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns key~clkctrl 2 COMB Unassigned 61 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 61; COMB Node = 'key~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { key key~clkctrl } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns num_B1\[0\]~reg0 3 REG Unassigned 12 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'num_B1\[0\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { key~clkctrl num_B1[0]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"key\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns key 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'key'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns key~clkctrl 2 COMB Unassigned 61 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 61; COMB Node = 'key~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { key key~clkctrl } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns num_B1\[0\]~reg0 3 REG Unassigned 12 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'num_B1\[0\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { key~clkctrl num_B1[0]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 6 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.309 ns - Longest register register " "Info: - Longest register to register delay is 6.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num_B1\[0\]~reg0 1 REG Unassigned 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 12; REG Node = 'num_B1\[0\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[0]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.370 ns) 1.596 ns Add3~4 2 COMB Unassigned 2 " "Info: 2: + IC(1.226 ns) + CELL(0.370 ns) = 1.596 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add3~4'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { num_B1[0]~reg0 Add3~4 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 3.511 ns Add4~11 3 COMB Unassigned 2 " "Info: 3: + IC(1.294 ns) + CELL(0.621 ns) = 3.511 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add4~11'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { Add3~4 Add4~11 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.017 ns Add4~12 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 4.017 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add4~12'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add4~11 Add4~12 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 5.523 ns Add5~15 5 COMB Unassigned 2 " "Info: 5: + IC(0.885 ns) + CELL(0.621 ns) = 5.523 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add5~15'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Add4~12 Add5~15 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.609 ns Add5~17 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.609 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add5~17'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add5~15 Add5~17 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.695 ns Add5~19 7 COMB Unassigned 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.695 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Add5~19'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add5~17 Add5~19 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.201 ns Add5~20 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.201 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add5~20'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add5~19 Add5~20 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.309 ns DSTH\[3\]~reg0 9 REG Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.309 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'DSTH\[3\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Add5~20 DSTH[3]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.904 ns ( 46.03 % ) " "Info: Total cell delay = 2.904 ns ( 46.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.405 ns ( 53.97 % ) " "Info: Total interconnect delay = 3.405 ns ( 53.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.309 ns" { num_B1[0]~reg0 Add3~4 Add4~11 Add4~12 Add5~15 Add5~17 Add5~19 Add5~20 DSTH[3]~reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.309 ns" { num_B1[0]~reg0 Add3~4 Add4~11 Add4~12 Add5~15 Add5~17 Add5~19 Add5~20 DSTH[3]~reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.309 ns register register " "Info: Estimated most critical path is register to register delay of 6.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num_B1\[0\]~reg0 1 REG LAB_X21_Y5 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y5; Fanout = 12; REG Node = 'num_B1\[0\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { num_B1[0]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.370 ns) 1.596 ns Add3~4 2 COMB LAB_X21_Y6 2 " "Info: 2: + IC(1.226 ns) + CELL(0.370 ns) = 1.596 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'Add3~4'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { num_B1[0]~reg0 Add3~4 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.621 ns) 3.511 ns Add4~11 3 COMB LAB_X21_Y5 2 " "Info: 3: + IC(1.294 ns) + CELL(0.621 ns) = 3.511 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'Add4~11'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.915 ns" { Add3~4 Add4~11 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.017 ns Add4~12 4 COMB LAB_X21_Y5 2 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 4.017 ns; Loc. = LAB_X21_Y5; Fanout = 2; COMB Node = 'Add4~12'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add4~11 Add4~12 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 5.523 ns Add5~15 5 COMB LAB_X22_Y5 2 " "Info: 5: + IC(0.885 ns) + CELL(0.621 ns) = 5.523 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'Add5~15'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Add4~12 Add5~15 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.609 ns Add5~17 6 COMB LAB_X22_Y5 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 5.609 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'Add5~17'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add5~15 Add5~17 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.695 ns Add5~19 7 COMB LAB_X22_Y5 1 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.695 ns; Loc. = LAB_X22_Y5; Fanout = 1; COMB Node = 'Add5~19'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add5~17 Add5~19 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.201 ns Add5~20 8 COMB LAB_X22_Y5 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 6.201 ns; Loc. = LAB_X22_Y5; Fanout = 2; COMB Node = 'Add5~20'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add5~19 Add5~20 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.309 ns DSTH\[3\]~reg0 9 REG LAB_X22_Y5 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.309 ns; Loc. = LAB_X22_Y5; Fanout = 1; REG Node = 'DSTH\[3\]~reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Add5~20 DSTH[3]~reg0 } "NODE_NAME" } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.904 ns ( 46.03 % ) " "Info: Total cell delay = 2.904 ns ( 46.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.405 ns ( 53.97 % ) " "Info: Total interconnect delay = 3.405 ns ( 53.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.309 ns" { num_B1[0]~reg0 Add3~4 Add4~11 Add4~12 Add5~15 Add5~17 Add5~19 Add5~20 DSTH[3]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "98 " "Warning: Found 98 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCH\[0\] 0 " "Info: Pin \"SRCH\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCH\[1\] 0 " "Info: Pin \"SRCH\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCH\[2\] 0 " "Info: Pin \"SRCH\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCH\[3\] 0 " "Info: Pin \"SRCH\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCH\[4\] 0 " "Info: Pin \"SRCH\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCH\[5\] 0 " "Info: Pin \"SRCH\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCH\[6\] 0 " "Info: Pin \"SRCH\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCH\[7\] 0 " "Info: Pin \"SRCH\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCL\[0\] 0 " "Info: Pin \"SRCL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCL\[1\] 0 " "Info: Pin \"SRCL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCL\[2\] 0 " "Info: Pin \"SRCL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCL\[3\] 0 " "Info: Pin \"SRCL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCL\[4\] 0 " "Info: Pin \"SRCL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCL\[5\] 0 " "Info: Pin \"SRCL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCL\[6\] 0 " "Info: Pin \"SRCL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRCL\[7\] 0 " "Info: Pin \"SRCL\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTH\[0\] 0 " "Info: Pin \"DSTH\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTH\[1\] 0 " "Info: Pin \"DSTH\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTH\[2\] 0 " "Info: Pin \"DSTH\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTH\[3\] 0 " "Info: Pin \"DSTH\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTH\[4\] 0 " "Info: Pin \"DSTH\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTH\[5\] 0 " "Info: Pin \"DSTH\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTH\[6\] 0 " "Info: Pin \"DSTH\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTH\[7\] 0 " "Info: Pin \"DSTH\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTL\[0\] 0 " "Info: Pin \"DSTL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTL\[1\] 0 " "Info: Pin \"DSTL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTL\[2\] 0 " "Info: Pin \"DSTL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTL\[3\] 0 " "Info: Pin \"DSTL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTL\[4\] 0 " "Info: Pin \"DSTL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTL\[5\] 0 " "Info: Pin \"DSTL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTL\[6\] 0 " "Info: Pin \"DSTL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSTL\[7\] 0 " "Info: Pin \"DSTL\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OP\[0\] 0 " "Info: Pin \"ALU_OP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OP\[1\] 0 " "Info: Pin \"ALU_OP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OP\[2\] 0 " "Info: Pin \"ALU_OP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OP\[3\] 0 " "Info: Pin \"ALU_OP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OP\[4\] 0 " "Info: Pin \"ALU_OP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OP\[5\] 0 " "Info: Pin \"ALU_OP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OP\[6\] 0 " "Info: Pin \"ALU_OP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_OP\[7\] 0 " "Info: Pin \"ALU_OP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "finish 0 " "Info: Pin \"finish\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_display 0 " "Info: Pin \"num_display\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A0\[0\] 0 " "Info: Pin \"num_A0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A0\[1\] 0 " "Info: Pin \"num_A0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A0\[2\] 0 " "Info: Pin \"num_A0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A0\[3\] 0 " "Info: Pin \"num_A0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A1\[0\] 0 " "Info: Pin \"num_A1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A1\[1\] 0 " "Info: Pin \"num_A1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A1\[2\] 0 " "Info: Pin \"num_A1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A1\[3\] 0 " "Info: Pin \"num_A1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A2\[0\] 0 " "Info: Pin \"num_A2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A2\[1\] 0 " "Info: Pin \"num_A2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A2\[2\] 0 " "Info: Pin \"num_A2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_A2\[3\] 0 " "Info: Pin \"num_A2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B0\[0\] 0 " "Info: Pin \"num_B0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B0\[1\] 0 " "Info: Pin \"num_B0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B0\[2\] 0 " "Info: Pin \"num_B0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B0\[3\] 0 " "Info: Pin \"num_B0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B1\[0\] 0 " "Info: Pin \"num_B1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B1\[1\] 0 " "Info: Pin \"num_B1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B1\[2\] 0 " "Info: Pin \"num_B1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B1\[3\] 0 " "Info: Pin \"num_B1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B2\[0\] 0 " "Info: Pin \"num_B2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B2\[1\] 0 " "Info: Pin \"num_B2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B2\[2\] 0 " "Info: Pin \"num_B2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "num_B2\[3\] 0 " "Info: Pin \"num_B2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[0\] 0 " "Info: Pin \"DST\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[1\] 0 " "Info: Pin \"DST\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[2\] 0 " "Info: Pin \"DST\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[3\] 0 " "Info: Pin \"DST\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[4\] 0 " "Info: Pin \"DST\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[5\] 0 " "Info: Pin \"DST\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[6\] 0 " "Info: Pin \"DST\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[7\] 0 " "Info: Pin \"DST\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[8\] 0 " "Info: Pin \"DST\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[9\] 0 " "Info: Pin \"DST\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[10\] 0 " "Info: Pin \"DST\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[11\] 0 " "Info: Pin \"DST\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[12\] 0 " "Info: Pin \"DST\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[13\] 0 " "Info: Pin \"DST\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[14\] 0 " "Info: Pin \"DST\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DST\[15\] 0 " "Info: Pin \"DST\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[0\] 0 " "Info: Pin \"SRC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[1\] 0 " "Info: Pin \"SRC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[2\] 0 " "Info: Pin \"SRC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[3\] 0 " "Info: Pin \"SRC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[4\] 0 " "Info: Pin \"SRC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[5\] 0 " "Info: Pin \"SRC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[6\] 0 " "Info: Pin \"SRC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[7\] 0 " "Info: Pin \"SRC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[8\] 0 " "Info: Pin \"SRC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[9\] 0 " "Info: Pin \"SRC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[10\] 0 " "Info: Pin \"SRC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[11\] 0 " "Info: Pin \"SRC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[12\] 0 " "Info: Pin \"SRC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[13\] 0 " "Info: Pin \"SRC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[14\] 0 " "Info: Pin \"SRC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRC\[15\] 0 " "Info: Pin \"SRC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "19 " "Warning: Following 19 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRCH\[4\] GND " "Info: Pin SRCH\[4\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[4] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRCH\[5\] GND " "Info: Pin SRCH\[5\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[5] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRCH\[6\] GND " "Info: Pin SRCH\[6\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[6] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRCH\[7\] GND " "Info: Pin SRCH\[7\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRCH[7] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRCH[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DSTH\[4\] GND " "Info: Pin DSTH\[4\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[4] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DSTH\[5\] GND " "Info: Pin DSTH\[5\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[5] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DSTH\[6\] GND " "Info: Pin DSTH\[6\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[6] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DSTH\[7\] GND " "Info: Pin DSTH\[7\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DSTH[7] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DSTH[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALU_OP\[5\] GND " "Info: Pin ALU_OP\[5\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALU_OP[5] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALU_OP\[6\] GND " "Info: Pin ALU_OP\[6\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALU_OP[6] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ALU_OP\[7\] GND " "Info: Pin ALU_OP\[7\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALU_OP[7] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 42 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_OP[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DST\[12\] GND " "Info: Pin DST\[12\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[12] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DST\[13\] GND " "Info: Pin DST\[13\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[13] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DST\[14\] GND " "Info: Pin DST\[14\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[14] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DST\[15\] GND " "Info: Pin DST\[15\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DST[15] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 20 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DST[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRC\[12\] GND " "Info: Pin SRC\[12\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[12] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRC\[13\] GND " "Info: Pin SRC\[13\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[13] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRC\[14\] GND " "Info: Pin SRC\[14\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[14] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRC\[15\] GND " "Info: Pin SRC\[15\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { SRC[15] } } } { "key_fsm.v" "" { Text "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.v" 21 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRC[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.fit.smsg " "Info: Generated suppressed messages file E:/Studies/Sophomore/EDA/Summer/Task 2/key_fsm/key_fsm.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 03 10:47:59 2011 " "Info: Processing ended: Sat Sep 03 10:47:59 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
