#******************************************************************************
#**                                                                          **
#** Copyright (C) Infineon Technologies (2014)                               **
#**                                                                          **
#** All rights reserved.                                                     **
#**                                                                          **
#** This document contains proprietary information belonging to Infineon     **
#** Technologies. Passing on and copying of this document, and communication **
#** of its contents is not permitted without prior written authorization.    **
#**                                                                          **
#******************************************************************************
#**                                                                          **
#** $FILENAME   : AURIX_TC234.properties $                                   **
#**                                                                          **
#** $CC VERSION : \main\25 $                                                 **
#**                                                                          **
#** $DATE       : 2016-07-20 $                                               **
#**                                                                          **
#** AUTHOR      : DL-AUTOSAR-Engineering                                     **
#**                                                                          **
#** VENDOR      : Infineon Technologies                                      **
#**                                                                          **
#** DESCRIPTION : Resource manager for TC234                                 **
#**                UniqueId:234 stands for TC23x 144 pin package.            **
#**                                                                          **
#**  MAY BE CHANGED BY USER [yes/no]: No                                     **
#**                                                                          **
#******************************************************************************

#******************************************************************************
#                            Common Published Info
#******************************************************************************
Rel.Derivate: _TRICORE_TC234
Rel.SubDerivate:TC234LA_32F200F,TC234LX_32F200F,TC234L_32F200F,TC234LP_16F200F,TC234LP_32F200F

#******************************************************************************
#                                   PORT
#******************************************************************************

# Variable to specify maximum available Ports
Port.MaxAvailablePort: 41
# Variables to specify all the I/O and the read only ports that exist on the microcontroller
Port.PortsAvailable: _0_ _2_ _10_ _11_ _13_ _14_ _15_ _20_ _21_ _22_ _23_ _33_ _34_ _40_ _41_

# Variables to specify the read only ports that exist on the microcontroller
Port.AvailableReadOnlyPorts: _40_ _41_

# Variable to specify the list of PCSR supporting register for Ethernet signals
Port.AvailablePCSREth: 

# Variable to specify the PCSR pin pair available
Port.Port0_AvailablePinPCSR:
Port.Port2_AvailablePinPCSR:
Port.Port10_AvailablePinPCSR:
Port.Port11_AvailablePinPCSR:  
Port.Port13_AvailablePinPCSR:
Port.Port14_AvailablePinPCSR:
Port.Port15_AvailablePinPCSR:
Port.Port20_AvailablePinPCSR:
Port.Port21_AvailablePinPCSR:
Port.Port22_AvailablePinPCSR:
Port.Port23_AvailablePinPCSR:
Port.Port33_AvailablePinPCSR:
Port.Port34_AvailablePinPCSR:
Port.Port40_AvailablePinPCSR:  1 2 9 10
Port.Port41_AvailablePinPCSR:  1 2 9 10

# Variable to specify the list of PCSR supporting register for VADC signals
Port.AvailablePCSRVADC: _40_ _41_
# Variables to specify the ports that support analog/digital inputs i.e., support Pn_DISC register
Port.AvailableAnalogDigitalPorts: _40_ _41_

# Variables to specify the last read only port that exist on the microcontroller
Port.AvailableLastAnalogPort: _41_

# Variables to specify the available pins for each of the port for the microcontroller
Port.Port0_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _12_
Port.Port2_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Port.Port10_AvailablePins: _1_ _2_ _3_ _5_ _6_
Port.Port11_AvailablePins: _2_ _3_ _6_ _8_ _9_ _10_ _11_ _12_
Port.Port13_AvailablePins: _0_ _1_ _2_ _3_
Port.Port14_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Port.Port15_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Port.Port20_AvailablePins: _0_ _2_ _3_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_
Port.Port21_AvailablePins: _2_ _3_ _4_ _5_ _6_ _7_
Port.Port22_AvailablePins: _0_ _1_ _2_ _3_ _4_
Port.Port23_AvailablePins: _1_
Port.Port33_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_
Port.Port34_AvailablePins: _0_ _1_ _2_ _3_
Port.Port40_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_
Port.Port41_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_

# Total number of available ports
Port.TotalNumOfPort: 15

# Available Port Numbers
Port.AvailablePorts: 0 2 10 11 13 14 15 20 21 22 23 33 34 40 41

# Available Port pin Numbers
Port.PortNoOfpins: 11 9 5 8 4 9 9 12 6 5 1 13 4 12 12

# Ids of Port Pins
Port.PinId_Port0: 0 1 2 3 4 5 6 7 8 9 12
Port.PinId_Port2: 32 33 34 35 36 37 38 39 40
Port.PinId_Port10: 161 162 163 165 166
Port.PinId_Port11: 178 179 182 184 185 186 187 188
Port.PinId_Port13: 208 209 210 211
Port.PinId_Port14: 224 225 226 227 228 229 230 231 232
Port.PinId_Port15: 240 241 242 243 244 245 246 247 248
Port.PinId_Port20: 320 322 323 326 327 328 329 330 331 332 333 334
Port.PinId_Port21: 338 339 340 341 342 343
Port.PinId_Port22: 352 353 354 355 356
Port.PinId_Port23: 369
Port.PinId_Port33: 528 529 530 531 532 533 534 535 536 537 538 539 540
Port.PinId_Port34: 544 545 546 547
Port.PinId_Port40: 640 641 642 643 644 645 646 647 648 649 650 651
Port.PinId_Port41: 656 657 658 659 660 661 662 663 664 665 666 667

# Available modes of a port pin (Initial Mode selection)
###############################   Port 0 #######################################
Port.InitialModes0_0: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN 0 _ASCLK, \
ALT3 = ASCLIN 0 _ATX, \
ALT4 = RESERVED, \
ALT5 = CAN node 1 _TXDCAN1, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT63

Port.InitialModes0_1: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN 0 _ATX, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = SENT _SPC0, \
ALT7 = CCU61 _CC60

Port.InitialModes0_2: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN 0 _ASCLK, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = CAN1 node 2 _TXDCAN12, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT60

Port.InitialModes0_3: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = SENT _SPC2, \
ALT7 = CCU61 _CC61

Port.InitialModes0_4: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = CAN1 node 0 _TXDCAN10, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCG1BFL0, \
ALT6 = SENT _SPC3, \
ALT7 = CCU61 _COUT61

Port.InitialModes0_5: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCG1BFL1, \
ALT6 = RESERVED, \
ALT7 = CCU61 _CC62

Port.InitialModes0_6: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = VADC _VADCG1BFL2, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX10, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT62

Port.InitialModes0_7: \
ALT1 = GTM _TOUT, \
ALT2 = CAN1 node 1 _TXDCAN11,\
ALT3 = VADC _VADCG1BFL3, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX11, \
ALT6 = RESERVED, \
ALT7 = CCU61 _CC60

Port.InitialModes0_8: \
ALT1 = GTM _TOUT, \
ALT2 = QSPI3 _SLSO6, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX12, \
ALT6 = RESERVED, \
ALT7 = CCU61 _CC61

Port.InitialModes0_9: \
ALT1 = GTM _TOUT, \
ALT2 = QSPI3 _SLSO7, \
ALT3 = ASCLIN 0 _ARTS, \
ALT4 = RESERVED, \
ALT5 = CAN1 node 2 _TXDCAN12,\
ALT6 = RESERVED, \
ALT7 = CCU61 _CC62

Port.InitialModes0_12: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT63

###############################   Port 2 #######################################
Port.InitialModes2_0: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO1 , \
ALT4 = RESERVED, \
ALT5 = CAN node 0 _TXDCAN0, \
ALT6 = ERAY0 _TXDA,\
ALT7 = CCU60 _CC60

Port.InitialModes2_1: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO2, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT60

Port.InitialModes2_2: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN 1 _ATX, \
ALT3 = QSPI3 _SLSO3, \
ALT4 = RESERVED, \
ALT5 = CAN node 2 _TXDCAN2, \
ALT6 = ERAY0 _TXDB, \
ALT7 = CCU60 _CC61

Port.InitialModes2_3: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO4, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT61

Port.InitialModes2_4: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO0, \
ALT4 = RESERVED, \
ALT5 = CAN1 node 0 _TXDCAN10, \
ALT6 = ERAY0 _TXENA, \
ALT7 = CCU60 _CC62

Port.InitialModes2_5: \
ALT1 = GTM _TOUT, \
ALT2 = CAN node 0 _TXDCAN0, \
ALT3 = QSPI3 _MRST, \
ALT4 = RESERVED, \
ALT5 = CAN1 node 1 _TXDCAN11, \
ALT6 = ERAY0 _TXENB, \
ALT7 = CCU60 _COUT62

Port.InitialModes2_6: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _MTSR, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX00, \
ALT6 = RESERVED, \
ALT7 = CCU60 _CC60

Port.InitialModes2_7: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED,\
ALT3 = QSPI3 _SCLK, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX01, \
ALT6 = SENT _SPC1, \
ALT7 = CCU60 _CC61

Port.InitialModes2_8: \
ALT1 = GTM _TOUT, \
ALT2 = QSPI3 _SLSO5, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX02, \
ALT6 = RESERVED, \
ALT7 = CCU60 _CC62

###############################   Port 10 ######################################
Port.InitialModes10_1: \
ALT1 = GTM _TOUT, \
ALT2 = QSPI1 _MTSR, \
ALT3 = QSPI1 _MRST, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes10_2: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI1 _SCLK, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes10_3: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI1 _MTSR, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = CAN node 2 _TXDCAN2, \
ALT7 = RESERVED

Port.InitialModes10_5: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO8, \
ALT4 = QSPI1 _SLSO9, \
ALT5 = GPT120 _T6OUT, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes10_6: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _MTSR, \
ALT4 = GPT120 _T3OUT, \
ALT5 = CAN1 node 0 _TXDCAN10, \
ALT6 = QSPI1 _MRST, \
ALT7 = RESERVED

###############################   Port 11 ######################################
Port.InitialModes11_2: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _SLSO5, \
ALT4 = QSPI1 _SLSO5, \
ALT5 = CCU61 _COUT63, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT63

Port.InitialModes11_3: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI1 _MRST, \
ALT4 = ERAY0 _TXDA, \
ALT5 = CCU61 _COUT62, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT62

Port.InitialModes11_6: \
ALT1 = GTM _TOUT, \
ALT2 = ERAY0 _TXENB, \
ALT3 = QSPI1 _SCLK, \
ALT4 = ERAY0 _TXENA, \
ALT5 = CCU61 _COUT61, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT61

Port.InitialModes11_8: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI1 _SLSO10, \
ALT4 = QSPI1 _MTSR, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes11_9: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI1 _MTSR, \
ALT4 = RESERVED, \
ALT5 = CCU61 _COUT60, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT60

Port.InitialModes11_10: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _SLSO3, \
ALT4 = QSPI1 _SLSO3, \
ALT5 = CCU61 _CC62, \
ALT6 = RESERVED, \
ALT7 = CCU60 _CC62

Port.InitialModes11_11: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _SLSO4, \
ALT4 = QSPI1 _SLSO4, \
ALT5 = CCU61 _CC61, \
ALT6 = ERAY0 _TXENB, \
ALT7 = CCU60 _CC61

Port.InitialModes11_12: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN 1 _ATX, \
ALT3 = GTM _GTMCLK2, \
ALT4 = ERAY0 _TXDB, \
ALT5 = CCU61 _CC60, \
ALT6 = SCU _EXTCLK1, \
ALT7 = CCU60 _CC60

###############################   Port 13 ######################################
Port.InitialModes13_0: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI2 _SCLK, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CAN1 node 0 _TXDCAN10

Port.InitialModes13_1: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes13_2: \
ALT1 = GTM _TOUT, \
ALT2 = CAN1 node 1 _TXDCAN11, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes13_3: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI2 MTSR, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 14 ######################################
Port.InitialModes14_0: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN0 _ATX, \
ALT3 = ERAY0 _TXDA, \
ALT4 = ERAY0 _TXDB, \
ALT5 = CAN node 1 _TXDCAN1, \
ALT6 = ASCLIN0 _ASCLK, \
ALT7 = CCU60 _COUT62

Port.InitialModes14_1: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN0 _ATX, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT63

Port.InitialModes14_2: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI2 _SLSO1, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes14_3: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI2 _SLSO3, \
ALT4 = ASCLIN1 _ASLSO, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes14_4: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes14_5: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ERAY0 _TXDB, \
ALT7 = RESERVED

Port.InitialModes14_6: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI2 _SLSO2, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ERAY0 _TXENB, \
ALT7 = RESERVED

Port.InitialModes14_7: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN0 _ARTS, \
ALT3 = QSPI2 _SLSO4, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes14_8: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 15 ######################################
Port.InitialModes15_0: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN1 _ATX, \
ALT3 = QSPI0 _SLSO13, \
ALT4 = RESERVED, \
ALT5 = CAN node 2 _TXDCAN2, \
ALT6 = ASCLIN1 _ASCLK, \
ALT7 = RESERVED

Port.InitialModes15_1: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN1 _ATX, \
ALT3 = QSPI2 _SLSO5, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes15_2: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN0 _ATX, \
ALT3 = QSPI2 _SLSO0, \
ALT4 = RESERVED, \
ALT5 = CAN node 1 _TXDCAN1, \
ALT6 = ASCLIN0 _ASCLK, \
ALT7 = RESERVED

Port.InitialModes15_3: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN0 _ATX, \
ALT3 = QSPI2 _SCLK, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes15_4: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN1 _ATX, \
ALT3 = QSPI2 _MRST, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _CC62

Port.InitialModes15_5: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN1 _ATX, \
ALT3 = QSPI2 _MTSR, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _CC61

Port.InitialModes15_6: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI2 _MTSR, \
ALT4 = RESERVED, \
ALT5 = QSPI2 _SCLK, \
ALT6 = RESERVED, \
ALT7 = CCU60 _CC60

Port.InitialModes15_7: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI2 _MRST, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT60

Port.InitialModes15_8: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI2 _SCLK, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT61

###############################   Port 20 ######################################
Port.InitialModes20_0: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes20_2: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes20_3: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _SLSO9, \
ALT4 = QSPI2 _SLSO9, \
ALT5 = CAN1 node 2 _TXDCAN12, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes20_6: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN1 _ARTS, \
ALT3 = QSPI0 _SLSO8, \
ALT4 = QSPI2 _SLSO8, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes20_7: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT63

Port.InitialModes20_8: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN1 _ASLSO, \
ALT3 = QSPI0 _SLSO0, \
ALT4 = QSPI1 _SLSO0, \
ALT5 = CAN node 0 _TXDCAN0, \
ALT6 = SCU _WDT0LCK, \
ALT7 = CCU61 _CC60

Port.InitialModes20_9: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _SLSO1, \
ALT4 = QSPI1 _SLSO1, \
ALT5 = RESERVED, \
ALT6 = SCU _WDTSLCK, \
ALT7 = CCU61 _CC61

Port.InitialModes20_10: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN1 _ATX, \
ALT3 = QSPI0 _SLSO6, \
ALT4 = QSPI2 _SLSO7, \
ALT5 = CAN1 node 2 _TXDCAN12, \
ALT6 = ASCLIN1 _ASCLK, \
ALT7 = CCU61 _CC62

Port.InitialModes20_11: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _SCLK, \
ALT4 = RESERVED, \
ALT5 = CAN1 node 1 _TXDCAN11, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT60

Port.InitialModes20_12: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _MRST, \
ALT4 = QSPI0 _MTSR, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT61

Port.InitialModes20_13: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _SLSO2, \
ALT4 = QSPI1 _SLSO2, \
ALT5 = QSPI0 _SCLK, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT62

Port.InitialModes20_14: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _MTSR, \
ALT4 = RESERVED, \
ALT5 = CAN1 node 2 _TXDCAN12, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 21 ######################################
Port.InitialModes21_2: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes21_3: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes21_4: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes21_5: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes21_6: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = GPT120 _T3OUT

Port.InitialModes21_7: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = GPT120 _T6OUT

###############################   Port 22 ######################################
Port.InitialModes22_0: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _MTSR, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_1: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _MRST, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_2: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO12, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_3: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SCLK, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_4: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI0 _SLSO12, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 23 ######################################
Port.InitialModes23_1: \
ALT1 = GTM _TOUT, \
ALT2 = ASLIN 1 _ARTS, \
ALT3 = QSPI3 _SLSO13, \
ALT4 = GTM _GTMCLK0, \
ALT5 = SCU _EXTCLK1, \
ALT6 = SCU _EXTCLK0, \
ALT7 = RESERVED

###############################   Port 33 ######################################
Port.InitialModes33_0: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = VADC _VADCG1BFL0, \
ALT7 = RESERVED

Port.InitialModes33_1: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX02, \
ALT6 = VADC _VADCG1BFL1, \
ALT7 = RESERVED

Port.InitialModes33_2: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX01, \
ALT6 = VADC _VADCG1BFL2, \
ALT7 = CCU61 _COUT63

Port.InitialModes33_3: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX00, \
ALT6 = VADC _VADCG1BFL3, \
ALT7 = CCU61 _CC60

Port.InitialModes33_4: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX12, \
ALT6 = VADC _VADCG0BFL0, \
ALT7 = RESERVED

Port.InitialModes33_5: \
ALT1 = GTM _TOUT, \
ALT2 = QSPI0 _SLSO7, \
ALT3 = QSPI1 _SLSO7, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX11, \
ALT6 = VADC _VADCG0BFL1, \
ALT7 = CCU61 _CC60

Port.InitialModes33_6: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = ASCLIN1 _ATX, \
ALT5 = VADC _VADCEMUX10, \
ALT6 = VADC _VADCG0BFL2, \
ALT7 = CCU61 _CC61

Port.InitialModes33_7: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO37, \
ALT4 = RESERVED, \
ALT5 = CAN1 node 0 _TXDCAN10, \
ALT6 = VADC _VADCG0BFL3, \
ALT7 = CCU61 _COUT60

Port.InitialModes33_8: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO2, \
ALT4 = RESERVED, \
ALT5 = CAN node 0 _TXDCAN0, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT62

Port.InitialModes33_9: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO1, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU61 _CC62

Port.InitialModes33_10: \
ALT1 = GTM _TOUT, \
ALT2 = QSPI1 _SLSO6, \
ALT3 = QSPI3 _SLSO11, \
ALT4 = ASCLIN 1 _ASLSO, \
ALT5 = GTM _CLK1, \
ALT6 = SCU _EXTCLK1, \
ALT7 = CCU61 _COUT61

Port.InitialModes33_11: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN 1 _ASCLK, \
ALT3 = QSPI3 _SCLK, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = SCU _DCDCSYNC, \
ALT7 = CCU61 _CC61

Port.InitialModes33_12: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN 1 _ATX, \
ALT3 = QSPI3 _MTSR, \
ALT4 = ASCLIN 1 _ASCLK, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT60

###############################   Port 34 ######################################
Port.InitialModes34_0: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes34_1: \
ALT1 = GTM _TOUT, \
ALT2 = ASCLIN0 _ATX, \
ALT3 = RESERVED, \
ALT4 = CAN node 0 _TXDCAN0, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes34_2: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes34_3: \
ALT1 = GTM _TOUT, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI2 _SLSO10, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 40 ######################################
Port.InitialModes40_0: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_1: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_2: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_3: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_4: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_5: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_6: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_7: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_8: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_9: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_10: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_11: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 41 ######################################
Port.InitialModes41_0: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes41_1: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes41_2: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes41_3: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes41_4: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes41_5: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes41_6: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes41_7: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes41_8: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes41_9: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes41_10: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes41_11: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

#******************************************************************************
#                                   DIO
#******************************************************************************

# Variable to specify maximum available Ports
Dio.MaxAvailablePort: 41

# Multiplicity for DioPort
Dio.DioPortMin: 1
Dio.DioPortMax: 15

# Variables to specify the read only ports that exist on the microcontroller
Dio.AvailableReadOnlyPorts: _40_ _41_

# Channels that exist for each of the port.
# Note: Do not define for those ports that do not exist on the uC
Dio.DioChannels_Port0: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _12_
Dio.DioChannels_Port2: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port10: _1_ _2_ _3_ _5_ _6_
Dio.DioChannels_Port11: _2_ _3_ _6_ _8_ _9_ _10_ _11_ _12_
Dio.DioChannels_Port13: _0_ _1_ _2_ _3_
Dio.DioChannels_Port14: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port15: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port20: _0_ _2_ _3_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_
Dio.DioChannels_Port21: _2_ _3_ _4_ _5_ _6_ _7_
Dio.DioChannels_Port22: _0_ _1_ _2_ _3_ _4_
Dio.DioChannels_Port23: _1_
Dio.DioChannels_Port33: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_
Dio.DioChannels_Port34: _0_ _1_ _2_ _3_
Dio.DioChannels_Port40: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_
Dio.DioChannels_Port41: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_

# Mask value for the channel group to mask all the channels for the port.
# Note: Do not define for those ports that do not exist on the uC
Dio.DioPortMask_Port0: 0x13FF
Dio.DioPortMask_Port2: 0x01FF
Dio.DioPortMask_Port10: 0x006E
Dio.DioPortMask_Port11: 0x1F4C
Dio.DioPortMask_Port13: 0x000F
Dio.DioPortMask_Port14: 0x01FF
Dio.DioPortMask_Port15: 0x01FF
Dio.DioPortMask_Port20: 0x7FCD
Dio.DioPortMask_Port21: 0x00FC
Dio.DioPortMask_Port22: 0x001F
Dio.DioPortMask_Port23: 0x0002
Dio.DioPortMask_Port33: 0x1FFF
Dio.DioPortMask_Port34: 0x000F
Dio.DioPortMask_Port40: 0x0FFF
Dio.DioPortMask_Port41: 0x0FFF

# Available port
Dio.AvailablePorts: _0_ _2_ _10_ _11_ _13_ _14_ _15_ _20_ _21_ _22_ _23_ _33_ _34_ _40_ _41_

# Most significant pin of the port that is available on the microcontroller
Dio.Port0_MSPin: 12
Dio.Port2_MSPin: 8
Dio.Port10_MSPin: 6
Dio.Port11_MSPin: 12
Dio.Port13_MSPin: 3
Dio.Port14_MSPin: 8
Dio.Port15_MSPin: 8
Dio.Port20_MSPin: 14
Dio.Port21_MSPin: 7
Dio.Port22_MSPin: 4
Dio.Port23_MSPin: 1
Dio.Port33_MSPin: 12
Dio.Port34_MSPin: 3
Dio.Port40_MSPin: 11
Dio.Port41_MSPin: 11

#******************************************************************************
#                                   ERU
#******************************************************************************
Eru0.InLine: ERU_INPUT00_PORT15_PIN4,ERU_INPUT01_CCU60_COUT60,ERU_INPUT02_RESERVED,ERU_INPUT03_RESERVED
Eru1.InLine: ERU_INPUT10_PORT14_PIN3,ERU_INPUT11_CCU61_COUT60,ERU_INPUT12_RESERVED,ERU_INPUT13_STM0_STMIR0
Eru2.InLine: ERU_INPUT20_PORT10_PIN2,ERU_INPUT21_PORT02_PIN1,ERU_INPUT22_PORT00_PIN4,ERU_INPUT23_ERAY0_MT
Eru3.InLine: ERU_INPUT30_PORT10_PIN3,ERU_INPUT31_PORT14_PIN1,ERU_INPUT32_PORT02_PIN0,ERU_INPUT33_RESERVED
Eru4.InLine: ERU_INPUT40_PORT33_PIN7,ERU_INPUT41_GTM_TOM0_12,ERU_INPUT42_GPT120_T3OUT,ERU_INPUT43_PORT15_PIN5
Eru5.InLine: ERU_INPUT50_PORT15_PIN8,ERU_INPUT51_GTM_TOM1_12,ERU_INPUT52_GPT120_T6OUT,ERU_INPUT53_RESERVED
Eru6.InLine: ERU_INPUT60_PORT20_PIN0,ERU_INPUT61_ESR0,ERU_INPUT62_PORT33_PIN11,ERU_INPUT63_PORT11_PIN10
Eru7.InLine: ERU_INPUT70_PORT20_PIN9,ERU_INPUT71_ESR1,ERU_INPUT72_PORT15_PIN1,ERU_INPUT73_RESERVED
Eru0.DefInLine: ERU_INPUT00_PORT15_PIN4
Eru1.DefInLine: ERU_INPUT10_PORT14_PIN3
Eru2.DefInLine: ERU_INPUT20_PORT10_PIN2
Eru3.DefInLine: ERU_INPUT30_PORT10_PIN3
Eru4.DefInLine: ERU_INPUT40_PORT33_PIN7
Eru5.DefInLine: ERU_INPUT50_PORT15_PIN8
Eru6.DefInLine: ERU_INPUT60_PORT20_PIN0
Eru7.DefInLine: ERU_INPUT70_PORT20_PIN9
#******************************************************************************
#                                   IRQ
#******************************************************************************

# IRQ:  SRN available for ASCLIN
# Note: Specify only those SRNs that are available in the uC
Irq.AscLinSrnAvailable:                                    \
IrqAscLin0 IrqAscLin1                                      

# IRQ:  SRN available for QSPI
# Note: Specify only those SRNs that are available in the uC
Irq.QspiSrnAvailable:                                      \
IrqQspi0 IrqQspi1                                          \
IrqQspi2 IrqQspi3

Irq.QspiHCSrnAvailable:                                    \
IrqQspi2 IrqQspi3

# IRQ:  Available CCU6 modules
# Note: Specify only those available CCU6 modules in the uC
Irq.CCU6Available:                                    \
IrqCCU60 IrqCCU61

# IRQ:  Available GPT12 modules
# Note: Specify only those available GPT12 modules in the uC
Irq.GPT12Available:                                    \
IrqGPT120

# IRQ:  Available STM modules
# Note: Specify only those available STM modules in the uC
Irq.STMAvailable:                                    \
IrqSTM0

# IRQ:  Available DMA Channels
# Note: Specify only those available DMA modules in the uC
Irq.DMAChAvailable:                                    \
IrqDMAErr IrqDMACh0 IrqDMACh1 IrqDMACh2 IrqDMACh3      \
IrqDMACh4 IrqDMACh5 IrqDMACh6 IrqDMACh7 IrqDMACh8      \
IrqDMACh9 IrqDMACh10 IrqDMACh11 IrqDMACh12 IrqDMACh13  \
IrqDMACh14 IrqDMACh15 

# IRQ:  Available Number of DMA Channels
# Note: Specify only those available DMA modules in the uC
Irq.NoOfDmaChannels:                                    \
IrqDmaCh0To15

# IRQ:  Available CAN modules
# Note: Specify only those available CAN modules in the uC
Irq.CanSrnAvailable:                                  \
IrqCanSrn0 IrqCanSrn1                                 \
IrqCanSrn2 IrqCanSrn3                                 \
IrqCanSrn4 IrqCanSrn5                                 \
IrqCanSrn6 IrqCanSrn7                                 \
IrqCanSrn8 IrqCanSrn9                                 \
IrqCanSrn10 IrqCanSrn11                               \
IrqCanSrn12 IrqCanSrn13                               \
IrqCanSrn14 IrqCanSrn15                               \
IrqCanSrn16 IrqCanSrn17                               \
IrqCanSrn18 IrqCanSrn19                               \
IrqCanSrn20 IrqCanSrn21                               \
IrqCanSrn22 IrqCanSrn23                               

# IRQ:  Available HSM modules
# Note: Specify only those available HSM modules in the uC
Irq.HsmSrnAvailable:                                  \
IrqHsmSrn0 IrqHsmSrn1
# Note: Specify only those available HSM modules in the uC
Irq.HSMAvailable:                                    \
IrqHSM0

# IRQ:  Available VADC modules
# Note: Specify only those available VADC modules in the uC
Irq.VAdcAvailable:                                    \
IrqVADC0 IrqVADC1 IrqVADC2 IrqVADC3                   \
IrqVADCCG0 

# IRQ:  Available FlexRay modules
# Note: Specify only those available FlexRay modules in the uC
Irq.FlexRayAvailable:                                 \
IrqFlexRay0

Irq.FlexRaySrnAvailable:                              \
IrqFlexRay0Sr0 IrqFlexRay0Sr1                         \
IrqFlexRay0TINT0 IrqFlexRay0TINT1                     \
IrqFlexRay0NDAT0 IrqFlexRay0NDAT1                     \
IrqFlexRay0MBSC0 IrqFlexRay0MBSC1                     \
IrqFlexRay0OBUSY IrqFlexRay0IBUSY

# IRQ:  Available PMU modules
# Note: Specify only those available PMU modules in the uC
Irq.PmuSrnAvailable:                                  \
IrqPmu0Sr0 IrqPmu0Sr1

# IRQ:  Available Scu modules
# Note: Specify only those available Scu modules in the uC
Irq.ScuSrnAvailable:                                   \
IrqScuDtsSr IrqScuEruSr0                               \
IrqScuEruSr1 IrqScuEruSr2                              \
IrqScuEruSr3

# IRQ:  Available GPSR modules
# Note: Specify only those available GPSR modules in the uC
Irq.GpsrAvailable:                                    \
IrqGpsr0 

# IRQ:  Available GTM modules
# Note: Specify only those available GTM modules in the uC
Irq.GTMAvailable:                                    \
IrqGtmAei                                            \
IrqGtmTim0                                           \
IrqGtmTom0 IrqGtmTom1                                \
IrqGtmErr

# IRQ:  SRN available for SENT
# Note: Specify only those SRNs that are available in the uC
Irq.SentSrnAvailable:                               \
IrqSentSrn0 IrqSentSrn1                             \
IrqSentSrn2 IrqSentSrn3                             \

# IRQ:  Available Modules
Irq.ModAvailable:                                   \
IrqAscLin IrqQspi                                   \
IrqCcu6 IrqGpt IrqStm                               \
IrqDma IrqEth                               	    \
IrqCan IrqAdc                                       \
IrqFlexRay IrqPmu0 IrqScu                           \
IrqGpsr IrqGtm                                      \
IrqSent 

Irq.DmaMaxPrio: 15


Irq.NumOfCanConfig: 1
Irq.NumOfGtmConfig: 1
Irq.NumOfAscLinConfig: 1
Irq.NumOfAdcConfig: 1
Irq.NumOfStmConfig: 1
Irq.NumOfSentConfig: 1
Irq.NumOfCCU6Config: 1
Irq.NumOfGptConfig: 1
Irq.NumOfQspiConfig: 1
Irq.NumOfDmaConfig: 1
Irq.NumOfETHConfig: 1
Irq.NumOfPMU0Config: 1
Irq.NumOfFlexRayConfig: 1
Irq.NumOfScuConfig: 1
Irq.NumOfGPSRGroupConfig: 1
Irq.NumOfHSMConfig: 1
#******************************************************************************
#                                   SPI
#******************************************************************************
Spi.QSPI0MisoPin:MRST0A_PORT20_PIN12, MRST0D_PORT14_PIN6

Spi.QSPI1MisoPin:MRST1A_PORT10_PIN1, MRST1B_PORT11_PIN3

Spi.QSPI2MisoPin:MRST2A_PORT15_PIN4, MRST2B_PORT15_PIN7, MRST2E_PORT15_PIN2

Spi.QSPI3MisoPin:MRST3A_PORT02_PIN5, MRST3B_PORT10_PIN6, MRST3E_PORT22_PIN1

Spi.QSPI4MisoPin:MRST4A_PORT33_PIN13

Spi.QSPI5MisoPin:MRST5A_PORT15_PIN10

Spi.QSPI0MisoPinDefault:MRST0A_PORT20_PIN12
Spi.QSPI1MisoPinDefault:MRST1A_PORT10_PIN1
Spi.QSPI2MisoPinDefault:MRST2A_PORT15_PIN4
Spi.QSPI3MisoPinDefault:MRST3A_PORT02_PIN5
Spi.QSPI4MisoPinDefault:MRST4A_PORT33_PIN13
Spi.QSPI5MisoPinDefault:MRST5A_PORT15_PIN10

Spi.QSPI0SlaveMosiPinDefault:MTSR0A_PORT20_PIN14
Spi.QSPI1SlaveMosiPinDefault:MTSR1A_PORT10_PIN3
Spi.QSPI2SlaveMosiPinDefault:MTSR2A_PORT15_PIN5
Spi.QSPI3SlaveMosiPinDefault:MTSR3A_PORT2_PIN6
Spi.QSPI4SlaveMosiPinDefault:MTSR4A_PORT33_PIN12
Spi.QSPI5SlaveMosiPinDefault:MTSR5A_PORT15_PIN14

Spi.QSPI0SlaveSclkPinDefault:SCLK0A_PORT20_PIN11
Spi.QSPI1SlaveSclkPinDefault:SCLK1A_PORT10_PIN2
Spi.QSPI2SlaveSclkPinDefault:SCLK2A_PORT15_PIN3
Spi.QSPI3SlaveSclkPinDefault:SCLK3A_PORT2_PIN7
Spi.QSPI4SlaveSclkPinDefault:SCLK4A_PORT33_PIN11
Spi.QSPI5SlaveSclkPinDefault:SCLK5A_PORT15_PIN15
Spi.NoOfAvailableQspi:4

Spi.AvailableQSPIChannels: \
QSPI0 ,   \
QSPI1 ,   \
QSPI2 ,   \
QSPI3

Spi.AvailableQSPISlaveChannels: \
SPI_SLAVE_UNUSED ,  \
QSPI0 ,   \
QSPI1 ,   \
QSPI2 ,   \
QSPI3


Spi.QSPI0SlaveMosiPin:MTSR0A_PORT20_PIN14

Spi.QSPI1SlaveMosiPin:MTSR1A_PORT10_PIN3,MTSR1B_PORT11_PIN9,MTSR1C_PORT11_PIN8

Spi.QSPI2SlaveMosiPin:MTSR2A_PORT15_PIN5,MTSR2B_PORT15_PIN6

Spi.QSPI3SlaveMosiPin:MTSR3A_PORT2_PIN6,MTSR3B_PORT10_PIN6,MTSR3D_PORT33_PIN12,MTSR3E_PORT22_PIN0

Spi.QSPI4SlaveMosiPin:MTSR4A_PORT33_PIN12

Spi.QSPI5SlaveMosiPin:MTSR5A_PORT15_PIN14

Spi.QSPI0SlaveSclkPin:SCLK0A_PORT20_PIN11

Spi.QSPI1SlaveSclkPin:SCLK1A_PORT10_PIN2,SCLK1B_PORT11_PIN6

Spi.QSPI2SlaveSclkPin:SCLK2A_PORT15_PIN3,SCLK2B_PORT15_PIN8

Spi.QSPI3SlaveSclkPin:SCLK3A_PORT2_PIN7,SCLK3D_PORT33_PIN11,SCLK3E_PORT22_PIN3

Spi.QSPI4SlaveSclkPin:SCLK4A_PORT33_PIN11

Spi.QSPI5SlaveSclkPin:SCLK5A_PORT15_PIN15

#******************************************************************************
#                                   MCU
#******************************************************************************
#***********************************MCU RAM***********************************


Mcu.CPU0DSPRAddStart:1879048192

#Allowed DSPR0 user area during Standby mode
Mcu.CPU0DSPRUserAddStart:1879056896

Mcu.CPU0PSPRAddStart:1880096768
Mcu.CPU0PSPRAddEnd:1880104959

# Added CPU1 and CPU2 DSPR and PSPR variables to remove BMD conversion warnings

Mcu.CPU1PSPRAddStart:0
Mcu.CPU1PSPRAddEnd:0

Mcu.CPU2PSPRAddStart:0
Mcu.CPU2PSPRAddEnd:0

Mcu.CPU1DSPRAddStart:0
Mcu.CPU1DSPRAddEnd:0

Mcu.CPU2DSPRAddStart:0
Mcu.CPU2DSPRAddEnd:0

#******************************BACK UP FREQ*******************************
Mcu.BackUpFrequency: 100000000

#******************************MCU ERAY PLL*******************************
Mcu.fErayPllExists: true
Mcu.ErayFpllMinFrequency: 20000000
Mcu.ErayFpllMaxFrequency: 160000000
Mcu.ErayFoscByPMinFrequency: 16000000
Mcu.ErayFoscByPMaxFrequency: 24000000
Mcu.ErayPllVcoBaseMinFreq: 400000000
Mcu.ErayPllVcoBaseMaxFreq: 480000000

#******************************MCU PLL***********************************
Mcu.FpllMinFrequency: 20000000
Mcu.FpllMaxFrequency: 200000000
Mcu.FoscByPMinFrequency: 8000000
Mcu.FoscByPMaxFrequency: 24000000
Mcu.PllVcoBaseMinFreq: 400000000
Mcu.PllVcoBaseMaxFreq: 800000000
Mcu.PllModulationConfiguration: 61

#*************************MCU CCU FREQ***********************************
Mcu.fCPU0MaxFrequency: 200000000

Mcu.fAdcClkSelExists: false
Mcu.fAdcMaxFrequency: 100000000

Mcu.SRIDividerValues: 1,2,3,4,5,6,8,10,12,15
Mcu.fSRIMaxFrequency: 200000000

Mcu.SPBDividerValues: 2,3,4,5,6,8,10,12,15
Mcu.fSPBMaxFrequency: 100000000

Mcu.McuFSIDivider: 0,1,2,3
Mcu.fFSIMaxFrequency: 100000000

Mcu.McuFSI2Divider: 0,1,2,3
Mcu.fFSI2MaxFrequency: 200000000

Mcu.MAXDividervalues: 1,2,3,4,5,6,8,10,12,15
Mcu.fMAXMaxFrequency: 200000000

Mcu.STMDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fSTMMaxFrequency: 100000000

Mcu.GTMDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fGTMMaxFrequency: 100000000

Mcu.ETHDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fETHMaxFrequency: 100000000

Mcu.BBBDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fBBBMaxFrequency: 100000000

Mcu.fBaud1Exists: false
Mcu.BAUD1DividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fBAUD1MaxFrequency: 100000000

Mcu.BAUD2DividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fBAUD2MaxFrequency: 200000000

Mcu.CANDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fCANMaxFrequency: 100000000

Mcu.ASCLINFDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fASCLINFMaxFrequency: 200000000

Mcu.ASCLINSDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fASCLINSMaxFrequency: 100000000

Mcu.ERAYDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fErayMaxFrequency: 80000000



#***********************MCU CCU CLK RATIOS***********************************
Mcu.SRISPBClockRatios: 1,2,3,4,5,6
Mcu.SRIFSIClockRatios: 1,2
Mcu.SRIFSI2ClockRatios: 1,2
Mcu.FSI2FSIClockRatios: 1,2
Mcu.GTMSPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBGTMClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBSTMClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.STMSPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SRIBBBClockRatios: 1,2
Mcu.SPBBAUD1ClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.BAUD1SPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBBAUD2ClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.BAUD2SPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.CANSPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBCANClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.ASCLINFSPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBASCLINFClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.ASCLINSSPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBASCLINSClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15

#******************************************************************************
#                                   FLS
#******************************************************************************

Fls.BaseAddress:2936012800
Fls.SectorSize:65536
Fls.TotalSize:131072
Fls.EraseSuspend:true
Fls.EraseTime:1000000
Fls.WriteTime:150
Fls.WaitStateRead:FLS_WAIT_STATE_READACCESS9
Fls.WaitStateErrorCorrection:FLS_WAIT_STATE_ERRORCORRECTION1

#******************************************************************************
#                                   FEE
#******************************************************************************

Fee.BlockSize: 56434
Fee.FlsWordLineSize: 512
Fee.ThresholdSize: 64488
Fee.NumberOfBlocks: 2678

#******************************************************************************

CanTrcv.MaxChannels: 6
CanTrcv.MaxChannelnumber: 5
CanTrcv.MinChannelnumber: 0
Dma.ChannelMax: 16
Dma.ChannelMin: 1
Dma.MemAccEnableMax: 2
Dma.MemAccEnableMin: 1
Dma.MemAccRangeMax: 2
Dma.MemAccRangeMin: 1
Dma.MoveEngMax: 2
Dma.MoveEngMin: 1

#******************************************************************************
#                                   FLSLOADER
#******************************************************************************

FlsLoader.Pf1StartAddress: 0
FlsLoader.Pf1EndAddress: 0 
FlsLoader.PF1Size: 0
FlsLoader.Pf2StartAddress: 0
FlsLoader.Pf2EndAddress: 0
FlsLoader.Pf2Size: 0
FlsLoader.Pf3StartAddress: 0
FlsLoader.Pf3EndAddress: 0
FlsLoader.PF3Size: 0
FlsLoader.Df0StartAddress: 2936012800
FlsLoader.Df0EndAddress: 2936143871
FlsLoader.DfBankSize: 131072
FlsLoader.UcbPf: 2937061376
FlsLoader.UcbDf: 2937062400
FlsLoader.UcbOtp: 2937064448
FlsLoader.Pf1Sectors: 0
FlsLoader.Pf2Sectors: 0
FlsLoader.Pf3Sectors: 0
FlsLoader.DfSectors: 16
FlsLoader.UcbStartAddress: 2937061376 
FlsLoader.UcbEndAddress: 2937077759 


#******************************************************************************
#                                   GTM
#******************************************************************************


Gtm.NumberOfTimModules: 1
Gtm.NumberOfTimChannels: 8
Gtm.NumberOfTomModules: 2
Gtm.NumberOfTomChannels: 16
Gtm.NumberOfTGCPerTom: 2
Gtm.NumberOfChannelsPerTgc: 8
Gtm.NumberOfAtomModules: 0
Gtm.NumberOfTbuModules: 3
Gtm.NumberOfToutselRegister:8
Gtm.NumberOfAdcModules: 4
Gtm.NumberOfConPerAdcModules: 4
Gtm.NumberOfTtcanTriggers: 4
Gtm.NumberOfTtcanTriggers: 4

# "_N" denotes inverse signal used in DTM module

Gtm.TomBChannelMD	:	TOUT18_SELA_PORT0_PIN9, TOUT85_SELA_PORT14_PIN5, TOUT87_SELA_PORT14_PIN7, TOUT76_SELA_PORT15_PIN5, TOUT77_SELA_PORT15_PIN6, TOUT53_SELA_PORT21_PIN2, TOUT26_SELA_PORT33_PIN4, TOUT32_SELA_PORT33_PIN10, \
TOUT103_SELA_PORT10_PIN1, TOUT86_SELA_PORT14_PIN6, TOUT78_SELA_PORT15_PIN7, TOUT54_SELA_PORT21_PIN3, TOUT27_SELA_PORT33_PIN5, TOUT31_SELA_PORT33_PIN9, \
TOUT104_SELA_PORT10_PIN2, TOUT107_SELA_PORT10_PIN5, TOUT88_SELA_PORT14_PIN8, TOUT79_SELA_PORT15_PIN8, TOUT55_SELA_PORT21_PIN4, TOUT28_SELA_PORT33_PIN6, TOUT33_SELA_PORT33_PIN11, \
TOUT21_SELA_PORT0_PIN12, TOUT105_SELA_PORT10_PIN3, TOUT108_SELA_PORT10_PIN6, TOUT80_SELA_PORT14_PIN0, TOUT56_SELA_PORT21_PIN5, TOUT29_SELA_PORT33_PIN7, \
TOUT81_SELA_PORT14_PIN1, TOUT61_SELB_PORT20_PIN3, TOUT57_SELA_PORT21_PIN6, TOUT22_SELA_PORT33_PIN0, TOUT30_SELA_PORT33_PIN8, TOUT9_SELC_PORT0_PIN0, TOUT10_SELC_PORT0_PIN1_N, TOUT0_SELC_PORT2_PIN0, TOUT1_SELC_PORT2_PIN1_N, TOUT8_SELC_PORT2_PIN8_N, TOUT95_SELC_PORT11_PIN2_N, TOUT110_SELC_PORT11_PIN8, TOUT94_SELC_PORT13_PIN3, TOUT72_SELC_PORT15_PIN1, TOUT73_SELC_PORT15_PIN2_N, TOUT64_SELC_PORT20_PIN8, TOUT65_SELC_PORT20_PIN9_N, TOUT53_SELC_PORT21_PIN2, TOUT54_SELC_PORT21_PIN3_N, \
TOUT91_SELA_PORT13_PIN0, TOUT82_SELA_PORT14_PIN2, TOUT58_SELA_PORT21_PIN7, TOUT23_SELA_PORT33_PIN1, TOUT11_SELC_PORT0_PIN2, TOUT12_SELC_PORT0_PIN3_N, TOUT2_SELC_PORT2_PIN2, TOUT3_SELC_PORT2_PIN3_N, TOUT96_SELC_PORT11_PIN3, TOUT97_SELC_PORT11_PIN6_N, TOUT76_SELC_PORT15_PIN5_N, TOUT74_SELC_PORT15_PIN3, TOUT66_SELC_PORT20_PIN10, TOUT67_SELC_PORT20_PIN11_N, TOUT55_SELC_PORT21_PIN4, TOUT56_SELC_PORT21_PIN5_N, TOUT27_SELC_PORT33_PIN5, TOUT28_SELC_PORT33_PIN6_N, \
TOUT92_SELA_PORT13_PIN1, TOUT83_SELA_PORT14_PIN3, TOUT59_SELA_PORT20_PIN0, TOUT42_SELA_PORT23_PIN1, TOUT24_SELA_PORT33_PIN2, TOUT13_SELC_PORT0_PIN4, TOUT14_SELC_PORT0_PIN5_N, TOUT4_SELC_PORT2_PIN4, TOUT5_SELC_PORT2_PIN5_N, TOUT98_SELC_PORT11_PIN9, TOUT99_SELC_PORT11_PIN10_N, TOUT91_SELC_PORT13_PIN0_N, TOUT80_SELC_PORT14_PIN0, TOUT82_SELC_PORT14_PIN2_N, TOUT68_SELC_PORT20_PIN12, TOUT69_SELC_PORT20_PIN13_N, TOUT48_SELC_PORT22_PIN1, TOUT49_SELC_PORT22_PIN2_N, TOUT29_SELC_PORT33_PIN7, TOUT30_SELC_PORT33_PIN8_N, \
TOUT93_SELA_PORT13_PIN2, TOUT84_SELA_PORT14_PIN4, TOUT64_SELB_PORT20_PIN8, TOUT25_SELA_PORT33_PIN3, TOUT15_SELC_PORT0_PIN6, TOUT16_SELC_PORT0_PIN7_N, TOUT6_SELC_PORT2_PIN6, TOUT7_SELC_PORT2_PIN7_N, TOUT100_SELC_PORT11_PIN11_N, TOUT101_SELC_PORT11_PIN12, TOUT92_SELC_PORT13_PIN1, TOUT93_SELC_PORT13_PIN2_N, TOUT81_SELC_PORT14_PIN1, TOUT71_SELC_PORT15_PIN0_N, TOUT70_SELC_PORT20_PIN14_N, TOUT50_SELC_PORT22_PIN3, TOUT111_SELC_PORT22_PIN4_N, TOUT31_SELC_PORT33_PIN9, TOUT32_SELC_PORT33_PIN10_N, \
TOUT9_SELA_PORT0_PIN0, TOUT0_SELA_PORT2_PIN0, TOUT8_SELA_PORT2_PIN8, TOUT95_SELA_PORT11_PIN2, TOUT94_SELA_PORT13_PIN3, TOUT68_SELB_PORT20_PIN12, TOUT48_SELA_PORT22_PIN1, \
TOUT10_SELA_PORT0_PIN1, TOUT11_SELA_PORT0_PIN2, TOUT1_SELA_PORT2_PIN1, TOUT69_SELB_PORT20_PIN13, TOUT47_SELA_PORT22_PIN0, \
TOUT12_SELA_PORT0_PIN3, TOUT2_SELA_PORT2_PIN2, TOUT96_SELA_PORT11_PIN3, TOUT62_SELB_PORT20_PIN6, TOUT70_SELB_PORT20_PIN14, \
TOUT13_SELA_PORT0_PIN4, TOUT3_SELA_PORT2_PIN3, TOUT97_SELA_PORT11_PIN6, TOUT71_SELB_PORT15_PIN0, TOUT63_SELB_PORT20_PIN7, TOUT49_SELA_PORT22_PIN2, \
TOUT14_SELA_PORT0_PIN5, TOUT4_SELA_PORT2_PIN4, TOUT98_SELA_PORT11_PIN9, TOUT72_SELB_PORT15_PIN1, TOUT50_SELA_PORT22_PIN3, TOUT34_SELA_PORT33_PIN12, \
TOUT15_SELA_PORT0_PIN6, TOUT5_SELA_PORT2_PIN5, TOUT99_SELA_PORT11_PIN10, TOUT73_SELB_PORT15_PIN2, TOUT65_SELB_PORT20_PIN9, \
TOUT16_SELA_PORT0_PIN7, TOUT6_SELA_PORT2_PIN6, TOUT100_SELA_PORT11_PIN11, TOUT74_SELB_PORT15_PIN3, TOUT66_SELB_PORT20_PIN10, \
TOUT17_SELA_PORT0_PIN8, TOUT7_SELA_PORT2_PIN7, TOUT101_SELA_PORT11_PIN12, TOUT75_SELB_PORT15_PIN4, TOUT67_SELB_PORT20_PIN11, TOUT42_SELB_PORT23_PIN1, \
TOUT9_SELB_PORT0_PIN0, TOUT18_SELB_PORT0_PIN9, TOUT8_SELB_PORT2_PIN8, TOUT94_SELB_PORT13_PIN3, TOUT85_SELB_PORT14_PIN5, TOUT76_SELB_PORT15_PIN5, TOUT77_SELB_PORT15_PIN6, TOUT68_SELA_PORT20_PIN12, TOUT53_SELB_PORT21_PIN2, TOUT48_SELB_PORT22_PIN1, TOUT26_SELB_PORT33_PIN4, TOUT32_SELB_PORT33_PIN10, \
TOUT10_SELB_PORT0_PIN1, TOUT11_SELB_PORT0_PIN2, TOUT95_SELB_PORT11_PIN2, TOUT86_SELB_PORT14_PIN6, TOUT78_SELB_PORT15_PIN7, TOUT69_SELA_PORT20_PIN13, TOUT54_SELB_PORT21_PIN3, TOUT47_SELB_PORT22_PIN0, TOUT27_SELB_PORT33_PIN5, TOUT31_SELB_PORT33_PIN9, \
TOUT12_SELB_PORT0_PIN3, TOUT96_SELB_PORT11_PIN3, TOUT79_SELB_PORT15_PIN8, TOUT70_SELA_PORT20_PIN14, TOUT55_SELB_PORT21_PIN4, TOUT28_SELB_PORT33_PIN6, TOUT33_SELB_PORT33_PIN11, \
TOUT13_SELB_PORT0_PIN4, TOUT21_SELB_PORT0_PIN12, TOUT97_SELB_PORT11_PIN6, TOUT80_SELB_PORT14_PIN0, TOUT71_SELA_PORT15_PIN0, TOUT56_SELB_PORT21_PIN5, TOUT49_SELB_PORT22_PIN2, TOUT29_SELB_PORT33_PIN7, \
TOUT14_SELB_PORT0_PIN5, TOUT98_SELB_PORT11_PIN9, TOUT81_SELB_PORT14_PIN1, TOUT72_SELA_PORT15_PIN1, TOUT57_SELB_PORT21_PIN6, TOUT50_SELB_PORT22_PIN3, TOUT22_SELB_PORT33_PIN0, TOUT30_SELB_PORT33_PIN8, TOUT9_SELD_PORT0_PIN0, TOUT10_SELD_PORT0_PIN1_N, TOUT0_SELD_PORT2_PIN0, TOUT1_SELD_PORT2_PIN1_N, TOUT8_SELD_PORT2_PIN8_N, TOUT95_SELD_PORT11_PIN2_N, TOUT110_SELD_PORT11_PIN8, TOUT94_SELD_PORT13_PIN3, TOUT72_SELD_PORT15_PIN1, TOUT73_SELD_PORT15_PIN2_N, TOUT64_SELD_PORT20_PIN8, TOUT65_SELD_PORT20_PIN9_N, TOUT53_SELD_PORT21_PIN2, TOUT54_SELD_PORT21_PIN3_N, \
TOUT15_SELB_PORT0_PIN6, TOUT99_SELB_PORT11_PIN10, TOUT91_SELB_PORT13_PIN0, TOUT82_SELB_PORT14_PIN2, TOUT73_SELA_PORT15_PIN2, TOUT58_SELB_PORT21_PIN7, TOUT23_SELB_PORT33_PIN1, TOUT11_SELD_PORT0_PIN2, TOUT12_SELD_PORT0_PIN3_N, TOUT1_SELD_PORT2_PIN1_N_N, TOUT2_SELD_PORT2_PIN2, TOUT3_SELD_PORT2_PIN3_N, TOUT96_SELD_PORT11_PIN3, TOUT97_SELD_PORT11_PIN6_N, TOUT76_SELD_PORT15_PIN5_N, TOUT74_SELD_PORT15_PIN3, TOUT66_SELD_PORT20_PIN10, TOUT67_SELD_PORT20_PIN11_N, TOUT55_SELD_PORT21_PIN4, TOUT56_SELD_PORT21_PIN5, TOUT27_SELD_PORT33_PIN5, TOUT28_SELD_PORT33_PIN6_N, \
TOUT16_SELB_PORT0_PIN7, TOUT100_SELB_PORT11_PIN11, TOUT92_SELB_PORT13_PIN1, TOUT83_SELB_PORT14_PIN3, TOUT74_SELA_PORT15_PIN3, TOUT59_SELB_PORT20_PIN0, TOUT24_SELB_PORT33_PIN2, TOUT13_SELD_PORT0_PIN4, TOUT14_SELD_PORT0_PIN5_N, TOUT4_SELD_PORT2_PIN4, TOUT5_SELD_PORT2_PIN5_N, TOUT98_SELD_PORT11_PIN9, TOUT99_SELD_PORT11_PIN10_N, TOUT91_SELD_PORT13_PIN0_N, TOUT80_SELD_PORT14_PIN0, TOUT82_SELD_PORT14_PIN2_N, TOUT68_SELD_PORT20_PIN12, TOUT69_SELD_PORT20_PIN13_N, TOUT48_SELD_PORT22_PIN1, TOUT49_SELD_PORT22_PIN2_N, TOUT29_SELD_PORT33_PIN7, TOUT30_SELD_PORT33_PIN8_N, \
TOUT17_SELB_PORT0_PIN8, TOUT101_SELB_PORT11_PIN12, TOUT93_SELB_PORT13_PIN2, TOUT84_SELB_PORT14_PIN4, TOUT75_SELA_PORT15_PIN4, TOUT64_SELA_PORT20_PIN8, TOUT25_SELB_PORT33_PIN3, TOUT15_SELD_PORT0_PIN6, TOUT16_SELD_PORT0_PIN7_N, TOUT6_SELD_PORT2_PIN6, TOUT7_SELD_PORT2_PIN7_N, TOUT100_SELD_PORT11_PIN11_N, TOUT101_SELD_PORT11_PIN12, TOUT92_SELD_PORT13_PIN1, TOUT93_SELD_PORT13_PIN2_N, TOUT81_SELD_PORT14_PIN1, TOUT71_SELD_PORT15_PIN0_N, TOUT70_SELD_PORT20_PIN14, TOUT50_SELD_PORT22_PIN3, TOUT111_SELD_PORT22_PIN4_N, TOUT31_SELD_PORT33_PIN9, TOUT32_SELD_PORT33_PIN10_N, TOUT84_SELD_PORT14_PIN4_N, \
TOUT0_SELB_PORT2_PIN0, \
TOUT1_SELB_PORT2_PIN1, TOUT103_SELB_PORT10_PIN1, \
TOUT2_SELB_PORT2_PIN2, TOUT104_SELB_PORT10_PIN2, TOUT107_SELB_PORT10_PIN5, TOUT62_SELA_PORT20_PIN6, \
TOUT3_SELB_PORT2_PIN3, TOUT105_SELB_PORT10_PIN3, TOUT108_SELB_PORT10_PIN6, TOUT63_SELA_PORT20_PIN7, \
TOUT4_SELB_PORT2_PIN4, TOUT61_SELA_PORT20_PIN3, TOUT34_SELB_PORT33_PIN12, TOUT112_SELA_PORT34_PIN0, \
TOUT5_SELB_PORT2_PIN5, TOUT65_SELA_PORT20_PIN9, TOUT113_SELA_PORT34_PIN1, \
TOUT6_SELB_PORT2_PIN6, TOUT66_SELA_PORT20_PIN10, TOUT114_SELA_PORT34_PIN2, \
TOUT7_SELB_PORT2_PIN7, TOUT67_SELA_PORT20_PIN11, TOUT115_SELA_PORT34_PIN3

# following var is for xdms tom to port connections

Gtm.Tom0Channel0	:	TOUT18_SELA_PORT0_PIN9, TOUT85_SELA_PORT14_PIN5, TOUT87_SELA_PORT14_PIN7, TOUT76_SELA_PORT15_PIN5, TOUT77_SELA_PORT15_PIN6, TOUT53_SELA_PORT21_PIN2, TOUT26_SELA_PORT33_PIN4, TOUT32_SELA_PORT33_PIN10
Gtm.Tom0Channel1	:	TOUT103_SELA_PORT10_PIN1, TOUT86_SELA_PORT14_PIN6, TOUT78_SELA_PORT15_PIN7, TOUT54_SELA_PORT21_PIN3, TOUT27_SELA_PORT33_PIN5, TOUT31_SELA_PORT33_PIN9
Gtm.Tom0Channel2	:	TOUT104_SELA_PORT10_PIN2, TOUT107_SELA_PORT10_PIN5, TOUT88_SELA_PORT14_PIN8, TOUT79_SELA_PORT15_PIN8, TOUT55_SELA_PORT21_PIN4, TOUT28_SELA_PORT33_PIN6, TOUT33_SELA_PORT33_PIN11
Gtm.Tom0Channel3	:	TOUT21_SELA_PORT0_PIN12, TOUT105_SELA_PORT10_PIN3, TOUT108_SELA_PORT10_PIN6, TOUT80_SELA_PORT14_PIN0, TOUT56_SELA_PORT21_PIN5, TOUT29_SELA_PORT33_PIN7
Gtm.Tom0Channel4	:	TOUT81_SELA_PORT14_PIN1, TOUT61_SELB_PORT20_PIN3, TOUT57_SELA_PORT21_PIN6, TOUT22_SELA_PORT33_PIN0, TOUT30_SELA_PORT33_PIN8, TOUT9_SELC_PORT0_PIN0, TOUT10_SELC_PORT0_PIN1_N, TOUT0_SELC_PORT2_PIN0, TOUT1_SELC_PORT2_PIN1_N, TOUT8_SELC_PORT2_PIN8_N, TOUT95_SELC_PORT11_PIN2_N, TOUT110_SELC_PORT11_PIN8, TOUT94_SELC_PORT13_PIN3, TOUT72_SELC_PORT15_PIN1, TOUT73_SELC_PORT15_PIN2_N, TOUT64_SELC_PORT20_PIN8, TOUT65_SELC_PORT20_PIN9_N, TOUT53_SELC_PORT21_PIN2, TOUT54_SELC_PORT21_PIN3_N
Gtm.Tom0Channel5	:	TOUT91_SELA_PORT13_PIN0, TOUT82_SELA_PORT14_PIN2, TOUT58_SELA_PORT21_PIN7, TOUT23_SELA_PORT33_PIN1, TOUT11_SELC_PORT0_PIN2, TOUT12_SELC_PORT0_PIN3_N, TOUT2_SELC_PORT2_PIN2, TOUT3_SELC_PORT2_PIN3_N, TOUT96_SELC_PORT11_PIN3, TOUT97_SELC_PORT11_PIN6_N, TOUT76_SELC_PORT15_PIN5_N, TOUT74_SELC_PORT15_PIN3, TOUT66_SELC_PORT20_PIN10, TOUT67_SELC_PORT20_PIN11_N, TOUT55_SELC_PORT21_PIN4, TOUT56_SELC_PORT21_PIN5_N, TOUT27_SELC_PORT33_PIN5, TOUT28_SELC_PORT33_PIN6_N
Gtm.Tom0Channel6	:	TOUT92_SELA_PORT13_PIN1, TOUT83_SELA_PORT14_PIN3, TOUT59_SELA_PORT20_PIN0, TOUT42_SELA_PORT23_PIN1, TOUT24_SELA_PORT33_PIN2, TOUT13_SELC_PORT0_PIN4, TOUT14_SELC_PORT0_PIN5_N, TOUT4_SELC_PORT2_PIN4, TOUT5_SELC_PORT2_PIN5_N, TOUT98_SELC_PORT11_PIN9, TOUT99_SELC_PORT11_PIN10_N, TOUT91_SELC_PORT13_PIN0_N, TOUT80_SELC_PORT14_PIN0, TOUT82_SELC_PORT14_PIN2_N, TOUT68_SELC_PORT20_PIN12, TOUT69_SELC_PORT20_PIN13_N, TOUT48_SELC_PORT22_PIN1, TOUT49_SELC_PORT22_PIN2_N, TOUT29_SELC_PORT33_PIN7, TOUT30_SELC_PORT33_PIN8_N
Gtm.Tom0Channel7	:	TOUT93_SELA_PORT13_PIN2, TOUT84_SELA_PORT14_PIN4, TOUT64_SELB_PORT20_PIN8, TOUT25_SELA_PORT33_PIN3, TOUT15_SELC_PORT0_PIN6, TOUT16_SELC_PORT0_PIN7_N, TOUT6_SELC_PORT2_PIN6, TOUT7_SELC_PORT2_PIN7_N, TOUT100_SELC_PORT11_PIN11_N, TOUT101_SELC_PORT11_PIN12, TOUT92_SELC_PORT13_PIN1, TOUT93_SELC_PORT13_PIN2_N, TOUT81_SELC_PORT14_PIN1, TOUT71_SELC_PORT15_PIN0_N, TOUT70_SELC_PORT20_PIN14_N, TOUT50_SELC_PORT22_PIN3, TOUT111_SELC_PORT22_PIN4_N, TOUT31_SELC_PORT33_PIN9, TOUT32_SELC_PORT33_PIN10_N
Gtm.Tom0Channel8	:	TOUT9_SELA_PORT0_PIN0, TOUT0_SELA_PORT2_PIN0, TOUT8_SELA_PORT2_PIN8, TOUT95_SELA_PORT11_PIN2, TOUT94_SELA_PORT13_PIN3, TOUT68_SELB_PORT20_PIN12, TOUT48_SELA_PORT22_PIN1
Gtm.Tom0Channel9	:	TOUT10_SELA_PORT0_PIN1, TOUT11_SELA_PORT0_PIN2, TOUT1_SELA_PORT2_PIN1, TOUT69_SELB_PORT20_PIN13, TOUT47_SELA_PORT22_PIN0
Gtm.Tom0Channel10	:	TOUT12_SELA_PORT0_PIN3, TOUT2_SELA_PORT2_PIN2, TOUT96_SELA_PORT11_PIN3, TOUT62_SELB_PORT20_PIN6, TOUT70_SELB_PORT20_PIN14
Gtm.Tom0Channel11	:	TOUT13_SELA_PORT0_PIN4, TOUT3_SELA_PORT2_PIN3, TOUT97_SELA_PORT11_PIN6, TOUT71_SELB_PORT15_PIN0, TOUT63_SELB_PORT20_PIN7, TOUT49_SELA_PORT22_PIN2
Gtm.Tom0Channel12	:	TOUT14_SELA_PORT0_PIN5, TOUT4_SELA_PORT2_PIN4, TOUT98_SELA_PORT11_PIN9, TOUT72_SELB_PORT15_PIN1, TOUT50_SELA_PORT22_PIN3, TOUT34_SELB_PORT33_PIN12
Gtm.Tom0Channel13	:	TOUT15_SELA_PORT0_PIN6, TOUT5_SELA_PORT2_PIN5, TOUT99_SELA_PORT11_PIN10, TOUT73_SELB_PORT15_PIN2, TOUT65_SELB_PORT20_PIN9
Gtm.Tom0Channel14	:	TOUT16_SELA_PORT0_PIN7, TOUT6_SELA_PORT2_PIN6, TOUT100_SELA_PORT11_PIN11, TOUT74_SELB_PORT15_PIN3, TOUT66_SELB_PORT20_PIN10
Gtm.Tom0Channel15	:	TOUT17_SELA_PORT0_PIN8, TOUT7_SELA_PORT2_PIN7, TOUT101_SELA_PORT11_PIN12, TOUT75_SELB_PORT15_PIN4, TOUT67_SELB_PORT20_PIN11, TOUT42_SELB_PORT23_PIN1

Gtm.Tom1Channel0	:	TOUT9_SELB_PORT0_PIN0, TOUT18_SELB_PORT0_PIN9, TOUT8_SELB_PORT2_PIN8, TOUT94_SELB_PORT13_PIN3, TOUT85_SELB_PORT14_PIN5, TOUT76_SELB_PORT15_PIN5, TOUT77_SELB_PORT15_PIN6, TOUT68_SELA_PORT20_PIN12, TOUT53_SELB_PORT21_PIN2, TOUT48_SELB_PORT22_PIN1, TOUT26_SELB_PORT33_PIN4, TOUT32_SELB_PORT33_PIN10
Gtm.Tom1Channel1	:	TOUT10_SELB_PORT0_PIN1, TOUT11_SELB_PORT0_PIN2, TOUT95_SELB_PORT11_PIN2, TOUT86_SELB_PORT14_PIN6, TOUT78_SELB_PORT15_PIN7, TOUT69_SELA_PORT20_PIN13, TOUT54_SELB_PORT21_PIN3, TOUT47_SELB_PORT22_PIN0, TOUT27_SELB_PORT33_PIN5, TOUT31_SELB_PORT33_PIN9
Gtm.Tom1Channel2	:	TOUT12_SELB_PORT0_PIN3, TOUT96_SELB_PORT11_PIN3, TOUT79_SELB_PORT15_PIN8, TOUT70_SELA_PORT20_PIN14, TOUT55_SELB_PORT21_PIN4, TOUT28_SELB_PORT33_PIN6, TOUT33_SELB_PORT33_PIN11
Gtm.Tom1Channel3	:	TOUT13_SELB_PORT0_PIN4, TOUT21_SELB_PORT0_PIN12, TOUT97_SELB_PORT11_PIN6, TOUT80_SELB_PORT14_PIN0, TOUT71_SELA_PORT15_PIN0, TOUT56_SELB_PORT21_PIN5, TOUT49_SELB_PORT22_PIN2, TOUT29_SELB_PORT33_PIN7
Gtm.Tom1Channel4	:	TOUT14_SELB_PORT0_PIN5, TOUT98_SELB_PORT11_PIN9, TOUT81_SELB_PORT14_PIN1, TOUT72_SELA_PORT15_PIN1, TOUT57_SELB_PORT21_PIN6, TOUT50_SELB_PORT22_PIN3, TOUT22_SELB_PORT33_PIN0, TOUT30_SELB_PORT33_PIN8, TOUT9_SELD_PORT0_PIN0, TOUT10_SELD_PORT0_PIN1_N, TOUT0_SELD_PORT2_PIN0, TOUT1_SELD_PORT2_PIN1_N, TOUT8_SELD_PORT2_PIN8_N, TOUT95_SELD_PORT11_PIN2_N, TOUT110_SELD_PORT11_PIN8, TOUT94_SELD_PORT13_PIN3, TOUT72_SELD_PORT15_PIN1, TOUT73_SELD_PORT15_PIN2_N, TOUT64_SELD_PORT20_PIN8, TOUT65_SELD_PORT20_PIN9_N, TOUT53_SELD_PORT21_PIN2, TOUT54_SELD_PORT21_PIN3_N
Gtm.Tom1Channel5	:	TOUT15_SELB_PORT0_PIN6, TOUT99_SELB_PORT11_PIN10, TOUT91_SELB_PORT13_PIN0, TOUT82_SELB_PORT14_PIN2, TOUT73_SELA_PORT15_PIN2, TOUT58_SELB_PORT21_PIN7, TOUT23_SELB_PORT33_PIN1, TOUT11_SELD_PORT0_PIN2, TOUT12_SELD_PORT0_PIN3_N, TOUT1_SELD_PORT2_PIN1_N_N, TOUT2_SELD_PORT2_PIN2, TOUT3_SELD_PORT2_PIN3_N, TOUT96_SELD_PORT11_PIN3, TOUT97_SELD_PORT11_PIN6_N, TOUT76_SELD_PORT15_PIN5_N, TOUT74_SELD_PORT15_PIN3, TOUT66_SELD_PORT20_PIN10, TOUT67_SELD_PORT20_PIN11_N, TOUT55_SELD_PORT21_PIN4, TOUT56_SELD_PORT21_PIN5, TOUT27_SELD_PORT33_PIN5, TOUT28_SELD_PORT33_PIN6_N
Gtm.Tom1Channel6	:	TOUT16_SELB_PORT0_PIN7, TOUT100_SELB_PORT11_PIN11, TOUT92_SELB_PORT13_PIN1, TOUT83_SELB_PORT14_PIN3, TOUT74_SELA_PORT15_PIN3, TOUT59_SELB_PORT20_PIN0, TOUT24_SELB_PORT33_PIN2, TOUT13_SELD_PORT0_PIN4, TOUT14_SELD_PORT0_PIN5_N, TOUT4_SELD_PORT2_PIN4, TOUT5_SELD_PORT2_PIN5_N, TOUT98_SELD_PORT11_PIN9, TOUT99_SELD_PORT11_PIN10_N, TOUT91_SELD_PORT13_PIN0_N, TOUT80_SELD_PORT14_PIN0, TOUT82_SELD_PORT14_PIN2_N, TOUT68_SELD_PORT20_PIN12, TOUT69_SELD_PORT20_PIN13_N, TOUT48_SELD_PORT22_PIN1, TOUT49_SELD_PORT22_PIN2_N, TOUT29_SELD_PORT33_PIN7, TOUT30_SELD_PORT33_PIN8_N
Gtm.Tom1Channel7	:	TOUT17_SELB_PORT0_PIN8, TOUT101_SELB_PORT11_PIN12, TOUT93_SELB_PORT13_PIN2, TOUT84_SELB_PORT14_PIN4, TOUT75_SELA_PORT15_PIN4, TOUT64_SELA_PORT20_PIN8, TOUT25_SELB_PORT33_PIN3, TOUT15_SELD_PORT0_PIN6, TOUT16_SELD_PORT0_PIN7_N, TOUT6_SELD_PORT2_PIN6, TOUT7_SELD_PORT2_PIN7_N, TOUT100_SELD_PORT11_PIN11_N, TOUT101_SELD_PORT11_PIN12, TOUT92_SELD_PORT13_PIN1, TOUT93_SELD_PORT13_PIN2_N, TOUT81_SELD_PORT14_PIN1, TOUT71_SELD_PORT15_PIN0_N, TOUT70_SELD_PORT20_PIN14, TOUT50_SELD_PORT22_PIN3, TOUT111_SELD_PORT22_PIN4_N, TOUT31_SELD_PORT33_PIN9, TOUT32_SELD_PORT33_PIN10_N, TOUT84_SELD_PORT14_PIN4_N
Gtm.Tom1Channel8	:	TOUT0_SELB_PORT2_PIN0
Gtm.Tom1Channel9	:	TOUT1_SELB_PORT2_PIN1, TOUT103_SELB_PORT10_PIN1
Gtm.Tom1Channel10	:	TOUT2_SELB_PORT2_PIN2, TOUT104_SELB_PORT10_PIN2, TOUT107_SELB_PORT10_PIN5, TOUT62_SELA_PORT20_PIN6
Gtm.Tom1Channel11	:	TOUT3_SELB_PORT2_PIN3, TOUT105_SELB_PORT10_PIN3, TOUT108_SELB_PORT10_PIN6, TOUT63_SELA_PORT20_PIN7
Gtm.Tom1Channel12	:	TOUT4_SELB_PORT2_PIN4, TOUT61_SELA_PORT20_PIN3, TOUT34_SELA_PORT33_PIN12, TOUT112_SELA_PORT34_PIN0
Gtm.Tom1Channel13	:	TOUT5_SELB_PORT2_PIN5, TOUT65_SELA_PORT20_PIN9, TOUT113_SELA_PORT34_PIN1
Gtm.Tom1Channel14	:	TOUT6_SELB_PORT2_PIN6, TOUT66_SELA_PORT20_PIN10, TOUT114_SELA_PORT34_PIN2
Gtm.Tom1Channel15	:	TOUT7_SELB_PORT2_PIN7, TOUT67_SELA_PORT20_PIN11, TOUT115_SELA_PORT34_PIN3


Gtm.TimBChannelMD	:	NONE_SEL0, TIN18_SEL1_PORT0_PIN9, TIN0_SEL2_PORT2_PIN0, RESERVED_SEL3, TIN85_SEL4_PORT14_PIN5, TIN87_SEL5_PORT14_PIN7, TIN77_SEL6_PORT15_PIN6, TIN53_SEL7_PORT21_PIN2, TIN48_SEL8_PORT22_PIN1, TIN32_SEL9_PORT33_PIN10, TIN26_SEL10_PORT33_PIN4, TIN8_SEL11_PORT2_PIN8, TIN34_SEL12_PORT33_PIN12, TIN9_SEL13_PORT0_PIN0, RESERVED_SEL14, VADCC0SR0_SEL15, \
RESERVED_SEL1, TIN1_SEL2_PORT2_PIN1, TIN103_SEL3_PORT10_PIN1, TIN86_SEL4_PORT14_PIN6, TIN78_SEL5_PORT15_PIN7, TIN54_SEL6_PORT21_PIN3, TIN47_SEL7_PORT22_PIN0, TIN27_SEL8_PORT33_PIN5, TIN31_SEL9_PORT33_PIN9, TIN10_SEL10_PORT0_PIN1, TIN11_SEL11_PORT0_PIN2, RESERVED_SEL12, CANINT12_SEL13, VADCC1SR0_SEL15, \
TIN2_SEL2_PORT2_PIN2, TIN104_SEL3_PORT10_PIN2, TIN107_SEL4_PORT10_PIN5, TIN79_SEL5_PORT15_PIN8, TIN55_SEL6_PORT21_PIN4, RESERVED_SEL7, TIN33_SEL8_PORT33_PIN11, TIN28_SEL9_PORT33_PIN6, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT2_SEL12, CANINT13_SEL13, VADCC0SR1_SEL15, \
TIN21_SEL1_PORT0_PIN12, TIN3_SEL2_PORT2_PIN3, TIN105_SEL3_PORT10_PIN3, TIN108_SEL4_PORT10_PIN6, TIN80_SEL5_PORT14_PIN0, TIN56_SEL6_PORT21_PIN5, TIN49_SEL7_PORT22_PIN2, RESERVED_SEL8, TIN29_SEL9_PORT33_PIN7, ERUPDOUT3_SEL12, CANINT14_SEL13, VADCC1SR1_SEL15, \
TIN4_SEL1_PORT2_PIN4, RESERVED_SEL2, TIN81_SEL3_PORT14_PIN1, TIN50_SEL4_PORT22_PIN3, RESERVED_SEL5, TIN22_SEL6_PORT33_PIN0, TIN30_SEL7_PORT33_PIN8, TIN57_SEL8_PORT21_PIN6, TIN61_SEL9_PORT20_PIN3, ERUPDOUT4_SEL12, CANINT15_SEL13, VADCC0SR02_SEL15, \
TIN5_SEL1_PORT2_PIN5, TIN82_SEL3_PORT14_PIN2, RESERVED_SEL4, TIN23_SEL6_PORT33_PIN1, TIN58_SEL7_PORT21_PIN7, RESERVED_SEL9, ERUPDOUT5_SEL12, RESERVED_SEL13,  VADCC1SR2_SEL15, \
TIN6_SEL1_PORT2_PIN6, TIN83_SEL3_PORT14_PIN3, TIN42_SEL4_PORT23_PIN1, TIN24_SEL6_PORT33_PIN2, TIN59_SEL7_PORT20_PIN0, TIN62_SEL9_PORT20_PIN6, ERUPDOUT6_SEL12, VADCC0SR3_SEL15, \
TIN7_SEL1_PORT2_PIN7, TIN84_SEL2_PORT14_PIN4, TIN64_SEL3_PORT20_PIN8, TIN25_SEL6_PORT33_PIN3, TIN63_SEL7_PORT20_PIN7, ERUPDOUT7_SEL12, ERAYMT_SEL13, VADCC1SR3_SEL15


Gtm.Tim0Channel0	:	NONE_SEL0, TIN18_SEL1_PORT0_PIN9, TIN0_SEL2_PORT2_PIN0, RESERVED_SEL3, TIN85_SEL4_PORT14_PIN5, TIN87_SEL5_PORT14_PIN7, TIN77_SEL6_PORT15_PIN6, TIN53_SEL7_PORT21_PIN2, TIN48_SEL8_PORT22_PIN1, TIN32_SEL9_PORT33_PIN10, TIN26_SEL10_PORT33_PIN4, TIN8_SEL11_PORT2_PIN8, TIN34_SEL12_PORT33_PIN12, TIN9_SEL13_PORT0_PIN0, RESERVED_SEL14, VADCC0SR0_SEL15
Gtm.Tim0Channel1	:	NONE_SEL0, RESERVED_SEL1, TIN1_SEL2_PORT2_PIN1, TIN103_SEL3_PORT10_PIN1, TIN86_SEL4_PORT14_PIN6, TIN78_SEL5_PORT15_PIN7, TIN54_SEL6_PORT21_PIN3, TIN47_SEL7_PORT22_PIN0, TIN27_SEL8_PORT33_PIN5, TIN31_SEL9_PORT33_PIN9, TIN10_SEL10_PORT0_PIN1, TIN11_SEL11_PORT0_PIN2, RESERVED_SEL12, CANINT12_SEL13, RESERVED_SEL14, VADCC1SR0_SEL15
Gtm.Tim0Channel2	:	NONE_SEL0, RESERVED_SEL1, TIN2_SEL2_PORT2_PIN2, TIN104_SEL3_PORT10_PIN2, TIN107_SEL4_PORT10_PIN5, TIN79_SEL5_PORT15_PIN8, TIN55_SEL6_PORT21_PIN4, RESERVED_SEL7, TIN33_SEL8_PORT33_PIN11, TIN28_SEL9_PORT33_PIN6, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT2_SEL12, CANINT13_SEL13, RESERVED_SEL14, VADCC0SR1_SEL15
Gtm.Tim0Channel3	:	NONE_SEL0, TIN21_SEL1_PORT0_PIN12, TIN3_SEL2_PORT2_PIN3, TIN105_SEL3_PORT10_PIN3, TIN108_SEL4_PORT10_PIN6, TIN80_SEL5_PORT14_PIN0, TIN56_SEL6_PORT21_PIN5, TIN49_SEL7_PORT22_PIN2, RESERVED_SEL8, TIN29_SEL9_PORT33_PIN7, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT3_SEL12, CANINT14_SEL13, RESERVED_SEL14, VADCC1SR1_SEL15
Gtm.Tim0Channel4	:	NONE_SEL0, TIN4_SEL1_PORT2_PIN4, RESERVED_SEL2, TIN81_SEL3_PORT14_PIN1, TIN50_SEL4_PORT22_PIN3, RESERVED_SEL5, TIN22_SEL6_PORT33_PIN0, TIN30_SEL7_PORT33_PIN8, TIN57_SEL8_PORT21_PIN6, TIN61_SEL9_PORT20_PIN3, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT4_SEL12, CANINT15_SEL13, RESERVED_SEL14, VADCC0SR02_SEL15
Gtm.Tim0Channel5	:	NONE_SEL0, TIN5_SEL1_PORT2_PIN5, RESERVED_SEL2, TIN82_SEL3_PORT14_PIN2, RESERVED_SEL4, RESERVED_SEL5, TIN23_SEL6_PORT33_PIN1, TIN58_SEL7_PORT21_PIN7, RESERVED_SEL8, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT5_SEL12, RESERVED_SEL13,  RESERVED_SEL14, VADCC1SR2_SEL15
Gtm.Tim0Channel6	:	NONE_SEL0, TIN6_SEL1_PORT2_PIN6, RESERVED_SEL2, TIN83_SEL3_PORT14_PIN3, TIN42_SEL4_PORT23_PIN1, RESERVED_SEL5, TIN24_SEL6_PORT33_PIN2, TIN59_SEL7_PORT20_PIN0, RESERVED_SEL8, TIN62_SEL9_PORT20_PIN6, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT6_SEL12, RESERVED_SEL13, RESERVED_SEL14, VADCC0SR3_SEL15
Gtm.Tim0Channel7	:	NONE_SEL0, TIN7_SEL1_PORT2_PIN7, TIN84_SEL2_PORT14_PIN4, TIN64_SEL3_PORT20_PIN8, RESERVED_SEL4, RESERVED_SEL5, TIN25_SEL6_PORT33_PIN3, TIN63_SEL7_PORT20_PIN7, RESERVED_SEL8, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT7_SEL12, ERAYMT_SEL13, RESERVED_SEL14, VADCC1SR3_SEL15


#**** Following two variables are only applicable in case of BMD.***
#**** Both Gtm.Adc<x>Trigger<x>Connections and Gtm.AdcBMDTrigger<x>Connections has to be maintained for changes.***

Gtm.AdcBMDTrigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH1, TRIG_2_TOM0_CH2, TRIG_3_TOM0_CH3, TRIG_4_TOM0_CH4, TRIG_5_TOM0_CH5, TRIG_6_TOM0_CH6, TRIG_7_TOM0_CH7, TRIG_8_TOM0_CH8, TRIG_9_TOM0_CH9, TRIG_10_TOM0_CH10, TRIG_11_TOM0_CH11, TRIG_12_TOM0_CH12, TRIG_13_TOM0_CH13, TRIG_14_TOM0_CH14, TRIG_15_TOM0_CH15, \
TRIG_1_TOM1_CH1, TRIG_2_TOM1_CH2, TRIG_3_TOM1_CH3, TRIG_4_TOM1_CH4, TRIG_5_TOM1_CH5, TRIG_6_TOM1_CH6, TRIG_7_TOM1_CH7, TRIG_8_TOM1_CH8, TRIG_9_TOM1_CH9, TRIG_10_TOM1_CH10, TRIG_11_TOM1_CH11, TRIG_12_TOM1_CH12, TRIG_13_TOM1_CH13, TRIG_14_TOM1_CH14, TRIG_15_TOM1_CH15
Gtm.AdcBMDTrigger1Connections: TRIG_0_NONE, TRIG_1_TOM0_CH1, TRIG_2_TOM0_CH2, TRIG_3_TOM0_CH3, TRIG_4_TOM0_CH4, TRIG_5_TOM0_CH5, TRIG_6_TOM0_CH6, TRIG_7_TOM0_CH7, TRIG_8_TOM0_CH8, TRIG_9_TOM0_CH9, TRIG_10_TOM0_CH10, TRIG_11_TOM0_CH11, TRIG_12_TOM0_CH12, TRIG_13_TOM0_CH13, TRIG_14_TOM0_CH14, TRIG_15_TOM0_CH15, \
TRIG_1_TOM1_CH1, TRIG_2_TOM1_CH2, TRIG_3_TOM1_CH3, TRIG_4_TOM1_CH4, TRIG_5_TOM1_CH5, TRIG_6_TOM1_CH6, TRIG_7_TOM1_CH7, TRIG_8_TOM1_CH8, TRIG_9_TOM1_CH9, TRIG_10_TOM1_CH10, TRIG_11_TOM1_CH11, TRIG_12_TOM1_CH12, TRIG_13_TOM1_CH13, TRIG_14_TOM1_CH14, TRIG_15_TOM1_CH15


Gtm.Adc0Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH1, TRIG_2_TOM0_CH2, TRIG_3_TOM0_CH3, TRIG_4_TOM0_CH4, TRIG_5_TOM0_CH5, TRIG_6_TOM0_CH6, TRIG_7_TOM0_CH7, TRIG_8_TOM0_CH8, TRIG_9_TOM0_CH9, TRIG_10_TOM0_CH10, TRIG_11_TOM0_CH11, TRIG_12_TOM0_CH12, TRIG_13_TOM0_CH13, TRIG_14_TOM0_CH14, TRIG_15_TOM0_CH15
Gtm.Adc1Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH1, TRIG_2_TOM0_CH2, TRIG_3_TOM0_CH3, TRIG_4_TOM0_CH4, TRIG_5_TOM0_CH5, TRIG_6_TOM0_CH6, TRIG_7_TOM0_CH7, TRIG_8_TOM0_CH8, TRIG_9_TOM0_CH9, TRIG_10_TOM0_CH10, TRIG_11_TOM0_CH11, TRIG_12_TOM0_CH12, TRIG_13_TOM0_CH13, TRIG_14_TOM0_CH14, TRIG_15_TOM0_CH15
Gtm.Adc0Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH1, TRIG_2_TOM1_CH2, TRIG_3_TOM1_CH3, TRIG_4_TOM1_CH4, TRIG_5_TOM1_CH5, TRIG_6_TOM1_CH6, TRIG_7_TOM1_CH7, TRIG_8_TOM1_CH8, TRIG_9_TOM1_CH9, TRIG_10_TOM1_CH10, TRIG_11_TOM1_CH11, TRIG_12_TOM1_CH12, TRIG_13_TOM1_CH13, TRIG_14_TOM1_CH14, TRIG_15_TOM1_CH15
Gtm.Adc1Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH1, TRIG_2_TOM1_CH2, TRIG_3_TOM1_CH3, TRIG_4_TOM1_CH4, TRIG_5_TOM1_CH5, TRIG_6_TOM1_CH6, TRIG_7_TOM1_CH7, TRIG_8_TOM1_CH8, TRIG_9_TOM1_CH9, TRIG_10_TOM1_CH10, TRIG_11_TOM1_CH11, TRIG_12_TOM1_CH12, TRIG_13_TOM1_CH13, TRIG_14_TOM1_CH14, TRIG_15_TOM1_CH15

Gtm.Adc2Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH1, TRIG_2_TOM0_CH2, TRIG_3_TOM0_CH3, TRIG_4_TOM0_CH4, TRIG_5_TOM0_CH5, TRIG_6_TOM0_CH6, TRIG_7_TOM0_CH7, TRIG_8_TOM0_CH8, TRIG_9_TOM0_CH9, TRIG_10_TOM0_CH10, TRIG_11_TOM0_CH11, TRIG_12_TOM0_CH12, TRIG_13_TOM0_CH13, TRIG_14_TOM0_CH14, TRIG_15_TOM0_CH15
Gtm.Adc3Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH1, TRIG_2_TOM0_CH2, TRIG_3_TOM0_CH3, TRIG_4_TOM0_CH4, TRIG_5_TOM0_CH5, TRIG_6_TOM0_CH6, TRIG_7_TOM0_CH7, TRIG_8_TOM0_CH8, TRIG_9_TOM0_CH9, TRIG_10_TOM0_CH10, TRIG_11_TOM0_CH11, TRIG_12_TOM0_CH12, TRIG_13_TOM0_CH13, TRIG_14_TOM0_CH14, TRIG_15_TOM0_CH15
Gtm.Adc2Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH1, TRIG_2_TOM1_CH2, TRIG_3_TOM1_CH3, TRIG_4_TOM1_CH4, TRIG_5_TOM1_CH5, TRIG_6_TOM1_CH6, TRIG_7_TOM1_CH7, TRIG_8_TOM1_CH8, TRIG_9_TOM1_CH9, TRIG_10_TOM1_CH10, TRIG_11_TOM1_CH11, TRIG_12_TOM1_CH12, TRIG_13_TOM1_CH13, TRIG_14_TOM1_CH14, TRIG_15_TOM1_CH15
Gtm.Adc3Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH1, TRIG_2_TOM1_CH2, TRIG_3_TOM1_CH3, TRIG_4_TOM1_CH4, TRIG_5_TOM1_CH5, TRIG_6_TOM1_CH6, TRIG_7_TOM1_CH7, TRIG_8_TOM1_CH8, TRIG_9_TOM1_CH9, TRIG_10_TOM1_CH10, TRIG_11_TOM1_CH11, TRIG_12_TOM1_CH12, TRIG_13_TOM1_CH13, TRIG_14_TOM1_CH14, TRIG_15_TOM1_CH15


Gtm.TtcanConnectionSelBMD: SEL0_TOM0_CH0, SEL1_TOM0_CH1, SEL2_TOM0_CH2, SEL3_TOM0_CH3, SEL4_TOM0_CH4, SEL5_TOM0_CH5, SEL6_TOM0_CH6, SEL7_TOM0_CH7, SEL8_TOM0_CH8, SEL9_TOM0_CH9, SEL10_TOM0_CH10, SEL11_TOM0_CH11, SEL12_TOM0_CH12, SEL13_TOM0_CH13, SEL14_TOM0_CH14, SEL15_TOM0_CH15, \
SEL0_TOM1_CH0, SEL1_TOM1_CH1, SEL2_TOM1_CH2, SEL3_TOM1_CH3, SEL4_TOM1_CH4, SEL5_TOM1_CH5, SEL6_TOM1_CH6, SEL7_TOM1_CH7, SEL8_TOM1_CH8, SEL9_TOM1_CH9, SEL10_TOM1_CH10, SEL11_TOM1_CH11, SEL12_TOM1_CH12, SEL13_TOM1_CH13, SEL14_TOM1_CH14, SEL15_TOM1_CH15


Gtm.TtcanConnectionSel0: SEL0_TOM0_CH0, SEL1_TOM0_CH1, SEL2_TOM0_CH2, SEL3_TOM0_CH3, SEL4_TOM0_CH4, SEL5_TOM0_CH5, SEL6_TOM0_CH6, SEL7_TOM0_CH7, SEL8_TOM0_CH8, SEL9_TOM0_CH9, SEL10_TOM0_CH10, SEL11_TOM0_CH11, SEL12_TOM0_CH12, SEL13_TOM0_CH13, SEL14_TOM0_CH14, SEL15_TOM0_CH15
Gtm.TtcanConnectionSel1: SEL0_TOM1_CH0, SEL1_TOM1_CH1, SEL2_TOM1_CH2, SEL3_TOM1_CH3, SEL4_TOM1_CH4, SEL5_TOM1_CH5, SEL6_TOM1_CH6, SEL7_TOM1_CH7, SEL8_TOM1_CH8, SEL9_TOM1_CH9, SEL10_TOM1_CH10, SEL11_TOM1_CH11, SEL12_TOM1_CH12, SEL13_TOM1_CH13, SEL14_TOM1_CH14, SEL15_TOM1_CH15
Gtm.TtcanConnectionSel2: SEL0_TOM0_CH0, SEL1_TOM0_CH1, SEL2_TOM0_CH2, SEL3_TOM0_CH3, SEL4_TOM0_CH4, SEL5_TOM0_CH5, SEL6_TOM0_CH6, SEL7_TOM0_CH7, SEL8_TOM0_CH8, SEL9_TOM0_CH9, SEL10_TOM0_CH10, SEL11_TOM0_CH11, SEL12_TOM0_CH12, SEL13_TOM0_CH13, SEL14_TOM0_CH14, SEL15_TOM0_CH15
Gtm.TtcanConnectionSel3: SEL0_TOM1_CH0, SEL1_TOM1_CH1, SEL2_TOM1_CH2, SEL3_TOM1_CH3, SEL4_TOM1_CH4, SEL5_TOM1_CH5, SEL6_TOM1_CH6, SEL7_TOM1_CH7, SEL8_TOM1_CH8, SEL9_TOM1_CH9, SEL10_TOM1_CH10, SEL11_TOM1_CH11, SEL12_TOM1_CH12, SEL13_TOM1_CH13, SEL14_TOM1_CH14, SEL15_TOM1_CH15

#******************************************************************************
#                                   PWM
#******************************************************************************
Pwm.SR0Value: 1
Pwm.SR1Value: 0

#******************************************************************************
#                                   ADC
#******************************************************************************
Adc.Resolution: CH_RES_8BIT,CH_RES_10BIT,CH_RES_12BIT

Adc.DefaultResolution: CH_RES_10BIT

Adc.MaxResolution: 12

Adc.MaxSHClusters: 2

Adc.HwUnitPerCluster: 1

Adc.NumOfChInGrp: 16

Adc.RefVoltSrc: REF_VOLTAGE_VAREF,REF_VOLTAGE_CH0

Adc.ReqSrcCount: 4

Adc.ChEvntNodePtr1Available: YES

Adc.ResEvntNodePtr1Available: YES

Adc.GroupReqSrc: REQSRC0_8STG_QUE,REQSRC1_NCH_SCAN,REQSRC2_BGND_SCAN,REQSRC3_8STG_QUE

Adc.StartUpCal: HW_CAL

Adc.AnalogClockMinMHz: 2

Adc.AnalogClockMaxMHz: 25

Adc.ExtTrigSignalsHWUNIT_ADC0: \
ADC0_TRSEL_RS0_RS1_RS3_IOUT0,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_CCU61_SR3,\
ADC0_TRSEL_RS0_RS1_RS3_G0_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_C0_SR1,\
ADC_USE_INTERNAL_TRIG_TO_TRIG_RS3,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalsHWUNIT_ADC1: \
ADC1_TRSEL_RS0_RS1_RS3_IOUT1,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_CCU61_SR3,\
ADC1_TRSEL_RS0_RS1_RS3_G1_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_RS3_C0_SR1,\
ADC_USE_INTERNAL_TRIG_TO_TRIG_RS3,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalDefaultHWUNIT_ADC0: ADC0_TRSEL_RS0_RS1_RS3_IOUT0
Adc.ExtTrigSignalDefaultHWUNIT_ADC1: ADC1_TRSEL_RS0_RS1_RS3_IOUT1

Adc.GatePinDefaultHWUNIT_ADC0: ADC0_GTSEL_RS0_RS1_RS3_PDOUT0
Adc.GatePinDefaultHWUNIT_ADC1: ADC1_GTSEL_RS0_RS1_RS3_PDOUT1

Adc.GatePinsHWUNIT_ADC0: \
ADC0_GTSEL_RS0_RS1_RS3_PDOUT0,\
ADC0_GTSEL_RS0_RS1_RS3_TIM_TRIG0,ADC0_GTSEL_RS0_RS1_RS3_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG2

Adc.GatePinsHWUNIT_ADC1: \
ADC1_GTSEL_RS0_RS1_RS3_PDOUT1,\
ADC1_GTSEL_RS0_RS1_RS3_TIM_TRIG0,ADC1_GTSEL_RS0_RS1_RS3_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_RS3_CCU6061_TRIG2

Adc.AdcChannels_Adc0: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_
Adc.AdcChannels_Adc1: _16_ _17_ _18_ _19_ _20_ _21_ _22_ _23_ _24_ _25_ _26_ _27_

Adc.NoAltRefChannels_Adc0: _4_ _5_ _6_ _7_
Adc.NoAltRefChannels_Adc: _4_ _5_ _6_ _7_

Adc.SyncGroup_A: _0_ _1_ _2_ _3_
Adc.SyncGroup_B: _4_ _5_ _6_ _7_
Adc.SyncGroup_C: _8_ _9_ _10_

#******************************************************************************
#                                   ASCLIN
#******************************************************************************
AscLin.AvailableAscLinModules: \
ASCLIN0 ,   \
ASCLIN1

AscLin.MaxNoOfAscLinModules: 2

AscLin.ASCLIN0_RxSelectLine: SELECT_DATALINE_A, SELECT_DATALINE_B, SELECT_DATALINE_C, SELECT_DATALINE_D
AscLin.ASCLIN1_RxSelectLine: SELECT_DATALINE_A, SELECT_DATALINE_B, SELECT_DATALINE_C, SELECT_DATALINE_D, SELECT_DATALINE_E, SELECT_DATALINE_F, SELECT_DATALINE_G

#******************************************************************************
#                                   DMA
#******************************************************************************
Dma.NoOfChannels: 16

#******************************************************************************

#******************************************************************************
#                                   RAMTST
#******************************************************************************
RamTst.Memory1_Start:   0xd0000000
RamTst.Memory1_End:     0xd001ffff

RamTst.Memory2_Start:   0xd0200000
RamTst.Memory2_End:     0xd0203fff

RamTst.Memory3_Start:   0xd8000000
RamTst.Memory3_End:     0xd801ffff

RamTst.Memory4_Start:   0xd8200000
RamTst.Memory4_End:     0xd8203fff

RamTst.Memory5_Start:   0xc0000000
RamTst.Memory5_End:     0xc0007fff

RamTst.Memory6_Start:   0xc0200000
RamTst.Memory6_End:     0xc0203fff

RamTst.Memory7_Start:   0xc8000000
RamTst.Memory7_End:     0xc8007fff

RamTst.Memory8_Start:   0xc8200000
RamTst.Memory8_End:     0xc8203fff

RamTst.Memory9_Start:   0xb0000000
RamTst.Memory9_End:     0xb001ffff

RamTst.Memory10_Start:  0x90000000
RamTst.Memory10_End:    0x9001ffff

RamTst.Cache1_Start: 0xc8000000
RamTst.Cache1_End:   0xc820ffff

RamTst.Cache2_Start: 0xd8000000
RamTst.Cache2_End:   0xd8203fff

RamTst.Cache3_Start: 0xb0000000
RamTst.Cache3_End:   0xb001ffff

RamTst.Cache4_Start: 0xC0000000
RamTst.Cache4_End:   0xc020ffff

RamTst.Cache5_Start: 0xd0000000
RamTst.Cache5_End:   0xd0203fff

RamTst.Cache6_Start: 0x90000000
RamTst.Cache6_End:   0x9001ffff

#******************************************************************************
#                                   SENT
#******************************************************************************
Sent.MaxChannelsSupported: 4

#******************************************************************************
#                                   ERAY
#******************************************************************************

Eray.MaxControllers: 1

#******************************************************************************
#                                   CAN
#******************************************************************************
Can.FDFeaturePresent: true
Can.MaxControllers: 6
Can.MaxKernels: 2
Can.MaxCtrlKer: 3
Can.MaxHwObjects: 256
Can.RxDCpinSel: RXDCANxA,RXDCANxB,RXDCANxC,RXDCANxD,RXDCANxE,RXDCANxF,RXDCANxG,RXDCANxH
Can.HwController: CONTROLLER_0_MULTICANPLUS_NODE0,CONTROLLER_1_MULTICANPLUS_NODE1,CONTROLLER_2_MULTICANPLUS_NODE2,CONTROLLER_3_MULTICANPLUS_NODE0,CONTROLLER_4_MULTICANPLUS_NODE1,CONTROLLER_5_MULTICANPLUS_NODE2
Can.FDIsoFrameSupport:false

#******************************************************************************
#                                   CCU6
#******************************************************************************
Ccu6.Available: true
Ccu6.MaxKernals: 2
Ccu6.MaxT12Channels: 3
Ccu6.Ccu60Cc0InputConnections: CCINA_PORT2_PIN0, CCINB_PORT0_PIN1, CCINC_PORT2_PIN6, CCIND_EVR_WUT_TRIGGER_O
Ccu6.Ccu60Cc1InputConnections: CCINA_PORT2_PIN2, CCINB_PORT0_PIN3, CCINC_PORT2_PIN7, CCIND_NONE
Ccu6.Ccu60Cc2InputConnections: CCINA_PORT2_PIN4, CCINB_PORT0_PIN5, CCINC_PORT2_PIN8, CCIND_ERU_PDOUT4
Ccu6.Ccu61Cc0InputConnections: CCINA_PORT0_PIN1, CCINB_PORT2_PIN0, CCINC_PORT0_PIN7, CCIND_EVR_WUT_TRIGGER_O
Ccu6.Ccu61Cc1InputConnections: CCINA_PORT0_PIN3, CCINB_PORT2_PIN2, CCINC_PORT0_PIN8, CCIND_NONE
Ccu6.Ccu61Cc2InputConnections: CCINA_PORT0_PIN5, CCINB_PORT2_PIN4, CCINC_PORT0_PIN9, CCIND_ERU_PDOUT5

#**** Following variables are only applicable in case of BMD.***
Ccu6.Ccu6MCcPInputConnections: CCINA_PORT2_PIN0, CCINB_PORT0_PIN1, CCINC_PORT2_PIN6, CCIND_EVR_WUT_TRIGGER_O, \
CCINA_PORT2_PIN2, CCINB_PORT0_PIN3, CCINC_PORT2_PIN7, CCIND_NONE, \
CCINA_PORT2_PIN4, CCINB_PORT0_PIN5, CCINC_PORT2_PIN8, CCIND_ERU_PDOUT4, \
CCINA_PORT0_PIN1, CCINB_PORT2_PIN0, CCINC_PORT0_PIN7, \
CCINA_PORT0_PIN3, CCINB_PORT2_PIN2, CCINC_PORT0_PIN8, \
CCINA_PORT0_PIN5, CCINB_PORT2_PIN4, CCINC_PORT0_PIN9, CCIND_ERU_PDOUT5

#******************************************************************************
#                                   WDG
#******************************************************************************
Wdg.MaxTimers: 1



#******************************************************************************
#                                   SAFETY LIB MODULES
#******************************************************************************
#-------------------------
# Used by SafeWdg QSPI plugin
#-------------------------
Qspi.MinAvailableQspi:0
#-------------------------
# Used by SRAM plugin
#-------------------------
Cpu0LockStep:true
Cpu1LockStep:false
Cpu2LockStep:false
Cpu0Exists:true
Cpu1Exists:false
Cpu2Exists:false
#-------------------------

SafeTlib.DmaMaxChannels: 	16
#---------------------------
SpbTst.Asclin2TestEnExist:false
SpbTst.Asclin3TestEnExist:false
SpbTst.MSC0TestEnExist:false
SpbTst.MSC1TestEnExist:false
SpbTst.I2cTestEnExist:false
SpbTst.Eray0TestEnExist:true
SpbTst.Eray1TestEnExist:false
SpbTst.PSI5TestEnExist:false
SpbTst.PSI5STestEnExist:false
SpbTst.Port01TestEnExist:false
SpbTst.Port12TestEnExist:false
SpbTst.Port13TestEnExist:true
SpbTst.Port22TestEnExist:true
SpbTst.Port24TestEnExist:false
SpbTst.Port25TestEnExist:false
SpbTst.Port26TestEnExist:false
SpbTst.Port30TestEnExist:false
SpbTst.Port31TestEnExist:false
SpbTst.Port32TestEnExist:false
SpbTst.Port34TestEnExist:true
SpbTst.Port41TestEnExist:true
SpbTst.FceTestEnExist:false
SpbTst.STM1TestEnExist:false
SpbTst.STM2TestEnExist:false
SpbTst.DsAdcTestEnExist:false
SpbTst.HSSLTestEnExist:false
SpbTst.HSCTTestEnExist:false
SpbTst.QSPI0TestEnExist:true
SpbTst.QSPI4TestEnExist:false
SpbTst.QSPI5TestEnExist:false
#---------------------------

CpuBusMpuLfmtst.Cpu1Available: No
CpuBusMpuLfmtst.Cpu2Available: No
CpuBusMpuLfmtst.NumberofCpu: 1
CpuBusMpuLfmtst.CPU0PSPRAddEnd: 1880104928
TstHandler.EarlyPreRunTestList: SfrTst_SfrCmpTst,SfrTst_SfrCrcTst,CpuMpuTst_CpuMpuTst,CpuTst_CpuSbstETst,PflashMonTst_PflashMonTst
TstHandler.RunTimeTestList: SfrTst_SfrCmpTst,SfrTst_SfrCrcTst,CpuTst_CpuSbstETst
TstHandler.MaxTestsEarlyPreRunGrp:5
TstHandler.MaxTestsPreRunGrp:10
TstHandler.MaxTestsRunTimeGrp:5
TstHandler.MaxTestsPostRunGrp:5
TstHandler.MaximumSlMasterCoreId:0
#-------------------------
# Used by SRAM ECC test plugin
#-------------------------
CPU2DsprExists:false
CPU2DtagExists:false
CPU2PsprExists:false
CPU2PtagExists:false

Cpu0DtagExists:false
Cpu1Dspr2Exists:false
Cpu2Dspr2Exists:false

CPU1DsprExists:false
CPU1DtagExists:false
CPU1PsprExists:false
CPU1PtagExists:false
CPU0DsprExists:false
CPU0PsprExists:true
CPU0PtagExists:true
GtmFifoExist:false
GtmMscExists:false
GtmDpllExists:false
PSI5Exists:false
SadmaExists:false
ERay0Exists:true
ERay1Exists:false
EmemXtmExists:true
Mcan1Exists:true
Eray1ObfExists:false
PhlSramTstEmemLower0to3:true
PhlSramTstEmemLower4to7:false
PhlSramTstEmemLower8to15:false

#-------------------------
# Used by SRI
#-------------------------
CPU2DSPRExists:false
CPU2PSPRExists:false
#-------------------------
# Used by PMUECCEDCTST
#-------------------------
PmuEccEdcTstPF1Select:false
PmuEccEdcTstPF2Select:false
PmuEccEdcTstPF3Select:false
#-------------------------
# Used by SAFEWDGASCLIN
#-------------------------
SafeWdgAsclinDefaultValue:1
#-------------------------
# Used by IomTst
#-------------------------
IomTst.MonitorGpio:P33_0,P33_1,P33_2,P33_3,P33_4,P33_5,P33_6,P33_7,P33_8,P33_9,P33_10,P33_11,P33_12,P20_12,P20_13,P20_14

#-------------------------
# Used by Smu Driver
#-------------------------
Smu.IdleRequest:SMU_SELECT_IDLE_NONE,SMU_SELECT_IDLE_CPU0

#-------------------------
# Used by CpuSbstTst
#-------------------------

CpuSbstPTst:false
