

================================================================
== Vitis HLS Report for 'dct_1d'
================================================================
* Date:           Wed Jul 23 16:04:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.157 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|    4|    4|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   20|       -|      -|    -|
|Expression       |        -|    -|       0|    754|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|     48|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    211|    -|
|Register         |        -|    -|    1708|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   28|    1708|   1173|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   12|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_15ns_29_1_1_U76  |mul_16s_15ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_15ns_29_1_1_U78  |mul_16s_15ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_15ns_29_1_1_U81  |mul_16s_15ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U77   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U79   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U83   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_17s_13ns_29_1_1_U82  |mul_17s_13ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_17s_14ns_29_1_1_U80  |mul_17s_14ns_29_1_1  |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   8|  0|  48|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------------+----------------------------------------+---------------------+
    |                   Instance                  |                 Module                 |      Expression     |
    +---------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U98   |ama_addmuladd_18s_16s_13ns_29ns_29_4_1  |  i0 + (i1 + i2) * i3|
    |ama_submuladd_16s_16s_12ns_29s_29_4_1_U85    |ama_submuladd_16s_16s_12ns_29s_29_4_1   |  i0 + (i1 - i2) * i3|
    |ama_submuladd_16s_16s_13ns_29s_29_4_1_U86    |ama_submuladd_16s_16s_13ns_29s_29_4_1   |  i0 + (i1 - i2) * i3|
    |ama_submuladd_18s_16s_14ns_29ns_29_4_1_U103  |ama_submuladd_18s_16s_14ns_29ns_29_4_1  |  i0 + (i1 - i2) * i3|
    |mac_muladd_16s_14ns_29ns_29_4_1_U93          |mac_muladd_16s_14ns_29ns_29_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29ns_29_4_1_U95          |mac_muladd_16s_14ns_29ns_29_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29ns_29_4_1_U101         |mac_muladd_16s_14ns_29ns_29_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29s_29_4_1_U88           |mac_muladd_16s_14ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29s_29_4_1_U96           |mac_muladd_16s_14ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_16s_15s_13ns_29_4_1_U84           |mac_muladd_16s_15s_13ns_29_4_1          |         i0 * i1 + i2|
    |mac_muladd_16s_15s_13ns_29_4_1_U90           |mac_muladd_16s_15s_13ns_29_4_1          |         i0 * i1 + i2|
    |mac_muladd_16s_15s_29ns_29_4_1_U99           |mac_muladd_16s_15s_29ns_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U87            |mac_muladd_16s_15s_29s_29_4_1           |         i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U89            |mac_muladd_16s_15s_29s_29_4_1           |         i0 + i1 * i2|
    |mac_muladd_17s_12ns_13ns_29_4_1_U97          |mac_muladd_17s_12ns_13ns_29_4_1         |         i0 * i1 + i2|
    |mac_muladd_17s_12ns_29s_29_4_1_U91           |mac_muladd_17s_12ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_17s_13ns_13ns_29_4_1_U92          |mac_muladd_17s_13ns_13ns_29_4_1         |         i0 * i1 + i2|
    |mac_muladd_17s_13ns_29s_29_4_1_U102          |mac_muladd_17s_13ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_18s_13ns_13ns_29_4_1_U100         |mac_muladd_18s_13ns_13ns_29_4_1         |         i0 * i1 + i2|
    |mac_muladd_18s_14ns_13ns_29_4_1_U94          |mac_muladd_18s_14ns_13ns_29_4_1         |         i0 * i1 + i2|
    +---------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_434_p2     |         +|   0|  0|  29|          29|          29|
    |add_ln26_10_fu_668_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_11_fu_606_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_12_fu_701_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_14_fu_720_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_34_fu_645_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_40_fu_664_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_45_fu_697_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_51_fu_716_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_8_fu_649_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln26_fu_523_p2     |         +|   0|  0|  36|          29|          29|
    |tmp19_fu_471_p2        |         +|   0|  0|  18|          18|          18|
    |tmp1_fu_403_p2         |         +|   0|  0|  16|          16|          16|
    |tmp235_fu_409_p2       |         +|   0|  0|  16|          16|          16|
    |tmp27_fu_487_p2        |         +|   0|  0|  24|          17|          17|
    |tmp40_fu_630_p2        |         +|   0|  0|  25|          18|          18|
    |tmp5733_fu_422_p2      |         +|   0|  0|  23|          16|          16|
    |tmp_16_fu_440_p2       |         +|   0|  0|  29|          29|          29|
    |tmp_fu_397_p2          |         +|   0|  0|  23|          16|          16|
    |sub_ln26_fu_601_p2     |         -|   0|  0|  36|          29|          29|
    |tmp11_fu_551_p2        |         -|   0|  0|  24|          17|          17|
    |tmp12_fu_559_p2        |         -|   0|  0|  25|          18|          18|
    |tmp17_fu_456_p2        |         -|   0|  0|  24|          17|          17|
    |tmp18_fu_465_p2        |         -|   0|  0|  18|          18|          18|
    |tmp25_fu_477_p2        |         -|   0|  0|  24|          17|          17|
    |tmp28_fu_588_p2        |         -|   0|  0|  29|          29|          29|
    |tmp35_fu_497_p2        |         -|   0|  0|  24|          17|          17|
    |tmp39_fu_622_p2        |         -|   0|  0|  24|          17|          17|
    |tmp7_fu_450_p2         |         -|   0|  0|  24|          17|          17|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 754|         662|         663|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |dst_address0_local       |  25|          5|    6|         30|
    |dst_address1_local       |  25|          5|    6|         30|
    |dst_d0_local             |  25|          5|   16|         80|
    |dst_d1_local             |  25|          5|   16|         80|
    |reg_210                  |   9|          2|   16|         32|
    |reg_215                  |   9|          2|   16|         32|
    |src_address0_local       |  25|          5|    6|         30|
    |src_address1_local       |  25|          5|    6|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 211|         43|   91|        353|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln26_30_reg_1182               |  29|   0|   29|          0|
    |add_ln26_32_reg_1212               |  29|   0|   29|          0|
    |add_ln26_33_reg_1187               |  29|   0|   29|          0|
    |add_ln26_36_reg_1192               |  29|   0|   29|          0|
    |add_ln26_38_reg_1217               |  29|   0|   29|          0|
    |add_ln26_39_reg_1222               |  29|   0|   29|          0|
    |add_ln26_41_reg_1202               |  29|   0|   29|          0|
    |add_ln26_43_reg_1247               |  29|   0|   29|          0|
    |add_ln26_44_reg_1227               |  29|   0|   29|          0|
    |add_ln26_46_reg_1272               |  29|   0|   29|          0|
    |add_ln26_47_reg_1207               |  29|   0|   29|          0|
    |add_ln26_48_reg_1277               |  29|   0|   29|          0|
    |add_ln26_50_reg_1257               |  29|   0|   29|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |empty_reg_1114                     |  16|   0|   16|          0|
    |mul_ln24_16_reg_1038               |  29|   0|   29|          0|
    |mul_ln24_17_reg_1162               |  29|   0|   29|          0|
    |mul_ln24_20_reg_1048               |  29|   0|   29|          0|
    |mul_ln24_24_reg_1125               |  29|   0|   29|          0|
    |mul_ln24_26_reg_1252               |  29|   0|   29|          0|
    |mul_ln24_reg_984                   |  29|   0|   29|          0|
    |mul_ln26_reg_1141                  |  29|   0|   29|          0|
    |reg_210                            |  16|   0|   16|          0|
    |reg_215                            |  16|   0|   16|          0|
    |sext_ln24_18_reg_1059              |  17|   0|   17|          0|
    |sext_ln24_19_reg_1065              |  17|   0|   17|          0|
    |sext_ln24_20_reg_1009              |  17|   0|   17|          0|
    |sext_ln24_24_reg_1177              |  18|   0|   18|          0|
    |sext_ln24_28_reg_979               |  29|   0|   29|          0|
    |sext_ln24_29_reg_1087              |  29|   0|   29|          0|
    |sext_ln24_30_reg_1027              |  29|   0|   29|          0|
    |sext_ln24_31_reg_1033              |  29|   0|   29|          0|
    |sext_ln24_32_reg_1157              |  29|   0|   29|          0|
    |sext_ln24_33_reg_1043              |  29|   0|   29|          0|
    |sext_ln26_reg_1119                 |  29|   0|   29|          0|
    |src_load_3_reg_972                 |  16|   0|   16|          0|
    |src_load_4_reg_1014                |  16|   0|   16|          0|
    |src_load_7_reg_1020                |  16|   0|   16|          0|
    |src_load_reg_945                   |  16|   0|   16|          0|
    |src_offset_read_reg_895            |   3|   0|    3|          0|
    |tmp12_reg_1146                     |  18|   0|   18|          0|
    |tmp19_cast_reg_1151                |  29|   0|   29|          0|
    |tmp19_reg_1098                     |  18|   0|   18|          0|
    |tmp235_reg_1076                    |  16|   0|   16|          0|
    |tmp25_cast17_reg_1103              |  29|   0|   29|          0|
    |tmp27_reg_1109                     |  17|   0|   17|          0|
    |tmp33_reg_1197                     |  29|   0|   29|          0|
    |tmp40_reg_1172                     |  18|   0|   18|          0|
    |tmp40_reg_1172_pp0_iter2_reg       |  18|   0|   18|          0|
    |tmp7_cast15_reg_1136               |  29|   0|   29|          0|
    |tmp7_reg_1093                      |  17|   0|   17|          0|
    |tmp_16_reg_1081                    |  16|   0|   29|         13|
    |tmp_reg_1071                       |  16|   0|   16|          0|
    |trunc_ln26_1_reg_1167              |  16|   0|   16|          0|
    |trunc_ln26_2_reg_1267              |  16|   0|   16|          0|
    |trunc_ln26_3_reg_1287              |  16|   0|   16|          0|
    |trunc_ln26_4_reg_1282              |  16|   0|   16|          0|
    |trunc_ln26_8_reg_1232              |  16|   0|   16|          0|
    |trunc_ln26_9_reg_1262              |  16|   0|   16|          0|
    |trunc_ln26_s_reg_1242              |  16|   0|   16|          0|
    |zext_ln24_1_reg_925                |   3|   0|   64|         61|
    |zext_ln24_2_reg_935                |   3|   0|   64|         61|
    |zext_ln24_3_reg_952                |   3|   0|   64|         61|
    |zext_ln24_4_reg_989                |   3|   0|   64|         61|
    |zext_ln24_4_reg_989_pp0_iter1_reg  |   3|   0|   64|         61|
    |zext_ln24_5_reg_999                |   3|   0|   64|         61|
    |zext_ln24_6_reg_962                |   3|   0|   64|         61|
    |zext_ln24_reg_915                  |   3|   0|   64|         61|
    |zext_ln8_reg_905                   |   3|   0|   64|         61|
    |zext_ln8_reg_905_pp0_iter1_reg     |   3|   0|   64|         61|
    |zext_ln24_1_reg_925                |  64|  32|   64|         61|
    |zext_ln24_2_reg_935                |  64|  32|   64|         61|
    |zext_ln24_5_reg_999                |  64|  32|   64|         61|
    |zext_ln24_6_reg_962                |  64|  32|   64|         61|
    |zext_ln24_reg_915                  |  64|  32|   64|         61|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1708| 160| 2331|        928|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|        dct_1d|  return value|
|src_address0  |  out|    6|   ap_memory|           src|         array|
|src_ce0       |  out|    1|   ap_memory|           src|         array|
|src_q0        |   in|   16|   ap_memory|           src|         array|
|src_address1  |  out|    6|   ap_memory|           src|         array|
|src_ce1       |  out|    1|   ap_memory|           src|         array|
|src_q1        |   in|   16|   ap_memory|           src|         array|
|src_offset    |   in|    3|     ap_none|    src_offset|        scalar|
|dst_address0  |  out|    6|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|   16|   ap_memory|           dst|         array|
|dst_address1  |  out|    6|   ap_memory|           dst|         array|
|dst_ce1       |  out|    1|   ap_memory|           dst|         array|
|dst_we1       |  out|    1|   ap_memory|           dst|         array|
|dst_d1        |  out|   16|   ap_memory|           dst|         array|
+--------------+-----+-----+------------+--------------+--------------+

