###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID ieng6-ece-08.ucsd.edu)
#  Generated on:      Thu Apr 24 19:54:27 2025
#  Design:            aes_cipher_top
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin sa30_reg_7_/CP 
Endpoint:   sa30_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: sa33_reg_0_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.112
- Setup                         0.019
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
= Required Time                 1.272
- Arrival Time                  1.274
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.107
     = Beginpoint Arrival Time       0.107
     +--------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                        |              |           |       |  Time   |   Time   | 
     |------------------------+--------------+-----------+-------+---------+----------| 
     | sa33_reg_0_            | CP ^         |           |       |   0.107 |    0.106 | 
     | sa33_reg_0_            | CP ^ -> Q ^  | DFQD4     | 0.190 |   0.297 |    0.296 | 
     | us33/FE_OFC2423_sa33_0 | I ^ -> ZN v  | INVD12    | 0.057 |   0.354 |    0.353 | 
     | us33/U31               | A1 v -> ZN ^ | ND2D8     | 0.040 |   0.394 |    0.393 | 
     | us33/U369              | B1 ^ -> ZN v | OAI222D2  | 0.073 |   0.467 |    0.466 | 
     | us33/U261              | B v -> ZN ^  | AOI211XD1 | 0.116 |   0.583 |    0.582 | 
     | us33/FE_RC_1447_0      | B2 ^ -> ZN v | OAI222D2  | 0.095 |   0.678 |    0.677 | 
     | us33/U388              | B v -> ZN ^  | AOI211XD2 | 0.092 |   0.770 |    0.768 | 
     | us33/FE_RC_2119_0      | B2 ^ -> ZN v | IND3D4    | 0.081 |   0.851 |    0.849 | 
     | FE_RC_1573_0           | A1 v -> ZN ^ | OAI21D4   | 0.074 |   0.925 |    0.924 | 
     | U939                   | A1 ^ -> Z v  | XOR4D0    | 0.215 |   1.140 |    1.138 | 
     | U954                   | A2 v -> ZN ^ | MOAI22D4  | 0.134 |   1.274 |    1.272 | 
     | sa30_reg_7_            | D ^          | DFQD2     | 0.000 |   1.274 |    1.272 | 
     +--------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin sa30_reg_0_/CP 
Endpoint:   sa30_reg_0_/D (^) checked with  leading edge of 'clk'
Beginpoint: sa33_reg_3_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.112
- Setup                         0.029
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
= Required Time                 1.263
- Arrival Time                  1.263
= Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.107
     = Beginpoint Arrival Time       0.107
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | sa33_reg_3_             | CP ^         |          |       |   0.107 |    0.107 | 
     | sa33_reg_3_             | CP ^ -> Q v  | DFQD4    | 0.174 |   0.281 |    0.281 | 
     | us33/FE_OCPC3295_sa33_3 | I v -> Z v   | CKBD4    | 0.059 |   0.339 |    0.339 | 
     | us33/U137               | A1 v -> ZN ^ | ND2D3    | 0.058 |   0.397 |    0.397 | 
     | us33/FE_OFC2164_n687    | I ^ -> ZN v  | INVD4    | 0.034 |   0.432 |    0.432 | 
     | us33/FE_RC_3503_0       | A2 v -> ZN ^ | AOI22D1  | 0.054 |   0.486 |    0.486 | 
     | us33/FE_RC_2752_0       | B ^ -> ZN v  | OAI211D1 | 0.081 |   0.567 |    0.567 | 
     | us33/FE_RC_891_0        | B1 v -> ZN ^ | AOI22D2  | 0.064 |   0.631 |    0.631 | 
     | us33/FE_RC_890_0        | A1 ^ -> ZN ^ | INR2XD2  | 0.072 |   0.703 |    0.703 | 
     | us33/FE_RC_390_0        | A2 ^ -> ZN v | CKND2D2  | 0.034 |   0.738 |    0.738 | 
     | us33/FE_RC_389_0        | A1 v -> ZN ^ | NR2XD2   | 0.034 |   0.771 |    0.771 | 
     | us33/FE_RC_374_0        | I ^ -> ZN v  | INVD6    | 0.028 |   0.799 |    0.799 | 
     | U871                    | A2 v -> Z ^  | XOR2D2   | 0.124 |   0.924 |    0.924 | 
     | U1222                   | A4 ^ -> Z v  | XOR4D2   | 0.216 |   1.139 |    1.139 | 
     | FE_RC_1563_0            | A1 v -> ZN ^ | OAI21D4  | 0.123 |   1.263 |    1.263 | 
     | sa30_reg_0_             | D ^          | DFQD2    | 0.000 |   1.263 |    1.263 | 
     +--------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin sa22_reg_3_/CP 
Endpoint:   sa22_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: sa02_reg_4_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.108
- Setup                        -0.008
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
= Required Time                 1.296
- Arrival Time                  1.295
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.108
     = Beginpoint Arrival Time       0.108
     +--------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                        |              |           |       |  Time   |   Time   | 
     |------------------------+--------------+-----------+-------+---------+----------| 
     | sa02_reg_4_            | CP ^         |           |       |   0.108 |    0.109 | 
     | sa02_reg_4_            | CP ^ -> Q ^  | DFQD4     | 0.170 |   0.278 |    0.279 | 
     | us02/FE_OFC2131_sa02_4 | I ^ -> ZN v  | INVD8     | 0.049 |   0.328 |    0.329 | 
     | us02/U113              | A1 v -> ZN ^ | ND2D4     | 0.047 |   0.375 |    0.376 | 
     | us02/FE_OFC662_n783    | I ^ -> ZN v  | INVD3     | 0.034 |   0.409 |    0.410 | 
     | us02/U337              | A2 v -> ZN ^ | ND2D3     | 0.045 |   0.454 |    0.455 | 
     | us02/FE_RC_1911_0      | A1 ^ -> ZN v | CKND2D1   | 0.040 |   0.493 |    0.495 | 
     | us02/U135              | B1 v -> ZN ^ | AOI221D1  | 0.119 |   0.612 |    0.613 | 
     | us02/FE_RC_843_0       | A1 ^ -> ZN v | CKND2D1   | 0.086 |   0.698 |    0.699 | 
     | us02/U67               | A1 v -> ZN ^ | AOI221XD4 | 0.079 |   0.777 |    0.778 | 
     | us02/U94               | A2 ^ -> ZN v | ND4D4     | 0.119 |   0.896 |    0.897 | 
     | U605                   | A1 v -> Z ^  | XOR2D4    | 0.107 |   1.003 |    1.004 | 
     | U768                   | A1 ^ -> Z v  | XOR4D0    | 0.210 |   1.213 |    1.215 | 
     | U857                   | B1 v -> ZN v | MOAI22D2  | 0.081 |   1.295 |    1.296 | 
     | sa22_reg_3_            | D v          | DFQD2     | 0.000 |   1.295 |    1.296 | 
     +--------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin u0/w_reg_3__9_/CP 
Endpoint:   u0/w_reg_3__9_/D (^) checked with  leading edge of 'clk'
Beginpoint: u0/w_reg_3__7_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.110
- Setup                         0.027
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
= Required Time                 1.263
- Arrival Time                  1.262
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.107
     = Beginpoint Arrival Time       0.107
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | u0/w_reg_3__7_        | CP ^         |          |       |   0.107 |    0.109 | 
     | u0/w_reg_3__7_        | CP ^ -> Q v  | DFQD4    | 0.187 |   0.295 |    0.296 | 
     | u0/FE_OFC2947_w3_7    | I v -> ZN ^  | INVD6    | 0.058 |   0.353 |    0.354 | 
     | u0/u2/U23             | A2 ^ -> ZN v | ND2D2    | 0.043 |   0.396 |    0.397 | 
     | u0/u2/FE_OFC1823_n742 | I v -> ZN ^  | INVD4    | 0.062 |   0.458 |    0.459 | 
     | u0/u2/U336            | A2 ^ -> ZN v | ND2D2    | 0.069 |   0.527 |    0.529 | 
     | u0/u2/U125            | B2 v -> ZN ^ | OAI22D2  | 0.101 |   0.628 |    0.629 | 
     | u0/u2/FE_OFC2589_n655 | I ^ -> ZN v  | INVD2    | 0.027 |   0.655 |    0.656 | 
     | u0/u2/U90             | C v -> ZN ^  | OAI221D1 | 0.039 |   0.694 |    0.696 | 
     | u0/u2/U5              | B3 ^ -> ZN v | INR4D1   | 0.055 |   0.750 |    0.751 | 
     | u0/u2/FE_RC_3260_0    | A2 v -> ZN ^ | OAI221D1 | 0.082 |   0.831 |    0.833 | 
     | u0/u2/FE_RC_181_0     | A1 ^ -> ZN v | NR2XD2   | 0.051 |   0.882 |    0.884 | 
     | u0/u2/U388            | A1 v -> ZN ^ | ND4D4    | 0.039 |   0.921 |    0.923 | 
     | u0/FE_RC_1708_0       | A1 ^ -> Z ^  | OR2D1    | 0.060 |   0.981 |    0.983 | 
     | u0/FE_RC_1707_0       | A1 ^ -> ZN v | ND2D2    | 0.032 |   1.013 |    1.015 | 
     | u0/U324               | A1 v -> ZN ^ | XNR2D4   | 0.088 |   1.101 |    1.103 | 
     | u0/U244               | A3 ^ -> Z v  | XOR3D1   | 0.121 |   1.222 |    1.223 | 
     | u0/FE_RC_3344_0       | A2 v -> ZN ^ | OAI21D2  | 0.040 |   1.262 |    1.263 | 
     | u0/w_reg_3__9_        | D ^          | DFQD2    | 0.000 |   1.262 |    1.263 | 
     +------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin sa31_reg_5_/CP 
Endpoint:   sa31_reg_5_/D (^) checked with  leading edge of 'clk'
Beginpoint: sa23_reg_1_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.114
- Setup                         0.025
+ Phase Shift                   1.180
+ CPPR Adjustment               0.000
= Required Time                 1.269
- Arrival Time                  1.268
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.103
     = Beginpoint Arrival Time       0.103
     +--------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                         |              |          |       |  Time   |   Time   | 
     |-------------------------+--------------+----------+-------+---------+----------| 
     | sa23_reg_1_             | CP ^         |          |       |   0.103 |    0.105 | 
     | sa23_reg_1_             | CP ^ -> Q ^  | DFQD4    | 0.168 |   0.271 |    0.273 | 
     | us23/FE_OCPC3059_sa23_1 | I ^ -> ZN v  | INVD8    | 0.045 |   0.316 |    0.318 | 
     | us23/U65                | A1 v -> ZN ^ | CKND2D3  | 0.085 |   0.401 |    0.403 | 
     | us23/U466               | A2 ^ -> ZN v | NR4D1    | 0.113 |   0.514 |    0.515 | 
     | us23/U199               | A1 v -> Z v  | OR4D1    | 0.150 |   0.663 |    0.665 | 
     | us23/U348               | B1 v -> ZN ^ | INR4D1   | 0.138 |   0.801 |    0.803 | 
     | us23/U346               | A2 ^ -> ZN v | ND3D3    | 0.090 |   0.891 |    0.892 | 
     | U465                    | A1 v -> Z ^  | CKXOR2D4 | 0.100 |   0.991 |    0.992 | 
     | U755                    | A1 ^ -> Z v  | XOR4D0   | 0.213 |   1.204 |    1.205 | 
     | U1440                   | A1 v -> ZN ^ | MOAI22D1 | 0.064 |   1.267 |    1.269 | 
     | sa31_reg_5_             | D ^          | DFQD2    | 0.000 |   1.268 |    1.269 | 
     +--------------------------------------------------------------------------------+ 

