// Seed: 3553435938
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout uwire id_1;
  assign id_1 = -1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd29
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output reg id_4;
  output wire _id_3;
  input wire id_2;
  inout uwire id_1;
  assign id_1 = 1;
  logic id_5;
  ;
  wire id_6[id_3 : -1];
  module_0 modCall_1 (
      id_5,
      id_5
  );
  logic [1 : 1] id_7 = &id_6;
  wire [1 'b0 : 1] id_8;
  reg ["" : -1] id_9;
  always @(-1 or posedge 1'b0 - id_6) begin : LABEL_0
    if (1)
      fork
        id_9 <= -1;
        id_4 <= 1;
      join
    if (-1'h0) begin : LABEL_1
    end
  end
  wire id_10;
endmodule
