Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 22 14:16:43 2020
| Host         : ASUS-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CountDownTimer_timing_summary_routed.rpt -pb CountDownTimer_timing_summary_routed.pb -rpx CountDownTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : CountDownTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/FSM_onehot_s_currentState_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: control_unit/FSM_onehot_s_currentState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_LS_COUNTER/s_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_MS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_MS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/MIN_MS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_LS_COUNTER/s_value_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_MS_COUNTER/s_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_MS_COUNTER/s_value_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_datapath/SEC_MS_COUNTER/s_value_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_but_debouncer/s_pulsedOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.797       -4.855                      3                  293        0.153        0.000                      0                  293        4.500        0.000                       0                   131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.797       -4.855                      3                  293        0.153        0.000                      0                  293        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -1.797ns,  Total Violation       -4.855ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.797ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/pulse2Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.546ns  (logic 6.105ns (52.875%)  route 5.441ns (47.125%))
  Logic Levels:           21  (CARRY4=14 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.855     5.458    pulse_generator/clk_IBUF_BUFG
    SLICE_X77Y45         FDRE                                         r  pulse_generator/s_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  pulse_generator/s_counter_reg[3]/Q
                         net (fo=6, routed)           0.640     6.553    pulse_generator/s_counter_reg[3]
    SLICE_X76Y45         LUT3 (Prop_lut3_I2_O)        0.124     6.677 r  pulse_generator/pulse2Hz1_carry__0_i_1/O
                         net (fo=4, routed)           0.780     7.457    pulse_generator/pulse2Hz1_carry__0_i_1_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.853 r  pulse_generator/pulse2Hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.853    pulse_generator/pulse2Hz1_carry__0_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.970 r  pulse_generator/pulse2Hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.970    pulse_generator/pulse2Hz1_carry__1_n_0
    SLICE_X78Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.087 r  pulse_generator/pulse2Hz1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.087    pulse_generator/pulse2Hz1_carry__2_n_0
    SLICE_X78Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.204 r  pulse_generator/pulse2Hz1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.204    pulse_generator/pulse2Hz1_carry__3_n_0
    SLICE_X78Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.321 r  pulse_generator/pulse2Hz1_carry__4/CO[3]
                         net (fo=1, routed)           0.001     8.322    pulse_generator/pulse2Hz1_carry__4_n_0
    SLICE_X78Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.439 r  pulse_generator/pulse2Hz1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.439    pulse_generator/pulse2Hz1_carry__5_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.762 r  pulse_generator/pulse2Hz1_carry__6/O[1]
                         net (fo=28, routed)          0.915     9.677    pulse_generator/pulse2Hz1_carry__6_n_6
    SLICE_X77Y54         LUT3 (Prop_lut3_I0_O)        0.306     9.983 r  pulse_generator/pulse2Hz1__38_carry_i_7/O
                         net (fo=1, routed)           0.000     9.983    pulse_generator/pulse2Hz1__38_carry_i_7_n_0
    SLICE_X77Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.533 r  pulse_generator/pulse2Hz1__38_carry/CO[3]
                         net (fo=1, routed)           0.000    10.533    pulse_generator/pulse2Hz1__38_carry_n_0
    SLICE_X77Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.867 r  pulse_generator/pulse2Hz1__38_carry__0/O[1]
                         net (fo=5, routed)           0.611    11.478    pulse_generator/pulse2Hz1__38_carry__0_n_6
    SLICE_X79Y56         LUT5 (Prop_lut5_I1_O)        0.303    11.781 r  pulse_generator/pulse2Hz1__68_carry__0_i_1/O
                         net (fo=1, routed)           0.331    12.112    pulse_generator/pulse2Hz1__68_carry__0_i_1_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.508 r  pulse_generator/pulse2Hz1__68_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.508    pulse_generator/pulse2Hz1__68_carry__0_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.831 r  pulse_generator/pulse2Hz1__68_carry__1/O[1]
                         net (fo=1, routed)           0.407    13.238    pulse_generator/pulse2Hz1__68_carry__1_n_6
    SLICE_X79Y54         LUT2 (Prop_lut2_I1_O)        0.306    13.544 r  pulse_generator/pulse2Hz1__103_carry__4_i_1/O
                         net (fo=1, routed)           0.000    13.544    pulse_generator/pulse2Hz1__103_carry__4_i_1_n_0
    SLICE_X79Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.945 r  pulse_generator/pulse2Hz1__103_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.945    pulse_generator/pulse2Hz1__103_carry__4_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.167 f  pulse_generator/pulse2Hz1__103_carry__5/O[0]
                         net (fo=2, routed)           0.487    14.654    pulse_generator/pulse2Hz1__103_carry__5_n_7
    SLICE_X80Y55         LUT1 (Prop_lut1_I0_O)        0.299    14.953 r  pulse_generator/pulse2Hz1__175_carry__3_i_2/O
                         net (fo=1, routed)           0.000    14.953    pulse_generator/pulse2Hz1__175_carry__3_i_2_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.486 r  pulse_generator/pulse2Hz1__175_carry__3/CO[3]
                         net (fo=3, routed)           0.636    16.123    pulse_generator/pulse2Hz1__175_carry__3_n_0
    SLICE_X81Y54         LUT6 (Prop_lut6_I3_O)        0.124    16.247 f  pulse_generator/pulse2Hz_i_8/O
                         net (fo=1, routed)           0.633    16.880    pulse_generator/pulse2Hz_i_8_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I5_O)        0.124    17.004 r  pulse_generator/pulse2Hz_i_1_comp/O
                         net (fo=1, routed)           0.000    17.004    pulse_generator/pulse2Hz_i_1_n_0
    SLICE_X81Y55         FDRE                                         r  pulse_generator/pulse2Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.603    15.026    pulse_generator/clk_IBUF_BUFG
    SLICE_X81Y55         FDRE                                         r  pulse_generator/pulse2Hz_reg/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X81Y55         FDRE (Setup_fdre_C_D)        0.029    15.206    pulse_generator/pulse2Hz_reg
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -17.004    
  -------------------------------------------------------------------
                         slack                                 -1.797    

Slack (VIOLATED) :        -1.630ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/blink1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 5.545ns (48.758%)  route 5.828ns (51.242%))
  Logic Levels:           18  (CARRY4=11 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.855     5.458    pulse_generator/clk_IBUF_BUFG
    SLICE_X77Y46         FDRE                                         r  pulse_generator/s_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  pulse_generator/s_counter_reg[9]/Q
                         net (fo=34, routed)          0.707     6.621    pulse_generator/s_counter_reg[9]
    SLICE_X76Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.745 r  pulse_generator/pulse2Hz1_carry__2_i_3/O
                         net (fo=4, routed)           0.504     7.249    pulse_generator/pulse2Hz1_carry__2_i_3_n_0
    SLICE_X75Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.756 r  pulse_generator/blink1Hz2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.756    pulse_generator/blink1Hz2_carry__2_n_0
    SLICE_X75Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  pulse_generator/blink1Hz2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.870    pulse_generator/blink1Hz2_carry__3_n_0
    SLICE_X75Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.984 r  pulse_generator/blink1Hz2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     7.985    pulse_generator/blink1Hz2_carry__4_n_0
    SLICE_X75Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  pulse_generator/blink1Hz2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.099    pulse_generator/blink1Hz2_carry__5_n_0
    SLICE_X75Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.412 r  pulse_generator/blink1Hz2_carry__6/O[3]
                         net (fo=26, routed)          0.766     9.177    pulse_generator/blink1Hz2_carry__6_n_4
    SLICE_X72Y51         LUT3 (Prop_lut3_I1_O)        0.334     9.511 r  pulse_generator/blink1Hz2__38_carry_i_2/O
                         net (fo=10, routed)          0.879    10.390    pulse_generator/blink1Hz2__38_carry_i_2_n_0
    SLICE_X72Y49         LUT4 (Prop_lut4_I0_O)        0.332    10.722 r  pulse_generator/blink1Hz2__38_carry_i_6/O
                         net (fo=1, routed)           0.000    10.722    pulse_generator/blink1Hz2__38_carry_i_6_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.302 r  pulse_generator/blink1Hz2__38_carry/O[2]
                         net (fo=4, routed)           0.826    12.128    pulse_generator/blink1Hz2__38_carry_n_5
    SLICE_X76Y49         LUT3 (Prop_lut3_I0_O)        0.331    12.459 r  pulse_generator/blink1Hz2__71_carry_i_1/O
                         net (fo=2, routed)           0.708    13.167    pulse_generator/blink1Hz2__71_carry_i_1_n_0
    SLICE_X76Y49         LUT6 (Prop_lut6_I0_O)        0.331    13.498 r  pulse_generator/blink1Hz2__71_carry_i_4/O
                         net (fo=1, routed)           0.000    13.498    pulse_generator/blink1Hz2__71_carry_i_4_n_0
    SLICE_X76Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.874 r  pulse_generator/blink1Hz2__71_carry/CO[3]
                         net (fo=1, routed)           0.001    13.874    pulse_generator/blink1Hz2__71_carry_n_0
    SLICE_X76Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.991 r  pulse_generator/blink1Hz2__71_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.991    pulse_generator/blink1Hz2__71_carry__0_n_0
    SLICE_X76Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.108 r  pulse_generator/blink1Hz2__71_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.108    pulse_generator/blink1Hz2__71_carry__1_n_0
    SLICE_X76Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.431 r  pulse_generator/blink1Hz2__71_carry__2/O[1]
                         net (fo=3, routed)           0.693    15.125    pulse_generator/blink1Hz2__71_carry__2_n_6
    SLICE_X77Y52         LUT4 (Prop_lut4_I2_O)        0.306    15.431 r  pulse_generator/blink1Hz2__119_carry__4_i_8/O
                         net (fo=1, routed)           0.000    15.431    pulse_generator/blink1Hz2__119_carry__4_i_8_n_0
    SLICE_X77Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.963 r  pulse_generator/blink1Hz2__119_carry__4/CO[3]
                         net (fo=1, routed)           0.743    16.706    pulse_generator/blink1Hz2__119_carry__4_n_0
    SLICE_X77Y53         LUT4 (Prop_lut4_I3_O)        0.124    16.830 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=1, routed)           0.000    16.830    pulse_generator/blink1Hz_i_1_n_0
    SLICE_X77Y53         FDRE                                         r  pulse_generator/blink1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.597    15.020    pulse_generator/clk_IBUF_BUFG
    SLICE_X77Y53         FDRE                                         r  pulse_generator/blink1Hz_reg/C
                         clock pessimism              0.187    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X77Y53         FDRE (Setup_fdre_C_D)        0.029    15.200    pulse_generator/blink1Hz_reg
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                 -1.630    

Slack (VIOLATED) :        -1.428ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/blink2Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.238ns  (logic 5.994ns (53.338%)  route 5.244ns (46.662%))
  Logic Levels:           21  (CARRY4=12 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.855     5.458    pulse_generator/clk_IBUF_BUFG
    SLICE_X72Y46         FDRE                                         r  pulse_generator/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  pulse_generator/s_counter_reg[8]/Q
                         net (fo=36, routed)          0.675     6.588    pulse_generator/s_counter_reg[8]
    SLICE_X76Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.712 r  pulse_generator/pulse2Hz1_carry__1_i_2/O
                         net (fo=4, routed)           0.758     7.470    pulse_generator/pulse2Hz1_carry__1_i_2_n_0
    SLICE_X80Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.594 r  pulse_generator/blink2Hz2__1_carry__2_i_3/O
                         net (fo=2, routed)           0.495     8.089    pulse_generator/blink2Hz2__1_carry__2_i_3_n_0
    SLICE_X81Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.213 r  pulse_generator/blink2Hz2__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.213    pulse_generator/blink2Hz2__1_carry__2_i_7_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.763 r  pulse_generator/blink2Hz2__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.763    pulse_generator/blink2Hz2__1_carry__2_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.877 r  pulse_generator/blink2Hz2__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.877    pulse_generator/blink2Hz2__1_carry__3_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.991 r  pulse_generator/blink2Hz2__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.991    pulse_generator/blink2Hz2__1_carry__4_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  pulse_generator/blink2Hz2__1_carry__5/CO[3]
                         net (fo=1, routed)           0.001     9.105    pulse_generator/blink2Hz2__1_carry__5_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  pulse_generator/blink2Hz2__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     9.219    pulse_generator/blink2Hz2__1_carry__6_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.553 r  pulse_generator/blink2Hz2__1_carry__7/O[1]
                         net (fo=31, routed)          0.737    10.291    pulse_generator/blink2Hz2__1_carry__7_n_6
    SLICE_X84Y51         LUT2 (Prop_lut2_I0_O)        0.303    10.594 r  pulse_generator/blink2Hz2__105_carry_i_4/O
                         net (fo=6, routed)           0.648    11.242    pulse_generator/blink2Hz2__105_carry_i_4_n_0
    SLICE_X84Y52         LUT4 (Prop_lut4_I0_O)        0.124    11.366 r  pulse_generator/blink2Hz2__105_carry_i_8/O
                         net (fo=1, routed)           0.000    11.366    pulse_generator/blink2Hz2__105_carry_i_8_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.879 r  pulse_generator/blink2Hz2__105_carry/CO[3]
                         net (fo=1, routed)           0.000    11.879    pulse_generator/blink2Hz2__105_carry_n_0
    SLICE_X84Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.202 r  pulse_generator/blink2Hz2__105_carry__0/O[1]
                         net (fo=2, routed)           0.519    12.720    pulse_generator/blink2Hz2__105_carry__0_n_6
    SLICE_X88Y53         LUT2 (Prop_lut2_I1_O)        0.306    13.026 r  pulse_generator/blink2Hz2__139_carry__1_i_2/O
                         net (fo=2, routed)           0.427    13.454    pulse_generator/blink2Hz2__139_carry__1_i_2_n_0
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124    13.578 r  pulse_generator/blink2Hz2__139_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.578    pulse_generator/blink2Hz2__139_carry__1_i_6_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.976 r  pulse_generator/blink2Hz2__139_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.976    pulse_generator/blink2Hz2__139_carry__1_n_0
    SLICE_X86Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.215 r  pulse_generator/blink2Hz2__139_carry__2/O[2]
                         net (fo=3, routed)           0.675    14.890    pulse_generator/blink2Hz2__139_carry__2_n_5
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.302    15.192 r  pulse_generator/blink2Hz2__193_carry__4_i_7/O
                         net (fo=1, routed)           0.000    15.192    pulse_generator/blink2Hz2__193_carry__4_i_7_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.742 r  pulse_generator/blink2Hz2__193_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.742    pulse_generator/blink2Hz2__193_carry__4_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.013 r  pulse_generator/blink2Hz2__193_carry__5/CO[0]
                         net (fo=1, routed)           0.310    16.323    pulse_generator/blink2Hz2__193_carry__5_n_3
    SLICE_X88Y56         LUT6 (Prop_lut6_I2_O)        0.373    16.696 r  pulse_generator/blink2Hz_i_1/O
                         net (fo=1, routed)           0.000    16.696    pulse_generator/blink2Hz_i_1_n_0
    SLICE_X88Y56         FDRE                                         r  pulse_generator/blink2Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.612    15.035    pulse_generator/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  pulse_generator/blink2Hz_reg/C
                         clock pessimism              0.187    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X88Y56         FDRE (Setup_fdre_C_D)        0.081    15.267    pulse_generator/blink2Hz_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -16.696    
  -------------------------------------------------------------------
                         slack                                 -1.428    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.890ns (14.090%)  route 5.426ns (85.910%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 15.148 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.718     5.321    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y50         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=34, routed)          2.222     8.061    pulse_generator/s_counter_reg[22]
    SLICE_X83Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.185 f  pulse_generator/pulseDisplay_i_11/O
                         net (fo=1, routed)           0.682     8.867    pulse_generator/pulseDisplay_i_11_n_0
    SLICE_X83Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.991 f  pulse_generator/pulseDisplay_i_6/O
                         net (fo=1, routed)           0.406     9.397    pulse_generator/pulseDisplay_i_6_n_0
    SLICE_X83Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  pulse_generator/pulseDisplay_i_3/O
                         net (fo=47, routed)          2.116    11.637    pulse_generator/pulseDisplay_i_1_n_0
    SLICE_X74Y46         FDRE                                         r  pulse_generator/s_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.726    15.148    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y46         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
                         clock pessimism              0.187    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X74Y46         FDRE (Setup_fdre_C_R)       -0.524    14.776    pulse_generator/s_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 0.890ns (14.090%)  route 5.426ns (85.910%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 15.148 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.718     5.321    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y50         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=34, routed)          2.222     8.061    pulse_generator/s_counter_reg[22]
    SLICE_X83Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.185 f  pulse_generator/pulseDisplay_i_11/O
                         net (fo=1, routed)           0.682     8.867    pulse_generator/pulseDisplay_i_11_n_0
    SLICE_X83Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.991 f  pulse_generator/pulseDisplay_i_6/O
                         net (fo=1, routed)           0.406     9.397    pulse_generator/pulseDisplay_i_6_n_0
    SLICE_X83Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  pulse_generator/pulseDisplay_i_3/O
                         net (fo=47, routed)          2.116    11.637    pulse_generator/pulseDisplay_i_1_n_0
    SLICE_X74Y46         FDRE                                         r  pulse_generator/s_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.726    15.148    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y46         FDRE                                         r  pulse_generator/s_counter_reg[4]/C
                         clock pessimism              0.187    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X74Y46         FDRE (Setup_fdre_C_R)       -0.524    14.776    pulse_generator/s_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.513ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[6]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 0.890ns (14.742%)  route 5.147ns (85.258%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 15.148 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.718     5.321    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y50         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=34, routed)          2.222     8.061    pulse_generator/s_counter_reg[22]
    SLICE_X83Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.185 f  pulse_generator/pulseDisplay_i_11/O
                         net (fo=1, routed)           0.682     8.867    pulse_generator/pulseDisplay_i_11_n_0
    SLICE_X83Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.991 f  pulse_generator/pulseDisplay_i_6/O
                         net (fo=1, routed)           0.406     9.397    pulse_generator/pulseDisplay_i_6_n_0
    SLICE_X83Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  pulse_generator/pulseDisplay_i_3/O
                         net (fo=47, routed)          1.837    11.358    pulse_generator/pulseDisplay_i_1_n_0
    SLICE_X75Y44         FDRE                                         r  pulse_generator/s_counter_reg[6]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.726    15.148    pulse_generator/clk_IBUF_BUFG
    SLICE_X75Y44         FDRE                                         r  pulse_generator/s_counter_reg[6]_replica_1/C
                         clock pessimism              0.187    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X75Y44         FDRE (Setup_fdre_C_R)       -0.429    14.871    pulse_generator/s_counter_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                  3.513    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.890ns (14.768%)  route 5.137ns (85.232%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.718     5.321    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y50         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=34, routed)          2.222     8.061    pulse_generator/s_counter_reg[22]
    SLICE_X83Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.185 f  pulse_generator/pulseDisplay_i_11/O
                         net (fo=1, routed)           0.682     8.867    pulse_generator/pulseDisplay_i_11_n_0
    SLICE_X83Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.991 f  pulse_generator/pulseDisplay_i_6/O
                         net (fo=1, routed)           0.406     9.397    pulse_generator/pulseDisplay_i_6_n_0
    SLICE_X83Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  pulse_generator/pulseDisplay_i_3/O
                         net (fo=47, routed)          1.826    11.347    pulse_generator/pulseDisplay_i_1_n_0
    SLICE_X73Y47         FDRE                                         r  pulse_generator/s_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.728    15.150    pulse_generator/clk_IBUF_BUFG
    SLICE_X73Y47         FDRE                                         r  pulse_generator/s_counter_reg[12]/C
                         clock pessimism              0.187    15.337    
                         clock uncertainty           -0.035    15.302    
    SLICE_X73Y47         FDRE (Setup_fdre_C_R)       -0.429    14.873    pulse_generator/s_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 0.890ns (15.404%)  route 4.888ns (84.595%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.718     5.321    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y50         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=34, routed)          2.222     8.061    pulse_generator/s_counter_reg[22]
    SLICE_X83Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.185 f  pulse_generator/pulseDisplay_i_11/O
                         net (fo=1, routed)           0.682     8.867    pulse_generator/pulseDisplay_i_11_n_0
    SLICE_X83Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.991 f  pulse_generator/pulseDisplay_i_6/O
                         net (fo=1, routed)           0.406     9.397    pulse_generator/pulseDisplay_i_6_n_0
    SLICE_X83Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  pulse_generator/pulseDisplay_i_3/O
                         net (fo=47, routed)          1.577    11.098    pulse_generator/pulseDisplay_i_1_n_0
    SLICE_X74Y51         FDRE                                         r  pulse_generator/s_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.598    15.021    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y51         FDRE                                         r  pulse_generator/s_counter_reg[24]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X74Y51         FDRE (Setup_fdre_C_R)       -0.524    14.736    pulse_generator/s_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 0.890ns (15.404%)  route 4.888ns (84.595%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.718     5.321    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y50         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=34, routed)          2.222     8.061    pulse_generator/s_counter_reg[22]
    SLICE_X83Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.185 f  pulse_generator/pulseDisplay_i_11/O
                         net (fo=1, routed)           0.682     8.867    pulse_generator/pulseDisplay_i_11_n_0
    SLICE_X83Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.991 f  pulse_generator/pulseDisplay_i_6/O
                         net (fo=1, routed)           0.406     9.397    pulse_generator/pulseDisplay_i_6_n_0
    SLICE_X83Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  pulse_generator/pulseDisplay_i_3/O
                         net (fo=47, routed)          1.577    11.098    pulse_generator/pulseDisplay_i_1_n_0
    SLICE_X74Y51         FDRE                                         r  pulse_generator/s_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.598    15.021    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y51         FDRE                                         r  pulse_generator/s_counter_reg[26]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X74Y51         FDRE (Setup_fdre_C_R)       -0.524    14.736    pulse_generator/s_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 0.890ns (15.404%)  route 4.888ns (84.595%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.718     5.321    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y50         FDRE                                         r  pulse_generator/s_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y50         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  pulse_generator/s_counter_reg[22]/Q
                         net (fo=34, routed)          2.222     8.061    pulse_generator/s_counter_reg[22]
    SLICE_X83Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.185 f  pulse_generator/pulseDisplay_i_11/O
                         net (fo=1, routed)           0.682     8.867    pulse_generator/pulseDisplay_i_11_n_0
    SLICE_X83Y50         LUT6 (Prop_lut6_I5_O)        0.124     8.991 f  pulse_generator/pulseDisplay_i_6/O
                         net (fo=1, routed)           0.406     9.397    pulse_generator/pulseDisplay_i_6_n_0
    SLICE_X83Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.521 r  pulse_generator/pulseDisplay_i_3/O
                         net (fo=47, routed)          1.577    11.098    pulse_generator/pulseDisplay_i_1_n_0
    SLICE_X74Y51         FDRE                                         r  pulse_generator/s_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.598    15.021    pulse_generator/clk_IBUF_BUFG
    SLICE_X74Y51         FDRE                                         r  pulse_generator/s_counter_reg[27]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X74Y51         FDRE (Setup_fdre_C_R)       -0.524    14.736    pulse_generator/s_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                  3.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 control_unit/FSM_onehot_s_currentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_unit/FSM_onehot_s_currentState_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.605     1.524    control_unit/clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  control_unit/FSM_onehot_s_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  control_unit/FSM_onehot_s_currentState_reg[5]/Q
                         net (fo=3, routed)           0.071     1.736    control_unit/FSM_onehot_s_currentState_reg_n_0_[5]
    SLICE_X82Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  control_unit/FSM_onehot_s_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.781    control_unit/FSM_onehot_s_currentState[0]_i_1_n_0
    SLICE_X82Y57         FDSE                                         r  control_unit/FSM_onehot_s_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.877     2.042    control_unit/clk_IBUF_BUFG
    SLICE_X82Y57         FDSE                                         r  control_unit/FSM_onehot_s_currentState_reg[0]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X82Y57         FDSE (Hold_fdse_C_D)         0.091     1.628    control_unit/FSM_onehot_s_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_pulsedOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X85Y60         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y60         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  start_but_debouncer/s_debounceCnt_reg[11]/Q
                         net (fo=5, routed)           0.100     1.765    start_but_debouncer/s_debounceCnt_reg_n_0_[11]
    SLICE_X84Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  start_but_debouncer/s_pulsedOut_i_1/O
                         net (fo=1, routed)           0.000     1.810    start_but_debouncer/s_pulsedOut_i_1_n_0
    SLICE_X84Y60         FDRE                                         r  start_but_debouncer/s_pulsedOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.876     2.041    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X84Y60         FDRE                                         r  start_but_debouncer/s_pulsedOut_reg/C
                         clock pessimism             -0.504     1.536    
    SLICE_X84Y60         FDRE (Hold_fdre_C_D)         0.120     1.656    start_but_debouncer/s_pulsedOut_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.287ns (78.817%)  route 0.077ns (21.183%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.600     1.519    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X81Y60         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDRE (Prop_fdre_C_Q)         0.141     1.660 f  set_but_debouncer/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.077     1.737    set_but_debouncer/s_debounceCnt_reg_n_0_[15]
    SLICE_X80Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.782 r  set_but_debouncer/i__carry__2_i_2__0/O
                         net (fo=1, routed)           0.000     1.782    set_but_debouncer/i__carry__2_i_2__0_n_0
    SLICE_X80Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.883 r  set_but_debouncer/s_debounceCnt0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     1.883    set_but_debouncer/s_debounceCnt0_inferred__0/i__carry__2_n_4
    SLICE_X80Y60         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y60         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[16]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X80Y60         FDRE (Hold_fdre_C_D)         0.134     1.666    set_but_debouncer/s_debounceCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X85Y61         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y61         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  start_but_debouncer/s_debounceCnt_reg[13]/Q
                         net (fo=3, routed)           0.067     1.731    start_but_debouncer/s_debounceCnt_reg_n_0_[13]
    SLICE_X85Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.855 r  start_but_debouncer/s_debounceCnt0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.000     1.855    start_but_debouncer/s_debounceCnt0[14]
    SLICE_X85Y61         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.876     2.041    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X85Y61         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[14]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X85Y61         FDRE (Hold_fdre_C_D)         0.105     1.628    start_but_debouncer/s_debounceCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 count_datapath/MIN_MS_COUNTER/s_value_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_datapath/MIN_MS_COUNTER/s_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.605     1.524    count_datapath/MIN_MS_COUNTER/clk_IBUF_BUFG
    SLICE_X85Y57         FDSE                                         r  count_datapath/MIN_MS_COUNTER/s_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y57         FDSE (Prop_fdse_C_Q)         0.128     1.652 r  count_datapath/MIN_MS_COUNTER/s_value_reg[2]/Q
                         net (fo=4, routed)           0.099     1.752    count_datapath/MIN_MS_COUNTER/s_value_reg[2]_0
    SLICE_X85Y57         LUT5 (Prop_lut5_I1_O)        0.099     1.851 r  count_datapath/MIN_MS_COUNTER/s_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    count_datapath/MIN_MS_COUNTER/s_value[1]_i_1_n_0
    SLICE_X85Y57         FDRE                                         r  count_datapath/MIN_MS_COUNTER/s_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.877     2.042    count_datapath/MIN_MS_COUNTER/clk_IBUF_BUFG
    SLICE_X85Y57         FDRE                                         r  count_datapath/MIN_MS_COUNTER/s_value_reg[1]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X85Y57         FDRE (Hold_fdre_C_D)         0.092     1.616    count_datapath/MIN_MS_COUNTER/s_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 start_but_debouncer/s_debounceCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_but_debouncer/s_debounceCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.603     1.522    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X85Y62         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  start_but_debouncer/s_debounceCnt_reg[17]/Q
                         net (fo=3, routed)           0.078     1.741    start_but_debouncer/s_debounceCnt_reg_n_0_[17]
    SLICE_X85Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.865 r  start_but_debouncer/s_debounceCnt0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     1.865    start_but_debouncer/s_debounceCnt0[18]
    SLICE_X85Y62         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.874     2.039    start_but_debouncer/clk_IBUF_BUFG
    SLICE_X85Y62         FDRE                                         r  start_but_debouncer/s_debounceCnt_reg[18]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X85Y62         FDRE (Hold_fdre_C_D)         0.105     1.627    start_but_debouncer/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.600     1.519    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y60         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y60         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  set_but_debouncer/s_debounceCnt_reg[13]/Q
                         net (fo=3, routed)           0.079     1.762    set_but_debouncer/s_debounceCnt_reg_n_0_[13]
    SLICE_X80Y60         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.891 r  set_but_debouncer/s_debounceCnt0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.000     1.891    set_but_debouncer/s_debounceCnt0_inferred__0/i__carry__2_n_6
    SLICE_X80Y60         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y60         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X80Y60         FDRE (Hold_fdre_C_D)         0.134     1.653    set_but_debouncer/s_debounceCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.600     1.519    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y61         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  set_but_debouncer/s_debounceCnt_reg[17]/Q
                         net (fo=3, routed)           0.079     1.762    set_but_debouncer/s_debounceCnt_reg_n_0_[17]
    SLICE_X80Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.891 r  set_but_debouncer/s_debounceCnt0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     1.891    set_but_debouncer/s_debounceCnt0_inferred__0/i__carry__3_n_6
    SLICE_X80Y61         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y61         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[18]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X80Y61         FDRE (Hold_fdre_C_D)         0.134     1.653    set_but_debouncer/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.601     1.520    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y57         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  set_but_debouncer/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.079     1.763    set_but_debouncer/s_debounceCnt_reg_n_0_[3]
    SLICE_X80Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.892 r  set_but_debouncer/s_debounceCnt0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     1.892    set_but_debouncer/s_debounceCnt0_inferred__0/i__carry_n_4
    SLICE_X80Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y57         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[4]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X80Y57         FDRE (Hold_fdre_C_D)         0.134     1.654    set_but_debouncer/s_debounceCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 set_but_debouncer/s_debounceCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_but_debouncer/s_debounceCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.601     1.520    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y58         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y58         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  set_but_debouncer/s_debounceCnt_reg[5]/Q
                         net (fo=3, routed)           0.079     1.763    set_but_debouncer/s_debounceCnt_reg_n_0_[5]
    SLICE_X80Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.892 r  set_but_debouncer/s_debounceCnt0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     1.892    set_but_debouncer/s_debounceCnt0_inferred__0/i__carry__0_n_6
    SLICE_X80Y58         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    set_but_debouncer/clk_IBUF_BUFG
    SLICE_X80Y58         FDRE                                         r  set_but_debouncer/s_debounceCnt_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X80Y58         FDRE (Hold_fdre_C_D)         0.134     1.654    set_but_debouncer/s_debounceCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X82Y57    control_unit/FSM_onehot_s_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y57    control_unit/FSM_onehot_s_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y57    control_unit/FSM_onehot_s_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y57    control_unit/FSM_onehot_s_currentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y57    control_unit/FSM_onehot_s_currentState_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y57    control_unit/FSM_onehot_s_currentState_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y53    pulse_generator/blink1Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y56    pulse_generator/blink2Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y51    pulse_generator/pulse1Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y61    start_but_debouncer/s_debounceCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    start_but_debouncer/s_debounceCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    start_but_debouncer/s_debounceCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y61    start_but_debouncer/s_debounceCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y61    start_but_debouncer/s_debounceCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y61    start_but_debouncer/s_debounceCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y61    start_but_debouncer/s_debounceCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X73Y47    pulse_generator/s_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y47    pulse_generator/s_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y48    pulse_generator/s_counter_reg[14]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    control_unit/FSM_onehot_s_currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    control_unit/FSM_onehot_s_currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    control_unit/FSM_onehot_s_currentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    control_unit/FSM_onehot_s_currentState_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    control_unit/FSM_onehot_s_currentState_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    control_unit/FSM_onehot_s_currentState_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y53    pulse_generator/blink1Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y58    s_btnDown_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y58    start_but_debouncer/s_debounceCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y58    start_but_debouncer/s_debounceCnt_reg[2]/C



