/**
 * \file IfxInt_bf.h
 * \brief
 * \copyright Copyright (c) 2015 Infineon Technologies AG. All rights reserved.
 *
 * Version: TC39XA_ITS_V3.0.R0
 * Specification: TC39xA_INT_ITS_MCSFR.xml
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 * Infineon Technologies AG (Infineon) is supplying this file for use
 * exclusively with Infineon's microcontroller products. This file can be freely
 * distributed within development tools that are supporting such microcontroller
 * products.
 *
 * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
 * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL,
 * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 * \defgroup IfxLld_Int_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxLld_Int
 * 
 */
#ifndef IFXINT_BF_H
#define IFXINT_BF_H 1
/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxLld_Int_BitfieldsMask
 * \{  */

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN0 */
#define IFX_INT_ACCEN_CONFIG0_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN0 */
#define IFX_INT_ACCEN_CONFIG0_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN0 */
#define IFX_INT_ACCEN_CONFIG0_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN10 */
#define IFX_INT_ACCEN_CONFIG0_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN10 */
#define IFX_INT_ACCEN_CONFIG0_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN10 */
#define IFX_INT_ACCEN_CONFIG0_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN11 */
#define IFX_INT_ACCEN_CONFIG0_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN11 */
#define IFX_INT_ACCEN_CONFIG0_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN11 */
#define IFX_INT_ACCEN_CONFIG0_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN12 */
#define IFX_INT_ACCEN_CONFIG0_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN12 */
#define IFX_INT_ACCEN_CONFIG0_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN12 */
#define IFX_INT_ACCEN_CONFIG0_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN13 */
#define IFX_INT_ACCEN_CONFIG0_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN13 */
#define IFX_INT_ACCEN_CONFIG0_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN13 */
#define IFX_INT_ACCEN_CONFIG0_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN14 */
#define IFX_INT_ACCEN_CONFIG0_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN14 */
#define IFX_INT_ACCEN_CONFIG0_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN14 */
#define IFX_INT_ACCEN_CONFIG0_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN15 */
#define IFX_INT_ACCEN_CONFIG0_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN15 */
#define IFX_INT_ACCEN_CONFIG0_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN15 */
#define IFX_INT_ACCEN_CONFIG0_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN16 */
#define IFX_INT_ACCEN_CONFIG0_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN16 */
#define IFX_INT_ACCEN_CONFIG0_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN16 */
#define IFX_INT_ACCEN_CONFIG0_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN17 */
#define IFX_INT_ACCEN_CONFIG0_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN17 */
#define IFX_INT_ACCEN_CONFIG0_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN17 */
#define IFX_INT_ACCEN_CONFIG0_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN18 */
#define IFX_INT_ACCEN_CONFIG0_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN18 */
#define IFX_INT_ACCEN_CONFIG0_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN18 */
#define IFX_INT_ACCEN_CONFIG0_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN19 */
#define IFX_INT_ACCEN_CONFIG0_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN19 */
#define IFX_INT_ACCEN_CONFIG0_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN19 */
#define IFX_INT_ACCEN_CONFIG0_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN1 */
#define IFX_INT_ACCEN_CONFIG0_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN1 */
#define IFX_INT_ACCEN_CONFIG0_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN1 */
#define IFX_INT_ACCEN_CONFIG0_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN20 */
#define IFX_INT_ACCEN_CONFIG0_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN20 */
#define IFX_INT_ACCEN_CONFIG0_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN20 */
#define IFX_INT_ACCEN_CONFIG0_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN21 */
#define IFX_INT_ACCEN_CONFIG0_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN21 */
#define IFX_INT_ACCEN_CONFIG0_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN21 */
#define IFX_INT_ACCEN_CONFIG0_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN22 */
#define IFX_INT_ACCEN_CONFIG0_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN22 */
#define IFX_INT_ACCEN_CONFIG0_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN22 */
#define IFX_INT_ACCEN_CONFIG0_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN23 */
#define IFX_INT_ACCEN_CONFIG0_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN23 */
#define IFX_INT_ACCEN_CONFIG0_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN23 */
#define IFX_INT_ACCEN_CONFIG0_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN24 */
#define IFX_INT_ACCEN_CONFIG0_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN24 */
#define IFX_INT_ACCEN_CONFIG0_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN24 */
#define IFX_INT_ACCEN_CONFIG0_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN25 */
#define IFX_INT_ACCEN_CONFIG0_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN25 */
#define IFX_INT_ACCEN_CONFIG0_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN25 */
#define IFX_INT_ACCEN_CONFIG0_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN26 */
#define IFX_INT_ACCEN_CONFIG0_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN26 */
#define IFX_INT_ACCEN_CONFIG0_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN26 */
#define IFX_INT_ACCEN_CONFIG0_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN27 */
#define IFX_INT_ACCEN_CONFIG0_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN27 */
#define IFX_INT_ACCEN_CONFIG0_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN27 */
#define IFX_INT_ACCEN_CONFIG0_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN28 */
#define IFX_INT_ACCEN_CONFIG0_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN28 */
#define IFX_INT_ACCEN_CONFIG0_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN28 */
#define IFX_INT_ACCEN_CONFIG0_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN29 */
#define IFX_INT_ACCEN_CONFIG0_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN29 */
#define IFX_INT_ACCEN_CONFIG0_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN29 */
#define IFX_INT_ACCEN_CONFIG0_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN2 */
#define IFX_INT_ACCEN_CONFIG0_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN2 */
#define IFX_INT_ACCEN_CONFIG0_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN2 */
#define IFX_INT_ACCEN_CONFIG0_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN30 */
#define IFX_INT_ACCEN_CONFIG0_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN30 */
#define IFX_INT_ACCEN_CONFIG0_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN30 */
#define IFX_INT_ACCEN_CONFIG0_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN31 */
#define IFX_INT_ACCEN_CONFIG0_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN31 */
#define IFX_INT_ACCEN_CONFIG0_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN31 */
#define IFX_INT_ACCEN_CONFIG0_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN3 */
#define IFX_INT_ACCEN_CONFIG0_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN3 */
#define IFX_INT_ACCEN_CONFIG0_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN3 */
#define IFX_INT_ACCEN_CONFIG0_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN4 */
#define IFX_INT_ACCEN_CONFIG0_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN4 */
#define IFX_INT_ACCEN_CONFIG0_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN4 */
#define IFX_INT_ACCEN_CONFIG0_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN5 */
#define IFX_INT_ACCEN_CONFIG0_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN5 */
#define IFX_INT_ACCEN_CONFIG0_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN5 */
#define IFX_INT_ACCEN_CONFIG0_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN6 */
#define IFX_INT_ACCEN_CONFIG0_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN6 */
#define IFX_INT_ACCEN_CONFIG0_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN6 */
#define IFX_INT_ACCEN_CONFIG0_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN7 */
#define IFX_INT_ACCEN_CONFIG0_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN7 */
#define IFX_INT_ACCEN_CONFIG0_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN7 */
#define IFX_INT_ACCEN_CONFIG0_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN8 */
#define IFX_INT_ACCEN_CONFIG0_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN8 */
#define IFX_INT_ACCEN_CONFIG0_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN8 */
#define IFX_INT_ACCEN_CONFIG0_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_CONFIG0_Bits.EN9 */
#define IFX_INT_ACCEN_CONFIG0_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_CONFIG0_Bits.EN9 */
#define IFX_INT_ACCEN_CONFIG0_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_CONFIG0_Bits.EN9 */
#define IFX_INT_ACCEN_CONFIG0_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN0 */
#define IFX_INT_ACCEN_SRB00_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN0 */
#define IFX_INT_ACCEN_SRB00_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN0 */
#define IFX_INT_ACCEN_SRB00_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN10 */
#define IFX_INT_ACCEN_SRB00_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN10 */
#define IFX_INT_ACCEN_SRB00_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN10 */
#define IFX_INT_ACCEN_SRB00_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN11 */
#define IFX_INT_ACCEN_SRB00_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN11 */
#define IFX_INT_ACCEN_SRB00_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN11 */
#define IFX_INT_ACCEN_SRB00_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN12 */
#define IFX_INT_ACCEN_SRB00_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN12 */
#define IFX_INT_ACCEN_SRB00_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN12 */
#define IFX_INT_ACCEN_SRB00_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN13 */
#define IFX_INT_ACCEN_SRB00_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN13 */
#define IFX_INT_ACCEN_SRB00_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN13 */
#define IFX_INT_ACCEN_SRB00_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN14 */
#define IFX_INT_ACCEN_SRB00_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN14 */
#define IFX_INT_ACCEN_SRB00_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN14 */
#define IFX_INT_ACCEN_SRB00_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN15 */
#define IFX_INT_ACCEN_SRB00_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN15 */
#define IFX_INT_ACCEN_SRB00_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN15 */
#define IFX_INT_ACCEN_SRB00_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN16 */
#define IFX_INT_ACCEN_SRB00_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN16 */
#define IFX_INT_ACCEN_SRB00_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN16 */
#define IFX_INT_ACCEN_SRB00_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN17 */
#define IFX_INT_ACCEN_SRB00_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN17 */
#define IFX_INT_ACCEN_SRB00_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN17 */
#define IFX_INT_ACCEN_SRB00_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN18 */
#define IFX_INT_ACCEN_SRB00_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN18 */
#define IFX_INT_ACCEN_SRB00_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN18 */
#define IFX_INT_ACCEN_SRB00_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN19 */
#define IFX_INT_ACCEN_SRB00_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN19 */
#define IFX_INT_ACCEN_SRB00_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN19 */
#define IFX_INT_ACCEN_SRB00_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN1 */
#define IFX_INT_ACCEN_SRB00_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN1 */
#define IFX_INT_ACCEN_SRB00_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN1 */
#define IFX_INT_ACCEN_SRB00_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN20 */
#define IFX_INT_ACCEN_SRB00_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN20 */
#define IFX_INT_ACCEN_SRB00_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN20 */
#define IFX_INT_ACCEN_SRB00_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN21 */
#define IFX_INT_ACCEN_SRB00_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN21 */
#define IFX_INT_ACCEN_SRB00_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN21 */
#define IFX_INT_ACCEN_SRB00_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN22 */
#define IFX_INT_ACCEN_SRB00_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN22 */
#define IFX_INT_ACCEN_SRB00_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN22 */
#define IFX_INT_ACCEN_SRB00_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN23 */
#define IFX_INT_ACCEN_SRB00_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN23 */
#define IFX_INT_ACCEN_SRB00_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN23 */
#define IFX_INT_ACCEN_SRB00_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN24 */
#define IFX_INT_ACCEN_SRB00_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN24 */
#define IFX_INT_ACCEN_SRB00_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN24 */
#define IFX_INT_ACCEN_SRB00_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN25 */
#define IFX_INT_ACCEN_SRB00_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN25 */
#define IFX_INT_ACCEN_SRB00_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN25 */
#define IFX_INT_ACCEN_SRB00_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN26 */
#define IFX_INT_ACCEN_SRB00_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN26 */
#define IFX_INT_ACCEN_SRB00_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN26 */
#define IFX_INT_ACCEN_SRB00_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN27 */
#define IFX_INT_ACCEN_SRB00_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN27 */
#define IFX_INT_ACCEN_SRB00_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN27 */
#define IFX_INT_ACCEN_SRB00_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN28 */
#define IFX_INT_ACCEN_SRB00_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN28 */
#define IFX_INT_ACCEN_SRB00_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN28 */
#define IFX_INT_ACCEN_SRB00_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN29 */
#define IFX_INT_ACCEN_SRB00_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN29 */
#define IFX_INT_ACCEN_SRB00_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN29 */
#define IFX_INT_ACCEN_SRB00_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN2 */
#define IFX_INT_ACCEN_SRB00_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN2 */
#define IFX_INT_ACCEN_SRB00_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN2 */
#define IFX_INT_ACCEN_SRB00_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN30 */
#define IFX_INT_ACCEN_SRB00_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN30 */
#define IFX_INT_ACCEN_SRB00_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN30 */
#define IFX_INT_ACCEN_SRB00_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN31 */
#define IFX_INT_ACCEN_SRB00_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN31 */
#define IFX_INT_ACCEN_SRB00_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN31 */
#define IFX_INT_ACCEN_SRB00_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN3 */
#define IFX_INT_ACCEN_SRB00_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN3 */
#define IFX_INT_ACCEN_SRB00_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN3 */
#define IFX_INT_ACCEN_SRB00_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN4 */
#define IFX_INT_ACCEN_SRB00_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN4 */
#define IFX_INT_ACCEN_SRB00_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN4 */
#define IFX_INT_ACCEN_SRB00_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN5 */
#define IFX_INT_ACCEN_SRB00_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN5 */
#define IFX_INT_ACCEN_SRB00_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN5 */
#define IFX_INT_ACCEN_SRB00_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN6 */
#define IFX_INT_ACCEN_SRB00_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN6 */
#define IFX_INT_ACCEN_SRB00_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN6 */
#define IFX_INT_ACCEN_SRB00_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN7 */
#define IFX_INT_ACCEN_SRB00_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN7 */
#define IFX_INT_ACCEN_SRB00_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN7 */
#define IFX_INT_ACCEN_SRB00_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN8 */
#define IFX_INT_ACCEN_SRB00_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN8 */
#define IFX_INT_ACCEN_SRB00_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN8 */
#define IFX_INT_ACCEN_SRB00_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRB00_Bits.EN9 */
#define IFX_INT_ACCEN_SRB00_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB00_Bits.EN9 */
#define IFX_INT_ACCEN_SRB00_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB00_Bits.EN9 */
#define IFX_INT_ACCEN_SRB00_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN0 */
#define IFX_INT_ACCEN_SRB10_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN0 */
#define IFX_INT_ACCEN_SRB10_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN0 */
#define IFX_INT_ACCEN_SRB10_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN10 */
#define IFX_INT_ACCEN_SRB10_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN10 */
#define IFX_INT_ACCEN_SRB10_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN10 */
#define IFX_INT_ACCEN_SRB10_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN11 */
#define IFX_INT_ACCEN_SRB10_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN11 */
#define IFX_INT_ACCEN_SRB10_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN11 */
#define IFX_INT_ACCEN_SRB10_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN12 */
#define IFX_INT_ACCEN_SRB10_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN12 */
#define IFX_INT_ACCEN_SRB10_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN12 */
#define IFX_INT_ACCEN_SRB10_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN13 */
#define IFX_INT_ACCEN_SRB10_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN13 */
#define IFX_INT_ACCEN_SRB10_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN13 */
#define IFX_INT_ACCEN_SRB10_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN14 */
#define IFX_INT_ACCEN_SRB10_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN14 */
#define IFX_INT_ACCEN_SRB10_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN14 */
#define IFX_INT_ACCEN_SRB10_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN15 */
#define IFX_INT_ACCEN_SRB10_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN15 */
#define IFX_INT_ACCEN_SRB10_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN15 */
#define IFX_INT_ACCEN_SRB10_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN16 */
#define IFX_INT_ACCEN_SRB10_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN16 */
#define IFX_INT_ACCEN_SRB10_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN16 */
#define IFX_INT_ACCEN_SRB10_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN17 */
#define IFX_INT_ACCEN_SRB10_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN17 */
#define IFX_INT_ACCEN_SRB10_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN17 */
#define IFX_INT_ACCEN_SRB10_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN18 */
#define IFX_INT_ACCEN_SRB10_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN18 */
#define IFX_INT_ACCEN_SRB10_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN18 */
#define IFX_INT_ACCEN_SRB10_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN19 */
#define IFX_INT_ACCEN_SRB10_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN19 */
#define IFX_INT_ACCEN_SRB10_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN19 */
#define IFX_INT_ACCEN_SRB10_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN1 */
#define IFX_INT_ACCEN_SRB10_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN1 */
#define IFX_INT_ACCEN_SRB10_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN1 */
#define IFX_INT_ACCEN_SRB10_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN20 */
#define IFX_INT_ACCEN_SRB10_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN20 */
#define IFX_INT_ACCEN_SRB10_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN20 */
#define IFX_INT_ACCEN_SRB10_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN21 */
#define IFX_INT_ACCEN_SRB10_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN21 */
#define IFX_INT_ACCEN_SRB10_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN21 */
#define IFX_INT_ACCEN_SRB10_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN22 */
#define IFX_INT_ACCEN_SRB10_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN22 */
#define IFX_INT_ACCEN_SRB10_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN22 */
#define IFX_INT_ACCEN_SRB10_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN23 */
#define IFX_INT_ACCEN_SRB10_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN23 */
#define IFX_INT_ACCEN_SRB10_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN23 */
#define IFX_INT_ACCEN_SRB10_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN24 */
#define IFX_INT_ACCEN_SRB10_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN24 */
#define IFX_INT_ACCEN_SRB10_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN24 */
#define IFX_INT_ACCEN_SRB10_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN25 */
#define IFX_INT_ACCEN_SRB10_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN25 */
#define IFX_INT_ACCEN_SRB10_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN25 */
#define IFX_INT_ACCEN_SRB10_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN26 */
#define IFX_INT_ACCEN_SRB10_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN26 */
#define IFX_INT_ACCEN_SRB10_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN26 */
#define IFX_INT_ACCEN_SRB10_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN27 */
#define IFX_INT_ACCEN_SRB10_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN27 */
#define IFX_INT_ACCEN_SRB10_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN27 */
#define IFX_INT_ACCEN_SRB10_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN28 */
#define IFX_INT_ACCEN_SRB10_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN28 */
#define IFX_INT_ACCEN_SRB10_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN28 */
#define IFX_INT_ACCEN_SRB10_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN29 */
#define IFX_INT_ACCEN_SRB10_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN29 */
#define IFX_INT_ACCEN_SRB10_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN29 */
#define IFX_INT_ACCEN_SRB10_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN2 */
#define IFX_INT_ACCEN_SRB10_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN2 */
#define IFX_INT_ACCEN_SRB10_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN2 */
#define IFX_INT_ACCEN_SRB10_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN30 */
#define IFX_INT_ACCEN_SRB10_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN30 */
#define IFX_INT_ACCEN_SRB10_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN30 */
#define IFX_INT_ACCEN_SRB10_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN31 */
#define IFX_INT_ACCEN_SRB10_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN31 */
#define IFX_INT_ACCEN_SRB10_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN31 */
#define IFX_INT_ACCEN_SRB10_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN3 */
#define IFX_INT_ACCEN_SRB10_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN3 */
#define IFX_INT_ACCEN_SRB10_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN3 */
#define IFX_INT_ACCEN_SRB10_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN4 */
#define IFX_INT_ACCEN_SRB10_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN4 */
#define IFX_INT_ACCEN_SRB10_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN4 */
#define IFX_INT_ACCEN_SRB10_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN5 */
#define IFX_INT_ACCEN_SRB10_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN5 */
#define IFX_INT_ACCEN_SRB10_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN5 */
#define IFX_INT_ACCEN_SRB10_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN6 */
#define IFX_INT_ACCEN_SRB10_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN6 */
#define IFX_INT_ACCEN_SRB10_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN6 */
#define IFX_INT_ACCEN_SRB10_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN7 */
#define IFX_INT_ACCEN_SRB10_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN7 */
#define IFX_INT_ACCEN_SRB10_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN7 */
#define IFX_INT_ACCEN_SRB10_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN8 */
#define IFX_INT_ACCEN_SRB10_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN8 */
#define IFX_INT_ACCEN_SRB10_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN8 */
#define IFX_INT_ACCEN_SRB10_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRB10_Bits.EN9 */
#define IFX_INT_ACCEN_SRB10_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB10_Bits.EN9 */
#define IFX_INT_ACCEN_SRB10_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB10_Bits.EN9 */
#define IFX_INT_ACCEN_SRB10_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN0 */
#define IFX_INT_ACCEN_SRB20_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN0 */
#define IFX_INT_ACCEN_SRB20_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN0 */
#define IFX_INT_ACCEN_SRB20_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN10 */
#define IFX_INT_ACCEN_SRB20_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN10 */
#define IFX_INT_ACCEN_SRB20_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN10 */
#define IFX_INT_ACCEN_SRB20_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN11 */
#define IFX_INT_ACCEN_SRB20_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN11 */
#define IFX_INT_ACCEN_SRB20_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN11 */
#define IFX_INT_ACCEN_SRB20_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN12 */
#define IFX_INT_ACCEN_SRB20_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN12 */
#define IFX_INT_ACCEN_SRB20_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN12 */
#define IFX_INT_ACCEN_SRB20_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN13 */
#define IFX_INT_ACCEN_SRB20_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN13 */
#define IFX_INT_ACCEN_SRB20_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN13 */
#define IFX_INT_ACCEN_SRB20_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN14 */
#define IFX_INT_ACCEN_SRB20_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN14 */
#define IFX_INT_ACCEN_SRB20_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN14 */
#define IFX_INT_ACCEN_SRB20_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN15 */
#define IFX_INT_ACCEN_SRB20_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN15 */
#define IFX_INT_ACCEN_SRB20_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN15 */
#define IFX_INT_ACCEN_SRB20_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN16 */
#define IFX_INT_ACCEN_SRB20_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN16 */
#define IFX_INT_ACCEN_SRB20_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN16 */
#define IFX_INT_ACCEN_SRB20_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN17 */
#define IFX_INT_ACCEN_SRB20_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN17 */
#define IFX_INT_ACCEN_SRB20_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN17 */
#define IFX_INT_ACCEN_SRB20_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN18 */
#define IFX_INT_ACCEN_SRB20_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN18 */
#define IFX_INT_ACCEN_SRB20_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN18 */
#define IFX_INT_ACCEN_SRB20_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN19 */
#define IFX_INT_ACCEN_SRB20_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN19 */
#define IFX_INT_ACCEN_SRB20_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN19 */
#define IFX_INT_ACCEN_SRB20_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN1 */
#define IFX_INT_ACCEN_SRB20_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN1 */
#define IFX_INT_ACCEN_SRB20_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN1 */
#define IFX_INT_ACCEN_SRB20_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN20 */
#define IFX_INT_ACCEN_SRB20_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN20 */
#define IFX_INT_ACCEN_SRB20_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN20 */
#define IFX_INT_ACCEN_SRB20_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN21 */
#define IFX_INT_ACCEN_SRB20_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN21 */
#define IFX_INT_ACCEN_SRB20_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN21 */
#define IFX_INT_ACCEN_SRB20_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN22 */
#define IFX_INT_ACCEN_SRB20_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN22 */
#define IFX_INT_ACCEN_SRB20_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN22 */
#define IFX_INT_ACCEN_SRB20_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN23 */
#define IFX_INT_ACCEN_SRB20_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN23 */
#define IFX_INT_ACCEN_SRB20_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN23 */
#define IFX_INT_ACCEN_SRB20_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN24 */
#define IFX_INT_ACCEN_SRB20_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN24 */
#define IFX_INT_ACCEN_SRB20_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN24 */
#define IFX_INT_ACCEN_SRB20_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN25 */
#define IFX_INT_ACCEN_SRB20_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN25 */
#define IFX_INT_ACCEN_SRB20_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN25 */
#define IFX_INT_ACCEN_SRB20_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN26 */
#define IFX_INT_ACCEN_SRB20_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN26 */
#define IFX_INT_ACCEN_SRB20_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN26 */
#define IFX_INT_ACCEN_SRB20_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN27 */
#define IFX_INT_ACCEN_SRB20_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN27 */
#define IFX_INT_ACCEN_SRB20_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN27 */
#define IFX_INT_ACCEN_SRB20_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN28 */
#define IFX_INT_ACCEN_SRB20_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN28 */
#define IFX_INT_ACCEN_SRB20_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN28 */
#define IFX_INT_ACCEN_SRB20_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN29 */
#define IFX_INT_ACCEN_SRB20_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN29 */
#define IFX_INT_ACCEN_SRB20_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN29 */
#define IFX_INT_ACCEN_SRB20_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN2 */
#define IFX_INT_ACCEN_SRB20_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN2 */
#define IFX_INT_ACCEN_SRB20_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN2 */
#define IFX_INT_ACCEN_SRB20_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN30 */
#define IFX_INT_ACCEN_SRB20_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN30 */
#define IFX_INT_ACCEN_SRB20_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN30 */
#define IFX_INT_ACCEN_SRB20_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN31 */
#define IFX_INT_ACCEN_SRB20_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN31 */
#define IFX_INT_ACCEN_SRB20_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN31 */
#define IFX_INT_ACCEN_SRB20_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN3 */
#define IFX_INT_ACCEN_SRB20_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN3 */
#define IFX_INT_ACCEN_SRB20_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN3 */
#define IFX_INT_ACCEN_SRB20_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN4 */
#define IFX_INT_ACCEN_SRB20_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN4 */
#define IFX_INT_ACCEN_SRB20_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN4 */
#define IFX_INT_ACCEN_SRB20_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN5 */
#define IFX_INT_ACCEN_SRB20_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN5 */
#define IFX_INT_ACCEN_SRB20_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN5 */
#define IFX_INT_ACCEN_SRB20_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN6 */
#define IFX_INT_ACCEN_SRB20_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN6 */
#define IFX_INT_ACCEN_SRB20_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN6 */
#define IFX_INT_ACCEN_SRB20_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN7 */
#define IFX_INT_ACCEN_SRB20_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN7 */
#define IFX_INT_ACCEN_SRB20_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN7 */
#define IFX_INT_ACCEN_SRB20_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN8 */
#define IFX_INT_ACCEN_SRB20_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN8 */
#define IFX_INT_ACCEN_SRB20_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN8 */
#define IFX_INT_ACCEN_SRB20_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRB20_Bits.EN9 */
#define IFX_INT_ACCEN_SRB20_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB20_Bits.EN9 */
#define IFX_INT_ACCEN_SRB20_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB20_Bits.EN9 */
#define IFX_INT_ACCEN_SRB20_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN0 */
#define IFX_INT_ACCEN_SRB30_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN0 */
#define IFX_INT_ACCEN_SRB30_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN0 */
#define IFX_INT_ACCEN_SRB30_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN10 */
#define IFX_INT_ACCEN_SRB30_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN10 */
#define IFX_INT_ACCEN_SRB30_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN10 */
#define IFX_INT_ACCEN_SRB30_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN11 */
#define IFX_INT_ACCEN_SRB30_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN11 */
#define IFX_INT_ACCEN_SRB30_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN11 */
#define IFX_INT_ACCEN_SRB30_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN12 */
#define IFX_INT_ACCEN_SRB30_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN12 */
#define IFX_INT_ACCEN_SRB30_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN12 */
#define IFX_INT_ACCEN_SRB30_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN13 */
#define IFX_INT_ACCEN_SRB30_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN13 */
#define IFX_INT_ACCEN_SRB30_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN13 */
#define IFX_INT_ACCEN_SRB30_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN14 */
#define IFX_INT_ACCEN_SRB30_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN14 */
#define IFX_INT_ACCEN_SRB30_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN14 */
#define IFX_INT_ACCEN_SRB30_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN15 */
#define IFX_INT_ACCEN_SRB30_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN15 */
#define IFX_INT_ACCEN_SRB30_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN15 */
#define IFX_INT_ACCEN_SRB30_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN16 */
#define IFX_INT_ACCEN_SRB30_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN16 */
#define IFX_INT_ACCEN_SRB30_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN16 */
#define IFX_INT_ACCEN_SRB30_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN17 */
#define IFX_INT_ACCEN_SRB30_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN17 */
#define IFX_INT_ACCEN_SRB30_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN17 */
#define IFX_INT_ACCEN_SRB30_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN18 */
#define IFX_INT_ACCEN_SRB30_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN18 */
#define IFX_INT_ACCEN_SRB30_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN18 */
#define IFX_INT_ACCEN_SRB30_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN19 */
#define IFX_INT_ACCEN_SRB30_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN19 */
#define IFX_INT_ACCEN_SRB30_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN19 */
#define IFX_INT_ACCEN_SRB30_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN1 */
#define IFX_INT_ACCEN_SRB30_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN1 */
#define IFX_INT_ACCEN_SRB30_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN1 */
#define IFX_INT_ACCEN_SRB30_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN20 */
#define IFX_INT_ACCEN_SRB30_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN20 */
#define IFX_INT_ACCEN_SRB30_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN20 */
#define IFX_INT_ACCEN_SRB30_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN21 */
#define IFX_INT_ACCEN_SRB30_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN21 */
#define IFX_INT_ACCEN_SRB30_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN21 */
#define IFX_INT_ACCEN_SRB30_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN22 */
#define IFX_INT_ACCEN_SRB30_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN22 */
#define IFX_INT_ACCEN_SRB30_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN22 */
#define IFX_INT_ACCEN_SRB30_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN23 */
#define IFX_INT_ACCEN_SRB30_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN23 */
#define IFX_INT_ACCEN_SRB30_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN23 */
#define IFX_INT_ACCEN_SRB30_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN24 */
#define IFX_INT_ACCEN_SRB30_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN24 */
#define IFX_INT_ACCEN_SRB30_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN24 */
#define IFX_INT_ACCEN_SRB30_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN25 */
#define IFX_INT_ACCEN_SRB30_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN25 */
#define IFX_INT_ACCEN_SRB30_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN25 */
#define IFX_INT_ACCEN_SRB30_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN26 */
#define IFX_INT_ACCEN_SRB30_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN26 */
#define IFX_INT_ACCEN_SRB30_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN26 */
#define IFX_INT_ACCEN_SRB30_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN27 */
#define IFX_INT_ACCEN_SRB30_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN27 */
#define IFX_INT_ACCEN_SRB30_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN27 */
#define IFX_INT_ACCEN_SRB30_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN28 */
#define IFX_INT_ACCEN_SRB30_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN28 */
#define IFX_INT_ACCEN_SRB30_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN28 */
#define IFX_INT_ACCEN_SRB30_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN29 */
#define IFX_INT_ACCEN_SRB30_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN29 */
#define IFX_INT_ACCEN_SRB30_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN29 */
#define IFX_INT_ACCEN_SRB30_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN2 */
#define IFX_INT_ACCEN_SRB30_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN2 */
#define IFX_INT_ACCEN_SRB30_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN2 */
#define IFX_INT_ACCEN_SRB30_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN30 */
#define IFX_INT_ACCEN_SRB30_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN30 */
#define IFX_INT_ACCEN_SRB30_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN30 */
#define IFX_INT_ACCEN_SRB30_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN31 */
#define IFX_INT_ACCEN_SRB30_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN31 */
#define IFX_INT_ACCEN_SRB30_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN31 */
#define IFX_INT_ACCEN_SRB30_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN3 */
#define IFX_INT_ACCEN_SRB30_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN3 */
#define IFX_INT_ACCEN_SRB30_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN3 */
#define IFX_INT_ACCEN_SRB30_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN4 */
#define IFX_INT_ACCEN_SRB30_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN4 */
#define IFX_INT_ACCEN_SRB30_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN4 */
#define IFX_INT_ACCEN_SRB30_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN5 */
#define IFX_INT_ACCEN_SRB30_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN5 */
#define IFX_INT_ACCEN_SRB30_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN5 */
#define IFX_INT_ACCEN_SRB30_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN6 */
#define IFX_INT_ACCEN_SRB30_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN6 */
#define IFX_INT_ACCEN_SRB30_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN6 */
#define IFX_INT_ACCEN_SRB30_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN7 */
#define IFX_INT_ACCEN_SRB30_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN7 */
#define IFX_INT_ACCEN_SRB30_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN7 */
#define IFX_INT_ACCEN_SRB30_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN8 */
#define IFX_INT_ACCEN_SRB30_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN8 */
#define IFX_INT_ACCEN_SRB30_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN8 */
#define IFX_INT_ACCEN_SRB30_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRB30_Bits.EN9 */
#define IFX_INT_ACCEN_SRB30_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB30_Bits.EN9 */
#define IFX_INT_ACCEN_SRB30_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB30_Bits.EN9 */
#define IFX_INT_ACCEN_SRB30_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN0 */
#define IFX_INT_ACCEN_SRB40_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN0 */
#define IFX_INT_ACCEN_SRB40_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN0 */
#define IFX_INT_ACCEN_SRB40_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN10 */
#define IFX_INT_ACCEN_SRB40_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN10 */
#define IFX_INT_ACCEN_SRB40_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN10 */
#define IFX_INT_ACCEN_SRB40_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN11 */
#define IFX_INT_ACCEN_SRB40_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN11 */
#define IFX_INT_ACCEN_SRB40_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN11 */
#define IFX_INT_ACCEN_SRB40_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN12 */
#define IFX_INT_ACCEN_SRB40_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN12 */
#define IFX_INT_ACCEN_SRB40_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN12 */
#define IFX_INT_ACCEN_SRB40_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN13 */
#define IFX_INT_ACCEN_SRB40_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN13 */
#define IFX_INT_ACCEN_SRB40_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN13 */
#define IFX_INT_ACCEN_SRB40_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN14 */
#define IFX_INT_ACCEN_SRB40_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN14 */
#define IFX_INT_ACCEN_SRB40_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN14 */
#define IFX_INT_ACCEN_SRB40_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN15 */
#define IFX_INT_ACCEN_SRB40_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN15 */
#define IFX_INT_ACCEN_SRB40_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN15 */
#define IFX_INT_ACCEN_SRB40_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN16 */
#define IFX_INT_ACCEN_SRB40_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN16 */
#define IFX_INT_ACCEN_SRB40_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN16 */
#define IFX_INT_ACCEN_SRB40_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN17 */
#define IFX_INT_ACCEN_SRB40_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN17 */
#define IFX_INT_ACCEN_SRB40_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN17 */
#define IFX_INT_ACCEN_SRB40_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN18 */
#define IFX_INT_ACCEN_SRB40_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN18 */
#define IFX_INT_ACCEN_SRB40_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN18 */
#define IFX_INT_ACCEN_SRB40_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN19 */
#define IFX_INT_ACCEN_SRB40_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN19 */
#define IFX_INT_ACCEN_SRB40_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN19 */
#define IFX_INT_ACCEN_SRB40_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN1 */
#define IFX_INT_ACCEN_SRB40_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN1 */
#define IFX_INT_ACCEN_SRB40_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN1 */
#define IFX_INT_ACCEN_SRB40_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN20 */
#define IFX_INT_ACCEN_SRB40_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN20 */
#define IFX_INT_ACCEN_SRB40_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN20 */
#define IFX_INT_ACCEN_SRB40_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN21 */
#define IFX_INT_ACCEN_SRB40_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN21 */
#define IFX_INT_ACCEN_SRB40_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN21 */
#define IFX_INT_ACCEN_SRB40_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN22 */
#define IFX_INT_ACCEN_SRB40_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN22 */
#define IFX_INT_ACCEN_SRB40_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN22 */
#define IFX_INT_ACCEN_SRB40_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN23 */
#define IFX_INT_ACCEN_SRB40_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN23 */
#define IFX_INT_ACCEN_SRB40_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN23 */
#define IFX_INT_ACCEN_SRB40_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN24 */
#define IFX_INT_ACCEN_SRB40_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN24 */
#define IFX_INT_ACCEN_SRB40_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN24 */
#define IFX_INT_ACCEN_SRB40_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN25 */
#define IFX_INT_ACCEN_SRB40_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN25 */
#define IFX_INT_ACCEN_SRB40_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN25 */
#define IFX_INT_ACCEN_SRB40_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN26 */
#define IFX_INT_ACCEN_SRB40_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN26 */
#define IFX_INT_ACCEN_SRB40_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN26 */
#define IFX_INT_ACCEN_SRB40_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN27 */
#define IFX_INT_ACCEN_SRB40_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN27 */
#define IFX_INT_ACCEN_SRB40_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN27 */
#define IFX_INT_ACCEN_SRB40_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN28 */
#define IFX_INT_ACCEN_SRB40_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN28 */
#define IFX_INT_ACCEN_SRB40_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN28 */
#define IFX_INT_ACCEN_SRB40_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN29 */
#define IFX_INT_ACCEN_SRB40_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN29 */
#define IFX_INT_ACCEN_SRB40_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN29 */
#define IFX_INT_ACCEN_SRB40_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN2 */
#define IFX_INT_ACCEN_SRB40_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN2 */
#define IFX_INT_ACCEN_SRB40_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN2 */
#define IFX_INT_ACCEN_SRB40_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN30 */
#define IFX_INT_ACCEN_SRB40_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN30 */
#define IFX_INT_ACCEN_SRB40_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN30 */
#define IFX_INT_ACCEN_SRB40_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN31 */
#define IFX_INT_ACCEN_SRB40_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN31 */
#define IFX_INT_ACCEN_SRB40_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN31 */
#define IFX_INT_ACCEN_SRB40_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN3 */
#define IFX_INT_ACCEN_SRB40_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN3 */
#define IFX_INT_ACCEN_SRB40_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN3 */
#define IFX_INT_ACCEN_SRB40_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN4 */
#define IFX_INT_ACCEN_SRB40_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN4 */
#define IFX_INT_ACCEN_SRB40_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN4 */
#define IFX_INT_ACCEN_SRB40_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN5 */
#define IFX_INT_ACCEN_SRB40_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN5 */
#define IFX_INT_ACCEN_SRB40_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN5 */
#define IFX_INT_ACCEN_SRB40_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN6 */
#define IFX_INT_ACCEN_SRB40_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN6 */
#define IFX_INT_ACCEN_SRB40_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN6 */
#define IFX_INT_ACCEN_SRB40_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN7 */
#define IFX_INT_ACCEN_SRB40_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN7 */
#define IFX_INT_ACCEN_SRB40_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN7 */
#define IFX_INT_ACCEN_SRB40_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN8 */
#define IFX_INT_ACCEN_SRB40_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN8 */
#define IFX_INT_ACCEN_SRB40_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN8 */
#define IFX_INT_ACCEN_SRB40_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRB40_Bits.EN9 */
#define IFX_INT_ACCEN_SRB40_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB40_Bits.EN9 */
#define IFX_INT_ACCEN_SRB40_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB40_Bits.EN9 */
#define IFX_INT_ACCEN_SRB40_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN0 */
#define IFX_INT_ACCEN_SRB50_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN0 */
#define IFX_INT_ACCEN_SRB50_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN0 */
#define IFX_INT_ACCEN_SRB50_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN10 */
#define IFX_INT_ACCEN_SRB50_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN10 */
#define IFX_INT_ACCEN_SRB50_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN10 */
#define IFX_INT_ACCEN_SRB50_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN11 */
#define IFX_INT_ACCEN_SRB50_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN11 */
#define IFX_INT_ACCEN_SRB50_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN11 */
#define IFX_INT_ACCEN_SRB50_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN12 */
#define IFX_INT_ACCEN_SRB50_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN12 */
#define IFX_INT_ACCEN_SRB50_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN12 */
#define IFX_INT_ACCEN_SRB50_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN13 */
#define IFX_INT_ACCEN_SRB50_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN13 */
#define IFX_INT_ACCEN_SRB50_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN13 */
#define IFX_INT_ACCEN_SRB50_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN14 */
#define IFX_INT_ACCEN_SRB50_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN14 */
#define IFX_INT_ACCEN_SRB50_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN14 */
#define IFX_INT_ACCEN_SRB50_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN15 */
#define IFX_INT_ACCEN_SRB50_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN15 */
#define IFX_INT_ACCEN_SRB50_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN15 */
#define IFX_INT_ACCEN_SRB50_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN16 */
#define IFX_INT_ACCEN_SRB50_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN16 */
#define IFX_INT_ACCEN_SRB50_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN16 */
#define IFX_INT_ACCEN_SRB50_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN17 */
#define IFX_INT_ACCEN_SRB50_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN17 */
#define IFX_INT_ACCEN_SRB50_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN17 */
#define IFX_INT_ACCEN_SRB50_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN18 */
#define IFX_INT_ACCEN_SRB50_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN18 */
#define IFX_INT_ACCEN_SRB50_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN18 */
#define IFX_INT_ACCEN_SRB50_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN19 */
#define IFX_INT_ACCEN_SRB50_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN19 */
#define IFX_INT_ACCEN_SRB50_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN19 */
#define IFX_INT_ACCEN_SRB50_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN1 */
#define IFX_INT_ACCEN_SRB50_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN1 */
#define IFX_INT_ACCEN_SRB50_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN1 */
#define IFX_INT_ACCEN_SRB50_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN20 */
#define IFX_INT_ACCEN_SRB50_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN20 */
#define IFX_INT_ACCEN_SRB50_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN20 */
#define IFX_INT_ACCEN_SRB50_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN21 */
#define IFX_INT_ACCEN_SRB50_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN21 */
#define IFX_INT_ACCEN_SRB50_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN21 */
#define IFX_INT_ACCEN_SRB50_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN22 */
#define IFX_INT_ACCEN_SRB50_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN22 */
#define IFX_INT_ACCEN_SRB50_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN22 */
#define IFX_INT_ACCEN_SRB50_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN23 */
#define IFX_INT_ACCEN_SRB50_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN23 */
#define IFX_INT_ACCEN_SRB50_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN23 */
#define IFX_INT_ACCEN_SRB50_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN24 */
#define IFX_INT_ACCEN_SRB50_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN24 */
#define IFX_INT_ACCEN_SRB50_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN24 */
#define IFX_INT_ACCEN_SRB50_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN25 */
#define IFX_INT_ACCEN_SRB50_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN25 */
#define IFX_INT_ACCEN_SRB50_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN25 */
#define IFX_INT_ACCEN_SRB50_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN26 */
#define IFX_INT_ACCEN_SRB50_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN26 */
#define IFX_INT_ACCEN_SRB50_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN26 */
#define IFX_INT_ACCEN_SRB50_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN27 */
#define IFX_INT_ACCEN_SRB50_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN27 */
#define IFX_INT_ACCEN_SRB50_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN27 */
#define IFX_INT_ACCEN_SRB50_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN28 */
#define IFX_INT_ACCEN_SRB50_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN28 */
#define IFX_INT_ACCEN_SRB50_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN28 */
#define IFX_INT_ACCEN_SRB50_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN29 */
#define IFX_INT_ACCEN_SRB50_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN29 */
#define IFX_INT_ACCEN_SRB50_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN29 */
#define IFX_INT_ACCEN_SRB50_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN2 */
#define IFX_INT_ACCEN_SRB50_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN2 */
#define IFX_INT_ACCEN_SRB50_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN2 */
#define IFX_INT_ACCEN_SRB50_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN30 */
#define IFX_INT_ACCEN_SRB50_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN30 */
#define IFX_INT_ACCEN_SRB50_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN30 */
#define IFX_INT_ACCEN_SRB50_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN31 */
#define IFX_INT_ACCEN_SRB50_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN31 */
#define IFX_INT_ACCEN_SRB50_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN31 */
#define IFX_INT_ACCEN_SRB50_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN3 */
#define IFX_INT_ACCEN_SRB50_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN3 */
#define IFX_INT_ACCEN_SRB50_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN3 */
#define IFX_INT_ACCEN_SRB50_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN4 */
#define IFX_INT_ACCEN_SRB50_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN4 */
#define IFX_INT_ACCEN_SRB50_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN4 */
#define IFX_INT_ACCEN_SRB50_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN5 */
#define IFX_INT_ACCEN_SRB50_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN5 */
#define IFX_INT_ACCEN_SRB50_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN5 */
#define IFX_INT_ACCEN_SRB50_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN6 */
#define IFX_INT_ACCEN_SRB50_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN6 */
#define IFX_INT_ACCEN_SRB50_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN6 */
#define IFX_INT_ACCEN_SRB50_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN7 */
#define IFX_INT_ACCEN_SRB50_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN7 */
#define IFX_INT_ACCEN_SRB50_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN7 */
#define IFX_INT_ACCEN_SRB50_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN8 */
#define IFX_INT_ACCEN_SRB50_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN8 */
#define IFX_INT_ACCEN_SRB50_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN8 */
#define IFX_INT_ACCEN_SRB50_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRB50_Bits.EN9 */
#define IFX_INT_ACCEN_SRB50_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRB50_Bits.EN9 */
#define IFX_INT_ACCEN_SRB50_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRB50_Bits.EN9 */
#define IFX_INT_ACCEN_SRB50_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS00_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS00_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS00_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS00_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS00_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS00_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS00_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS00_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS00_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS00_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS00_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS00_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS00_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS00_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS00_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS00_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS00_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS00_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS00_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS00_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS00_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS00_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS00_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS00_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS00_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS00_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS00_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS00_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS00_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS00_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS00_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS00_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS00_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS00_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS00_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS00_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS00_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS00_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS00_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS00_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS00_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS00_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS00_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS00_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS00_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS00_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS00_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS00_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS00_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS00_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS00_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS00_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS00_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS00_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS00_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS00_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS00_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS00_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS00_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS00_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS00_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS00_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS00_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS00_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS00_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS00_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS00_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS00_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS00_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS00_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS00_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS00_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS00_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS00_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS00_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS00_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS00_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS00_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS00_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS00_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS00_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS00_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS00_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS00_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS00_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS00_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS00_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS00_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS00_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS00_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS00_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS00_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS00_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS00_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS00_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS00_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS00_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS10_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS10_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS10_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS10_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS10_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS10_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS10_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS10_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS10_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS10_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS10_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS10_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS10_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS10_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS10_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS10_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS10_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS10_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS10_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS10_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS10_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS10_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS10_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS10_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS10_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS10_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS10_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS10_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS10_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS10_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS10_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS10_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS10_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS10_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS10_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS10_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS10_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS10_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS10_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS10_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS10_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS10_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS10_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS10_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS10_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS10_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS10_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS10_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS10_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS10_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS10_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS10_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS10_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS10_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS10_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS10_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS10_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS10_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS10_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS10_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS10_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS10_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS10_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS10_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS10_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS10_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS10_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS10_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS10_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS10_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS10_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS10_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS10_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS10_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS10_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS10_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS10_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS10_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS10_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS10_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS10_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS10_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS10_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS10_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS10_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS10_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS10_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS10_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS10_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS10_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS10_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS10_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS10_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS10_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS10_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS10_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS10_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS20_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS20_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS20_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS20_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS20_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS20_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS20_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS20_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS20_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS20_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS20_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS20_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS20_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS20_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS20_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS20_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS20_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS20_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS20_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS20_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS20_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS20_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS20_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS20_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS20_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS20_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS20_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS20_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS20_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS20_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS20_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS20_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS20_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS20_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS20_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS20_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS20_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS20_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS20_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS20_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS20_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS20_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS20_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS20_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS20_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS20_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS20_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS20_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS20_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS20_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS20_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS20_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS20_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS20_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS20_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS20_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS20_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS20_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS20_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS20_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS20_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS20_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS20_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS20_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS20_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS20_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS20_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS20_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS20_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS20_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS20_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS20_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS20_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS20_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS20_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS20_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS20_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS20_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS20_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS20_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS20_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS20_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS20_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS20_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS20_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS20_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS20_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS20_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS20_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS20_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS20_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS20_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS20_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS20_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS20_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS20_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS20_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS30_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS30_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS30_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS30_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS30_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS30_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS30_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS30_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS30_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS30_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS30_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS30_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS30_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS30_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS30_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS30_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS30_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS30_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS30_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS30_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS30_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS30_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS30_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS30_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS30_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS30_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS30_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS30_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS30_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS30_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS30_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS30_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS30_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS30_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS30_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS30_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS30_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS30_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS30_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS30_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS30_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS30_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS30_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS30_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS30_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS30_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS30_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS30_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS30_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS30_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS30_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS30_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS30_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS30_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS30_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS30_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS30_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS30_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS30_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS30_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS30_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS30_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS30_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS30_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS30_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS30_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS30_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS30_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS30_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS30_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS30_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS30_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS30_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS30_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS30_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS30_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS30_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS30_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS30_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS30_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS30_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS30_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS30_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS30_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS30_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS30_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS30_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS30_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS30_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS30_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS30_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS30_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS30_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS30_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS30_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS30_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS30_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS40_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS40_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS40_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS40_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS40_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS40_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS40_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS40_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS40_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS40_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS40_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS40_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS40_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS40_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS40_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS40_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS40_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS40_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS40_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS40_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS40_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS40_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS40_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS40_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS40_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS40_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS40_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS40_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS40_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS40_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS40_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS40_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS40_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS40_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS40_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS40_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS40_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS40_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS40_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS40_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS40_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS40_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS40_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS40_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS40_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS40_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS40_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS40_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS40_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS40_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS40_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS40_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS40_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS40_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS40_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS40_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS40_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS40_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS40_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS40_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS40_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS40_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS40_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS40_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS40_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS40_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS40_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS40_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS40_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS40_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS40_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS40_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS40_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS40_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS40_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS40_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS40_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS40_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS40_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS40_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS40_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS40_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS40_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS40_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS40_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS40_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS40_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS40_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS40_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS40_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS40_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS40_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS40_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS40_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS40_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS40_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS40_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS50_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS50_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS50_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS50_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS50_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS50_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS50_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS50_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS50_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS50_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS50_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS50_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS50_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS50_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS50_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS50_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS50_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS50_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS50_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS50_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS50_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS50_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS50_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS50_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS50_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS50_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS50_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS50_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS50_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS50_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS50_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS50_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS50_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS50_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS50_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS50_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS50_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS50_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS50_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS50_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS50_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS50_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS50_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS50_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS50_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS50_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS50_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS50_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS50_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS50_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS50_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS50_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS50_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS50_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS50_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS50_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS50_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS50_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS50_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS50_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS50_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS50_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS50_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS50_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS50_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS50_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS50_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS50_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS50_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS50_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS50_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS50_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS50_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS50_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS50_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS50_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS50_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS50_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS50_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS50_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS50_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS50_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS50_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS50_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS50_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS50_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS50_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS50_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS50_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS50_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS50_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS50_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS50_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS50_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS50_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS50_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS50_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS60_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS60_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS60_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS60_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS60_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS60_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS60_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS60_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS60_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS60_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS60_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS60_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS60_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS60_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS60_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS60_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS60_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS60_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS60_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS60_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS60_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS60_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS60_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS60_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS60_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS60_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS60_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS60_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS60_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS60_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS60_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS60_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS60_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS60_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS60_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS60_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS60_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS60_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS60_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS60_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS60_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS60_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS60_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS60_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS60_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS60_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS60_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS60_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS60_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS60_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS60_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS60_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS60_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS60_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS60_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS60_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS60_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS60_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS60_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS60_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS60_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS60_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS60_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS60_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS60_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS60_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS60_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS60_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS60_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS60_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS60_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS60_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS60_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS60_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS60_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS60_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS60_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS60_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS60_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS60_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS60_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS60_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS60_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS60_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS60_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS60_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS60_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS60_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS60_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS60_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS60_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS60_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS60_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS60_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS60_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS60_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS60_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS70_EN0_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS70_EN0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN0 */
#define IFX_INT_ACCEN_SRC_TOS70_EN0_OFF (0u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS70_EN10_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS70_EN10_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN10 */
#define IFX_INT_ACCEN_SRC_TOS70_EN10_OFF (10u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS70_EN11_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS70_EN11_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN11 */
#define IFX_INT_ACCEN_SRC_TOS70_EN11_OFF (11u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS70_EN12_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS70_EN12_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN12 */
#define IFX_INT_ACCEN_SRC_TOS70_EN12_OFF (12u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS70_EN13_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS70_EN13_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN13 */
#define IFX_INT_ACCEN_SRC_TOS70_EN13_OFF (13u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS70_EN14_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS70_EN14_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN14 */
#define IFX_INT_ACCEN_SRC_TOS70_EN14_OFF (14u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS70_EN15_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS70_EN15_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN15 */
#define IFX_INT_ACCEN_SRC_TOS70_EN15_OFF (15u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS70_EN16_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS70_EN16_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN16 */
#define IFX_INT_ACCEN_SRC_TOS70_EN16_OFF (16u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS70_EN17_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS70_EN17_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN17 */
#define IFX_INT_ACCEN_SRC_TOS70_EN17_OFF (17u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS70_EN18_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS70_EN18_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN18 */
#define IFX_INT_ACCEN_SRC_TOS70_EN18_OFF (18u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS70_EN19_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS70_EN19_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN19 */
#define IFX_INT_ACCEN_SRC_TOS70_EN19_OFF (19u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS70_EN1_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS70_EN1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN1 */
#define IFX_INT_ACCEN_SRC_TOS70_EN1_OFF (1u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS70_EN20_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS70_EN20_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN20 */
#define IFX_INT_ACCEN_SRC_TOS70_EN20_OFF (20u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS70_EN21_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS70_EN21_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN21 */
#define IFX_INT_ACCEN_SRC_TOS70_EN21_OFF (21u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS70_EN22_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS70_EN22_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN22 */
#define IFX_INT_ACCEN_SRC_TOS70_EN22_OFF (22u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS70_EN23_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS70_EN23_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN23 */
#define IFX_INT_ACCEN_SRC_TOS70_EN23_OFF (23u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS70_EN24_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS70_EN24_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN24 */
#define IFX_INT_ACCEN_SRC_TOS70_EN24_OFF (24u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS70_EN25_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS70_EN25_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN25 */
#define IFX_INT_ACCEN_SRC_TOS70_EN25_OFF (25u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS70_EN26_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS70_EN26_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN26 */
#define IFX_INT_ACCEN_SRC_TOS70_EN26_OFF (26u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS70_EN27_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS70_EN27_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN27 */
#define IFX_INT_ACCEN_SRC_TOS70_EN27_OFF (27u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS70_EN28_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS70_EN28_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN28 */
#define IFX_INT_ACCEN_SRC_TOS70_EN28_OFF (28u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS70_EN29_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS70_EN29_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN29 */
#define IFX_INT_ACCEN_SRC_TOS70_EN29_OFF (29u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS70_EN2_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS70_EN2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN2 */
#define IFX_INT_ACCEN_SRC_TOS70_EN2_OFF (2u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS70_EN30_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS70_EN30_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN30 */
#define IFX_INT_ACCEN_SRC_TOS70_EN30_OFF (30u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS70_EN31_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS70_EN31_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN31 */
#define IFX_INT_ACCEN_SRC_TOS70_EN31_OFF (31u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS70_EN3_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS70_EN3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN3 */
#define IFX_INT_ACCEN_SRC_TOS70_EN3_OFF (3u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS70_EN4_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS70_EN4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN4 */
#define IFX_INT_ACCEN_SRC_TOS70_EN4_OFF (4u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS70_EN5_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS70_EN5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN5 */
#define IFX_INT_ACCEN_SRC_TOS70_EN5_OFF (5u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS70_EN6_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS70_EN6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN6 */
#define IFX_INT_ACCEN_SRC_TOS70_EN6_OFF (6u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS70_EN7_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS70_EN7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN7 */
#define IFX_INT_ACCEN_SRC_TOS70_EN7_OFF (7u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS70_EN8_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS70_EN8_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN8 */
#define IFX_INT_ACCEN_SRC_TOS70_EN8_OFF (8u)

/** \brief  Length for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS70_EN9_LEN (1u)

/** \brief  Mask for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS70_EN9_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ACCEN_SRC_TOS70_Bits.EN9 */
#define IFX_INT_ACCEN_SRC_TOS70_EN9_OFF (9u)

/** \brief  Length for Ifx_INT_ICU_ECR_Bits.ECC */
#define IFX_INT_ICU_ECR_ECC_LEN (5u)

/** \brief  Mask for Ifx_INT_ICU_ECR_Bits.ECC */
#define IFX_INT_ICU_ECR_ECC_MSK (0x1fu)

/** \brief  Offset for Ifx_INT_ICU_ECR_Bits.ECC */
#define IFX_INT_ICU_ECR_ECC_OFF (10u)

/** \brief  Length for Ifx_INT_ICU_ECR_Bits.EOV */
#define IFX_INT_ICU_ECR_EOV_LEN (1u)

/** \brief  Mask for Ifx_INT_ICU_ECR_Bits.EOV */
#define IFX_INT_ICU_ECR_EOV_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ICU_ECR_Bits.EOV */
#define IFX_INT_ICU_ECR_EOV_OFF (30u)

/** \brief  Length for Ifx_INT_ICU_ECR_Bits.ID */
#define IFX_INT_ICU_ECR_ID_LEN (10u)

/** \brief  Mask for Ifx_INT_ICU_ECR_Bits.ID */
#define IFX_INT_ICU_ECR_ID_MSK (0x3ffu)

/** \brief  Offset for Ifx_INT_ICU_ECR_Bits.ID */
#define IFX_INT_ICU_ECR_ID_OFF (16u)

/** \brief  Length for Ifx_INT_ICU_ECR_Bits.PN */
#define IFX_INT_ICU_ECR_PN_LEN (8u)

/** \brief  Mask for Ifx_INT_ICU_ECR_Bits.PN */
#define IFX_INT_ICU_ECR_PN_MSK (0xffu)

/** \brief  Offset for Ifx_INT_ICU_ECR_Bits.PN */
#define IFX_INT_ICU_ECR_PN_OFF (0u)

/** \brief  Length for Ifx_INT_ICU_ECR_Bits.STAT */
#define IFX_INT_ICU_ECR_STAT_LEN (1u)

/** \brief  Mask for Ifx_INT_ICU_ECR_Bits.STAT */
#define IFX_INT_ICU_ECR_STAT_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ICU_ECR_Bits.STAT */
#define IFX_INT_ICU_ECR_STAT_OFF (31u)

/** \brief  Length for Ifx_INT_ICU_LASR_Bits.ECC */
#define IFX_INT_ICU_LASR_ECC_LEN (5u)

/** \brief  Mask for Ifx_INT_ICU_LASR_Bits.ECC */
#define IFX_INT_ICU_LASR_ECC_MSK (0x1fu)

/** \brief  Offset for Ifx_INT_ICU_LASR_Bits.ECC */
#define IFX_INT_ICU_LASR_ECC_OFF (10u)

/** \brief  Length for Ifx_INT_ICU_LASR_Bits.ID */
#define IFX_INT_ICU_LASR_ID_LEN (10u)

/** \brief  Mask for Ifx_INT_ICU_LASR_Bits.ID */
#define IFX_INT_ICU_LASR_ID_MSK (0x3ffu)

/** \brief  Offset for Ifx_INT_ICU_LASR_Bits.ID */
#define IFX_INT_ICU_LASR_ID_OFF (16u)

/** \brief  Length for Ifx_INT_ICU_LASR_Bits.PN */
#define IFX_INT_ICU_LASR_PN_LEN (8u)

/** \brief  Mask for Ifx_INT_ICU_LASR_Bits.PN */
#define IFX_INT_ICU_LASR_PN_MSK (0xffu)

/** \brief  Offset for Ifx_INT_ICU_LASR_Bits.PN */
#define IFX_INT_ICU_LASR_PN_OFF (0u)

/** \brief  Length for Ifx_INT_ICU_LWSR_Bits.ECC */
#define IFX_INT_ICU_LWSR_ECC_LEN (5u)

/** \brief  Mask for Ifx_INT_ICU_LWSR_Bits.ECC */
#define IFX_INT_ICU_LWSR_ECC_MSK (0x1fu)

/** \brief  Offset for Ifx_INT_ICU_LWSR_Bits.ECC */
#define IFX_INT_ICU_LWSR_ECC_OFF (10u)

/** \brief  Length for Ifx_INT_ICU_LWSR_Bits.ID */
#define IFX_INT_ICU_LWSR_ID_LEN (10u)

/** \brief  Mask for Ifx_INT_ICU_LWSR_Bits.ID */
#define IFX_INT_ICU_LWSR_ID_MSK (0x3ffu)

/** \brief  Offset for Ifx_INT_ICU_LWSR_Bits.ID */
#define IFX_INT_ICU_LWSR_ID_OFF (16u)

/** \brief  Length for Ifx_INT_ICU_LWSR_Bits.PN */
#define IFX_INT_ICU_LWSR_PN_LEN (8u)

/** \brief  Mask for Ifx_INT_ICU_LWSR_Bits.PN */
#define IFX_INT_ICU_LWSR_PN_MSK (0xffu)

/** \brief  Offset for Ifx_INT_ICU_LWSR_Bits.PN */
#define IFX_INT_ICU_LWSR_PN_OFF (0u)

/** \brief  Length for Ifx_INT_ICU_LWSR_Bits.STAT */
#define IFX_INT_ICU_LWSR_STAT_LEN (1u)

/** \brief  Mask for Ifx_INT_ICU_LWSR_Bits.STAT */
#define IFX_INT_ICU_LWSR_STAT_MSK (0x1u)

/** \brief  Offset for Ifx_INT_ICU_LWSR_Bits.STAT */
#define IFX_INT_ICU_LWSR_STAT_OFF (31u)

/** \brief  Length for Ifx_INT_ID_Bits.MOD_NUMBER */
#define IFX_INT_ID_MOD_NUMBER_LEN (16u)

/** \brief  Mask for Ifx_INT_ID_Bits.MOD_NUMBER */
#define IFX_INT_ID_MOD_NUMBER_MSK (0xffffu)

/** \brief  Offset for Ifx_INT_ID_Bits.MOD_NUMBER */
#define IFX_INT_ID_MOD_NUMBER_OFF (16u)

/** \brief  Length for Ifx_INT_ID_Bits.MOD_REV */
#define IFX_INT_ID_MOD_REV_LEN (8u)

/** \brief  Mask for Ifx_INT_ID_Bits.MOD_REV */
#define IFX_INT_ID_MOD_REV_MSK (0xffu)

/** \brief  Offset for Ifx_INT_ID_Bits.MOD_REV */
#define IFX_INT_ID_MOD_REV_OFF (0u)

/** \brief  Length for Ifx_INT_ID_Bits.MOD_TYPE */
#define IFX_INT_ID_MOD_TYPE_LEN (8u)

/** \brief  Mask for Ifx_INT_ID_Bits.MOD_TYPE */
#define IFX_INT_ID_MOD_TYPE_MSK (0xffu)

/** \brief  Offset for Ifx_INT_ID_Bits.MOD_TYPE */
#define IFX_INT_ID_MOD_TYPE_OFF (8u)

/** \brief  Length for Ifx_INT_OIT_Bits.OE0 */
#define IFX_INT_OIT_OE0_LEN (1u)

/** \brief  Mask for Ifx_INT_OIT_Bits.OE0 */
#define IFX_INT_OIT_OE0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_OIT_Bits.OE0 */
#define IFX_INT_OIT_OE0_OFF (7u)

/** \brief  Length for Ifx_INT_OIT_Bits.OE1 */
#define IFX_INT_OIT_OE1_LEN (1u)

/** \brief  Mask for Ifx_INT_OIT_Bits.OE1 */
#define IFX_INT_OIT_OE1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_OIT_Bits.OE1 */
#define IFX_INT_OIT_OE1_OFF (15u)

/** \brief  Length for Ifx_INT_OIT_Bits.TOS0 */
#define IFX_INT_OIT_TOS0_LEN (3u)

/** \brief  Mask for Ifx_INT_OIT_Bits.TOS0 */
#define IFX_INT_OIT_TOS0_MSK (0x7u)

/** \brief  Offset for Ifx_INT_OIT_Bits.TOS0 */
#define IFX_INT_OIT_TOS0_OFF (0u)

/** \brief  Length for Ifx_INT_OIT_Bits.TOS1 */
#define IFX_INT_OIT_TOS1_LEN (3u)

/** \brief  Mask for Ifx_INT_OIT_Bits.TOS1 */
#define IFX_INT_OIT_TOS1_MSK (0x7u)

/** \brief  Offset for Ifx_INT_OIT_Bits.TOS1 */
#define IFX_INT_OIT_TOS1_OFF (8u)

/** \brief  Length for Ifx_INT_OIXMS_Bits.MIRQ */
#define IFX_INT_OIXMS_MIRQ_LEN (10u)

/** \brief  Mask for Ifx_INT_OIXMS_Bits.MIRQ */
#define IFX_INT_OIXMS_MIRQ_MSK (0x3ffu)

/** \brief  Offset for Ifx_INT_OIXMS_Bits.MIRQ */
#define IFX_INT_OIXMS_MIRQ_OFF (0u)

/** \brief  Length for Ifx_INT_OIXS0_Bits.IRQ0 */
#define IFX_INT_OIXS0_IRQ0_LEN (10u)

/** \brief  Mask for Ifx_INT_OIXS0_Bits.IRQ0 */
#define IFX_INT_OIXS0_IRQ0_MSK (0x3ffu)

/** \brief  Offset for Ifx_INT_OIXS0_Bits.IRQ0 */
#define IFX_INT_OIXS0_IRQ0_OFF (0u)

/** \brief  Length for Ifx_INT_OIXS0_Bits.IRQ1 */
#define IFX_INT_OIXS0_IRQ1_LEN (10u)

/** \brief  Mask for Ifx_INT_OIXS0_Bits.IRQ1 */
#define IFX_INT_OIXS0_IRQ1_MSK (0x3ffu)

/** \brief  Offset for Ifx_INT_OIXS0_Bits.IRQ1 */
#define IFX_INT_OIXS0_IRQ1_OFF (16u)

/** \brief  Length for Ifx_INT_OIXS1_Bits.IRQ2 */
#define IFX_INT_OIXS1_IRQ2_LEN (10u)

/** \brief  Mask for Ifx_INT_OIXS1_Bits.IRQ2 */
#define IFX_INT_OIXS1_IRQ2_MSK (0x3ffu)

/** \brief  Offset for Ifx_INT_OIXS1_Bits.IRQ2 */
#define IFX_INT_OIXS1_IRQ2_OFF (0u)

/** \brief  Length for Ifx_INT_OIXS1_Bits.IRQ3 */
#define IFX_INT_OIXS1_IRQ3_LEN (10u)

/** \brief  Mask for Ifx_INT_OIXS1_Bits.IRQ3 */
#define IFX_INT_OIXS1_IRQ3_MSK (0x3ffu)

/** \brief  Offset for Ifx_INT_OIXS1_Bits.IRQ3 */
#define IFX_INT_OIXS1_IRQ3_OFF (16u)

/** \brief  Length for Ifx_INT_OIXTS_Bits.OBS */
#define IFX_INT_OIXTS_OBS_LEN (2u)

/** \brief  Mask for Ifx_INT_OIXTS_Bits.OBS */
#define IFX_INT_OIXTS_OBS_MSK (0x3u)

/** \brief  Offset for Ifx_INT_OIXTS_Bits.OBS */
#define IFX_INT_OIXTS_OBS_OFF (8u)

/** \brief  Length for Ifx_INT_OIXTS_Bits.TGS */
#define IFX_INT_OIXTS_TGS_LEN (2u)

/** \brief  Mask for Ifx_INT_OIXTS_Bits.TGS */
#define IFX_INT_OIXTS_TGS_MSK (0x3u)

/** \brief  Offset for Ifx_INT_OIXTS_Bits.TGS */
#define IFX_INT_OIXTS_TGS_OFF (0u)

/** \brief  Length for Ifx_INT_OMISN_Bits.OTGB0 */
#define IFX_INT_OMISN_OTGB0_LEN (16u)

/** \brief  Mask for Ifx_INT_OMISN_Bits.OTGB0 */
#define IFX_INT_OMISN_OTGB0_MSK (0xffffu)

/** \brief  Offset for Ifx_INT_OMISN_Bits.OTGB0 */
#define IFX_INT_OMISN_OTGB0_OFF (0u)

/** \brief  Length for Ifx_INT_OMISN_Bits.OTGB1 */
#define IFX_INT_OMISN_OTGB1_LEN (16u)

/** \brief  Mask for Ifx_INT_OMISN_Bits.OTGB1 */
#define IFX_INT_OMISN_OTGB1_MSK (0xffffu)

/** \brief  Offset for Ifx_INT_OMISN_Bits.OTGB1 */
#define IFX_INT_OMISN_OTGB1_OFF (16u)

/** \brief  Length for Ifx_INT_OMISP_Bits.OTGB0 */
#define IFX_INT_OMISP_OTGB0_LEN (16u)

/** \brief  Mask for Ifx_INT_OMISP_Bits.OTGB0 */
#define IFX_INT_OMISP_OTGB0_MSK (0xffffu)

/** \brief  Offset for Ifx_INT_OMISP_Bits.OTGB0 */
#define IFX_INT_OMISP_OTGB0_OFF (0u)

/** \brief  Length for Ifx_INT_OMISP_Bits.OTGB1 */
#define IFX_INT_OMISP_OTGB1_LEN (16u)

/** \brief  Mask for Ifx_INT_OMISP_Bits.OTGB1 */
#define IFX_INT_OMISP_OTGB1_MSK (0xffffu)

/** \brief  Offset for Ifx_INT_OMISP_Bits.OTGB1 */
#define IFX_INT_OMISP_OTGB1_OFF (16u)

/** \brief  Length for Ifx_INT_OOBS_Bits.OTGB0 */
#define IFX_INT_OOBS_OTGB0_LEN (16u)

/** \brief  Mask for Ifx_INT_OOBS_Bits.OTGB0 */
#define IFX_INT_OOBS_OTGB0_MSK (0xffffu)

/** \brief  Offset for Ifx_INT_OOBS_Bits.OTGB0 */
#define IFX_INT_OOBS_OTGB0_OFF (0u)

/** \brief  Length for Ifx_INT_OOBS_Bits.OTGB1 */
#define IFX_INT_OOBS_OTGB1_LEN (16u)

/** \brief  Mask for Ifx_INT_OOBS_Bits.OTGB1 */
#define IFX_INT_OOBS_OTGB1_MSK (0xffffu)

/** \brief  Offset for Ifx_INT_OOBS_Bits.OTGB1 */
#define IFX_INT_OOBS_OTGB1_OFF (16u)

/** \brief  Length for Ifx_INT_OSSIC_Bits.TGB */
#define IFX_INT_OSSIC_TGB_LEN (1u)

/** \brief  Mask for Ifx_INT_OSSIC_Bits.TGB */
#define IFX_INT_OSSIC_TGB_MSK (0x1u)

/** \brief  Offset for Ifx_INT_OSSIC_Bits.TGB */
#define IFX_INT_OSSIC_TGB_OFF (2u)

/** \brief  Length for Ifx_INT_OSSIC_Bits.TGS */
#define IFX_INT_OSSIC_TGS_LEN (2u)

/** \brief  Mask for Ifx_INT_OSSIC_Bits.TGS */
#define IFX_INT_OSSIC_TGS_MSK (0x3u)

/** \brief  Offset for Ifx_INT_OSSIC_Bits.TGS */
#define IFX_INT_OSSIC_TGS_OFF (0u)

/** \brief  Length for Ifx_INT_SRB_Bits.TRIG0 */
#define IFX_INT_SRB_TRIG0_LEN (1u)

/** \brief  Mask for Ifx_INT_SRB_Bits.TRIG0 */
#define IFX_INT_SRB_TRIG0_MSK (0x1u)

/** \brief  Offset for Ifx_INT_SRB_Bits.TRIG0 */
#define IFX_INT_SRB_TRIG0_OFF (0u)

/** \brief  Length for Ifx_INT_SRB_Bits.TRIG1 */
#define IFX_INT_SRB_TRIG1_LEN (1u)

/** \brief  Mask for Ifx_INT_SRB_Bits.TRIG1 */
#define IFX_INT_SRB_TRIG1_MSK (0x1u)

/** \brief  Offset for Ifx_INT_SRB_Bits.TRIG1 */
#define IFX_INT_SRB_TRIG1_OFF (1u)

/** \brief  Length for Ifx_INT_SRB_Bits.TRIG2 */
#define IFX_INT_SRB_TRIG2_LEN (1u)

/** \brief  Mask for Ifx_INT_SRB_Bits.TRIG2 */
#define IFX_INT_SRB_TRIG2_MSK (0x1u)

/** \brief  Offset for Ifx_INT_SRB_Bits.TRIG2 */
#define IFX_INT_SRB_TRIG2_OFF (2u)

/** \brief  Length for Ifx_INT_SRB_Bits.TRIG3 */
#define IFX_INT_SRB_TRIG3_LEN (1u)

/** \brief  Mask for Ifx_INT_SRB_Bits.TRIG3 */
#define IFX_INT_SRB_TRIG3_MSK (0x1u)

/** \brief  Offset for Ifx_INT_SRB_Bits.TRIG3 */
#define IFX_INT_SRB_TRIG3_OFF (3u)

/** \brief  Length for Ifx_INT_SRB_Bits.TRIG4 */
#define IFX_INT_SRB_TRIG4_LEN (1u)

/** \brief  Mask for Ifx_INT_SRB_Bits.TRIG4 */
#define IFX_INT_SRB_TRIG4_MSK (0x1u)

/** \brief  Offset for Ifx_INT_SRB_Bits.TRIG4 */
#define IFX_INT_SRB_TRIG4_OFF (4u)

/** \brief  Length for Ifx_INT_SRB_Bits.TRIG5 */
#define IFX_INT_SRB_TRIG5_LEN (1u)

/** \brief  Mask for Ifx_INT_SRB_Bits.TRIG5 */
#define IFX_INT_SRB_TRIG5_MSK (0x1u)

/** \brief  Offset for Ifx_INT_SRB_Bits.TRIG5 */
#define IFX_INT_SRB_TRIG5_OFF (5u)

/** \brief  Length for Ifx_INT_SRB_Bits.TRIG6 */
#define IFX_INT_SRB_TRIG6_LEN (1u)

/** \brief  Mask for Ifx_INT_SRB_Bits.TRIG6 */
#define IFX_INT_SRB_TRIG6_MSK (0x1u)

/** \brief  Offset for Ifx_INT_SRB_Bits.TRIG6 */
#define IFX_INT_SRB_TRIG6_OFF (6u)

/** \brief  Length for Ifx_INT_SRB_Bits.TRIG7 */
#define IFX_INT_SRB_TRIG7_LEN (1u)

/** \brief  Mask for Ifx_INT_SRB_Bits.TRIG7 */
#define IFX_INT_SRB_TRIG7_MSK (0x1u)

/** \brief  Offset for Ifx_INT_SRB_Bits.TRIG7 */
#define IFX_INT_SRB_TRIG7_OFF (7u)
/** \}  */
/******************************************************************************/
/******************************************************************************/
#endif /* IFXINT_BF_H */
