

================================================================
== Vitis HLS Report for 'KAN'
================================================================
* Date:           Fri May 30 12:14:54 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        KAN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  1.852 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.000 ns|  3.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       36|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|       12|       16|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        2|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       14|       52|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lut_0_0_0_U  |lut_0_0_0_RAM_1P_LUTRAM_1R1W  |        0|  4|   5|    0|    64|    4|     1|          256|
    |lut_0_0_1_U  |lut_0_0_1_RAM_1P_LUTRAM_1R1W  |        0|  2|   3|    0|    64|    2|     1|          128|
    |lut_0_0_2_U  |lut_0_0_2_RAM_1P_LUTRAM_1R1W  |        0|  4|   5|    0|    64|    3|     1|          192|
    |lut_0_0_3_U  |lut_0_0_3_RAM_1P_LUTRAM_1R1W  |        0|  2|   3|    0|    64|    2|     1|          128|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                              |        0| 12|  16|    0|   256|   11|     4|          704|
    +-------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln22_1_fu_185_p2  |         +|   0|  0|  10|           5|           5|
    |add_ln22_2_fu_191_p2  |         +|   0|  0|  10|           5|           5|
    |add_ln22_fu_171_p2    |         +|   0|  0|  12|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln6_fu_135_p2     |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  36|          16|          18|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           KAN|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           KAN|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           KAN|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           KAN|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           KAN|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           KAN|  return value|
|input_0   |   in|    8|     ap_none|       input_0|       pointer|
|input_1   |   in|    8|     ap_none|       input_1|       pointer|
|input_2   |   in|    8|     ap_none|       input_2|       pointer|
|input_3   |   in|    8|     ap_none|       input_3|       pointer|
|output_r  |  out|    8|     ap_none|      output_r|       pointer|
+----------+-----+-----+------------+--------------+--------------+

