// Seed: 887620573
module module_0;
  assign id_1 = -1;
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
  tri0 id_2 = -1'b0, id_3;
endmodule
module module_1;
  tri0 id_1, id_2;
  assign id_1 = -1;
  wire id_3;
  always id_2 = id_1;
  wire id_4;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2;
  wor id_1 = 1 - 1;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  module_2 modCall_1 ();
  wand id_6, id_7 = -1;
  and primCall (id_1, id_2, id_4, id_5);
  assign id_1 = (-1);
endmodule
