// Seed: 3745300328
module module_0 ();
  tri0 id_1 = id_1;
  always @(posedge (id_1) or posedge 1'b0) id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  module_0();
  logic [7:0] id_8;
  assign id_8[1] = id_2;
  assign id_6 = 1;
  logic [7:0] id_9 = id_8;
  id_10(
      .id_0(1), .id_1(1), .id_2(id_6), .id_3(1)
  );
endmodule
