/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_tfec_misc_0.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/12/11 3:47p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Dec 12 12:00:26 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7346/rdb/b0/bchp_tfec_misc_0.h $
 * 
 * Hydra_Software_Devel/2   12/12/11 3:47p pntruong
 * SW7346-143: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_TFEC_MISC_0_H__
#define BCHP_TFEC_MISC_0_H__

/***************************************************************************
 *TFEC_MISC_0 - SDS TFEC MISC Control Register Set 0
 ***************************************************************************/
#define BCHP_TFEC_MISC_0_POST_DIV_CTL            0x00702100 /* TFEC PLL post divider control */
#define BCHP_TFEC_MISC_0_REGF_STBY               0x00702104 /* TFEC regfile stand by control */
#define BCHP_TFEC_MISC_0_MISCCTL                 0x00702108 /* TFEC misc control */

/***************************************************************************
 *POST_DIV_CTL - TFEC PLL post divider control
 ***************************************************************************/
/* TFEC_MISC_0 :: POST_DIV_CTL :: reserved0 [31:16] */
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_reserved0_MASK               0xffff0000
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_reserved0_SHIFT              16

/* TFEC_MISC_0 :: POST_DIV_CTL :: tfec_mdiv [15:08] */
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_mdiv_MASK               0x0000ff00
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_mdiv_SHIFT              8
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_mdiv_DEFAULT            0x0000000a

/* TFEC_MISC_0 :: POST_DIV_CTL :: reserved_for_eco1 [07:03] */
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_reserved_for_eco1_MASK       0x000000f8
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_reserved_for_eco1_SHIFT      3
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_reserved_for_eco1_DEFAULT    0x00000000

/* TFEC_MISC_0 :: POST_DIV_CTL :: tfec_clk_en [02:02] */
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_clk_en_MASK             0x00000004
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_clk_en_SHIFT            2
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_clk_en_DEFAULT          0x00000000

/* TFEC_MISC_0 :: POST_DIV_CTL :: tfec_clk_hold [01:01] */
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_clk_hold_MASK           0x00000002
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_clk_hold_SHIFT          1
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_clk_hold_DEFAULT        0x00000000

/* TFEC_MISC_0 :: POST_DIV_CTL :: tfec_clk_load_en [00:00] */
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_clk_load_en_MASK        0x00000001
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_clk_load_en_SHIFT       0
#define BCHP_TFEC_MISC_0_POST_DIV_CTL_tfec_clk_load_en_DEFAULT     0x00000000

/***************************************************************************
 *REGF_STBY - TFEC regfile stand by control
 ***************************************************************************/
/* TFEC_MISC_0 :: REGF_STBY :: reserved0 [31:01] */
#define BCHP_TFEC_MISC_0_REGF_STBY_reserved0_MASK                  0xfffffffe
#define BCHP_TFEC_MISC_0_REGF_STBY_reserved0_SHIFT                 1

/* TFEC_MISC_0 :: REGF_STBY :: tfec_regf_stby [00:00] */
#define BCHP_TFEC_MISC_0_REGF_STBY_tfec_regf_stby_MASK             0x00000001
#define BCHP_TFEC_MISC_0_REGF_STBY_tfec_regf_stby_SHIFT            0
#define BCHP_TFEC_MISC_0_REGF_STBY_tfec_regf_stby_DEFAULT          0x00000000

/***************************************************************************
 *MISCCTL - TFEC misc control
 ***************************************************************************/
/* TFEC_MISC_0 :: MISCCTL :: reserved0 [31:03] */
#define BCHP_TFEC_MISC_0_MISCCTL_reserved0_MASK                    0xfffffff8
#define BCHP_TFEC_MISC_0_MISCCTL_reserved0_SHIFT                   3

/* TFEC_MISC_0 :: MISCCTL :: use_fifo [02:02] */
#define BCHP_TFEC_MISC_0_MISCCTL_use_fifo_MASK                     0x00000004
#define BCHP_TFEC_MISC_0_MISCCTL_use_fifo_SHIFT                    2
#define BCHP_TFEC_MISC_0_MISCCTL_use_fifo_DEFAULT                  0x00000001

/* TFEC_MISC_0 :: MISCCTL :: rosc_sel [01:01] */
#define BCHP_TFEC_MISC_0_MISCCTL_rosc_sel_MASK                     0x00000002
#define BCHP_TFEC_MISC_0_MISCCTL_rosc_sel_SHIFT                    1
#define BCHP_TFEC_MISC_0_MISCCTL_rosc_sel_DEFAULT                  0x00000000

/* TFEC_MISC_0 :: MISCCTL :: rosc_en [00:00] */
#define BCHP_TFEC_MISC_0_MISCCTL_rosc_en_MASK                      0x00000001
#define BCHP_TFEC_MISC_0_MISCCTL_rosc_en_SHIFT                     0
#define BCHP_TFEC_MISC_0_MISCCTL_rosc_en_DEFAULT                   0x00000000

#endif /* #ifndef BCHP_TFEC_MISC_0_H__ */

/* End of File */
