#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr  7 15:06:07 2018
# Process ID: 3069
# Current directory: /home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1
# Command line: vivado -log z1top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source z1top.tcl
# Log file: /home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1/z1top.vds
# Journal file: /home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source z1top.tcl -notrace
Command: synth_design -top z1top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3169 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:41]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:46]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:51]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:51]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:56]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:70]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:75]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:75]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:80]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:80]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v:85]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:38]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:39]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:40]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:41]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:42]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:48]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:49]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:50]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v:51]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ALU [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/ALU.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module Riscv151 [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module instruction_decoder [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/instruction_decoder.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module control_unit [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/control_unit.v:3]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:38]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:39]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:40]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:41]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:42]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:48]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:49]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:50]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:51]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mem_read_decoder [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module fifo [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/fifo.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module reg_file [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/reg_file.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module button_parser [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/button_parser.v:4]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module synchronizer [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/synchronizer.v:1]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:41]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:46]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:51]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:51]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:56]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:70]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:75]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:75]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:80]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:80]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:85]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module mem_control [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module async_fifo [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/async_fifo.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module uart [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/uart.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module edge_detector [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/edge_detector.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module uart_transmitter [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/uart_transmitter.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module uart_receiver [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/uart_receiver.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module z1top [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module branch_control [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/branch_control.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module debouncer [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/debouncer.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1381.688 ; gain = 98.219 ; free physical = 9715 ; free virtual = 17710
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'z1top' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
	Parameter SYSTEM_CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter CPU_CLOCK_FREQ bound to: 50000000 - type: integer 
	Parameter B_SAMPLE_COUNT_MAX bound to: 25000 - type: integer 
	Parameter B_PULSE_COUNT_MAX bound to: 150 - type: integer 
INFO: [Synth 8-638] synthesizing module 'button_parser' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/button_parser.v:4]
	Parameter width bound to: 4 - type: integer 
	Parameter sample_count_max bound to: 25000 - type: integer 
	Parameter pulse_count_max bound to: 150 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/synchronizer.v:1]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (1#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/synchronizer.v:1]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/debouncer.v:3]
	Parameter width bound to: 4 - type: integer 
	Parameter sample_count_max bound to: 25000 - type: integer 
	Parameter pulse_count_max bound to: 150 - type: integer 
	Parameter wrapping_counter_width bound to: 15 - type: integer 
	Parameter saturating_counter_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/debouncer.v:3]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/edge_detector.v:1]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (3#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/edge_detector.v:1]
INFO: [Synth 8-256] done synthesizing module 'button_parser' (4#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/button_parser.v:4]
INFO: [Synth 8-638] synthesizing module 'IBUFG' [/opt/Xilinx/Vivado/current/scripts/rt/data/unisim_comp.v:19892]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFG' (5#1) [/opt/Xilinx/Vivado/current/scripts/rt/data/unisim_comp.v:19892]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/current/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (6#1) [/opt/Xilinx/Vivado/current/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/current/scripts/rt/data/unisim_comp.v:40051]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 34 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 17 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (7#1) [/opt/Xilinx/Vivado/current/scripts/rt/data/unisim_comp.v:40051]
WARNING: [Synth 8-350] instance 'plle2_adv_inst' of module 'PLLE2_ADV' requires 21 connections, but only 9 given [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:102]
INFO: [Synth 8-638] synthesizing module 'Riscv151' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:1]
	Parameter CPU_CLOCK_FREQ bound to: 50000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bios_mem' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1/.Xil/Vivado-3069-c125m-26.EECS.Berkeley.EDU/realtime/bios_mem_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bios_mem' (8#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1/.Xil/Vivado-3069-c125m-26.EECS.Berkeley.EDU/realtime/bios_mem_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dmem_blk_ram' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1/.Xil/Vivado-3069-c125m-26.EECS.Berkeley.EDU/realtime/dmem_blk_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmem_blk_ram' (9#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1/.Xil/Vivado-3069-c125m-26.EECS.Berkeley.EDU/realtime/dmem_blk_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/ALU.v:3]
INFO: [Synth 8-226] default block is never used [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/ALU.v:17]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'branch_control' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/branch_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'branch_control' (11#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/branch_control.v:3]
INFO: [Synth 8-638] synthesizing module 'control_unit' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/control_unit.v:3]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (12#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/control_unit.v:3]
INFO: [Synth 8-638] synthesizing module 'instruction_decoder' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/instruction_decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'instruction_decoder' (13#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/instruction_decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'reg_file' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/reg_file.v:1]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/reg_file.v:8]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (14#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/reg_file.v:1]
INFO: [Synth 8-638] synthesizing module 'mem_control' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:3]
INFO: [Synth 8-226] default block is never used [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:37]
INFO: [Synth 8-226] default block is never used [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:30]
INFO: [Synth 8-256] done synthesizing module 'mem_control' (15#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:3]
INFO: [Synth 8-638] synthesizing module 'mem_read_decoder' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'mem_read_decoder' (16#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'haz_unit' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/hazard_unit.v:3]
INFO: [Synth 8-256] done synthesizing module 'haz_unit' (17#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/hazard_unit.v:3]
INFO: [Synth 8-226] default block is never used [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:255]
INFO: [Synth 8-226] default block is never used [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:271]
WARNING: [Synth 8-6014] Unused sequential element mwb_wei_reg_reg was removed.  [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:208]
WARNING: [Synth 8-3848] Net FPGA_SERIAL_TX in module/entity Riscv151 does not have driver. [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:9]
INFO: [Synth 8-256] done synthesizing module 'Riscv151' (18#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:1]
WARNING: [Synth 8-3848] Net MCLK in module/entity z1top does not have driver. [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:29]
WARNING: [Synth 8-3848] Net SCLK in module/entity z1top does not have driver. [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:31]
INFO: [Synth 8-256] done synthesizing module 'z1top' (19#1) [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
WARNING: [Synth 8-3917] design z1top has port LRCK driven by constant 1
WARNING: [Synth 8-3917] design z1top has port SDIN driven by constant 1
WARNING: [Synth 8-3917] design z1top has port AUDIO_PWM driven by constant 0
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[31]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[30]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[27]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[26]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[25]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[24]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[23]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[22]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[21]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[20]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[19]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[18]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[17]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[16]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[15]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[14]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[13]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[12]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[11]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[10]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[9]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[8]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[7]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[6]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[5]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[4]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[3]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[2]
WARNING: [Synth 8-3331] design instruction_decoder has unconnected port instruction[6]
WARNING: [Synth 8-3331] design instruction_decoder has unconnected port instruction[5]
WARNING: [Synth 8-3331] design instruction_decoder has unconnected port instruction[4]
WARNING: [Synth 8-3331] design instruction_decoder has unconnected port instruction[3]
WARNING: [Synth 8-3331] design instruction_decoder has unconnected port instruction[2]
WARNING: [Synth 8-3331] design instruction_decoder has unconnected port instruction[1]
WARNING: [Synth 8-3331] design instruction_decoder has unconnected port instruction[0]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[31]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[29]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[28]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[27]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[26]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[25]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[24]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[23]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[22]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[21]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[20]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[19]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[18]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[17]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[16]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[15]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[11]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[10]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[9]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[8]
WARNING: [Synth 8-3331] design control_unit has unconnected port instruction[7]
WARNING: [Synth 8-3331] design Riscv151 has unconnected port FPGA_SERIAL_TX
WARNING: [Synth 8-3331] design Riscv151 has unconnected port FPGA_SERIAL_RX
WARNING: [Synth 8-3331] design edge_detector has unconnected port clk
WARNING: [Synth 8-3331] design edge_detector has unconnected port signal_in[3]
WARNING: [Synth 8-3331] design edge_detector has unconnected port signal_in[2]
WARNING: [Synth 8-3331] design edge_detector has unconnected port signal_in[1]
WARNING: [Synth 8-3331] design edge_detector has unconnected port signal_in[0]
WARNING: [Synth 8-3331] design debouncer has unconnected port clk
WARNING: [Synth 8-3331] design debouncer has unconnected port glitchy_signal[3]
WARNING: [Synth 8-3331] design debouncer has unconnected port glitchy_signal[2]
WARNING: [Synth 8-3331] design debouncer has unconnected port glitchy_signal[1]
WARNING: [Synth 8-3331] design debouncer has unconnected port glitchy_signal[0]
WARNING: [Synth 8-3331] design z1top has unconnected port MCLK
WARNING: [Synth 8-3331] design z1top has unconnected port SCLK
WARNING: [Synth 8-3331] design z1top has unconnected port SWITCHES[1]
WARNING: [Synth 8-3331] design z1top has unconnected port SWITCHES[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1411.062 ; gain = 127.594 ; free physical = 9725 ; free virtual = 17721
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1411.062 ; gain = 127.594 ; free physical = 9692 ; free virtual = 17688
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1/.Xil/Vivado-3069-c125m-26.EECS.Berkeley.EDU/dcp4/dmem_blk_ram_in_context.xdc] for cell 'CPU/d_mem'
Finished Parsing XDC File [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1/.Xil/Vivado-3069-c125m-26.EECS.Berkeley.EDU/dcp4/dmem_blk_ram_in_context.xdc] for cell 'CPU/d_mem'
Parsing XDC File [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1/.Xil/Vivado-3069-c125m-26.EECS.Berkeley.EDU/dcp5/bios_mem_in_context.xdc] for cell 'CPU/BIOS'
Finished Parsing XDC File [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1/.Xil/Vivado-3069-c125m-26.EECS.Berkeley.EDU/dcp5/bios_mem_in_context.xdc] for cell 'CPU/BIOS'
Parsing XDC File [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z1top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z1top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.910 ; gain = 0.004 ; free physical = 9434 ; free virtual = 17431
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:01:10 . Memory (MB): peak = 1772.910 ; gain = 489.441 ; free physical = 9575 ; free virtual = 17572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:01:10 . Memory (MB): peak = 1772.910 ; gain = 489.441 ; free physical = 9575 ; free virtual = 17572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CPU/BIOS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CPU/d_mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:10 . Memory (MB): peak = 1772.910 ; gain = 489.441 ; free physical = 9577 ; free virtual = 17574
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/ALU.v:14]
INFO: [Synth 8-5544] ROM "we_data_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'fmt_wr_data_reg_reg' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'we_data_reg_reg' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'we_inst_reg_reg' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_control.v:20]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:01:11 . Memory (MB): peak = 1772.910 ; gain = 489.441 ; free physical = 9567 ; free virtual = 17564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module z1top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module reg_file 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mem_control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mem_read_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module haz_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
Module Riscv151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element b_parser/button_synchronizer/sync1_reg was removed.  [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/synchronizer.v:16]
WARNING: [Synth 8-6014] Unused sequential element b_parser/button_synchronizer/sync2_reg was removed.  [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/io_circuits/synchronizer.v:14]
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sig" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design z1top has port LRCK driven by constant 1
WARNING: [Synth 8-3917] design z1top has port SDIN driven by constant 1
WARNING: [Synth 8-3917] design z1top has port AUDIO_PWM driven by constant 0
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[31]
WARNING: [Synth 8-3331] design mem_control has unconnected port addr[30]
WARNING: [Synth 8-3331] design Riscv151 has unconnected port FPGA_SERIAL_TX
WARNING: [Synth 8-3331] design Riscv151 has unconnected port FPGA_SERIAL_RX
WARNING: [Synth 8-3331] design z1top has unconnected port FPGA_SERIAL_TX
WARNING: [Synth 8-3331] design z1top has unconnected port MCLK
WARNING: [Synth 8-3331] design z1top has unconnected port SCLK
WARNING: [Synth 8-3331] design z1top has unconnected port RESET
WARNING: [Synth 8-3331] design z1top has unconnected port BUTTONS[2]
WARNING: [Synth 8-3331] design z1top has unconnected port BUTTONS[1]
WARNING: [Synth 8-3331] design z1top has unconnected port BUTTONS[0]
WARNING: [Synth 8-3331] design z1top has unconnected port SWITCHES[1]
WARNING: [Synth 8-3331] design z1top has unconnected port SWITCHES[0]
WARNING: [Synth 8-3332] Sequential element (CPU/memory_controller/we_inst_reg_reg[3]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/memory_controller/we_inst_reg_reg[2]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/memory_controller/we_inst_reg_reg[1]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/memory_controller/we_inst_reg_reg[0]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_inst_reg_reg[31]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_inst_reg_reg[29]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_inst_reg_reg[28]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_inst_reg_reg[27]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_inst_reg_reg[26]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_inst_reg_reg[25]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_inst_reg_reg[11]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_inst_reg_reg[10]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_inst_reg_reg[9]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_inst_reg_reg[8]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_inst_reg_reg[7]) is unused and will be removed from module z1top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:17 . Memory (MB): peak = 1772.910 ; gain = 489.441 ; free physical = 9519 ; free virtual = 17516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object              | Inference      | Size (Depth x Width) | Primitives    | 
+------------+-------------------------+----------------+----------------------+---------------+
|z1top       | CPU/reggie/register_reg | User Attribute | 32 x 32              | RAM32M x 12   | 
+------------+-------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:31 . Memory (MB): peak = 1774.906 ; gain = 491.438 ; free physical = 9391 ; free virtual = 17389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:32 . Memory (MB): peak = 1774.906 ; gain = 491.438 ; free physical = 9391 ; free virtual = 17389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object              | Inference      | Size (Depth x Width) | Primitives    | 
+------------+-------------------------+----------------+----------------------+---------------+
|z1top       | CPU/reggie/register_reg | User Attribute | 32 x 32              | RAM32M x 12   | 
+------------+-------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[11]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[10]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[9]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[8]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[7]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[6]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[5]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[4]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[3]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[2]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[1]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_u_reg_reg[0]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[11]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[10]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[9]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[8]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[7]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[6]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[5]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[4]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[3]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[2]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[1]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/mwb_u_reg_reg[0]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_b_reg_reg[0]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_j_reg_reg[31]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_j_reg_reg[30]) is unused and will be removed from module z1top.
WARNING: [Synth 8-3332] Sequential element (CPU/ex_j_reg_reg[0]) is unused and will be removed from module z1top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:32 . Memory (MB): peak = 1806.949 ; gain = 523.480 ; free physical = 9386 ; free virtual = 17383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \CPU/BIOS  has unconnected pin addrb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 1806.953 ; gain = 523.484 ; free physical = 9386 ; free virtual = 17383
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[1] with 1st driver pin 'i_1_1050/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[1] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[1]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[0] with 1st driver pin 'i_1_1049/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[0] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[0]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[3] with 1st driver pin 'i_1_1052/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[3] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[3]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[2] with 1st driver pin 'i_1_1051/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[2] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[2]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[5] with 1st driver pin 'i_1_1054/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[5] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[5]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[4] with 1st driver pin 'i_1_1053/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[4] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[4]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[7] with 1st driver pin 'i_1_1056/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[7] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[7]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[6] with 1st driver pin 'i_1_1055/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[6] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[6]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[9] with 1st driver pin 'i_1_1058/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[9] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[9]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[8] with 1st driver pin 'i_1_1057/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[8] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[8]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[11] with 1st driver pin 'i_1_1060/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[11] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[11]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[10] with 1st driver pin 'i_1_1059/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[10] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[10]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[13] with 1st driver pin 'i_1_1062/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[13] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[13]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[12] with 1st driver pin 'i_1_1061/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[12] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[12]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[15] with 1st driver pin 'i_1_1064/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[15] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[15]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[14] with 1st driver pin 'i_1_1063/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[14] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[14]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[17] with 1st driver pin 'i_1_1066/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[17] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[17]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[16] with 1st driver pin 'i_1_1065/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[16] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[16]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[19] with 1st driver pin 'i_1_1068/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[19] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[19]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[18] with 1st driver pin 'i_1_1067/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[18] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[18]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[21] with 1st driver pin 'i_1_1070/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[21] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[21]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[20] with 1st driver pin 'i_1_1069/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[20] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[20]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[23] with 1st driver pin 'i_1_1072/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[23] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[23]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[22] with 1st driver pin 'i_1_1071/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[22] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[22]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[25] with 1st driver pin 'i_1_1074/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[25] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[25]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[24] with 1st driver pin 'i_1_1073/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[24] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[24]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[27] with 1st driver pin 'i_1_1076/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[27] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[27]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[26] with 1st driver pin 'i_1_1075/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[26] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[26]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[29] with 1st driver pin 'i_1_1078/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[29] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[29]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[28] with 1st driver pin 'i_1_1077/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[28] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[28]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[31] with 1st driver pin 'i_1_1048/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[31] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[31]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[30] with 1st driver pin 'i_1_1079/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/mwb_regfile_input_data[30] with 2nd driver pin 'CPU/mwb_regfile_input_data_reg[30]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:156]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[31] with 1st driver pin 'i_1_1032/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[31] with 2nd driver pin 'CPU/ex_rs2_reg_reg[31]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[30] with 1st driver pin 'i_1_1033/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[30] with 2nd driver pin 'CPU/ex_rs2_reg_reg[30]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[29] with 1st driver pin 'i_1_1034/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[29] with 2nd driver pin 'CPU/ex_rs2_reg_reg[29]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[28] with 1st driver pin 'i_1_1035/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[28] with 2nd driver pin 'CPU/ex_rs2_reg_reg[28]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[27] with 1st driver pin 'i_1_1036/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[27] with 2nd driver pin 'CPU/ex_rs2_reg_reg[27]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[26] with 1st driver pin 'i_1_1037/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[26] with 2nd driver pin 'CPU/ex_rs2_reg_reg[26]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[25] with 1st driver pin 'i_1_1038/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[25] with 2nd driver pin 'CPU/ex_rs2_reg_reg[25]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[24] with 1st driver pin 'i_1_1039/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[24] with 2nd driver pin 'CPU/ex_rs2_reg_reg[24]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[23] with 1st driver pin 'i_1_1040/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[23] with 2nd driver pin 'CPU/ex_rs2_reg_reg[23]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[22] with 1st driver pin 'i_1_1041/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[22] with 2nd driver pin 'CPU/ex_rs2_reg_reg[22]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[21] with 1st driver pin 'i_1_1042/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[21] with 2nd driver pin 'CPU/ex_rs2_reg_reg[21]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[20] with 1st driver pin 'i_1_1043/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[20] with 2nd driver pin 'CPU/ex_rs2_reg_reg[20]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[19] with 1st driver pin 'i_1_1044/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[19] with 2nd driver pin 'CPU/ex_rs2_reg_reg[19]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[18] with 1st driver pin 'i_1_1045/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[18] with 2nd driver pin 'CPU/ex_rs2_reg_reg[18]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[17] with 1st driver pin 'i_1_1046/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[17] with 2nd driver pin 'CPU/ex_rs2_reg_reg[17]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[16] with 1st driver pin 'i_1_1047/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[16] with 2nd driver pin 'CPU/ex_rs2_reg_reg[16]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[15] with 1st driver pin 'i_1_1137/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[15] with 2nd driver pin 'CPU/ex_rs2_reg_reg[15]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[14] with 1st driver pin 'i_1_1136/O' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/src/z1top.v:1]
CRITICAL WARNING: [Synth 8-3352] multi-driven net CPU/ex_rs2_reg[14] with 2nd driver pin 'CPU/ex_rs2_reg_reg[14]/Q' [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:119]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|      160|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 1806.953 ; gain = 523.484 ; free physical = 9386 ; free virtual = 17383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 1806.953 ; gain = 523.484 ; free physical = 9385 ; free virtual = 17382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 1806.953 ; gain = 523.484 ; free physical = 9385 ; free virtual = 17382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 1806.953 ; gain = 523.484 ; free physical = 9385 ; free virtual = 17382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 1806.953 ; gain = 523.484 ; free physical = 9385 ; free virtual = 17382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bios_mem      |         1|
|2     |dmem_blk_ram  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |bios_mem     |     1|
|2     |dmem_blk_ram |     1|
|3     |BUFG         |     3|
|4     |CARRY4       |    62|
|5     |LUT1         |     4|
|6     |LUT2         |    39|
|7     |LUT3         |   116|
|8     |LUT4         |   313|
|9     |LUT5         |   165|
|10    |LUT6         |   493|
|11    |MUXF7        |    32|
|12    |PLLE2_ADV    |     1|
|13    |RAM32M       |    12|
|14    |FDRE         |   532|
|15    |FDSE         |     1|
|16    |LD           |    36|
|17    |IBUFG        |     1|
|18    |OBUF         |     9|
|19    |OBUFT        |     3|
+------+-------------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  1918|
|2     |  CPU                 |Riscv151       |  1849|
|3     |    alu               |ALU            |    39|
|4     |    branch_controller |branch_control |   262|
|5     |    memory_controller |mem_control    |   359|
|6     |    reggie            |reg_file       |   141|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 1806.953 ; gain = 523.484 ; free physical = 9385 ; free virtual = 17382
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 332 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1806.953 ; gain = 161.637 ; free physical = 9442 ; free virtual = 17439
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:33 . Memory (MB): peak = 1806.957 ; gain = 523.484 ; free physical = 9450 ; free virtual = 17447
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  IBUFG => IBUF: 1 instances
  LD => LDCE: 36 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 203 Warnings, 130 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:36 . Memory (MB): peak = 1816.957 ; gain = 558.312 ; free physical = 9458 ; free virtual = 17455
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.runs/synth_1/z1top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file z1top_utilization_synth.rpt -pb z1top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1847.031 ; gain = 0.000 ; free physical = 9457 ; free virtual = 17455
INFO: [Common 17-206] Exiting Vivado at Sat Apr  7 15:07:57 2018...
