// Seed: 1724804283
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    output id_4
);
  assign id_4 = (id_3);
  logic id_5;
  logic id_6;
  assign id_0 = id_6 * id_5;
  assign id_6 = 1 || -id_5 != id_5;
endmodule
