verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_ps_0_0/drivers/caravel_ps_v0_0/src" --include "../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_output_pin_0_0/drivers/output_pin_v0_0/src" --include "../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/5765/hdl" --include "../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_read_romcode_0_0/drivers/read_romcode_v0_0/src" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_caravel_0_0/sim/design_1_caravel_0_0.v" \
"../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/13ea/hdl/verilog/caravel_ps_control_s_axi.v" \
"../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/13ea/hdl/verilog/caravel_ps.v" \
"../../../bd/design_1/ip/design_1_caravel_ps_0_0/sim/design_1_caravel_ps_0_0.v" \
"../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/9bff/hdl/verilog/output_pin_control_s_axi.v" \
"../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/9bff/hdl/verilog/output_pin.v" \
"../../../bd/design_1/ip/design_1_output_pin_0_0/sim/design_1_output_pin_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/aab2/hdl/verilog/read_romcode_BUS0_m_axi.v" \
"../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/aab2/hdl/verilog/read_romcode_control_s_axi.v" \
"../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/aab2/hdl/verilog/read_romcode_flow_control_loop_pipe_sequential_init.v" \
"../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/aab2/hdl/verilog/read_romcode_read_romcode_Pipeline_VITIS_LOOP_31_1.v" \
"../../../../vvd_caravel_fpga.gen/sources_1/bd/design_1/ipshared/aab2/hdl/verilog/read_romcode.v" \
"../../../bd/design_1/ip/design_1_read_romcode_0_0/sim/design_1_read_romcode_0_0.v" \
"../../../bd/design_1/ip/design_1_spiflash_0_0/sim/design_1_spiflash_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_1_0/sim/design_1_xlconcat_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
