// Seed: 335034454
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  and primCall (id_4, id_2, id_5, id_1);
  module_2 modCall_1 (id_4);
endmodule
module module_1 (
    input logic id_0
);
  always begin : LABEL_0
    id_2 <= id_0;
  end
  assign id_3[-1] = id_0;
  wand id_4, id_5, id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4,
      id_6,
      id_4
  );
  assign id_4 = 1'd0;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  id_2(
      id_3, 1, id_3, id_1 >> id_3, id_3 + id_3, id_4, id_4, id_4, id_4, -1, -1'b0
  );
  wire id_5, id_6;
  wire id_7;
endmodule
