// Seed: 984234639
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_6 = 0;
  output wire id_2;
  inout wire id_1;
  parameter id_4 = -1;
  uwire id_5;
  assign id_5 = -1'd0;
  id_6 :
  assert property (@(posedge id_3 - 1) -1'b0)
  else $clog2(98);
  ;
  wire  id_7;
  logic id_8;
  wire  id_9;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    output tri1 id_6,
    output tri0 id_7,
    output supply0 id_8,
    input uwire id_9,
    input wire id_10,
    input wor id_11,
    input supply1 id_12,
    input wor id_13,
    output tri1 id_14,
    input wand id_15,
    output tri1 id_16,
    input supply0 id_17,
    input wand id_18,
    input tri0 id_19
    , id_23,
    input tri id_20,
    input wire id_21
);
  localparam id_24 = 1;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_23
  );
endmodule
