{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587756920375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587756920388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 25 03:35:19 2020 " "Processing started: Sat Apr 25 03:35:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587756920388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1587756920388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta my8051 -c my8051 " "Command: quartus_sta my8051 -c my8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1587756920388 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1587756920664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1587756921243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1587756921243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756921320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756921320 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1587756921686 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my8051.sdc " "Synopsys Design Constraints File file not found: 'my8051.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1587756921734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756921735 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1587756921743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1587756921743 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587756921743 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "core\|xdata_rd_en~1\|combout " "Node \"core\|xdata_rd_en~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587756921749 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_same~3\|dataa " "Node \"core\|xdata_same~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587756921749 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_same~3\|combout " "Node \"core\|xdata_same~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587756921749 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_rd_en~1\|dataa " "Node \"core\|xdata_rd_en~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587756921749 ""}  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 29 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 124 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1587756921749 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|Equal107~2  from: datac  to: combout " "Cell: core\|Equal107~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756921751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|Equal107~3  from: datac  to: combout " "Cell: core\|Equal107~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756921751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|Equal107~4  from: datab  to: combout " "Cell: core\|Equal107~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756921751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~0  from: datac  to: combout " "Cell: core\|data_same~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756921751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~0  from: datad  to: combout " "Cell: core\|data_same~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756921751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~1  from: datab  to: combout " "Cell: core\|data_same~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756921751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~2  from: datac  to: combout " "Cell: core\|data_same~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756921751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~3  from: datac  to: combout " "Cell: core\|data_same~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756921751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|xdata_same~2  from: datab  to: combout " "Cell: core\|xdata_same~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756921751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout " "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756921751 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p1_out_en~1  from: datac  to: combout " "Cell: ram\|sfr\|p1_out_en~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756921751 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587756921751 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1587756921754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587756921755 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1587756921757 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1587756921768 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587756922187 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587756922187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.837 " "Worst-case setup slack is -17.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.837            -429.676 rst  " "  -17.837            -429.676 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.720           -2157.035 clk  " "  -17.720           -2157.035 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756922191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.049 " "Worst-case hold slack is -5.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.049             -61.491 rst  " "   -5.049             -61.491 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 clk  " "    0.085               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756922227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.365 " "Worst-case recovery slack is -1.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.365            -112.328 clk  " "   -1.365            -112.328 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756922232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.560 " "Worst-case removal slack is 0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 clk  " "    0.560               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756922241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -413.862 rst  " "   -3.000            -413.862 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -190.176 clk  " "   -3.000            -190.176 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756922244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756922244 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587756922604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1587756922631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1587756923201 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|Equal107~2  from: datac  to: combout " "Cell: core\|Equal107~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756923352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|Equal107~3  from: datac  to: combout " "Cell: core\|Equal107~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756923352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|Equal107~4  from: datab  to: combout " "Cell: core\|Equal107~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756923352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~0  from: datac  to: combout " "Cell: core\|data_same~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756923352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~0  from: datad  to: combout " "Cell: core\|data_same~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756923352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~1  from: datab  to: combout " "Cell: core\|data_same~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756923352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~2  from: datac  to: combout " "Cell: core\|data_same~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756923352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~3  from: datac  to: combout " "Cell: core\|data_same~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756923352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|xdata_same~2  from: datab  to: combout " "Cell: core\|xdata_same~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756923352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout " "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756923352 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p1_out_en~1  from: datac  to: combout " "Cell: ram\|sfr\|p1_out_en~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756923352 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587756923352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587756923353 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587756923475 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587756923475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.991 " "Worst-case setup slack is -15.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.991           -1940.127 clk  " "  -15.991           -1940.127 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.981            -386.858 rst  " "  -15.981            -386.858 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756923481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.571 " "Worst-case hold slack is -4.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.571             -55.463 rst  " "   -4.571             -55.463 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 clk  " "    0.061               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756923530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.145 " "Worst-case recovery slack is -1.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.145             -91.833 clk  " "   -1.145             -91.833 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756923542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.523 " "Worst-case removal slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 clk  " "    0.523               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756923550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -352.550 rst  " "   -3.000            -352.550 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -190.176 clk  " "   -3.000            -190.176 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756923556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756923556 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587756924029 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|Equal107~2  from: datac  to: combout " "Cell: core\|Equal107~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756924177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|Equal107~3  from: datac  to: combout " "Cell: core\|Equal107~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756924177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|Equal107~4  from: datab  to: combout " "Cell: core\|Equal107~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756924177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~0  from: datac  to: combout " "Cell: core\|data_same~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756924177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~0  from: datad  to: combout " "Cell: core\|data_same~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756924177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~1  from: datab  to: combout " "Cell: core\|data_same~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756924177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~2  from: datac  to: combout " "Cell: core\|data_same~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756924177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~3  from: datac  to: combout " "Cell: core\|data_same~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756924177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|xdata_same~2  from: datab  to: combout " "Cell: core\|xdata_same~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756924177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout " "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756924177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p1_out_en~1  from: datac  to: combout " "Cell: ram\|sfr\|p1_out_en~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587756924177 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587756924177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587756924178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587756924219 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587756924219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.634 " "Worst-case setup slack is -10.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.634            -247.730 rst  " "  -10.634            -247.730 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.142           -1222.678 clk  " "  -10.142           -1222.678 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756924228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.781 " "Worst-case hold slack is -2.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.781             -32.482 rst  " "   -2.781             -32.482 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.032 clk  " "   -0.032              -0.032 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756924272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.934 " "Worst-case recovery slack is -0.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934             -75.674 clk  " "   -0.934             -75.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756924280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.188 " "Worst-case removal slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 clk  " "    0.188               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756924288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -188.139 rst  " "   -3.000            -188.139 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -167.682 clk  " "   -3.000            -167.682 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587756924294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587756924294 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587756925163 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587756925163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587756925335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 25 03:35:25 2020 " "Processing ended: Sat Apr 25 03:35:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587756925335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587756925335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587756925335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587756925335 ""}
