<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>conv</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>1.25</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>17.020</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>259845</Best-caseLatency>
            <Average-caseLatency>259845</Average-caseLatency>
            <Worst-caseLatency>259845</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.197 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>5.197 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.197 ms</Worst-caseRealTimeLatency>
            <Interval-min>259846</Interval-min>
            <Interval-max>259846</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <SaveFilterLOOP>
                <TripCount>135</TripCount>
                <Latency>135</Latency>
                <AbsoluteTimeLatency>2700</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </SaveFilterLOOP>
            <SaveMapLOOP>
                <TripCount>45</TripCount>
                <Latency>45</Latency>
                <AbsoluteTimeLatency>900</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
            </SaveMapLOOP>
            <OutYLOOP>
                <TripCount>5</TripCount>
                <Latency>259660</Latency>
                <AbsoluteTimeLatency>5193200</AbsoluteTimeLatency>
                <IterationLatency>51932</IterationLatency>
                <OutXLOOP>
                    <TripCount>5</TripCount>
                    <Latency>51930</Latency>
                    <AbsoluteTimeLatency>1038600</AbsoluteTimeLatency>
                    <IterationLatency>10386</IterationLatency>
                    <FilterLOOP>
                        <TripCount>2</TripCount>
                        <Latency>10384</Latency>
                        <AbsoluteTimeLatency>207680</AbsoluteTimeLatency>
                        <IterationLatency>5192</IterationLatency>
                        <KernelYLOOP>
                            <TripCount>3</TripCount>
                            <Latency>5190</Latency>
                            <AbsoluteTimeLatency>103800</AbsoluteTimeLatency>
                            <IterationLatency>1730</IterationLatency>
                            <KernelXLOOP>
                                <TripCount>3</TripCount>
                                <Latency>1728</Latency>
                                <AbsoluteTimeLatency>34560</AbsoluteTimeLatency>
                                <IterationLatency>576</IterationLatency>
                                <ChannelLOOP>
                                    <TripCount>2</TripCount>
                                    <Latency>573</Latency>
                                    <AbsoluteTimeLatency>11460</AbsoluteTimeLatency>
                                    <PipelineII>193</PipelineII>
                                    <PipelineDepth>194</PipelineDepth>
                                </ChannelLOOP>
                            </KernelXLOOP>
                        </KernelYLOOP>
                    </FilterLOOP>
                </OutXLOOP>
            </OutYLOOP>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1</BRAM_18K>
            <DSP>32</DSP>
            <FF>27528</FF>
            <LUT>42249</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TDATA</name>
            <Object>strm_in_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TVALID</name>
            <Object>strm_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TREADY</name>
            <Object>strm_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TLAST</name>
            <Object>strm_in_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TKEEP</name>
            <Object>strm_in_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_in_TSTRB</name>
            <Object>strm_in_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_out_TDATA</name>
            <Object>strm_out_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_out_TVALID</name>
            <Object>strm_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_out_TREADY</name>
            <Object>strm_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_out_TLAST</name>
            <Object>strm_out_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_out_TKEEP</name>
            <Object>strm_out_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>strm_out_TSTRB</name>
            <Object>strm_out_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>filterN</name>
            <Object>filterN</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernelN</name>
            <Object>kernelN</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kernelSize</name>
            <Object>kernelSize</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mapSizeX</name>
            <Object>mapSizeX</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mapSizeY</name>
            <Object>mapSizeY</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>relu</name>
            <Object>relu</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>conv</ModuleName>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>1.25</ClockUncertainty>
                    <EstimatedClockPeriod>17.020</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>259845</Best-caseLatency>
                    <Average-caseLatency>259845</Average-caseLatency>
                    <Worst-caseLatency>259845</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.197 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.197 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.197 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>259846</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SaveFilterLOOP>
                        <Name>SaveFilterLOOP</Name>
                        <TripCount>135</TripCount>
                        <Latency>135</Latency>
                        <AbsoluteTimeLatency>2.700 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </SaveFilterLOOP>
                    <SaveMapLOOP>
                        <Name>SaveMapLOOP</Name>
                        <TripCount>45</TripCount>
                        <Latency>45</Latency>
                        <AbsoluteTimeLatency>0.900 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                    </SaveMapLOOP>
                    <OutYLOOP>
                        <Name>OutYLOOP</Name>
                        <TripCount>5</TripCount>
                        <Latency>259660</Latency>
                        <AbsoluteTimeLatency>5.193 ms</AbsoluteTimeLatency>
                        <IterationLatency>51932</IterationLatency>
                        <PipelineDepth>51932</PipelineDepth>
                        <OutXLOOP>
                            <Name>OutXLOOP</Name>
                            <TripCount>5</TripCount>
                            <Latency>51930</Latency>
                            <AbsoluteTimeLatency>1.039 ms</AbsoluteTimeLatency>
                            <IterationLatency>10386</IterationLatency>
                            <PipelineDepth>10386</PipelineDepth>
                            <FilterLOOP>
                                <Name>FilterLOOP</Name>
                                <TripCount>2</TripCount>
                                <Latency>10384</Latency>
                                <AbsoluteTimeLatency>0.208 ms</AbsoluteTimeLatency>
                                <IterationLatency>5192</IterationLatency>
                                <PipelineDepth>5192</PipelineDepth>
                                <KernelYLOOP>
                                    <Name>KernelYLOOP</Name>
                                    <TripCount>3</TripCount>
                                    <Latency>5190</Latency>
                                    <AbsoluteTimeLatency>0.104 ms</AbsoluteTimeLatency>
                                    <IterationLatency>1730</IterationLatency>
                                    <PipelineDepth>1730</PipelineDepth>
                                    <KernelXLOOP>
                                        <Name>KernelXLOOP</Name>
                                        <TripCount>3</TripCount>
                                        <Latency>1728</Latency>
                                        <AbsoluteTimeLatency>34.560 us</AbsoluteTimeLatency>
                                        <IterationLatency>576</IterationLatency>
                                        <PipelineDepth>576</PipelineDepth>
                                        <ChannelLOOP>
                                            <Name>ChannelLOOP</Name>
                                            <TripCount>2</TripCount>
                                            <Latency>573</Latency>
                                            <AbsoluteTimeLatency>11.460 us</AbsoluteTimeLatency>
                                            <PipelineII>193</PipelineII>
                                            <PipelineDepth>194</PipelineDepth>
                                        </ChannelLOOP>
                                    </KernelXLOOP>
                                </KernelYLOOP>
                            </FilterLOOP>
                        </OutXLOOP>
                    </OutYLOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>14</UTIL_DSP>
                    <FF>27528</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>42249</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>79</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>conv</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>conv</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_in_TDATA</name>
                    <Object>strm_in_V_data_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_in_TVALID</name>
                    <Object>strm_in_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_in_TREADY</name>
                    <Object>strm_in_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_in_TLAST</name>
                    <Object>strm_in_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_in_TKEEP</name>
                    <Object>strm_in_V_keep_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_in_TSTRB</name>
                    <Object>strm_in_V_strb_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_out_TDATA</name>
                    <Object>strm_out_V_data_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_out_TVALID</name>
                    <Object>strm_out_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_out_TREADY</name>
                    <Object>strm_out_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_out_TLAST</name>
                    <Object>strm_out_V_last_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_out_TKEEP</name>
                    <Object>strm_out_V_keep_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>strm_out_TSTRB</name>
                    <Object>strm_out_V_strb_V</Object>
                    <Type>pointer</Type>
                    <Scope/>
                    <IOProtocol>axis</IOProtocol>
                    <IOConfig>register, both mode</IOConfig>
                    <Dir>out</Dir>
                    <Bits>4</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>filterN</name>
                    <Object>filterN</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>kernelN</name>
                    <Object>kernelN</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>kernelSize</name>
                    <Object>kernelSize</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>mapSizeX</name>
                    <Object>mapSizeX</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>mapSizeY</name>
                    <Object>mapSizeY</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>data</Attribute>
                    <CType>int</CType>
                </RtlPorts>
                <RtlPorts>
                    <name>relu</name>
                    <Object>relu</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                    <CType>bool</CType>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="strm_in" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="strm_in" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="strm_out" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="strm_out" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="filterN" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="filterN" name="filterN" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernelN" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="kernelN" name="kernelN" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kernelSize" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="kernelSize" name="kernelSize" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mapSizeX" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="mapSizeX" name="mapSizeX" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mapSizeY" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="mapSizeY" name="mapSizeY" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="relu" index="7" direction="in" srcType="bool" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="relu" name="relu" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">strm_in:strm_out</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="filterN" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="filterN">DATA</portMap>
            </portMaps>
            <ports>
                <port>filterN</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="filterN"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernelN" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="kernelN">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernelN</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="kernelN"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kernelSize" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="kernelSize">DATA</portMap>
            </portMaps>
            <ports>
                <port>kernelSize</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="kernelSize"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mapSizeX" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="mapSizeX">DATA</portMap>
            </portMaps>
            <ports>
                <port>mapSizeX</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mapSizeX"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mapSizeY" type="data" busTypeName="data" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="mapSizeY">DATA</portMap>
            </portMaps>
            <ports>
                <port>mapSizeY</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mapSizeY"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="relu" type="data" busTypeName="data" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="relu">DATA</portMap>
            </portMaps>
            <ports>
                <port>relu</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="relu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="strm_in" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="strm_in_">
            <ports>
                <port>strm_in_TDATA</port>
                <port>strm_in_TKEEP</port>
                <port>strm_in_TLAST</port>
                <port>strm_in_TREADY</port>
                <port>strm_in_TSTRB</port>
                <port>strm_in_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="strm_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="strm_out" type="axi4stream" busTypeName="axis" mode="master" dataWidth="32" portPrefix="strm_out_">
            <ports>
                <port>strm_out_TDATA</port>
                <port>strm_out_TKEEP</port>
                <port>strm_out_TLAST</port>
                <port>strm_out_TREADY</port>
                <port>strm_out_TSTRB</port>
                <port>strm_out_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="strm_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="8">Interface, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="strm_in">both, 32, 4, 1, 1, 4, 1</column>
                    <column name="strm_out">both, 32, 4, 1, 1, 4, 1</column>
                </table>
            </item>
            <item name="REGISTER">
                <table>
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="filterN">ap_none, 32</column>
                    <column name="kernelN">ap_none, 32</column>
                    <column name="kernelSize">ap_none, 32</column>
                    <column name="mapSizeX">ap_none, 32</column>
                    <column name="mapSizeY">ap_none, 32</column>
                    <column name="relu">ap_none, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="strm_in">in, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="strm_out">out, stream&lt;hls::axis&lt;ap_int&lt;32&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="filterN">in, int</column>
                    <column name="kernelN">in, int</column>
                    <column name="kernelSize">in, int</column>
                    <column name="mapSizeX">in, int</column>
                    <column name="mapSizeY">in, int</column>
                    <column name="relu">in, bool</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Name, HW Type</keys>
                    <column name="strm_in">strm_in, interface</column>
                    <column name="strm_out">strm_out, interface</column>
                    <column name="filterN">filterN, port</column>
                    <column name="kernelN">kernelN, port</column>
                    <column name="kernelSize">kernelSize, port</column>
                    <column name="mapSizeX">mapSizeX, port</column>
                    <column name="mapSizeY">mapSizeY, port</column>
                    <column name="relu">relu, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Missed">
                <table>
                    <keys size="4">Variable, Problem, Resolution, Location</keys>
                    <column name="">Cannot analyze the loop bounds of 'ChannelLOOP', 214-252, ../Sources/conv/conv.cpp:118:14</column>
                    <column name="">Cannot analyze the loop bounds of 'KernelXLOOP', 214-252, ../Sources/conv/conv.cpp:116:15</column>
                    <column name="">Cannot analyze the loop bounds of 'KernelYLOOP', 214-252, ../Sources/conv/conv.cpp:114:14</column>
                    <column name="">Cannot analyze the loop bounds of 'FilterLOOP', 214-252, ../Sources/conv/conv.cpp:112:13</column>
                    <column name="">Cannot analyze the loop bounds of 'OutXLOOP', 214-252, ../Sources/conv/conv.cpp:110:11</column>
                    <column name="">Cannot analyze the loop bounds of 'OutYLOOP', 214-252, ../Sources/conv/conv.cpp:108:11</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

