
Release 14.2 - Simulation Model Generator Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/Atlys_BSB_Support_v_3_6/Atlys_AXI_BSB_Support/lib/ -pe microblaze_0
bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -X
C:/Users/C15Kevin.Cooper/Desktop/Documents/ECE383/final_project_2/ -m behavioral
system.mhs 

MHS file              : \...\Documents\ECE383\final_project_2\system.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc6slx45csg324-3 [ spartan6 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od):
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\

Library Path (-lp): C:\Xilinx\Atlys_BSB_Support_v_3_6\Atlys_AXI_BSB_Support\lib\


Simulation Model Generator started ...

Reading MHS file ...
lp : C:\Xilinx\Atlys_BSB_Support_v_3_6\Atlys_AXI_BSB_Support\lib\

Reading MPD definitions ...
