#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Mar 10 11:37:28 2017
# Process ID: 2968
# Current directory: D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.runs/synth_1
# Command line: vivado.exe -log P25.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source P25.tcl
# Log file: D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.runs/synth_1/P25.vds
# Journal file: D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source P25.tcl -notrace
Command: synth_design -top P25 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 282.363 ; gain = 72.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'P25' [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/sources_1/new/P25.vhd:25]
WARNING: [Synth 8-614] signal 'btnL' is read in the process but is not in the sensitivity list [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/sources_1/new/P25.vhd:58]
WARNING: [Synth 8-614] signal 'btnC' is read in the process but is not in the sensitivity list [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/sources_1/new/P25.vhd:58]
WARNING: [Synth 8-614] signal 'btnR' is read in the process but is not in the sensitivity list [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/sources_1/new/P25.vhd:58]
WARNING: [Synth 8-614] signal 'internal_clock' is read in the process but is not in the sensitivity list [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/sources_1/new/P25.vhd:58]
INFO: [Synth 8-226] default block is never used [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/sources_1/new/P25.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'P25' (1#1) [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/sources_1/new/P25.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 319.789 ; gain = 110.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 319.789 ; gain = 110.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/constrs_1/imports/cenas/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/constrs_1/imports/cenas/Nexys4_Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/constrs_1/imports/cenas/Nexys4_Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/constrs_1/imports/cenas/Nexys4_Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/constrs_1/imports/cenas/Nexys4_Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/constrs_1/imports/cenas/Nexys4_Master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/constrs_1/imports/cenas/Nexys4_Master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/constrs_1/imports/cenas/Nexys4_Master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/constrs_1/imports/cenas/Nexys4_Master.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/constrs_1/imports/cenas/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.srcs/constrs_1/imports/cenas/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/P25_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/P25_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 629.152 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "segments" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module P25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "an1_in0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "segments" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'result_reg[0]' (FD) to 'led_reg[0]'
INFO: [Synth 8-3886] merging instance 'result_reg[1]' (FD) to 'led_reg[1]'
INFO: [Synth 8-3886] merging instance 'result_reg[2]' (FD) to 'led_reg[2]'
INFO: [Synth 8-3886] merging instance 'result_reg[3]' (FD) to 'led_reg[3]'
INFO: [Synth 8-3886] merging instance 'result_reg[4]' (FD) to 'led_reg[4]'
INFO: [Synth 8-3886] merging instance 'result_reg[5]' (FD) to 'led_reg[5]'
INFO: [Synth 8-3886] merging instance 'result_reg[6]' (FD) to 'led_reg[6]'
INFO: [Synth 8-3886] merging instance 'result_reg[7]' (FD) to 'led_reg[7]'
INFO: [Synth 8-3886] merging instance 'result_reg[8]' (FD) to 'led_reg[8]'
INFO: [Synth 8-3886] merging instance 'result_reg[9]' (FD) to 'led_reg[9]'
INFO: [Synth 8-3886] merging instance 'result_reg[10]' (FD) to 'led_reg[10]'
INFO: [Synth 8-3886] merging instance 'result_reg[11]' (FD) to 'led_reg[11]'
INFO: [Synth 8-3886] merging instance 'result_reg[12]' (FD) to 'led_reg[12]'
INFO: [Synth 8-3886] merging instance 'result_reg[13]' (FD) to 'led_reg[13]'
INFO: [Synth 8-3886] merging instance 'result_reg[14]' (FD) to 'led_reg[14]'
INFO: [Synth 8-3886] merging instance 'result_reg[15]' (FD) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'an_reg[4]' (FD) to 'an_reg[7]'
INFO: [Synth 8-3886] merging instance 'an_reg[5]' (FD) to 'an_reg[7]'
INFO: [Synth 8-3886] merging instance 'an_reg[6]' (FD) to 'an_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\an_reg[7] )
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[18]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[19]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[20]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[21]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[22]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[23]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[24]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[25]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[26]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[31]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[30]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[29]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[28]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[27]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[26]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[25]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[24]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[23]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[22]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[21]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[20]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[19]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[18]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[17]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (result_reg[16]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (an_reg[7]) is unused and will be removed from module P25.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[18]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[19]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[20]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[21]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[22]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[23]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[24]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[25]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (internal_clock_reg[26]) is unused and will be removed from module P25.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (led_reg[8]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (led_reg[9]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (led_reg[10]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (led_reg[11]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (led_reg[12]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (led_reg[13]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (led_reg[14]) is unused and will be removed from module P25.
WARNING: [Synth 8-3332] Sequential element (led_reg[15]) is unused and will be removed from module P25.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    26|
|3     |LUT1   |    20|
|4     |LUT2   |    14|
|5     |LUT3   |    50|
|6     |LUT4   |    21|
|7     |LUT5   |     6|
|8     |LUT6   |    19|
|9     |FDRE   |    28|
|10    |FDSE   |     4|
|11    |IBUF   |    20|
|12    |OBUF   |    31|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   240|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 629.152 ; gain = 419.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 629.152 ; gain = 110.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 629.152 ; gain = 419.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 51 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 629.152 ; gain = 419.430
INFO: [Common 17-1381] The checkpoint 'D:/Nuno Silva/Documents/UA/ano4/2sem/CR/cr/P2/P2.runs/synth_1/P25.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 629.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 11:38:04 2017...
