strict digraph "" {
	node [label="\N"];
	"1282:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ffc650>",
		fillcolor=springgreen,
		label="1282:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1303:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ffc690>",
		fillcolor=springgreen,
		label="1303:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1282:IF" -> "1303:IF"	 [cond="['FRAME_START']",
		label="!(FRAME_START)",
		lineno=1282];
	"1282:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffcb10>",
		fillcolor=turquoise,
		label="1282:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1282:IF" -> "1282:BL"	 [cond="['FRAME_START']",
		label=FRAME_START,
		lineno=1282];
	"1295:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffc5d0>",
		fillcolor=turquoise,
		label="1295:BL
TX_DATA_VALID_REG <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffc450>]",
		style=filled,
		typ=Block];
	"Leaf_1277:AL"	 [def_var="['TX_DATA_VALID_REG']",
		label="Leaf_1277:AL"];
	"1295:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1279:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ffc610>",
		fillcolor=springgreen,
		label="1279:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1279:IF" -> "1282:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1279];
	"1279:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1311b910>",
		fillcolor=turquoise,
		label="1279:BL
TX_DATA_VALID_REG <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1311b950>]",
		style=filled,
		typ=Block];
	"1279:IF" -> "1279:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1279];
	"1287:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1311b210>",
		fillcolor=turquoise,
		label="1287:BL
TX_DATA_VALID_REG <= 8'b00001111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1311b250>]",
		style=filled,
		typ=Block];
	"1287:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1306:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffc6d0>",
		fillcolor=turquoise,
		label="1306:BL
TX_DATA_VALID_REG <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffc710>]",
		style=filled,
		typ=Block];
	"1306:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1286:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffce90>",
		fillcolor=turquoise,
		label="1286:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1287:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ffced0>",
		fillcolor=springgreen,
		label="1287:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1286:BL" -> "1287:IF"	 [cond="[]",
		lineno=None];
	"1294:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffcbd0>",
		fillcolor=turquoise,
		label="1294:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1295:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ffcc10>",
		fillcolor=springgreen,
		label="1295:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1294:BL" -> "1295:IF"	 [cond="[]",
		lineno=None];
	"1283:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1311b590>",
		fillcolor=turquoise,
		label="1283:BL
TX_DATA_VALID_REG <= 8'b11111111;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e1311b5d0>]",
		style=filled,
		typ=Block];
	"1283:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1278:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e1311bb50>",
		fillcolor=turquoise,
		label="1278:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1278:BL" -> "1279:IF"	 [cond="[]",
		lineno=None];
	"1290:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffcf10>",
		fillcolor=turquoise,
		label="1290:BL
TX_DATA_VALID_REG <= 8'b00001111 | TX_DATA_VALID;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffcf50>]",
		style=filled,
		typ=Block];
	"1290:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1286:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ffcb90>",
		fillcolor=springgreen,
		label="1286:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1286:IF" -> "1286:BL"	 [cond="['BYTE_COUNTER']",
		label="(BYTE_COUNTER == 48)",
		lineno=1286];
	"1286:IF" -> "1294:BL"	 [cond="['BYTE_COUNTER']",
		label="!((BYTE_COUNTER == 48))",
		lineno=1286];
	"1303:IF" -> "1306:BL"	 [cond="['transmit_pause_frame_del']",
		label="!(transmit_pause_frame_del)",
		lineno=1303];
	"1303:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffc890>",
		fillcolor=turquoise,
		label="1303:BL
TX_DATA_VALID_REG <= shift_pause_valid_del;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffc8d0>]",
		style=filled,
		typ=Block];
	"1303:IF" -> "1303:BL"	 [cond="['transmit_pause_frame_del']",
		label=transmit_pause_frame_del,
		lineno=1303];
	"1287:IF" -> "1287:BL"	 [cond="['TX_START']",
		label=TX_START,
		lineno=1287];
	"1287:IF" -> "1290:BL"	 [cond="['TX_START']",
		label="!(TX_START)",
		lineno=1287];
	"1298:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12ffcc50>",
		fillcolor=turquoise,
		label="1298:BL
TX_DATA_VALID_REG <= TX_DATA_VALID;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12ffcc90>]",
		style=filled,
		typ=Block];
	"1298:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1283:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12ffcb50>",
		fillcolor=springgreen,
		label="1283:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1283:IF" -> "1283:BL"	 [cond="['BYTE_COUNTER']",
		label="(BYTE_COUNTER < 48)",
		lineno=1283];
	"1283:IF" -> "1286:IF"	 [cond="['BYTE_COUNTER']",
		label="!((BYTE_COUNTER < 48))",
		lineno=1283];
	"1295:IF" -> "1295:BL"	 [cond="['TX_START']",
		label=TX_START,
		lineno=1295];
	"1295:IF" -> "1298:BL"	 [cond="['TX_START']",
		label="!(TX_START)",
		lineno=1295];
	"1282:BL" -> "1283:IF"	 [cond="[]",
		lineno=None];
	"1277:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e1311bc10>",
		clk_sens=True,
		fillcolor=gold,
		label="1277:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['TX_DATA_VALID', 'TX_START', 'reset_int', 'BYTE_COUNTER', 'FRAME_START', 'shift_pause_valid_del', 'transmit_pause_frame_del']"];
	"1277:AL" -> "1278:BL"	 [cond="[]",
		lineno=None];
	"1279:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
	"1303:BL" -> "Leaf_1277:AL"	 [cond="[]",
		lineno=None];
}
