

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_loop_height_loop_col_loop_row'
================================================================
* Date:           Sat Apr  5 07:23:27 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.170 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50404|    50404|  0.252 ms|  0.252 ms|  50404|  50404|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_height_loop_col_loop_row  |    50402|    50402|         7|          4|          1|  12600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten71 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%C_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load_1"   --->   Operation 17 'read' 'C_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%C_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load"   --->   Operation 18 'read' 'C_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten71"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 1, i5 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten26"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 1, i5 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 1, i4 %k"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc167"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.10>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [stencil.c:43]   --->   Operation 25 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten71_load = load i14 %indvar_flatten71" [stencil.c:36]   --->   Operation 27 'load' 'indvar_flatten71_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "%icmp_ln36 = icmp_eq  i14 %indvar_flatten71_load, i14 12600" [stencil.c:36]   --->   Operation 28 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.76ns)   --->   "%add_ln36 = add i14 %indvar_flatten71_load, i14 1" [stencil.c:36]   --->   Operation 29 'add' 'add_ln36' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc173, void %for.end175.exitStub" [stencil.c:36]   --->   Operation 30 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [stencil.c:38]   --->   Operation 31 'load' 'k_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i9 %indvar_flatten26" [stencil.c:37]   --->   Operation 32 'load' 'indvar_flatten26_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.59ns)   --->   "%icmp_ln37 = icmp_eq  i9 %indvar_flatten26_load, i9 420" [stencil.c:37]   --->   Operation 33 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln36 = select i1 %icmp_ln37, i5 1, i5 %j_1" [stencil.c:36]   --->   Operation 34 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%indvars_iv_next3383 = add i5 %i_1, i5 1"   --->   Operation 35 'add' 'indvars_iv_next3383' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln43 = add i5 %j_1, i5 31" [stencil.c:43]   --->   Operation 36 'add' 'add_ln43' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%select_ln36_6 = select i1 %icmp_ln37, i5 0, i5 %add_ln43" [stencil.c:36]   --->   Operation 37 'select' 'select_ln36_6' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln36)   --->   "%xor_ln36 = xor i1 %icmp_ln37, i1 1" [stencil.c:36]   --->   Operation 38 'xor' 'xor_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln38 = icmp_eq  i4 %k_load, i4 15" [stencil.c:38]   --->   Operation 39 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln36 = and i1 %icmp_ln38, i1 %xor_ln36" [stencil.c:36]   --->   Operation 40 'and' 'and_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln36_7 = select i1 %icmp_ln37, i5 %indvars_iv_next3383, i5 %i_1" [stencil.c:36]   --->   Operation 41 'select' 'select_ln36_7' <Predicate = (!icmp_ln36)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.70ns)   --->   "%indvars_iv_next19_dup = add i5 %select_ln36, i5 1" [stencil.c:36]   --->   Operation 42 'add' 'indvars_iv_next19_dup' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln11)   --->   "%or_ln11 = or i1 %and_ln36, i1 %icmp_ln37" [stencil.c:11]   --->   Operation 43 'or' 'or_ln11' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln11 = select i1 %or_ln11, i4 1, i4 %k_load" [stencil.c:11]   --->   Operation 44 'select' 'select_ln11' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln11_4 = select i1 %and_ln36, i5 %select_ln36, i5 %select_ln36_6" [stencil.c:11]   --->   Operation 45 'select' 'select_ln11_4' <Predicate = (!icmp_ln36)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns)   --->   "%select_ln37 = select i1 %and_ln36, i5 %indvars_iv_next19_dup, i5 %select_ln36" [stencil.c:37]   --->   Operation 46 'select' 'select_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %select_ln36_7, i5 %select_ln37, i4 %select_ln11" [stencil.c:39]   --->   Operation 47 'bitconcatenate' 'add_ln2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i14 %add_ln2" [stencil.c:39]   --->   Operation 48 'zext' 'zext_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln39" [stencil.c:39]   --->   Operation 49 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.24ns)   --->   "%sum0 = load i14 %orig_addr" [stencil.c:39]   --->   Operation 50 'load' 'sum0' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%add_ln43_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %select_ln36_7, i5 %select_ln11_4, i4 %select_ln11" [stencil.c:43]   --->   Operation 51 'bitconcatenate' 'add_ln43_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i14 %add_ln43_2" [stencil.c:43]   --->   Operation 52 'zext' 'zext_ln43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln43" [stencil.c:43]   --->   Operation 53 'getelementptr' 'orig_addr_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.24ns)   --->   "%orig_load_4 = load i14 %orig_addr_5" [stencil.c:43]   --->   Operation 54 'load' 'orig_load_4' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln44 = add i4 %select_ln11, i4 1" [stencil.c:44]   --->   Operation 55 'add' 'add_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln38 = store i14 %add_ln36, i14 %indvar_flatten71" [stencil.c:38]   --->   Operation 56 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln38 = store i5 %select_ln36_7, i5 %i" [stencil.c:38]   --->   Operation 57 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln38 = store i5 %select_ln37, i5 %j" [stencil.c:38]   --->   Operation 58 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln38 = store i4 %add_ln44, i4 %k" [stencil.c:38]   --->   Operation 59 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.01>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 %j_1" [stencil.c:43]   --->   Operation 60 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%tmp_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %indvars_iv_next3383, i5 1"   --->   Operation 61 'bitconcatenate' 'tmp_mid' <Predicate = (!icmp_ln36 & icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%tmp_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln36_7, i5 %indvars_iv_next19_dup" [stencil.c:36]   --->   Operation 62 'bitconcatenate' 'tmp_mid1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%select_ln36_8 = select i1 %icmp_ln37, i10 %tmp_mid, i10 %tmp" [stencil.c:36]   --->   Operation 63 'select' 'select_ln36_8' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%select_ln11_5 = select i1 %and_ln36, i10 %tmp_mid1, i10 %select_ln36_8" [stencil.c:11]   --->   Operation 64 'select' 'select_ln11_5' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%or_ln44_mid2_v = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %select_ln11_5, i4 0" [stencil.c:11]   --->   Operation 65 'bitconcatenate' 'or_ln44_mid2_v' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%or_ln11_1 = or i14 %or_ln44_mid2_v, i14 1" [stencil.c:11]   --->   Operation 66 'or' 'or_ln11_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (1.24ns)   --->   "%sum0 = load i14 %orig_addr" [stencil.c:39]   --->   Operation 67 'load' 'sum0' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%zext_ln40_4 = zext i4 %select_ln11" [stencil.c:40]   --->   Operation 68 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (1.24ns)   --->   "%orig_load_4 = load i14 %orig_addr_5" [stencil.c:43]   --->   Operation 69 'load' 'orig_load_4' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 70 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln44_1 = add i14 %or_ln11_1, i14 %zext_ln40_4" [stencil.c:44]   --->   Operation 70 'add' 'add_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i14 %add_ln44_1" [stencil.c:44]   --->   Operation 71 'zext' 'zext_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln44" [stencil.c:44]   --->   Operation 72 'getelementptr' 'orig_addr_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (1.24ns)   --->   "%orig_load_5 = load i14 %orig_addr_6" [stencil.c:44]   --->   Operation 73 'load' 'orig_load_5' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln45 = add i4 %select_ln11, i4 15" [stencil.c:45]   --->   Operation 74 'add' 'add_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%add_ln45_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %select_ln36_7, i5 %select_ln37, i4 %add_ln45" [stencil.c:45]   --->   Operation 75 'bitconcatenate' 'add_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i14 %add_ln45_1" [stencil.c:45]   --->   Operation 76 'zext' 'zext_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln45" [stencil.c:45]   --->   Operation 77 'getelementptr' 'orig_addr_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (1.24ns)   --->   "%orig_load_6 = load i14 %orig_addr_7" [stencil.c:45]   --->   Operation 78 'load' 'orig_load_6' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 0"   --->   Operation 79 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln42 = or i10 %tmp_2, i10 1" [stencil.c:42]   --->   Operation 80 'or' 'or_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %j_1" [stencil.c:40]   --->   Operation 81 'zext' 'zext_ln40' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %j_1" [stencil.c:40]   --->   Operation 82 'bitconcatenate' 'zext_ln40_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i6 %zext_ln40_2_cast" [stencil.c:40]   --->   Operation 83 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.72ns)   --->   "%add_ln40 = add i10 %zext_ln40_2, i10 %tmp_2" [stencil.c:40]   --->   Operation 84 'add' 'add_ln40' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i6 %zext_ln40_2_cast" [stencil.c:41]   --->   Operation 85 'sext' 'sext_ln41' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.72ns)   --->   "%add_ln41 = add i10 %sext_ln41, i10 %tmp_2" [stencil.c:41]   --->   Operation 86 'add' 'add_ln41' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.72ns)   --->   "%add_ln42 = add i10 %or_ln42, i10 %zext_ln40" [stencil.c:42]   --->   Operation 87 'add' 'add_ln42' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %indvars_iv_next3383, i5 0"   --->   Operation 89 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.30ns)   --->   "%select_ln36_1 = select i1 %icmp_ln37, i10 %p_mid, i10 %tmp_2" [stencil.c:36]   --->   Operation 90 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln42_1 = or i10 %p_mid, i10 1" [stencil.c:42]   --->   Operation 91 'or' 'or_ln42_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%select_ln36_2 = select i1 %icmp_ln37, i10 %or_ln42_1, i10 %or_ln42" [stencil.c:36]   --->   Operation 92 'select' 'select_ln36_2' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.72ns)   --->   "%add_ln40_1 = add i10 %p_mid, i10 33" [stencil.c:40]   --->   Operation 93 'add' 'add_ln40_1' <Predicate = (!icmp_ln36 & icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%select_ln36_3 = select i1 %icmp_ln37, i10 %add_ln40_1, i10 %add_ln40" [stencil.c:36]   --->   Operation 94 'select' 'select_ln36_3' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.72ns)   --->   "%add_ln41_1 = add i10 %p_mid, i10 993" [stencil.c:41]   --->   Operation 95 'add' 'add_ln41_1' <Predicate = (!icmp_ln36 & icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_2)   --->   "%select_ln36_4 = select i1 %icmp_ln37, i10 %add_ln41_1, i10 %add_ln41" [stencil.c:36]   --->   Operation 96 'select' 'select_ln36_4' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.72ns)   --->   "%add_ln42_1 = add i10 %or_ln42_1, i10 1" [stencil.c:42]   --->   Operation 97 'add' 'add_ln42_1' <Predicate = (!icmp_ln36 & icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_3)   --->   "%select_ln36_5 = select i1 %icmp_ln37, i10 %add_ln42_1, i10 %add_ln42" [stencil.c:36]   --->   Operation 98 'select' 'select_ln36_5' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%zext_ln40_3 = zext i5 %indvars_iv_next19_dup" [stencil.c:40]   --->   Operation 99 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln40_5_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %indvars_iv_next19_dup" [stencil.c:40]   --->   Operation 100 'bitconcatenate' 'zext_ln40_5_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i6 %zext_ln40_5_cast" [stencil.c:40]   --->   Operation 101 'zext' 'zext_ln40_5' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.72ns)   --->   "%add_ln40_3 = add i10 %zext_ln40_5, i10 %select_ln36_1" [stencil.c:40]   --->   Operation 102 'add' 'add_ln40_3' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln11_1 = select i1 %and_ln36, i10 %add_ln40_3, i10 %select_ln36_3" [stencil.c:11]   --->   Operation 103 'select' 'select_ln11_1' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i6 %zext_ln40_5_cast" [stencil.c:41]   --->   Operation 104 'sext' 'sext_ln41_1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.72ns)   --->   "%add_ln41_3 = add i10 %sext_ln41_1, i10 %select_ln36_1" [stencil.c:41]   --->   Operation 105 'add' 'add_ln41_3' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln11_2 = select i1 %and_ln36, i10 %add_ln41_3, i10 %select_ln36_4" [stencil.c:11]   --->   Operation 106 'select' 'select_ln11_2' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.72ns) (out node of the LUT)   --->   "%add_ln42_3 = add i10 %select_ln36_2, i10 %zext_ln40_3" [stencil.c:42]   --->   Operation 107 'add' 'add_ln42_3' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln11_3 = select i1 %and_ln36, i10 %add_ln42_3, i10 %select_ln36_5" [stencil.c:11]   --->   Operation 108 'select' 'select_ln11_3' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%add_ln40_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %select_ln11_1, i4 %select_ln11" [stencil.c:40]   --->   Operation 109 'bitconcatenate' 'add_ln40_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i14 %add_ln40_2" [stencil.c:40]   --->   Operation 110 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln40_1" [stencil.c:40]   --->   Operation 111 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (1.24ns)   --->   "%orig_load = load i14 %orig_addr_2" [stencil.c:40]   --->   Operation 112 'load' 'orig_load' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%add_ln41_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %select_ln11_2, i4 %select_ln11" [stencil.c:41]   --->   Operation 113 'bitconcatenate' 'add_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i14 %add_ln41_2" [stencil.c:41]   --->   Operation 114 'zext' 'zext_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln41" [stencil.c:41]   --->   Operation 115 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (1.24ns)   --->   "%orig_load_2 = load i14 %orig_addr_3" [stencil.c:41]   --->   Operation 116 'load' 'orig_load_2' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 117 [1/2] (1.24ns)   --->   "%orig_load_5 = load i14 %orig_addr_6" [stencil.c:44]   --->   Operation 117 'load' 'orig_load_5' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 118 [1/2] (1.24ns)   --->   "%orig_load_6 = load i14 %orig_addr_7" [stencil.c:45]   --->   Operation 118 'load' 'orig_load_6' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_4 = add i32 %orig_load_5, i32 %orig_load_6" [stencil.c:44]   --->   Operation 119 'add' 'add_ln44_4' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln44_5 = add i32 %add_ln44_4, i32 %orig_load_4" [stencil.c:44]   --->   Operation 120 'add' 'add_ln44_5' <Predicate = (!icmp_ln36)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (3.17ns)   --->   "%mul0 = mul i32 %sum0, i32 %C_load_read" [stencil.c:46]   --->   Operation 121 'mul' 'mul0' <Predicate = (!icmp_ln36)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 122 [1/2] (1.24ns)   --->   "%orig_load = load i14 %orig_addr_2" [stencil.c:40]   --->   Operation 122 'load' 'orig_load' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 123 [1/2] (1.24ns)   --->   "%orig_load_2 = load i14 %orig_addr_3" [stencil.c:41]   --->   Operation 123 'load' 'orig_load_2' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%add_ln42_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %select_ln11_3, i4 %select_ln11" [stencil.c:42]   --->   Operation 124 'bitconcatenate' 'add_ln42_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i14 %add_ln42_2" [stencil.c:42]   --->   Operation 125 'zext' 'zext_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln42" [stencil.c:42]   --->   Operation 126 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (1.24ns)   --->   "%orig_load_3 = load i14 %orig_addr_4" [stencil.c:42]   --->   Operation 127 'load' 'orig_load_3' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 128 [1/1] (0.71ns)   --->   "%add_ln37 = add i9 %indvar_flatten26_load, i9 1" [stencil.c:37]   --->   Operation 128 'add' 'add_ln37' <Predicate = (!icmp_ln36 & !icmp_ln37)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.30ns)   --->   "%select_ln37_1 = select i1 %icmp_ln37, i9 1, i9 %add_ln37" [stencil.c:37]   --->   Operation 129 'select' 'select_ln37_1' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln38 = store i9 %select_ln37_1, i9 %indvar_flatten26" [stencil.c:38]   --->   Operation 130 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.85>
ST_6 : Operation 131 [1/2] (1.24ns)   --->   "%orig_load_3 = load i14 %orig_addr_4" [stencil.c:42]   --->   Operation 131 'load' 'orig_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 132 [1/1] (0.88ns)   --->   "%add_ln44_2 = add i32 %orig_load, i32 %orig_load_3" [stencil.c:44]   --->   Operation 132 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_3 = add i32 %add_ln44_2, i32 %orig_load_2" [stencil.c:44]   --->   Operation 133 'add' 'add_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sum1 = add i32 %add_ln44_5, i32 %add_ln44_3" [stencil.c:44]   --->   Operation 134 'add' 'sum1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 135 [1/1] (3.17ns)   --->   "%mul1 = mul i32 %C_load_1_read, i32 %sum1" [stencil.c:47]   --->   Operation 135 'mul' 'mul1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.12>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_height_loop_col_loop_row_str"   --->   Operation 136 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12600, i64 12600, i64 12600"   --->   Operation 137 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 138 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_col_loop_row_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [stencil.c:11]   --->   Operation 141 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.88ns)   --->   "%add_ln48 = add i32 %mul1, i32 %mul0" [stencil.c:48]   --->   Operation 142 'add' 'add_ln48' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln39" [stencil.c:48]   --->   Operation 143 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (1.24ns)   --->   "%store_ln48 = store i32 %add_ln48, i14 %sol_addr" [stencil.c:48]   --->   Operation 144 'store' 'store_ln48' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc167" [stencil.c:38]   --->   Operation 145 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ orig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ C_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 011000000]
j                     (alloca           ) [ 011000000]
indvar_flatten26      (alloca           ) [ 011111000]
i                     (alloca           ) [ 011000000]
indvar_flatten71      (alloca           ) [ 011000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
C_load_1_read         (read             ) [ 011111110]
C_load_read           (read             ) [ 001110000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
j_1                   (load             ) [ 000110000]
i_1                   (load             ) [ 000110000]
indvar_flatten71_load (load             ) [ 000000000]
icmp_ln36             (icmp             ) [ 011111000]
add_ln36              (add              ) [ 000000000]
br_ln36               (br               ) [ 000000000]
k_load                (load             ) [ 000000000]
indvar_flatten26_load (load             ) [ 010111000]
icmp_ln37             (icmp             ) [ 010111000]
select_ln36           (select           ) [ 000000000]
indvars_iv_next3383   (add              ) [ 000110000]
add_ln43              (add              ) [ 000000000]
select_ln36_6         (select           ) [ 000000000]
xor_ln36              (xor              ) [ 000000000]
icmp_ln38             (icmp             ) [ 000000000]
and_ln36              (and              ) [ 000110000]
select_ln36_7         (select           ) [ 000100000]
indvars_iv_next19_dup (add              ) [ 000110000]
or_ln11               (or               ) [ 000000000]
select_ln11           (select           ) [ 010111000]
select_ln11_4         (select           ) [ 000000000]
select_ln37           (select           ) [ 000100000]
add_ln2               (bitconcatenate   ) [ 000000000]
zext_ln39             (zext             ) [ 011111111]
orig_addr             (getelementptr    ) [ 000100000]
add_ln43_2            (bitconcatenate   ) [ 000000000]
zext_ln43             (zext             ) [ 000000000]
orig_addr_5           (getelementptr    ) [ 000100000]
add_ln44              (add              ) [ 000000000]
store_ln38            (store            ) [ 000000000]
store_ln38            (store            ) [ 000000000]
store_ln38            (store            ) [ 000000000]
store_ln38            (store            ) [ 000000000]
tmp                   (bitconcatenate   ) [ 000000000]
tmp_mid               (bitconcatenate   ) [ 000000000]
tmp_mid1              (bitconcatenate   ) [ 000000000]
select_ln36_8         (select           ) [ 000000000]
select_ln11_5         (select           ) [ 000000000]
or_ln44_mid2_v        (bitconcatenate   ) [ 000000000]
or_ln11_1             (or               ) [ 000000000]
sum0                  (load             ) [ 000010000]
zext_ln40_4           (zext             ) [ 000000000]
orig_load_4           (load             ) [ 000010000]
add_ln44_1            (add              ) [ 000000000]
zext_ln44             (zext             ) [ 000000000]
orig_addr_6           (getelementptr    ) [ 000010000]
add_ln45              (add              ) [ 000000000]
add_ln45_1            (bitconcatenate   ) [ 000000000]
zext_ln45             (zext             ) [ 000000000]
orig_addr_7           (getelementptr    ) [ 000010000]
tmp_2                 (bitconcatenate   ) [ 000000000]
or_ln42               (or               ) [ 000000000]
zext_ln40             (zext             ) [ 000000000]
zext_ln40_2_cast      (bitconcatenate   ) [ 000000000]
zext_ln40_2           (zext             ) [ 000000000]
add_ln40              (add              ) [ 000000000]
sext_ln41             (sext             ) [ 000000000]
add_ln41              (add              ) [ 000000000]
add_ln42              (add              ) [ 000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000]
p_mid                 (bitconcatenate   ) [ 000000000]
select_ln36_1         (select           ) [ 000000000]
or_ln42_1             (or               ) [ 000000000]
select_ln36_2         (select           ) [ 000000000]
add_ln40_1            (add              ) [ 000000000]
select_ln36_3         (select           ) [ 000000000]
add_ln41_1            (add              ) [ 000000000]
select_ln36_4         (select           ) [ 000000000]
add_ln42_1            (add              ) [ 000000000]
select_ln36_5         (select           ) [ 000000000]
zext_ln40_3           (zext             ) [ 000000000]
zext_ln40_5_cast      (bitconcatenate   ) [ 000000000]
zext_ln40_5           (zext             ) [ 000000000]
add_ln40_3            (add              ) [ 000000000]
select_ln11_1         (select           ) [ 000000000]
sext_ln41_1           (sext             ) [ 000000000]
add_ln41_3            (add              ) [ 000000000]
select_ln11_2         (select           ) [ 000000000]
add_ln42_3            (add              ) [ 000000000]
select_ln11_3         (select           ) [ 010001000]
add_ln40_2            (bitconcatenate   ) [ 000000000]
zext_ln40_1           (zext             ) [ 000000000]
orig_addr_2           (getelementptr    ) [ 010001000]
add_ln41_2            (bitconcatenate   ) [ 000000000]
zext_ln41             (zext             ) [ 000000000]
orig_addr_3           (getelementptr    ) [ 010001000]
orig_load_5           (load             ) [ 000000000]
orig_load_6           (load             ) [ 000000000]
add_ln44_4            (add              ) [ 000000000]
add_ln44_5            (add              ) [ 011001100]
mul0                  (mul              ) [ 011111111]
orig_load             (load             ) [ 001000100]
orig_load_2           (load             ) [ 001000100]
add_ln42_2            (bitconcatenate   ) [ 000000000]
zext_ln42             (zext             ) [ 000000000]
orig_addr_4           (getelementptr    ) [ 001000100]
add_ln37              (add              ) [ 000000000]
select_ln37_1         (select           ) [ 000000000]
store_ln38            (store            ) [ 000000000]
orig_load_3           (load             ) [ 000000000]
add_ln44_2            (add              ) [ 000000000]
add_ln44_3            (add              ) [ 000000000]
sum1                  (add              ) [ 000100010]
mul1                  (mul              ) [ 000010001]
specloopname_ln0      (specloopname     ) [ 000000000]
empty                 (speclooptripcount) [ 000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000]
specloopname_ln0      (specloopname     ) [ 000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000]
specloopname_ln11     (specloopname     ) [ 000000000]
add_ln48              (add              ) [ 000000000]
sol_addr              (getelementptr    ) [ 000000000]
store_ln48            (store            ) [ 000000000]
br_ln38               (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="orig">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_load_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_load_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sol">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i5.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_height_loop_col_loop_row_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_col_loop_row_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="k_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten26_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten26/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten71_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten71/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="C_load_1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_load_1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="C_load_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_load_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="orig_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="14" slack="0"/>
<pin id="116" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="14" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
<pin id="127" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum0/2 orig_load_4/2 orig_load_5/3 orig_load_6/3 orig_load/4 orig_load_2/4 orig_load_3/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="orig_addr_5_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="14" slack="0"/>
<pin id="133" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_5/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="orig_addr_6_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="14" slack="0"/>
<pin id="141" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_6/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="orig_addr_7_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="14" slack="0"/>
<pin id="149" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_7/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="orig_addr_2_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="14" slack="0"/>
<pin id="157" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_2/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="orig_addr_3_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="14" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_3/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="orig_addr_4_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="14" slack="0"/>
<pin id="173" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_4/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sol_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="14" slack="6"/>
<pin id="181" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln48_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="14" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/8 "/>
</bind>
</comp>

<comp id="190" class="1005" name="reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum0 orig_load "/>
</bind>
</comp>

<comp id="195" class="1005" name="reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_load_4 orig_load_2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="14" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="9" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="j_1_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="1"/>
<pin id="227" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_1_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="indvar_flatten71_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="14" slack="1"/>
<pin id="233" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten71_load/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln36_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="0"/>
<pin id="236" dir="0" index="1" bw="13" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln36_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="k_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="1"/>
<pin id="248" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="indvar_flatten26_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="1"/>
<pin id="251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten26_load/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln37_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln36_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="indvars_iv_next3383_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next3383/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln43_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln36_6_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="5" slack="0"/>
<pin id="282" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_6/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="xor_ln36_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln36/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln38_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="and_ln36_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln36/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln36_7_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_7/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="indvars_iv_next19_dup_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next19_dup/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="or_ln11_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln11_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="4" slack="0"/>
<pin id="328" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln11_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_4/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln37_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="14" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="0" index="2" bw="5" slack="0"/>
<pin id="352" dir="0" index="3" bw="4" slack="0"/>
<pin id="353" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln2/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln39_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="14" slack="0"/>
<pin id="360" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="add_ln43_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="14" slack="0"/>
<pin id="365" dir="0" index="1" bw="5" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="0" index="3" bw="4" slack="0"/>
<pin id="368" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln43_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln43_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="14" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln44_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln38_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="14" slack="0"/>
<pin id="386" dir="0" index="1" bw="14" slack="1"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln38_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="1"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln38_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="5" slack="1"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln38_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="1"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="5" slack="1"/>
<pin id="407" dir="0" index="2" bw="5" slack="1"/>
<pin id="408" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_mid_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="1"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_mid/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_mid1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="1"/>
<pin id="420" dir="0" index="2" bw="5" slack="1"/>
<pin id="421" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_mid1/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln36_8_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="10" slack="0"/>
<pin id="426" dir="0" index="2" bw="10" slack="0"/>
<pin id="427" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_8/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln11_5_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="0" index="1" bw="10" slack="0"/>
<pin id="433" dir="0" index="2" bw="10" slack="0"/>
<pin id="434" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_5/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln44_mid2_v_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="14" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln44_mid2_v/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="or_ln11_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="14" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln11_1/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln40_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="1"/>
<pin id="453" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln44_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln44_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="14" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln45_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="1"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln45_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="14" slack="0"/>
<pin id="472" dir="0" index="1" bw="5" slack="1"/>
<pin id="473" dir="0" index="2" bw="5" slack="1"/>
<pin id="474" dir="0" index="3" bw="4" slack="0"/>
<pin id="475" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln45_1/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln45_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="14" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="2"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_ln42_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln40_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="2"/>
<pin id="498" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln40_2_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="2"/>
<pin id="503" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln40_2_cast/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln40_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="6" slack="0"/>
<pin id="508" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln40_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sext_ln41_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln41_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="0" index="1" bw="10" slack="0"/>
<pin id="523" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln42_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="0" index="1" bw="5" slack="0"/>
<pin id="529" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="p_mid_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="2"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln36_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="2"/>
<pin id="541" dir="0" index="1" bw="10" slack="0"/>
<pin id="542" dir="0" index="2" bw="10" slack="0"/>
<pin id="543" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln42_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42_1/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="select_ln36_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="2"/>
<pin id="554" dir="0" index="1" bw="10" slack="0"/>
<pin id="555" dir="0" index="2" bw="10" slack="0"/>
<pin id="556" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln40_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="0" index="1" bw="7" slack="0"/>
<pin id="562" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln36_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="2"/>
<pin id="567" dir="0" index="1" bw="10" slack="0"/>
<pin id="568" dir="0" index="2" bw="10" slack="0"/>
<pin id="569" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_3/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln41_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="10" slack="0"/>
<pin id="574" dir="0" index="1" bw="6" slack="0"/>
<pin id="575" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="select_ln36_4_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="2"/>
<pin id="580" dir="0" index="1" bw="10" slack="0"/>
<pin id="581" dir="0" index="2" bw="10" slack="0"/>
<pin id="582" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_4/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln42_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln36_5_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="2"/>
<pin id="593" dir="0" index="1" bw="10" slack="0"/>
<pin id="594" dir="0" index="2" bw="10" slack="0"/>
<pin id="595" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_5/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln40_3_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="2"/>
<pin id="600" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln40_5_cast_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="0" index="2" bw="5" slack="2"/>
<pin id="605" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln40_5_cast/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln40_5_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="0"/>
<pin id="610" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln40_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="0"/>
<pin id="614" dir="0" index="1" bw="10" slack="0"/>
<pin id="615" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="select_ln11_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="2"/>
<pin id="620" dir="0" index="1" bw="10" slack="0"/>
<pin id="621" dir="0" index="2" bw="10" slack="0"/>
<pin id="622" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sext_ln41_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="0"/>
<pin id="627" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_1/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln41_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="0"/>
<pin id="631" dir="0" index="1" bw="10" slack="0"/>
<pin id="632" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_3/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln11_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="2"/>
<pin id="637" dir="0" index="1" bw="10" slack="0"/>
<pin id="638" dir="0" index="2" bw="10" slack="0"/>
<pin id="639" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_2/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln42_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="0"/>
<pin id="644" dir="0" index="1" bw="5" slack="0"/>
<pin id="645" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_3/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln11_3_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="2"/>
<pin id="650" dir="0" index="1" bw="10" slack="0"/>
<pin id="651" dir="0" index="2" bw="10" slack="0"/>
<pin id="652" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_3/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln40_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="14" slack="0"/>
<pin id="657" dir="0" index="1" bw="10" slack="0"/>
<pin id="658" dir="0" index="2" bw="4" slack="2"/>
<pin id="659" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln40_2/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="zext_ln40_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="14" slack="0"/>
<pin id="664" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln41_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="14" slack="0"/>
<pin id="669" dir="0" index="1" bw="10" slack="0"/>
<pin id="670" dir="0" index="2" bw="4" slack="2"/>
<pin id="671" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln41_2/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln41_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="14" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln44_4_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_4/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="add_ln44_5_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="1"/>
<pin id="688" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_5/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="mul0_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="0" index="1" bw="32" slack="3"/>
<pin id="694" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul0/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln42_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="14" slack="0"/>
<pin id="698" dir="0" index="1" bw="10" slack="1"/>
<pin id="699" dir="0" index="2" bw="4" slack="3"/>
<pin id="700" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln42_2/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln42_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="14" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln37_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="9" slack="3"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln37_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="3"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="0" index="2" bw="9" slack="0"/>
<pin id="716" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln38_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="9" slack="0"/>
<pin id="721" dir="0" index="1" bw="9" slack="4"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln44_2_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln44_3_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="1"/>
<pin id="733" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_3/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="sum1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="2"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="mul1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="6"/>
<pin id="743" dir="0" index="1" bw="32" slack="1"/>
<pin id="744" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul1/7 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln48_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="0" index="1" bw="32" slack="4"/>
<pin id="748" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/8 "/>
</bind>
</comp>

<comp id="750" class="1005" name="k_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="0"/>
<pin id="752" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="757" class="1005" name="j_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="0"/>
<pin id="759" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="764" class="1005" name="indvar_flatten26_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="9" slack="0"/>
<pin id="766" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten26 "/>
</bind>
</comp>

<comp id="771" class="1005" name="i_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="5" slack="0"/>
<pin id="773" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="778" class="1005" name="indvar_flatten71_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="14" slack="0"/>
<pin id="780" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten71 "/>
</bind>
</comp>

<comp id="785" class="1005" name="C_load_1_read_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="6"/>
<pin id="787" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="C_load_1_read "/>
</bind>
</comp>

<comp id="790" class="1005" name="C_load_read_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="3"/>
<pin id="792" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="C_load_read "/>
</bind>
</comp>

<comp id="795" class="1005" name="j_1_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="1"/>
<pin id="797" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="802" class="1005" name="i_1_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="1"/>
<pin id="804" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="808" class="1005" name="icmp_ln36_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="812" class="1005" name="indvar_flatten26_load_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="9" slack="3"/>
<pin id="814" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="indvar_flatten26_load "/>
</bind>
</comp>

<comp id="817" class="1005" name="icmp_ln37_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="828" class="1005" name="indvars_iv_next3383_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="5" slack="1"/>
<pin id="830" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next3383 "/>
</bind>
</comp>

<comp id="834" class="1005" name="and_ln36_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln36 "/>
</bind>
</comp>

<comp id="842" class="1005" name="select_ln36_7_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="1"/>
<pin id="844" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln36_7 "/>
</bind>
</comp>

<comp id="848" class="1005" name="indvars_iv_next19_dup_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="5" slack="1"/>
<pin id="850" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next19_dup "/>
</bind>
</comp>

<comp id="855" class="1005" name="select_ln11_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="1"/>
<pin id="857" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="864" class="1005" name="select_ln37_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="5" slack="1"/>
<pin id="866" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="869" class="1005" name="zext_ln39_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="6"/>
<pin id="871" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln39 "/>
</bind>
</comp>

<comp id="874" class="1005" name="orig_addr_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="14" slack="1"/>
<pin id="876" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr "/>
</bind>
</comp>

<comp id="879" class="1005" name="orig_addr_5_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="14" slack="1"/>
<pin id="881" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_5 "/>
</bind>
</comp>

<comp id="884" class="1005" name="orig_addr_6_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="14" slack="1"/>
<pin id="886" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_6 "/>
</bind>
</comp>

<comp id="889" class="1005" name="orig_addr_7_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="14" slack="1"/>
<pin id="891" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_7 "/>
</bind>
</comp>

<comp id="894" class="1005" name="select_ln11_3_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="10" slack="1"/>
<pin id="896" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11_3 "/>
</bind>
</comp>

<comp id="899" class="1005" name="orig_addr_2_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="14" slack="1"/>
<pin id="901" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_2 "/>
</bind>
</comp>

<comp id="904" class="1005" name="orig_addr_3_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="14" slack="1"/>
<pin id="906" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_3 "/>
</bind>
</comp>

<comp id="909" class="1005" name="add_ln44_5_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="2"/>
<pin id="911" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln44_5 "/>
</bind>
</comp>

<comp id="914" class="1005" name="mul0_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="4"/>
<pin id="916" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul0 "/>
</bind>
</comp>

<comp id="919" class="1005" name="orig_addr_4_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="14" slack="1"/>
<pin id="921" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_4 "/>
</bind>
</comp>

<comp id="924" class="1005" name="sum1_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum1 "/>
</bind>
</comp>

<comp id="929" class="1005" name="mul1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="112" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="119" pin=2"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="119" pin="7"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="119" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="119" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="119" pin="7"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="231" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="256"><net_src comp="249" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="225" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="228" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="225" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="252" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="272" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="252" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="246" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="286" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="252" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="266" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="228" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="258" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="298" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="252" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="246" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="298" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="258" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="278" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="298" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="312" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="258" pin="3"/><net_sink comp="340" pin=2"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="304" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="340" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="324" pin="3"/><net_sink comp="348" pin=3"/></net>

<net id="361"><net_src comp="348" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="304" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="332" pin="3"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="324" pin="3"/><net_sink comp="363" pin=3"/></net>

<net id="376"><net_src comp="363" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="382"><net_src comp="324" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="28" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="240" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="304" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="340" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="378" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="48" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="24" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="48" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="428"><net_src comp="410" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="429"><net_src comp="404" pin="3"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="417" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="423" pin="3"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="50" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="430" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="52" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="437" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="32" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="458"><net_src comp="445" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="469"><net_src comp="42" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="44" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="465" pin="2"/><net_sink comp="470" pin=3"/></net>

<net id="481"><net_src comp="470" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="488"><net_src comp="48" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="38" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="54" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="504"><net_src comp="56" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="40" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="499" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="483" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="499" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="483" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="490" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="496" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="48" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="38" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="532" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="483" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="532" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="54" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="558"><net_src comp="490" pin="2"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="532" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="62" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="571"><net_src comp="510" pin="2"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="532" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="64" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="572" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="584"><net_src comp="520" pin="2"/><net_sink comp="578" pin=2"/></net>

<net id="589"><net_src comp="546" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="596"><net_src comp="585" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="526" pin="2"/><net_sink comp="591" pin=2"/></net>

<net id="606"><net_src comp="56" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="40" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="601" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="539" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="612" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="624"><net_src comp="565" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="628"><net_src comp="601" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="539" pin="3"/><net_sink comp="629" pin=1"/></net>

<net id="640"><net_src comp="629" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="578" pin="3"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="552" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="598" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="654"><net_src comp="591" pin="3"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="50" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="618" pin="3"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="655" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="672"><net_src comp="50" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="635" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="683"><net_src comp="119" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="119" pin="7"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="195" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="190" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="701"><net_src comp="50" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="696" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="711"><net_src comp="66" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="66" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="712" pin=2"/></net>

<net id="723"><net_src comp="712" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="190" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="119" pin="3"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="195" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="749"><net_src comp="745" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="753"><net_src comp="80" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="760"><net_src comp="84" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="767"><net_src comp="88" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="770"><net_src comp="764" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="774"><net_src comp="92" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="781"><net_src comp="96" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="788"><net_src comp="100" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="793"><net_src comp="106" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="798"><net_src comp="225" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="805"><net_src comp="228" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="811"><net_src comp="234" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="249" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="820"><net_src comp="252" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="826"><net_src comp="817" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="827"><net_src comp="817" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="831"><net_src comp="266" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="837"><net_src comp="298" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="840"><net_src comp="834" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="841"><net_src comp="834" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="845"><net_src comp="304" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="851"><net_src comp="312" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="858"><net_src comp="324" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="862"><net_src comp="855" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="863"><net_src comp="855" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="867"><net_src comp="340" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="872"><net_src comp="358" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="877"><net_src comp="112" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="882"><net_src comp="129" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="887"><net_src comp="137" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="892"><net_src comp="145" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="897"><net_src comp="648" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="902"><net_src comp="153" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="907"><net_src comp="161" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="912"><net_src comp="685" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="917"><net_src comp="691" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="922"><net_src comp="169" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="927"><net_src comp="736" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="932"><net_src comp="741" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="745" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sol | {8 }
 - Input state : 
	Port: stencil3d_Pipeline_loop_height_loop_col_loop_row : orig | {2 3 4 5 6 }
	Port: stencil3d_Pipeline_loop_height_loop_col_loop_row : C_load | {1 }
	Port: stencil3d_Pipeline_loop_height_loop_col_loop_row : C_load_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln36 : 1
		add_ln36 : 1
		br_ln36 : 2
		icmp_ln37 : 1
		select_ln36 : 2
		indvars_iv_next3383 : 1
		add_ln43 : 1
		select_ln36_6 : 2
		xor_ln36 : 2
		icmp_ln38 : 1
		and_ln36 : 2
		select_ln36_7 : 2
		indvars_iv_next19_dup : 3
		or_ln11 : 2
		select_ln11 : 2
		select_ln11_4 : 2
		select_ln37 : 2
		add_ln2 : 3
		zext_ln39 : 4
		orig_addr : 5
		sum0 : 6
		add_ln43_2 : 3
		zext_ln43 : 4
		orig_addr_5 : 5
		orig_load_4 : 6
		add_ln44 : 3
		store_ln38 : 2
		store_ln38 : 3
		store_ln38 : 3
		store_ln38 : 4
	State 3
		select_ln36_8 : 1
		select_ln11_5 : 2
		or_ln44_mid2_v : 3
		or_ln11_1 : 4
		add_ln44_1 : 4
		zext_ln44 : 5
		orig_addr_6 : 6
		orig_load_5 : 7
		add_ln45_1 : 1
		zext_ln45 : 2
		orig_addr_7 : 3
		orig_load_6 : 4
	State 4
		or_ln42 : 1
		zext_ln40_2 : 1
		add_ln40 : 2
		sext_ln41 : 1
		add_ln41 : 2
		add_ln42 : 1
		select_ln36_1 : 1
		or_ln42_1 : 1
		select_ln36_2 : 1
		add_ln40_1 : 1
		select_ln36_3 : 3
		add_ln41_1 : 1
		select_ln36_4 : 3
		add_ln42_1 : 1
		select_ln36_5 : 2
		zext_ln40_5 : 1
		add_ln40_3 : 2
		select_ln11_1 : 4
		sext_ln41_1 : 1
		add_ln41_3 : 2
		select_ln11_2 : 4
		add_ln42_3 : 2
		select_ln11_3 : 3
		add_ln40_2 : 5
		zext_ln40_1 : 6
		orig_addr_2 : 7
		orig_load : 8
		add_ln41_2 : 5
		zext_ln41 : 6
		orig_addr_3 : 7
		orig_load_2 : 8
		add_ln44_4 : 1
		add_ln44_5 : 2
	State 5
		zext_ln42 : 1
		orig_addr_4 : 2
		orig_load_3 : 3
		select_ln37_1 : 1
		store_ln38 : 2
	State 6
		add_ln44_2 : 1
		add_ln44_3 : 2
		sum1 : 3
	State 7
	State 8
		store_ln48 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln36_fu_240       |    0    |    0    |    21   |
|          |  indvars_iv_next3383_fu_266  |    0    |    0    |    12   |
|          |        add_ln43_fu_272       |    0    |    0    |    12   |
|          | indvars_iv_next19_dup_fu_312 |    0    |    0    |    12   |
|          |        add_ln44_fu_378       |    0    |    0    |    12   |
|          |       add_ln44_1_fu_454      |    0    |    0    |    21   |
|          |        add_ln45_fu_465       |    0    |    0    |    12   |
|          |        add_ln40_fu_510       |    0    |    0    |    17   |
|          |        add_ln41_fu_520       |    0    |    0    |    17   |
|          |        add_ln42_fu_526       |    0    |    0    |    17   |
|          |       add_ln40_1_fu_559      |    0    |    0    |    17   |
|    add   |       add_ln41_1_fu_572      |    0    |    0    |    17   |
|          |       add_ln42_1_fu_585      |    0    |    0    |    17   |
|          |       add_ln40_3_fu_612      |    0    |    0    |    17   |
|          |       add_ln41_3_fu_629      |    0    |    0    |    17   |
|          |       add_ln42_3_fu_642      |    0    |    0    |    17   |
|          |       add_ln44_4_fu_679      |    0    |    0    |    32   |
|          |       add_ln44_5_fu_685      |    0    |    0    |    32   |
|          |        add_ln37_fu_707       |    0    |    0    |    16   |
|          |       add_ln44_2_fu_724      |    0    |    0    |    39   |
|          |       add_ln44_3_fu_730      |    0    |    0    |    32   |
|          |          sum1_fu_736         |    0    |    0    |    32   |
|          |        add_ln48_fu_745       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln36_fu_258      |    0    |    0    |    5    |
|          |     select_ln36_6_fu_278     |    0    |    0    |    5    |
|          |     select_ln36_7_fu_304     |    0    |    0    |    5    |
|          |      select_ln11_fu_324      |    0    |    0    |    4    |
|          |     select_ln11_4_fu_332     |    0    |    0    |    5    |
|          |      select_ln37_fu_340      |    0    |    0    |    5    |
|          |     select_ln36_8_fu_423     |    0    |    0    |    10   |
|          |     select_ln11_5_fu_430     |    0    |    0    |    10   |
|  select  |     select_ln36_1_fu_539     |    0    |    0    |    10   |
|          |     select_ln36_2_fu_552     |    0    |    0    |    10   |
|          |     select_ln36_3_fu_565     |    0    |    0    |    10   |
|          |     select_ln36_4_fu_578     |    0    |    0    |    10   |
|          |     select_ln36_5_fu_591     |    0    |    0    |    10   |
|          |     select_ln11_1_fu_618     |    0    |    0    |    10   |
|          |     select_ln11_2_fu_635     |    0    |    0    |    10   |
|          |     select_ln11_3_fu_648     |    0    |    0    |    10   |
|          |     select_ln37_1_fu_712     |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    mul   |          mul0_fu_691         |    3    |    0    |    20   |
|          |          mul1_fu_741         |    3    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln36_fu_234       |    0    |    0    |    12   |
|   icmp   |       icmp_ln37_fu_252       |    0    |    0    |    11   |
|          |       icmp_ln38_fu_292       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|    xor   |        xor_ln36_fu_286       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |        and_ln36_fu_298       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln11_fu_318        |    0    |    0    |    2    |
|    or    |       or_ln11_1_fu_445       |    0    |    0    |    0    |
|          |        or_ln42_fu_490        |    0    |    0    |    0    |
|          |       or_ln42_1_fu_546       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |   C_load_1_read_read_fu_100  |    0    |    0    |    0    |
|          |    C_load_read_read_fu_106   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln2_fu_348        |    0    |    0    |    0    |
|          |       add_ln43_2_fu_363      |    0    |    0    |    0    |
|          |          tmp_fu_404          |    0    |    0    |    0    |
|          |        tmp_mid_fu_410        |    0    |    0    |    0    |
|          |        tmp_mid1_fu_417       |    0    |    0    |    0    |
|          |     or_ln44_mid2_v_fu_437    |    0    |    0    |    0    |
|bitconcatenate|       add_ln45_1_fu_470      |    0    |    0    |    0    |
|          |         tmp_2_fu_483         |    0    |    0    |    0    |
|          |    zext_ln40_2_cast_fu_499   |    0    |    0    |    0    |
|          |         p_mid_fu_532         |    0    |    0    |    0    |
|          |    zext_ln40_5_cast_fu_601   |    0    |    0    |    0    |
|          |       add_ln40_2_fu_655      |    0    |    0    |    0    |
|          |       add_ln41_2_fu_667      |    0    |    0    |    0    |
|          |       add_ln42_2_fu_696      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln39_fu_358       |    0    |    0    |    0    |
|          |       zext_ln43_fu_373       |    0    |    0    |    0    |
|          |      zext_ln40_4_fu_451      |    0    |    0    |    0    |
|          |       zext_ln44_fu_460       |    0    |    0    |    0    |
|          |       zext_ln45_fu_478       |    0    |    0    |    0    |
|   zext   |       zext_ln40_fu_496       |    0    |    0    |    0    |
|          |      zext_ln40_2_fu_506      |    0    |    0    |    0    |
|          |      zext_ln40_3_fu_598      |    0    |    0    |    0    |
|          |      zext_ln40_5_fu_608      |    0    |    0    |    0    |
|          |      zext_ln40_1_fu_662      |    0    |    0    |    0    |
|          |       zext_ln41_fu_674       |    0    |    0    |    0    |
|          |       zext_ln42_fu_702       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln41_fu_516       |    0    |    0    |    0    |
|          |      sext_ln41_1_fu_625      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |    0    |   693   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    C_load_1_read_reg_785    |   32   |
|     C_load_read_reg_790     |   32   |
|      add_ln44_5_reg_909     |   32   |
|       and_ln36_reg_834      |    1   |
|         i_1_reg_802         |    5   |
|          i_reg_771          |    5   |
|      icmp_ln36_reg_808      |    1   |
|      icmp_ln37_reg_817      |    1   |
|indvar_flatten26_load_reg_812|    9   |
|   indvar_flatten26_reg_764  |    9   |
|   indvar_flatten71_reg_778  |   14   |
|indvars_iv_next19_dup_reg_848|    5   |
| indvars_iv_next3383_reg_828 |    5   |
|         j_1_reg_795         |    5   |
|          j_reg_757          |    5   |
|          k_reg_750          |    4   |
|         mul0_reg_914        |   32   |
|         mul1_reg_929        |   32   |
|     orig_addr_2_reg_899     |   14   |
|     orig_addr_3_reg_904     |   14   |
|     orig_addr_4_reg_919     |   14   |
|     orig_addr_5_reg_879     |   14   |
|     orig_addr_6_reg_884     |   14   |
|     orig_addr_7_reg_889     |   14   |
|      orig_addr_reg_874      |   14   |
|           reg_190           |   32   |
|           reg_195           |   32   |
|    select_ln11_3_reg_894    |   10   |
|     select_ln11_reg_855     |    4   |
|    select_ln36_7_reg_842    |    5   |
|     select_ln37_reg_864     |    5   |
|         sum1_reg_924        |   32   |
|      zext_ln39_reg_869      |   64   |
+-----------------------------+--------+
|            Total            |   511  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   8  |  14  |   112  ||    43   |
| grp_access_fu_119 |  p2  |   6  |   0  |    0   ||    31   |
|      reg_190      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_195      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  || 1.87657 ||    92   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   693  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   92   |
|  Register |    -   |    -   |   511  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   511  |   785  |
+-----------+--------+--------+--------+--------+
