\t (00:11:44) allegro 16.6-2015 S062 (v16-6-112FA) Windows 32
\t (00:11:44)     Journal start - Thu Feb 22 21:41:52 2018
\t (00:11:44)         Host=JACOB-Y50 User=Jacob Pid=15796 CPUs=8
\t (00:11:44) CmdLine= C:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe -mpssession Jacob C:\Users\Jacob\Documents\Junior\EGR 314\Cadence\Projects\sensorsubsystem2.brd
\t (00:11:44) 
\d (00:11:44) Design opened: C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/symbols/electrolyticCap.dra
\i (00:11:45) etchedit 
\i (00:11:58) pick grid -180.6 215.6
\t (00:11:58) last pick:  -175.0 225.0
\i (00:12:03) opencd 'C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects/sensorsubsystem2.brd' 
\t (00:12:04) Opening existing design...
\i (00:12:04) trapsize 1793
\i (00:12:04) trapsize 1751
\i (00:12:04) trapsize 1793
\i (00:12:04) trapsize 1793
\t (00:12:04)     Journal end - Thu Feb 22 21:42:12 2018
