v 20130925 2
C 50000 44600 1 270 0 resistor-1.sym
{
T 50400 44300 5 10 0 0 270 0 1
device=RESISTOR
T 50300 44300 5 10 1 1 270 0 1
value=10K
T 49800 44200 5 10 1 1 270 0 1
refdes=R1
}
C 52200 44800 1 270 0 resistor-1.sym
{
T 52600 44500 5 10 0 0 270 0 1
device=RESISTOR
T 52500 44500 5 10 1 1 270 0 1
value=10K
T 52000 44400 5 10 1 1 270 0 1
refdes=R2
}
C 52000 42700 1 0 0 vdc-1.sym
{
T 52700 43350 5 10 1 1 0 0 1
refdes=V2
T 52700 43550 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 52700 43750 5 10 0 0 0 0 1
footprint=none
T 53400 43200 5 10 1 1 180 0 1
value=DC 3.3V
}
C 49800 42500 1 0 0 vdc-1.sym
{
T 50500 43150 5 10 1 1 0 0 1
refdes=V1
T 50500 43350 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 50500 43550 5 10 0 0 0 0 1
footprint=none
T 50500 42950 5 10 1 1 0 0 1
value=DC 5V
}
N 48100 42500 52300 42500 4
{
T 48200 42550 5 10 0 1 0 0 1
netname=0
}
N 50100 44600 50100 45400 4
N 48100 45400 50400 45400 4
{
T 49700 45450 5 10 1 1 0 0 1
netname=Vin
}
N 52300 44800 52300 45400 4
N 51400 45400 52900 45400 4
{
T 51500 45450 5 10 1 1 0 0 1
netname=Vout
}
N 50900 44800 50900 43900 4
N 52300 42500 52300 42700 4
N 48100 44200 48100 42500 4
C 50000 42200 1 0 0 gnd-1.sym
T 47300 46200 9 12 1 0 0 0 1
Level Shifter (74HC4050 equiv??)
N 50900 43900 52300 43900 4
C 51400 44800 1 90 0 EMBEDDEDmyfet.sym
[
L 50650 45150 51150 45150 3 0 0 0 -1 -1
T 50600 46200 5 8 0 0 90 0 1
device=NMOS_TRANSISTOR
L 50750 45100 51050 45100 3 0 0 0 -1 -1
L 50700 45150 50700 45400 3 0 0 0 -1 -1
L 51100 45150 51100 45400 3 0 0 0 -1 -1
L 50900 45150 50900 45400 3 0 0 0 -1 -1
L 50850 45250 50900 45150 3 0 0 0 -1 -1
L 50950 45250 50900 45150 3 0 0 0 -1 -1
P 50700 45400 50400 45400 1 0 1
{
T 50500 45300 5 6 0 1 90 0 1
pinnumber=D
T 50500 45500 5 8 0 0 90 0 1
pinseq=1
T 50500 45300 5 6 1 1 90 0 1
pinlabel=D
T 50500 45300 5 6 0 1 90 0 1
pintype=pas
}
P 50900 45400 50900 45500 1 0 1
{
T 50800 45500 5 6 0 1 90 0 1
pinnumber=B
T 51000 45500 5 8 0 0 90 0 1
pinseq=4
T 50800 45500 5 6 1 1 90 0 1
pinlabel=B
T 50800 45500 5 6 0 1 90 0 1
pintype=pas
}
P 51100 45400 51400 45400 1 0 1
{
T 51300 45300 5 6 0 1 90 0 1
pinnumber=S
T 51300 45500 5 8 0 0 90 0 1
pinseq=3
T 51300 45300 5 6 1 1 90 0 1
pinlabel=S
T 51300 45300 5 6 0 1 90 0 1
pintype=pas
}
P 50900 45100 50900 44800 1 0 1
{
T 50800 44800 5 6 0 1 90 0 1
pinnumber=G
T 51000 44800 5 8 0 1 90 0 1
pinseq=2
T 50800 44800 5 6 1 1 90 0 1
pinlabel=G
T 50800 44800 5 6 0 1 90 0 1
pintype=pas
}
T 50600 45600 5 10 0 1 90 0 1
refdes=M?
T 50800 45600 5 8 0 1 90 0 1
model-name=nmos4
T 51100 45600 5 8 0 0 90 0 1
w=1u
T 51300 45600 5 8 0 0 90 0 1
l=3u
T 50800 46200 5 8 0 0 90 0 1
description=low voltage NMOS
]
{
T 50600 46200 5 8 0 0 90 0 1
device=NMOS_TRANSISTOR
T 50600 45600 5 10 1 1 90 0 1
refdes=M2
T 50800 45600 5 8 0 1 90 0 1
model-name=nmos4
T 51400 44800 5 10 0 0 0 0 1
model=L=1u W=3u
}
N 50900 45500 51400 45500 4
N 51400 45500 51400 45400 4
C 51500 46200 1 0 0 spice-include-1.sym
{
T 51600 46500 5 10 0 1 0 0 1
device=include
T 51600 46600 5 10 1 1 0 0 1
refdes=A1
T 52000 46300 5 10 1 1 0 0 1
file=spice.inc
}
C 47800 44200 1 0 0 vpwl-1.sym
{
T 48500 44850 5 10 1 1 0 0 1
refdes=V4
T 48500 45050 5 10 0 0 0 0 1
device=vpwl
T 48500 45250 5 10 0 0 0 0 1
footprint=none
T 48500 44650 5 10 0 1 0 0 1
value=(0 0 20ms 0  20ms {4*0.3333} 40ms {4*0.3333} 40ms {4*0.6666}  60ms {4*0.6666} 60ms 4 80ms 4 80ms 0 100ms 0) r=0
}
