`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Nov 17 2020 22:52:49 EST (Nov 18 2020 03:52:49 UTC)

module dut_Add_4Sx2S_5S_4(in2, in1, out1);
  input [3:0] in2;
  input [1:0] in1;
  output [4:0] out1;
  wire [3:0] in2;
  wire [1:0] in1;
  wire [4:0] out1;
  wire add_35_2_n_0, add_35_2_n_1, add_35_2_n_2, add_35_2_n_3,
       add_35_2_n_5, add_35_2_n_8;
  AOI21X1 add_35_2_g116(.A0 (add_35_2_n_0), .A1 (add_35_2_n_8), .B0
       (add_35_2_n_1), .Y (out1[4]));
  XNOR2X1 add_35_2_g117(.A (add_35_2_n_2), .B (add_35_2_n_8), .Y
       (out1[3]));
  ADDFX1 add_35_2_g118(.A (add_35_2_n_5), .B (in1[1]), .CI (in2[2]),
       .CO (add_35_2_n_8), .S (out1[2]));
  ADDFX1 add_35_2_g119(.A (add_35_2_n_3), .B (in1[1]), .CI (in2[1]),
       .CO (add_35_2_n_5), .S (out1[1]));
  ADDHX1 add_35_2_g120(.A (in2[0]), .B (in1[0]), .CO (add_35_2_n_3), .S
       (out1[0]));
  NAND2BX1 add_35_2_g121(.AN (add_35_2_n_1), .B (add_35_2_n_0), .Y
       (add_35_2_n_2));
  NOR2X1 add_35_2_g122(.A (in2[3]), .B (in1[1]), .Y (add_35_2_n_1));
  NAND2X1 add_35_2_g123(.A (in2[3]), .B (in1[1]), .Y (add_35_2_n_0));
endmodule


