#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug 29 09:38:49 2025
# Process ID         : 23752
# Current directory  : C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent9424 C:\Users\Olayi\CSUN\ECE_526_FIlter_Project\Sampling_Vivado\Sampling.xpr
# Log file           : C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/vivado.log
# Journal file       : C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado\vivado.jou
# Running On         : Qboy
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) 7 150U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16876 MB
# Swap memory        : 27917 MB
# Total Virtual      : 44794 MB
# Available Virtual  : 22756 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Olayi/CSUN/ECE_526_Design_Filter/Sampling' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 1596.988 ; gain = 361.500
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sample_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sample_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.sim/sim_1/behav/xsim/test_signal_t.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.sim/sim_1/behav/xsim/test_signal_t.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sample_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.srcs/sources_1/new/Sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.srcs/sim_1/new/Sample_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sample_tb_behav xil_defaultlib.Sample_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sample_tb_behav xil_defaultlib.Sample_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sample
Compiling module xil_defaultlib.Sample_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sample_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sample_tb_behav -key {Behavioral:sim_1:Functional:Sample_tb} -tclbatch {Sample_tb.tcl} -view {C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sample_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sample_tb_behav.wcfg
source Sample_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ms
S File opened successfully.
0000
0000
7fff
41fb
7fff
20e2
7fff
f0fc
7fff
d2ed
7fff
d285
7fff
d54a
542a
b8fd
bac7
c6f9
26fe
d976
a9ef
ca06
8fed
e031
a7e5
f704
cab0
f0e2
ddbf
d68c
f175
c61f
f59b
1240
7fff
574c
7fff
32ae
7fff
fa09
49b2
cfe8
1100
c230
ed2d
b84a
c758
9167
8000
97c2
3876
a5db
1412
9520
40c1
acb7
7e83
c747
7fff
c6f2
7fff
b472
49be
ae0f
ed90
06a6
7fff
5aa8
2471
473c
b5d3
2145
8000
0a08
8000
0db7
8000
11d0
8549
f3ba
8000
fc59
7bb4
059d
74d7
e95b
7fff
f023
7fff
f6e2
7fff
e28c
4f38
becf
e255
ac8a
8000
006d
18f9
57a4
bade
4edf
8000
3966
8000
3609
8000
4e0a
b90d
6401
e4b0
52dd
c08b
61d8
7fff
6a36
3599
461e
12c4
3f4b
f1f4
3463
bbbf
0c4f
8000
d497
8000
af9d
8000
f313
0e8c
3cad
0fda
2939
207e
0be7
30ca
035b
51a0
18c4
68c7
2ec4
4f41
206f
d3e3
351d
42b2
45fb
ac5a
2cbf
8000
3239
8000
33af
8000
1652
8000
e5d2
8000
c2f0
8000
0242
7fff
412e
7fff
1d2a
7fff
eb02
7fff
cbc0
7fff
cb6b
7fff
cf85
4f77
b592
b8cb
c684
2814
dc0b
ade6
cf30
9610
e706
af1e
fe4e
d1b8
f757
e357
db06
f49f
c7d4
f5c7
10e2
7fff
5319
7fff
2c65
7fff
f2c6
426e
c8f6
0aaf
bcc9
e8ee
b563
c5ec
9185
8000
9ade
3ce4
ab69
1a80
9c23
480a
b3f2
7fff
cd72
7fff
caf4
7fff
b596
4957
ac22
ea32
01fe
7fff
5419
1d5a
3fef
aea3
1a85
8000
0508
8000
0b59
8000
1280
877c
f759
8207
0242
7fff
0cc4
7c25
f07c
7fff
f5fb
7fff
fa67
7fff
e31f
4e3f
bc55
de77
a775
8000
f9a2
11c4
5058
b3cf
485d
8000
34d5
8000
3438
8000
4f4c
bbcb
681c
e9f9
5917
c76f
6917
7fff
7131
3bf8
4b99
171b
424c
f37e
3463
ba35
094e
8000
cf1d
8000
a8a2
8000
ebd4
07a8
3672
0a92
251e
1dc0
0aa6
3114
052c
54e3
1d55
6e72
3546
5650
27bb
db17
3be8
48c5
4b11
b038
2f39
8000
31a6
8000
302b
8000
107a
8000
deb1
8000
bbc9
8000
fc59
7fff
3d8f
7fff
1c7a
7fff
ed60
7fff
d0c0
7fff
d22b
7fff
d6d2
568d
bc21
be87
cb2c
2b72
ddf8
ae4c
ce0b
936e
e303
a9ea
f824
cade
f01c
dc0d
d402
ee31
c246
f159
0dc6
7fff
52fb
7fff
2f4b
7fff
f82d
48bf
cfe8
11f3
c40c
efdb
bbad
cb49
95b8
8000
9c3c
3cb8
a9b4
1757
97a9
4273
ad7e
7e56
c628
7fff
c41f
7fff
b06c
4561
a98d
e91c
0274
7fff
5784
220d
45b5
b539
21a0
8000
0c35
8000
1153
8000
1638
89cc
f826
8149
0000
7eb7
07da
7634
e9c8
7fff
eead
7fff
f3cb
7fff
de60
4ac7
ba4b
ddf3
a87c
8000
fd8c
16e4
5673
ba9f
4f94
8000
3be1
8000
39d8
81aa
5282
bd8d
6857
e8a9
564c
c348
63c4
7fff
6a48
34b7
4453
1025
3bf4
ee0d
3018
b741
07d3
8000
d0b5
8000
ad05
8000
f23a
0ea7
3dba
11cf
2bfe
23f3
0fe4
3522
07dc
5616
1cfd
6c92
31f5
51b4
2208
d48e
34d4
4179
43df
a973
292e
8000
2dd5
8000
2f40
8000
12a0
8000
e386
8000
c271
8000
03a7
7fff
4437
7fff
214f
7fff
ef86
7fff
cfd5
7fff
ce5a
7fff
d0c7
4fc8
b4ef
b73b
c418
24e9
d845
a9b0
caba
918e
e2ab
ab1d
fad4
ceec
f55a
e240
dae2
f56e
c98e
f858
142c
7fff
575e
7fff
30e3
7fff
f6b2
45cb
cb9d
0c82
bdb4
e8e5
b467
c408
8ecf
8000
96e9
3891
a6e9
1607
97e4
4435
b0b4
7fff
cbc8
7fff
cb2b
7fff
b7a3
4c31
afa8
ee3c
065e
7fff
588b
2189
43ab
b1c1
1ce1
8000
0599
8000
0a05
8000
0f84
83db
f33c
8000
fdbe
7df9
08a7
7884
ed80
7fff
f4a7
7fff
faf8
7fff
e57b
515d
c011
e2a6
abe7
8000
fe02
15ce
53de
b6a9
4a6a
8000
350c
8000
328e
8000
4c0e
b7f6
63dd
e580
5497
c31c
6522
7fff
6e7b
3a14
4a9d
1712
4337
f551
370a
bd92
0d3a
8000
d39b
8000
ace7
8000
ef1e
0a39
382c
0b61
24fa
1ca9
08a9
2e48
01b2
50e2
18fa
69f0
30d0
521a
23f5
d7ec
397c
4735
4a6e
b089
307b
8000
3495
8000
3440
8000
14fe
8000
e2d6
8000
bed2
8000
fdbe
7fff
3d10
7fff
1a2e
7fff
e9ae
7fff
cc51
7fff
cdc7
7fff
d341
53a6
ba05
bd4e
cae3
2c1d
df91
b0bf
d13c
9739
e73c
ae60
fca5
cf36
f419
df82
d6c7
f026
c353
f174
0ced
7fff
5063
7fff
2b69
7fff
f3b1
4441
cb9d
0e0c
c0b5
ed3c
b9e2
ca67
95ca
8000
9e28
3f75
ad23
1b50
9bff
46f3
b1f6
7fff
c9f7
7fff
c69a
7fff
b121
4522
a85c
e707
ff93
7fff
5376
1dab
4131
b0c8
1d74
8000
091e
8000
0fdd
8000
16a5
8b29
fa63
844c
03a7
7fff
0c46
7ab7
ee30
7fff
f249
7fff
f5f8
7fff
debb
4a2d
b8c4
db8f
a558
8000
f95a
1270
51f1
b642
4b8e
8000
390e
8000
38b9
817d
5349
bf3f
6ae0
ebee
5a25
c78a
683e
7fff
6e99
38a8
47b6
12d3
3dd0
ef00
3018
b64e
05f7
8000
cd52
8000
a8b4
8000
edc0
0a65
39e1
0e8b
2974
2241
0f1e
3550
08fc
581b
1fcf
7013
35fa
5611
268a
d902
3907
4539
4703
abd6
2ab6
8000
2d7b
8000
2d13
8000
0f04
8000
df1e
8000
be05
8000
0000
7fff
41fb
7fff
20e2
7fff
f0fc
7fff
d2ed
7fff
d285
7fff
d54a
542a
b8fd
bac7
c6f9
26fe
d976
a9ef
ca06
8fed
e031
a7e5
f704
cab0
f0e2
ddbf
d68c
f175
c61f
f59b
1240
7fff
574c
7fff
32ae
7fff
fa09
49b2
cfe8
1100
c230
ed2d
b84a
c758
9167
8000
97c2
3876
a5db
1412
9520
40c1
acb7
7e83
c747
7fff
c6f2
7fff
b472
49be
ae0f
ed90
06a6
7fff
5aa8
2471
473c
b5d3
2145
8000
0a08
8000
0db7
8000
11d0
8549
f3ba
8000
fc59
7bb4
059d
74d7
e95b
7fff
f023
7fff
f6e2
7fff
e28c
4f38
becf
e255
ac8a
8000
006d
18f9
57a4
bade
4edf
8000
3966
8000
3609
8000
4e0a
b90d
6401
e4b0
52dd
c08b
61d8
7fff
6a36
3599
461e
12c4
3f4b
f1f4
3463
bbbf
0c4f
8000
d497
8000
af9d
8000
f313
0e8c
3cad
0fda
2939
207e
0be7
30ca
035b
51a0
18c4
68c7
2ec4
4f41
206f
d3e3
351d
42b2
45fb
ac5a
2cbf
8000
3239
8000
33af
8000
1652
8000
e5d2
8000
c2f0
8000
0242
7fff
412e
7fff
1d2a
7fff
eb02
7fff
cbc0
7fff
cb6b
7fff
cf85
4f77
b592
b8cb
c684
2814
dc0b
ade6
cf30
9610
e706
af1e
fe4e
d1b8
f757
e357
db06
f49f
c7d4
f5c7
10e2
7fff
5319
7fff
2c65
7fff
f2c6
426e
c8f6
0aaf
bcc9
e8ee
b563
c5ec
9185
8000
9ade
3ce4
ab69
1a80
9c23
480a
b3f2
7fff
cd72
7fff
caf4
7fff
b596
4957
ac22
$finish called at time : 128447500 ns : File "C:/Users/Olayi/CSUN/ECE_526_FIlter_Project/Sampling_Vivado/Sampling.srcs/sim_1/new/Sample_tb.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sample_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1639.516 ; gain = 19.848
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 29 09:52:16 2025...
