Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Aug  2 15:40:20 2021
| Host         : PLP-MTRAWKA-LT running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a15tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 468
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 267        |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 128        |
| TIMING-18 | Warning          | Missing input or output delay                                    | 1          |
| TIMING-20 | Warning          | Non-clocked latch                                                | 64         |
| TIMING-23 | Warning          | Combinational loop found                                         | 5          |
| TIMING-56 | Warning          | Missing logically or physically excluded clock groups constraint | 2          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/SDOUT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[0].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[0].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[10].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[10].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[11].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[11].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[12].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[12].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[13].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[13].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[14].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[14].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[15].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[15].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[16].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[16].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[17].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[17].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[18].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[18].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[19].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[19].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[1].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[1].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[20].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[20].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[21].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[21].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[22].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[22].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[23].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[23].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[24].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[24].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[25].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[25].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[26].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[26].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[27].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[27].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[28].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[28].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[29].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[29].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[2].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[2].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[30].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[30].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[31].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[31].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[32].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[32].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[33].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[33].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[34].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[34].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[35].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[35].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[36].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[36].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[37].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[37].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[38].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[38].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[39].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[39].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[3].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[3].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[40].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[40].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[41].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[41].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[42].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[42].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[43].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[43].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[44].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[44].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[45].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[45].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[46].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[46].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[47].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[47].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[48].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[48].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[49].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[49].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[4].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[4].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[50].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[50].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[51].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[51].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[52].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[52].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[53].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[53].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[54].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[54].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[55].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[55].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[56].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[56].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[57].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[57].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[58].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[58].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[59].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[59].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[5].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[5].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[60].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[60].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[61].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[61].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[62].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[62].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[63].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[63].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[6].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[6].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[7].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[7].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[8].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[8].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[9].dff_sr_i/Q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/SPI_0/inst/main_reg/genblk1[9].dff_sr_i/Q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/latch_n_0/inst/O_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[38]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[39]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[40]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[41]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[42]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[43]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[44]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[45]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[46]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[47]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[48]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[49]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[50]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[51]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[52]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[53]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[54]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[55]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[56]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[57]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[58]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[59]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[60]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[61]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[62]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[63]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/r2o_ring_gen_64_0/inst/o_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ready_counter_0/inst/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ready_counter_0/inst/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ready_counter_0/inst/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ready_counter_0/inst/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ready_counter_0/inst/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ready_counter_0/inst/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ready_counter_0/inst/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ready_counter_0/inst/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ready_counter_0/inst/enable_int_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/ready_counter_0/inst/ready_reg/C is not reached by a timing clock
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net SCLK_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): SCLK_IBUF_inst/O, design_1_i/SCLK
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[0].dff_sr_i/Q_reg_LDC_i_1__31, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[0].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[0].dff_sr_i/Q_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[0].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[0].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[10].dff_sr_i/Q_reg_LDC_i_1__41, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[10].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[10].dff_sr_i/Q_reg_LDC_i_2__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[10].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[10].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[11].dff_sr_i/Q_reg_LDC_i_1__42, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[11].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[11].dff_sr_i/Q_reg_LDC_i_2__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[11].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[11].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[12].dff_sr_i/Q_reg_LDC_i_1__43, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[12].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[12].dff_sr_i/Q_reg_LDC_i_2__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[12].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[12].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[13].dff_sr_i/Q_reg_LDC_i_1__44, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[13].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[13].dff_sr_i/Q_reg_LDC_i_2__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[13].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[13].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[14].dff_sr_i/Q_reg_LDC_i_1__45, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[14].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[14].dff_sr_i/Q_reg_LDC_i_2__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[14].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[14].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[15].dff_sr_i/Q_reg_LDC_i_1__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[15].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[15].dff_sr_i/Q_reg_LDC_i_2__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[15].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[15].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[16].dff_sr_i/Q_reg_LDC_i_1__47, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[16].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[16].dff_sr_i/Q_reg_LDC_i_2__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[16].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[16].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[17].dff_sr_i/Q_reg_LDC_i_1__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[17].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[17].dff_sr_i/Q_reg_LDC_i_2__16, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[17].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[17].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[18].dff_sr_i/Q_reg_LDC_i_1__49, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[18].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[18].dff_sr_i/Q_reg_LDC_i_2__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[18].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[18].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[19].dff_sr_i/Q_reg_LDC_i_1__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[19].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[19].dff_sr_i/Q_reg_LDC_i_2__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[19].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[19].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[1].dff_sr_i/Q_reg_LDC_i_1__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[1].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[1].dff_sr_i/Q_reg_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[1].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[1].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[20].dff_sr_i/Q_reg_LDC_i_1__51, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[20].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[20].dff_sr_i/Q_reg_LDC_i_2__19, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[20].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[20].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[21].dff_sr_i/Q_reg_LDC_i_1__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[21].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[21].dff_sr_i/Q_reg_LDC_i_2__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[21].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[21].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[22].dff_sr_i/Q_reg_LDC_i_1__53, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[22].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[22].dff_sr_i/Q_reg_LDC_i_2__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[22].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[22].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[23].dff_sr_i/Q_reg_LDC_i_1__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[23].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[23].dff_sr_i/Q_reg_LDC_i_2__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[23].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[23].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[24].dff_sr_i/Q_reg_LDC_i_1__55, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[24].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[24].dff_sr_i/Q_reg_LDC_i_2__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[24].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[24].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[25].dff_sr_i/Q_reg_LDC_i_1__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[25].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[25].dff_sr_i/Q_reg_LDC_i_2__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[25].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[25].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[26].dff_sr_i/Q_reg_LDC_i_1__57, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[26].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[26].dff_sr_i/Q_reg_LDC_i_2__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[26].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[26].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[27].dff_sr_i/Q_reg_LDC_i_1__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[27].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[27].dff_sr_i/Q_reg_LDC_i_2__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[27].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[27].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[28].dff_sr_i/Q_reg_LDC_i_1__59, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[28].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[28].dff_sr_i/Q_reg_LDC_i_2__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[28].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[28].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[29].dff_sr_i/Q_reg_LDC_i_1__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[29].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[29].dff_sr_i/Q_reg_LDC_i_2__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[29].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[29].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[2].dff_sr_i/Q_reg_LDC_i_1__33, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[2].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[2].dff_sr_i/Q_reg_LDC_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[2].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[2].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[30].dff_sr_i/Q_reg_LDC_i_1__61, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[30].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[30].dff_sr_i/Q_reg_LDC_i_2__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[30].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[30].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[31].dff_sr_i/Q_reg_LDC_i_1__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[31].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[31].dff_sr_i/Q_reg_LDC_i_2__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[31].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[31].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[32].dff_sr_i/Q_reg_LDC_i_1__30, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[32].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[32].dff_sr_i/Q_reg_LDC_i_2__62, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[32].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[32].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[33].dff_sr_i/Q_reg_LDC_i_1__29, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[33].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[33].dff_sr_i/Q_reg_LDC_i_2__61, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[33].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[33].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[34].dff_sr_i/Q_reg_LDC_i_1__28, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[34].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[34].dff_sr_i/Q_reg_LDC_i_2__60, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[34].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[34].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[35].dff_sr_i/Q_reg_LDC_i_1__27, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[35].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[35].dff_sr_i/Q_reg_LDC_i_2__59, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[35].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[35].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[36].dff_sr_i/Q_reg_LDC_i_1__26, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[36].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[36].dff_sr_i/Q_reg_LDC_i_2__58, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[36].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[36].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[37].dff_sr_i/Q_reg_LDC_i_1__25, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[37].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[37].dff_sr_i/Q_reg_LDC_i_2__57, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[37].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[37].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[38].dff_sr_i/Q_reg_LDC_i_1__24, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[38].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[38].dff_sr_i/Q_reg_LDC_i_2__56, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[38].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[38].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[39].dff_sr_i/Q_reg_LDC_i_1__23, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[39].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[39].dff_sr_i/Q_reg_LDC_i_2__55, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[39].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[39].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[3].dff_sr_i/Q_reg_LDC_i_1__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[3].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[3].dff_sr_i/Q_reg_LDC_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[3].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[3].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[40].dff_sr_i/Q_reg_LDC_i_1__22, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[40].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[40].dff_sr_i/Q_reg_LDC_i_2__54, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[40].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[40].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[41].dff_sr_i/Q_reg_LDC_i_1__21, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[41].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[41].dff_sr_i/Q_reg_LDC_i_2__53, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[41].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[41].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[42].dff_sr_i/Q_reg_LDC_i_1__20, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[42].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[42].dff_sr_i/Q_reg_LDC_i_2__52, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[42].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[42].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[43].dff_sr_i/Q_reg_LDC_i_1__19, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[43].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[43].dff_sr_i/Q_reg_LDC_i_2__51, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[43].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[43].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[44].dff_sr_i/Q_reg_LDC_i_1__18, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[44].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[44].dff_sr_i/Q_reg_LDC_i_2__50, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[44].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[44].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[45].dff_sr_i/Q_reg_LDC_i_1__17, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[45].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[45].dff_sr_i/Q_reg_LDC_i_2__49, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[45].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[45].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[46].dff_sr_i/Q_reg_LDC_i_1__16, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[46].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[46].dff_sr_i/Q_reg_LDC_i_2__48, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[46].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[46].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[47].dff_sr_i/Q_reg_LDC_i_1__15, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[47].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[47].dff_sr_i/Q_reg_LDC_i_2__47, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[47].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[47].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[48].dff_sr_i/Q_reg_LDC_i_1__14, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[48].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[48].dff_sr_i/Q_reg_LDC_i_2__46, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[48].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[48].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[49].dff_sr_i/Q_reg_LDC_i_1__13, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[49].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[49].dff_sr_i/Q_reg_LDC_i_2__45, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[49].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[49].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[4].dff_sr_i/Q_reg_LDC_i_1__35, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[4].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[4].dff_sr_i/Q_reg_LDC_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[4].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[4].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[50].dff_sr_i/Q_reg_LDC_i_1__12, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[50].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[50].dff_sr_i/Q_reg_LDC_i_2__44, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[50].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[50].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[51].dff_sr_i/Q_reg_LDC_i_1__11, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[51].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[51].dff_sr_i/Q_reg_LDC_i_2__43, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[51].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[51].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[52].dff_sr_i/Q_reg_LDC_i_1__10, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[52].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[52].dff_sr_i/Q_reg_LDC_i_2__42, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[52].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[52].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[53].dff_sr_i/Q_reg_LDC_i_1__9, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[53].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[53].dff_sr_i/Q_reg_LDC_i_2__41, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[53].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[53].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[54].dff_sr_i/Q_reg_LDC_i_1__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[54].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[54].dff_sr_i/Q_reg_LDC_i_2__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[54].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[54].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[55].dff_sr_i/Q_reg_LDC_i_1__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[55].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[55].dff_sr_i/Q_reg_LDC_i_2__39, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[55].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[55].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[56].dff_sr_i/Q_reg_LDC_i_1__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[56].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[56].dff_sr_i/Q_reg_LDC_i_2__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[56].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[56].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[57].dff_sr_i/Q_reg_LDC_i_1__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[57].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[57].dff_sr_i/Q_reg_LDC_i_2__37, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[57].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[57].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[58].dff_sr_i/Q_reg_LDC_i_1__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[58].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[58].dff_sr_i/Q_reg_LDC_i_2__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[58].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[58].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[59].dff_sr_i/Q_reg_LDC_i_1__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[59].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[59].dff_sr_i/Q_reg_LDC_i_2__35, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[59].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[59].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[5].dff_sr_i/Q_reg_LDC_i_1__36, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[5].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[5].dff_sr_i/Q_reg_LDC_i_2__4, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[5].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[5].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[60].dff_sr_i/Q_reg_LDC_i_1__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[60].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[60].dff_sr_i/Q_reg_LDC_i_2__34, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[60].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[60].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[61].dff_sr_i/Q_reg_LDC_i_1__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[61].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[61].dff_sr_i/Q_reg_LDC_i_2__33, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[61].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[61].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[62].dff_sr_i/Q_reg_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[62].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[62].dff_sr_i/Q_reg_LDC_i_2__32, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[62].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[62].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[63].dff_sr_i/Q_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[63].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[63].dff_sr_i/Q_reg_LDC_i_2__31, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[63].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[63].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[6].dff_sr_i/Q_reg_LDC_i_1__37, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[6].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[6].dff_sr_i/Q_reg_LDC_i_2__5, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[6].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[6].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[7].dff_sr_i/Q_reg_LDC_i_1__38, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[7].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[7].dff_sr_i/Q_reg_LDC_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[7].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[7].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[8].dff_sr_i/Q_reg_LDC_i_1__39, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[8].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[8].dff_sr_i/Q_reg_LDC_i_2__7, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[8].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[8].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[9].dff_sr_i/Q_reg_LDC_i_1__40, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[9].dff_sr_i/Q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell design_1_i/SPI_0/inst/main_reg/genblk1[9].dff_sr_i/Q_reg_LDC_i_2__8, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/SPI_0/inst/main_reg/genblk1[9].dff_sr_i/Q_reg_C/CLR
design_1_i/SPI_0/inst/main_reg/genblk1[9].dff_sr_i/Q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SSEL relative to clock(s) sysclk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[0].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[0].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[10].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[10].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[11].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[11].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[12].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[12].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[13].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[13].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[14].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[14].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[15].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[15].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[16].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[16].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[17].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[17].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[18].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[18].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[19].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[19].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[1].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[1].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[20].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[20].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[21].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[21].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[22].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[22].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[23].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[23].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[24].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[24].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[25].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[25].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[26].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[26].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[27].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[27].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[28].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[28].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[29].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[29].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[2].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[2].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[30].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[30].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[31].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[31].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[32].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[32].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[33].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[33].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[34].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[34].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[35].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[35].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[36].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[36].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[37].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[37].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[38].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[38].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[39].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[39].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[3].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[3].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[40].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[40].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[41].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[41].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[42].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[42].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[43].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[43].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[44].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[44].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[45].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[45].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[46].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[46].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[47].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[47].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[48].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[48].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[49].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[49].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[4].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[4].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[50].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[50].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[51].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[51].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[52].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[52].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[53].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[53].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[54].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[54].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[55].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[55].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[56].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[56].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[57].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[57].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[58].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[58].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[59].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[59].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[5].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[5].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[60].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[60].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[61].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[61].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[62].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[62].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[63].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[63].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[6].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[6].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[7].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[7].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[8].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[8].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch design_1_i/SPI_0/inst/main_reg/genblk1[9].dff_sr_i/Q_reg_LDC cannot be properly analyzed as its control pin design_1_i/SPI_0/inst/main_reg/genblk1[9].dff_sr_i/Q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/ready_counter_0/inst/pulses_gen/node_int_inferred_i_9/I0 and design_1_i/ready_counter_0/inst/pulses_gen/node_int_inferred_i_9/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/ro_injector_0/inst/genblk1[0].ic_i/node_int_inst/I0 and design_1_i/ro_injector_0/inst/genblk1[0].ic_i/node_int_inst/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/ro_injector_0/inst/genblk1[16].ic_i/node_int_inferred_i_1/I0 and design_1_i/ro_injector_0/inst/genblk1[16].ic_i/node_int_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/ro_injector_0/inst/genblk1[32].ic_i/node_int_inferred_i_1/I0 and design_1_i/ro_injector_0/inst/genblk1[32].ic_i/node_int_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between design_1_i/ro_injector_0/inst/genblk1[48].ic_i/node_int_inferred_i_1/I0 and design_1_i/ro_injector_0/inst/genblk1[48].ic_i/node_int_inferred_i_1/O to disable the timing loop
Related violations: <none>

TIMING-56#1 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: clkfbout_design_1_clk_wiz_0_0, clkfbout_design_1_clk_wiz_0_0_1
Related violations: <none>

TIMING-56#2 Warning
Missing logically or physically excluded clock groups constraint  
Multiple clocks are user generated or auto-derived on the source pin design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 but are not logically or physically exclusive with respect to one another. To have the static timing analysis match the behavior in hardware, there cannot be multiple clocks generated on the same pin and when such situation occurs, the clocks should be defined as physically or logically exclusive. The list of clocks generated on the source pin is: spi_clock_design_1_clk_wiz_0_0, spi_clock_design_1_clk_wiz_0_0_1
Related violations: <none>


