Source Block: hdl/library/axi_generic_adc/axi_generic_adc.v@69:79@HdlIdDef
);


reg  [31:0] up_rdata = 'd0;
reg        up_rack = 'd0;
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;
wire up_clk;
wire [13:0] up_waddr_s;

Diff Content:
- 74 reg        up_wack = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9467/axi_ad9467.v@97:107
  reg     [31:0]  up_rdata = 'd0;
  reg             up_rack = 'd0;

  // internal clocks & resets

  wire            adc_rst;
  wire            up_clk;
  wire            up_rstn;
  wire            delay_rst;

  // internal signals

Clone Blocks 2:
hdl/library/axi_generic_adc/axi_generic_adc.v@67:77
  input   [ 2:0]  s_axi_arprot

);


reg  [31:0] up_rdata = 'd0;
reg        up_rack = 'd0;
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;

Clone Blocks 3:
hdl/library/axi_generic_adc/axi_generic_adc.v@72:82
reg  [31:0] up_rdata = 'd0;
reg        up_rack = 'd0;
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;
wire up_clk;
wire [13:0] up_waddr_s;
wire [13:0] up_raddr_s;

// internal signals

Clone Blocks 4:
hdl/library/axi_generic_adc/axi_generic_adc.v@73:83
reg        up_rack = 'd0;
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;
wire up_clk;
wire [13:0] up_waddr_s;
wire [13:0] up_raddr_s;

// internal signals


Clone Blocks 5:
hdl/library/axi_generic_adc/axi_generic_adc.v@74:84
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;
wire up_clk;
wire [13:0] up_waddr_s;
wire [13:0] up_raddr_s;

// internal signals

wire        up_sel_s;

Clone Blocks 6:
hdl/library/axi_ltc2387/axi_ltc2387.v@116:126
  wire    [13:0]  up_waddr_s;
  wire    [31:0]  up_wdata_s;

  // internal registers

  reg             up_wack = 'd0;
  reg     [31:0]  up_rdata = 'd0;
  reg             up_rack = 'd0;

  // internal signals


Clone Blocks 7:
hdl/library/axi_tdd/axi_tdd.v@91:101
  input                   s_axi_rready
  );

  // internal signals

  wire              up_rstn;
  wire              up_clk;
  wire              up_wreq;
  wire    [13:0]    up_waddr;
  wire    [31:0]    up_wdata;
  wire              up_wack;

Clone Blocks 8:
hdl/library/axi_generic_adc/axi_generic_adc.v@68:78

);


reg  [31:0] up_rdata = 'd0;
reg        up_rack = 'd0;
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;
wire up_clk;

Clone Blocks 9:
hdl/library/axi_ad9265/axi_ad9265.v@97:107
  reg             up_status_pn_err = 'd0;
  reg             up_status_pn_oos = 'd0;
  reg             up_status_or = 'd0;
  reg     [31:0]  up_rdata = 'd0;
  reg             up_wack = 'd0;
  reg             up_rack = 'd0;

  // internal clocks & resets

  wire            up_rstn;
  wire            up_clk;

Clone Blocks 10:
hdl/library/axi_ad9671/axi_ad9671.v@95:105
  reg                                   up_status_pn_err = 'd0;
  reg                                   up_status_pn_oos = 'd0;
  reg                                   up_status_or = 'd0;
  reg     [ 31:0]                       up_rdata = 'd0;
  reg                                   up_rack = 'd0;
  reg                                   up_wack = 'd0;

  // internal clocks & resets

  wire                                  adc_rst;
  wire                                  up_rstn;

Clone Blocks 11:
hdl/library/axi_adaq8092/axi_adaq8092.v@108:118
  // internal registers

  reg             up_status_or = 'd0;
  reg     [31:0]  up_rdata = 'd0;
  reg             up_wack = 'd0;
  reg             up_rack = 'd0;
  
  // internal clocks & resets

  wire            up_rstn;
  wire            up_clk;

Clone Blocks 12:
hdl/library/axi_generic_adc/axi_generic_adc.v@71:81

reg  [31:0] up_rdata = 'd0;
reg        up_rack = 'd0;
reg        up_wack = 'd0;

wire adc_rst;
wire up_rstn;
wire up_clk;
wire [13:0] up_waddr_s;
wire [13:0] up_raddr_s;


Clone Blocks 13:
hdl/library/axi_ad9671/axi_ad9671.v@94:104

  reg                                   up_status_pn_err = 'd0;
  reg                                   up_status_pn_oos = 'd0;
  reg                                   up_status_or = 'd0;
  reg     [ 31:0]                       up_rdata = 'd0;
  reg                                   up_rack = 'd0;
  reg                                   up_wack = 'd0;

  // internal clocks & resets

  wire                                  adc_rst;

