# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: C:\Users\ritvi\ece385\lab8\lab8\pins.csv
# Generated on: Tue Mar 31 21:44:32 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLOCK_50,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
DRAM_ADDR[12],Output,PIN_Y7,2,B2_N2,PIN_Y7,2.5 V,,,,,
DRAM_ADDR[11],Output,PIN_AA5,2,B2_N2,PIN_AA5,2.5 V,,,,,
DRAM_ADDR[10],Output,PIN_R5,2,B2_N0,PIN_R5,2.5 V,,,,,
DRAM_ADDR[9],Output,PIN_Y6,2,B2_N2,PIN_Y6,2.5 V,,,,,
DRAM_ADDR[8],Output,PIN_Y5,2,B2_N2,PIN_Y5,2.5 V,,,,,
DRAM_ADDR[7],Output,PIN_AA7,2,B2_N2,PIN_AA7,2.5 V,,,,,
DRAM_ADDR[6],Output,PIN_W7,2,B2_N2,PIN_W7,2.5 V,,,,,
DRAM_ADDR[5],Output,PIN_W8,2,B2_N2,PIN_W8,2.5 V,,,,,
DRAM_ADDR[4],Output,PIN_V5,2,B2_N1,PIN_V5,2.5 V,,,,,
DRAM_ADDR[3],Output,PIN_P1,1,B1_N2,PIN_P1,2.5 V,,,,,
DRAM_ADDR[2],Output,PIN_U8,2,B2_N1,PIN_U8,2.5 V,,,,,
DRAM_ADDR[1],Output,PIN_V8,2,B2_N1,PIN_V8,2.5 V,,,,,
DRAM_ADDR[0],Output,PIN_R6,2,B2_N0,PIN_R6,2.5 V,,,,,
DRAM_BA[1],Output,PIN_R4,2,B2_N0,PIN_R4,2.5 V,,,,,
DRAM_BA[0],Output,PIN_U7,2,B2_N1,PIN_U7,2.5 V,,,,,
DRAM_CAS_N,Output,PIN_V7,2,B2_N1,PIN_V7,2.5 V,,,,,
DRAM_CKE,Output,PIN_AA6,2,B2_N2,PIN_AA6,2.5 V,,,,,
DRAM_CLK,Output,PIN_AE5,3,B3_N2,PIN_AE5,2.5 V,,,,,
DRAM_CS_N,Output,PIN_T4,2,B2_N0,PIN_T4,2.5 V,,,,,
DRAM_DQ[31],Bidir,PIN_U1,2,B2_N0,PIN_U1,2.5 V,,,,,
DRAM_DQ[30],Bidir,PIN_U4,2,B2_N0,PIN_U4,2.5 V,,,,,
DRAM_DQ[29],Bidir,PIN_T3,2,B2_N0,PIN_T3,2.5 V,,,,,
DRAM_DQ[28],Bidir,PIN_R3,2,B2_N0,PIN_R3,2.5 V,,,,,
DRAM_DQ[27],Bidir,PIN_R2,2,B2_N0,PIN_R2,2.5 V,,,,,
DRAM_DQ[26],Bidir,PIN_R1,2,B2_N0,PIN_R1,2.5 V,,,,,
DRAM_DQ[25],Bidir,PIN_R7,2,B2_N0,PIN_R7,2.5 V,,,,,
DRAM_DQ[24],Bidir,PIN_U5,2,B2_N1,PIN_U5,2.5 V,,,,,
DRAM_DQ[23],Bidir,PIN_L7,1,B1_N2,PIN_L7,2.5 V,,,,,
DRAM_DQ[22],Bidir,PIN_M7,1,B1_N2,PIN_M7,2.5 V,,,,,
DRAM_DQ[21],Bidir,PIN_M4,1,B1_N1,PIN_M4,2.5 V,,,,,
DRAM_DQ[20],Bidir,PIN_N4,1,B1_N2,PIN_N4,2.5 V,,,,,
DRAM_DQ[19],Bidir,PIN_N3,1,B1_N2,PIN_N3,2.5 V,,,,,
DRAM_DQ[18],Bidir,PIN_P2,1,B1_N2,PIN_P2,2.5 V,,,,,
DRAM_DQ[17],Bidir,PIN_L8,1,B1_N2,PIN_L8,2.5 V,,,,,
DRAM_DQ[16],Bidir,PIN_M8,1,B1_N2,PIN_M8,2.5 V,,,,,
DRAM_DQ[15],Bidir,PIN_AC2,2,B2_N1,PIN_AC2,2.5 V,,,,,
DRAM_DQ[14],Bidir,PIN_AB3,2,B2_N1,PIN_AB3,2.5 V,,,,,
DRAM_DQ[13],Bidir,PIN_AC1,2,B2_N1,PIN_AC1,2.5 V,,,,,
DRAM_DQ[12],Bidir,PIN_AB2,2,B2_N0,PIN_AB2,2.5 V,,,,,
DRAM_DQ[11],Bidir,PIN_AA3,2,B2_N1,PIN_AA3,2.5 V,,,,,
DRAM_DQ[10],Bidir,PIN_AB1,2,B2_N0,PIN_AB1,2.5 V,,,,,
DRAM_DQ[9],Bidir,PIN_Y4,2,B2_N1,PIN_Y4,2.5 V,,,,,
DRAM_DQ[8],Bidir,PIN_Y3,2,B2_N1,PIN_Y3,2.5 V,,,,,
DRAM_DQ[7],Bidir,PIN_U3,2,B2_N0,PIN_U3,2.5 V,,,,,
DRAM_DQ[6],Bidir,PIN_V1,2,B2_N0,PIN_V1,2.5 V,,,,,
DRAM_DQ[5],Bidir,PIN_V2,2,B2_N0,PIN_V2,2.5 V,,,,,
DRAM_DQ[4],Bidir,PIN_V3,2,B2_N0,PIN_V3,2.5 V,,,,,
DRAM_DQ[3],Bidir,PIN_W1,2,B2_N1,PIN_W1,2.5 V,,,,,
DRAM_DQ[2],Bidir,PIN_V4,2,B2_N0,PIN_V4,2.5 V,,,,,
DRAM_DQ[1],Bidir,PIN_W2,2,B2_N0,PIN_W2,2.5 V,,,,,
DRAM_DQ[0],Bidir,PIN_W3,2,B2_N2,PIN_W3,2.5 V,,,,,
DRAM_DQM[3],Output,PIN_N8,1,B1_N2,PIN_N8,2.5 V,,,,,
DRAM_DQM[2],Output,PIN_K8,1,B1_N2,PIN_K8,2.5 V,,,,,
DRAM_DQM[1],Output,PIN_W4,2,B2_N2,PIN_W4,2.5 V,,,,,
DRAM_DQM[0],Output,PIN_U2,2,B2_N0,PIN_U2,2.5 V,,,,,
DRAM_RAS_N,Output,PIN_U6,2,B2_N1,PIN_U6,2.5 V,,,,,
DRAM_WE_N,Output,PIN_V6,2,B2_N1,PIN_V6,2.5 V,,,,,
HEX0[6],Output,PIN_H22,6,B6_N0,PIN_H22,2.5 V,,,,,
HEX0[5],Output,PIN_J22,6,B6_N0,PIN_J22,2.5 V,,,,,
HEX0[4],Output,PIN_L25,6,B6_N1,PIN_L25,2.5 V,,,,,
HEX0[3],Output,PIN_L26,6,B6_N1,PIN_L26,2.5 V,,,,,
HEX0[2],Output,PIN_E17,7,B7_N2,PIN_E17,2.5 V,,,,,
HEX0[1],Output,PIN_F22,7,B7_N0,PIN_F22,2.5 V,,,,,
HEX0[0],Output,PIN_G18,7,B7_N2,PIN_G18,2.5 V,,,,,
HEX1[6],Output,PIN_U24,5,B5_N0,PIN_U24,2.5 V,,,,,
HEX1[5],Output,PIN_U23,5,B5_N1,PIN_U23,2.5 V,,,,,
HEX1[4],Output,PIN_W25,5,B5_N1,PIN_W25,2.5 V,,,,,
HEX1[3],Output,PIN_W22,5,B5_N0,PIN_W22,2.5 V,,,,,
HEX1[2],Output,PIN_W21,5,B5_N1,PIN_W21,2.5 V,,,,,
HEX1[1],Output,PIN_Y22,5,B5_N0,PIN_Y22,2.5 V,,,,,
HEX1[0],Output,PIN_M24,6,B6_N2,PIN_M24,2.5 V,,,,,
KEY[3],Input,PIN_R24,5,B5_N0,PIN_R24,2.5 V,,,,,
KEY[2],Input,PIN_N21,6,B6_N2,PIN_N21,2.5 V,,,,,
KEY[1],Input,PIN_M21,6,B6_N1,PIN_M21,2.5 V,,,,,
KEY[0],Input,PIN_M23,6,B6_N2,PIN_M23,2.5 V,,,,,
OTG_ADDR[1],Output,PIN_C3,8,B8_N2,PIN_C3,2.5 V,,,,,
OTG_ADDR[0],Output,PIN_H7,1,B1_N0,PIN_H7,2.5 V,,,,,
OTG_CS_N,Output,PIN_A3,8,B8_N2,PIN_A3,2.5 V,,,,,
OTG_DATA[15],Bidir,PIN_G4,1,B1_N0,PIN_G4,2.5 V,,,,,
OTG_DATA[14],Bidir,PIN_F3,1,B1_N0,PIN_F3,2.5 V,,,,,
OTG_DATA[13],Bidir,PIN_F1,1,B1_N1,PIN_F1,2.5 V,,,,,
OTG_DATA[12],Bidir,PIN_G3,1,B1_N0,PIN_G3,2.5 V,,,,,
OTG_DATA[11],Bidir,PIN_G2,1,B1_N1,PIN_G2,2.5 V,,,,,
OTG_DATA[10],Bidir,PIN_G1,1,B1_N1,PIN_G1,2.5 V,,,,,
OTG_DATA[9],Bidir,PIN_H4,1,B1_N0,PIN_H4,2.5 V,,,,,
OTG_DATA[8],Bidir,PIN_H3,1,B1_N0,PIN_H3,2.5 V,,,,,
OTG_DATA[7],Bidir,PIN_H6,1,B1_N0,PIN_H6,2.5 V,,,,,
OTG_DATA[6],Bidir,PIN_J7,1,B1_N1,PIN_J7,2.5 V,,,,,
OTG_DATA[5],Bidir,PIN_J3,1,B1_N1,PIN_J3,2.5 V,,,,,
OTG_DATA[4],Bidir,PIN_J4,1,B1_N1,PIN_J4,2.5 V,,,,,
OTG_DATA[3],Bidir,PIN_K3,1,B1_N1,PIN_K3,2.5 V,,,,,
OTG_DATA[2],Bidir,PIN_J5,1,B1_N1,PIN_J5,2.5 V,,,,,
OTG_DATA[1],Bidir,PIN_K4,1,B1_N1,PIN_K4,2.5 V,,,,,
OTG_DATA[0],Bidir,PIN_J6,1,B1_N1,PIN_J6,2.5 V,,,,,
OTG_INT,Input,PIN_D5,8,B8_N2,PIN_D5,2.5 V,,,,,
OTG_RD_N,Output,PIN_B3,8,B8_N2,PIN_B3,2.5 V,,,,,
OTG_RST_N,Output,PIN_C5,8,B8_N2,PIN_C5,2.5 V,,,,,
OTG_WR_N,Output,PIN_A4,8,B8_N2,PIN_A4,2.5 V,,,,,
VGA_B[7],Output,PIN_D12,8,B8_N0,PIN_D12,2.5 V,,,,,
VGA_B[6],Output,PIN_D11,8,B8_N1,PIN_D11,2.5 V,,,,,
VGA_B[5],Output,PIN_C12,8,B8_N0,PIN_C12,2.5 V,,,,,
VGA_B[4],Output,PIN_A11,8,B8_N0,PIN_A11,2.5 V,,,,,
VGA_B[3],Output,PIN_B11,8,B8_N0,PIN_B11,2.5 V,,,,,
VGA_B[2],Output,PIN_C11,8,B8_N1,PIN_C11,2.5 V,,,,,
VGA_B[1],Output,PIN_A10,8,B8_N0,PIN_A10,2.5 V,,,,,
VGA_B[0],Output,PIN_B10,8,B8_N0,PIN_B10,2.5 V,,,,,
VGA_BLANK_N,Output,PIN_F11,8,B8_N1,PIN_F11,2.5 V,,,,,
VGA_CLK,Output,PIN_A12,8,B8_N0,PIN_A12,2.5 V,,,,,
VGA_G[7],Output,PIN_C9,8,B8_N1,PIN_C9,2.5 V,,,,,
VGA_G[6],Output,PIN_F10,8,B8_N1,PIN_F10,2.5 V,,,,,
VGA_G[5],Output,PIN_B8,8,B8_N1,PIN_B8,2.5 V,,,,,
VGA_G[4],Output,PIN_C8,8,B8_N1,PIN_C8,2.5 V,,,,,
VGA_G[3],Output,PIN_H12,8,B8_N1,PIN_H12,2.5 V,,,,,
VGA_G[2],Output,PIN_F8,8,B8_N2,PIN_F8,2.5 V,,,,,
VGA_G[1],Output,PIN_G11,8,B8_N1,PIN_G11,2.5 V,,,,,
VGA_G[0],Output,PIN_G8,8,B8_N2,PIN_G8,2.5 V,,,,,
VGA_HS,Output,PIN_G13,8,B8_N0,PIN_G13,2.5 V,,,,,
VGA_R[7],Output,PIN_H10,8,B8_N1,PIN_H10,2.5 V,,,,,
VGA_R[6],Output,PIN_H8,8,B8_N2,PIN_H8,2.5 V,,,,,
VGA_R[5],Output,PIN_J12,8,B8_N0,PIN_J12,2.5 V,,,,,
VGA_R[4],Output,PIN_G10,8,B8_N1,PIN_G10,2.5 V,,,,,
VGA_R[3],Output,PIN_F12,8,B8_N1,PIN_F12,2.5 V,,,,,
VGA_R[2],Output,PIN_D10,8,B8_N1,PIN_D10,2.5 V,,,,,
VGA_R[1],Output,PIN_E11,8,B8_N1,PIN_E11,2.5 V,,,,,
VGA_R[0],Output,PIN_E12,8,B8_N1,PIN_E12,2.5 V,,,,,
VGA_SYNC_N,Output,PIN_C10,8,B8_N0,PIN_C10,2.5 V,,,,,
VGA_VS,Output,PIN_C13,8,B8_N0,PIN_C13,2.5 V,,,,,
altera_reserved_tck,Input,,,,PIN_P5,,,,,,
altera_reserved_tdi,Input,,,,PIN_P7,,,,,,
altera_reserved_tdo,Output,,,,PIN_P6,,,,,,
altera_reserved_tms,Input,,,,PIN_P8,,,,,,
