3c211cb7db29 ("ASoC: cs42l42: Use PLL for SCLK > 12.288MHz")
b962bae81fa4 ("ASoC: cs42l42: Add PLL configuration for 44.1kHz/16-bit")
f1040e86f83b ("ASoC: cs42l42: PLL must be running when changing MCLK_SRC_SEL")
4b38da6ffd62 ("ASoC: cs42l42: Add support for 2400000 Bit clock")
f5b49d98516c ("ASoC: cs42l42: Add support for 2304000 Bit clock")
1c52825c38fc ("ASoC: cs42l42: Fix 1536000 Bit Clock instability")
c26a5289e865 ("ASoC: cs42l42: Add support for set_jack calls")
b7d00776ebf7 ("ASoC: cs42l42: Wait for PLL to lock before switching to it")
882589bb707b ("ASoC: cs42l42: Only start PLL if it is needed")
0ea23660c717 ("ASoC: cs42l42: Wait at least 150us after writing SCLK_PRESENT")
2cdba9b045c7 ("ASoC: cs42l42: Use bclk from hw_params if set_sysclk was not called")
c5b8ee0879bc ("ASoC: cs42l42: Report jack and button detection")
43fc357199f9 ("ASoC: cs42l42: Set clock source for both ways of stream")
19325cfea044 ("ASoC: cs42l42: Always wait at least 3ms after reset")
15013240fcf7 ("ASoC: cs42l42: Don't enable/disable regulator at Bias Level")
2bdc4f5c6838 ("ASoC: cs42l42: Fix channel width support")
