# Copyright (C) 2021  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
# File: Z:\repos\fpgaclock\FPGA_CLOCK.csv
# Generated on: Wed Dec  1 22:16:57 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
add_button_raw,Input,PIN_M16,5,B5_N0,PIN_M16,3.3-V LVTTL,,,,,
beep_button_raw,Input,PIN_E16,6,B6_N0,PIN_E16,3.3-V LVTTL,,,,,
beep_port,Output,PIN_C11,7,B7_N0,PIN_C11,3.3-V LVTTL,,,,,
clk,Input,PIN_E1,1,B1_N0,PIN_E1,3.3-V LVTTL,,,,,
led_beep_enabled_port,Output,PIN_D9,7,B7_N0,PIN_D9,3.3-V LVTTL,,,,,
rst,Input,PIN_N13,5,B5_N0,PIN_N13,3.3-V LVTTL,,,,,
seg_data_port[7],Output,PIN_R16,5,B5_N0,PIN_R16,3.3-V LVTTL,,,,,
seg_data_port[6],Output,PIN_N15,5,B5_N0,PIN_N15,3.3-V LVTTL,,,,,
seg_data_port[5],Output,PIN_N12,4,B4_N0,PIN_N12,3.3-V LVTTL,,,,,
seg_data_port[4],Output,PIN_P15,5,B5_N0,PIN_P15,3.3-V LVTTL,,,,,
seg_data_port[3],Output,PIN_T15,4,B4_N0,PIN_T15,3.3-V LVTTL,,,,,
seg_data_port[2],Output,PIN_P16,5,B5_N0,PIN_P16,3.3-V LVTTL,,,,,
seg_data_port[1],Output,PIN_N16,5,B5_N0,PIN_N16,3.3-V LVTTL,,,,,
seg_data_port[0],Output,PIN_R14,4,B4_N0,PIN_R14,3.3-V LVTTL,,,,,
seg_sel_port[5],Output,PIN_M11,4,B4_N0,PIN_M11,3.3-V LVTTL,,,,,
seg_sel_port[4],Output,PIN_P11,4,B4_N0,PIN_P11,3.3-V LVTTL,,,,,
seg_sel_port[3],Output,PIN_N11,4,B4_N0,PIN_N11,3.3-V LVTTL,,,,,
seg_sel_port[2],Output,PIN_M10,4,B4_N0,PIN_M10,3.3-V LVTTL,,,,,
seg_sel_port[1],Output,PIN_P9,4,B4_N0,PIN_P9,3.3-V LVTTL,,,,,
seg_sel_port[0],Output,PIN_N9,4,B4_N0,PIN_N9,3.3-V LVTTL,,,,,
set_button_raw,Input,PIN_M15,5,B5_N0,PIN_M15,3.3-V LVTTL,,,,,
