<stg><name>keccak_absorb.1_Pipeline_VITIS_LOOP_409_4</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:2 %add_ln384_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %add_ln384

]]></Node>
<StgValue><ssdm name="add_ln384_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %m_offset_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %m_offset

]]></Node>
<StgValue><ssdm name="m_offset_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc42:0 %i_66 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_66"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc42:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc42:2 %icmp_ln409 = icmp_eq  i5 %i_66, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln409"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc42:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc42:4 %add_ln409 = add i5 %i_66, i5 1

]]></Node>
<StgValue><ssdm name="add_ln409"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc42:5 %br_ln409 = br i1 %icmp_ln409, void %for.inc42.split, void %for.end44.exitStub

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
for.inc42.split:0 %i_84_cast10 = zext i5 %i_66

]]></Node>
<StgValue><ssdm name="i_84_cast10"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc42.split:2 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_66, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="8">
<![CDATA[
for.inc42.split:3 %zext_ln31 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc42.split:4 %add_ln31 = add i12 %zext_ln31, i12 %m_offset_read

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="12">
<![CDATA[
for.inc42.split:5 %zext_ln31_46 = zext i12 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_46"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc42.split:6 %add_ln31_22 = add i13 %zext_ln31_46, i13 %add_ln384_read

]]></Node>
<StgValue><ssdm name="add_ln31_22"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="13">
<![CDATA[
for.inc42.split:7 %zext_ln31_47 = zext i13 %add_ln31_22

]]></Node>
<StgValue><ssdm name="zext_ln31_47"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:8 %sm_addr = getelementptr i8 %sm, i64 0, i64 %zext_ln31_47

]]></Node>
<StgValue><ssdm name="sm_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:9 %sm_load = load i13 %sm_addr

]]></Node>
<StgValue><ssdm name="sm_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc42.split:10 %add_ln31_23 = add i13 %add_ln31_22, i13 1

]]></Node>
<StgValue><ssdm name="add_ln31_23"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="13">
<![CDATA[
for.inc42.split:11 %zext_ln31_48 = zext i13 %add_ln31_23

]]></Node>
<StgValue><ssdm name="zext_ln31_48"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:12 %sm_addr_25 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_48

]]></Node>
<StgValue><ssdm name="sm_addr_25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:13 %sm_load_8 = load i13 %sm_addr_25

]]></Node>
<StgValue><ssdm name="sm_load_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:39 %s_addr = getelementptr i64 %s, i64 0, i64 %i_84_cast10

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="5">
<![CDATA[
for.inc42.split:40 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc42.split:43 %store_ln409 = store i5 %add_ln409, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln409"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0">
<![CDATA[
for.end44.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:9 %sm_load = load i13 %sm_addr

]]></Node>
<StgValue><ssdm name="sm_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:13 %sm_load_8 = load i13 %sm_addr_25

]]></Node>
<StgValue><ssdm name="sm_load_8"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc42.split:14 %add_ln31_24 = add i13 %add_ln31_22, i13 2

]]></Node>
<StgValue><ssdm name="add_ln31_24"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="13">
<![CDATA[
for.inc42.split:15 %zext_ln31_49 = zext i13 %add_ln31_24

]]></Node>
<StgValue><ssdm name="zext_ln31_49"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:16 %sm_addr_26 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_49

]]></Node>
<StgValue><ssdm name="sm_addr_26"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:17 %sm_load_9 = load i13 %sm_addr_26

]]></Node>
<StgValue><ssdm name="sm_load_9"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc42.split:18 %add_ln31_25 = add i13 %add_ln31_22, i13 3

]]></Node>
<StgValue><ssdm name="add_ln31_25"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="13">
<![CDATA[
for.inc42.split:19 %zext_ln31_50 = zext i13 %add_ln31_25

]]></Node>
<StgValue><ssdm name="zext_ln31_50"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:20 %sm_addr_27 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_50

]]></Node>
<StgValue><ssdm name="sm_addr_27"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:21 %sm_load_10 = load i13 %sm_addr_27

]]></Node>
<StgValue><ssdm name="sm_load_10"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="5">
<![CDATA[
for.inc42.split:40 %s_load = load i5 %s_addr

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:17 %sm_load_9 = load i13 %sm_addr_26

]]></Node>
<StgValue><ssdm name="sm_load_9"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:21 %sm_load_10 = load i13 %sm_addr_27

]]></Node>
<StgValue><ssdm name="sm_load_10"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc42.split:22 %add_ln31_26 = add i13 %add_ln31_22, i13 4

]]></Node>
<StgValue><ssdm name="add_ln31_26"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="13">
<![CDATA[
for.inc42.split:23 %zext_ln31_51 = zext i13 %add_ln31_26

]]></Node>
<StgValue><ssdm name="zext_ln31_51"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:24 %sm_addr_28 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_51

]]></Node>
<StgValue><ssdm name="sm_addr_28"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:25 %sm_load_11 = load i13 %sm_addr_28

]]></Node>
<StgValue><ssdm name="sm_load_11"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc42.split:26 %add_ln31_27 = add i13 %add_ln31_22, i13 5

]]></Node>
<StgValue><ssdm name="add_ln31_27"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="13">
<![CDATA[
for.inc42.split:27 %zext_ln31_52 = zext i13 %add_ln31_27

]]></Node>
<StgValue><ssdm name="zext_ln31_52"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:28 %sm_addr_29 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_52

]]></Node>
<StgValue><ssdm name="sm_addr_29"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:29 %sm_load_12 = load i13 %sm_addr_29

]]></Node>
<StgValue><ssdm name="sm_load_12"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="57" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:25 %sm_load_11 = load i13 %sm_addr_28

]]></Node>
<StgValue><ssdm name="sm_load_11"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:29 %sm_load_12 = load i13 %sm_addr_29

]]></Node>
<StgValue><ssdm name="sm_load_12"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc42.split:30 %add_ln31_28 = add i13 %add_ln31_22, i13 6

]]></Node>
<StgValue><ssdm name="add_ln31_28"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="13">
<![CDATA[
for.inc42.split:31 %zext_ln31_53 = zext i13 %add_ln31_28

]]></Node>
<StgValue><ssdm name="zext_ln31_53"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:32 %sm_addr_30 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_53

]]></Node>
<StgValue><ssdm name="sm_addr_30"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:33 %sm_load_13 = load i13 %sm_addr_30

]]></Node>
<StgValue><ssdm name="sm_load_13"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc42.split:34 %add_ln31_29 = add i13 %add_ln31_22, i13 7

]]></Node>
<StgValue><ssdm name="add_ln31_29"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="13">
<![CDATA[
for.inc42.split:35 %zext_ln31_54 = zext i13 %add_ln31_29

]]></Node>
<StgValue><ssdm name="zext_ln31_54"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:36 %sm_addr_31 = getelementptr i8 %sm, i64 0, i64 %zext_ln31_54

]]></Node>
<StgValue><ssdm name="sm_addr_31"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:37 %sm_load_14 = load i13 %sm_addr_31

]]></Node>
<StgValue><ssdm name="sm_load_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc42.split:1 %specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln386"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:33 %sm_load_13 = load i13 %sm_addr_30

]]></Node>
<StgValue><ssdm name="sm_load_13"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="13">
<![CDATA[
for.inc42.split:37 %sm_load_14 = load i13 %sm_addr_31

]]></Node>
<StgValue><ssdm name="sm_load_14"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc42.split:38 %r_5_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %sm_load_14, i8 %sm_load_13, i8 %sm_load_12, i8 %sm_load_11, i8 %sm_load_10, i8 %sm_load_9, i8 %sm_load_8, i8 %sm_load

]]></Node>
<StgValue><ssdm name="r_5_7"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc42.split:41 %xor_ln410 = xor i64 %s_load, i64 %r_5_7

]]></Node>
<StgValue><ssdm name="xor_ln410"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc42.split:42 %store_ln410 = store i64 %xor_ln410, i5 %s_addr

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
for.inc42.split:44 %br_ln409 = br void %for.inc42

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
