automat nest loop acceler fpgas soft cgra overlay cheng liu cheung hayden kwok hay depart electr electron engin univers hong kong email liucheng hcng hso abstract offload comput intens nest loop execut fpga acceler demonstr numer research effect perform enhanc techniqu numer applic domain construct accel ator high design product research increas turn overlay architectur intermedi generat target built top shelf fpgas achiev desir perform overhead trade remain major product challeng complex applic specif custom larg design space cover multipl architectur paramet need work automat nest loop acceler framework util regular soft coars grain reconfigur array gra overlay present high level resourc constraint framework automat custom overlay architectur design paramet high level compil option well communic acceler host processor optim perform applic experi cost minut addit tool time propos custom process time addit speedup baselin acceler generat framework custom compar equival softwar run host arm processor zedboard acceler achiev time http onlin mar news archit comput sigarch synthesi architectur grain coars specif applic fpgas comput dataflow effici energi lin symposium intern annual ieee fccm machin comput custom programm field compil runtim overlay cost adjust stitt cool ieee confer intern case system embed synthesi architectur compil applic processor reconfigur base cgra instruct compound generat automat retarget miniskar print ahead electron journal intern methodolog design architectur array reconfigur grain coars specif applic zhou march symposium ieee annual fccm machin comput custom programm field erat gen array reconfigur custom totem hauck compton symposium intern annual ieee fccm machin comput custom programm field fpgas xilinx builder overlay rapid lemieux koch yue csur survey comput acm softwar system survey comput reconfigur hauck compton technolog video imag signal system process signal vlsi journal survey process signal digit comput reconfigur burleson tessier dec confer intern fpt technolog programm field processor soft fpga base block dsp idea maskel 