{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.510018",
   "Default View_TopLeft":"-141,-378",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CPU_RESET -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_GPIO_BTNU -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port port-id_SIM_UART_TXD -pg 1 -lvl 7 -x 1930 -y 470 -defaultsOSRD
preplace port port-id_GPIO_BTND -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace portBus GPIO_LED -pg 1 -lvl 7 -x 1930 -y 230 -defaultsOSRD
preplace portBus CLK_100_P -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace portBus CLK_100_N -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace inst axi4lite_standalone_master -pg 1 -lvl 4 -x 1170 -y 80 -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinBusDir AMCI_MOSI left -pinBusY AMCI_MOSI 0L -pinBusDir AMCI_MISO left -pinBusY AMCI_MISO 20L -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 40L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 60L
preplace inst axi_gpio_leds -pg 1 -lvl 6 -x 1770 -y 210 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_gpio_switches -pg 1 -lvl 6 -x 1770 -y 70 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 20R -pinDir GPIO.gpio_io_i right -pinY GPIO.gpio_io_i 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_uart -pg 1 -lvl 6 -x 1770 -y 450 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 0R -pinDir UART.tx right -pinY UART.tx 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir interrupt right -pinY interrupt 40R
preplace inst up_button -pg 1 -lvl 2 -x 510 -y 320 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst down_button -pg 1 -lvl 3 -x 870 -y 260 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 140L -pinDir Q right -pinY Q 40R
preplace inst controller_0 -pg 1 -lvl 3 -x 870 -y 60 -swap {1 0 2 3 4} -defaultsOSRD -pinDir CLK left -pinY CLK 20L -pinDir RESETN left -pinY RESETN 0L -pinDir BUTTON left -pinY BUTTON 40L -pinBusDir AMCI_MOSI right -pinBusY AMCI_MOSI 20R -pinBusDir AMCI_MISO right -pinBusY AMCI_MISO 40R
preplace inst controller_1 -pg 1 -lvl 4 -x 1170 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22 20 21} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir BUTTON left -pinY BUTTON 40L -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 0L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 20L
preplace inst system_reset -pg 1 -lvl 2 -x 510 -y 120 -swap {3 0 1 2 4 5 6 7 9 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 60L -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1470 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 60 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 40 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 101 100} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 10L -pinDir S01_AXI left -pinY S01_AXI 190L -pinDir M00_AXI right -pinY M00_AXI 140R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI right -pinY M02_AXI 380R -pinDir aclk left -pinY aclk 230L -pinDir aresetn left -pinY aresetn 210L
preplace inst switch_sim -pg 1 -lvl 6 -x 1770 -y 350 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst clock_buffer -pg 1 -lvl 1 -x 170 -y 180 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinDir CLK_IN_D.IBUF_DS_P left -pinY CLK_IN_D.IBUF_DS_P 20L -pinDir CLK_IN_D.IBUF_DS_N left -pinY CLK_IN_D.IBUF_DS_N 40L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R
preplace netloc IBUF_DS_N_0_1 1 0 1 NJ 220
preplace netloc IBUF_DS_P_0_1 1 0 1 NJ 200
preplace netloc PIN_0_1 1 0 2 NJ 340 NJ
preplace netloc PIN_0_2 1 0 3 NJ 400 NJ 400 NJ
preplace netloc axi4_lite_master_0_AMCI_MISO 1 3 1 N 100
preplace netloc axi_gpio_0_gpio_io_o 1 6 1 NJ 230
preplace netloc axi_uartlite_0_tx 1 6 1 NJ 470
preplace netloc button_0_Q 1 2 1 710 100n
preplace netloc button_0_Q1 1 3 1 N 300
preplace netloc controller_0_AMCI_MOSI 1 3 1 N 80
preplace netloc ext_reset_in_0_1 1 0 2 NJ 120 NJ
preplace netloc switch_sim_dout 1 6 1 1910 110n
preplace netloc system_clock_clk100mhz 1 1 5 320 260 730 160 1010 360 1330 10 1610
preplace netloc system_reset_interconnect_aresetn 1 2 3 N 200 NJ 200 1310J
preplace netloc system_reset_peripheral_aresetn 1 2 4 690 180 1030 510 NJ 510 1630
preplace netloc axi4lite_standalone_master_M_AXI 1 4 1 N 80
preplace netloc axi_interconnect_M02_AXI 1 5 1 N 450
preplace netloc controller1_0_M_AXI 1 4 1 N 260
preplace netloc smartconnect_0_M00_AXI 1 5 1 N 210
preplace netloc smartconnect_0_M01_AXI 1 5 1 N 70
levelinfo -pg 1 0 170 510 870 1170 1470 1770 1930
pagesize -pg 1 -db -bbox -sgen -170 0 2090 550
",
   "No Loops_ScaleFactor":"0.781875",
   "No Loops_TopLeft":"-162,-280",
   "Reduced Jogs_ScaleFactor":"0.494263",
   "Reduced Jogs_TopLeft":"-142,-370",
   "font_comment_0":"12",
   "font_comment_1":"12",
   "font_comment_2":"12",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 120 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 410 -y 100 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc reset_1 1 0 2 NJ 120 220J
preplace netloc system_clock_clk100mhz 1 1 1 NJ 60
levelinfo -pg 1 0 120 410 600
pagesize -pg 1 -db -bbox -sgen -140 0 600 200
",
   "linktoobj_comment_2":"/axi_uart",
   "linktotype_comment_2":"bd_cell"
}
{
   ""da_axi4_cnt"":"4",
   ""da_board_cnt"":"4",
   ""da_clkrst_cnt"":"4"
}
