#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001a53b86ba60 .scope module, "Mips" "Mips" 2 10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v000001a53b8f2380_0 .net "aluCtr", 2 0, v000001a53b886100_0;  1 drivers
v000001a53b8f2740_0 .net "aluSrc", 0 0, v000001a53b8866a0_0;  1 drivers
v000001a53b8f0940_0 .net "aluSrc_mux_out", 31 0, L_000001a53b8f1d40;  1 drivers
v000001a53b8f1980_0 .net "alu_out", 31 0, v000001a53b886560_0;  1 drivers
v000001a53b8f09e0_0 .net "branch", 0 0, v000001a53b886740_0;  1 drivers
o000001a53b8944c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a53b8f1de0_0 .net "clk", 0 0, o000001a53b8944c8;  0 drivers
v000001a53b8f1660_0 .net "dm_out", 31 0, L_000001a53b88a9b0;  1 drivers
v000001a53b8f0ee0_0 .net "extOp", 0 0, v000001a53b887500_0;  1 drivers
v000001a53b8f2560_0 .net "ext_imm", 31 0, v000001a53b8eeb20_0;  1 drivers
v000001a53b8f0f80_0 .net "ins", 31 0, L_000001a53b88abe0;  1 drivers
v000001a53b8f1ca0_0 .net "jump", 0 0, v000001a53b886240_0;  1 drivers
v000001a53b8f0b20_0 .net "memWr", 0 0, v000001a53b886420_0;  1 drivers
v000001a53b8f1160_0 .net "memread", 0 0, v000001a53b8862e0_0;  1 drivers
v000001a53b8f1020_0 .net "memtoReg", 0 0, v000001a53b887460_0;  1 drivers
v000001a53b8f1700_0 .net "pc_cur", 31 0, v000001a53b8ee260_0;  1 drivers
v000001a53b8f0da0_0 .net "pc_next", 31 0, v000001a53b8eec60_0;  1 drivers
v000001a53b8f2060_0 .net "rWin", 4 0, L_000001a53b8f1b60;  1 drivers
v000001a53b8f1840_0 .net "regDst", 0 0, v000001a53b886a60_0;  1 drivers
v000001a53b8f10c0_0 .net "regWr", 0 0, v000001a53b887640_0;  1 drivers
v000001a53b8f22e0_0 .net "rin", 31 0, L_000001a53b8f1ac0;  1 drivers
v000001a53b8f0bc0_0 .net "routa", 31 0, L_000001a53b8f3fd0;  1 drivers
v000001a53b8f1a20_0 .net "routb", 31 0, L_000001a53b8f41b0;  1 drivers
o000001a53b894b58 .functor BUFZ 1, C4<z>; HiZ drive
v000001a53b8f2100_0 .net "rst", 0 0, o000001a53b894b58;  0 drivers
v000001a53b8f0d00_0 .net "zero", 0 0, L_000001a53b8f1340;  1 drivers
L_000001a53b8f13e0 .part v000001a53b886560_0, 2, 10;
L_000001a53b8f17a0 .part L_000001a53b88abe0, 0, 16;
L_000001a53b8f15c0 .part v000001a53b8ee260_0, 2, 10;
L_000001a53b8f1e80 .part L_000001a53b88abe0, 16, 5;
L_000001a53b8f1c00 .part L_000001a53b88abe0, 11, 5;
L_000001a53b8f38f0 .part L_000001a53b88abe0, 0, 16;
L_000001a53b8f35d0 .part L_000001a53b88abe0, 0, 26;
L_000001a53b8f3f30 .part L_000001a53b88abe0, 21, 5;
L_000001a53b8f2ef0 .part L_000001a53b88abe0, 16, 5;
S_000001a53b86bbf0 .scope module, "alu" "alu" 2 37, 3 2 0, S_000001a53b86ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "aluop";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
L_000001a53bc40088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a53b887a00_0 .net/2u *"_ivl_0", 31 0, L_000001a53bc40088;  1 drivers
v000001a53b887000_0 .net *"_ivl_2", 0 0, L_000001a53b8f0e40;  1 drivers
L_000001a53bc400d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001a53b8861a0_0 .net/2s *"_ivl_4", 1 0, L_000001a53bc400d0;  1 drivers
L_000001a53bc40118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a53b8871e0_0 .net/2s *"_ivl_6", 1 0, L_000001a53bc40118;  1 drivers
v000001a53b887280_0 .net *"_ivl_8", 1 0, L_000001a53b8f1200;  1 drivers
v000001a53b887be0_0 .net "a", 31 0, L_000001a53b8f3fd0;  alias, 1 drivers
v000001a53b887dc0_0 .net "aluop", 2 0, v000001a53b886100_0;  alias, 1 drivers
v000001a53b887780_0 .net "b", 31 0, L_000001a53b8f41b0;  alias, 1 drivers
v000001a53b886560_0 .var "result", 31 0;
v000001a53b887e60_0 .net "zero", 0 0, L_000001a53b8f1340;  alias, 1 drivers
E_000001a53b881d20 .event anyedge, v000001a53b887780_0, v000001a53b887be0_0, v000001a53b887dc0_0;
L_000001a53b8f0e40 .cmp/eq 32, v000001a53b886560_0, L_000001a53bc40088;
L_000001a53b8f1200 .functor MUXZ 2, L_000001a53bc40118, L_000001a53bc400d0, L_000001a53b8f0e40, C4<>;
L_000001a53b8f1340 .part L_000001a53b8f1200, 0, 1;
S_000001a53b865ab0 .scope module, "aluSrc_mux" "mux" 2 49, 4 1 0, S_000001a53b86ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "ctrl_src";
    .port_info 3 /OUTPUT 32 "dout";
P_000001a53b882020 .param/l "width" 0 4 1, +C4<00000000000000000000000000100000>;
v000001a53b887f00_0 .net "a", 31 0, L_000001a53b8f41b0;  alias, 1 drivers
v000001a53b886ba0_0 .net "b", 31 0, v000001a53b8eeb20_0;  alias, 1 drivers
v000001a53b887320_0 .net "ctrl_src", 0 0, v000001a53b8866a0_0;  alias, 1 drivers
v000001a53b886ce0_0 .net "dout", 31 0, L_000001a53b8f1d40;  alias, 1 drivers
L_000001a53b8f1d40 .functor MUXZ 32, L_000001a53b8f41b0, v000001a53b8eeb20_0, v000001a53b8866a0_0, C4<>;
S_000001a53b865c40 .scope module, "ctrl" "ctrl" 2 57, 5 1 0, S_000001a53b86ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ins";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "Jump";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "MemRead";
    .port_info 9 /OUTPUT 3 "AluOp";
    .port_info 10 /OUTPUT 1 "extOp";
P_000001a53b862520 .param/l "ADD" 0 5 32, C4<100000>;
P_000001a53b862558 .param/l "ADDI" 0 5 23, C4<001000>;
P_000001a53b862590 .param/l "ADDIU" 0 5 24, C4<001001>;
P_000001a53b8625c8 .param/l "AND" 0 5 33, C4<100100>;
P_000001a53b862600 .param/l "BEQ" 0 5 25, C4<000100>;
P_000001a53b862638 .param/l "J" 0 5 26, C4<000010>;
P_000001a53b862670 .param/l "LUI" 0 5 27, C4<001111>;
P_000001a53b8626a8 .param/l "LW" 0 5 28, C4<100011>;
P_000001a53b8626e0 .param/l "OR" 0 5 34, C4<100101>;
P_000001a53b862718 .param/l "ORI" 0 5 29, C4<001101>;
P_000001a53b862750 .param/l "R" 0 5 22, C4<000000>;
P_000001a53b862788 .param/l "SLT" 0 5 35, C4<101010>;
P_000001a53b8627c0 .param/l "SUB" 0 5 36, C4<100010>;
P_000001a53b8627f8 .param/l "SW" 0 5 30, C4<101011>;
P_000001a53b862830 .param/l "XOR" 0 5 37, C4<100110>;
v000001a53b8866a0_0 .var "ALUSrc", 0 0;
v000001a53b886100_0 .var "AluOp", 2 0;
v000001a53b886740_0 .var "Branch", 0 0;
v000001a53b886240_0 .var "Jump", 0 0;
v000001a53b8862e0_0 .var "MemRead", 0 0;
v000001a53b886420_0 .var "MemWrite", 0 0;
v000001a53b887460_0 .var "MemtoReg", 0 0;
v000001a53b886a60_0 .var "RegDst", 0 0;
v000001a53b887640_0 .var "RegWrite", 0 0;
v000001a53b8864c0_0 .net *"_ivl_1", 5 0, L_000001a53b8f3350;  1 drivers
v000001a53b887500_0 .var "extOp", 0 0;
v000001a53b8867e0_0 .net "func", 5 0, L_000001a53b8f3030;  1 drivers
v000001a53b886880_0 .net "ins", 31 0, L_000001a53b88abe0;  alias, 1 drivers
v000001a53b8875a0_0 .net "op", 0 0, L_000001a53b8f4570;  1 drivers
E_000001a53b8818a0 .event anyedge, v000001a53b8875a0_0, v000001a53b8867e0_0;
L_000001a53b8f3350 .part L_000001a53b88abe0, 26, 6;
L_000001a53b8f4570 .part L_000001a53b8f3350, 0, 1;
L_000001a53b8f3030 .part L_000001a53b88abe0, 0, 6;
S_000001a53b865dd0 .scope module, "dm" "dm" 2 39, 6 1 0, S_000001a53b86ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /INPUT 32 "din";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "dout";
L_000001a53b88a9b0 .functor BUFZ 32, L_000001a53b8f18e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a53b886920_0 .net *"_ivl_0", 31 0, L_000001a53b8f18e0;  1 drivers
v000001a53b8869c0_0 .net *"_ivl_2", 11 0, L_000001a53b8f12a0;  1 drivers
L_000001a53bc40160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a53b886b00_0 .net *"_ivl_5", 1 0, L_000001a53bc40160;  1 drivers
v000001a53b8876e0_0 .net "addr", 11 2, L_000001a53b8f13e0;  1 drivers
v000001a53b887820_0 .net "clk", 0 0, o000001a53b8944c8;  alias, 0 drivers
v000001a53b886c40_0 .net "din", 31 0, L_000001a53b8f41b0;  alias, 1 drivers
v000001a53b8eebc0 .array "dm", 0 1023, 31 0;
v000001a53b8ee4e0_0 .net "dout", 31 0, L_000001a53b88a9b0;  alias, 1 drivers
v000001a53b8eeda0_0 .net "we", 0 0, v000001a53b886420_0;  alias, 1 drivers
E_000001a53b881260 .event posedge, v000001a53b887820_0;
L_000001a53b8f18e0 .array/port v000001a53b8eebc0, L_000001a53b8f12a0;
L_000001a53b8f12a0 .concat [ 10 2 0 0], L_000001a53b8f13e0, L_000001a53bc40160;
S_000001a53b860870 .scope module, "extension" "extension" 2 41, 7 1 0, S_000001a53b86ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "imm16";
    .port_info 1 /INPUT 1 "extop";
    .port_info 2 /OUTPUT 32 "dout";
v000001a53b8eeb20_0 .var "dout", 31 0;
v000001a53b8efca0_0 .net "extop", 0 0, v000001a53b887500_0;  alias, 1 drivers
v000001a53b8ee760_0 .net "imm16", 15 0, L_000001a53b8f17a0;  1 drivers
E_000001a53b881560 .event anyedge, v000001a53b887500_0, v000001a53b8ee760_0;
S_000001a53b860a00 .scope module, "im" "im" 2 43, 8 1 0, S_000001a53b86ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /OUTPUT 32 "dout";
L_000001a53b88abe0 .functor BUFZ 32, L_000001a53b8f1480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a53b8ef520_0 .net *"_ivl_0", 31 0, L_000001a53b8f1480;  1 drivers
v000001a53b8ee800_0 .net *"_ivl_2", 11 0, L_000001a53b8f1520;  1 drivers
L_000001a53bc401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a53b8eeee0_0 .net *"_ivl_5", 1 0, L_000001a53bc401a8;  1 drivers
v000001a53b8ef8e0_0 .net "addr", 11 2, L_000001a53b8f15c0;  1 drivers
v000001a53b8eee40_0 .net "dout", 31 0, L_000001a53b88abe0;  alias, 1 drivers
v000001a53b8ee8a0 .array "im", 0 1023, 31 0;
L_000001a53b8f1480 .array/port v000001a53b8ee8a0, L_000001a53b8f1520;
L_000001a53b8f1520 .concat [ 10 2 0 0], L_000001a53b8f15c0, L_000001a53bc401a8;
S_000001a53b860b90 .scope module, "memtoReg_mux" "mux" 2 45, 4 1 0, S_000001a53b86ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "ctrl_src";
    .port_info 3 /OUTPUT 32 "dout";
P_000001a53b883fa0 .param/l "width" 0 4 1, +C4<00000000000000000000000000100000>;
v000001a53b8ef660_0 .net "a", 31 0, v000001a53b886560_0;  alias, 1 drivers
v000001a53b8eef80_0 .net "b", 31 0, L_000001a53b88a9b0;  alias, 1 drivers
v000001a53b8ee9e0_0 .net "ctrl_src", 0 0, v000001a53b887460_0;  alias, 1 drivers
v000001a53b8efd40_0 .net "dout", 31 0, L_000001a53b8f1ac0;  alias, 1 drivers
L_000001a53b8f1ac0 .functor MUXZ 32, v000001a53b886560_0, L_000001a53b88a9b0, v000001a53b887460_0, C4<>;
S_000001a53b85f7f0 .scope module, "npc" "npc" 2 51, 9 1 0, S_000001a53b86ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "branch";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 16 "imm16";
    .port_info 5 /INPUT 26 "imm26";
    .port_info 6 /OUTPUT 32 "nextaddr";
L_000001a53bc401f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a53b8ee940_0 .net/2u *"_ivl_0", 31 0, L_000001a53bc401f0;  1 drivers
v000001a53b8eea80_0 .net "addr", 31 0, v000001a53b8ee260_0;  alias, 1 drivers
v000001a53b8ef0c0_0 .net "branch", 0 0, v000001a53b886740_0;  alias, 1 drivers
v000001a53b8ef700_0 .net "imm16", 15 0, L_000001a53b8f38f0;  1 drivers
v000001a53b8ee300_0 .net "imm26", 25 0, L_000001a53b8f35d0;  1 drivers
v000001a53b8efe80_0 .net "jump", 0 0, v000001a53b886240_0;  alias, 1 drivers
v000001a53b8eec60_0 .var "nextaddr", 31 0;
v000001a53b8efb60_0 .net "pc4", 31 0, L_000001a53b8f1f20;  1 drivers
v000001a53b8ee440_0 .net "zero", 0 0, L_000001a53b8f1340;  alias, 1 drivers
E_000001a53b8833a0/0 .event anyedge, v000001a53b887e60_0, v000001a53b886740_0, v000001a53b8ef700_0, v000001a53b8efb60_0;
E_000001a53b8833a0/1 .event anyedge, v000001a53b886240_0, v000001a53b8eea80_0, v000001a53b8ee300_0;
E_000001a53b8833a0 .event/or E_000001a53b8833a0/0, E_000001a53b8833a0/1;
L_000001a53b8f1f20 .arith/sum 32, v000001a53b8ee260_0, L_000001a53bc401f0;
S_000001a53b85f980 .scope module, "pc" "pc" 2 53, 10 1 0, S_000001a53b86ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "nextaddr";
    .port_info 3 /OUTPUT 32 "addr";
v000001a53b8ee260_0 .var "addr", 31 0;
v000001a53b8eed00_0 .net "clk", 0 0, o000001a53b8944c8;  alias, 0 drivers
v000001a53b8efde0_0 .net "nextaddr", 31 0, v000001a53b8eec60_0;  alias, 1 drivers
v000001a53b8ee620_0 .net "rst", 0 0, o000001a53b894b58;  alias, 0 drivers
E_000001a53b8835e0 .event posedge, v000001a53b8ee620_0, v000001a53b887820_0;
S_000001a53b85fb10 .scope module, "regDst_mux" "mux" 2 47, 4 1 0, S_000001a53b86ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 1 "ctrl_src";
    .port_info 3 /OUTPUT 5 "dout";
P_000001a53b8836a0 .param/l "width" 0 4 1, +C4<00000000000000000000000000000101>;
v000001a53b8efc00_0 .net "a", 4 0, L_000001a53b8f1e80;  1 drivers
v000001a53b8eff20_0 .net "b", 4 0, L_000001a53b8f1c00;  1 drivers
v000001a53b8ef020_0 .net "ctrl_src", 0 0, v000001a53b886a60_0;  alias, 1 drivers
v000001a53b8ee080_0 .net "dout", 4 0, L_000001a53b8f1b60;  alias, 1 drivers
L_000001a53b8f1b60 .functor MUXZ 5, L_000001a53b8f1e80, L_000001a53b8f1c00, v000001a53b886a60_0, C4<>;
S_000001a53b85c380 .scope module, "registerfile" "registerfile" 2 55, 11 1 0, S_000001a53b86ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addra";
    .port_info 3 /INPUT 5 "addrb";
    .port_info 4 /INPUT 5 "addrw";
    .port_info 5 /INPUT 1 "regw";
    .port_info 6 /OUTPUT 32 "douta";
    .port_info 7 /OUTPUT 32 "doutb";
    .port_info 8 /INPUT 32 "wdata";
v000001a53b8ef160_0 .net *"_ivl_0", 31 0, L_000001a53b8f33f0;  1 drivers
v000001a53b8ef200_0 .net *"_ivl_10", 6 0, L_000001a53b8f3710;  1 drivers
L_000001a53bc402c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a53b8ef3e0_0 .net *"_ivl_13", 1 0, L_000001a53bc402c8;  1 drivers
L_000001a53bc40310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a53b8ef2a0_0 .net/2u *"_ivl_14", 31 0, L_000001a53bc40310;  1 drivers
v000001a53b8ee1c0_0 .net *"_ivl_18", 31 0, L_000001a53b8f4070;  1 drivers
L_000001a53bc40358 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a53b8ee6c0_0 .net *"_ivl_21", 26 0, L_000001a53bc40358;  1 drivers
L_000001a53bc403a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a53b8ef340_0 .net/2u *"_ivl_22", 31 0, L_000001a53bc403a0;  1 drivers
v000001a53b8ee3a0_0 .net *"_ivl_24", 0 0, L_000001a53b8f44d0;  1 drivers
v000001a53b8efa20_0 .net *"_ivl_26", 31 0, L_000001a53b8f3cb0;  1 drivers
v000001a53b8ee580_0 .net *"_ivl_28", 6 0, L_000001a53b8f4610;  1 drivers
L_000001a53bc40238 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a53b8ef480_0 .net *"_ivl_3", 26 0, L_000001a53bc40238;  1 drivers
L_000001a53bc403e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a53b8ef5c0_0 .net *"_ivl_31", 1 0, L_000001a53bc403e8;  1 drivers
L_000001a53bc40430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a53b8ef7a0_0 .net/2u *"_ivl_32", 31 0, L_000001a53bc40430;  1 drivers
L_000001a53bc40280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a53b8ef840_0 .net/2u *"_ivl_4", 31 0, L_000001a53bc40280;  1 drivers
v000001a53b8ef980_0 .net *"_ivl_6", 0 0, L_000001a53b8f3ad0;  1 drivers
v000001a53b8efac0_0 .net *"_ivl_8", 31 0, L_000001a53b8f4430;  1 drivers
v000001a53b8f0c60_0 .net "addra", 4 0, L_000001a53b8f3f30;  1 drivers
v000001a53b8f2600_0 .net "addrb", 4 0, L_000001a53b8f2ef0;  1 drivers
v000001a53b8f0a80_0 .net "addrw", 4 0, L_000001a53b8f1b60;  alias, 1 drivers
v000001a53b8f1fc0_0 .net "clk", 0 0, o000001a53b8944c8;  alias, 0 drivers
v000001a53b8f21a0_0 .net "douta", 31 0, L_000001a53b8f3fd0;  alias, 1 drivers
v000001a53b8f26a0_0 .net "doutb", 31 0, L_000001a53b8f41b0;  alias, 1 drivers
v000001a53b8f2420 .array "register", 0 31, 31 0;
v000001a53b8f2240_0 .net "regw", 0 0, v000001a53b887640_0;  alias, 1 drivers
v000001a53b8f08a0_0 .net "rst", 0 0, o000001a53b894b58;  alias, 0 drivers
v000001a53b8f24c0_0 .net "wdata", 31 0, L_000001a53b8f1ac0;  alias, 1 drivers
E_000001a53b883ce0 .event negedge, v000001a53b887820_0;
L_000001a53b8f33f0 .concat [ 5 27 0 0], L_000001a53b8f3f30, L_000001a53bc40238;
L_000001a53b8f3ad0 .cmp/ne 32, L_000001a53b8f33f0, L_000001a53bc40280;
L_000001a53b8f4430 .array/port v000001a53b8f2420, L_000001a53b8f3710;
L_000001a53b8f3710 .concat [ 5 2 0 0], L_000001a53b8f3f30, L_000001a53bc402c8;
L_000001a53b8f3fd0 .functor MUXZ 32, L_000001a53bc40310, L_000001a53b8f4430, L_000001a53b8f3ad0, C4<>;
L_000001a53b8f4070 .concat [ 5 27 0 0], L_000001a53b8f2ef0, L_000001a53bc40358;
L_000001a53b8f44d0 .cmp/ne 32, L_000001a53b8f4070, L_000001a53bc403a0;
L_000001a53b8f3cb0 .array/port v000001a53b8f2420, L_000001a53b8f4610;
L_000001a53b8f4610 .concat [ 5 2 0 0], L_000001a53b8f2ef0, L_000001a53bc403e8;
L_000001a53b8f41b0 .functor MUXZ 32, L_000001a53bc40430, L_000001a53b8f3cb0, L_000001a53b8f44d0, C4<>;
    .scope S_000001a53b86bbf0;
T_0 ;
    %wait E_000001a53b881d20;
    %load/vec4 v000001a53b887dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a53b886560_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v000001a53b887be0_0;
    %load/vec4 v000001a53b887780_0;
    %add;
    %store/vec4 v000001a53b886560_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v000001a53b887be0_0;
    %load/vec4 v000001a53b887780_0;
    %and;
    %store/vec4 v000001a53b886560_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v000001a53b887be0_0;
    %load/vec4 v000001a53b887780_0;
    %or;
    %store/vec4 v000001a53b886560_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v000001a53b887be0_0;
    %load/vec4 v000001a53b887780_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v000001a53b886560_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v000001a53b887be0_0;
    %load/vec4 v000001a53b887780_0;
    %sub;
    %store/vec4 v000001a53b886560_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v000001a53b887be0_0;
    %load/vec4 v000001a53b887780_0;
    %xor;
    %store/vec4 v000001a53b886560_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v000001a53b887780_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001a53b886560_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a53b865dd0;
T_1 ;
    %wait E_000001a53b881260;
    %load/vec4 v000001a53b8eeda0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001a53b886c40_0;
    %load/vec4 v000001a53b8876e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a53b8eebc0, 0, 4;
    %vpi_call 6 16 "//$display", "dm:%d<=%h", v000001a53b8876e0_0, v000001a53b886c40_0 {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a53b860870;
T_2 ;
    %wait E_000001a53b881560;
    %load/vec4 v000001a53b8efca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001a53b8ee760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a53b8eeb20_0, 0, 32;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v000001a53b8ee760_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001a53b8ee760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001a53b8eeb20_0, 0, 32;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001a53b860a00;
T_3 ;
    %vpi_call 8 8 "$readmemh", "code.txt", v000001a53b8ee8a0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001a53b85f7f0;
T_4 ;
    %wait E_000001a53b8833a0;
    %load/vec4 v000001a53b8ee440_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a53b8ef0c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001a53b8ef700_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v000001a53b8ef700_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %load/vec4 v000001a53b8efb60_0;
    %add;
    %store/vec4 v000001a53b8eec60_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a53b8efe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001a53b8eea80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v000001a53b8ee300_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001a53b8eec60_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001a53b8efb60_0;
    %store/vec4 v000001a53b8eec60_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001a53b85f980;
T_5 ;
    %wait E_000001a53b8835e0;
    %load/vec4 v000001a53b8ee620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 12288, 0, 32;
    %assign/vec4 v000001a53b8ee260_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a53b8efde0_0;
    %assign/vec4 v000001a53b8ee260_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a53b85c380;
T_6 ;
    %wait E_000001a53b883ce0;
    %load/vec4 v000001a53b8f2240_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001a53b8f0a80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001a53b8f24c0_0;
    %load/vec4 v000001a53b8f0a80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a53b8f2420, 0, 4;
    %vpi_call 11 20 "//$display", "reg:$%d<=%h", v000001a53b8f0a80_0, v000001a53b8f24c0_0 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a53b85c380;
T_7 ;
    %wait E_000001a53b8835e0;
    %load/vec4 v000001a53b8f08a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 12288, 0, 32;
    %load/vec4 v000001a53b8f0a80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a53b8f2420, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a53b865c40;
T_8 ;
    %wait E_000001a53b8818a0;
    %load/vec4 v000001a53b8875a0_0;
    %pad/u 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b886a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b887640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8866a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8862e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887500_0, 0, 1;
    %load/vec4 v000001a53b8867e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %jmp T_8.16;
T_8.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a53b886100_0, 0, 3;
    %jmp T_8.16;
T_8.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a53b886100_0, 0, 3;
    %jmp T_8.16;
T_8.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a53b886100_0, 0, 3;
    %jmp T_8.16;
T_8.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001a53b886100_0, 0, 3;
    %jmp T_8.16;
T_8.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001a53b886100_0, 0, 3;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001a53b886100_0, 0, 3;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8.9;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b887640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8866a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8862e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887500_0, 0, 1;
    %jmp T_8.9;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b887640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8866a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8862e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887500_0, 0, 1;
    %jmp T_8.9;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b886740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8866a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8862e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887500_0, 0, 1;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b886240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8866a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8862e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887500_0, 0, 1;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b887640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b8866a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8862e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887500_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001a53b886100_0, 0, 3;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b887640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b8866a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b887460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b8862e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b887500_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a53b886100_0, 0, 3;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b887640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b8866a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8862e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a53b886100_0, 0, 3;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b886a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b8866a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b886420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b887460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a53b8862e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a53b887500_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a53b886100_0, 0, 3;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "mips.v";
    "./datapath/alu.v";
    "./datapath/mux.v";
    "./control/ctrl.v";
    "./datapath/dm.v";
    "./datapath/extension.v";
    "./datapath/im.v";
    "./datapath/npc.v";
    "./datapath/pc.v";
    "./datapath/registerfile.v";
