module tlb #(
    parameter TLBNUM = 16
) (
    input  wire                         clk,

    //search port 0 (for fetch)
    input  wire [18:0]                  s0_vppn,
    input  wire                         s0_va_bit12,
    input  wire [9:0]                   s0_asid,
    output wire                         s0_found,
    output wire [$clog2(TLBNUM)-1:0]    s0_index,
    output wire [19:0]                  s0_ppn,
    output wire [5:0]                   s0_ps,
    output wire [1:0]                   s0_plv,
    output wire [1:0]                   s0_mat,
    output wire                         s0_d,
    output wire                         s0_v,

    //search port 1 (for load/store)
    input  wire [18:0]                  s1_vppn,
    input  wire                         s1_va_bit12,
    input  wire [9:0]                   s1_asid,
    output wire                         s1_found,
    output wire [$clog2(TLBNUM)-1:0]    s1_index,
    output wire [19:0]                  s1_ppn,
    output wire [5:0]                   s1_ps,
    output wire [1:0]                   s1_plv,
    output wire [1:0]                   s1_mat,
    output wire                         s1_d,
    output wire                         s1_v,

    //invtlb opcode
    input  wire                         invtlb_valid,
    input  wire [4:0]                   invtlb_op,

    //write port
    input  wire                         we,
    input  wire [$clog2(TLBNUM)-1:0]    w_index,
    input  wire                         w_e,
    input  wire [18:0]                  w_vppn,
    input  wire [5:0]                   w_ps,
    input  wire [9:0]                   w_asid,
    input  wire                         w_g,
    input  wire [19:0]                  w_ppn0,
    input  wire [1:0]                   w_plv0,
    input  wire [1:0]                   w_mat0,
    input  wire                         w_d0,
    input  wire                         w_v0,
    input  wire [19:0]                  w_ppn1,
    input  wire [1:0]                   w_plv1,
    input  wire [1:0]                   w_mat1,
    input  wire                         w_d1,
    input  wire                         w_v1,

    //read port
    input  wire [$clog2(TLBNUM)-1:0]    r_index,
    output wire                         r_e,
    output wire [18:0]                  r_vppn,
    output wire [5:0]                   r_ps,
    output wire [9:0]                   r_asid,
    output wire                         r_g,
    output wire [19:0]                  r_ppn0,
    output wire [1:0]                   r_plv0,
    output wire [1:0]                   r_mat0,
    output wire                         r_d0,
    output wire                         r_v0,
    output wire [19:0]                  r_ppn1,
    output wire [1:0]                   r_plv1,
    output wire [1:0]                   r_mat1,
    output wire                         r_d1,
    output wire                         r_v1

);

reg [TLBNUM-1:0]    tlb_e;
reg [TLBNUM-1:0]    tlb_ps4mb;
reg [      18:0]    tlb_vppn    [TLBNUM-1:0];
reg [       9:0]    tlb_asid    [TLBNUM-1:0];
reg                 tlb_g       [TLBNUM-1:0];
reg [      19:0]    tlb_ppn0    [TLBNUM-1:0];
reg [       1:0]    tlb_plv0    [TLBNUM-1:0];
reg [       1:0]    tlb_mat0    [TLBNUM-1:0];
reg                 tlb_d0      [TLBNUM-1:0];
reg                 tlb_v0      [TLBNUM-1:0];
reg [      19:0]    tlb_ppn1    [TLBNUM-1:0];
reg [       1:0]    tlb_plv1    [TLBNUM-1:0];
reg [       1:0]    tlb_mat1    [TLBNUM-1:0];
reg                 tlb_d1      [TLBNUM-1:0];
reg                 tlb_v1      [TLBNUM-1:0];


wire [TLBNUM-1:0]   match0;
wire [TLBNUM-1:0]   match1;
wire [       2:0]   flag    [TLBNUM-1:0];
wire [TLBNUM-1:0]   inv_match;
wire                switch0;
wire                switch1;
genvar              tlb_index;

//match generate
generate    
    for(tlb_index = 0; tlb_index < TLBNUM ; tlb_index = tlb_index + 1)
    begin:match_generate
        assign match0[tlb_index] = (s0_vppn[18:9] == tlb_vppn[tlb_index][18:9]) 
                                && (tlb_ps4mb[tlb_index] || (s0_vppn[8:0] == tlb_vppn[tlb_index][8:0])) 
                                && ((s0_asid == tlb_asid[tlb_index]) || tlb_g[tlb_index]) 
                                && tlb_e[tlb_index]; 

        assign match1[tlb_index] = (s1_vppn[18:9] == tlb_vppn[tlb_index][18:9]) 
                                && (tlb_ps4mb[tlb_index] || (s1_vppn[8:0] == tlb_vppn[tlb_index][8:0])) 
                                && ((s1_asid == tlb_asid[tlb_index]) || tlb_g[tlb_index]) 
                                && tlb_e[tlb_index];
    end
endgenerate


//for fetch
assign s0_found = |match0;

assign s0_index = ({4{match0[ 0]}} & 4'd0)  | ({4{match0[ 1]}} & 4'd1)  |
                  ({4{match0[ 2]}} & 4'd2)  | ({4{match0[ 3]}} & 4'd3)  |
                  ({4{match0[ 4]}} & 4'd4)  | ({4{match0[ 5]}} & 4'd5)  |
                  ({4{match0[ 6]}} & 4'd6)  | ({4{match0[ 7]}} & 4'd7)  |
                  ({4{match0[ 8]}} & 4'd8)  | ({4{match0[ 9]}} & 4'd9)  |
                  ({4{match0[10]}} & 4'd10) | ({4{match0[11]}} & 4'd11) |
                  ({4{match0[12]}} & 4'd12) | ({4{match0[13]}} & 4'd13) |
                  ({4{match0[14]}} & 4'd14) | ({4{match0[15]}} & 4'd15) ;

assign s0_ps    = tlb_ps4mb[s0_index] ? 6'd21 : 6'd12;

assign switch0  = tlb_ps4mb[s0_index] ? s0_vppn[9] : s0_va_bit12;

assign s0_ppn   = switch0 ? tlb_ppn1[s0_index] : tlb_ppn0[s0_index];

assign s0_plv   = switch0 ? tlb_plv1[s0_index] : tlb_plv0[s0_index];

assign s0_mat   = switch0 ? tlb_mat1[s0_index] : tlb_mat0[s0_index];

assign s0_d     = switch0 ? tlb_d1[s0_index] : tlb_d0[s0_index];

assign s0_v     = switch0 ? tlb_v1[s0_index] : tlb_v0[s0_index];



//for load/store
assign s1_found = |match1;

assign s1_index = ({4{match1[ 0]}} & 4'd0)  | ({4{match1[ 1]}} & 4'd1)  |
                  ({4{match1[ 2]}} & 4'd2)  | ({4{match1[ 3]}} & 4'd3)  |
                  ({4{match1[ 4]}} & 4'd4)  | ({4{match1[ 5]}} & 4'd5)  |
                  ({4{match1[ 6]}} & 4'd6)  | ({4{match1[ 7]}} & 4'd7)  |
                  ({4{match1[ 8]}} & 4'd8)  | ({4{match1[ 9]}} & 4'd9)  |
                  ({4{match1[10]}} & 4'd10) | ({4{match1[11]}} & 4'd11) |
                  ({4{match1[12]}} & 4'd12) | ({4{match1[13]}} & 4'd13) |
                  ({4{match1[14]}} & 4'd14) | ({4{match1[15]}} & 4'd15) ;


assign s1_found = |match1;

assign s1_ps    = tlb_ps4mb[s1_index] ? 6'd21 : 6'd12;

assign switch1  = tlb_ps4mb[s1_index] ? s1_vppn[9] : s1_va_bit12;

assign s1_ppn   = switch1 ? tlb_ppn1[s1_index] : tlb_ppn0[s1_index];

assign s1_plv   = switch1 ? tlb_plv1[s1_index] : tlb_plv0[s1_index];

assign s1_mat   = switch1 ? tlb_mat1[s1_index] : tlb_mat0[s1_index];

assign s1_d     = switch1 ? tlb_d1[s1_index] : tlb_d0[s1_index];

assign s1_v     = switch1 ? tlb_v1[s1_index] : tlb_v0[s1_index];

//invtlb
generate
    for(tlb_index = 0 ; tlb_index < TLBNUM   ; tlb_index = tlb_index + 1)
    begin:inv_flag_generate
        assign flag[tlb_index][0] = tlb_g[tlb_index];
        assign flag[tlb_index][1] = tlb_asid[tlb_index] == s1_asid;
        assign flag[tlb_index][2] = (s1_vppn[18:9] == tlb_vppn[tlb_index][18:9]) 
                                 && (tlb_ps4mb[tlb_index] || (s1_vppn[8:0] == tlb_vppn[tlb_index][8:0]));
    end
endgenerate

generate
    for(tlb_index = 0 ; tlb_index < TLBNUM ; tlb_index = tlb_index + 1)
    begin:inv_match_generate
        assign inv_match[tlb_index] = ((invtlb_op == 5'd0 | invtlb_op == 5'd1)
                                    | (invtlb_op == 5'd2) & flag[tlb_index][0]
                                    | (invtlb_op == 5'd3) & ~flag[tlb_index][0]
                                    | (invtlb_op == 5'd4) & ~flag[tlb_index][0] & flag[tlb_index][1]
                                    | (invtlb_op == 5'd5) & ~flag[tlb_index][0] & flag[tlb_index][1] & flag[tlb_index][2]
                                    | (invtlb_op == 5'd6) & |flag[tlb_index][1:0] & flag [tlb_index][2]
                                    & invtlb_valid );
    end
endgenerate

generate
    for(tlb_index = 0 ; tlb_index < TLBNUM ; tlb_index = tlb_index + 1)
    begin:tlb_e_generate
        always @(posedge clk) begin
            if(inv_match[tlb_index])
                tlb_e[tlb_index] <= 1'b0;
        end
    end
endgenerate

//write
always @(posedge clk) begin
    if(we)begin
        tlb_e[w_index]      <= w_e;
        tlb_ps4mb[w_index]  <= (w_ps == 6'd22);
        tlb_vppn[w_index]   <= w_vppn;
        tlb_asid[w_index]   <= w_asid;
        tlb_g[w_index]      <= w_g;
        tlb_ppn0[w_index]   <= w_ppn0;
        tlb_plv0[w_index]   <= w_plv0;
        tlb_mat0[w_index]   <= w_mat0;
        tlb_d0[w_index]     <= w_d0;
        tlb_v0[w_index]     <= w_v0;
        tlb_ppn1[w_index]   <= w_ppn1;
        tlb_plv1[w_index]   <= w_plv1;
        tlb_mat1[w_index]   <= w_mat1;
        tlb_d1[w_index]     <= w_d1;
        tlb_v1[w_index]     <= w_v1;
    end
end

//read
assign r_e      = tlb_e[r_index];
assign r_vppn   = tlb_vppn[r_index];
assign r_ps     = tlb_ps4mb[r_index] ? 6'd22 : 6'd12;
assign r_asid   = tlb_asid[r_index];
assign r_g      = tlb_g[r_index];
assign r_ppn0   = tlb_ppn0[r_index];
assign r_plv0   = tlb_plv0[r_index];
assign r_mat0   = tlb_mat0[r_index];
assign r_d0     = tlb_d0[r_index];
assign r_v0     = tlb_v0[r_index];
assign r_ppn1   = tlb_ppn1[r_index];
assign r_plv1   = tlb_plv1[r_index];
assign r_mat1   = tlb_mat1[r_index];
assign r_d1     = tlb_d1[r_index];
assign r_v1     = tlb_v1[r_index];

endmodule