Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 22 17:29:26 2023
| Host         : fedora running 64-bit Fedora release 34 (Thirty Four)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             138 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+---------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+---------------------------------+------------------+----------------+
|  clock_IBUF_BUFG | our_main_i_1_n_0                | FSM_sequential_state[7]_i_1_n_0 |                1 |              1 |
|  clock_IBUF_BUFG | busy_i_1_n_0                    | FSM_sequential_state[7]_i_1_n_0 |                1 |              1 |
|  clock_IBUF_BUFG |                                 | FSM_sequential_state[7]_i_1_n_0 |                3 |              4 |
|  clock_IBUF_BUFG | FSM_sequential_state[7]_i_2_n_0 | FSM_sequential_state[7]_i_1_n_0 |                6 |              8 |
|  clock_IBUF_BUFG | tempint001                      | FSM_sequential_state[7]_i_1_n_0 |                9 |             32 |
|  clock_IBUF_BUFG | v006_j[31]_i_1_n_0              | FSM_sequential_state[7]_i_1_n_0 |                7 |             32 |
|  clock_IBUF_BUFG | index001[31]_i_1_n_0            | FSM_sequential_state[7]_i_1_n_0 |                6 |             32 |
|  clock_IBUF_BUFG | index000[31]_i_1_n_0            | FSM_sequential_state[7]_i_1_n_0 |                8 |             32 |
+------------------+---------------------------------+---------------------------------+------------------+----------------+


