--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1499 paths analyzed, 56 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.956ns.
--------------------------------------------------------------------------------

Paths for end point sclk/sclk (SLICE_X30Y8.CE), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_7 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.931ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.361 - 0.351)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_7 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.391   sclk/counter<7>
                                                       sclk/counter_7
    SLICE_X20Y21.A1      net (fanout=2)        0.833   sclk/counter<7>
    SLICE_X20Y21.COUT    Topcya                0.409   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_lutdi
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.AMUX    Tcina                 0.194   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y8.CE       net (fanout=28)       1.770   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y8.CLK      Tceck                 0.331   sclk/sclk
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (1.325ns logic, 2.606ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_7 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.917ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.361 - 0.351)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_7 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.391   sclk/counter<7>
                                                       sclk/counter_7
    SLICE_X20Y21.A1      net (fanout=2)        0.833   sclk/counter<7>
    SLICE_X20Y21.COUT    Topcya                0.395   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_lut<0>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.AMUX    Tcina                 0.194   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y8.CE       net (fanout=28)       1.770   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y8.CLK      Tceck                 0.331   sclk/sclk
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      3.917ns (1.311ns logic, 2.606ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_24 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.883ns (Levels of Logic = 2)
  Clock Path Skew:      0.018ns (0.361 - 0.343)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_24 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.447   sclk/counter<26>
                                                       sclk/counter_24
    SLICE_X20Y21.D1      net (fanout=2)        0.857   sclk/counter<24>
    SLICE_X20Y21.COUT    Topcyd                0.281   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_lutdi3
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.AMUX    Tcina                 0.194   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y8.CE       net (fanout=28)       1.770   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X30Y8.CLK      Tceck                 0.331   sclk/sclk
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (1.253ns logic, 2.630ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point sclk/counter_0 (SLICE_X18Y17.A4), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_7 (FF)
  Destination:          sclk/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.104ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_7 to sclk/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.391   sclk/counter<7>
                                                       sclk/counter_7
    SLICE_X20Y21.A1      net (fanout=2)        0.833   sclk/counter<7>
    SLICE_X20Y21.COUT    Topcya                0.409   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_lutdi
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.AMUX    Tcina                 0.194   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.A4      net (fanout=28)       0.985   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.CLK     Tas                   0.289   sclk/counter<3>
                                                       sclk/counter_0_rstpot
                                                       sclk/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.104ns (1.283ns logic, 1.821ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_7 (FF)
  Destination:          sclk/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.090ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_7 to sclk/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.391   sclk/counter<7>
                                                       sclk/counter_7
    SLICE_X20Y21.A1      net (fanout=2)        0.833   sclk/counter<7>
    SLICE_X20Y21.COUT    Topcya                0.395   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_lut<0>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.AMUX    Tcina                 0.194   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.A4      net (fanout=28)       0.985   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.CLK     Tas                   0.289   sclk/counter<3>
                                                       sclk/counter_0_rstpot
                                                       sclk/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.090ns (1.269ns logic, 1.821ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_24 (FF)
  Destination:          sclk/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_24 to sclk/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.447   sclk/counter<26>
                                                       sclk/counter_24
    SLICE_X20Y21.D1      net (fanout=2)        0.857   sclk/counter<24>
    SLICE_X20Y21.COUT    Topcyd                0.281   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_lutdi3
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.AMUX    Tcina                 0.194   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.A4      net (fanout=28)       0.985   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.CLK     Tas                   0.289   sclk/counter<3>
                                                       sclk/counter_0_rstpot
                                                       sclk/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (1.211ns logic, 1.845ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point sclk/counter_1 (SLICE_X18Y17.B4), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_7 (FF)
  Destination:          sclk/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_7 to sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.391   sclk/counter<7>
                                                       sclk/counter_7
    SLICE_X20Y21.A1      net (fanout=2)        0.833   sclk/counter<7>
    SLICE_X20Y21.COUT    Topcya                0.409   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_lutdi
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.AMUX    Tcina                 0.194   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.B4      net (fanout=28)       0.979   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.CLK     Tas                   0.289   sclk/counter<3>
                                                       sclk/counter_1_rstpot
                                                       sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (1.283ns logic, 1.815ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_7 (FF)
  Destination:          sclk/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.084ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.154 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_7 to sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.391   sclk/counter<7>
                                                       sclk/counter_7
    SLICE_X20Y21.A1      net (fanout=2)        0.833   sclk/counter<7>
    SLICE_X20Y21.COUT    Topcya                0.395   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_lut<0>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.AMUX    Tcina                 0.194   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.B4      net (fanout=28)       0.979   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.CLK     Tas                   0.289   sclk/counter<3>
                                                       sclk/counter_1_rstpot
                                                       sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.084ns (1.269ns logic, 1.815ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_24 (FF)
  Destination:          sclk/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.050ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.244 - 0.248)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_24 to sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.447   sclk/counter<26>
                                                       sclk/counter_24
    SLICE_X20Y21.D1      net (fanout=2)        0.857   sclk/counter<24>
    SLICE_X20Y21.COUT    Topcyd                0.281   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_lutdi3
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.CIN     net (fanout=1)        0.003   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<3>
    SLICE_X20Y22.AMUX    Tcina                 0.194   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
                                                       sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.B4      net (fanout=28)       0.979   sclk/Mcompar_counter[26]_GND_2_o_LessThan_2_o_cy<4>
    SLICE_X18Y17.CLK     Tas                   0.289   sclk/counter<3>
                                                       sclk/counter_1_rstpot
                                                       sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (1.211ns logic, 1.839ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point sclk/sclk (SLICE_X30Y8.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/sclk (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/sclk to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y8.AQ       Tcko                  0.234   sclk/sclk
                                                       sclk/sclk
    SLICE_X30Y8.A4       net (fanout=2)        0.235   sclk/sclk
    SLICE_X30Y8.CLK      Tah         (-Th)    -0.197   sclk/sclk
                                                       sclk/sclk_INV_1_o1_INV_0
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.431ns logic, 0.235ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point sclk/counter_1 (SLICE_X18Y17.B5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_1 (FF)
  Destination:          sclk/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.987ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_1 to sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y17.BQ      Tcko                  0.234   sclk/counter<3>
                                                       sclk/counter_1
    SLICE_X18Y18.B5      net (fanout=1)        0.154   sclk/counter<1>
    SLICE_X18Y18.BMUX    Topbb                 0.244   sclk/Mcount_counter_cy<3>
                                                       sclk/counter<1>_rt
                                                       sclk/Mcount_counter_cy<3>
    SLICE_X18Y17.B5      net (fanout=1)        0.158   Result<1>
    SLICE_X18Y17.CLK     Tah         (-Th)    -0.197   sclk/counter<3>
                                                       sclk/counter_1_rstpot
                                                       sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.987ns (0.675ns logic, 0.312ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.063ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_0 (FF)
  Destination:          sclk/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_0 to sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y17.AQ      Tcko                  0.234   sclk/counter<3>
                                                       sclk/counter_0
    SLICE_X18Y18.A4      net (fanout=1)        0.202   sclk/counter<0>
    SLICE_X18Y18.BMUX    Topab                 0.272   sclk/Mcount_counter_cy<3>
                                                       sclk/Mcount_counter_lut<0>_INV_0
                                                       sclk/Mcount_counter_cy<3>
    SLICE_X18Y17.B5      net (fanout=1)        0.158   Result<1>
    SLICE_X18Y17.CLK     Tah         (-Th)    -0.197   sclk/counter<3>
                                                       sclk/counter_1_rstpot
                                                       sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.703ns logic, 0.360ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point sclk/counter_24 (SLICE_X18Y25.A4), 25 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_24 (FF)
  Destination:          sclk/counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.060ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_24 to sclk/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.234   sclk/counter<26>
                                                       sclk/counter_24
    SLICE_X18Y24.A5      net (fanout=2)        0.173   sclk/counter<24>
    SLICE_X18Y24.AMUX    Topaa                 0.250   Result<26>
                                                       sclk/counter<24>_rt
                                                       sclk/Mcount_counter_xor<26>
    SLICE_X18Y25.A4      net (fanout=1)        0.206   Result<24>
    SLICE_X18Y25.CLK     Tah         (-Th)    -0.197   sclk/counter<26>
                                                       sclk/counter_24_rstpot
                                                       sclk/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.681ns logic, 0.379ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_22 (FF)
  Destination:          sclk/counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.363ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.068 - 0.062)
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_22 to sclk/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.CQ      Tcko                  0.198   sclk/counter<23>
                                                       sclk/counter_22
    SLICE_X18Y23.C1      net (fanout=2)        0.353   sclk/counter<22>
    SLICE_X18Y23.COUT    Topcyc                0.203   sclk/Mcount_counter_cy<23>
                                                       sclk/counter<22>_rt
                                                       sclk/Mcount_counter_cy<23>
    SLICE_X18Y24.CIN     net (fanout=1)        0.080   sclk/Mcount_counter_cy<23>
    SLICE_X18Y24.AMUX    Tcina                 0.126   Result<26>
                                                       sclk/Mcount_counter_xor<26>
    SLICE_X18Y25.A4      net (fanout=1)        0.206   Result<24>
    SLICE_X18Y25.CLK     Tah         (-Th)    -0.197   sclk/counter<26>
                                                       sclk/counter_24_rstpot
                                                       sclk/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.724ns logic, 0.639ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_3 (FF)
  Destination:          sclk/counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.365ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.068 - 0.074)
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_3 to sclk/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y17.DQ      Tcko                  0.234   sclk/counter<3>
                                                       sclk/counter_3
    SLICE_X18Y18.D5      net (fanout=1)        0.170   sclk/counter<3>
    SLICE_X18Y18.COUT    Topcyd                0.187   sclk/Mcount_counter_cy<3>
                                                       sclk/counter<3>_rt
                                                       sclk/Mcount_counter_cy<3>
    SLICE_X18Y19.CIN     net (fanout=1)        0.001   sclk/Mcount_counter_cy<3>
    SLICE_X18Y19.COUT    Tbyp                  0.032   sclk/Mcount_counter_cy<7>
                                                       sclk/Mcount_counter_cy<7>
    SLICE_X18Y20.CIN     net (fanout=1)        0.001   sclk/Mcount_counter_cy<7>
    SLICE_X18Y20.COUT    Tbyp                  0.032   sclk/Mcount_counter_cy<11>
                                                       sclk/Mcount_counter_cy<11>
    SLICE_X18Y21.CIN     net (fanout=1)        0.001   sclk/Mcount_counter_cy<11>
    SLICE_X18Y21.COUT    Tbyp                  0.032   sclk/Mcount_counter_cy<15>
                                                       sclk/Mcount_counter_cy<15>
    SLICE_X18Y22.CIN     net (fanout=1)        0.001   sclk/Mcount_counter_cy<15>
    SLICE_X18Y22.COUT    Tbyp                  0.032   sclk/Mcount_counter_cy<19>
                                                       sclk/Mcount_counter_cy<19>
    SLICE_X18Y23.CIN     net (fanout=1)        0.001   sclk/Mcount_counter_cy<19>
    SLICE_X18Y23.COUT    Tbyp                  0.032   sclk/Mcount_counter_cy<23>
                                                       sclk/Mcount_counter_cy<23>
    SLICE_X18Y24.CIN     net (fanout=1)        0.080   sclk/Mcount_counter_cy<23>
    SLICE_X18Y24.AMUX    Tcina                 0.126   Result<26>
                                                       sclk/Mcount_counter_xor<26>
    SLICE_X18Y25.A4      net (fanout=1)        0.206   Result<24>
    SLICE_X18Y25.CLK     Tah         (-Th)    -0.197   sclk/counter<26>
                                                       sclk/counter_24_rstpot
                                                       sclk/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.904ns logic, 0.461ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: sclk/counter<3>/CLK
  Logical resource: sclk/counter_0/CK
  Location pin: SLICE_X18Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: sclk/counter<3>/CLK
  Logical resource: sclk/counter_1/CK
  Location pin: SLICE_X18Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.956|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1499 paths, 0 nets, and 121 connections

Design statistics:
   Minimum period:   3.956ns{1}   (Maximum frequency: 252.781MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 12 22:06:25 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



