FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 94;
0"NC";
1"Z7_PL_GTP_MGTRREF";
2"V_Z7_1V2_MGTAVTT";
3"Z7_SFP_SOUT_P";
4"Z7_SFP_SOUT_N";
5"CLK_Z7_PL_125M_B112_P";
6"CLK_Z7_PL_125M_B112_N";
7"Z7_SFP_SIN_P";
8"Z7_PL_GTP_MGTRREF";
9"Z7_SFP_SIN_N";
%"XC7Z015_1CLG485C"
"5","(-6150,4650)","0","ic","I1";
;
$LOCATION"U59"
CDS_LOCATION"U59"
$SEC"5"
CDS_SEC"5"
VALUE"XC7Z015_1CLG485C"
CDS_LIB"ic"
CDS_LMAN_SYM_OUTLINE"-125,525,650,-200";
"Y4"
$PN"Y4"0;
"AB3"
$PN"AB3"0;
"Y6"
$PN"Y6"9;
"AB7"
$PN"AB7"0;
"Y8"
$PN"Y8"0;
"AB9"
$PN"AB9"0;
"U5"
$PN"U5"0;
"V5"
$PN"V5"0;
"U7"
$PN"U7"8;
"W4"
$PN"W4"0;
"AA3"
$PN"AA3"0;
"W6"
$PN"W6"7;
"AA7"
$PN"AA7"0;
"W8"
$PN"W8"0;
"AA9"
$PN"AA9"0;
"V9"
$PN"V9"6;
"U9"
$PN"U9"5;
"AB5"
$PN"AB5"0;
"AA5"
$PN"AA5"0;
"Y2"
$PN"Y2"4;
"W2"
$PN"W2"3;
%"R"
"1","(-5950,3800)","0","resistor","I2";
;
$LOCATION"R470"
CDS_LOCATION"R470"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-100,25,100,-25"
CDS_LIB"resistor"
CODE"07090603";
"A"
$PN"1"1;
"B"
$PN"2"2;
END.
