
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f47c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008c4  0800f590  0800f590  0001f590  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fe54  0800fe54  0001fe54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800fe5c  0800fe5c  0001fe5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800fe64  0800fe64  0001fe64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d8  20000000  0800fe68  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000090c  200009d8  08010840  000209d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200012e4  08010840  000212e4  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000232b6  00000000  00000000  00020a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000057ae  00000000  00000000  00043cb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001af0  00000000  00000000  00049468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001918  00000000  00000000  0004af58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001b629  00000000  00000000  0004c870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001ea7b  00000000  00000000  00067e99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0008542a  00000000  00000000  00086914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0010bd3e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000085f8  00000000  00000000  0010bd94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009d8 	.word	0x200009d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800f574 	.word	0x0800f574

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009dc 	.word	0x200009dc
 800014c:	0800f574 	.word	0x0800f574

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <process_ms>:
bool_e readButton(void) {
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static uint32_t t = 0;
void process_ms(void) {
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	if (t) {
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <process_ms+0x20>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d004      	beq.n	8000e36 <process_ms+0x16>
		t--;
 8000e2c:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <process_ms+0x20>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	3b01      	subs	r3, #1
 8000e32:	4a03      	ldr	r2, [pc, #12]	; (8000e40 <process_ms+0x20>)
 8000e34:	6013      	str	r3, [r2, #0]
	}

}
 8000e36:	bf00      	nop
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	200009f4 	.word	0x200009f4

08000e44 <main>:

int main(void) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premiére étape de la fonction main().
	HAL_Init();
 8000e4a:	f002 fa61 	bl	8003310 <HAL_Init>

	//Initialisation de l'UART2 é la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
	//Attention, les pins PA2 et PA3 ne sont pas reliées jusqu'au connecteur de la Nucleo.
	//Ces broches sont redirigées vers la sonde de débogage, la liaison UART étant ensuite encapsulée sur l'USB vers le PC de développement.
	UART_init(UART2_ID, 115200);
 8000e4e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000e52:	2001      	movs	r0, #1
 8000e54:	f001 f9a8 	bl	80021a8 <UART_init>

	//"Indique que les printf sortent vers le périphérique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	f000 fd7f 	bl	8001960 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,
 8000e62:	2303      	movs	r3, #3
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	2300      	movs	r3, #0
 8000e68:	2201      	movs	r2, #1
 8000e6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e6e:	481d      	ldr	r0, [pc, #116]	; (8000ee4 <main+0xa0>)
 8000e70:	f000 fa34 	bl	80012dc <BSP_GPIO_PinCfg>
	GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_15, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 8000e74:	2303      	movs	r3, #3
 8000e76:	9300      	str	r3, [sp, #0]
 8000e78:	2300      	movs	r3, #0
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e80:	4819      	ldr	r0, [pc, #100]	; (8000ee8 <main+0xa4>)
 8000e82:	f000 fa2b 	bl	80012dc <BSP_GPIO_PinCfg>
	GPIO_SPEED_FREQ_HIGH);
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 8000e86:	2303      	movs	r3, #3
 8000e88:	9300      	str	r3, [sp, #0]
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e92:	4816      	ldr	r0, [pc, #88]	; (8000eec <main+0xa8>)
 8000e94:	f000 fa22 	bl	80012dc <BSP_GPIO_PinCfg>
	GPIO_SPEED_FREQ_HIGH);

	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_12, GPIO_MODE_INPUT, GPIO_NOPULL,
 8000e98:	2303      	movs	r3, #3
 8000e9a:	9300      	str	r3, [sp, #0]
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ea4:	4811      	ldr	r0, [pc, #68]	; (8000eec <main+0xa8>)
 8000ea6:	f000 fa19 	bl	80012dc <BSP_GPIO_PinCfg>
	GPIO_SPEED_FREQ_HIGH);

	//On ajoute la fonction process_ms é la liste des fonctions appelées automatiquement chaque ms par la routine d'interruption du périphérique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000eaa:	4811      	ldr	r0, [pc, #68]	; (8000ef0 <main+0xac>)
 8000eac:	f001 fee8 	bl	8002c80 <Systick_add_callback_function>


	sensorInit();
 8000eb0:	f000 f82f 	bl	8000f12 <sensorInit>
	screenInit();
 8000eb4:	f000 f81e 	bl	8000ef4 <screenInit>



	bool_e previousState = FALSE;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	607b      	str	r3, [r7, #4]
	bool_e currentState;

	while (1)	//boucle de tache de fond
	{
		currentState = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 8000ebc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ec0:	480a      	ldr	r0, [pc, #40]	; (8000eec <main+0xa8>)
 8000ec2:	f003 fb73 	bl	80045ac <HAL_GPIO_ReadPin>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	603b      	str	r3, [r7, #0]
		if( currentState < previousState){
 8000eca:	683a      	ldr	r2, [r7, #0]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	da04      	bge.n	8000edc <main+0x98>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8000ed2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ed6:	4805      	ldr	r0, [pc, #20]	; (8000eec <main+0xa8>)
 8000ed8:	f003 fb97 	bl	800460a <HAL_GPIO_TogglePin>
		}
		previousState = currentState;
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	607b      	str	r3, [r7, #4]
		currentState = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 8000ee0:	e7ec      	b.n	8000ebc <main+0x78>
 8000ee2:	bf00      	nop
 8000ee4:	40011000 	.word	0x40011000
 8000ee8:	40010800 	.word	0x40010800
 8000eec:	40010c00 	.word	0x40010c00
 8000ef0:	08000e21 	.word	0x08000e21

08000ef4 <screenInit>:


/*
 * @brief	initialisation de l'écran
 */
void screenInit(){
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
	ILI9341_Init();
 8000ef8:	f001 feec 	bl	8002cd4 <ILI9341_Init>
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8000efc:	2000      	movs	r0, #0
 8000efe:	f002 f96b 	bl	80031d8 <ILI9341_Rotate>
	ILI9341_Fill(ILI9341_COLOR_GREEN);
 8000f02:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8000f06:	f002 f8f1 	bl	80030ec <ILI9341_Fill>

	XPT2046_init();
 8000f0a:	f002 f9a7 	bl	800325c <XPT2046_init>
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <sensorInit>:
#if BoireOuConduireIlFautChoisir
	#define AlcoholLimit 0.25
#endif


void sensorInit(){
 8000f12:	b580      	push	{r7, lr}
 8000f14:	af00      	add	r7, sp, #0
	ADC_init();
 8000f16:	f000 f845 	bl	8000fa4 <ADC_init>
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}
	...

08000f20 <PORTS_adc_init>:
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'exécution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesurées (adc_converted_value)
 * @post	Chaque canal non utilisé comme analogique a un champ à -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af02      	add	r7, sp, #8
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numérique. Chaque canal non utilisé verra sa case à -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8000f26:	2300      	movs	r3, #0
 8000f28:	73fb      	strb	r3, [r7, #15]
 8000f2a:	e006      	b.n	8000f3a <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
 8000f2e:	4a1a      	ldr	r2, [pc, #104]	; (8000f98 <PORTS_adc_init+0x78>)
 8000f30:	21ff      	movs	r1, #255	; 0xff
 8000f32:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	3301      	adds	r3, #1
 8000f38:	73fb      	strb	r3, [r7, #15]
 8000f3a:	7bfb      	ldrb	r3, [r7, #15]
 8000f3c:	2b12      	cmp	r3, #18
 8000f3e:	d9f5      	bls.n	8000f2c <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000f40:	2307      	movs	r3, #7
 8000f42:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 8000f44:	2300      	movs	r3, #0
 8000f46:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8000f48:	2301      	movs	r3, #1
 8000f4a:	9300      	str	r3, [sp, #0]
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	2203      	movs	r2, #3
 8000f50:	2101      	movs	r1, #1
 8000f52:	4812      	ldr	r0, [pc, #72]	; (8000f9c <PORTS_adc_init+0x7c>)
 8000f54:	f000 f9c2 	bl	80012dc <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	b25a      	sxtb	r2, r3
 8000f5c:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <PORTS_adc_init+0x78>)
 8000f5e:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3301      	adds	r3, #1
 8000f64:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000f6a:	463b      	mov	r3, r7
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	480c      	ldr	r0, [pc, #48]	; (8000fa0 <PORTS_adc_init+0x80>)
 8000f70:	f002 fc30 	bl	80037d4 <HAL_ADC_ConfigChannel>
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_16;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN17
		adc_id[ADC_17] = (int8_t)sConfig.Rank;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	b25a      	sxtb	r2, r3
 8000f78:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <PORTS_adc_init+0x78>)
 8000f7a:	745a      	strb	r2, [r3, #17]
		sConfig.Rank++;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_17;
 8000f82:	2311      	movs	r3, #17
 8000f84:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000f86:	463b      	mov	r3, r7
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4805      	ldr	r0, [pc, #20]	; (8000fa0 <PORTS_adc_init+0x80>)
 8000f8c:	f002 fc22 	bl	80037d4 <HAL_ADC_ConfigChannel>
	#endif

}
 8000f90:	bf00      	nop
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	20000a44 	.word	0x20000a44
 8000f9c:	40010800 	.word	0x40010800
 8000fa0:	20000a58 	.word	0x20000a58

08000fa4 <ADC_init>:
 * @brief	Cette fonction initialise le périphérique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'exécution de cette fonction, des conversions analogiques sont menées en permanence par l'ADC... et mettent à jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 8000faa:	4b4a      	ldr	r3, [pc, #296]	; (80010d4 <ADC_init+0x130>)
 8000fac:	699b      	ldr	r3, [r3, #24]
 8000fae:	4a49      	ldr	r2, [pc, #292]	; (80010d4 <ADC_init+0x130>)
 8000fb0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fb4:	6193      	str	r3, [r2, #24]
 8000fb6:	4b47      	ldr	r3, [pc, #284]	; (80010d4 <ADC_init+0x130>)
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fbe:	60bb      	str	r3, [r7, #8]
 8000fc0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8000fc2:	4b44      	ldr	r3, [pc, #272]	; (80010d4 <ADC_init+0x130>)
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fca:	4a42      	ldr	r2, [pc, #264]	; (80010d4 <ADC_init+0x130>)
 8000fcc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fd0:	6053      	str	r3, [r2, #4]

	//Déclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette période de mesure !)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000fd8:	2002      	movs	r0, #2
 8000fda:	f000 fe95 	bl	8001d08 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 8000fde:	2002      	movs	r0, #2
 8000fe0:	f000 ffda 	bl	8001f98 <TIMER_get_phandler>
 8000fe4:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8000fe6:	2330      	movs	r3, #48	; 0x30
 8000fe8:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000fea:	2380      	movs	r3, #128	; 0x80
 8000fec:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 8000fee:	f107 030c 	add.w	r3, r7, #12
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	6978      	ldr	r0, [r7, #20]
 8000ff6:	f005 fc47 	bl	8006888 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 8000ffa:	2140      	movs	r1, #64	; 0x40
 8000ffc:	6978      	ldr	r0, [r7, #20]
 8000ffe:	f005 fbba 	bl	8006776 <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001002:	4b35      	ldr	r3, [pc, #212]	; (80010d8 <ADC_init+0x134>)
 8001004:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001008:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 800100a:	4b33      	ldr	r3, [pc, #204]	; (80010d8 <ADC_init+0x134>)
 800100c:	4a33      	ldr	r2, [pc, #204]	; (80010dc <ADC_init+0x138>)
 800100e:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8001010:	4b31      	ldr	r3, [pc, #196]	; (80010d8 <ADC_init+0x134>)
 8001012:	2200      	movs	r2, #0
 8001014:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8001016:	4b30      	ldr	r3, [pc, #192]	; (80010d8 <ADC_init+0x134>)
 8001018:	f44f 7280 	mov.w	r2, #256	; 0x100
 800101c:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 800101e:	4b2e      	ldr	r3, [pc, #184]	; (80010d8 <ADC_init+0x134>)
 8001020:	2200      	movs	r2, #0
 8001022:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 8001024:	4b2c      	ldr	r3, [pc, #176]	; (80010d8 <ADC_init+0x134>)
 8001026:	2202      	movs	r2, #2
 8001028:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 800102a:	4b2b      	ldr	r3, [pc, #172]	; (80010d8 <ADC_init+0x134>)
 800102c:	2200      	movs	r2, #0
 800102e:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 8001030:	4b29      	ldr	r3, [pc, #164]	; (80010d8 <ADC_init+0x134>)
 8001032:	2200      	movs	r2, #0
 8001034:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 8001036:	4828      	ldr	r0, [pc, #160]	; (80010d8 <ADC_init+0x134>)
 8001038:	f002 f9f0 	bl	800341c <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 800103c:	f7ff ff70 	bl	8000f20 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001040:	4b24      	ldr	r3, [pc, #144]	; (80010d4 <ADC_init+0x130>)
 8001042:	695b      	ldr	r3, [r3, #20]
 8001044:	4a23      	ldr	r2, [pc, #140]	; (80010d4 <ADC_init+0x130>)
 8001046:	f043 0301 	orr.w	r3, r3, #1
 800104a:	6153      	str	r3, [r2, #20]
 800104c:	4b21      	ldr	r3, [pc, #132]	; (80010d4 <ADC_init+0x130>)
 800104e:	695b      	ldr	r3, [r3, #20]
 8001050:	f003 0301 	and.w	r3, r3, #1
 8001054:	607b      	str	r3, [r7, #4]
 8001056:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 8001058:	4b21      	ldr	r3, [pc, #132]	; (80010e0 <ADC_init+0x13c>)
 800105a:	4a22      	ldr	r2, [pc, #136]	; (80010e4 <ADC_init+0x140>)
 800105c:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 800105e:	4b20      	ldr	r3, [pc, #128]	; (80010e0 <ADC_init+0x13c>)
 8001060:	2200      	movs	r2, #0
 8001062:	629a      	str	r2, [r3, #40]	; 0x28
	hdma.XferErrorCallback = NULL;
 8001064:	4b1e      	ldr	r3, [pc, #120]	; (80010e0 <ADC_init+0x13c>)
 8001066:	2200      	movs	r2, #0
 8001068:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 800106a:	4b1d      	ldr	r3, [pc, #116]	; (80010e0 <ADC_init+0x13c>)
 800106c:	2200      	movs	r2, #0
 800106e:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au périphérique DMA qu'il doit copier des données d'un périphérique vers la mémoire.
 8001070:	4b1b      	ldr	r3, [pc, #108]	; (80010e0 <ADC_init+0x13c>)
 8001072:	2200      	movs	r2, #0
 8001074:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des données n'est pas incrémentée (il se sert dans le même registre de l'ADC pour chaque nouvelle donnée)
 8001076:	4b1a      	ldr	r3, [pc, #104]	; (80010e0 <ADC_init+0x13c>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des données est  incrémentée (il range les données en mémoire dans un tableau)
 800107c:	4b18      	ldr	r3, [pc, #96]	; (80010e0 <ADC_init+0x13c>)
 800107e:	2280      	movs	r2, #128	; 0x80
 8001080:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001082:	4b17      	ldr	r3, [pc, #92]	; (80010e0 <ADC_init+0x13c>)
 8001084:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001088:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800108a:	4b15      	ldr	r3, [pc, #84]	; (80010e0 <ADC_init+0x13c>)
 800108c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001090:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 8001092:	4b13      	ldr	r3, [pc, #76]	; (80010e0 <ADC_init+0x13c>)
 8001094:	2220      	movs	r2, #32
 8001096:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8001098:	4b11      	ldr	r3, [pc, #68]	; (80010e0 <ADC_init+0x13c>)
 800109a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800109e:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 80010a0:	480f      	ldr	r0, [pc, #60]	; (80010e0 <ADC_init+0x13c>)
 80010a2:	f002 fe9b 	bl	8003ddc <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 80010a6:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <ADC_init+0x134>)
 80010a8:	4a0d      	ldr	r2, [pc, #52]	; (80010e0 <ADC_init+0x13c>)
 80010aa:	621a      	str	r2, [r3, #32]
 80010ac:	4b0c      	ldr	r3, [pc, #48]	; (80010e0 <ADC_init+0x13c>)
 80010ae:	4a0a      	ldr	r2, [pc, #40]	; (80010d8 <ADC_init+0x134>)
 80010b0:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2100      	movs	r1, #0
 80010b6:	200b      	movs	r0, #11
 80010b8:	f002 fe4d 	bl	8003d56 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption à chaque fin de remplissage DMA... décommentez cette ligne.
 80010bc:	200b      	movs	r0, #11
 80010be:	f002 fe66 	bl	8003d8e <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 80010c2:	2202      	movs	r2, #2
 80010c4:	4908      	ldr	r1, [pc, #32]	; (80010e8 <ADC_init+0x144>)
 80010c6:	4804      	ldr	r0, [pc, #16]	; (80010d8 <ADC_init+0x134>)
 80010c8:	f002 fa8a 	bl	80035e0 <HAL_ADC_Start_DMA>

}
 80010cc:	bf00      	nop
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40021000 	.word	0x40021000
 80010d8:	20000a58 	.word	0x20000a58
 80010dc:	40012400 	.word	0x40012400
 80010e0:	20000a88 	.word	0x20000a88
 80010e4:	40020008 	.word	0x40020008
 80010e8:	200009f8 	.word	0x200009f8

080010ec <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 80010f0:	4b07      	ldr	r3, [pc, #28]	; (8001110 <DMA1_Channel1_IRQHandler+0x24>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 80010f6:	4807      	ldr	r0, [pc, #28]	; (8001114 <DMA1_Channel1_IRQHandler+0x28>)
 80010f8:	f002 ffa0 	bl	800403c <HAL_DMA_IRQHandler>
	if(callback_function)
 80010fc:	4b06      	ldr	r3, [pc, #24]	; (8001118 <DMA1_Channel1_IRQHandler+0x2c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d002      	beq.n	800110a <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001104:	4b04      	ldr	r3, [pc, #16]	; (8001118 <DMA1_Channel1_IRQHandler+0x2c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4798      	blx	r3
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000ad0 	.word	0x20000ad0
 8001114:	20000a88 	.word	0x20000a88
 8001118:	20000acc 	.word	0x20000acc

0800111c <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	2201      	movs	r2, #1
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001130:	4b10      	ldr	r3, [pc, #64]	; (8001174 <EXTI_call+0x58>)
 8001132:	695a      	ldr	r2, [r3, #20]
 8001134:	89fb      	ldrh	r3, [r7, #14]
 8001136:	4013      	ands	r3, r2
 8001138:	2b00      	cmp	r3, #0
 800113a:	d016      	beq.n	800116a <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 800113c:	4a0d      	ldr	r2, [pc, #52]	; (8001174 <EXTI_call+0x58>)
 800113e:	89fb      	ldrh	r3, [r7, #14]
 8001140:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001142:	4b0d      	ldr	r3, [pc, #52]	; (8001178 <EXTI_call+0x5c>)
 8001144:	881a      	ldrh	r2, [r3, #0]
 8001146:	89fb      	ldrh	r3, [r7, #14]
 8001148:	4013      	ands	r3, r2
 800114a:	b29b      	uxth	r3, r3
 800114c:	2b00      	cmp	r3, #0
 800114e:	d00c      	beq.n	800116a <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	4a0a      	ldr	r2, [pc, #40]	; (800117c <EXTI_call+0x60>)
 8001154:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d006      	beq.n	800116a <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	4a07      	ldr	r2, [pc, #28]	; (800117c <EXTI_call+0x60>)
 8001160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001164:	89fa      	ldrh	r2, [r7, #14]
 8001166:	4610      	mov	r0, r2
 8001168:	4798      	blx	r3
		}
	}
}
 800116a:	bf00      	nop
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40010400 	.word	0x40010400
 8001178:	20000b14 	.word	0x20000b14
 800117c:	20000ad4 	.word	0x20000ad4

08001180 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001184:	2000      	movs	r0, #0
 8001186:	f7ff ffc9 	bl	800111c <EXTI_call>
}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}

0800118e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800118e:	b580      	push	{r7, lr}
 8001190:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001192:	2001      	movs	r0, #1
 8001194:	f7ff ffc2 	bl	800111c <EXTI_call>
}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}

0800119c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80011a0:	2002      	movs	r0, #2
 80011a2:	f7ff ffbb 	bl	800111c <EXTI_call>
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}

080011aa <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80011ae:	2003      	movs	r0, #3
 80011b0:	f7ff ffb4 	bl	800111c <EXTI_call>
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80011bc:	2004      	movs	r0, #4
 80011be:	f7ff ffad 	bl	800111c <EXTI_call>
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	af00      	add	r7, sp, #0
	EXTI_call(5);
 80011ca:	2005      	movs	r0, #5
 80011cc:	f7ff ffa6 	bl	800111c <EXTI_call>
	EXTI_call(6);
 80011d0:	2006      	movs	r0, #6
 80011d2:	f7ff ffa3 	bl	800111c <EXTI_call>
	EXTI_call(7);
 80011d6:	2007      	movs	r0, #7
 80011d8:	f7ff ffa0 	bl	800111c <EXTI_call>
	EXTI_call(8);
 80011dc:	2008      	movs	r0, #8
 80011de:	f7ff ff9d 	bl	800111c <EXTI_call>
	EXTI_call(9);
 80011e2:	2009      	movs	r0, #9
 80011e4:	f7ff ff9a 	bl	800111c <EXTI_call>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}

080011ec <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
	EXTI_call(10);
 80011f0:	200a      	movs	r0, #10
 80011f2:	f7ff ff93 	bl	800111c <EXTI_call>
	EXTI_call(11);
 80011f6:	200b      	movs	r0, #11
 80011f8:	f7ff ff90 	bl	800111c <EXTI_call>
	EXTI_call(12);
 80011fc:	200c      	movs	r0, #12
 80011fe:	f7ff ff8d 	bl	800111c <EXTI_call>
	EXTI_call(13);
 8001202:	200d      	movs	r0, #13
 8001204:	f7ff ff8a 	bl	800111c <EXTI_call>
	EXTI_call(14);
 8001208:	200e      	movs	r0, #14
 800120a:	f7ff ff87 	bl	800111c <EXTI_call>
	EXTI_call(15);
 800120e:	200f      	movs	r0, #15
 8001210:	f7ff ff84 	bl	800111c <EXTI_call>
}
 8001214:	bf00      	nop
 8001216:	bd80      	pop	{r7, pc}

08001218 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001218:	b480      	push	{r7}
 800121a:	b089      	sub	sp, #36	; 0x24
 800121c:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 800121e:	4b2d      	ldr	r3, [pc, #180]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 8001220:	699b      	ldr	r3, [r3, #24]
 8001222:	4a2c      	ldr	r2, [pc, #176]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 8001224:	f043 0304 	orr.w	r3, r3, #4
 8001228:	6193      	str	r3, [r2, #24]
 800122a:	4b2a      	ldr	r3, [pc, #168]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 800122c:	699b      	ldr	r3, [r3, #24]
 800122e:	f003 0304 	and.w	r3, r3, #4
 8001232:	61bb      	str	r3, [r7, #24]
 8001234:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001236:	4b27      	ldr	r3, [pc, #156]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 8001238:	699b      	ldr	r3, [r3, #24]
 800123a:	4a26      	ldr	r2, [pc, #152]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 800123c:	f043 0308 	orr.w	r3, r3, #8
 8001240:	6193      	str	r3, [r2, #24]
 8001242:	4b24      	ldr	r3, [pc, #144]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 8001244:	699b      	ldr	r3, [r3, #24]
 8001246:	f003 0308 	and.w	r3, r3, #8
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800124e:	4b21      	ldr	r3, [pc, #132]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 8001250:	699b      	ldr	r3, [r3, #24]
 8001252:	4a20      	ldr	r2, [pc, #128]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 8001254:	f043 0310 	orr.w	r3, r3, #16
 8001258:	6193      	str	r3, [r2, #24]
 800125a:	4b1e      	ldr	r3, [pc, #120]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 800125c:	699b      	ldr	r3, [r3, #24]
 800125e:	f003 0310 	and.w	r3, r3, #16
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001266:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 8001268:	699b      	ldr	r3, [r3, #24]
 800126a:	4a1a      	ldr	r2, [pc, #104]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 800126c:	f043 0320 	orr.w	r3, r3, #32
 8001270:	6193      	str	r3, [r2, #24]
 8001272:	4b18      	ldr	r3, [pc, #96]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 8001274:	699b      	ldr	r3, [r3, #24]
 8001276:	f003 0320 	and.w	r3, r3, #32
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800127e:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 8001280:	699b      	ldr	r3, [r3, #24]
 8001282:	4a14      	ldr	r2, [pc, #80]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 8001284:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001288:	6193      	str	r3, [r2, #24]
 800128a:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001292:	60bb      	str	r3, [r7, #8]
 8001294:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8001296:	4b0f      	ldr	r3, [pc, #60]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	4a0e      	ldr	r2, [pc, #56]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 800129c:	f043 0301 	orr.w	r3, r3, #1
 80012a0:	6193      	str	r3, [r2, #24]
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <BSP_GPIO_Enable+0xbc>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilisé)
 80012ae:	4b0a      	ldr	r3, [pc, #40]	; (80012d8 <BSP_GPIO_Enable+0xc0>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	61fb      	str	r3, [r7, #28]
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80012ba:	61fb      	str	r3, [r7, #28]
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012c2:	61fb      	str	r3, [r7, #28]
 80012c4:	4a04      	ldr	r2, [pc, #16]	; (80012d8 <BSP_GPIO_Enable+0xc0>)
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	6053      	str	r3, [r2, #4]
}
 80012ca:	bf00      	nop
 80012cc:	3724      	adds	r7, #36	; 0x24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr
 80012d4:	40021000 	.word	0x40021000
 80012d8:	40010000 	.word	0x40010000

080012dc <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
 80012e8:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 80012f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012f8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 80012fa:	f107 0310 	add.w	r3, r7, #16
 80012fe:	4619      	mov	r1, r3
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f002 ffcf 	bl	80042a4 <HAL_GPIO_Init>
}
 8001306:	bf00      	nop
 8001308:	3720      	adds	r7, #32
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
	...

08001310 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001314:	f3bf 8f4f 	dsb	sy
}
 8001318:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800131a:	4b06      	ldr	r3, [pc, #24]	; (8001334 <__NVIC_SystemReset+0x24>)
 800131c:	68db      	ldr	r3, [r3, #12]
 800131e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001322:	4904      	ldr	r1, [pc, #16]	; (8001334 <__NVIC_SystemReset+0x24>)
 8001324:	4b04      	ldr	r3, [pc, #16]	; (8001338 <__NVIC_SystemReset+0x28>)
 8001326:	4313      	orrs	r3, r2
 8001328:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800132a:	f3bf 8f4f 	dsb	sy
}
 800132e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001330:	bf00      	nop
 8001332:	e7fd      	b.n	8001330 <__NVIC_SystemReset+0x20>
 8001334:	e000ed00 	.word	0xe000ed00
 8001338:	05fa0004 	.word	0x05fa0004

0800133c <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilisé (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08a      	sub	sp, #40	; 0x28
 8001340:	af02      	add	r7, sp, #8
 8001342:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	4a80      	ldr	r2, [pc, #512]	; (8001548 <SPI_Init+0x20c>)
 8001348:	4293      	cmp	r3, r2
 800134a:	d00a      	beq.n	8001362 <SPI_Init+0x26>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	4a7f      	ldr	r2, [pc, #508]	; (800154c <SPI_Init+0x210>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d006      	beq.n	8001362 <SPI_Init+0x26>
 8001354:	4a7e      	ldr	r2, [pc, #504]	; (8001550 <SPI_Init+0x214>)
 8001356:	211e      	movs	r1, #30
 8001358:	487e      	ldr	r0, [pc, #504]	; (8001554 <SPI_Init+0x218>)
 800135a:	f008 fa87 	bl	800986c <printf>
 800135e:	f7ff ffd7 	bl	8001310 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a79      	ldr	r2, [pc, #484]	; (800154c <SPI_Init+0x210>)
 8001366:	4293      	cmp	r3, r2
 8001368:	bf0c      	ite	eq
 800136a:	2301      	moveq	r3, #1
 800136c:	2300      	movne	r3, #0
 800136e:	b2db      	uxtb	r3, r3
 8001370:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8001372:	7ffb      	ldrb	r3, [r7, #31]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d130      	bne.n	80013da <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8001378:	4b77      	ldr	r3, [pc, #476]	; (8001558 <SPI_Init+0x21c>)
 800137a:	699b      	ldr	r3, [r3, #24]
 800137c:	4a76      	ldr	r2, [pc, #472]	; (8001558 <SPI_Init+0x21c>)
 800137e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001382:	6193      	str	r3, [r2, #24]
 8001384:	4b74      	ldr	r3, [pc, #464]	; (8001558 <SPI_Init+0x21c>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800138c:	61bb      	str	r3, [r7, #24]
 800138e:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8001390:	4b71      	ldr	r3, [pc, #452]	; (8001558 <SPI_Init+0x21c>)
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	4a70      	ldr	r2, [pc, #448]	; (8001558 <SPI_Init+0x21c>)
 8001396:	f043 0304 	orr.w	r3, r3, #4
 800139a:	6193      	str	r3, [r2, #24]
 800139c:	4b6e      	ldr	r3, [pc, #440]	; (8001558 <SPI_Init+0x21c>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	f003 0304 	and.w	r3, r3, #4
 80013a4:	617b      	str	r3, [r7, #20]
 80013a6:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80013a8:	2303      	movs	r3, #3
 80013aa:	9300      	str	r3, [sp, #0]
 80013ac:	2301      	movs	r3, #1
 80013ae:	2202      	movs	r2, #2
 80013b0:	2120      	movs	r1, #32
 80013b2:	486a      	ldr	r0, [pc, #424]	; (800155c <SPI_Init+0x220>)
 80013b4:	f7ff ff92 	bl	80012dc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80013b8:	2303      	movs	r3, #3
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	2301      	movs	r3, #1
 80013be:	2200      	movs	r2, #0
 80013c0:	2140      	movs	r1, #64	; 0x40
 80013c2:	4866      	ldr	r0, [pc, #408]	; (800155c <SPI_Init+0x220>)
 80013c4:	f7ff ff8a 	bl	80012dc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 80013c8:	2303      	movs	r3, #3
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	2301      	movs	r3, #1
 80013ce:	2202      	movs	r2, #2
 80013d0:	2180      	movs	r1, #128	; 0x80
 80013d2:	4862      	ldr	r0, [pc, #392]	; (800155c <SPI_Init+0x220>)
 80013d4:	f7ff ff82 	bl	80012dc <BSP_GPIO_PinCfg>
 80013d8:	e032      	b.n	8001440 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 80013da:	4b5f      	ldr	r3, [pc, #380]	; (8001558 <SPI_Init+0x21c>)
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	4a5e      	ldr	r2, [pc, #376]	; (8001558 <SPI_Init+0x21c>)
 80013e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e4:	61d3      	str	r3, [r2, #28]
 80013e6:	4b5c      	ldr	r3, [pc, #368]	; (8001558 <SPI_Init+0x21c>)
 80013e8:	69db      	ldr	r3, [r3, #28]
 80013ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ee:	613b      	str	r3, [r7, #16]
 80013f0:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80013f2:	4b59      	ldr	r3, [pc, #356]	; (8001558 <SPI_Init+0x21c>)
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	4a58      	ldr	r2, [pc, #352]	; (8001558 <SPI_Init+0x21c>)
 80013f8:	f043 0308 	orr.w	r3, r3, #8
 80013fc:	6193      	str	r3, [r2, #24]
 80013fe:	4b56      	ldr	r3, [pc, #344]	; (8001558 <SPI_Init+0x21c>)
 8001400:	699b      	ldr	r3, [r3, #24]
 8001402:	f003 0308 	and.w	r3, r3, #8
 8001406:	60fb      	str	r3, [r7, #12]
 8001408:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800140a:	2303      	movs	r3, #3
 800140c:	9300      	str	r3, [sp, #0]
 800140e:	2301      	movs	r3, #1
 8001410:	2202      	movs	r2, #2
 8001412:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001416:	4852      	ldr	r0, [pc, #328]	; (8001560 <SPI_Init+0x224>)
 8001418:	f7ff ff60 	bl	80012dc <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800141c:	2303      	movs	r3, #3
 800141e:	9300      	str	r3, [sp, #0]
 8001420:	2301      	movs	r3, #1
 8001422:	2200      	movs	r2, #0
 8001424:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001428:	484d      	ldr	r0, [pc, #308]	; (8001560 <SPI_Init+0x224>)
 800142a:	f7ff ff57 	bl	80012dc <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 800142e:	2303      	movs	r3, #3
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	2301      	movs	r3, #1
 8001434:	2202      	movs	r2, #2
 8001436:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800143a:	4849      	ldr	r0, [pc, #292]	; (8001560 <SPI_Init+0x224>)
 800143c:	f7ff ff4e 	bl	80012dc <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8001440:	7ffb      	ldrb	r3, [r7, #31]
 8001442:	4a48      	ldr	r2, [pc, #288]	; (8001564 <SPI_Init+0x228>)
 8001444:	2158      	movs	r1, #88	; 0x58
 8001446:	fb01 f303 	mul.w	r3, r1, r3
 800144a:	4413      	add	r3, r2
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001450:	7ffb      	ldrb	r3, [r7, #31]
 8001452:	4a44      	ldr	r2, [pc, #272]	; (8001564 <SPI_Init+0x228>)
 8001454:	2158      	movs	r1, #88	; 0x58
 8001456:	fb01 f303 	mul.w	r3, r1, r3
 800145a:	4413      	add	r3, r2
 800145c:	331c      	adds	r3, #28
 800145e:	2210      	movs	r2, #16
 8001460:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8001462:	7ffb      	ldrb	r3, [r7, #31]
 8001464:	4a3f      	ldr	r2, [pc, #252]	; (8001564 <SPI_Init+0x228>)
 8001466:	2158      	movs	r1, #88	; 0x58
 8001468:	fb01 f303 	mul.w	r3, r1, r3
 800146c:	4413      	add	r3, r2
 800146e:	3314      	adds	r3, #20
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8001474:	7ffb      	ldrb	r3, [r7, #31]
 8001476:	4a3b      	ldr	r2, [pc, #236]	; (8001564 <SPI_Init+0x228>)
 8001478:	2158      	movs	r1, #88	; 0x58
 800147a:	fb01 f303 	mul.w	r3, r1, r3
 800147e:	4413      	add	r3, r2
 8001480:	3310      	adds	r3, #16
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001486:	7ffb      	ldrb	r3, [r7, #31]
 8001488:	4a36      	ldr	r2, [pc, #216]	; (8001564 <SPI_Init+0x228>)
 800148a:	2158      	movs	r1, #88	; 0x58
 800148c:	fb01 f303 	mul.w	r3, r1, r3
 8001490:	4413      	add	r3, r2
 8001492:	3328      	adds	r3, #40	; 0x28
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8001498:	7ffb      	ldrb	r3, [r7, #31]
 800149a:	4a32      	ldr	r2, [pc, #200]	; (8001564 <SPI_Init+0x228>)
 800149c:	2158      	movs	r1, #88	; 0x58
 800149e:	fb01 f303 	mul.w	r3, r1, r3
 80014a2:	4413      	add	r3, r2
 80014a4:	332c      	adds	r3, #44	; 0x2c
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 80014aa:	7ffb      	ldrb	r3, [r7, #31]
 80014ac:	4a2d      	ldr	r2, [pc, #180]	; (8001564 <SPI_Init+0x228>)
 80014ae:	2158      	movs	r1, #88	; 0x58
 80014b0:	fb01 f303 	mul.w	r3, r1, r3
 80014b4:	4413      	add	r3, r2
 80014b6:	330c      	adds	r3, #12
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 80014bc:	7ffb      	ldrb	r3, [r7, #31]
 80014be:	4a29      	ldr	r2, [pc, #164]	; (8001564 <SPI_Init+0x228>)
 80014c0:	2158      	movs	r1, #88	; 0x58
 80014c2:	fb01 f303 	mul.w	r3, r1, r3
 80014c6:	4413      	add	r3, r2
 80014c8:	3308      	adds	r3, #8
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014ce:	7ffb      	ldrb	r3, [r7, #31]
 80014d0:	4a24      	ldr	r2, [pc, #144]	; (8001564 <SPI_Init+0x228>)
 80014d2:	2158      	movs	r1, #88	; 0x58
 80014d4:	fb01 f303 	mul.w	r3, r1, r3
 80014d8:	4413      	add	r3, r2
 80014da:	3320      	adds	r3, #32
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 80014e0:	7ffb      	ldrb	r3, [r7, #31]
 80014e2:	4a20      	ldr	r2, [pc, #128]	; (8001564 <SPI_Init+0x228>)
 80014e4:	2158      	movs	r1, #88	; 0x58
 80014e6:	fb01 f303 	mul.w	r3, r1, r3
 80014ea:	4413      	add	r3, r2
 80014ec:	3304      	adds	r3, #4
 80014ee:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014f2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 80014f4:	7ffb      	ldrb	r3, [r7, #31]
 80014f6:	4a1b      	ldr	r2, [pc, #108]	; (8001564 <SPI_Init+0x228>)
 80014f8:	2158      	movs	r1, #88	; 0x58
 80014fa:	fb01 f303 	mul.w	r3, r1, r3
 80014fe:	4413      	add	r3, r2
 8001500:	3318      	adds	r3, #24
 8001502:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001506:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8001508:	7ffb      	ldrb	r3, [r7, #31]
 800150a:	4a16      	ldr	r2, [pc, #88]	; (8001564 <SPI_Init+0x228>)
 800150c:	2158      	movs	r1, #88	; 0x58
 800150e:	fb01 f303 	mul.w	r3, r1, r3
 8001512:	4413      	add	r3, r2
 8001514:	3324      	adds	r3, #36	; 0x24
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 800151a:	7ffb      	ldrb	r3, [r7, #31]
 800151c:	4a11      	ldr	r2, [pc, #68]	; (8001564 <SPI_Init+0x228>)
 800151e:	2158      	movs	r1, #88	; 0x58
 8001520:	fb01 f303 	mul.w	r3, r1, r3
 8001524:	4413      	add	r3, r2
 8001526:	3351      	adds	r3, #81	; 0x51
 8001528:	2200      	movs	r2, #0
 800152a:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 800152c:	7ffb      	ldrb	r3, [r7, #31]
 800152e:	2258      	movs	r2, #88	; 0x58
 8001530:	fb02 f303 	mul.w	r3, r2, r3
 8001534:	4a0b      	ldr	r2, [pc, #44]	; (8001564 <SPI_Init+0x228>)
 8001536:	4413      	add	r3, r2
 8001538:	4618      	mov	r0, r3
 800153a:	f005 f853 	bl	80065e4 <HAL_SPI_Init>
}
 800153e:	bf00      	nop
 8001540:	3720      	adds	r7, #32
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40013000 	.word	0x40013000
 800154c:	40003800 	.word	0x40003800
 8001550:	0800f590 	.word	0x0800f590
 8001554:	0800f5b0 	.word	0x0800f5b0
 8001558:	40021000 	.word	0x40021000
 800155c:	40010800 	.word	0x40010800
 8001560:	40010c00 	.word	0x40010c00
 8001564:	20000b18 	.word	0x20000b18

08001568 <SPI_ReadNoRegister>:
 * @brief Cette fonction sert à recevoir une donnée sur l'un des bus SPI.
 * @param SPIx est le SPI à lire.
 * @retval cette fonction retourne la donnée lue sur le SPI choisi.
 */
uint8_t SPI_ReadNoRegister(SPI_TypeDef* SPIx)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	uint8_t data;
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4a14      	ldr	r2, [pc, #80]	; (80015c4 <SPI_ReadNoRegister+0x5c>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d00a      	beq.n	800158e <SPI_ReadNoRegister+0x26>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4a13      	ldr	r2, [pc, #76]	; (80015c8 <SPI_ReadNoRegister+0x60>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d006      	beq.n	800158e <SPI_ReadNoRegister+0x26>
 8001580:	4a12      	ldr	r2, [pc, #72]	; (80015cc <SPI_ReadNoRegister+0x64>)
 8001582:	2164      	movs	r1, #100	; 0x64
 8001584:	4812      	ldr	r0, [pc, #72]	; (80015d0 <SPI_ReadNoRegister+0x68>)
 8001586:	f008 f971 	bl	800986c <printf>
 800158a:	f7ff fec1 	bl	8001310 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a0d      	ldr	r2, [pc, #52]	; (80015c8 <SPI_ReadNoRegister+0x60>)
 8001592:	4293      	cmp	r3, r2
 8001594:	bf0c      	ite	eq
 8001596:	2301      	moveq	r3, #1
 8001598:	2300      	movne	r3, #0
 800159a:	b2db      	uxtb	r3, r3
 800159c:	73fb      	strb	r3, [r7, #15]
	data = 0x00;
 800159e:	2300      	movs	r3, #0
 80015a0:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Receive(&hSPI[id],&data,1,100);
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
 80015a4:	2258      	movs	r2, #88	; 0x58
 80015a6:	fb02 f303 	mul.w	r3, r2, r3
 80015aa:	4a0a      	ldr	r2, [pc, #40]	; (80015d4 <SPI_ReadNoRegister+0x6c>)
 80015ac:	1898      	adds	r0, r3, r2
 80015ae:	f107 010e 	add.w	r1, r7, #14
 80015b2:	2364      	movs	r3, #100	; 0x64
 80015b4:	2201      	movs	r2, #1
 80015b6:	f004 fbc2 	bl	8005d3e <HAL_SPI_Receive>
	return data;
 80015ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3710      	adds	r7, #16
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40013000 	.word	0x40013000
 80015c8:	40003800 	.word	0x40003800
 80015cc:	0800f590 	.word	0x0800f590
 80015d0:	0800f5b0 	.word	0x0800f5b0
 80015d4:	20000b18 	.word	0x20000b18

080015d8 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert à envoyer une donnée sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donnée.
 * @param data est la donnée à envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	460b      	mov	r3, r1
 80015e2:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	4a12      	ldr	r2, [pc, #72]	; (8001630 <SPI_WriteNoRegister+0x58>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d00a      	beq.n	8001602 <SPI_WriteNoRegister+0x2a>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	4a11      	ldr	r2, [pc, #68]	; (8001634 <SPI_WriteNoRegister+0x5c>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d006      	beq.n	8001602 <SPI_WriteNoRegister+0x2a>
 80015f4:	4a10      	ldr	r2, [pc, #64]	; (8001638 <SPI_WriteNoRegister+0x60>)
 80015f6:	217f      	movs	r1, #127	; 0x7f
 80015f8:	4810      	ldr	r0, [pc, #64]	; (800163c <SPI_WriteNoRegister+0x64>)
 80015fa:	f008 f937 	bl	800986c <printf>
 80015fe:	f7ff fe87 	bl	8001310 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a0b      	ldr	r2, [pc, #44]	; (8001634 <SPI_WriteNoRegister+0x5c>)
 8001606:	4293      	cmp	r3, r2
 8001608:	bf0c      	ite	eq
 800160a:	2301      	moveq	r3, #1
 800160c:	2300      	movne	r3, #0
 800160e:	b2db      	uxtb	r3, r3
 8001610:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8001612:	7bfb      	ldrb	r3, [r7, #15]
 8001614:	2258      	movs	r2, #88	; 0x58
 8001616:	fb02 f303 	mul.w	r3, r2, r3
 800161a:	4a09      	ldr	r2, [pc, #36]	; (8001640 <SPI_WriteNoRegister+0x68>)
 800161c:	1898      	adds	r0, r3, r2
 800161e:	1cf9      	adds	r1, r7, #3
 8001620:	2364      	movs	r3, #100	; 0x64
 8001622:	2201      	movs	r2, #1
 8001624:	f004 fa2b 	bl	8005a7e <HAL_SPI_Transmit>
}
 8001628:	bf00      	nop
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40013000 	.word	0x40013000
 8001634:	40003800 	.word	0x40003800
 8001638:	0800f590 	.word	0x0800f590
 800163c:	0800f5b0 	.word	0x0800f5b0
 8001640:	20000b18 	.word	0x20000b18

08001644 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les données.
 * @param *data est la donnée à envoyer.
 * @param count est le nombre de données à envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	4613      	mov	r3, r2
 8001650:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	4a12      	ldr	r2, [pc, #72]	; (80016a0 <SPI_WriteMultiNoRegister+0x5c>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d00a      	beq.n	8001670 <SPI_WriteMultiNoRegister+0x2c>
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	4a11      	ldr	r2, [pc, #68]	; (80016a4 <SPI_WriteMultiNoRegister+0x60>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d006      	beq.n	8001670 <SPI_WriteMultiNoRegister+0x2c>
 8001662:	4a11      	ldr	r2, [pc, #68]	; (80016a8 <SPI_WriteMultiNoRegister+0x64>)
 8001664:	218c      	movs	r1, #140	; 0x8c
 8001666:	4811      	ldr	r0, [pc, #68]	; (80016ac <SPI_WriteMultiNoRegister+0x68>)
 8001668:	f008 f900 	bl	800986c <printf>
 800166c:	f7ff fe50 	bl	8001310 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	4a0c      	ldr	r2, [pc, #48]	; (80016a4 <SPI_WriteMultiNoRegister+0x60>)
 8001674:	4293      	cmp	r3, r2
 8001676:	bf0c      	ite	eq
 8001678:	2301      	moveq	r3, #1
 800167a:	2300      	movne	r3, #0
 800167c:	b2db      	uxtb	r3, r3
 800167e:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8001680:	7dfb      	ldrb	r3, [r7, #23]
 8001682:	2258      	movs	r2, #88	; 0x58
 8001684:	fb02 f303 	mul.w	r3, r2, r3
 8001688:	4a09      	ldr	r2, [pc, #36]	; (80016b0 <SPI_WriteMultiNoRegister+0x6c>)
 800168a:	1898      	adds	r0, r3, r2
 800168c:	88fa      	ldrh	r2, [r7, #6]
 800168e:	2364      	movs	r3, #100	; 0x64
 8001690:	68b9      	ldr	r1, [r7, #8]
 8001692:	f004 f9f4 	bl	8005a7e <HAL_SPI_Transmit>
}
 8001696:	bf00      	nop
 8001698:	3718      	adds	r7, #24
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40013000 	.word	0x40013000
 80016a4:	40003800 	.word	0x40003800
 80016a8:	0800f590 	.word	0x0800f590
 80016ac:	0800f5b0 	.word	0x0800f5b0
 80016b0:	20000b18 	.word	0x20000b18

080016b4 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut régler la taille des données.
 * @param DataSize est la taille des données :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	460b      	mov	r3, r1
 80016be:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	bf14      	ite	ne
 80016cc:	2301      	movne	r3, #1
 80016ce:	2300      	moveq	r3, #0
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4a1e      	ldr	r2, [pc, #120]	; (8001750 <TM_SPI_SetDataSize+0x9c>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	bf0c      	ite	eq
 80016dc:	2301      	moveq	r3, #1
 80016de:	2300      	movne	r3, #0
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 80016f0:	78fb      	ldrb	r3, [r7, #3]
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d110      	bne.n	8001718 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 80016f6:	7bbb      	ldrb	r3, [r7, #14]
 80016f8:	4a16      	ldr	r2, [pc, #88]	; (8001754 <TM_SPI_SetDataSize+0xa0>)
 80016fa:	2158      	movs	r1, #88	; 0x58
 80016fc:	fb01 f303 	mul.w	r3, r1, r3
 8001700:	4413      	add	r3, r2
 8001702:	330c      	adds	r3, #12
 8001704:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001708:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	601a      	str	r2, [r3, #0]
 8001716:	e00e      	b.n	8001736 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8001718:	7bbb      	ldrb	r3, [r7, #14]
 800171a:	4a0e      	ldr	r2, [pc, #56]	; (8001754 <TM_SPI_SetDataSize+0xa0>)
 800171c:	2158      	movs	r1, #88	; 0x58
 800171e:	fb01 f303 	mul.w	r3, r1, r3
 8001722:	4413      	add	r3, r2
 8001724:	330c      	adds	r3, #12
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8001742:	7bfb      	ldrb	r3, [r7, #15]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	40003800 	.word	0x40003800
 8001754:	20000b18 	.word	0x20000b18

08001758 <__NVIC_SystemReset>:
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800175c:	f3bf 8f4f 	dsb	sy
}
 8001760:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001762:	4b06      	ldr	r3, [pc, #24]	; (800177c <__NVIC_SystemReset+0x24>)
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800176a:	4904      	ldr	r1, [pc, #16]	; (800177c <__NVIC_SystemReset+0x24>)
 800176c:	4b04      	ldr	r3, [pc, #16]	; (8001780 <__NVIC_SystemReset+0x28>)
 800176e:	4313      	orrs	r3, r2
 8001770:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001772:	f3bf 8f4f 	dsb	sy
}
 8001776:	bf00      	nop
    __NOP();
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <__NVIC_SystemReset+0x20>
 800177c:	e000ed00 	.word	0xe000ed00
 8001780:	05fa0004 	.word	0x05fa0004

08001784 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des périphériques GPIO
 8001788:	f7ff fd46 	bl	8001218 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 800178c:	f000 f809 	bl	80017a2 <SYS_ClockConfig>
}
 8001790:	bf00      	nop
 8001792:	bd80      	pop	{r7, pc}

08001794 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001798:	2003      	movs	r0, #3
 800179a:	f002 fad1 	bl	8003d40 <HAL_NVIC_SetPriorityGrouping>
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= désactivé
 * 	LSI (low speed internal)		= désactivé
 *
 */
void SYS_ClockConfig(void)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b094      	sub	sp, #80	; 0x50
 80017a6:	af00      	add	r7, sp, #0
#if USE_MIDI
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017ac:	2228      	movs	r2, #40	; 0x28
 80017ae:	2100      	movs	r1, #0
 80017b0:	4618      	mov	r0, r3
 80017b2:	f008 f847 	bl	8009844 <memset>
	 RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017b6:	f107 0314 	add.w	r3, r7, #20
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
 80017c4:	611a      	str	r2, [r3, #16]
	 RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]

	 /** Initializes the CPU, AHB and APB busses clocks
	 */
	 RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017d2:	2301      	movs	r3, #1
 80017d4:	62bb      	str	r3, [r7, #40]	; 0x28
	 RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017da:	62fb      	str	r3, [r7, #44]	; 0x2c
	 RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017dc:	2300      	movs	r3, #0
 80017de:	633b      	str	r3, [r7, #48]	; 0x30
	 RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017e0:	2301      	movs	r3, #1
 80017e2:	63bb      	str	r3, [r7, #56]	; 0x38
	 RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017e4:	2302      	movs	r3, #2
 80017e6:	647b      	str	r3, [r7, #68]	; 0x44
	 RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017ec:	64bb      	str	r3, [r7, #72]	; 0x48
	 RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80017ee:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80017f2:	64fb      	str	r3, [r7, #76]	; 0x4c
	 if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017f8:	4618      	mov	r0, r3
 80017fa:	f003 fc67 	bl	80050cc <HAL_RCC_OscConfig>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <SYS_ClockConfig+0x66>
	 {
	   Error_Handler();
 8001804:	f006 fbec 	bl	8007fe0 <Error_Handler>
	 }
	 /** Initializes the CPU, AHB and APB busses clocks
	 */
	 RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001808:	230f      	movs	r3, #15
 800180a:	617b      	str	r3, [r7, #20]
	                             |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800180c:	2302      	movs	r3, #2
 800180e:	61bb      	str	r3, [r7, #24]
	 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001810:	2300      	movs	r3, #0
 8001812:	61fb      	str	r3, [r7, #28]
	 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001814:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001818:	623b      	str	r3, [r7, #32]
	 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800181a:	2300      	movs	r3, #0
 800181c:	627b      	str	r3, [r7, #36]	; 0x24

	 if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800181e:	f107 0314 	add.w	r3, r7, #20
 8001822:	2101      	movs	r1, #1
 8001824:	4618      	mov	r0, r3
 8001826:	f003 fed1 	bl	80055cc <HAL_RCC_ClockConfig>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <SYS_ClockConfig+0x92>
	 {
	   Error_Handler();
 8001830:	f006 fbd6 	bl	8007fe0 <Error_Handler>
	 }
	 PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001834:	2310      	movs	r3, #16
 8001836:	607b      	str	r3, [r7, #4]
	 PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8001838:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800183c:	613b      	str	r3, [r7, #16]
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800183e:	1d3b      	adds	r3, r7, #4
 8001840:	4618      	mov	r0, r3
 8001842:	f004 f85d 	bl	8005900 <HAL_RCCEx_PeriphCLKConfig>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <SYS_ClockConfig+0xae>
	 {
	   Error_Handler();
 800184c:	f006 fbc8 	bl	8007fe0 <Error_Handler>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la fréquence d'horloge système.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001850:	f001 f958 	bl	8002b04 <SystemCoreClockUpdate>
}
 8001854:	bf00      	nop
 8001856:	3750      	adds	r7, #80	; 0x50
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001864:	2204      	movs	r2, #4
 8001866:	4902      	ldr	r1, [pc, #8]	; (8001870 <_exit+0x14>)
 8001868:	2001      	movs	r0, #1
 800186a:	f000 f8db 	bl	8001a24 <_write>
	while (1) {
 800186e:	e7fe      	b.n	800186e <_exit+0x12>
 8001870:	0800f5ec 	.word	0x0800f5ec

08001874 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001884:	605a      	str	r2, [r3, #4]
	return 0;
 8001886:	2300      	movs	r3, #0
}
 8001888:	4618      	mov	r0, r3
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr

08001892 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0
	return 1;
 8001896:	2301      	movs	r3, #1
}
 8001898:	4618      	mov	r0, r3
 800189a:	46bd      	mov	sp, r7
 800189c:	bc80      	pop	{r7}
 800189e:	4770      	bx	lr

080018a0 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018aa:	f007 fd57 	bl	800935c <__errno>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2216      	movs	r2, #22
 80018b2:	601a      	str	r2, [r3, #0]
	return (-1);
 80018b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80018c8:	4b11      	ldr	r3, [pc, #68]	; (8001910 <_sbrk+0x50>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d102      	bne.n	80018d6 <_sbrk+0x16>
		heap_end = &end;
 80018d0:	4b0f      	ldr	r3, [pc, #60]	; (8001910 <_sbrk+0x50>)
 80018d2:	4a10      	ldr	r2, [pc, #64]	; (8001914 <_sbrk+0x54>)
 80018d4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80018d6:	4b0e      	ldr	r3, [pc, #56]	; (8001910 <_sbrk+0x50>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <_sbrk+0x50>)
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4413      	add	r3, r2
 80018e4:	466a      	mov	r2, sp
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d907      	bls.n	80018fa <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80018ea:	f007 fd37 	bl	800935c <__errno>
 80018ee:	4603      	mov	r3, r0
 80018f0:	220c      	movs	r2, #12
 80018f2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80018f4:	f04f 33ff 	mov.w	r3, #4294967295
 80018f8:	e006      	b.n	8001908 <_sbrk+0x48>
	}

	heap_end += incr;
 80018fa:	4b05      	ldr	r3, [pc, #20]	; (8001910 <_sbrk+0x50>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	4a03      	ldr	r2, [pc, #12]	; (8001910 <_sbrk+0x50>)
 8001904:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001906:	68fb      	ldr	r3, [r7, #12]
}
 8001908:	4618      	mov	r0, r3
 800190a:	3710      	adds	r7, #16
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	20000bd0 	.word	0x20000bd0
 8001914:	200012e8 	.word	0x200012e8

08001918 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001922:	f007 fd1b 	bl	800935c <__errno>
 8001926:	4603      	mov	r3, r0
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 800192c:	6838      	ldr	r0, [r7, #0]
 800192e:	f7ff ffc7 	bl	80018c0 <_sbrk>
 8001932:	60f8      	str	r0, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800193a:	d10b      	bne.n	8001954 <_sbrk_r+0x3c>
 800193c:	f007 fd0e 	bl	800935c <__errno>
 8001940:	4603      	mov	r3, r0
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d005      	beq.n	8001954 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001948:	f007 fd08 	bl	800935c <__errno>
 800194c:	4603      	mov	r3, r0
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	601a      	str	r2, [r3, #0]
  return ret;
 8001954:	68fb      	ldr	r3, [r7, #12]
}
 8001956:	4618      	mov	r0, r3
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
	...

08001960 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
 800196a:	460b      	mov	r3, r1
 800196c:	71bb      	strb	r3, [r7, #6]
 800196e:	4613      	mov	r3, r2
 8001970:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001972:	4b08      	ldr	r3, [pc, #32]	; (8001994 <SYS_set_std_usart+0x34>)
 8001974:	4a08      	ldr	r2, [pc, #32]	; (8001998 <SYS_set_std_usart+0x38>)
 8001976:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001978:	4a08      	ldr	r2, [pc, #32]	; (800199c <SYS_set_std_usart+0x3c>)
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800197e:	4a08      	ldr	r2, [pc, #32]	; (80019a0 <SYS_set_std_usart+0x40>)
 8001980:	79bb      	ldrb	r3, [r7, #6]
 8001982:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001984:	4a07      	ldr	r2, [pc, #28]	; (80019a4 <SYS_set_std_usart+0x44>)
 8001986:	797b      	ldrb	r3, [r7, #5]
 8001988:	7013      	strb	r3, [r2, #0]
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr
 8001994:	20000bcc 	.word	0x20000bcc
 8001998:	e5e0e5e0 	.word	0xe5e0e5e0
 800199c:	20000bca 	.word	0x20000bca
 80019a0:	20000bc8 	.word	0x20000bc8
 80019a4:	20000bc9 	.word	0x20000bc9

080019a8 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b088      	sub	sp, #32
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61bb      	str	r3, [r7, #24]
	switch (file) {
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d122      	bne.n	8001a04 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 80019be:	2300      	movs	r3, #0
 80019c0:	61fb      	str	r3, [r7, #28]
 80019c2:	e01a      	b.n	80019fa <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 80019c4:	bf00      	nop
 80019c6:	4b16      	ldr	r3, [pc, #88]	; (8001a20 <_read+0x78>)
 80019c8:	781b      	ldrb	r3, [r3, #0]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f000 fcbc 	bl	8002348 <UART_data_ready>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d0f7      	beq.n	80019c6 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 80019d6:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <_read+0x78>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	4618      	mov	r0, r3
 80019dc:	f000 fcd2 	bl	8002384 <UART_get_next_byte>
 80019e0:	4603      	mov	r3, r0
 80019e2:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	1c5a      	adds	r2, r3, #1
 80019e8:	60ba      	str	r2, [r7, #8]
 80019ea:	7dfa      	ldrb	r2, [r7, #23]
 80019ec:	701a      	strb	r2, [r3, #0]
				num++;
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	3301      	adds	r3, #1
 80019f2:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	3301      	adds	r3, #1
 80019f8:	61fb      	str	r3, [r7, #28]
 80019fa:	69fa      	ldr	r2, [r7, #28]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	dbe0      	blt.n	80019c4 <_read+0x1c>
			}
			break;
 8001a02:	e007      	b.n	8001a14 <_read+0x6c>
		default:
			errno = EBADF;
 8001a04:	f007 fcaa 	bl	800935c <__errno>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2209      	movs	r2, #9
 8001a0c:	601a      	str	r2, [r3, #0]
			return -1;
 8001a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a12:	e000      	b.n	8001a16 <_read+0x6e>
	}
	return num;
 8001a14:	69bb      	ldr	r3, [r7, #24]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3720      	adds	r7, #32
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000bca 	.word	0x20000bca

08001a24 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d003      	beq.n	8001a3e <_write+0x1a>
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d014      	beq.n	8001a66 <_write+0x42>
 8001a3c:	e027      	b.n	8001a8e <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8001a3e:	2300      	movs	r3, #0
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	e00b      	b.n	8001a5c <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8001a44:	4b18      	ldr	r3, [pc, #96]	; (8001aa8 <_write+0x84>)
 8001a46:	7818      	ldrb	r0, [r3, #0]
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	1c5a      	adds	r2, r3, #1
 8001a4c:	60ba      	str	r2, [r7, #8]
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	4619      	mov	r1, r3
 8001a52:	f000 fcf3 	bl	800243c <UART_putc>
			for (n = 0; n < len; n++)
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	617b      	str	r3, [r7, #20]
 8001a5c:	697a      	ldr	r2, [r7, #20]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	dbef      	blt.n	8001a44 <_write+0x20>
#endif
			}
			break;
 8001a64:	e01b      	b.n	8001a9e <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001a66:	2300      	movs	r3, #0
 8001a68:	617b      	str	r3, [r7, #20]
 8001a6a:	e00b      	b.n	8001a84 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001a6c:	4b0f      	ldr	r3, [pc, #60]	; (8001aac <_write+0x88>)
 8001a6e:	7818      	ldrb	r0, [r3, #0]
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	1c5a      	adds	r2, r3, #1
 8001a74:	60ba      	str	r2, [r7, #8]
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	f000 fcdf 	bl	800243c <UART_putc>
			for (n = 0; n < len; n++)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3301      	adds	r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	697a      	ldr	r2, [r7, #20]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	dbef      	blt.n	8001a6c <_write+0x48>
#endif
			}
			break;
 8001a8c:	e007      	b.n	8001a9e <_write+0x7a>
		default:
			errno = EBADF;
 8001a8e:	f007 fc65 	bl	800935c <__errno>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2209      	movs	r2, #9
 8001a96:	601a      	str	r2, [r3, #0]
			return -1;
 8001a98:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9c:	e000      	b.n	8001aa0 <_write+0x7c>
	}
	return len;
 8001a9e:	687b      	ldr	r3, [r7, #4]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3718      	adds	r7, #24
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20000bc8 	.word	0x20000bc8
 8001aac:	20000bc9 	.word	0x20000bc9

08001ab0 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001ab0:	b40f      	push	{r0, r1, r2, r3}
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b0c2      	sub	sp, #264	; 0x108
 8001ab6:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001ab8:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001abc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prépare la chaine à envoyer.
 8001ac0:	4638      	mov	r0, r7
 8001ac2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001ac6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001aca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ace:	f009 fa31 	bl	800af34 <vsnprintf>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001adc:	2bff      	cmp	r3, #255	; 0xff
 8001ade:	d902      	bls.n	8001ae6 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001ae0:	23ff      	movs	r3, #255	; 0xff
 8001ae2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001aec:	4619      	mov	r1, r3
 8001aee:	2001      	movs	r0, #1
 8001af0:	f000 fce6 	bl	80024c0 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001afe:	46bd      	mov	sp, r7
 8001b00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b04:	b004      	add	sp, #16
 8001b06:	4770      	bx	lr

08001b08 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8001b12:	4b52      	ldr	r3, [pc, #328]	; (8001c5c <dump_trap_info+0x154>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a52      	ldr	r2, [pc, #328]	; (8001c60 <dump_trap_info+0x158>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d001      	beq.n	8001b20 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001b1c:	f7ff fe1c 	bl	8001758 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001b20:	f3ef 8305 	mrs	r3, IPSR
 8001b24:	60fb      	str	r3, [r7, #12]
  return(result);
 8001b26:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	484d      	ldr	r0, [pc, #308]	; (8001c64 <dump_trap_info+0x15c>)
 8001b2e:	f7ff ffbf 	bl	8001ab0 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	f003 0308 	and.w	r3, r3, #8
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001b3c:	484a      	ldr	r0, [pc, #296]	; (8001c68 <dump_trap_info+0x160>)
 8001b3e:	f7ff ffb7 	bl	8001ab0 <dump_printf>
 8001b42:	e002      	b.n	8001b4a <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8001b44:	4849      	ldr	r0, [pc, #292]	; (8001c6c <dump_trap_info+0x164>)
 8001b46:	f7ff ffb3 	bl	8001ab0 <dump_printf>

	int offset, i;
	offset = 0;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8001b4e:	4848      	ldr	r0, [pc, #288]	; (8001c70 <dump_trap_info+0x168>)
 8001b50:	f7ff ffae 	bl	8001ab0 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	6819      	ldr	r1, [r3, #0]
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	3301      	adds	r3, #1
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	4413      	add	r3, r2
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	4841      	ldr	r0, [pc, #260]	; (8001c74 <dump_trap_info+0x16c>)
 8001b6e:	f7ff ff9f 	bl	8001ab0 <dump_printf>
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	3302      	adds	r3, #2
 8001b76:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	4413      	add	r3, r2
 8001b80:	6819      	ldr	r1, [r3, #0]
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	3301      	adds	r3, #1
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	4839      	ldr	r0, [pc, #228]	; (8001c78 <dump_trap_info+0x170>)
 8001b92:	f7ff ff8d 	bl	8001ab0 <dump_printf>
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	3302      	adds	r3, #2
 8001b9a:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	1c5a      	adds	r2, r3, #1
 8001ba0:	617a      	str	r2, [r7, #20]
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4619      	mov	r1, r3
 8001bac:	4833      	ldr	r0, [pc, #204]	; (8001c7c <dump_trap_info+0x174>)
 8001bae:	f7ff ff7f 	bl	8001ab0 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	1c5a      	adds	r2, r3, #1
 8001bb6:	617a      	str	r2, [r7, #20]
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	482f      	ldr	r0, [pc, #188]	; (8001c80 <dump_trap_info+0x178>)
 8001bc4:	f7ff ff74 	bl	8001ab0 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	1c5a      	adds	r2, r3, #1
 8001bcc:	617a      	str	r2, [r7, #20]
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	482a      	ldr	r0, [pc, #168]	; (8001c84 <dump_trap_info+0x17c>)
 8001bda:	f7ff ff69 	bl	8001ab0 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	1c5a      	adds	r2, r3, #1
 8001be2:	617a      	str	r2, [r7, #20]
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	4413      	add	r3, r2
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4619      	mov	r1, r3
 8001bee:	4826      	ldr	r0, [pc, #152]	; (8001c88 <dump_trap_info+0x180>)
 8001bf0:	f7ff ff5e 	bl	8001ab0 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001bf4:	4825      	ldr	r0, [pc, #148]	; (8001c8c <dump_trap_info+0x184>)
 8001bf6:	f7ff ff5b 	bl	8001ab0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	613b      	str	r3, [r7, #16]
 8001bfe:	e019      	b.n	8001c34 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	3301      	adds	r3, #1
 8001c04:	f003 0303 	and.w	r3, r3, #3
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d105      	bne.n	8001c18 <dump_trap_info+0x110>
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d002      	beq.n	8001c18 <dump_trap_info+0x110>
			dump_printf("\n");
 8001c12:	481f      	ldr	r0, [pc, #124]	; (8001c90 <dump_trap_info+0x188>)
 8001c14:	f7ff ff4c 	bl	8001ab0 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	1c5a      	adds	r2, r3, #1
 8001c1c:	617a      	str	r2, [r7, #20]
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	4413      	add	r3, r2
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4619      	mov	r1, r3
 8001c28:	481a      	ldr	r0, [pc, #104]	; (8001c94 <dump_trap_info+0x18c>)
 8001c2a:	f7ff ff41 	bl	8001ab0 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	3301      	adds	r3, #1
 8001c32:	613b      	str	r3, [r7, #16]
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	2b1f      	cmp	r3, #31
 8001c38:	dc06      	bgt.n	8001c48 <dump_trap_info+0x140>
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	4413      	add	r3, r2
 8001c42:	4a15      	ldr	r2, [pc, #84]	; (8001c98 <dump_trap_info+0x190>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d3db      	bcc.n	8001c00 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001c48:	4811      	ldr	r0, [pc, #68]	; (8001c90 <dump_trap_info+0x188>)
 8001c4a:	f7ff ff31 	bl	8001ab0 <dump_printf>


	dump_printf("END of Fault Handler\n");
 8001c4e:	4813      	ldr	r0, [pc, #76]	; (8001c9c <dump_trap_info+0x194>)
 8001c50:	f7ff ff2e 	bl	8001ab0 <dump_printf>
}
 8001c54:	bf00      	nop
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20000bcc 	.word	0x20000bcc
 8001c60:	e5e0e5e0 	.word	0xe5e0e5e0
 8001c64:	0800f630 	.word	0x0800f630
 8001c68:	0800f650 	.word	0x0800f650
 8001c6c:	0800f668 	.word	0x0800f668
 8001c70:	0800f684 	.word	0x0800f684
 8001c74:	0800f698 	.word	0x0800f698
 8001c78:	0800f6b8 	.word	0x0800f6b8
 8001c7c:	0800f6d8 	.word	0x0800f6d8
 8001c80:	0800f6e8 	.word	0x0800f6e8
 8001c84:	0800f6fc 	.word	0x0800f6fc
 8001c88:	0800f710 	.word	0x0800f710
 8001c8c:	0800f724 	.word	0x0800f724
 8001c90:	0800f734 	.word	0x0800f734
 8001c94:	0800f738 	.word	0x0800f738
 8001c98:	20005000 	.word	0x20005000
 8001c9c:	0800f744 	.word	0x0800f744

08001ca0 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
	__asm volatile
 8001ca0:	f01e 0f04 	tst.w	lr, #4
 8001ca4:	bf0c      	ite	eq
 8001ca6:	f3ef 8008 	mrseq	r0, MSP
 8001caa:	f3ef 8009 	mrsne	r0, PSP
 8001cae:	4671      	mov	r1, lr
 8001cb0:	f7ff bf2a 	b.w	8001b08 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001cb4:	bf00      	nop
	...

08001cb8 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001cbc:	4802      	ldr	r0, [pc, #8]	; (8001cc8 <NMI_Handler+0x10>)
 8001cbe:	f7ff fef7 	bl	8001ab0 <dump_printf>
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	0800f75c 	.word	0x0800f75c

08001ccc <SVC_Handler>:

void SVC_Handler(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001cd0:	4802      	ldr	r0, [pc, #8]	; (8001cdc <SVC_Handler+0x10>)
 8001cd2:	f7ff feed 	bl	8001ab0 <dump_printf>
}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	0800f770 	.word	0x0800f770

08001ce0 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001ce4:	4802      	ldr	r0, [pc, #8]	; (8001cf0 <DebugMon_Handler+0x10>)
 8001ce6:	f7ff fee3 	bl	8001ab0 <dump_printf>
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	0800f790 	.word	0x0800f790

08001cf4 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001cf8:	4802      	ldr	r0, [pc, #8]	; (8001d04 <PendSV_Handler+0x10>)
 8001cfa:	f7ff fed9 	bl	8001ab0 <dump_printf>
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	0800f7ac 	.word	0x0800f7ac

08001d08 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activés, ses interruptions autorisées, et son décompte lancé.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8001d08:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d0c:	b090      	sub	sp, #64	; 0x40
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	4603      	mov	r3, r0
 8001d12:	60b9      	str	r1, [r7, #8]
 8001d14:	607a      	str	r2, [r7, #4]
 8001d16:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demandé.
	switch(timer_id)
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
 8001d1a:	2b03      	cmp	r3, #3
 8001d1c:	d83e      	bhi.n	8001d9c <TIMER_run_us+0x94>
 8001d1e:	a201      	add	r2, pc, #4	; (adr r2, 8001d24 <TIMER_run_us+0x1c>)
 8001d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d24:	08001d35 	.word	0x08001d35
 8001d28:	08001d4f 	.word	0x08001d4f
 8001d2c:	08001d69 	.word	0x08001d69
 8001d30:	08001d83 	.word	0x08001d83
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8001d34:	4b94      	ldr	r3, [pc, #592]	; (8001f88 <TIMER_run_us+0x280>)
 8001d36:	699b      	ldr	r3, [r3, #24]
 8001d38:	4a93      	ldr	r2, [pc, #588]	; (8001f88 <TIMER_run_us+0x280>)
 8001d3a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d3e:	6193      	str	r3, [r2, #24]
 8001d40:	4b91      	ldr	r3, [pc, #580]	; (8001f88 <TIMER_run_us+0x280>)
 8001d42:	699b      	ldr	r3, [r3, #24]
 8001d44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d48:	61fb      	str	r3, [r7, #28]
 8001d4a:	69fb      	ldr	r3, [r7, #28]
			break;
 8001d4c:	e027      	b.n	8001d9e <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8001d4e:	4b8e      	ldr	r3, [pc, #568]	; (8001f88 <TIMER_run_us+0x280>)
 8001d50:	69db      	ldr	r3, [r3, #28]
 8001d52:	4a8d      	ldr	r2, [pc, #564]	; (8001f88 <TIMER_run_us+0x280>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	61d3      	str	r3, [r2, #28]
 8001d5a:	4b8b      	ldr	r3, [pc, #556]	; (8001f88 <TIMER_run_us+0x280>)
 8001d5c:	69db      	ldr	r3, [r3, #28]
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	61bb      	str	r3, [r7, #24]
 8001d64:	69bb      	ldr	r3, [r7, #24]
			break;
 8001d66:	e01a      	b.n	8001d9e <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8001d68:	4b87      	ldr	r3, [pc, #540]	; (8001f88 <TIMER_run_us+0x280>)
 8001d6a:	69db      	ldr	r3, [r3, #28]
 8001d6c:	4a86      	ldr	r2, [pc, #536]	; (8001f88 <TIMER_run_us+0x280>)
 8001d6e:	f043 0302 	orr.w	r3, r3, #2
 8001d72:	61d3      	str	r3, [r2, #28]
 8001d74:	4b84      	ldr	r3, [pc, #528]	; (8001f88 <TIMER_run_us+0x280>)
 8001d76:	69db      	ldr	r3, [r3, #28]
 8001d78:	f003 0302 	and.w	r3, r3, #2
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	697b      	ldr	r3, [r7, #20]
			break;
 8001d80:	e00d      	b.n	8001d9e <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8001d82:	4b81      	ldr	r3, [pc, #516]	; (8001f88 <TIMER_run_us+0x280>)
 8001d84:	69db      	ldr	r3, [r3, #28]
 8001d86:	4a80      	ldr	r2, [pc, #512]	; (8001f88 <TIMER_run_us+0x280>)
 8001d88:	f043 0304 	orr.w	r3, r3, #4
 8001d8c:	61d3      	str	r3, [r2, #28]
 8001d8e:	4b7e      	ldr	r3, [pc, #504]	; (8001f88 <TIMER_run_us+0x280>)
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	f003 0304 	and.w	r3, r3, #4
 8001d96:	613b      	str	r3, [r7, #16]
 8001d98:	693b      	ldr	r3, [r7, #16]
			break;
 8001d9a:	e000      	b.n	8001d9e <TIMER_run_us+0x96>
		default:
			break;
 8001d9c:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance à notre gestionnaire (Handle)
 8001d9e:	7bfa      	ldrb	r2, [r7, #15]
 8001da0:	7bfb      	ldrb	r3, [r7, #15]
 8001da2:	497a      	ldr	r1, [pc, #488]	; (8001f8c <TIMER_run_us+0x284>)
 8001da4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001da8:	4979      	ldr	r1, [pc, #484]	; (8001f90 <TIMER_run_us+0x288>)
 8001daa:	019b      	lsls	r3, r3, #6
 8001dac:	440b      	add	r3, r1
 8001dae:	601a      	str	r2, [r3, #0]

	//On détermine la fréquence des évènements comptés par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d10d      	bne.n	8001dd2 <TIMER_run_us+0xca>
	{
		//Fréquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8001db6:	f003 fd71 	bl	800589c <HAL_RCC_GetPCLK2Freq>
 8001dba:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001dbc:	4b72      	ldr	r3, [pc, #456]	; (8001f88 <TIMER_run_us+0x280>)
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	0adb      	lsrs	r3, r3, #11
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d010      	beq.n	8001dec <TIMER_run_us+0xe4>
			freq *= 2;
 8001dca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001dd0:	e00c      	b.n	8001dec <TIMER_run_us+0xe4>
	}
	else
	{
		//Fréquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8001dd2:	f003 fd4f 	bl	8005874 <HAL_RCC_GetPCLK1Freq>
 8001dd6:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8001dd8:	4b6b      	ldr	r3, [pc, #428]	; (8001f88 <TIMER_run_us+0x280>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	0a1b      	lsrs	r3, r3, #8
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d002      	beq.n	8001dec <TIMER_run_us+0xe4>
			freq *= 2;
 8001de6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8001dec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dee:	461a      	mov	r2, r3
 8001df0:	f04f 0300 	mov.w	r3, #0
 8001df4:	a162      	add	r1, pc, #392	; (adr r1, 8001f80 <TIMER_run_us+0x278>)
 8001df6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001dfa:	f7fe fe45 	bl	8000a88 <__aeabi_ldivmod>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	461c      	mov	r4, r3
 8001e0a:	f04f 0500 	mov.w	r5, #0
 8001e0e:	4622      	mov	r2, r4
 8001e10:	462b      	mov	r3, r5
 8001e12:	f04f 0000 	mov.w	r0, #0
 8001e16:	f04f 0100 	mov.w	r1, #0
 8001e1a:	0159      	lsls	r1, r3, #5
 8001e1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e20:	0150      	lsls	r0, r2, #5
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
 8001e26:	1b12      	subs	r2, r2, r4
 8001e28:	eb63 0305 	sbc.w	r3, r3, r5
 8001e2c:	f04f 0000 	mov.w	r0, #0
 8001e30:	f04f 0100 	mov.w	r1, #0
 8001e34:	0259      	lsls	r1, r3, #9
 8001e36:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001e3a:	0250      	lsls	r0, r2, #9
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	460b      	mov	r3, r1
 8001e40:	1912      	adds	r2, r2, r4
 8001e42:	eb45 0303 	adc.w	r3, r5, r3
 8001e46:	f04f 0000 	mov.w	r0, #0
 8001e4a:	f04f 0100 	mov.w	r1, #0
 8001e4e:	0199      	lsls	r1, r3, #6
 8001e50:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8001e54:	0190      	lsls	r0, r2, #6
 8001e56:	1a80      	subs	r0, r0, r2
 8001e58:	eb61 0103 	sbc.w	r1, r1, r3
 8001e5c:	eb10 0804 	adds.w	r8, r0, r4
 8001e60:	eb41 0905 	adc.w	r9, r1, r5
 8001e64:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e68:	4640      	mov	r0, r8
 8001e6a:	4649      	mov	r1, r9
 8001e6c:	f7fe fe5c 	bl	8000b28 <__aeabi_uldivmod>
 8001e70:	4602      	mov	r2, r0
 8001e72:	460b      	mov	r3, r1
 8001e74:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8001e78:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	bf08      	it	eq
 8001e80:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8001e84:	d329      	bcc.n	8001eda <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8001e86:	2301      	movs	r3, #1
 8001e88:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8001e8a:	e00e      	b.n	8001eaa <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8001e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8001e92:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	f04f 0300 	mov.w	r3, #0
 8001e9e:	0842      	lsrs	r2, r0, #1
 8001ea0:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001ea4:	084b      	lsrs	r3, r1, #1
 8001ea6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8001eaa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	bf08      	it	eq
 8001eb2:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8001eb6:	d2e9      	bcs.n	8001e8c <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit être enregistré avec un offset de -1.
 8001eb8:	7bfb      	ldrb	r3, [r7, #15]
 8001eba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ebc:	3a01      	subs	r2, #1
 8001ebe:	4934      	ldr	r1, [pc, #208]	; (8001f90 <TIMER_run_us+0x288>)
 8001ec0:	019b      	lsls	r3, r3, #6
 8001ec2:	440b      	add	r3, r1
 8001ec4:	3304      	adds	r3, #4
 8001ec6:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 à period-1
 8001ec8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
 8001ecc:	3a01      	subs	r2, #1
 8001ece:	4930      	ldr	r1, [pc, #192]	; (8001f90 <TIMER_run_us+0x288>)
 8001ed0:	019b      	lsls	r3, r3, #6
 8001ed2:	440b      	add	r3, r1
 8001ed4:	330c      	adds	r3, #12
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	e00e      	b.n	8001ef8 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
 8001edc:	4a2c      	ldr	r2, [pc, #176]	; (8001f90 <TIMER_run_us+0x288>)
 8001ede:	019b      	lsls	r3, r3, #6
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3304      	adds	r3, #4
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8001ee8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
 8001eec:	3a01      	subs	r2, #1
 8001eee:	4928      	ldr	r1, [pc, #160]	; (8001f90 <TIMER_run_us+0x288>)
 8001ef0:	019b      	lsls	r3, r3, #6
 8001ef2:	440b      	add	r3, r1
 8001ef4:	330c      	adds	r3, #12
 8001ef6:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef8:	7bfb      	ldrb	r3, [r7, #15]
 8001efa:	4a25      	ldr	r2, [pc, #148]	; (8001f90 <TIMER_run_us+0x288>)
 8001efc:	019b      	lsls	r3, r3, #6
 8001efe:	4413      	add	r3, r2
 8001f00:	3310      	adds	r3, #16
 8001f02:	2200      	movs	r2, #0
 8001f04:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f06:	7bfb      	ldrb	r3, [r7, #15]
 8001f08:	4a21      	ldr	r2, [pc, #132]	; (8001f90 <TIMER_run_us+0x288>)
 8001f0a:	019b      	lsls	r3, r3, #6
 8001f0c:	4413      	add	r3, r2
 8001f0e:	3308      	adds	r3, #8
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]

	// On applique les paramètres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
 8001f16:	019b      	lsls	r3, r3, #6
 8001f18:	4a1d      	ldr	r2, [pc, #116]	; (8001f90 <TIMER_run_us+0x288>)
 8001f1a:	4413      	add	r3, r2
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f004 fbd3 	bl	80066c8 <HAL_TIM_Base_Init>

	if(enable_irq)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d011      	beq.n	8001f4c <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8001f28:	7bfb      	ldrb	r3, [r7, #15]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f000 f8b0 	bl	8002090 <clear_it_status>
		// On fixe les priorités des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8001f30:	7bfb      	ldrb	r3, [r7, #15]
 8001f32:	4a18      	ldr	r2, [pc, #96]	; (8001f94 <TIMER_run_us+0x28c>)
 8001f34:	56d3      	ldrsb	r3, [r2, r3]
 8001f36:	2201      	movs	r2, #1
 8001f38:	2104      	movs	r1, #4
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f001 ff0b 	bl	8003d56 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
 8001f42:	4a14      	ldr	r2, [pc, #80]	; (8001f94 <TIMER_run_us+0x28c>)
 8001f44:	56d3      	ldrsb	r3, [r2, r3]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f001 ff21 	bl	8003d8e <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8001f4c:	7bfb      	ldrb	r3, [r7, #15]
 8001f4e:	019b      	lsls	r3, r3, #6
 8001f50:	4a0f      	ldr	r2, [pc, #60]	; (8001f90 <TIMER_run_us+0x288>)
 8001f52:	4413      	add	r3, r2
 8001f54:	4618      	mov	r0, r3
 8001f56:	f004 fbeb 	bl	8006730 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
 8001f5c:	4a0c      	ldr	r2, [pc, #48]	; (8001f90 <TIMER_run_us+0x288>)
 8001f5e:	019b      	lsls	r3, r3, #6
 8001f60:	4413      	add	r3, r2
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	7bfb      	ldrb	r3, [r7, #15]
 8001f68:	4909      	ldr	r1, [pc, #36]	; (8001f90 <TIMER_run_us+0x288>)
 8001f6a:	019b      	lsls	r3, r3, #6
 8001f6c:	440b      	add	r3, r1
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f042 0201 	orr.w	r2, r2, #1
 8001f74:	601a      	str	r2, [r3, #0]
}
 8001f76:	bf00      	nop
 8001f78:	3740      	adds	r7, #64	; 0x40
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001f80:	d4a51000 	.word	0xd4a51000
 8001f84:	000000e8 	.word	0x000000e8
 8001f88:	40021000 	.word	0x40021000
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	20000bd4 	.word	0x20000bd4
 8001f94:	0800fa74 	.word	0x0800fa74

08001f98 <TIMER_get_phandler>:
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Récupération de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 8001fa2:	79fb      	ldrb	r3, [r7, #7]
 8001fa4:	019b      	lsls	r3, r3, #6
 8001fa6:	4a03      	ldr	r2, [pc, #12]	; (8001fb4 <TIMER_get_phandler+0x1c>)
 8001fa8:	4413      	add	r3, r2
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr
 8001fb4:	20000bd4 	.word	0x20000bd4

08001fb8 <TIMER1_user_handler_it>:

//L'attribut weak indique à l'éditeur de liens, lors de la compilation, que cette fonction sera ignorée s'il en existe une autre portant le même nom. Elle sera choisie par défaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur définie sa propre TIMER1_user_handler_it_1ms(), elle sera appelée
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0

}
 8001fbc:	bf00      	nop
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bc80      	pop	{r7}
 8001fc2:	4770      	bx	lr

08001fc4 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0

}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr

08001fd0 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0

}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0

}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr

08001fe8 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8001fec:	4b07      	ldr	r3, [pc, #28]	; (800200c <TIM1_UP_IRQHandler+0x24>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d106      	bne.n	8002008 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001ffa:	4b04      	ldr	r3, [pc, #16]	; (800200c <TIM1_UP_IRQHandler+0x24>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f06f 0201 	mvn.w	r2, #1
 8002002:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8002004:	f7ff ffd8 	bl	8001fb8 <TIMER1_user_handler_it>
	}
}
 8002008:	bf00      	nop
 800200a:	bd80      	pop	{r7, pc}
 800200c:	20000bd4 	.word	0x20000bd4

08002010 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8002014:	4b07      	ldr	r3, [pc, #28]	; (8002034 <TIM2_IRQHandler+0x24>)
 8002016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	2b01      	cmp	r3, #1
 8002020:	d106      	bne.n	8002030 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002022:	4b04      	ldr	r3, [pc, #16]	; (8002034 <TIM2_IRQHandler+0x24>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	f06f 0201 	mvn.w	r2, #1
 800202a:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 800202c:	f7ff ffca 	bl	8001fc4 <TIMER2_user_handler_it>
	}
}
 8002030:	bf00      	nop
 8002032:	bd80      	pop	{r7, pc}
 8002034:	20000bd4 	.word	0x20000bd4

08002038 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 800203c:	4b08      	ldr	r3, [pc, #32]	; (8002060 <TIM3_IRQHandler+0x28>)
 800203e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	f003 0301 	and.w	r3, r3, #1
 8002048:	2b01      	cmp	r3, #1
 800204a:	d107      	bne.n	800205c <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800204c:	4b04      	ldr	r3, [pc, #16]	; (8002060 <TIM3_IRQHandler+0x28>)
 800204e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002052:	f06f 0201 	mvn.w	r2, #1
 8002056:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8002058:	f7ff ffba 	bl	8001fd0 <TIMER3_user_handler_it>
	}
}
 800205c:	bf00      	nop
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20000bd4 	.word	0x20000bd4

08002064 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8002068:	4b08      	ldr	r3, [pc, #32]	; (800208c <TIM4_IRQHandler+0x28>)
 800206a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	f003 0301 	and.w	r3, r3, #1
 8002074:	2b01      	cmp	r3, #1
 8002076:	d107      	bne.n	8002088 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002078:	4b04      	ldr	r3, [pc, #16]	; (800208c <TIM4_IRQHandler+0x28>)
 800207a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800207e:	f06f 0201 	mvn.w	r2, #1
 8002082:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8002084:	f7ff ffaa 	bl	8001fdc <TIMER4_user_handler_it>
	}
}
 8002088:	bf00      	nop
 800208a:	bd80      	pop	{r7, pc}
 800208c:	20000bd4 	.word	0x20000bd4

08002090 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquité
 */
void clear_it_status(timer_id_e timer_id){
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	2b03      	cmp	r3, #3
 800209e:	d825      	bhi.n	80020ec <clear_it_status+0x5c>
 80020a0:	a201      	add	r2, pc, #4	; (adr r2, 80020a8 <clear_it_status+0x18>)
 80020a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a6:	bf00      	nop
 80020a8:	080020b9 	.word	0x080020b9
 80020ac:	080020c5 	.word	0x080020c5
 80020b0:	080020d1 	.word	0x080020d1
 80020b4:	080020df 	.word	0x080020df
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 80020b8:	4b0f      	ldr	r3, [pc, #60]	; (80020f8 <clear_it_status+0x68>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f06f 0201 	mvn.w	r2, #1
 80020c0:	611a      	str	r2, [r3, #16]
			break;
 80020c2:	e014      	b.n	80020ee <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 80020c4:	4b0c      	ldr	r3, [pc, #48]	; (80020f8 <clear_it_status+0x68>)
 80020c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c8:	f06f 0201 	mvn.w	r2, #1
 80020cc:	611a      	str	r2, [r3, #16]
			break;
 80020ce:	e00e      	b.n	80020ee <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 80020d0:	4b09      	ldr	r3, [pc, #36]	; (80020f8 <clear_it_status+0x68>)
 80020d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80020d6:	f06f 0201 	mvn.w	r2, #1
 80020da:	611a      	str	r2, [r3, #16]
			break;
 80020dc:	e007      	b.n	80020ee <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80020de:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <clear_it_status+0x68>)
 80020e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80020e4:	f06f 0201 	mvn.w	r2, #1
 80020e8:	611a      	str	r2, [r3, #16]
			break;
 80020ea:	e000      	b.n	80020ee <clear_it_status+0x5e>
		default:
			break;
 80020ec:	bf00      	nop

	}
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bc80      	pop	{r7}
 80020f6:	4770      	bx	lr
 80020f8:	20000bd4 	.word	0x20000bd4

080020fc <__NVIC_EnableIRQ>:
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	2b00      	cmp	r3, #0
 800210c:	db0b      	blt.n	8002126 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	f003 021f 	and.w	r2, r3, #31
 8002114:	4906      	ldr	r1, [pc, #24]	; (8002130 <__NVIC_EnableIRQ+0x34>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	095b      	lsrs	r3, r3, #5
 800211c:	2001      	movs	r0, #1
 800211e:	fa00 f202 	lsl.w	r2, r0, r2
 8002122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr
 8002130:	e000e100 	.word	0xe000e100

08002134 <__NVIC_DisableIRQ>:
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	4603      	mov	r3, r0
 800213c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800213e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002142:	2b00      	cmp	r3, #0
 8002144:	db12      	blt.n	800216c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002146:	79fb      	ldrb	r3, [r7, #7]
 8002148:	f003 021f 	and.w	r2, r3, #31
 800214c:	490a      	ldr	r1, [pc, #40]	; (8002178 <__NVIC_DisableIRQ+0x44>)
 800214e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002152:	095b      	lsrs	r3, r3, #5
 8002154:	2001      	movs	r0, #1
 8002156:	fa00 f202 	lsl.w	r2, r0, r2
 800215a:	3320      	adds	r3, #32
 800215c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002160:	f3bf 8f4f 	dsb	sy
}
 8002164:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002166:	f3bf 8f6f 	isb	sy
}
 800216a:	bf00      	nop
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	e000e100 	.word	0xe000e100

0800217c <__NVIC_SystemReset>:
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002180:	f3bf 8f4f 	dsb	sy
}
 8002184:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002186:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <__NVIC_SystemReset+0x24>)
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800218e:	4904      	ldr	r1, [pc, #16]	; (80021a0 <__NVIC_SystemReset+0x24>)
 8002190:	4b04      	ldr	r3, [pc, #16]	; (80021a4 <__NVIC_SystemReset+0x28>)
 8002192:	4313      	orrs	r3, r2
 8002194:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002196:	f3bf 8f4f 	dsb	sy
}
 800219a:	bf00      	nop
    __NOP();
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <__NVIC_SystemReset+0x20>
 80021a0:	e000ed00 	.word	0xe000ed00
 80021a4:	05fa0004 	.word	0x05fa0004

080021a8 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4603      	mov	r3, r0
 80021b0:	6039      	str	r1, [r7, #0]
 80021b2:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021ba:	d806      	bhi.n	80021ca <UART_init+0x22>
 80021bc:	4a56      	ldr	r2, [pc, #344]	; (8002318 <UART_init+0x170>)
 80021be:	218a      	movs	r1, #138	; 0x8a
 80021c0:	4856      	ldr	r0, [pc, #344]	; (800231c <UART_init+0x174>)
 80021c2:	f007 fb53 	bl	800986c <printf>
 80021c6:	f7ff ffd9 	bl	800217c <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80021ca:	79fb      	ldrb	r3, [r7, #7]
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d906      	bls.n	80021de <UART_init+0x36>
 80021d0:	4a53      	ldr	r2, [pc, #332]	; (8002320 <UART_init+0x178>)
 80021d2:	218b      	movs	r1, #139	; 0x8b
 80021d4:	4851      	ldr	r0, [pc, #324]	; (800231c <UART_init+0x174>)
 80021d6:	f007 fb49 	bl	800986c <printf>
 80021da:	f7ff ffcf 	bl	800217c <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	4a50      	ldr	r2, [pc, #320]	; (8002324 <UART_init+0x17c>)
 80021e2:	2100      	movs	r1, #0
 80021e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 80021e8:	79fb      	ldrb	r3, [r7, #7]
 80021ea:	4a4f      	ldr	r2, [pc, #316]	; (8002328 <UART_init+0x180>)
 80021ec:	2100      	movs	r1, #0
 80021ee:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	4a4e      	ldr	r2, [pc, #312]	; (800232c <UART_init+0x184>)
 80021f4:	2100      	movs	r1, #0
 80021f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 80021fa:	79fa      	ldrb	r2, [r7, #7]
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	494c      	ldr	r1, [pc, #304]	; (8002330 <UART_init+0x188>)
 8002200:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002204:	494b      	ldr	r1, [pc, #300]	; (8002334 <UART_init+0x18c>)
 8002206:	019b      	lsls	r3, r3, #6
 8002208:	440b      	add	r3, r1
 800220a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	4a49      	ldr	r2, [pc, #292]	; (8002334 <UART_init+0x18c>)
 8002210:	019b      	lsls	r3, r3, #6
 8002212:	4413      	add	r3, r2
 8002214:	3304      	adds	r3, #4
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 800221a:	79fb      	ldrb	r3, [r7, #7]
 800221c:	4a45      	ldr	r2, [pc, #276]	; (8002334 <UART_init+0x18c>)
 800221e:	019b      	lsls	r3, r3, #6
 8002220:	4413      	add	r3, r2
 8002222:	3308      	adds	r3, #8
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	4a42      	ldr	r2, [pc, #264]	; (8002334 <UART_init+0x18c>)
 800222c:	019b      	lsls	r3, r3, #6
 800222e:	4413      	add	r3, r2
 8002230:	330c      	adds	r3, #12
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	4a3e      	ldr	r2, [pc, #248]	; (8002334 <UART_init+0x18c>)
 800223a:	019b      	lsls	r3, r3, #6
 800223c:	4413      	add	r3, r2
 800223e:	3310      	adds	r3, #16
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002244:	79fb      	ldrb	r3, [r7, #7]
 8002246:	4a3b      	ldr	r2, [pc, #236]	; (8002334 <UART_init+0x18c>)
 8002248:	019b      	lsls	r3, r3, #6
 800224a:	4413      	add	r3, r2
 800224c:	3318      	adds	r3, #24
 800224e:	2200      	movs	r2, #0
 8002250:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002252:	79fb      	ldrb	r3, [r7, #7]
 8002254:	4a37      	ldr	r2, [pc, #220]	; (8002334 <UART_init+0x18c>)
 8002256:	019b      	lsls	r3, r3, #6
 8002258:	4413      	add	r3, r2
 800225a:	3314      	adds	r3, #20
 800225c:	220c      	movs	r2, #12
 800225e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8002260:	79fb      	ldrb	r3, [r7, #7]
 8002262:	4a34      	ldr	r2, [pc, #208]	; (8002334 <UART_init+0x18c>)
 8002264:	019b      	lsls	r3, r3, #6
 8002266:	4413      	add	r3, r2
 8002268:	331c      	adds	r3, #28
 800226a:	2200      	movs	r2, #0
 800226c:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800226e:	79fb      	ldrb	r3, [r7, #7]
 8002270:	019b      	lsls	r3, r3, #6
 8002272:	4a30      	ldr	r2, [pc, #192]	; (8002334 <UART_init+0x18c>)
 8002274:	4413      	add	r3, r2
 8002276:	4618      	mov	r0, r3
 8002278:	f004 fb4a 	bl	8006910 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 800227c:	79fb      	ldrb	r3, [r7, #7]
 800227e:	4a2d      	ldr	r2, [pc, #180]	; (8002334 <UART_init+0x18c>)
 8002280:	019b      	lsls	r3, r3, #6
 8002282:	4413      	add	r3, r2
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	68da      	ldr	r2, [r3, #12]
 8002288:	79fb      	ldrb	r3, [r7, #7]
 800228a:	492a      	ldr	r1, [pc, #168]	; (8002334 <UART_init+0x18c>)
 800228c:	019b      	lsls	r3, r3, #6
 800228e:	440b      	add	r3, r1
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002296:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8002298:	79fb      	ldrb	r3, [r7, #7]
 800229a:	4a27      	ldr	r2, [pc, #156]	; (8002338 <UART_init+0x190>)
 800229c:	56d3      	ldrsb	r3, [r2, r3]
 800229e:	2201      	movs	r2, #1
 80022a0:	2101      	movs	r1, #1
 80022a2:	4618      	mov	r0, r3
 80022a4:	f001 fd57 	bl	8003d56 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	4a23      	ldr	r2, [pc, #140]	; (8002338 <UART_init+0x190>)
 80022ac:	56d3      	ldrsb	r3, [r2, r3]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f001 fd6d 	bl	8003d8e <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	019b      	lsls	r3, r3, #6
 80022b8:	4a1e      	ldr	r2, [pc, #120]	; (8002334 <UART_init+0x18c>)
 80022ba:	1898      	adds	r0, r3, r2
 80022bc:	79fb      	ldrb	r3, [r7, #7]
 80022be:	79fa      	ldrb	r2, [r7, #7]
 80022c0:	4919      	ldr	r1, [pc, #100]	; (8002328 <UART_init+0x180>)
 80022c2:	5c8a      	ldrb	r2, [r1, r2]
 80022c4:	01db      	lsls	r3, r3, #7
 80022c6:	4413      	add	r3, r2
 80022c8:	4a1c      	ldr	r2, [pc, #112]	; (800233c <UART_init+0x194>)
 80022ca:	4413      	add	r3, r2
 80022cc:	2201      	movs	r2, #1
 80022ce:	4619      	mov	r1, r3
 80022d0:	f004 fbaf 	bl	8006a32 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80022d4:	4b1a      	ldr	r3, [pc, #104]	; (8002340 <UART_init+0x198>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	6898      	ldr	r0, [r3, #8]
 80022da:	2300      	movs	r3, #0
 80022dc:	2202      	movs	r2, #2
 80022de:	2100      	movs	r1, #0
 80022e0:	f007 fad6 	bl	8009890 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80022e4:	4b16      	ldr	r3, [pc, #88]	; (8002340 <UART_init+0x198>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	68d8      	ldr	r0, [r3, #12]
 80022ea:	2300      	movs	r3, #0
 80022ec:	2202      	movs	r2, #2
 80022ee:	2100      	movs	r1, #0
 80022f0:	f007 face 	bl	8009890 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80022f4:	4b12      	ldr	r3, [pc, #72]	; (8002340 <UART_init+0x198>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	6858      	ldr	r0, [r3, #4]
 80022fa:	2300      	movs	r3, #0
 80022fc:	2202      	movs	r2, #2
 80022fe:	2100      	movs	r1, #0
 8002300:	f007 fac6 	bl	8009890 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002304:	79fb      	ldrb	r3, [r7, #7]
 8002306:	4a0f      	ldr	r2, [pc, #60]	; (8002344 <UART_init+0x19c>)
 8002308:	2101      	movs	r1, #1
 800230a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800230e:	bf00      	nop
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	0800f7d4 	.word	0x0800f7d4
 800231c:	0800f7e4 	.word	0x0800f7e4
 8002320:	0800f820 	.word	0x0800f820
 8002324:	20000f18 	.word	0x20000f18
 8002328:	20000f14 	.word	0x20000f14
 800232c:	20000f24 	.word	0x20000f24
 8002330:	20000010 	.word	0x20000010
 8002334:	20000cd4 	.word	0x20000cd4
 8002338:	0800fa78 	.word	0x0800fa78
 800233c:	20000d94 	.word	0x20000d94
 8002340:	2000002c 	.word	0x2000002c
 8002344:	20000f30 	.word	0x20000f30

08002348 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numéro de l'UART concerné :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	4603      	mov	r3, r0
 8002350:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	2b02      	cmp	r3, #2
 8002356:	d906      	bls.n	8002366 <UART_data_ready+0x1e>
 8002358:	4a07      	ldr	r2, [pc, #28]	; (8002378 <UART_data_ready+0x30>)
 800235a:	21c8      	movs	r1, #200	; 0xc8
 800235c:	4807      	ldr	r0, [pc, #28]	; (800237c <UART_data_ready+0x34>)
 800235e:	f007 fa85 	bl	800986c <printf>
 8002362:	f7ff ff0b 	bl	800217c <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	4a05      	ldr	r2, [pc, #20]	; (8002380 <UART_data_ready+0x38>)
 800236a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	0800f820 	.word	0x0800f820
 800237c:	0800f7e4 	.word	0x0800f7e4
 8002380:	20000f24 	.word	0x20000f24

08002384 <UART_get_next_byte>:
 * @brief	Fonction permettant de récupérer le prochain caractère reçu dans le buffer.
 * @ret 	Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800238e:	79fb      	ldrb	r3, [r7, #7]
 8002390:	2b02      	cmp	r3, #2
 8002392:	d906      	bls.n	80023a2 <UART_get_next_byte+0x1e>
 8002394:	4a22      	ldr	r2, [pc, #136]	; (8002420 <UART_get_next_byte+0x9c>)
 8002396:	21d4      	movs	r1, #212	; 0xd4
 8002398:	4822      	ldr	r0, [pc, #136]	; (8002424 <UART_get_next_byte+0xa0>)
 800239a:	f007 fa67 	bl	800986c <printf>
 800239e:	f7ff feed 	bl	800217c <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	4a20      	ldr	r2, [pc, #128]	; (8002428 <UART_get_next_byte+0xa4>)
 80023a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <UART_get_next_byte+0x2e>
		return 0;
 80023ae:	2300      	movs	r3, #0
 80023b0:	e031      	b.n	8002416 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80023b2:	79fa      	ldrb	r2, [r7, #7]
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	491d      	ldr	r1, [pc, #116]	; (800242c <UART_get_next_byte+0xa8>)
 80023b8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80023bc:	491c      	ldr	r1, [pc, #112]	; (8002430 <UART_get_next_byte+0xac>)
 80023be:	01d2      	lsls	r2, r2, #7
 80023c0:	440a      	add	r2, r1
 80023c2:	4413      	add	r3, r2
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80023c8:	79fb      	ldrb	r3, [r7, #7]
 80023ca:	4a18      	ldr	r2, [pc, #96]	; (800242c <UART_get_next_byte+0xa8>)
 80023cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023d0:	1c5a      	adds	r2, r3, #1
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023d8:	4914      	ldr	r1, [pc, #80]	; (800242c <UART_get_next_byte+0xa8>)
 80023da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80023de:	79fb      	ldrb	r3, [r7, #7]
 80023e0:	4a14      	ldr	r2, [pc, #80]	; (8002434 <UART_get_next_byte+0xb0>)
 80023e2:	56d3      	ldrsb	r3, [r2, r3]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7ff fea5 	bl	8002134 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80023ea:	79fb      	ldrb	r3, [r7, #7]
 80023ec:	4a12      	ldr	r2, [pc, #72]	; (8002438 <UART_get_next_byte+0xb4>)
 80023ee:	5cd3      	ldrb	r3, [r2, r3]
 80023f0:	4619      	mov	r1, r3
 80023f2:	79fb      	ldrb	r3, [r7, #7]
 80023f4:	4a0d      	ldr	r2, [pc, #52]	; (800242c <UART_get_next_byte+0xa8>)
 80023f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023fa:	4299      	cmp	r1, r3
 80023fc:	d104      	bne.n	8002408 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 80023fe:	79fb      	ldrb	r3, [r7, #7]
 8002400:	4a09      	ldr	r2, [pc, #36]	; (8002428 <UART_get_next_byte+0xa4>)
 8002402:	2100      	movs	r1, #0
 8002404:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002408:	79fb      	ldrb	r3, [r7, #7]
 800240a:	4a0a      	ldr	r2, [pc, #40]	; (8002434 <UART_get_next_byte+0xb0>)
 800240c:	56d3      	ldrsb	r3, [r2, r3]
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff fe74 	bl	80020fc <__NVIC_EnableIRQ>
	return ret;
 8002414:	7bfb      	ldrb	r3, [r7, #15]
}
 8002416:	4618      	mov	r0, r3
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	0800f820 	.word	0x0800f820
 8002424:	0800f7e4 	.word	0x0800f7e4
 8002428:	20000f24 	.word	0x20000f24
 800242c:	20000f18 	.word	0x20000f18
 8002430:	20000d94 	.word	0x20000d94
 8002434:	0800fa78 	.word	0x0800fa78
 8002438:	20000f14 	.word	0x20000f14

0800243c <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	4603      	mov	r3, r0
 8002444:	460a      	mov	r2, r1
 8002446:	71fb      	strb	r3, [r7, #7]
 8002448:	4613      	mov	r3, r2
 800244a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 800244c:	79fb      	ldrb	r3, [r7, #7]
 800244e:	2b02      	cmp	r3, #2
 8002450:	d907      	bls.n	8002462 <UART_putc+0x26>
 8002452:	4a16      	ldr	r2, [pc, #88]	; (80024ac <UART_putc+0x70>)
 8002454:	f240 113d 	movw	r1, #317	; 0x13d
 8002458:	4815      	ldr	r0, [pc, #84]	; (80024b0 <UART_putc+0x74>)
 800245a:	f007 fa07 	bl	800986c <printf>
 800245e:	f7ff fe8d 	bl	800217c <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8002462:	79fb      	ldrb	r3, [r7, #7]
 8002464:	4a13      	ldr	r2, [pc, #76]	; (80024b4 <UART_putc+0x78>)
 8002466:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d019      	beq.n	80024a2 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	4a11      	ldr	r2, [pc, #68]	; (80024b8 <UART_putc+0x7c>)
 8002472:	56d3      	ldrsb	r3, [r2, r3]
 8002474:	4618      	mov	r0, r3
 8002476:	f7ff fe5d 	bl	8002134 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	019b      	lsls	r3, r3, #6
 800247e:	4a0f      	ldr	r2, [pc, #60]	; (80024bc <UART_putc+0x80>)
 8002480:	4413      	add	r3, r2
 8002482:	1db9      	adds	r1, r7, #6
 8002484:	2201      	movs	r2, #1
 8002486:	4618      	mov	r0, r3
 8002488:	f004 fa8f 	bl	80069aa <HAL_UART_Transmit_IT>
 800248c:	4603      	mov	r3, r0
 800248e:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	4a09      	ldr	r2, [pc, #36]	; (80024b8 <UART_putc+0x7c>)
 8002494:	56d3      	ldrsb	r3, [r2, r3]
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff fe30 	bl	80020fc <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 800249c:	7bfb      	ldrb	r3, [r7, #15]
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d0e5      	beq.n	800246e <UART_putc+0x32>
	}
}
 80024a2:	bf00      	nop
 80024a4:	3710      	adds	r7, #16
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	0800f820 	.word	0x0800f820
 80024b0:	0800f7e4 	.word	0x0800f7e4
 80024b4:	20000f30 	.word	0x20000f30
 80024b8:	0800fa78 	.word	0x0800fa78
 80024bc:	20000cd4 	.word	0x20000cd4

080024c0 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie forcée bloquante sur l'UART (à utiliser en IT, en cas d'extrême recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b087      	sub	sp, #28
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
 80024cc:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80024ce:	7bfb      	ldrb	r3, [r7, #15]
 80024d0:	4a13      	ldr	r2, [pc, #76]	; (8002520 <UART_impolite_force_puts_on_uart+0x60>)
 80024d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d01d      	beq.n	8002516 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80024da:	7bfb      	ldrb	r3, [r7, #15]
 80024dc:	4a11      	ldr	r2, [pc, #68]	; (8002524 <UART_impolite_force_puts_on_uart+0x64>)
 80024de:	019b      	lsls	r3, r3, #6
 80024e0:	4413      	add	r3, r2
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80024e6:	2300      	movs	r3, #0
 80024e8:	617b      	str	r3, [r7, #20]
 80024ea:	e010      	b.n	800250e <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80024ec:	bf00      	nop
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d0f9      	beq.n	80024ee <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 80024fa:	68ba      	ldr	r2, [r7, #8]
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	4413      	add	r3, r2
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	461a      	mov	r2, r3
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	3301      	adds	r3, #1
 800250c:	617b      	str	r3, [r7, #20]
 800250e:	697a      	ldr	r2, [r7, #20]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	429a      	cmp	r2, r3
 8002514:	d3ea      	bcc.n	80024ec <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8002516:	bf00      	nop
 8002518:	371c      	adds	r7, #28
 800251a:	46bd      	mov	sp, r7
 800251c:	bc80      	pop	{r7}
 800251e:	4770      	bx	lr
 8002520:	20000f30 	.word	0x20000f30
 8002524:	20000cd4 	.word	0x20000cd4

08002528 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 800252c:	4802      	ldr	r0, [pc, #8]	; (8002538 <USART1_IRQHandler+0x10>)
 800252e:	f004 fad5 	bl	8006adc <HAL_UART_IRQHandler>
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000cd4 	.word	0x20000cd4

0800253c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002540:	4802      	ldr	r0, [pc, #8]	; (800254c <USART2_IRQHandler+0x10>)
 8002542:	f004 facb 	bl	8006adc <HAL_UART_IRQHandler>
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000d14 	.word	0x20000d14

08002550 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002554:	4802      	ldr	r0, [pc, #8]	; (8002560 <USART3_IRQHandler+0x10>)
 8002556:	f004 fac1 	bl	8006adc <HAL_UART_IRQHandler>
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	20000d54 	.word	0x20000d54

08002564 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appelée en interruption UART par le module HAL_UART.
 * @post	L'octet reçu est rangé dans le buffer correspondant.
 * @post	La réception en IT du prochain octet est ré-activée.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a1e      	ldr	r2, [pc, #120]	; (80025ec <HAL_UART_RxCpltCallback+0x88>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d102      	bne.n	800257c <HAL_UART_RxCpltCallback+0x18>
 8002576:	2300      	movs	r3, #0
 8002578:	73fb      	strb	r3, [r7, #15]
 800257a:	e00e      	b.n	800259a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a1b      	ldr	r2, [pc, #108]	; (80025f0 <HAL_UART_RxCpltCallback+0x8c>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d102      	bne.n	800258c <HAL_UART_RxCpltCallback+0x28>
 8002586:	2301      	movs	r3, #1
 8002588:	73fb      	strb	r3, [r7, #15]
 800258a:	e006      	b.n	800259a <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a18      	ldr	r2, [pc, #96]	; (80025f4 <HAL_UART_RxCpltCallback+0x90>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d126      	bne.n	80025e4 <HAL_UART_RxCpltCallback+0x80>
 8002596:	2302      	movs	r3, #2
 8002598:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	4a16      	ldr	r2, [pc, #88]	; (80025f8 <HAL_UART_RxCpltCallback+0x94>)
 800259e:	2101      	movs	r1, #1
 80025a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Déplacement pointeur en écriture
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	4a15      	ldr	r2, [pc, #84]	; (80025fc <HAL_UART_RxCpltCallback+0x98>)
 80025a8:	5cd3      	ldrb	r3, [r2, r3]
 80025aa:	3301      	adds	r3, #1
 80025ac:	425a      	negs	r2, r3
 80025ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80025b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80025b6:	bf58      	it	pl
 80025b8:	4253      	negpl	r3, r2
 80025ba:	7bfa      	ldrb	r2, [r7, #15]
 80025bc:	b2d9      	uxtb	r1, r3
 80025be:	4b0f      	ldr	r3, [pc, #60]	; (80025fc <HAL_UART_RxCpltCallback+0x98>)
 80025c0:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Réactivation de la réception d'un caractère
 80025c2:	7bfb      	ldrb	r3, [r7, #15]
 80025c4:	019b      	lsls	r3, r3, #6
 80025c6:	4a0e      	ldr	r2, [pc, #56]	; (8002600 <HAL_UART_RxCpltCallback+0x9c>)
 80025c8:	1898      	adds	r0, r3, r2
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
 80025cc:	7bfa      	ldrb	r2, [r7, #15]
 80025ce:	490b      	ldr	r1, [pc, #44]	; (80025fc <HAL_UART_RxCpltCallback+0x98>)
 80025d0:	5c8a      	ldrb	r2, [r1, r2]
 80025d2:	01db      	lsls	r3, r3, #7
 80025d4:	4413      	add	r3, r2
 80025d6:	4a0b      	ldr	r2, [pc, #44]	; (8002604 <HAL_UART_RxCpltCallback+0xa0>)
 80025d8:	4413      	add	r3, r2
 80025da:	2201      	movs	r2, #1
 80025dc:	4619      	mov	r1, r3
 80025de:	f004 fa28 	bl	8006a32 <HAL_UART_Receive_IT>
 80025e2:	e000      	b.n	80025e6 <HAL_UART_RxCpltCallback+0x82>
	else return;
 80025e4:	bf00      	nop
}
 80025e6:	3710      	adds	r7, #16
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40013800 	.word	0x40013800
 80025f0:	40004400 	.word	0x40004400
 80025f4:	40004800 	.word	0x40004800
 80025f8:	20000f24 	.word	0x20000f24
 80025fc:	20000f14 	.word	0x20000f14
 8002600:	20000cd4 	.word	0x20000cd4
 8002604:	20000d94 	.word	0x20000d94

08002608 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appelée par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numéro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilisé
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b08c      	sub	sp, #48	; 0x30
 800260c:	af02      	add	r7, sp, #8
 800260e:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a53      	ldr	r2, [pc, #332]	; (8002764 <HAL_UART_MspInit+0x15c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d142      	bne.n	80026a0 <HAL_UART_MspInit+0x98>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 800261a:	4b53      	ldr	r3, [pc, #332]	; (8002768 <HAL_UART_MspInit+0x160>)
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	4a52      	ldr	r2, [pc, #328]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	6193      	str	r3, [r2, #24]
 8002626:	4b50      	ldr	r3, [pc, #320]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	623b      	str	r3, [r7, #32]
 8002630:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002632:	4b4d      	ldr	r3, [pc, #308]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002634:	699b      	ldr	r3, [r3, #24]
 8002636:	4a4c      	ldr	r2, [pc, #304]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002638:	f043 0308 	orr.w	r3, r3, #8
 800263c:	6193      	str	r3, [r2, #24]
 800263e:	4b4a      	ldr	r3, [pc, #296]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002640:	699b      	ldr	r3, [r3, #24]
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	61fb      	str	r3, [r7, #28]
 8002648:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 800264a:	2303      	movs	r3, #3
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	2301      	movs	r3, #1
 8002650:	2202      	movs	r2, #2
 8002652:	2140      	movs	r1, #64	; 0x40
 8002654:	4845      	ldr	r0, [pc, #276]	; (800276c <HAL_UART_MspInit+0x164>)
 8002656:	f7fe fe41 	bl	80012dc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800265a:	2303      	movs	r3, #3
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	2301      	movs	r3, #1
 8002660:	2200      	movs	r2, #0
 8002662:	2180      	movs	r1, #128	; 0x80
 8002664:	4841      	ldr	r0, [pc, #260]	; (800276c <HAL_UART_MspInit+0x164>)
 8002666:	f7fe fe39 	bl	80012dc <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 800266a:	4b41      	ldr	r3, [pc, #260]	; (8002770 <HAL_UART_MspInit+0x168>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	627b      	str	r3, [r7, #36]	; 0x24
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002676:	627b      	str	r3, [r7, #36]	; 0x24
 8002678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267a:	f043 0304 	orr.w	r3, r3, #4
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
 8002680:	4a3b      	ldr	r2, [pc, #236]	; (8002770 <HAL_UART_MspInit+0x168>)
 8002682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002684:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8002686:	4b38      	ldr	r3, [pc, #224]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	4a37      	ldr	r2, [pc, #220]	; (8002768 <HAL_UART_MspInit+0x160>)
 800268c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002690:	6193      	str	r3, [r2, #24]
 8002692:	4b35      	ldr	r3, [pc, #212]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002694:	699b      	ldr	r3, [r3, #24]
 8002696:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800269a:	61bb      	str	r3, [r7, #24]
 800269c:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 800269e:	e05c      	b.n	800275a <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a33      	ldr	r2, [pc, #204]	; (8002774 <HAL_UART_MspInit+0x16c>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d128      	bne.n	80026fc <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80026aa:	4b2f      	ldr	r3, [pc, #188]	; (8002768 <HAL_UART_MspInit+0x160>)
 80026ac:	699b      	ldr	r3, [r3, #24]
 80026ae:	4a2e      	ldr	r2, [pc, #184]	; (8002768 <HAL_UART_MspInit+0x160>)
 80026b0:	f043 0304 	orr.w	r3, r3, #4
 80026b4:	6193      	str	r3, [r2, #24]
 80026b6:	4b2c      	ldr	r3, [pc, #176]	; (8002768 <HAL_UART_MspInit+0x160>)
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	f003 0304 	and.w	r3, r3, #4
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80026c2:	2303      	movs	r3, #3
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	2301      	movs	r3, #1
 80026c8:	2202      	movs	r2, #2
 80026ca:	2104      	movs	r1, #4
 80026cc:	482a      	ldr	r0, [pc, #168]	; (8002778 <HAL_UART_MspInit+0x170>)
 80026ce:	f7fe fe05 	bl	80012dc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80026d2:	2303      	movs	r3, #3
 80026d4:	9300      	str	r3, [sp, #0]
 80026d6:	2301      	movs	r3, #1
 80026d8:	2200      	movs	r2, #0
 80026da:	2108      	movs	r1, #8
 80026dc:	4826      	ldr	r0, [pc, #152]	; (8002778 <HAL_UART_MspInit+0x170>)
 80026de:	f7fe fdfd 	bl	80012dc <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 80026e2:	4b21      	ldr	r3, [pc, #132]	; (8002768 <HAL_UART_MspInit+0x160>)
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	4a20      	ldr	r2, [pc, #128]	; (8002768 <HAL_UART_MspInit+0x160>)
 80026e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026ec:	61d3      	str	r3, [r2, #28]
 80026ee:	4b1e      	ldr	r3, [pc, #120]	; (8002768 <HAL_UART_MspInit+0x160>)
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026f6:	613b      	str	r3, [r7, #16]
 80026f8:	693b      	ldr	r3, [r7, #16]
}
 80026fa:	e02e      	b.n	800275a <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a1e      	ldr	r2, [pc, #120]	; (800277c <HAL_UART_MspInit+0x174>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d129      	bne.n	800275a <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002706:	4b18      	ldr	r3, [pc, #96]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	4a17      	ldr	r2, [pc, #92]	; (8002768 <HAL_UART_MspInit+0x160>)
 800270c:	f043 0308 	orr.w	r3, r3, #8
 8002710:	6193      	str	r3, [r2, #24]
 8002712:	4b15      	ldr	r3, [pc, #84]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	f003 0308 	and.w	r3, r3, #8
 800271a:	60fb      	str	r3, [r7, #12]
 800271c:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800271e:	2303      	movs	r3, #3
 8002720:	9300      	str	r3, [sp, #0]
 8002722:	2301      	movs	r3, #1
 8002724:	2202      	movs	r2, #2
 8002726:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800272a:	4810      	ldr	r0, [pc, #64]	; (800276c <HAL_UART_MspInit+0x164>)
 800272c:	f7fe fdd6 	bl	80012dc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002730:	2303      	movs	r3, #3
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	2301      	movs	r3, #1
 8002736:	2200      	movs	r2, #0
 8002738:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800273c:	480b      	ldr	r0, [pc, #44]	; (800276c <HAL_UART_MspInit+0x164>)
 800273e:	f7fe fdcd 	bl	80012dc <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002742:	4b09      	ldr	r3, [pc, #36]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002744:	69db      	ldr	r3, [r3, #28]
 8002746:	4a08      	ldr	r2, [pc, #32]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002748:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800274c:	61d3      	str	r3, [r2, #28]
 800274e:	4b06      	ldr	r3, [pc, #24]	; (8002768 <HAL_UART_MspInit+0x160>)
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002756:	60bb      	str	r3, [r7, #8]
 8002758:	68bb      	ldr	r3, [r7, #8]
}
 800275a:	bf00      	nop
 800275c:	3728      	adds	r7, #40	; 0x28
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	40013800 	.word	0x40013800
 8002768:	40021000 	.word	0x40021000
 800276c:	40010c00 	.word	0x40010c00
 8002770:	40010000 	.word	0x40010000
 8002774:	40004400 	.word	0x40004400
 8002778:	40010800 	.word	0x40010800
 800277c:	40004800 	.word	0x40004800

08002780 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800278c:	2b08      	cmp	r3, #8
 800278e:	d106      	bne.n	800279e <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2222      	movs	r2, #34	; 0x22
 800279a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bc80      	pop	{r7}
 80027a6:	4770      	bx	lr

080027a8 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80027ac:	4b03      	ldr	r3, [pc, #12]	; (80027bc <WWDG_IRQHandler+0x14>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4903      	ldr	r1, [pc, #12]	; (80027c0 <WWDG_IRQHandler+0x18>)
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff f97c 	bl	8001ab0 <dump_printf>
	while(1);
 80027b8:	e7fe      	b.n	80027b8 <WWDG_IRQHandler+0x10>
 80027ba:	bf00      	nop
 80027bc:	2000001c 	.word	0x2000001c
 80027c0:	0800f8b0 	.word	0x0800f8b0

080027c4 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <PVD_IRQHandler+0x14>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4903      	ldr	r1, [pc, #12]	; (80027dc <PVD_IRQHandler+0x18>)
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff f96e 	bl	8001ab0 <dump_printf>
	while(1);
 80027d4:	e7fe      	b.n	80027d4 <PVD_IRQHandler+0x10>
 80027d6:	bf00      	nop
 80027d8:	2000001c 	.word	0x2000001c
 80027dc:	0800f8b8 	.word	0x0800f8b8

080027e0 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80027e4:	4b03      	ldr	r3, [pc, #12]	; (80027f4 <TAMPER_IRQHandler+0x14>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4903      	ldr	r1, [pc, #12]	; (80027f8 <TAMPER_IRQHandler+0x18>)
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff f960 	bl	8001ab0 <dump_printf>
	while(1);
 80027f0:	e7fe      	b.n	80027f0 <TAMPER_IRQHandler+0x10>
 80027f2:	bf00      	nop
 80027f4:	2000001c 	.word	0x2000001c
 80027f8:	0800f8bc 	.word	0x0800f8bc

080027fc <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8002800:	4b03      	ldr	r3, [pc, #12]	; (8002810 <RTC_IRQHandler+0x14>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4903      	ldr	r1, [pc, #12]	; (8002814 <RTC_IRQHandler+0x18>)
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff f952 	bl	8001ab0 <dump_printf>
	while(1);
 800280c:	e7fe      	b.n	800280c <RTC_IRQHandler+0x10>
 800280e:	bf00      	nop
 8002810:	2000001c 	.word	0x2000001c
 8002814:	0800f8c4 	.word	0x0800f8c4

08002818 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 800281c:	4b03      	ldr	r3, [pc, #12]	; (800282c <FLASH_IRQHandler+0x14>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4903      	ldr	r1, [pc, #12]	; (8002830 <FLASH_IRQHandler+0x18>)
 8002822:	4618      	mov	r0, r3
 8002824:	f7ff f944 	bl	8001ab0 <dump_printf>
	while(1);
 8002828:	e7fe      	b.n	8002828 <FLASH_IRQHandler+0x10>
 800282a:	bf00      	nop
 800282c:	2000001c 	.word	0x2000001c
 8002830:	0800f8c8 	.word	0x0800f8c8

08002834 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002838:	4b03      	ldr	r3, [pc, #12]	; (8002848 <RCC_IRQHandler+0x14>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4903      	ldr	r1, [pc, #12]	; (800284c <RCC_IRQHandler+0x18>)
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff f936 	bl	8001ab0 <dump_printf>
	while(1);
 8002844:	e7fe      	b.n	8002844 <RCC_IRQHandler+0x10>
 8002846:	bf00      	nop
 8002848:	2000001c 	.word	0x2000001c
 800284c:	0800f8d0 	.word	0x0800f8d0

08002850 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002854:	4b03      	ldr	r3, [pc, #12]	; (8002864 <DMA1_Channel2_IRQHandler+0x14>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4903      	ldr	r1, [pc, #12]	; (8002868 <DMA1_Channel2_IRQHandler+0x18>)
 800285a:	4618      	mov	r0, r3
 800285c:	f7ff f928 	bl	8001ab0 <dump_printf>
	while(1);
 8002860:	e7fe      	b.n	8002860 <DMA1_Channel2_IRQHandler+0x10>
 8002862:	bf00      	nop
 8002864:	2000001c 	.word	0x2000001c
 8002868:	0800f90c 	.word	0x0800f90c

0800286c <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002870:	4b03      	ldr	r3, [pc, #12]	; (8002880 <DMA1_Channel3_IRQHandler+0x14>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4903      	ldr	r1, [pc, #12]	; (8002884 <DMA1_Channel3_IRQHandler+0x18>)
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff f91a 	bl	8001ab0 <dump_printf>
	while(1);
 800287c:	e7fe      	b.n	800287c <DMA1_Channel3_IRQHandler+0x10>
 800287e:	bf00      	nop
 8002880:	2000001c 	.word	0x2000001c
 8002884:	0800f91c 	.word	0x0800f91c

08002888 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 800288c:	4b03      	ldr	r3, [pc, #12]	; (800289c <DMA1_Channel4_IRQHandler+0x14>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4903      	ldr	r1, [pc, #12]	; (80028a0 <DMA1_Channel4_IRQHandler+0x18>)
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff f90c 	bl	8001ab0 <dump_printf>
	while(1);
 8002898:	e7fe      	b.n	8002898 <DMA1_Channel4_IRQHandler+0x10>
 800289a:	bf00      	nop
 800289c:	2000001c 	.word	0x2000001c
 80028a0:	0800f92c 	.word	0x0800f92c

080028a4 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80028a8:	4b03      	ldr	r3, [pc, #12]	; (80028b8 <DMA1_Channel5_IRQHandler+0x14>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4903      	ldr	r1, [pc, #12]	; (80028bc <DMA1_Channel5_IRQHandler+0x18>)
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff f8fe 	bl	8001ab0 <dump_printf>
	while(1);
 80028b4:	e7fe      	b.n	80028b4 <DMA1_Channel5_IRQHandler+0x10>
 80028b6:	bf00      	nop
 80028b8:	2000001c 	.word	0x2000001c
 80028bc:	0800f93c 	.word	0x0800f93c

080028c0 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80028c4:	4b03      	ldr	r3, [pc, #12]	; (80028d4 <DMA1_Channel6_IRQHandler+0x14>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4903      	ldr	r1, [pc, #12]	; (80028d8 <DMA1_Channel6_IRQHandler+0x18>)
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7ff f8f0 	bl	8001ab0 <dump_printf>
	while(1);
 80028d0:	e7fe      	b.n	80028d0 <DMA1_Channel6_IRQHandler+0x10>
 80028d2:	bf00      	nop
 80028d4:	2000001c 	.word	0x2000001c
 80028d8:	0800f94c 	.word	0x0800f94c

080028dc <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80028e0:	4b03      	ldr	r3, [pc, #12]	; (80028f0 <DMA1_Channel7_IRQHandler+0x14>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4903      	ldr	r1, [pc, #12]	; (80028f4 <DMA1_Channel7_IRQHandler+0x18>)
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff f8e2 	bl	8001ab0 <dump_printf>
	while(1);
 80028ec:	e7fe      	b.n	80028ec <DMA1_Channel7_IRQHandler+0x10>
 80028ee:	bf00      	nop
 80028f0:	2000001c 	.word	0x2000001c
 80028f4:	0800f95c 	.word	0x0800f95c

080028f8 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80028fc:	4b03      	ldr	r3, [pc, #12]	; (800290c <ADC1_2_IRQHandler+0x14>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4903      	ldr	r1, [pc, #12]	; (8002910 <ADC1_2_IRQHandler+0x18>)
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff f8d4 	bl	8001ab0 <dump_printf>
	while(1);
 8002908:	e7fe      	b.n	8002908 <ADC1_2_IRQHandler+0x10>
 800290a:	bf00      	nop
 800290c:	2000001c 	.word	0x2000001c
 8002910:	0800f96c 	.word	0x0800f96c

08002914 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8002918:	4b03      	ldr	r3, [pc, #12]	; (8002928 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4903      	ldr	r1, [pc, #12]	; (800292c <USB_HP_CAN1_TX_IRQHandler+0x18>)
 800291e:	4618      	mov	r0, r3
 8002920:	f7ff f8c6 	bl	8001ab0 <dump_printf>
	while(1);
 8002924:	e7fe      	b.n	8002924 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002926:	bf00      	nop
 8002928:	2000001c 	.word	0x2000001c
 800292c:	0800f974 	.word	0x0800f974

08002930 <CAN1_RX1_IRQHandler>:
	dump_printf(msg, "USB_LP_CAN1_RX0");
	while(1);
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002934:	4b03      	ldr	r3, [pc, #12]	; (8002944 <CAN1_RX1_IRQHandler+0x14>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4903      	ldr	r1, [pc, #12]	; (8002948 <CAN1_RX1_IRQHandler+0x18>)
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff f8b8 	bl	8001ab0 <dump_printf>
	while(1);
 8002940:	e7fe      	b.n	8002940 <CAN1_RX1_IRQHandler+0x10>
 8002942:	bf00      	nop
 8002944:	2000001c 	.word	0x2000001c
 8002948:	0800f994 	.word	0x0800f994

0800294c <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002950:	4b03      	ldr	r3, [pc, #12]	; (8002960 <CAN1_SCE_IRQHandler+0x14>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4903      	ldr	r1, [pc, #12]	; (8002964 <CAN1_SCE_IRQHandler+0x18>)
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff f8aa 	bl	8001ab0 <dump_printf>
	while(1);
 800295c:	e7fe      	b.n	800295c <CAN1_SCE_IRQHandler+0x10>
 800295e:	bf00      	nop
 8002960:	2000001c 	.word	0x2000001c
 8002964:	0800f9a0 	.word	0x0800f9a0

08002968 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 800296c:	4b03      	ldr	r3, [pc, #12]	; (800297c <TIM1_BRK_IRQHandler+0x14>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4903      	ldr	r1, [pc, #12]	; (8002980 <TIM1_BRK_IRQHandler+0x18>)
 8002972:	4618      	mov	r0, r3
 8002974:	f7ff f89c 	bl	8001ab0 <dump_printf>
	while(1);
 8002978:	e7fe      	b.n	8002978 <TIM1_BRK_IRQHandler+0x10>
 800297a:	bf00      	nop
 800297c:	2000001c 	.word	0x2000001c
 8002980:	0800f9b4 	.word	0x0800f9b4

08002984 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002988:	4b03      	ldr	r3, [pc, #12]	; (8002998 <TIM1_TRG_COM_IRQHandler+0x14>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4903      	ldr	r1, [pc, #12]	; (800299c <TIM1_TRG_COM_IRQHandler+0x18>)
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff f88e 	bl	8001ab0 <dump_printf>
	while(1);
 8002994:	e7fe      	b.n	8002994 <TIM1_TRG_COM_IRQHandler+0x10>
 8002996:	bf00      	nop
 8002998:	2000001c 	.word	0x2000001c
 800299c:	0800f9c8 	.word	0x0800f9c8

080029a0 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80029a4:	4b03      	ldr	r3, [pc, #12]	; (80029b4 <TIM1_CC_IRQHandler+0x14>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4903      	ldr	r1, [pc, #12]	; (80029b8 <TIM1_CC_IRQHandler+0x18>)
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff f880 	bl	8001ab0 <dump_printf>
	while(1);
 80029b0:	e7fe      	b.n	80029b0 <TIM1_CC_IRQHandler+0x10>
 80029b2:	bf00      	nop
 80029b4:	2000001c 	.word	0x2000001c
 80029b8:	0800f9d8 	.word	0x0800f9d8

080029bc <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80029c0:	4b03      	ldr	r3, [pc, #12]	; (80029d0 <I2C1_EV_IRQHandler+0x14>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4903      	ldr	r1, [pc, #12]	; (80029d4 <I2C1_EV_IRQHandler+0x18>)
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7ff f872 	bl	8001ab0 <dump_printf>
	while(1);
 80029cc:	e7fe      	b.n	80029cc <I2C1_EV_IRQHandler+0x10>
 80029ce:	bf00      	nop
 80029d0:	2000001c 	.word	0x2000001c
 80029d4:	0800f9f8 	.word	0x0800f9f8

080029d8 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80029dc:	4b03      	ldr	r3, [pc, #12]	; (80029ec <I2C1_ER_IRQHandler+0x14>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4903      	ldr	r1, [pc, #12]	; (80029f0 <I2C1_ER_IRQHandler+0x18>)
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff f864 	bl	8001ab0 <dump_printf>
	while(1);
 80029e8:	e7fe      	b.n	80029e8 <I2C1_ER_IRQHandler+0x10>
 80029ea:	bf00      	nop
 80029ec:	2000001c 	.word	0x2000001c
 80029f0:	0800fa00 	.word	0x0800fa00

080029f4 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 80029f8:	4b03      	ldr	r3, [pc, #12]	; (8002a08 <I2C2_EV_IRQHandler+0x14>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4903      	ldr	r1, [pc, #12]	; (8002a0c <I2C2_EV_IRQHandler+0x18>)
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff f856 	bl	8001ab0 <dump_printf>
	while(1);
 8002a04:	e7fe      	b.n	8002a04 <I2C2_EV_IRQHandler+0x10>
 8002a06:	bf00      	nop
 8002a08:	2000001c 	.word	0x2000001c
 8002a0c:	0800fa08 	.word	0x0800fa08

08002a10 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002a14:	4b03      	ldr	r3, [pc, #12]	; (8002a24 <I2C2_ER_IRQHandler+0x14>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4903      	ldr	r1, [pc, #12]	; (8002a28 <I2C2_ER_IRQHandler+0x18>)
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7ff f848 	bl	8001ab0 <dump_printf>
	while(1);
 8002a20:	e7fe      	b.n	8002a20 <I2C2_ER_IRQHandler+0x10>
 8002a22:	bf00      	nop
 8002a24:	2000001c 	.word	0x2000001c
 8002a28:	0800fa10 	.word	0x0800fa10

08002a2c <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002a30:	4b03      	ldr	r3, [pc, #12]	; (8002a40 <SPI1_IRQHandler+0x14>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4903      	ldr	r1, [pc, #12]	; (8002a44 <SPI1_IRQHandler+0x18>)
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff f83a 	bl	8001ab0 <dump_printf>
	while(1);
 8002a3c:	e7fe      	b.n	8002a3c <SPI1_IRQHandler+0x10>
 8002a3e:	bf00      	nop
 8002a40:	2000001c 	.word	0x2000001c
 8002a44:	0800fa18 	.word	0x0800fa18

08002a48 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002a4c:	4b03      	ldr	r3, [pc, #12]	; (8002a5c <SPI2_IRQHandler+0x14>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4903      	ldr	r1, [pc, #12]	; (8002a60 <SPI2_IRQHandler+0x18>)
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff f82c 	bl	8001ab0 <dump_printf>
	while(1);
 8002a58:	e7fe      	b.n	8002a58 <SPI2_IRQHandler+0x10>
 8002a5a:	bf00      	nop
 8002a5c:	2000001c 	.word	0x2000001c
 8002a60:	0800fa20 	.word	0x0800fa20

08002a64 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002a68:	4b03      	ldr	r3, [pc, #12]	; (8002a78 <RTC_Alarm_IRQHandler+0x14>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4903      	ldr	r1, [pc, #12]	; (8002a7c <RTC_Alarm_IRQHandler+0x18>)
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7ff f81e 	bl	8001ab0 <dump_printf>
	while(1);
 8002a74:	e7fe      	b.n	8002a74 <RTC_Alarm_IRQHandler+0x10>
 8002a76:	bf00      	nop
 8002a78:	2000001c 	.word	0x2000001c
 8002a7c:	0800fa4c 	.word	0x0800fa4c

08002a80 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002a84:	4b03      	ldr	r3, [pc, #12]	; (8002a94 <USBWakeUp_IRQHandler+0x14>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4903      	ldr	r1, [pc, #12]	; (8002a98 <USBWakeUp_IRQHandler+0x18>)
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff f810 	bl	8001ab0 <dump_printf>
}
 8002a90:	bf00      	nop
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	2000001c 	.word	0x2000001c
 8002a98:	0800fa58 	.word	0x0800fa58

08002a9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002aa0:	4b15      	ldr	r3, [pc, #84]	; (8002af8 <SystemInit+0x5c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a14      	ldr	r2, [pc, #80]	; (8002af8 <SystemInit+0x5c>)
 8002aa6:	f043 0301 	orr.w	r3, r3, #1
 8002aaa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002aac:	4b12      	ldr	r3, [pc, #72]	; (8002af8 <SystemInit+0x5c>)
 8002aae:	685a      	ldr	r2, [r3, #4]
 8002ab0:	4911      	ldr	r1, [pc, #68]	; (8002af8 <SystemInit+0x5c>)
 8002ab2:	4b12      	ldr	r3, [pc, #72]	; (8002afc <SystemInit+0x60>)
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002ab8:	4b0f      	ldr	r3, [pc, #60]	; (8002af8 <SystemInit+0x5c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a0e      	ldr	r2, [pc, #56]	; (8002af8 <SystemInit+0x5c>)
 8002abe:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002ac2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ac6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <SystemInit+0x5c>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a0a      	ldr	r2, [pc, #40]	; (8002af8 <SystemInit+0x5c>)
 8002ace:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ad2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002ad4:	4b08      	ldr	r3, [pc, #32]	; (8002af8 <SystemInit+0x5c>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	4a07      	ldr	r2, [pc, #28]	; (8002af8 <SystemInit+0x5c>)
 8002ada:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002ade:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002ae0:	4b05      	ldr	r3, [pc, #20]	; (8002af8 <SystemInit+0x5c>)
 8002ae2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002ae6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002ae8:	4b05      	ldr	r3, [pc, #20]	; (8002b00 <SystemInit+0x64>)
 8002aea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002aee:	609a      	str	r2, [r3, #8]
#endif 
}
 8002af0:	bf00      	nop
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr
 8002af8:	40021000 	.word	0x40021000
 8002afc:	f8ff0000 	.word	0xf8ff0000
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	60fb      	str	r3, [r7, #12]
 8002b0e:	2300      	movs	r3, #0
 8002b10:	60bb      	str	r3, [r7, #8]
 8002b12:	2300      	movs	r3, #0
 8002b14:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002b16:	4b2f      	ldr	r3, [pc, #188]	; (8002bd4 <SystemCoreClockUpdate+0xd0>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f003 030c 	and.w	r3, r3, #12
 8002b1e:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2b08      	cmp	r3, #8
 8002b24:	d011      	beq.n	8002b4a <SystemCoreClockUpdate+0x46>
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2b08      	cmp	r3, #8
 8002b2a:	d83a      	bhi.n	8002ba2 <SystemCoreClockUpdate+0x9e>
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d003      	beq.n	8002b3a <SystemCoreClockUpdate+0x36>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2b04      	cmp	r3, #4
 8002b36:	d004      	beq.n	8002b42 <SystemCoreClockUpdate+0x3e>
 8002b38:	e033      	b.n	8002ba2 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002b3a:	4b27      	ldr	r3, [pc, #156]	; (8002bd8 <SystemCoreClockUpdate+0xd4>)
 8002b3c:	4a27      	ldr	r2, [pc, #156]	; (8002bdc <SystemCoreClockUpdate+0xd8>)
 8002b3e:	601a      	str	r2, [r3, #0]
      break;
 8002b40:	e033      	b.n	8002baa <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002b42:	4b25      	ldr	r3, [pc, #148]	; (8002bd8 <SystemCoreClockUpdate+0xd4>)
 8002b44:	4a25      	ldr	r2, [pc, #148]	; (8002bdc <SystemCoreClockUpdate+0xd8>)
 8002b46:	601a      	str	r2, [r3, #0]
      break;
 8002b48:	e02f      	b.n	8002baa <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002b4a:	4b22      	ldr	r3, [pc, #136]	; (8002bd4 <SystemCoreClockUpdate+0xd0>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002b52:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002b54:	4b1f      	ldr	r3, [pc, #124]	; (8002bd4 <SystemCoreClockUpdate+0xd0>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b5c:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	0c9b      	lsrs	r3, r3, #18
 8002b62:	3302      	adds	r3, #2
 8002b64:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d106      	bne.n	8002b7a <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	4a1c      	ldr	r2, [pc, #112]	; (8002be0 <SystemCoreClockUpdate+0xdc>)
 8002b70:	fb02 f303 	mul.w	r3, r2, r3
 8002b74:	4a18      	ldr	r2, [pc, #96]	; (8002bd8 <SystemCoreClockUpdate+0xd4>)
 8002b76:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002b78:	e017      	b.n	8002baa <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002b7a:	4b16      	ldr	r3, [pc, #88]	; (8002bd4 <SystemCoreClockUpdate+0xd0>)
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d006      	beq.n	8002b94 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	4a15      	ldr	r2, [pc, #84]	; (8002be0 <SystemCoreClockUpdate+0xdc>)
 8002b8a:	fb02 f303 	mul.w	r3, r2, r3
 8002b8e:	4a12      	ldr	r2, [pc, #72]	; (8002bd8 <SystemCoreClockUpdate+0xd4>)
 8002b90:	6013      	str	r3, [r2, #0]
      break;
 8002b92:	e00a      	b.n	8002baa <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	4a11      	ldr	r2, [pc, #68]	; (8002bdc <SystemCoreClockUpdate+0xd8>)
 8002b98:	fb02 f303 	mul.w	r3, r2, r3
 8002b9c:	4a0e      	ldr	r2, [pc, #56]	; (8002bd8 <SystemCoreClockUpdate+0xd4>)
 8002b9e:	6013      	str	r3, [r2, #0]
      break;
 8002ba0:	e003      	b.n	8002baa <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002ba2:	4b0d      	ldr	r3, [pc, #52]	; (8002bd8 <SystemCoreClockUpdate+0xd4>)
 8002ba4:	4a0d      	ldr	r2, [pc, #52]	; (8002bdc <SystemCoreClockUpdate+0xd8>)
 8002ba6:	601a      	str	r2, [r3, #0]
      break;
 8002ba8:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002baa:	4b0a      	ldr	r3, [pc, #40]	; (8002bd4 <SystemCoreClockUpdate+0xd0>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	091b      	lsrs	r3, r3, #4
 8002bb0:	f003 030f 	and.w	r3, r3, #15
 8002bb4:	4a0b      	ldr	r2, [pc, #44]	; (8002be4 <SystemCoreClockUpdate+0xe0>)
 8002bb6:	5cd3      	ldrb	r3, [r2, r3]
 8002bb8:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002bba:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <SystemCoreClockUpdate+0xd4>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002bc4:	4a04      	ldr	r2, [pc, #16]	; (8002bd8 <SystemCoreClockUpdate+0xd4>)
 8002bc6:	6013      	str	r3, [r2, #0]
}
 8002bc8:	bf00      	nop
 8002bca:	3714      	adds	r7, #20
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bc80      	pop	{r7}
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	20000020 	.word	0x20000020
 8002bdc:	007a1200 	.word	0x007a1200
 8002be0:	003d0900 	.word	0x003d0900
 8002be4:	0800fa7c 	.word	0x0800fa7c

08002be8 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002bee:	2300      	movs	r3, #0
 8002bf0:	71fb      	strb	r3, [r7, #7]
 8002bf2:	e007      	b.n	8002c04 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002bf4:	79fb      	ldrb	r3, [r7, #7]
 8002bf6:	4a0b      	ldr	r2, [pc, #44]	; (8002c24 <Systick_init+0x3c>)
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	3301      	adds	r3, #1
 8002c02:	71fb      	strb	r3, [r7, #7]
 8002c04:	79fb      	ldrb	r3, [r7, #7]
 8002c06:	2b0f      	cmp	r3, #15
 8002c08:	d9f4      	bls.n	8002bf4 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8002c12:	f001 f8a0 	bl	8003d56 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002c16:	4b04      	ldr	r3, [pc, #16]	; (8002c28 <Systick_init+0x40>)
 8002c18:	2201      	movs	r2, #1
 8002c1a:	601a      	str	r2, [r3, #0]
}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	20000f3c 	.word	0x20000f3c
 8002c28:	20000f7c 	.word	0x20000f7c

08002c2c <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002c32:	f000 fbb3 	bl	800339c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002c36:	f001 f8c4 	bl	8003dc2 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002c3a:	4b0f      	ldr	r3, [pc, #60]	; (8002c78 <SysTick_Handler+0x4c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <SysTick_Handler+0x1a>
		Systick_init();
 8002c42:	f7ff ffd1 	bl	8002be8 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002c46:	2300      	movs	r3, #0
 8002c48:	71fb      	strb	r3, [r7, #7]
 8002c4a:	e00d      	b.n	8002c68 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	4a0b      	ldr	r2, [pc, #44]	; (8002c7c <SysTick_Handler+0x50>)
 8002c50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d004      	beq.n	8002c62 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002c58:	79fb      	ldrb	r3, [r7, #7]
 8002c5a:	4a08      	ldr	r2, [pc, #32]	; (8002c7c <SysTick_Handler+0x50>)
 8002c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c60:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002c62:	79fb      	ldrb	r3, [r7, #7]
 8002c64:	3301      	adds	r3, #1
 8002c66:	71fb      	strb	r3, [r7, #7]
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	2b0f      	cmp	r3, #15
 8002c6c:	d9ee      	bls.n	8002c4c <SysTick_Handler+0x20>
	}
}
 8002c6e:	bf00      	nop
 8002c70:	bf00      	nop
 8002c72:	3708      	adds	r7, #8
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	20000f7c 	.word	0x20000f7c
 8002c7c:	20000f3c 	.word	0x20000f3c

08002c80 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8002c88:	4b10      	ldr	r3, [pc, #64]	; (8002ccc <Systick_add_callback_function+0x4c>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d101      	bne.n	8002c94 <Systick_add_callback_function+0x14>
		Systick_init();
 8002c90:	f7ff ffaa 	bl	8002be8 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002c94:	2300      	movs	r3, #0
 8002c96:	73fb      	strb	r3, [r7, #15]
 8002c98:	e00f      	b.n	8002cba <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouvé une place libre ?
 8002c9a:	7bfb      	ldrb	r3, [r7, #15]
 8002c9c:	4a0c      	ldr	r2, [pc, #48]	; (8002cd0 <Systick_add_callback_function+0x50>)
 8002c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d106      	bne.n	8002cb4 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8002ca6:	7bfb      	ldrb	r3, [r7, #15]
 8002ca8:	4909      	ldr	r1, [pc, #36]	; (8002cd0 <Systick_add_callback_function+0x50>)
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e006      	b.n	8002cc2 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	73fb      	strb	r3, [r7, #15]
 8002cba:	7bfb      	ldrb	r3, [r7, #15]
 8002cbc:	2b0f      	cmp	r3, #15
 8002cbe:	d9ec      	bls.n	8002c9a <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8002cc0:	2300      	movs	r3, #0

}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	20000f7c 	.word	0x20000f7c
 8002cd0:	20000f3c 	.word	0x20000f3c

08002cd4 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8002cda:	2301      	movs	r3, #1
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	2300      	movs	r3, #0
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ce6:	4818      	ldr	r0, [pc, #96]	; (8002d48 <ILI9341_Init+0x74>)
 8002ce8:	f7fe faf8 	bl	80012dc <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
 8002cec:	2301      	movs	r3, #1
 8002cee:	9300      	str	r3, [sp, #0]
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cf8:	4813      	ldr	r0, [pc, #76]	; (8002d48 <ILI9341_Init+0x74>)
 8002cfa:	f7fe faef 	bl	80012dc <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
 8002cfe:	2302      	movs	r3, #2
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	2301      	movs	r3, #1
 8002d04:	2201      	movs	r2, #1
 8002d06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d0a:	480f      	ldr	r0, [pc, #60]	; (8002d48 <ILI9341_Init+0x74>)
 8002d0c:	f7fe fae6 	bl	80012dc <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8002d10:	2201      	movs	r2, #1
 8002d12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d16:	480c      	ldr	r0, [pc, #48]	; (8002d48 <ILI9341_Init+0x74>)
 8002d18:	f001 fc5f 	bl	80045da <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8002d1c:	480b      	ldr	r0, [pc, #44]	; (8002d4c <ILI9341_Init+0x78>)
 8002d1e:	f7fe fb0d 	bl	800133c <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8002d22:	f000 f819 	bl	8002d58 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8002d26:	4b0a      	ldr	r3, [pc, #40]	; (8002d50 <ILI9341_Init+0x7c>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	801a      	strh	r2, [r3, #0]
 8002d2c:	4b08      	ldr	r3, [pc, #32]	; (8002d50 <ILI9341_Init+0x7c>)
 8002d2e:	881a      	ldrh	r2, [r3, #0]
 8002d30:	4b08      	ldr	r3, [pc, #32]	; (8002d54 <ILI9341_Init+0x80>)
 8002d32:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8002d34:	2000      	movs	r0, #0
 8002d36:	f000 fa4f 	bl	80031d8 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8002d3a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d3e:	f000 f9d5 	bl	80030ec <ILI9341_Fill>
}
 8002d42:	bf00      	nop
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40010800 	.word	0x40010800
 8002d4c:	40013000 	.word	0x40013000
 8002d50:	20001062 	.word	0x20001062
 8002d54:	20001058 	.word	0x20001058

08002d58 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d62:	4898      	ldr	r0, [pc, #608]	; (8002fc4 <ILI9341_InitLCD+0x26c>)
 8002d64:	f001 fc39 	bl	80045da <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8002d68:	2014      	movs	r0, #20
 8002d6a:	f000 fb33 	bl	80033d4 <HAL_Delay>
	ILI9341_RST_SET();
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d74:	4893      	ldr	r0, [pc, #588]	; (8002fc4 <ILI9341_InitLCD+0x26c>)
 8002d76:	f001 fc30 	bl	80045da <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	HAL_Delay(20);
 8002d7a:	2014      	movs	r0, #20
 8002d7c:	f000 fb2a 	bl	80033d4 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8002d80:	2001      	movs	r0, #1
 8002d82:	f000 f921 	bl	8002fc8 <ILI9341_SendCommand>
	HAL_Delay(50);
 8002d86:	2032      	movs	r0, #50	; 0x32
 8002d88:	f000 fb24 	bl	80033d4 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8002d8c:	20cb      	movs	r0, #203	; 0xcb
 8002d8e:	f000 f91b 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8002d92:	2039      	movs	r0, #57	; 0x39
 8002d94:	f000 f93c 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8002d98:	202c      	movs	r0, #44	; 0x2c
 8002d9a:	f000 f939 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002d9e:	2000      	movs	r0, #0
 8002da0:	f000 f936 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8002da4:	2034      	movs	r0, #52	; 0x34
 8002da6:	f000 f933 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8002daa:	2002      	movs	r0, #2
 8002dac:	f000 f930 	bl	8003010 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8002db0:	20cf      	movs	r0, #207	; 0xcf
 8002db2:	f000 f909 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002db6:	2000      	movs	r0, #0
 8002db8:	f000 f92a 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8002dbc:	20c1      	movs	r0, #193	; 0xc1
 8002dbe:	f000 f927 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8002dc2:	2030      	movs	r0, #48	; 0x30
 8002dc4:	f000 f924 	bl	8003010 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8002dc8:	20e8      	movs	r0, #232	; 0xe8
 8002dca:	f000 f8fd 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8002dce:	2085      	movs	r0, #133	; 0x85
 8002dd0:	f000 f91e 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002dd4:	2000      	movs	r0, #0
 8002dd6:	f000 f91b 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8002dda:	2078      	movs	r0, #120	; 0x78
 8002ddc:	f000 f918 	bl	8003010 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8002de0:	20ea      	movs	r0, #234	; 0xea
 8002de2:	f000 f8f1 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002de6:	2000      	movs	r0, #0
 8002de8:	f000 f912 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002dec:	2000      	movs	r0, #0
 8002dee:	f000 f90f 	bl	8003010 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8002df2:	20ed      	movs	r0, #237	; 0xed
 8002df4:	f000 f8e8 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8002df8:	2064      	movs	r0, #100	; 0x64
 8002dfa:	f000 f909 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002dfe:	2003      	movs	r0, #3
 8002e00:	f000 f906 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8002e04:	2012      	movs	r0, #18
 8002e06:	f000 f903 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8002e0a:	2081      	movs	r0, #129	; 0x81
 8002e0c:	f000 f900 	bl	8003010 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8002e10:	20f7      	movs	r0, #247	; 0xf7
 8002e12:	f000 f8d9 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8002e16:	2020      	movs	r0, #32
 8002e18:	f000 f8fa 	bl	8003010 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8002e1c:	20c0      	movs	r0, #192	; 0xc0
 8002e1e:	f000 f8d3 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8002e22:	2023      	movs	r0, #35	; 0x23
 8002e24:	f000 f8f4 	bl	8003010 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8002e28:	20c1      	movs	r0, #193	; 0xc1
 8002e2a:	f000 f8cd 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8002e2e:	2010      	movs	r0, #16
 8002e30:	f000 f8ee 	bl	8003010 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8002e34:	20c5      	movs	r0, #197	; 0xc5
 8002e36:	f000 f8c7 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8002e3a:	203e      	movs	r0, #62	; 0x3e
 8002e3c:	f000 f8e8 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8002e40:	2028      	movs	r0, #40	; 0x28
 8002e42:	f000 f8e5 	bl	8003010 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8002e46:	20c7      	movs	r0, #199	; 0xc7
 8002e48:	f000 f8be 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8002e4c:	2086      	movs	r0, #134	; 0x86
 8002e4e:	f000 f8df 	bl	8003010 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8002e52:	2036      	movs	r0, #54	; 0x36
 8002e54:	f000 f8b8 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8002e58:	2048      	movs	r0, #72	; 0x48
 8002e5a:	f000 f8d9 	bl	8003010 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8002e5e:	203a      	movs	r0, #58	; 0x3a
 8002e60:	f000 f8b2 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8002e64:	2055      	movs	r0, #85	; 0x55
 8002e66:	f000 f8d3 	bl	8003010 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8002e6a:	20b1      	movs	r0, #177	; 0xb1
 8002e6c:	f000 f8ac 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002e70:	2000      	movs	r0, #0
 8002e72:	f000 f8cd 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8002e76:	2018      	movs	r0, #24
 8002e78:	f000 f8ca 	bl	8003010 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8002e7c:	20b6      	movs	r0, #182	; 0xb6
 8002e7e:	f000 f8a3 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8002e82:	2008      	movs	r0, #8
 8002e84:	f000 f8c4 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8002e88:	2082      	movs	r0, #130	; 0x82
 8002e8a:	f000 f8c1 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8002e8e:	2027      	movs	r0, #39	; 0x27
 8002e90:	f000 f8be 	bl	8003010 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8002e94:	20f2      	movs	r0, #242	; 0xf2
 8002e96:	f000 f897 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002e9a:	2000      	movs	r0, #0
 8002e9c:	f000 f8b8 	bl	8003010 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8002ea0:	202a      	movs	r0, #42	; 0x2a
 8002ea2:	f000 f891 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002ea6:	2000      	movs	r0, #0
 8002ea8:	f000 f8b2 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002eac:	2000      	movs	r0, #0
 8002eae:	f000 f8af 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002eb2:	2000      	movs	r0, #0
 8002eb4:	f000 f8ac 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8002eb8:	20ef      	movs	r0, #239	; 0xef
 8002eba:	f000 f8a9 	bl	8003010 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8002ebe:	202b      	movs	r0, #43	; 0x2b
 8002ec0:	f000 f882 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002ec4:	2000      	movs	r0, #0
 8002ec6:	f000 f8a3 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002eca:	2000      	movs	r0, #0
 8002ecc:	f000 f8a0 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8002ed0:	2001      	movs	r0, #1
 8002ed2:	f000 f89d 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8002ed6:	203f      	movs	r0, #63	; 0x3f
 8002ed8:	f000 f89a 	bl	8003010 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8002edc:	2026      	movs	r0, #38	; 0x26
 8002ede:	f000 f873 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8002ee2:	2001      	movs	r0, #1
 8002ee4:	f000 f894 	bl	8003010 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8002ee8:	20e0      	movs	r0, #224	; 0xe0
 8002eea:	f000 f86d 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8002eee:	200f      	movs	r0, #15
 8002ef0:	f000 f88e 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002ef4:	2031      	movs	r0, #49	; 0x31
 8002ef6:	f000 f88b 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8002efa:	202b      	movs	r0, #43	; 0x2b
 8002efc:	f000 f888 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8002f00:	200c      	movs	r0, #12
 8002f02:	f000 f885 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002f06:	200e      	movs	r0, #14
 8002f08:	f000 f882 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8002f0c:	2008      	movs	r0, #8
 8002f0e:	f000 f87f 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8002f12:	204e      	movs	r0, #78	; 0x4e
 8002f14:	f000 f87c 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8002f18:	20f1      	movs	r0, #241	; 0xf1
 8002f1a:	f000 f879 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8002f1e:	2037      	movs	r0, #55	; 0x37
 8002f20:	f000 f876 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8002f24:	2007      	movs	r0, #7
 8002f26:	f000 f873 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8002f2a:	2010      	movs	r0, #16
 8002f2c:	f000 f870 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002f30:	2003      	movs	r0, #3
 8002f32:	f000 f86d 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002f36:	200e      	movs	r0, #14
 8002f38:	f000 f86a 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8002f3c:	2009      	movs	r0, #9
 8002f3e:	f000 f867 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8002f42:	2000      	movs	r0, #0
 8002f44:	f000 f864 	bl	8003010 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8002f48:	20e1      	movs	r0, #225	; 0xe1
 8002f4a:	f000 f83d 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8002f4e:	2000      	movs	r0, #0
 8002f50:	f000 f85e 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8002f54:	200e      	movs	r0, #14
 8002f56:	f000 f85b 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8002f5a:	2014      	movs	r0, #20
 8002f5c:	f000 f858 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8002f60:	2003      	movs	r0, #3
 8002f62:	f000 f855 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8002f66:	2011      	movs	r0, #17
 8002f68:	f000 f852 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8002f6c:	2007      	movs	r0, #7
 8002f6e:	f000 f84f 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002f72:	2031      	movs	r0, #49	; 0x31
 8002f74:	f000 f84c 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8002f78:	20c1      	movs	r0, #193	; 0xc1
 8002f7a:	f000 f849 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8002f7e:	2048      	movs	r0, #72	; 0x48
 8002f80:	f000 f846 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8002f84:	2008      	movs	r0, #8
 8002f86:	f000 f843 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8002f8a:	200f      	movs	r0, #15
 8002f8c:	f000 f840 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8002f90:	200c      	movs	r0, #12
 8002f92:	f000 f83d 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8002f96:	2031      	movs	r0, #49	; 0x31
 8002f98:	f000 f83a 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8002f9c:	2036      	movs	r0, #54	; 0x36
 8002f9e:	f000 f837 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8002fa2:	200f      	movs	r0, #15
 8002fa4:	f000 f834 	bl	8003010 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8002fa8:	2011      	movs	r0, #17
 8002faa:	f000 f80d 	bl	8002fc8 <ILI9341_SendCommand>

	HAL_Delay(10);
 8002fae:	200a      	movs	r0, #10
 8002fb0:	f000 fa10 	bl	80033d4 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8002fb4:	2029      	movs	r0, #41	; 0x29
 8002fb6:	f000 f807 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8002fba:	202c      	movs	r0, #44	; 0x2c
 8002fbc:	f000 f804 	bl	8002fc8 <ILI9341_SendCommand>
}
 8002fc0:	bf00      	nop
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	40010800 	.word	0x40010800

08002fc8 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	4603      	mov	r3, r0
 8002fd0:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002fd8:	480b      	ldr	r0, [pc, #44]	; (8003008 <ILI9341_SendCommand+0x40>)
 8002fda:	f001 fafe 	bl	80045da <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002fe4:	4808      	ldr	r0, [pc, #32]	; (8003008 <ILI9341_SendCommand+0x40>)
 8002fe6:	f001 faf8 	bl	80045da <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	4619      	mov	r1, r3
 8002fee:	4807      	ldr	r0, [pc, #28]	; (800300c <ILI9341_SendCommand+0x44>)
 8002ff0:	f7fe faf2 	bl	80015d8 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ffa:	4803      	ldr	r0, [pc, #12]	; (8003008 <ILI9341_SendCommand+0x40>)
 8002ffc:	f001 faed 	bl	80045da <HAL_GPIO_WritePin>
}
 8003000:	bf00      	nop
 8003002:	3708      	adds	r7, #8
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	40010800 	.word	0x40010800
 800300c:	40013000 	.word	0x40013000

08003010 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 800301a:	2201      	movs	r2, #1
 800301c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003020:	480b      	ldr	r0, [pc, #44]	; (8003050 <ILI9341_SendData+0x40>)
 8003022:	f001 fada 	bl	80045da <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8003026:	2200      	movs	r2, #0
 8003028:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800302c:	4808      	ldr	r0, [pc, #32]	; (8003050 <ILI9341_SendData+0x40>)
 800302e:	f001 fad4 	bl	80045da <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8003032:	79fb      	ldrb	r3, [r7, #7]
 8003034:	4619      	mov	r1, r3
 8003036:	4807      	ldr	r0, [pc, #28]	; (8003054 <ILI9341_SendData+0x44>)
 8003038:	f7fe face 	bl	80015d8 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 800303c:	2201      	movs	r2, #1
 800303e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003042:	4803      	ldr	r0, [pc, #12]	; (8003050 <ILI9341_SendData+0x40>)
 8003044:	f001 fac9 	bl	80045da <HAL_GPIO_WritePin>
}
 8003048:	bf00      	nop
 800304a:	3708      	adds	r7, #8
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40010800 	.word	0x40010800
 8003054:	40013000 	.word	0x40013000

08003058 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8003058:	b590      	push	{r4, r7, lr}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	4604      	mov	r4, r0
 8003060:	4608      	mov	r0, r1
 8003062:	4611      	mov	r1, r2
 8003064:	461a      	mov	r2, r3
 8003066:	4623      	mov	r3, r4
 8003068:	80fb      	strh	r3, [r7, #6]
 800306a:	4603      	mov	r3, r0
 800306c:	80bb      	strh	r3, [r7, #4]
 800306e:	460b      	mov	r3, r1
 8003070:	807b      	strh	r3, [r7, #2]
 8003072:	4613      	mov	r3, r2
 8003074:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8003076:	202a      	movs	r0, #42	; 0x2a
 8003078:	f7ff ffa6 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 800307c:	88fb      	ldrh	r3, [r7, #6]
 800307e:	0a1b      	lsrs	r3, r3, #8
 8003080:	b29b      	uxth	r3, r3
 8003082:	b2db      	uxtb	r3, r3
 8003084:	4618      	mov	r0, r3
 8003086:	f7ff ffc3 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 800308a:	88fb      	ldrh	r3, [r7, #6]
 800308c:	b2db      	uxtb	r3, r3
 800308e:	4618      	mov	r0, r3
 8003090:	f7ff ffbe 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8003094:	887b      	ldrh	r3, [r7, #2]
 8003096:	0a1b      	lsrs	r3, r3, #8
 8003098:	b29b      	uxth	r3, r3
 800309a:	b2db      	uxtb	r3, r3
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff ffb7 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 80030a2:	887b      	ldrh	r3, [r7, #2]
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7ff ffb2 	bl	8003010 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 80030ac:	202b      	movs	r0, #43	; 0x2b
 80030ae:	f7ff ff8b 	bl	8002fc8 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 80030b2:	88bb      	ldrh	r3, [r7, #4]
 80030b4:	0a1b      	lsrs	r3, r3, #8
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff ffa8 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 80030c0:	88bb      	ldrh	r3, [r7, #4]
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff ffa3 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 80030ca:	883b      	ldrh	r3, [r7, #0]
 80030cc:	0a1b      	lsrs	r3, r3, #8
 80030ce:	b29b      	uxth	r3, r3
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff ff9c 	bl	8003010 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 80030d8:	883b      	ldrh	r3, [r7, #0]
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	4618      	mov	r0, r3
 80030de:	f7ff ff97 	bl	8003010 <ILI9341_SendData>
}
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd90      	pop	{r4, r7, pc}
	...

080030ec <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af02      	add	r7, sp, #8
 80030f2:	4603      	mov	r3, r0
 80030f4:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 80030f6:	4b08      	ldr	r3, [pc, #32]	; (8003118 <ILI9341_Fill+0x2c>)
 80030f8:	881b      	ldrh	r3, [r3, #0]
 80030fa:	3b01      	subs	r3, #1
 80030fc:	b29a      	uxth	r2, r3
 80030fe:	4b06      	ldr	r3, [pc, #24]	; (8003118 <ILI9341_Fill+0x2c>)
 8003100:	8859      	ldrh	r1, [r3, #2]
 8003102:	88fb      	ldrh	r3, [r7, #6]
 8003104:	9300      	str	r3, [sp, #0]
 8003106:	460b      	mov	r3, r1
 8003108:	2100      	movs	r1, #0
 800310a:	2000      	movs	r0, #0
 800310c:	f000 f806 	bl	800311c <ILI9341_INT_Fill>
}
 8003110:	bf00      	nop
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	2000105c 	.word	0x2000105c

0800311c <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 800311c:	b590      	push	{r4, r7, lr}
 800311e:	b087      	sub	sp, #28
 8003120:	af00      	add	r7, sp, #0
 8003122:	4604      	mov	r4, r0
 8003124:	4608      	mov	r0, r1
 8003126:	4611      	mov	r1, r2
 8003128:	461a      	mov	r2, r3
 800312a:	4623      	mov	r3, r4
 800312c:	80fb      	strh	r3, [r7, #6]
 800312e:	4603      	mov	r3, r0
 8003130:	80bb      	strh	r3, [r7, #4]
 8003132:	460b      	mov	r3, r1
 8003134:	807b      	strh	r3, [r7, #2]
 8003136:	4613      	mov	r3, r2
 8003138:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 800313a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800313c:	0a1b      	lsrs	r3, r3, #8
 800313e:	b29b      	uxth	r3, r3
 8003140:	b2db      	uxtb	r3, r3
 8003142:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8003144:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003146:	b2db      	uxtb	r3, r3
 8003148:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 800314a:	883b      	ldrh	r3, [r7, #0]
 800314c:	887a      	ldrh	r2, [r7, #2]
 800314e:	88b9      	ldrh	r1, [r7, #4]
 8003150:	88f8      	ldrh	r0, [r7, #6]
 8003152:	f7ff ff81 	bl	8003058 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8003156:	202c      	movs	r0, #44	; 0x2c
 8003158:	f7ff ff36 	bl	8002fc8 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 800315c:	887a      	ldrh	r2, [r7, #2]
 800315e:	88fb      	ldrh	r3, [r7, #6]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	3301      	adds	r3, #1
 8003164:	8839      	ldrh	r1, [r7, #0]
 8003166:	88ba      	ldrh	r2, [r7, #4]
 8003168:	1a8a      	subs	r2, r1, r2
 800316a:	3201      	adds	r2, #1
 800316c:	fb02 f303 	mul.w	r3, r2, r3
 8003170:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8003172:	2200      	movs	r2, #0
 8003174:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003178:	4815      	ldr	r0, [pc, #84]	; (80031d0 <ILI9341_INT_Fill+0xb4>)
 800317a:	f001 fa2e 	bl	80045da <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 800317e:	2201      	movs	r2, #1
 8003180:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003184:	4812      	ldr	r0, [pc, #72]	; (80031d0 <ILI9341_INT_Fill+0xb4>)
 8003186:	f001 fa28 	bl	80045da <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 800318a:	2101      	movs	r1, #1
 800318c:	4811      	ldr	r0, [pc, #68]	; (80031d4 <ILI9341_INT_Fill+0xb8>)
 800318e:	f7fe fa91 	bl	80016b4 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8003192:	2300      	movs	r3, #0
 8003194:	617b      	str	r3, [r7, #20]
 8003196:	e009      	b.n	80031ac <ILI9341_INT_Fill+0x90>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8003198:	f107 030c 	add.w	r3, r7, #12
 800319c:	2201      	movs	r2, #1
 800319e:	4619      	mov	r1, r3
 80031a0:	480c      	ldr	r0, [pc, #48]	; (80031d4 <ILI9341_INT_Fill+0xb8>)
 80031a2:	f7fe fa4f 	bl	8001644 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	3301      	adds	r3, #1
 80031aa:	617b      	str	r3, [r7, #20]
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d3f1      	bcc.n	8003198 <ILI9341_INT_Fill+0x7c>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 80031b4:	2201      	movs	r2, #1
 80031b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031ba:	4805      	ldr	r0, [pc, #20]	; (80031d0 <ILI9341_INT_Fill+0xb4>)
 80031bc:	f001 fa0d 	bl	80045da <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 80031c0:	2100      	movs	r1, #0
 80031c2:	4804      	ldr	r0, [pc, #16]	; (80031d4 <ILI9341_INT_Fill+0xb8>)
 80031c4:	f7fe fa76 	bl	80016b4 <TM_SPI_SetDataSize>
}
 80031c8:	bf00      	nop
 80031ca:	371c      	adds	r7, #28
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd90      	pop	{r4, r7, pc}
 80031d0:	40010800 	.word	0x40010800
 80031d4:	40013000 	.word	0x40013000

080031d8 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
 80031de:	4603      	mov	r3, r0
 80031e0:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 80031e2:	2036      	movs	r0, #54	; 0x36
 80031e4:	f7ff fef0 	bl	8002fc8 <ILI9341_SendCommand>
	if (orientation == ILI9341_Orientation_Portrait_1) {
 80031e8:	79fb      	ldrb	r3, [r7, #7]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d103      	bne.n	80031f6 <ILI9341_Rotate+0x1e>
		ILI9341_SendData(0x58);
 80031ee:	2058      	movs	r0, #88	; 0x58
 80031f0:	f7ff ff0e 	bl	8003010 <ILI9341_SendData>
 80031f4:	e013      	b.n	800321e <ILI9341_Rotate+0x46>
	} else if (orientation == ILI9341_Orientation_Portrait_2) {
 80031f6:	79fb      	ldrb	r3, [r7, #7]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d103      	bne.n	8003204 <ILI9341_Rotate+0x2c>
		ILI9341_SendData(0x88);
 80031fc:	2088      	movs	r0, #136	; 0x88
 80031fe:	f7ff ff07 	bl	8003010 <ILI9341_SendData>
 8003202:	e00c      	b.n	800321e <ILI9341_Rotate+0x46>
	} else if (orientation == ILI9341_Orientation_Landscape_1) {
 8003204:	79fb      	ldrb	r3, [r7, #7]
 8003206:	2b02      	cmp	r3, #2
 8003208:	d103      	bne.n	8003212 <ILI9341_Rotate+0x3a>
		ILI9341_SendData(0x28);
 800320a:	2028      	movs	r0, #40	; 0x28
 800320c:	f7ff ff00 	bl	8003010 <ILI9341_SendData>
 8003210:	e005      	b.n	800321e <ILI9341_Rotate+0x46>
	} else if (orientation == ILI9341_Orientation_Landscape_2) {
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	2b03      	cmp	r3, #3
 8003216:	d102      	bne.n	800321e <ILI9341_Rotate+0x46>
		ILI9341_SendData(0xE8);
 8003218:	20e8      	movs	r0, #232	; 0xe8
 800321a:	f7ff fef9 	bl	8003010 <ILI9341_SendData>
	}
	ILI9341_Opts.orientation = orientation;
 800321e:	4a0e      	ldr	r2, [pc, #56]	; (8003258 <ILI9341_Rotate+0x80>)
 8003220:	79fb      	ldrb	r3, [r7, #7]
 8003222:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8003224:	79fb      	ldrb	r3, [r7, #7]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d002      	beq.n	8003230 <ILI9341_Rotate+0x58>
 800322a:	79fb      	ldrb	r3, [r7, #7]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d107      	bne.n	8003240 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8003230:	4b09      	ldr	r3, [pc, #36]	; (8003258 <ILI9341_Rotate+0x80>)
 8003232:	22f0      	movs	r2, #240	; 0xf0
 8003234:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8003236:	4b08      	ldr	r3, [pc, #32]	; (8003258 <ILI9341_Rotate+0x80>)
 8003238:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800323c:	805a      	strh	r2, [r3, #2]
 800323e:	e007      	b.n	8003250 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8003240:	4b05      	ldr	r3, [pc, #20]	; (8003258 <ILI9341_Rotate+0x80>)
 8003242:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8003246:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8003248:	4b03      	ldr	r3, [pc, #12]	; (8003258 <ILI9341_Rotate+0x80>)
 800324a:	22f0      	movs	r2, #240	; 0xf0
 800324c:	805a      	strh	r2, [r3, #2]
	}
}
 800324e:	bf00      	nop
 8003250:	bf00      	nop
 8003252:	3708      	adds	r7, #8
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	2000105c 	.word	0x2000105c

0800325c <XPT2046_init>:


/**
 * @brief init function for XPT2046 lib
 */
void XPT2046_init(void){
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af02      	add	r7, sp, #8

	// Initialise SPI
	SPI_Init(XPT2046_SPI);
 8003262:	4810      	ldr	r0, [pc, #64]	; (80032a4 <XPT2046_init+0x48>)
 8003264:	f7fe f86a 	bl	800133c <SPI_Init>
	BSP_GPIO_PinCfg(PIN_CS_TOUCH,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8003268:	2303      	movs	r3, #3
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	2300      	movs	r3, #0
 800326e:	2201      	movs	r2, #1
 8003270:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003274:	480c      	ldr	r0, [pc, #48]	; (80032a8 <XPT2046_init+0x4c>)
 8003276:	f7fe f831 	bl	80012dc <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(PIN_IRQ_TOUCH,GPIO_MODE_INPUT,GPIO_PULLDOWN,GPIO_SPEED_FREQ_HIGH);
 800327a:	2303      	movs	r3, #3
 800327c:	9300      	str	r3, [sp, #0]
 800327e:	2302      	movs	r3, #2
 8003280:	2200      	movs	r2, #0
 8003282:	2108      	movs	r1, #8
 8003284:	4809      	ldr	r0, [pc, #36]	; (80032ac <XPT2046_init+0x50>)
 8003286:	f7fe f829 	bl	80012dc <BSP_GPIO_PinCfg>
	XPT2046_CS_SET();
 800328a:	2201      	movs	r2, #1
 800328c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003290:	4805      	ldr	r0, [pc, #20]	; (80032a8 <XPT2046_init+0x4c>)
 8003292:	f001 f9a2 	bl	80045da <HAL_GPIO_WritePin>

	XPT2046_getReading(CONTROL_BYTE_START
 8003296:	20d0      	movs	r0, #208	; 0xd0
 8003298:	f000 f80a 	bl	80032b0 <XPT2046_getReading>
					   | CONTROL_BYTE_CHANNEL_SELECT_X
					   | CONTROL_BYTE_MODE_12_BIT
					   | CONTROL_BYTE_SD_DIFFERENTIAL
					   | CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
}
 800329c:	bf00      	nop
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	40013000 	.word	0x40013000
 80032a8:	40010800 	.word	0x40010800
 80032ac:	40010c00 	.word	0x40010c00

080032b0 <XPT2046_getReading>:
/*
 * @brief private function used to read the SPI
 * @param controlByte controlByte used to read
 * @return data read from screen touch
 */
static Uint16 XPT2046_getReading(controlByte_t controlByte){
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	71fb      	strb	r3, [r7, #7]

	Uint16 ret;

	XPT2046_CS_RESET();
 80032ba:	2200      	movs	r2, #0
 80032bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032c0:	4811      	ldr	r0, [pc, #68]	; (8003308 <XPT2046_getReading+0x58>)
 80032c2:	f001 f98a 	bl	80045da <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(XPT2046_SPI,controlByte);
 80032c6:	79fb      	ldrb	r3, [r7, #7]
 80032c8:	4619      	mov	r1, r3
 80032ca:	4810      	ldr	r0, [pc, #64]	; (800330c <XPT2046_getReading+0x5c>)
 80032cc:	f7fe f984 	bl	80015d8 <SPI_WriteNoRegister>

	ret = (Uint16)((Uint16)(SPI_ReadNoRegister(XPT2046_SPI)) << 5);
 80032d0:	480e      	ldr	r0, [pc, #56]	; (800330c <XPT2046_getReading+0x5c>)
 80032d2:	f7fe f949 	bl	8001568 <SPI_ReadNoRegister>
 80032d6:	4603      	mov	r3, r0
 80032d8:	b29b      	uxth	r3, r3
 80032da:	015b      	lsls	r3, r3, #5
 80032dc:	81fb      	strh	r3, [r7, #14]
	ret |= (Uint16)(SPI_ReadNoRegister(XPT2046_SPI) >> (Uint16)(3));
 80032de:	480b      	ldr	r0, [pc, #44]	; (800330c <XPT2046_getReading+0x5c>)
 80032e0:	f7fe f942 	bl	8001568 <SPI_ReadNoRegister>
 80032e4:	4603      	mov	r3, r0
 80032e6:	08db      	lsrs	r3, r3, #3
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	89fb      	ldrh	r3, [r7, #14]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	81fb      	strh	r3, [r7, #14]

	XPT2046_CS_SET();
 80032f2:	2201      	movs	r2, #1
 80032f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032f8:	4803      	ldr	r0, [pc, #12]	; (8003308 <XPT2046_getReading+0x58>)
 80032fa:	f001 f96e 	bl	80045da <HAL_GPIO_WritePin>

	return ret;
 80032fe:	89fb      	ldrh	r3, [r7, #14]
}
 8003300:	4618      	mov	r0, r3
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	40010800 	.word	0x40010800
 800330c:	40013000 	.word	0x40013000

08003310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003314:	4b08      	ldr	r3, [pc, #32]	; (8003338 <HAL_Init+0x28>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a07      	ldr	r2, [pc, #28]	; (8003338 <HAL_Init+0x28>)
 800331a:	f043 0310 	orr.w	r3, r3, #16
 800331e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003320:	2003      	movs	r0, #3
 8003322:	f000 fd0d 	bl	8003d40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003326:	200f      	movs	r0, #15
 8003328:	f000 f808 	bl	800333c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800332c:	f7fe fa2a 	bl	8001784 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	40022000 	.word	0x40022000

0800333c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003344:	4b12      	ldr	r3, [pc, #72]	; (8003390 <HAL_InitTick+0x54>)
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	4b12      	ldr	r3, [pc, #72]	; (8003394 <HAL_InitTick+0x58>)
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	4619      	mov	r1, r3
 800334e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003352:	fbb3 f3f1 	udiv	r3, r3, r1
 8003356:	fbb2 f3f3 	udiv	r3, r2, r3
 800335a:	4618      	mov	r0, r3
 800335c:	f000 fd25 	bl	8003daa <HAL_SYSTICK_Config>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e00e      	b.n	8003388 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2b0f      	cmp	r3, #15
 800336e:	d80a      	bhi.n	8003386 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003370:	2200      	movs	r2, #0
 8003372:	6879      	ldr	r1, [r7, #4]
 8003374:	f04f 30ff 	mov.w	r0, #4294967295
 8003378:	f000 fced 	bl	8003d56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800337c:	4a06      	ldr	r2, [pc, #24]	; (8003398 <HAL_InitTick+0x5c>)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003382:	2300      	movs	r3, #0
 8003384:	e000      	b.n	8003388 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
}
 8003388:	4618      	mov	r0, r3
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	20000020 	.word	0x20000020
 8003394:	20000028 	.word	0x20000028
 8003398:	20000024 	.word	0x20000024

0800339c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033a0:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <HAL_IncTick+0x1c>)
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	461a      	mov	r2, r3
 80033a6:	4b05      	ldr	r3, [pc, #20]	; (80033bc <HAL_IncTick+0x20>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4413      	add	r3, r2
 80033ac:	4a03      	ldr	r2, [pc, #12]	; (80033bc <HAL_IncTick+0x20>)
 80033ae:	6013      	str	r3, [r2, #0]
}
 80033b0:	bf00      	nop
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr
 80033b8:	20000028 	.word	0x20000028
 80033bc:	20001064 	.word	0x20001064

080033c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  return uwTick;
 80033c4:	4b02      	ldr	r3, [pc, #8]	; (80033d0 <HAL_GetTick+0x10>)
 80033c6:	681b      	ldr	r3, [r3, #0]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bc80      	pop	{r7}
 80033ce:	4770      	bx	lr
 80033d0:	20001064 	.word	0x20001064

080033d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033dc:	f7ff fff0 	bl	80033c0 <HAL_GetTick>
 80033e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ec:	d005      	beq.n	80033fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033ee:	4b0a      	ldr	r3, [pc, #40]	; (8003418 <HAL_Delay+0x44>)
 80033f0:	781b      	ldrb	r3, [r3, #0]
 80033f2:	461a      	mov	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	4413      	add	r3, r2
 80033f8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033fa:	bf00      	nop
 80033fc:	f7ff ffe0 	bl	80033c0 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	429a      	cmp	r2, r3
 800340a:	d8f7      	bhi.n	80033fc <HAL_Delay+0x28>
  {
  }
}
 800340c:	bf00      	nop
 800340e:	bf00      	nop
 8003410:	3710      	adds	r7, #16
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	20000028 	.word	0x20000028

0800341c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003428:	2300      	movs	r3, #0
 800342a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800342c:	2300      	movs	r3, #0
 800342e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003430:	2300      	movs	r3, #0
 8003432:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d101      	bne.n	800343e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e0be      	b.n	80035bc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003448:	2b00      	cmp	r3, #0
 800344a:	d109      	bne.n	8003460 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 f8b6 	bl	80035cc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f000 fb01 	bl	8003a68 <ADC_ConversionStop_Disable>
 8003466:	4603      	mov	r3, r0
 8003468:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800346e:	f003 0310 	and.w	r3, r3, #16
 8003472:	2b00      	cmp	r3, #0
 8003474:	f040 8099 	bne.w	80035aa <HAL_ADC_Init+0x18e>
 8003478:	7dfb      	ldrb	r3, [r7, #23]
 800347a:	2b00      	cmp	r3, #0
 800347c:	f040 8095 	bne.w	80035aa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003484:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003488:	f023 0302 	bic.w	r3, r3, #2
 800348c:	f043 0202 	orr.w	r2, r3, #2
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800349c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80034a4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80034a6:	68ba      	ldr	r2, [r7, #8]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034b4:	d003      	beq.n	80034be <HAL_ADC_Init+0xa2>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d102      	bne.n	80034c4 <HAL_ADC_Init+0xa8>
 80034be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034c2:	e000      	b.n	80034c6 <HAL_ADC_Init+0xaa>
 80034c4:	2300      	movs	r3, #0
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d119      	bne.n	8003508 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d109      	bne.n	80034f0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	3b01      	subs	r3, #1
 80034e2:	035a      	lsls	r2, r3, #13
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80034ec:	613b      	str	r3, [r7, #16]
 80034ee:	e00b      	b.n	8003508 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034f4:	f043 0220 	orr.w	r2, r3, #32
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003500:	f043 0201 	orr.w	r2, r3, #1
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	430a      	orrs	r2, r1
 800351a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	689a      	ldr	r2, [r3, #8]
 8003522:	4b28      	ldr	r3, [pc, #160]	; (80035c4 <HAL_ADC_Init+0x1a8>)
 8003524:	4013      	ands	r3, r2
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	6812      	ldr	r2, [r2, #0]
 800352a:	68b9      	ldr	r1, [r7, #8]
 800352c:	430b      	orrs	r3, r1
 800352e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003538:	d003      	beq.n	8003542 <HAL_ADC_Init+0x126>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d104      	bne.n	800354c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	691b      	ldr	r3, [r3, #16]
 8003546:	3b01      	subs	r3, #1
 8003548:	051b      	lsls	r3, r3, #20
 800354a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003552:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	68fa      	ldr	r2, [r7, #12]
 800355c:	430a      	orrs	r2, r1
 800355e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	689a      	ldr	r2, [r3, #8]
 8003566:	4b18      	ldr	r3, [pc, #96]	; (80035c8 <HAL_ADC_Init+0x1ac>)
 8003568:	4013      	ands	r3, r2
 800356a:	68ba      	ldr	r2, [r7, #8]
 800356c:	429a      	cmp	r2, r3
 800356e:	d10b      	bne.n	8003588 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357a:	f023 0303 	bic.w	r3, r3, #3
 800357e:	f043 0201 	orr.w	r2, r3, #1
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003586:	e018      	b.n	80035ba <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358c:	f023 0312 	bic.w	r3, r3, #18
 8003590:	f043 0210 	orr.w	r2, r3, #16
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800359c:	f043 0201 	orr.w	r2, r3, #1
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80035a8:	e007      	b.n	80035ba <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ae:	f043 0210 	orr.w	r2, r3, #16
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80035ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80035bc:	4618      	mov	r0, r3
 80035be:	3718      	adds	r7, #24
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}
 80035c4:	ffe1f7fd 	.word	0xffe1f7fd
 80035c8:	ff1f0efe 	.word	0xff1f0efe

080035cc <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 80035d4:	bf00      	nop
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	bc80      	pop	{r7}
 80035dc:	4770      	bx	lr
	...

080035e0 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b086      	sub	sp, #24
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035ec:	2300      	movs	r3, #0
 80035ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a64      	ldr	r2, [pc, #400]	; (8003788 <HAL_ADC_Start_DMA+0x1a8>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d004      	beq.n	8003604 <HAL_ADC_Start_DMA+0x24>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a63      	ldr	r2, [pc, #396]	; (800378c <HAL_ADC_Start_DMA+0x1ac>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d106      	bne.n	8003612 <HAL_ADC_Start_DMA+0x32>
 8003604:	4b60      	ldr	r3, [pc, #384]	; (8003788 <HAL_ADC_Start_DMA+0x1a8>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800360c:	2b00      	cmp	r3, #0
 800360e:	f040 80b3 	bne.w	8003778 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003618:	2b01      	cmp	r3, #1
 800361a:	d101      	bne.n	8003620 <HAL_ADC_Start_DMA+0x40>
 800361c:	2302      	movs	r3, #2
 800361e:	e0ae      	b.n	800377e <HAL_ADC_Start_DMA+0x19e>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f000 f9cb 	bl	80039c4 <ADC_Enable>
 800362e:	4603      	mov	r3, r0
 8003630:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003632:	7dfb      	ldrb	r3, [r7, #23]
 8003634:	2b00      	cmp	r3, #0
 8003636:	f040 809a 	bne.w	800376e <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800363e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003642:	f023 0301 	bic.w	r3, r3, #1
 8003646:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a4e      	ldr	r2, [pc, #312]	; (800378c <HAL_ADC_Start_DMA+0x1ac>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d105      	bne.n	8003664 <HAL_ADC_Start_DMA+0x84>
 8003658:	4b4b      	ldr	r3, [pc, #300]	; (8003788 <HAL_ADC_Start_DMA+0x1a8>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003660:	2b00      	cmp	r3, #0
 8003662:	d115      	bne.n	8003690 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003668:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800367a:	2b00      	cmp	r3, #0
 800367c:	d026      	beq.n	80036cc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003682:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003686:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800368e:	e01d      	b.n	80036cc <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003694:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a39      	ldr	r2, [pc, #228]	; (8003788 <HAL_ADC_Start_DMA+0x1a8>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d004      	beq.n	80036b0 <HAL_ADC_Start_DMA+0xd0>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a38      	ldr	r2, [pc, #224]	; (800378c <HAL_ADC_Start_DMA+0x1ac>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d10d      	bne.n	80036cc <HAL_ADC_Start_DMA+0xec>
 80036b0:	4b35      	ldr	r3, [pc, #212]	; (8003788 <HAL_ADC_Start_DMA+0x1a8>)
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d007      	beq.n	80036cc <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d006      	beq.n	80036e6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036dc:	f023 0206 	bic.w	r2, r3, #6
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80036e4:	e002      	b.n	80036ec <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2200      	movs	r2, #0
 80036f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	4a25      	ldr	r2, [pc, #148]	; (8003790 <HAL_ADC_Start_DMA+0x1b0>)
 80036fa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	4a24      	ldr	r2, [pc, #144]	; (8003794 <HAL_ADC_Start_DMA+0x1b4>)
 8003702:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6a1b      	ldr	r3, [r3, #32]
 8003708:	4a23      	ldr	r2, [pc, #140]	; (8003798 <HAL_ADC_Start_DMA+0x1b8>)
 800370a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f06f 0202 	mvn.w	r2, #2
 8003714:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	689a      	ldr	r2, [r3, #8]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003724:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6a18      	ldr	r0, [r3, #32]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	334c      	adds	r3, #76	; 0x4c
 8003730:	4619      	mov	r1, r3
 8003732:	68ba      	ldr	r2, [r7, #8]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	f000 fbab 	bl	8003e90 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003744:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003748:	d108      	bne.n	800375c <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	689a      	ldr	r2, [r3, #8]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003758:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800375a:	e00f      	b.n	800377c <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	689a      	ldr	r2, [r3, #8]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800376a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800376c:	e006      	b.n	800377c <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003776:	e001      	b.n	800377c <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800377c:	7dfb      	ldrb	r3, [r7, #23]
}
 800377e:	4618      	mov	r0, r3
 8003780:	3718      	adds	r7, #24
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	40012400 	.word	0x40012400
 800378c:	40012800 	.word	0x40012800
 8003790:	08003add 	.word	0x08003add
 8003794:	08003b59 	.word	0x08003b59
 8003798:	08003b75 	.word	0x08003b75

0800379c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bc80      	pop	{r7}
 80037ac:	4770      	bx	lr

080037ae <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80037ae:	b480      	push	{r7}
 80037b0:	b083      	sub	sp, #12
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80037b6:	bf00      	nop
 80037b8:	370c      	adds	r7, #12
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bc80      	pop	{r7}
 80037be:	4770      	bx	lr

080037c0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr
	...

080037d4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037de:	2300      	movs	r3, #0
 80037e0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80037e2:	2300      	movs	r3, #0
 80037e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d101      	bne.n	80037f4 <HAL_ADC_ConfigChannel+0x20>
 80037f0:	2302      	movs	r3, #2
 80037f2:	e0dc      	b.n	80039ae <HAL_ADC_ConfigChannel+0x1da>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	2b06      	cmp	r3, #6
 8003802:	d81c      	bhi.n	800383e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	4613      	mov	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4413      	add	r3, r2
 8003814:	3b05      	subs	r3, #5
 8003816:	221f      	movs	r2, #31
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	43db      	mvns	r3, r3
 800381e:	4019      	ands	r1, r3
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	6818      	ldr	r0, [r3, #0]
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685a      	ldr	r2, [r3, #4]
 8003828:	4613      	mov	r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	4413      	add	r3, r2
 800382e:	3b05      	subs	r3, #5
 8003830:	fa00 f203 	lsl.w	r2, r0, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	430a      	orrs	r2, r1
 800383a:	635a      	str	r2, [r3, #52]	; 0x34
 800383c:	e03c      	b.n	80038b8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	2b0c      	cmp	r3, #12
 8003844:	d81c      	bhi.n	8003880 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685a      	ldr	r2, [r3, #4]
 8003850:	4613      	mov	r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	4413      	add	r3, r2
 8003856:	3b23      	subs	r3, #35	; 0x23
 8003858:	221f      	movs	r2, #31
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	43db      	mvns	r3, r3
 8003860:	4019      	ands	r1, r3
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	6818      	ldr	r0, [r3, #0]
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	685a      	ldr	r2, [r3, #4]
 800386a:	4613      	mov	r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	4413      	add	r3, r2
 8003870:	3b23      	subs	r3, #35	; 0x23
 8003872:	fa00 f203 	lsl.w	r2, r0, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	430a      	orrs	r2, r1
 800387c:	631a      	str	r2, [r3, #48]	; 0x30
 800387e:	e01b      	b.n	80038b8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	4613      	mov	r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	4413      	add	r3, r2
 8003890:	3b41      	subs	r3, #65	; 0x41
 8003892:	221f      	movs	r2, #31
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	43db      	mvns	r3, r3
 800389a:	4019      	ands	r1, r3
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	6818      	ldr	r0, [r3, #0]
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685a      	ldr	r2, [r3, #4]
 80038a4:	4613      	mov	r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	4413      	add	r3, r2
 80038aa:	3b41      	subs	r3, #65	; 0x41
 80038ac:	fa00 f203 	lsl.w	r2, r0, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2b09      	cmp	r3, #9
 80038be:	d91c      	bls.n	80038fa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	68d9      	ldr	r1, [r3, #12]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	4613      	mov	r3, r2
 80038cc:	005b      	lsls	r3, r3, #1
 80038ce:	4413      	add	r3, r2
 80038d0:	3b1e      	subs	r3, #30
 80038d2:	2207      	movs	r2, #7
 80038d4:	fa02 f303 	lsl.w	r3, r2, r3
 80038d8:	43db      	mvns	r3, r3
 80038da:	4019      	ands	r1, r3
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	6898      	ldr	r0, [r3, #8]
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	4613      	mov	r3, r2
 80038e6:	005b      	lsls	r3, r3, #1
 80038e8:	4413      	add	r3, r2
 80038ea:	3b1e      	subs	r3, #30
 80038ec:	fa00 f203 	lsl.w	r2, r0, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	430a      	orrs	r2, r1
 80038f6:	60da      	str	r2, [r3, #12]
 80038f8:	e019      	b.n	800392e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	6919      	ldr	r1, [r3, #16]
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	4613      	mov	r3, r2
 8003906:	005b      	lsls	r3, r3, #1
 8003908:	4413      	add	r3, r2
 800390a:	2207      	movs	r2, #7
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	43db      	mvns	r3, r3
 8003912:	4019      	ands	r1, r3
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	6898      	ldr	r0, [r3, #8]
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	4613      	mov	r3, r2
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	4413      	add	r3, r2
 8003922:	fa00 f203 	lsl.w	r2, r0, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	430a      	orrs	r2, r1
 800392c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	2b10      	cmp	r3, #16
 8003934:	d003      	beq.n	800393e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800393a:	2b11      	cmp	r3, #17
 800393c:	d132      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a1d      	ldr	r2, [pc, #116]	; (80039b8 <HAL_ADC_ConfigChannel+0x1e4>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d125      	bne.n	8003994 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d126      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	689a      	ldr	r2, [r3, #8]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003964:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	2b10      	cmp	r3, #16
 800396c:	d11a      	bne.n	80039a4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800396e:	4b13      	ldr	r3, [pc, #76]	; (80039bc <HAL_ADC_ConfigChannel+0x1e8>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a13      	ldr	r2, [pc, #76]	; (80039c0 <HAL_ADC_ConfigChannel+0x1ec>)
 8003974:	fba2 2303 	umull	r2, r3, r2, r3
 8003978:	0c9a      	lsrs	r2, r3, #18
 800397a:	4613      	mov	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	4413      	add	r3, r2
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003984:	e002      	b.n	800398c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	3b01      	subs	r3, #1
 800398a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1f9      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x1b2>
 8003992:	e007      	b.n	80039a4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003998:	f043 0220 	orr.w	r2, r3, #32
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3714      	adds	r7, #20
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bc80      	pop	{r7}
 80039b6:	4770      	bx	lr
 80039b8:	40012400 	.word	0x40012400
 80039bc:	20000020 	.word	0x20000020
 80039c0:	431bde83 	.word	0x431bde83

080039c4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d039      	beq.n	8003a56 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689a      	ldr	r2, [r3, #8]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f042 0201 	orr.w	r2, r2, #1
 80039f0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80039f2:	4b1b      	ldr	r3, [pc, #108]	; (8003a60 <ADC_Enable+0x9c>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a1b      	ldr	r2, [pc, #108]	; (8003a64 <ADC_Enable+0xa0>)
 80039f8:	fba2 2303 	umull	r2, r3, r2, r3
 80039fc:	0c9b      	lsrs	r3, r3, #18
 80039fe:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003a00:	e002      	b.n	8003a08 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	3b01      	subs	r3, #1
 8003a06:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d1f9      	bne.n	8003a02 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a0e:	f7ff fcd7 	bl	80033c0 <HAL_GetTick>
 8003a12:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003a14:	e018      	b.n	8003a48 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a16:	f7ff fcd3 	bl	80033c0 <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d911      	bls.n	8003a48 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a28:	f043 0210 	orr.w	r2, r3, #16
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a34:	f043 0201 	orr.w	r2, r3, #1
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e007      	b.n	8003a58 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d1df      	bne.n	8003a16 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	20000020 	.word	0x20000020
 8003a64:	431bde83 	.word	0x431bde83

08003a68 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d127      	bne.n	8003ad2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f022 0201 	bic.w	r2, r2, #1
 8003a90:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a92:	f7ff fc95 	bl	80033c0 <HAL_GetTick>
 8003a96:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003a98:	e014      	b.n	8003ac4 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a9a:	f7ff fc91 	bl	80033c0 <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d90d      	bls.n	8003ac4 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aac:	f043 0210 	orr.w	r2, r3, #16
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab8:	f043 0201 	orr.w	r2, r3, #1
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e007      	b.n	8003ad4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d0e3      	beq.n	8003a9a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3710      	adds	r7, #16
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aee:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d127      	bne.n	8003b46 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003b0c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003b10:	d115      	bne.n	8003b3e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d111      	bne.n	8003b3e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b2a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d105      	bne.n	8003b3e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b36:	f043 0201 	orr.w	r2, r3, #1
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f7ff fe2c 	bl	800379c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003b44:	e004      	b.n	8003b50 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	4798      	blx	r3
}
 8003b50:	bf00      	nop
 8003b52:	3710      	adds	r7, #16
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}

08003b58 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b64:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f7ff fe21 	bl	80037ae <HAL_ADC_ConvHalfCpltCallback>
}
 8003b6c:	bf00      	nop
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b084      	sub	sp, #16
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b80:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b86:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b92:	f043 0204 	orr.w	r2, r3, #4
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8003b9a:	68f8      	ldr	r0, [r7, #12]
 8003b9c:	f7ff fe10 	bl	80037c0 <HAL_ADC_ErrorCallback>
}
 8003ba0:	bf00      	nop
 8003ba2:	3710      	adds	r7, #16
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <__NVIC_SetPriorityGrouping>:
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f003 0307 	and.w	r3, r3, #7
 8003bb6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bb8:	4b0c      	ldr	r3, [pc, #48]	; (8003bec <__NVIC_SetPriorityGrouping+0x44>)
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bbe:	68ba      	ldr	r2, [r7, #8]
 8003bc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003bd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bda:	4a04      	ldr	r2, [pc, #16]	; (8003bec <__NVIC_SetPriorityGrouping+0x44>)
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	60d3      	str	r3, [r2, #12]
}
 8003be0:	bf00      	nop
 8003be2:	3714      	adds	r7, #20
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bc80      	pop	{r7}
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	e000ed00 	.word	0xe000ed00

08003bf0 <__NVIC_GetPriorityGrouping>:
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bf4:	4b04      	ldr	r3, [pc, #16]	; (8003c08 <__NVIC_GetPriorityGrouping+0x18>)
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	0a1b      	lsrs	r3, r3, #8
 8003bfa:	f003 0307 	and.w	r3, r3, #7
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr
 8003c06:	bf00      	nop
 8003c08:	e000ed00 	.word	0xe000ed00

08003c0c <__NVIC_EnableIRQ>:
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	4603      	mov	r3, r0
 8003c14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	db0b      	blt.n	8003c36 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c1e:	79fb      	ldrb	r3, [r7, #7]
 8003c20:	f003 021f 	and.w	r2, r3, #31
 8003c24:	4906      	ldr	r1, [pc, #24]	; (8003c40 <__NVIC_EnableIRQ+0x34>)
 8003c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c2a:	095b      	lsrs	r3, r3, #5
 8003c2c:	2001      	movs	r0, #1
 8003c2e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bc80      	pop	{r7}
 8003c3e:	4770      	bx	lr
 8003c40:	e000e100 	.word	0xe000e100

08003c44 <__NVIC_SetPriority>:
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	6039      	str	r1, [r7, #0]
 8003c4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	db0a      	blt.n	8003c6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	b2da      	uxtb	r2, r3
 8003c5c:	490c      	ldr	r1, [pc, #48]	; (8003c90 <__NVIC_SetPriority+0x4c>)
 8003c5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c62:	0112      	lsls	r2, r2, #4
 8003c64:	b2d2      	uxtb	r2, r2
 8003c66:	440b      	add	r3, r1
 8003c68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003c6c:	e00a      	b.n	8003c84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	b2da      	uxtb	r2, r3
 8003c72:	4908      	ldr	r1, [pc, #32]	; (8003c94 <__NVIC_SetPriority+0x50>)
 8003c74:	79fb      	ldrb	r3, [r7, #7]
 8003c76:	f003 030f 	and.w	r3, r3, #15
 8003c7a:	3b04      	subs	r3, #4
 8003c7c:	0112      	lsls	r2, r2, #4
 8003c7e:	b2d2      	uxtb	r2, r2
 8003c80:	440b      	add	r3, r1
 8003c82:	761a      	strb	r2, [r3, #24]
}
 8003c84:	bf00      	nop
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bc80      	pop	{r7}
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	e000e100 	.word	0xe000e100
 8003c94:	e000ed00 	.word	0xe000ed00

08003c98 <NVIC_EncodePriority>:
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b089      	sub	sp, #36	; 0x24
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f003 0307 	and.w	r3, r3, #7
 8003caa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	f1c3 0307 	rsb	r3, r3, #7
 8003cb2:	2b04      	cmp	r3, #4
 8003cb4:	bf28      	it	cs
 8003cb6:	2304      	movcs	r3, #4
 8003cb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	3304      	adds	r3, #4
 8003cbe:	2b06      	cmp	r3, #6
 8003cc0:	d902      	bls.n	8003cc8 <NVIC_EncodePriority+0x30>
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	3b03      	subs	r3, #3
 8003cc6:	e000      	b.n	8003cca <NVIC_EncodePriority+0x32>
 8003cc8:	2300      	movs	r3, #0
 8003cca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8003cd0:	69bb      	ldr	r3, [r7, #24]
 8003cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd6:	43da      	mvns	r2, r3
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	401a      	ands	r2, r3
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cea:	43d9      	mvns	r1, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cf0:	4313      	orrs	r3, r2
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3724      	adds	r7, #36	; 0x24
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr

08003cfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	3b01      	subs	r3, #1
 8003d08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d0c:	d301      	bcc.n	8003d12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e00f      	b.n	8003d32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d12:	4a0a      	ldr	r2, [pc, #40]	; (8003d3c <SysTick_Config+0x40>)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	3b01      	subs	r3, #1
 8003d18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d1a:	210f      	movs	r1, #15
 8003d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003d20:	f7ff ff90 	bl	8003c44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d24:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <SysTick_Config+0x40>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d2a:	4b04      	ldr	r3, [pc, #16]	; (8003d3c <SysTick_Config+0x40>)
 8003d2c:	2207      	movs	r2, #7
 8003d2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d30:	2300      	movs	r3, #0
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	e000e010 	.word	0xe000e010

08003d40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f7ff ff2d 	bl	8003ba8 <__NVIC_SetPriorityGrouping>
}
 8003d4e:	bf00      	nop
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b086      	sub	sp, #24
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	60b9      	str	r1, [r7, #8]
 8003d60:	607a      	str	r2, [r7, #4]
 8003d62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d64:	2300      	movs	r3, #0
 8003d66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d68:	f7ff ff42 	bl	8003bf0 <__NVIC_GetPriorityGrouping>
 8003d6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	68b9      	ldr	r1, [r7, #8]
 8003d72:	6978      	ldr	r0, [r7, #20]
 8003d74:	f7ff ff90 	bl	8003c98 <NVIC_EncodePriority>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d7e:	4611      	mov	r1, r2
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7ff ff5f 	bl	8003c44 <__NVIC_SetPriority>
}
 8003d86:	bf00      	nop
 8003d88:	3718      	adds	r7, #24
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b082      	sub	sp, #8
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	4603      	mov	r3, r0
 8003d96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7ff ff35 	bl	8003c0c <__NVIC_EnableIRQ>
}
 8003da2:	bf00      	nop
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b082      	sub	sp, #8
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f7ff ffa2 	bl	8003cfc <SysTick_Config>
 8003db8:	4603      	mov	r3, r0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3708      	adds	r7, #8
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003dc6:	f000 f802 	bl	8003dce <HAL_SYSTICK_Callback>
}
 8003dca:	bf00      	nop
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003dd2:	bf00      	nop
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bc80      	pop	{r7}
 8003dd8:	4770      	bx	lr
	...

08003ddc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003de4:	2300      	movs	r3, #0
 8003de6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d101      	bne.n	8003df2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e043      	b.n	8003e7a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	461a      	mov	r2, r3
 8003df8:	4b22      	ldr	r3, [pc, #136]	; (8003e84 <HAL_DMA_Init+0xa8>)
 8003dfa:	4413      	add	r3, r2
 8003dfc:	4a22      	ldr	r2, [pc, #136]	; (8003e88 <HAL_DMA_Init+0xac>)
 8003dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003e02:	091b      	lsrs	r3, r3, #4
 8003e04:	009a      	lsls	r2, r3, #2
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a1f      	ldr	r2, [pc, #124]	; (8003e8c <HAL_DMA_Init+0xb0>)
 8003e0e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2202      	movs	r2, #2
 8003e14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003e26:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003e2a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003e34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	69db      	ldr	r3, [r3, #28]
 8003e52:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bc80      	pop	{r7}
 8003e82:	4770      	bx	lr
 8003e84:	bffdfff8 	.word	0xbffdfff8
 8003e88:	cccccccd 	.word	0xcccccccd
 8003e8c:	40020000 	.word	0x40020000

08003e90 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
 8003e9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d101      	bne.n	8003eb0 <HAL_DMA_Start_IT+0x20>
 8003eac:	2302      	movs	r3, #2
 8003eae:	e04a      	b.n	8003f46 <HAL_DMA_Start_IT+0xb6>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d13a      	bne.n	8003f38 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2202      	movs	r2, #2
 8003ec6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f022 0201 	bic.w	r2, r2, #1
 8003ede:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	687a      	ldr	r2, [r7, #4]
 8003ee4:	68b9      	ldr	r1, [r7, #8]
 8003ee6:	68f8      	ldr	r0, [r7, #12]
 8003ee8:	f000 f9ae 	bl	8004248 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d008      	beq.n	8003f06 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681a      	ldr	r2, [r3, #0]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f042 020e 	orr.w	r2, r2, #14
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	e00f      	b.n	8003f26 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0204 	bic.w	r2, r2, #4
 8003f14:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f042 020a 	orr.w	r2, r2, #10
 8003f24:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f042 0201 	orr.w	r2, r2, #1
 8003f34:	601a      	str	r2, [r3, #0]
 8003f36:	e005      	b.n	8003f44 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003f40:	2302      	movs	r3, #2
 8003f42:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003f44:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3718      	adds	r7, #24
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
	...

08003f50 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d005      	beq.n	8003f72 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2204      	movs	r2, #4
 8003f6a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	73fb      	strb	r3, [r7, #15]
 8003f70:	e051      	b.n	8004016 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f022 020e 	bic.w	r2, r2, #14
 8003f80:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681a      	ldr	r2, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f022 0201 	bic.w	r2, r2, #1
 8003f90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a22      	ldr	r2, [pc, #136]	; (8004020 <HAL_DMA_Abort_IT+0xd0>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d029      	beq.n	8003ff0 <HAL_DMA_Abort_IT+0xa0>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a20      	ldr	r2, [pc, #128]	; (8004024 <HAL_DMA_Abort_IT+0xd4>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d022      	beq.n	8003fec <HAL_DMA_Abort_IT+0x9c>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a1f      	ldr	r2, [pc, #124]	; (8004028 <HAL_DMA_Abort_IT+0xd8>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d01a      	beq.n	8003fe6 <HAL_DMA_Abort_IT+0x96>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a1d      	ldr	r2, [pc, #116]	; (800402c <HAL_DMA_Abort_IT+0xdc>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d012      	beq.n	8003fe0 <HAL_DMA_Abort_IT+0x90>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a1c      	ldr	r2, [pc, #112]	; (8004030 <HAL_DMA_Abort_IT+0xe0>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d00a      	beq.n	8003fda <HAL_DMA_Abort_IT+0x8a>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a1a      	ldr	r2, [pc, #104]	; (8004034 <HAL_DMA_Abort_IT+0xe4>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d102      	bne.n	8003fd4 <HAL_DMA_Abort_IT+0x84>
 8003fce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003fd2:	e00e      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003fd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fd8:	e00b      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003fda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fde:	e008      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003fe0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003fe4:	e005      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003fe6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fea:	e002      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003fec:	2310      	movs	r3, #16
 8003fee:	e000      	b.n	8003ff2 <HAL_DMA_Abort_IT+0xa2>
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	4a11      	ldr	r2, [pc, #68]	; (8004038 <HAL_DMA_Abort_IT+0xe8>)
 8003ff4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800400a:	2b00      	cmp	r3, #0
 800400c:	d003      	beq.n	8004016 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	4798      	blx	r3
    } 
  }
  return status;
 8004016:	7bfb      	ldrb	r3, [r7, #15]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40020008 	.word	0x40020008
 8004024:	4002001c 	.word	0x4002001c
 8004028:	40020030 	.word	0x40020030
 800402c:	40020044 	.word	0x40020044
 8004030:	40020058 	.word	0x40020058
 8004034:	4002006c 	.word	0x4002006c
 8004038:	40020000 	.word	0x40020000

0800403c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004058:	2204      	movs	r2, #4
 800405a:	409a      	lsls	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	4013      	ands	r3, r2
 8004060:	2b00      	cmp	r3, #0
 8004062:	d04f      	beq.n	8004104 <HAL_DMA_IRQHandler+0xc8>
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	f003 0304 	and.w	r3, r3, #4
 800406a:	2b00      	cmp	r3, #0
 800406c:	d04a      	beq.n	8004104 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0320 	and.w	r3, r3, #32
 8004078:	2b00      	cmp	r3, #0
 800407a:	d107      	bne.n	800408c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0204 	bic.w	r2, r2, #4
 800408a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a66      	ldr	r2, [pc, #408]	; (800422c <HAL_DMA_IRQHandler+0x1f0>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d029      	beq.n	80040ea <HAL_DMA_IRQHandler+0xae>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a65      	ldr	r2, [pc, #404]	; (8004230 <HAL_DMA_IRQHandler+0x1f4>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d022      	beq.n	80040e6 <HAL_DMA_IRQHandler+0xaa>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a63      	ldr	r2, [pc, #396]	; (8004234 <HAL_DMA_IRQHandler+0x1f8>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d01a      	beq.n	80040e0 <HAL_DMA_IRQHandler+0xa4>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a62      	ldr	r2, [pc, #392]	; (8004238 <HAL_DMA_IRQHandler+0x1fc>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d012      	beq.n	80040da <HAL_DMA_IRQHandler+0x9e>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a60      	ldr	r2, [pc, #384]	; (800423c <HAL_DMA_IRQHandler+0x200>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d00a      	beq.n	80040d4 <HAL_DMA_IRQHandler+0x98>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a5f      	ldr	r2, [pc, #380]	; (8004240 <HAL_DMA_IRQHandler+0x204>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d102      	bne.n	80040ce <HAL_DMA_IRQHandler+0x92>
 80040c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80040cc:	e00e      	b.n	80040ec <HAL_DMA_IRQHandler+0xb0>
 80040ce:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80040d2:	e00b      	b.n	80040ec <HAL_DMA_IRQHandler+0xb0>
 80040d4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80040d8:	e008      	b.n	80040ec <HAL_DMA_IRQHandler+0xb0>
 80040da:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80040de:	e005      	b.n	80040ec <HAL_DMA_IRQHandler+0xb0>
 80040e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040e4:	e002      	b.n	80040ec <HAL_DMA_IRQHandler+0xb0>
 80040e6:	2340      	movs	r3, #64	; 0x40
 80040e8:	e000      	b.n	80040ec <HAL_DMA_IRQHandler+0xb0>
 80040ea:	2304      	movs	r3, #4
 80040ec:	4a55      	ldr	r2, [pc, #340]	; (8004244 <HAL_DMA_IRQHandler+0x208>)
 80040ee:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f000 8094 	beq.w	8004222 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004102:	e08e      	b.n	8004222 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004108:	2202      	movs	r2, #2
 800410a:	409a      	lsls	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	4013      	ands	r3, r2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d056      	beq.n	80041c2 <HAL_DMA_IRQHandler+0x186>
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	f003 0302 	and.w	r3, r3, #2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d051      	beq.n	80041c2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0320 	and.w	r3, r3, #32
 8004128:	2b00      	cmp	r3, #0
 800412a:	d10b      	bne.n	8004144 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 020a 	bic.w	r2, r2, #10
 800413a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a38      	ldr	r2, [pc, #224]	; (800422c <HAL_DMA_IRQHandler+0x1f0>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d029      	beq.n	80041a2 <HAL_DMA_IRQHandler+0x166>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a37      	ldr	r2, [pc, #220]	; (8004230 <HAL_DMA_IRQHandler+0x1f4>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d022      	beq.n	800419e <HAL_DMA_IRQHandler+0x162>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a35      	ldr	r2, [pc, #212]	; (8004234 <HAL_DMA_IRQHandler+0x1f8>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d01a      	beq.n	8004198 <HAL_DMA_IRQHandler+0x15c>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a34      	ldr	r2, [pc, #208]	; (8004238 <HAL_DMA_IRQHandler+0x1fc>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d012      	beq.n	8004192 <HAL_DMA_IRQHandler+0x156>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a32      	ldr	r2, [pc, #200]	; (800423c <HAL_DMA_IRQHandler+0x200>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d00a      	beq.n	800418c <HAL_DMA_IRQHandler+0x150>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a31      	ldr	r2, [pc, #196]	; (8004240 <HAL_DMA_IRQHandler+0x204>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d102      	bne.n	8004186 <HAL_DMA_IRQHandler+0x14a>
 8004180:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004184:	e00e      	b.n	80041a4 <HAL_DMA_IRQHandler+0x168>
 8004186:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800418a:	e00b      	b.n	80041a4 <HAL_DMA_IRQHandler+0x168>
 800418c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004190:	e008      	b.n	80041a4 <HAL_DMA_IRQHandler+0x168>
 8004192:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004196:	e005      	b.n	80041a4 <HAL_DMA_IRQHandler+0x168>
 8004198:	f44f 7300 	mov.w	r3, #512	; 0x200
 800419c:	e002      	b.n	80041a4 <HAL_DMA_IRQHandler+0x168>
 800419e:	2320      	movs	r3, #32
 80041a0:	e000      	b.n	80041a4 <HAL_DMA_IRQHandler+0x168>
 80041a2:	2302      	movs	r3, #2
 80041a4:	4a27      	ldr	r2, [pc, #156]	; (8004244 <HAL_DMA_IRQHandler+0x208>)
 80041a6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d034      	beq.n	8004222 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80041c0:	e02f      	b.n	8004222 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c6:	2208      	movs	r2, #8
 80041c8:	409a      	lsls	r2, r3
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	4013      	ands	r3, r2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d028      	beq.n	8004224 <HAL_DMA_IRQHandler+0x1e8>
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	f003 0308 	and.w	r3, r3, #8
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d023      	beq.n	8004224 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 020e 	bic.w	r2, r2, #14
 80041ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041f4:	2101      	movs	r1, #1
 80041f6:	fa01 f202 	lsl.w	r2, r1, r2
 80041fa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004216:	2b00      	cmp	r3, #0
 8004218:	d004      	beq.n	8004224 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	4798      	blx	r3
    }
  }
  return;
 8004222:	bf00      	nop
 8004224:	bf00      	nop
}
 8004226:	3710      	adds	r7, #16
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	40020008 	.word	0x40020008
 8004230:	4002001c 	.word	0x4002001c
 8004234:	40020030 	.word	0x40020030
 8004238:	40020044 	.word	0x40020044
 800423c:	40020058 	.word	0x40020058
 8004240:	4002006c 	.word	0x4002006c
 8004244:	40020000 	.word	0x40020000

08004248 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004248:	b480      	push	{r7}
 800424a:	b085      	sub	sp, #20
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
 8004254:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800425e:	2101      	movs	r1, #1
 8004260:	fa01 f202 	lsl.w	r2, r1, r2
 8004264:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b10      	cmp	r3, #16
 8004274:	d108      	bne.n	8004288 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004286:	e007      	b.n	8004298 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	60da      	str	r2, [r3, #12]
}
 8004298:	bf00      	nop
 800429a:	3714      	adds	r7, #20
 800429c:	46bd      	mov	sp, r7
 800429e:	bc80      	pop	{r7}
 80042a0:	4770      	bx	lr
	...

080042a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b08b      	sub	sp, #44	; 0x2c
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042ae:	2300      	movs	r3, #0
 80042b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80042b2:	2300      	movs	r3, #0
 80042b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042b6:	e169      	b.n	800458c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80042b8:	2201      	movs	r2, #1
 80042ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042bc:	fa02 f303 	lsl.w	r3, r2, r3
 80042c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	69fa      	ldr	r2, [r7, #28]
 80042c8:	4013      	ands	r3, r2
 80042ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	f040 8158 	bne.w	8004586 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	4a9a      	ldr	r2, [pc, #616]	; (8004544 <HAL_GPIO_Init+0x2a0>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d05e      	beq.n	800439e <HAL_GPIO_Init+0xfa>
 80042e0:	4a98      	ldr	r2, [pc, #608]	; (8004544 <HAL_GPIO_Init+0x2a0>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d875      	bhi.n	80043d2 <HAL_GPIO_Init+0x12e>
 80042e6:	4a98      	ldr	r2, [pc, #608]	; (8004548 <HAL_GPIO_Init+0x2a4>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d058      	beq.n	800439e <HAL_GPIO_Init+0xfa>
 80042ec:	4a96      	ldr	r2, [pc, #600]	; (8004548 <HAL_GPIO_Init+0x2a4>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d86f      	bhi.n	80043d2 <HAL_GPIO_Init+0x12e>
 80042f2:	4a96      	ldr	r2, [pc, #600]	; (800454c <HAL_GPIO_Init+0x2a8>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d052      	beq.n	800439e <HAL_GPIO_Init+0xfa>
 80042f8:	4a94      	ldr	r2, [pc, #592]	; (800454c <HAL_GPIO_Init+0x2a8>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d869      	bhi.n	80043d2 <HAL_GPIO_Init+0x12e>
 80042fe:	4a94      	ldr	r2, [pc, #592]	; (8004550 <HAL_GPIO_Init+0x2ac>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d04c      	beq.n	800439e <HAL_GPIO_Init+0xfa>
 8004304:	4a92      	ldr	r2, [pc, #584]	; (8004550 <HAL_GPIO_Init+0x2ac>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d863      	bhi.n	80043d2 <HAL_GPIO_Init+0x12e>
 800430a:	4a92      	ldr	r2, [pc, #584]	; (8004554 <HAL_GPIO_Init+0x2b0>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d046      	beq.n	800439e <HAL_GPIO_Init+0xfa>
 8004310:	4a90      	ldr	r2, [pc, #576]	; (8004554 <HAL_GPIO_Init+0x2b0>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d85d      	bhi.n	80043d2 <HAL_GPIO_Init+0x12e>
 8004316:	2b12      	cmp	r3, #18
 8004318:	d82a      	bhi.n	8004370 <HAL_GPIO_Init+0xcc>
 800431a:	2b12      	cmp	r3, #18
 800431c:	d859      	bhi.n	80043d2 <HAL_GPIO_Init+0x12e>
 800431e:	a201      	add	r2, pc, #4	; (adr r2, 8004324 <HAL_GPIO_Init+0x80>)
 8004320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004324:	0800439f 	.word	0x0800439f
 8004328:	08004379 	.word	0x08004379
 800432c:	0800438b 	.word	0x0800438b
 8004330:	080043cd 	.word	0x080043cd
 8004334:	080043d3 	.word	0x080043d3
 8004338:	080043d3 	.word	0x080043d3
 800433c:	080043d3 	.word	0x080043d3
 8004340:	080043d3 	.word	0x080043d3
 8004344:	080043d3 	.word	0x080043d3
 8004348:	080043d3 	.word	0x080043d3
 800434c:	080043d3 	.word	0x080043d3
 8004350:	080043d3 	.word	0x080043d3
 8004354:	080043d3 	.word	0x080043d3
 8004358:	080043d3 	.word	0x080043d3
 800435c:	080043d3 	.word	0x080043d3
 8004360:	080043d3 	.word	0x080043d3
 8004364:	080043d3 	.word	0x080043d3
 8004368:	08004381 	.word	0x08004381
 800436c:	08004395 	.word	0x08004395
 8004370:	4a79      	ldr	r2, [pc, #484]	; (8004558 <HAL_GPIO_Init+0x2b4>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d013      	beq.n	800439e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004376:	e02c      	b.n	80043d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	623b      	str	r3, [r7, #32]
          break;
 800437e:	e029      	b.n	80043d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	3304      	adds	r3, #4
 8004386:	623b      	str	r3, [r7, #32]
          break;
 8004388:	e024      	b.n	80043d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	3308      	adds	r3, #8
 8004390:	623b      	str	r3, [r7, #32]
          break;
 8004392:	e01f      	b.n	80043d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	330c      	adds	r3, #12
 800439a:	623b      	str	r3, [r7, #32]
          break;
 800439c:	e01a      	b.n	80043d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d102      	bne.n	80043ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80043a6:	2304      	movs	r3, #4
 80043a8:	623b      	str	r3, [r7, #32]
          break;
 80043aa:	e013      	b.n	80043d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d105      	bne.n	80043c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80043b4:	2308      	movs	r3, #8
 80043b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	69fa      	ldr	r2, [r7, #28]
 80043bc:	611a      	str	r2, [r3, #16]
          break;
 80043be:	e009      	b.n	80043d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80043c0:	2308      	movs	r3, #8
 80043c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	69fa      	ldr	r2, [r7, #28]
 80043c8:	615a      	str	r2, [r3, #20]
          break;
 80043ca:	e003      	b.n	80043d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80043cc:	2300      	movs	r3, #0
 80043ce:	623b      	str	r3, [r7, #32]
          break;
 80043d0:	e000      	b.n	80043d4 <HAL_GPIO_Init+0x130>
          break;
 80043d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	2bff      	cmp	r3, #255	; 0xff
 80043d8:	d801      	bhi.n	80043de <HAL_GPIO_Init+0x13a>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	e001      	b.n	80043e2 <HAL_GPIO_Init+0x13e>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	3304      	adds	r3, #4
 80043e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80043e4:	69bb      	ldr	r3, [r7, #24]
 80043e6:	2bff      	cmp	r3, #255	; 0xff
 80043e8:	d802      	bhi.n	80043f0 <HAL_GPIO_Init+0x14c>
 80043ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	e002      	b.n	80043f6 <HAL_GPIO_Init+0x152>
 80043f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f2:	3b08      	subs	r3, #8
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	210f      	movs	r1, #15
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	fa01 f303 	lsl.w	r3, r1, r3
 8004404:	43db      	mvns	r3, r3
 8004406:	401a      	ands	r2, r3
 8004408:	6a39      	ldr	r1, [r7, #32]
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	fa01 f303 	lsl.w	r3, r1, r3
 8004410:	431a      	orrs	r2, r3
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800441e:	2b00      	cmp	r3, #0
 8004420:	f000 80b1 	beq.w	8004586 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004424:	4b4d      	ldr	r3, [pc, #308]	; (800455c <HAL_GPIO_Init+0x2b8>)
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	4a4c      	ldr	r2, [pc, #304]	; (800455c <HAL_GPIO_Init+0x2b8>)
 800442a:	f043 0301 	orr.w	r3, r3, #1
 800442e:	6193      	str	r3, [r2, #24]
 8004430:	4b4a      	ldr	r3, [pc, #296]	; (800455c <HAL_GPIO_Init+0x2b8>)
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	60bb      	str	r3, [r7, #8]
 800443a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800443c:	4a48      	ldr	r2, [pc, #288]	; (8004560 <HAL_GPIO_Init+0x2bc>)
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	089b      	lsrs	r3, r3, #2
 8004442:	3302      	adds	r3, #2
 8004444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004448:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800444a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444c:	f003 0303 	and.w	r3, r3, #3
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	220f      	movs	r2, #15
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	43db      	mvns	r3, r3
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	4013      	ands	r3, r2
 800445e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a40      	ldr	r2, [pc, #256]	; (8004564 <HAL_GPIO_Init+0x2c0>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d013      	beq.n	8004490 <HAL_GPIO_Init+0x1ec>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	4a3f      	ldr	r2, [pc, #252]	; (8004568 <HAL_GPIO_Init+0x2c4>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d00d      	beq.n	800448c <HAL_GPIO_Init+0x1e8>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a3e      	ldr	r2, [pc, #248]	; (800456c <HAL_GPIO_Init+0x2c8>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d007      	beq.n	8004488 <HAL_GPIO_Init+0x1e4>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a3d      	ldr	r2, [pc, #244]	; (8004570 <HAL_GPIO_Init+0x2cc>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d101      	bne.n	8004484 <HAL_GPIO_Init+0x1e0>
 8004480:	2303      	movs	r3, #3
 8004482:	e006      	b.n	8004492 <HAL_GPIO_Init+0x1ee>
 8004484:	2304      	movs	r3, #4
 8004486:	e004      	b.n	8004492 <HAL_GPIO_Init+0x1ee>
 8004488:	2302      	movs	r3, #2
 800448a:	e002      	b.n	8004492 <HAL_GPIO_Init+0x1ee>
 800448c:	2301      	movs	r3, #1
 800448e:	e000      	b.n	8004492 <HAL_GPIO_Init+0x1ee>
 8004490:	2300      	movs	r3, #0
 8004492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004494:	f002 0203 	and.w	r2, r2, #3
 8004498:	0092      	lsls	r2, r2, #2
 800449a:	4093      	lsls	r3, r2
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	4313      	orrs	r3, r2
 80044a0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80044a2:	492f      	ldr	r1, [pc, #188]	; (8004560 <HAL_GPIO_Init+0x2bc>)
 80044a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a6:	089b      	lsrs	r3, r3, #2
 80044a8:	3302      	adds	r3, #2
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d006      	beq.n	80044ca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80044bc:	4b2d      	ldr	r3, [pc, #180]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	492c      	ldr	r1, [pc, #176]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 80044c2:	69bb      	ldr	r3, [r7, #24]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	600b      	str	r3, [r1, #0]
 80044c8:	e006      	b.n	80044d8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80044ca:	4b2a      	ldr	r3, [pc, #168]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	43db      	mvns	r3, r3
 80044d2:	4928      	ldr	r1, [pc, #160]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 80044d4:	4013      	ands	r3, r2
 80044d6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d006      	beq.n	80044f2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80044e4:	4b23      	ldr	r3, [pc, #140]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 80044e6:	685a      	ldr	r2, [r3, #4]
 80044e8:	4922      	ldr	r1, [pc, #136]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	4313      	orrs	r3, r2
 80044ee:	604b      	str	r3, [r1, #4]
 80044f0:	e006      	b.n	8004500 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80044f2:	4b20      	ldr	r3, [pc, #128]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 80044f4:	685a      	ldr	r2, [r3, #4]
 80044f6:	69bb      	ldr	r3, [r7, #24]
 80044f8:	43db      	mvns	r3, r3
 80044fa:	491e      	ldr	r1, [pc, #120]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 80044fc:	4013      	ands	r3, r2
 80044fe:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d006      	beq.n	800451a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800450c:	4b19      	ldr	r3, [pc, #100]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 800450e:	689a      	ldr	r2, [r3, #8]
 8004510:	4918      	ldr	r1, [pc, #96]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	4313      	orrs	r3, r2
 8004516:	608b      	str	r3, [r1, #8]
 8004518:	e006      	b.n	8004528 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800451a:	4b16      	ldr	r3, [pc, #88]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 800451c:	689a      	ldr	r2, [r3, #8]
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	43db      	mvns	r3, r3
 8004522:	4914      	ldr	r1, [pc, #80]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 8004524:	4013      	ands	r3, r2
 8004526:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d021      	beq.n	8004578 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004534:	4b0f      	ldr	r3, [pc, #60]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 8004536:	68da      	ldr	r2, [r3, #12]
 8004538:	490e      	ldr	r1, [pc, #56]	; (8004574 <HAL_GPIO_Init+0x2d0>)
 800453a:	69bb      	ldr	r3, [r7, #24]
 800453c:	4313      	orrs	r3, r2
 800453e:	60cb      	str	r3, [r1, #12]
 8004540:	e021      	b.n	8004586 <HAL_GPIO_Init+0x2e2>
 8004542:	bf00      	nop
 8004544:	10320000 	.word	0x10320000
 8004548:	10310000 	.word	0x10310000
 800454c:	10220000 	.word	0x10220000
 8004550:	10210000 	.word	0x10210000
 8004554:	10120000 	.word	0x10120000
 8004558:	10110000 	.word	0x10110000
 800455c:	40021000 	.word	0x40021000
 8004560:	40010000 	.word	0x40010000
 8004564:	40010800 	.word	0x40010800
 8004568:	40010c00 	.word	0x40010c00
 800456c:	40011000 	.word	0x40011000
 8004570:	40011400 	.word	0x40011400
 8004574:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004578:	4b0b      	ldr	r3, [pc, #44]	; (80045a8 <HAL_GPIO_Init+0x304>)
 800457a:	68da      	ldr	r2, [r3, #12]
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	43db      	mvns	r3, r3
 8004580:	4909      	ldr	r1, [pc, #36]	; (80045a8 <HAL_GPIO_Init+0x304>)
 8004582:	4013      	ands	r3, r2
 8004584:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004588:	3301      	adds	r3, #1
 800458a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004592:	fa22 f303 	lsr.w	r3, r2, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	f47f ae8e 	bne.w	80042b8 <HAL_GPIO_Init+0x14>
  }
}
 800459c:	bf00      	nop
 800459e:	bf00      	nop
 80045a0:	372c      	adds	r7, #44	; 0x2c
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bc80      	pop	{r7}
 80045a6:	4770      	bx	lr
 80045a8:	40010400 	.word	0x40010400

080045ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b085      	sub	sp, #20
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	460b      	mov	r3, r1
 80045b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	689a      	ldr	r2, [r3, #8]
 80045bc:	887b      	ldrh	r3, [r7, #2]
 80045be:	4013      	ands	r3, r2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d002      	beq.n	80045ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80045c4:	2301      	movs	r3, #1
 80045c6:	73fb      	strb	r3, [r7, #15]
 80045c8:	e001      	b.n	80045ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80045ca:	2300      	movs	r3, #0
 80045cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80045ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3714      	adds	r7, #20
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bc80      	pop	{r7}
 80045d8:	4770      	bx	lr

080045da <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80045da:	b480      	push	{r7}
 80045dc:	b083      	sub	sp, #12
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
 80045e2:	460b      	mov	r3, r1
 80045e4:	807b      	strh	r3, [r7, #2]
 80045e6:	4613      	mov	r3, r2
 80045e8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045ea:	787b      	ldrb	r3, [r7, #1]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d003      	beq.n	80045f8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80045f0:	887a      	ldrh	r2, [r7, #2]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80045f6:	e003      	b.n	8004600 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80045f8:	887b      	ldrh	r3, [r7, #2]
 80045fa:	041a      	lsls	r2, r3, #16
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	611a      	str	r2, [r3, #16]
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	bc80      	pop	{r7}
 8004608:	4770      	bx	lr

0800460a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800460a:	b480      	push	{r7}
 800460c:	b083      	sub	sp, #12
 800460e:	af00      	add	r7, sp, #0
 8004610:	6078      	str	r0, [r7, #4]
 8004612:	460b      	mov	r3, r1
 8004614:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	68da      	ldr	r2, [r3, #12]
 800461a:	887b      	ldrh	r3, [r7, #2]
 800461c:	4013      	ands	r3, r2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004622:	887a      	ldrh	r2, [r7, #2]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8004628:	e002      	b.n	8004630 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800462a:	887a      	ldrh	r2, [r7, #2]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	611a      	str	r2, [r3, #16]
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	bc80      	pop	{r7}
 8004638:	4770      	bx	lr

0800463a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b082      	sub	sp, #8
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4618      	mov	r0, r3
 8004648:	f003 fc11 	bl	8007e6e <USB_ReadInterrupts>
 800464c:	4603      	mov	r3, r0
 800464e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004652:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004656:	d102      	bne.n	800465e <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f000 fa9d 	bl	8004b98 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4618      	mov	r0, r3
 8004664:	f003 fc03 	bl	8007e6e <USB_ReadInterrupts>
 8004668:	4603      	mov	r3, r0
 800466a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800466e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004672:	d112      	bne.n	800469a <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800467c:	b29a      	uxth	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004686:	b292      	uxth	r2, r2
 8004688:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f003 fcfc 	bl	800808a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004692:	2100      	movs	r1, #0
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f000 f8de 	bl	8004856 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4618      	mov	r0, r3
 80046a0:	f003 fbe5 	bl	8007e6e <USB_ReadInterrupts>
 80046a4:	4603      	mov	r3, r0
 80046a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80046aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046ae:	d10b      	bne.n	80046c8 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80046b8:	b29a      	uxth	r2, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80046c2:	b292      	uxth	r2, r2
 80046c4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4618      	mov	r0, r3
 80046ce:	f003 fbce 	bl	8007e6e <USB_ReadInterrupts>
 80046d2:	4603      	mov	r3, r0
 80046d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046dc:	d10b      	bne.n	80046f6 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046f0:	b292      	uxth	r2, r2
 80046f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4618      	mov	r0, r3
 80046fc:	f003 fbb7 	bl	8007e6e <USB_ReadInterrupts>
 8004700:	4603      	mov	r3, r0
 8004702:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004706:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800470a:	d126      	bne.n	800475a <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004714:	b29a      	uxth	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f022 0204 	bic.w	r2, r2, #4
 800471e:	b292      	uxth	r2, r2
 8004720:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800472c:	b29a      	uxth	r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 0208 	bic.w	r2, r2, #8
 8004736:	b292      	uxth	r2, r2
 8004738:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f003 fcdf 	bl	8008100 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800474a:	b29a      	uxth	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004754:	b292      	uxth	r2, r2
 8004756:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4618      	mov	r0, r3
 8004760:	f003 fb85 	bl	8007e6e <USB_ReadInterrupts>
 8004764:	4603      	mov	r3, r0
 8004766:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800476a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800476e:	d13d      	bne.n	80047ec <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004778:	b29a      	uxth	r2, r3
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f042 0208 	orr.w	r2, r2, #8
 8004782:	b292      	uxth	r2, r2
 8004784:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004790:	b29a      	uxth	r2, r3
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800479a:	b292      	uxth	r2, r2
 800479c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80047a8:	b29a      	uxth	r2, r3
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f042 0204 	orr.w	r2, r2, #4
 80047b2:	b292      	uxth	r2, r2
 80047b4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4618      	mov	r0, r3
 80047be:	f003 fb56 	bl	8007e6e <USB_ReadInterrupts>
 80047c2:	4603      	mov	r3, r0
 80047c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047cc:	d10b      	bne.n	80047e6 <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80047e0:	b292      	uxth	r2, r2
 80047e2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f003 fc70 	bl	80080cc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4618      	mov	r0, r3
 80047f2:	f003 fb3c 	bl	8007e6e <USB_ReadInterrupts>
 80047f6:	4603      	mov	r3, r0
 80047f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004800:	d10e      	bne.n	8004820 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800480a:	b29a      	uxth	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004814:	b292      	uxth	r2, r2
 8004816:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f003 fc27 	bl	800806e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4618      	mov	r0, r3
 8004826:	f003 fb22 	bl	8007e6e <USB_ReadInterrupts>
 800482a:	4603      	mov	r3, r0
 800482c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004830:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004834:	d10b      	bne.n	800484e <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800483e:	b29a      	uxth	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004848:	b292      	uxth	r2, r2
 800484a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800484e:	bf00      	nop
 8004850:	3708      	adds	r7, #8
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004856:	b580      	push	{r7, lr}
 8004858:	b082      	sub	sp, #8
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
 800485e:	460b      	mov	r3, r1
 8004860:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004868:	2b01      	cmp	r3, #1
 800486a:	d101      	bne.n	8004870 <HAL_PCD_SetAddress+0x1a>
 800486c:	2302      	movs	r3, #2
 800486e:	e013      	b.n	8004898 <HAL_PCD_SetAddress+0x42>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	78fa      	ldrb	r2, [r7, #3]
 800487c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	78fa      	ldrb	r2, [r7, #3]
 8004886:	4611      	mov	r1, r2
 8004888:	4618      	mov	r0, r3
 800488a:	f003 fadd 	bl	8007e48 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3708      	adds	r7, #8
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}

080048a0 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	4608      	mov	r0, r1
 80048aa:	4611      	mov	r1, r2
 80048ac:	461a      	mov	r2, r3
 80048ae:	4603      	mov	r3, r0
 80048b0:	70fb      	strb	r3, [r7, #3]
 80048b2:	460b      	mov	r3, r1
 80048b4:	803b      	strh	r3, [r7, #0]
 80048b6:	4613      	mov	r3, r2
 80048b8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80048ba:	2300      	movs	r3, #0
 80048bc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80048be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	da0b      	bge.n	80048de <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048c6:	78fb      	ldrb	r3, [r7, #3]
 80048c8:	f003 0307 	and.w	r3, r3, #7
 80048cc:	015b      	lsls	r3, r3, #5
 80048ce:	3328      	adds	r3, #40	; 0x28
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	4413      	add	r3, r2
 80048d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2201      	movs	r2, #1
 80048da:	705a      	strb	r2, [r3, #1]
 80048dc:	e00b      	b.n	80048f6 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048de:	78fb      	ldrb	r3, [r7, #3]
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	015b      	lsls	r3, r3, #5
 80048e6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	4413      	add	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2200      	movs	r2, #0
 80048f4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80048f6:	78fb      	ldrb	r3, [r7, #3]
 80048f8:	f003 0307 	and.w	r3, r3, #7
 80048fc:	b2da      	uxtb	r2, r3
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004902:	883a      	ldrh	r2, [r7, #0]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	78ba      	ldrb	r2, [r7, #2]
 800490c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	785b      	ldrb	r3, [r3, #1]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d004      	beq.n	8004920 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	b29a      	uxth	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004920:	78bb      	ldrb	r3, [r7, #2]
 8004922:	2b02      	cmp	r3, #2
 8004924:	d102      	bne.n	800492c <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004932:	2b01      	cmp	r3, #1
 8004934:	d101      	bne.n	800493a <HAL_PCD_EP_Open+0x9a>
 8004936:	2302      	movs	r3, #2
 8004938:	e00e      	b.n	8004958 <HAL_PCD_EP_Open+0xb8>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2201      	movs	r2, #1
 800493e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68f9      	ldr	r1, [r7, #12]
 8004948:	4618      	mov	r0, r3
 800494a:	f002 fc01 	bl	8007150 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8004956:	7afb      	ldrb	r3, [r7, #11]
}
 8004958:	4618      	mov	r0, r3
 800495a:	3710      	adds	r7, #16
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b086      	sub	sp, #24
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	607a      	str	r2, [r7, #4]
 800496a:	603b      	str	r3, [r7, #0]
 800496c:	460b      	mov	r3, r1
 800496e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004970:	7afb      	ldrb	r3, [r7, #11]
 8004972:	f003 0307 	and.w	r3, r3, #7
 8004976:	015b      	lsls	r3, r3, #5
 8004978:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	4413      	add	r3, r2
 8004980:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	687a      	ldr	r2, [r7, #4]
 8004986:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	683a      	ldr	r2, [r7, #0]
 800498c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	2200      	movs	r2, #0
 8004992:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	2200      	movs	r2, #0
 8004998:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800499a:	7afb      	ldrb	r3, [r7, #11]
 800499c:	f003 0307 	and.w	r3, r3, #7
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80049a6:	7afb      	ldrb	r3, [r7, #11]
 80049a8:	f003 0307 	and.w	r3, r3, #7
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d106      	bne.n	80049be <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	6979      	ldr	r1, [r7, #20]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f002 feb8 	bl	800772c <USB_EPStartXfer>
 80049bc:	e005      	b.n	80049ca <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	6979      	ldr	r1, [r7, #20]
 80049c4:	4618      	mov	r0, r3
 80049c6:	f002 feb1 	bl	800772c <USB_EPStartXfer>
  }

  return HAL_OK;
 80049ca:	2300      	movs	r3, #0
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3718      	adds	r7, #24
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b086      	sub	sp, #24
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	607a      	str	r2, [r7, #4]
 80049de:	603b      	str	r3, [r7, #0]
 80049e0:	460b      	mov	r3, r1
 80049e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049e4:	7afb      	ldrb	r3, [r7, #11]
 80049e6:	f003 0307 	and.w	r3, r3, #7
 80049ea:	015b      	lsls	r3, r3, #5
 80049ec:	3328      	adds	r3, #40	; 0x28
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	4413      	add	r3, r2
 80049f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	2200      	movs	r2, #0
 8004a04:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a0c:	7afb      	ldrb	r3, [r7, #11]
 8004a0e:	f003 0307 	and.w	r3, r3, #7
 8004a12:	b2da      	uxtb	r2, r3
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a18:	7afb      	ldrb	r3, [r7, #11]
 8004a1a:	f003 0307 	and.w	r3, r3, #7
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d106      	bne.n	8004a30 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	6979      	ldr	r1, [r7, #20]
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f002 fe7f 	bl	800772c <USB_EPStartXfer>
 8004a2e:	e005      	b.n	8004a3c <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	6979      	ldr	r1, [r7, #20]
 8004a36:	4618      	mov	r0, r3
 8004a38:	f002 fe78 	bl	800772c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3718      	adds	r7, #24
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}

08004a46 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b084      	sub	sp, #16
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
 8004a4e:	460b      	mov	r3, r1
 8004a50:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004a52:	78fb      	ldrb	r3, [r7, #3]
 8004a54:	f003 0207 	and.w	r2, r3, #7
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d901      	bls.n	8004a64 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e046      	b.n	8004af2 <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004a64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	da0b      	bge.n	8004a84 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a6c:	78fb      	ldrb	r3, [r7, #3]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	015b      	lsls	r3, r3, #5
 8004a74:	3328      	adds	r3, #40	; 0x28
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	4413      	add	r3, r2
 8004a7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2201      	movs	r2, #1
 8004a80:	705a      	strb	r2, [r3, #1]
 8004a82:	e009      	b.n	8004a98 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004a84:	78fb      	ldrb	r3, [r7, #3]
 8004a86:	015b      	lsls	r3, r3, #5
 8004a88:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	4413      	add	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a9e:	78fb      	ldrb	r3, [r7, #3]
 8004aa0:	f003 0307 	and.w	r3, r3, #7
 8004aa4:	b2da      	uxtb	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d101      	bne.n	8004ab8 <HAL_PCD_EP_SetStall+0x72>
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	e01c      	b.n	8004af2 <HAL_PCD_EP_SetStall+0xac>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68f9      	ldr	r1, [r7, #12]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f003 f8e8 	bl	8007c9c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004acc:	78fb      	ldrb	r3, [r7, #3]
 8004ace:	f003 0307 	and.w	r3, r3, #7
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d108      	bne.n	8004ae8 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	4610      	mov	r0, r2
 8004ae4:	f003 f9d2 	bl	8007e8c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3710      	adds	r7, #16
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}

08004afa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004afa:	b580      	push	{r7, lr}
 8004afc:	b084      	sub	sp, #16
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
 8004b02:	460b      	mov	r3, r1
 8004b04:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004b06:	78fb      	ldrb	r3, [r7, #3]
 8004b08:	f003 020f 	and.w	r2, r3, #15
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d901      	bls.n	8004b18 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e03a      	b.n	8004b8e <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	da0b      	bge.n	8004b38 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b20:	78fb      	ldrb	r3, [r7, #3]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	015b      	lsls	r3, r3, #5
 8004b28:	3328      	adds	r3, #40	; 0x28
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	4413      	add	r3, r2
 8004b2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2201      	movs	r2, #1
 8004b34:	705a      	strb	r2, [r3, #1]
 8004b36:	e00b      	b.n	8004b50 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b38:	78fb      	ldrb	r3, [r7, #3]
 8004b3a:	f003 0307 	and.w	r3, r3, #7
 8004b3e:	015b      	lsls	r3, r3, #5
 8004b40:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	4413      	add	r3, r2
 8004b48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b56:	78fb      	ldrb	r3, [r7, #3]
 8004b58:	f003 0307 	and.w	r3, r3, #7
 8004b5c:	b2da      	uxtb	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d101      	bne.n	8004b70 <HAL_PCD_EP_ClrStall+0x76>
 8004b6c:	2302      	movs	r3, #2
 8004b6e:	e00e      	b.n	8004b8e <HAL_PCD_EP_ClrStall+0x94>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68f9      	ldr	r1, [r7, #12]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f003 f8ce 	bl	8007d20 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
	...

08004b98 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004b98:	b590      	push	{r4, r7, lr}
 8004b9a:	b089      	sub	sp, #36	; 0x24
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004ba0:	e282      	b.n	80050a8 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004baa:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004bac:	8afb      	ldrh	r3, [r7, #22]
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	f003 030f 	and.w	r3, r3, #15
 8004bb4:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8004bb6:	7d7b      	ldrb	r3, [r7, #21]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	f040 8142 	bne.w	8004e42 <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004bbe:	8afb      	ldrh	r3, [r7, #22]
 8004bc0:	f003 0310 	and.w	r3, r3, #16
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d151      	bne.n	8004c6c <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	881b      	ldrh	r3, [r3, #0]
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004bd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bd8:	b29c      	uxth	r4, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8004be2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	3328      	adds	r3, #40	; 0x28
 8004bee:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004bf8:	b29b      	uxth	r3, r3
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	00db      	lsls	r3, r3, #3
 8004c02:	4413      	add	r3, r2
 8004c04:	3302      	adds	r3, #2
 8004c06:	005b      	lsls	r3, r3, #1
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	6812      	ldr	r2, [r2, #0]
 8004c0c:	4413      	add	r3, r2
 8004c0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c12:	881b      	ldrh	r3, [r3, #0]
 8004c14:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	695a      	ldr	r2, [r3, #20]
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	69db      	ldr	r3, [r3, #28]
 8004c24:	441a      	add	r2, r3
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004c2a:	2100      	movs	r1, #0
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f003 fa07 	bl	8008040 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 8234 	beq.w	80050a8 <PCD_EP_ISR_Handler+0x510>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	f040 822f 	bne.w	80050a8 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004c56:	b2da      	uxtb	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	b292      	uxth	r2, r2
 8004c5e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004c6a:	e21d      	b.n	80050a8 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004c72:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	881b      	ldrh	r3, [r3, #0]
 8004c7a:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004c7c:	8a7b      	ldrh	r3, [r7, #18]
 8004c7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d033      	beq.n	8004cee <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	461a      	mov	r2, r3
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	00db      	lsls	r3, r3, #3
 8004c98:	4413      	add	r3, r2
 8004c9a:	3306      	adds	r3, #6
 8004c9c:	005b      	lsls	r3, r3, #1
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	6812      	ldr	r2, [r2, #0]
 8004ca2:	4413      	add	r3, r2
 8004ca4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ca8:	881b      	ldrh	r3, [r3, #0]
 8004caa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6818      	ldr	r0, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	f003 f931 	bl	8007f2c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	881b      	ldrh	r3, [r3, #0]
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	b29c      	uxth	r4, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004ce2:	b292      	uxth	r2, r2
 8004ce4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f003 f980 	bl	8007fec <HAL_PCD_SetupStageCallback>
 8004cec:	e1dc      	b.n	80050a8 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004cee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	f280 81d8 	bge.w	80050a8 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	881b      	ldrh	r3, [r3, #0]
 8004cfe:	b29a      	uxth	r2, r3
 8004d00:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004d04:	4013      	ands	r3, r2
 8004d06:	b29c      	uxth	r4, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004d10:	b292      	uxth	r2, r2
 8004d12:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	461a      	mov	r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	00db      	lsls	r3, r3, #3
 8004d26:	4413      	add	r3, r2
 8004d28:	3306      	adds	r3, #6
 8004d2a:	005b      	lsls	r3, r3, #1
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	6812      	ldr	r2, [r2, #0]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d36:	881b      	ldrh	r3, [r3, #0]
 8004d38:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	69db      	ldr	r3, [r3, #28]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d019      	beq.n	8004d7c <PCD_EP_ISR_Handler+0x1e4>
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d015      	beq.n	8004d7c <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6818      	ldr	r0, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6959      	ldr	r1, [r3, #20]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	f003 f8e3 	bl	8007f2c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	695a      	ldr	r2, [r3, #20]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	69db      	ldr	r3, [r3, #28]
 8004d6e:	441a      	add	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004d74:	2100      	movs	r1, #0
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f003 f94a 	bl	8008010 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	461c      	mov	r4, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	441c      	add	r4, r3
 8004d8e:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 8004d92:	461c      	mov	r4, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d10e      	bne.n	8004dba <PCD_EP_ISR_Handler+0x222>
 8004d9c:	8823      	ldrh	r3, [r4, #0]
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	8023      	strh	r3, [r4, #0]
 8004da8:	8823      	ldrh	r3, [r4, #0]
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004db0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	8023      	strh	r3, [r4, #0]
 8004db8:	e02d      	b.n	8004e16 <PCD_EP_ISR_Handler+0x27e>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	2b3e      	cmp	r3, #62	; 0x3e
 8004dc0:	d812      	bhi.n	8004de8 <PCD_EP_ISR_Handler+0x250>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	085b      	lsrs	r3, r3, #1
 8004dc8:	61bb      	str	r3, [r7, #24]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d002      	beq.n	8004ddc <PCD_EP_ISR_Handler+0x244>
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	3301      	adds	r3, #1
 8004dda:	61bb      	str	r3, [r7, #24]
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	029b      	lsls	r3, r3, #10
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	8023      	strh	r3, [r4, #0]
 8004de6:	e016      	b.n	8004e16 <PCD_EP_ISR_Handler+0x27e>
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	691b      	ldr	r3, [r3, #16]
 8004dec:	095b      	lsrs	r3, r3, #5
 8004dee:	61bb      	str	r3, [r7, #24]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	691b      	ldr	r3, [r3, #16]
 8004df4:	f003 031f 	and.w	r3, r3, #31
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d102      	bne.n	8004e02 <PCD_EP_ISR_Handler+0x26a>
 8004dfc:	69bb      	ldr	r3, [r7, #24]
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	61bb      	str	r3, [r7, #24]
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	029b      	lsls	r3, r3, #10
 8004e08:	b29b      	uxth	r3, r3
 8004e0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	881b      	ldrh	r3, [r3, #0]
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e26:	b29c      	uxth	r4, r3
 8004e28:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004e2c:	b29c      	uxth	r4, r3
 8004e2e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004e32:	b29c      	uxth	r4, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	4ba2      	ldr	r3, [pc, #648]	; (80050c4 <PCD_EP_ISR_Handler+0x52c>)
 8004e3a:	4323      	orrs	r3, r4
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	8013      	strh	r3, [r2, #0]
 8004e40:	e132      	b.n	80050a8 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	461a      	mov	r2, r3
 8004e48:	7d7b      	ldrb	r3, [r7, #21]
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	4413      	add	r3, r2
 8004e4e:	881b      	ldrh	r3, [r3, #0]
 8004e50:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004e52:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f280 80d1 	bge.w	8004ffe <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	461a      	mov	r2, r3
 8004e62:	7d7b      	ldrb	r3, [r7, #21]
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	4413      	add	r3, r2
 8004e68:	881b      	ldrh	r3, [r3, #0]
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004e70:	4013      	ands	r3, r2
 8004e72:	b29c      	uxth	r4, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	461a      	mov	r2, r3
 8004e7a:	7d7b      	ldrb	r3, [r7, #21]
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4413      	add	r3, r2
 8004e80:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004e84:	b292      	uxth	r2, r2
 8004e86:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004e88:	7d7b      	ldrb	r3, [r7, #21]
 8004e8a:	015b      	lsls	r3, r3, #5
 8004e8c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	4413      	add	r3, r2
 8004e94:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	7b1b      	ldrb	r3, [r3, #12]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d121      	bne.n	8004ee2 <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	4413      	add	r3, r2
 8004eb2:	3306      	adds	r3, #6
 8004eb4:	005b      	lsls	r3, r3, #1
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	6812      	ldr	r2, [r2, #0]
 8004eba:	4413      	add	r3, r2
 8004ebc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ec0:	881b      	ldrh	r3, [r3, #0]
 8004ec2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ec6:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8004ec8:	8bfb      	ldrh	r3, [r7, #30]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d072      	beq.n	8004fb4 <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6818      	ldr	r0, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6959      	ldr	r1, [r3, #20]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	88da      	ldrh	r2, [r3, #6]
 8004eda:	8bfb      	ldrh	r3, [r7, #30]
 8004edc:	f003 f826 	bl	8007f2c <USB_ReadPMA>
 8004ee0:	e068      	b.n	8004fb4 <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	781b      	ldrb	r3, [r3, #0]
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	4413      	add	r3, r2
 8004ef0:	881b      	ldrh	r3, [r3, #0]
 8004ef2:	b29b      	uxth	r3, r3
 8004ef4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d021      	beq.n	8004f40 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	461a      	mov	r2, r3
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	00db      	lsls	r3, r3, #3
 8004f0e:	4413      	add	r3, r2
 8004f10:	3302      	adds	r3, #2
 8004f12:	005b      	lsls	r3, r3, #1
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	6812      	ldr	r2, [r2, #0]
 8004f18:	4413      	add	r3, r2
 8004f1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f1e:	881b      	ldrh	r3, [r3, #0]
 8004f20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f24:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004f26:	8bfb      	ldrh	r3, [r7, #30]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d02a      	beq.n	8004f82 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6818      	ldr	r0, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6959      	ldr	r1, [r3, #20]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	891a      	ldrh	r2, [r3, #8]
 8004f38:	8bfb      	ldrh	r3, [r7, #30]
 8004f3a:	f002 fff7 	bl	8007f2c <USB_ReadPMA>
 8004f3e:	e020      	b.n	8004f82 <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	461a      	mov	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	00db      	lsls	r3, r3, #3
 8004f52:	4413      	add	r3, r2
 8004f54:	3306      	adds	r3, #6
 8004f56:	005b      	lsls	r3, r3, #1
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	6812      	ldr	r2, [r2, #0]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f62:	881b      	ldrh	r3, [r3, #0]
 8004f64:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004f68:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004f6a:	8bfb      	ldrh	r3, [r7, #30]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d008      	beq.n	8004f82 <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6818      	ldr	r0, [r3, #0]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6959      	ldr	r1, [r3, #20]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	895a      	ldrh	r2, [r3, #10]
 8004f7c:	8bfb      	ldrh	r3, [r7, #30]
 8004f7e:	f002 ffd5 	bl	8007f2c <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	461a      	mov	r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	4413      	add	r3, r2
 8004f90:	881b      	ldrh	r3, [r3, #0]
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f9c:	b29c      	uxth	r4, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	441a      	add	r2, r3
 8004fac:	4b46      	ldr	r3, [pc, #280]	; (80050c8 <PCD_EP_ISR_Handler+0x530>)
 8004fae:	4323      	orrs	r3, r4
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	69da      	ldr	r2, [r3, #28]
 8004fb8:	8bfb      	ldrh	r3, [r7, #30]
 8004fba:	441a      	add	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	695a      	ldr	r2, [r3, #20]
 8004fc4:	8bfb      	ldrh	r3, [r7, #30]
 8004fc6:	441a      	add	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	699b      	ldr	r3, [r3, #24]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d004      	beq.n	8004fde <PCD_EP_ISR_Handler+0x446>
 8004fd4:	8bfa      	ldrh	r2, [r7, #30]
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d206      	bcs.n	8004fec <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f003 f813 	bl	8008010 <HAL_PCD_DataOutStageCallback>
 8004fea:	e008      	b.n	8004ffe <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	7819      	ldrb	r1, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	695a      	ldr	r2, [r3, #20]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	699b      	ldr	r3, [r3, #24]
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f7ff fcb1 	bl	8004960 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004ffe:	8a7b      	ldrh	r3, [r7, #18]
 8005000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005004:	2b00      	cmp	r3, #0
 8005006:	d04f      	beq.n	80050a8 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8005008:	7d7b      	ldrb	r3, [r7, #21]
 800500a:	015b      	lsls	r3, r3, #5
 800500c:	3328      	adds	r3, #40	; 0x28
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	4413      	add	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	461a      	mov	r2, r3
 800501a:	7d7b      	ldrb	r3, [r7, #21]
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	4413      	add	r3, r2
 8005020:	881b      	ldrh	r3, [r3, #0]
 8005022:	b29b      	uxth	r3, r3
 8005024:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005028:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800502c:	b29c      	uxth	r4, r3
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	461a      	mov	r2, r3
 8005034:	7d7b      	ldrb	r3, [r7, #21]
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	441a      	add	r2, r3
 800503a:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800503e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005042:	b29b      	uxth	r3, r3
 8005044:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800504e:	b29b      	uxth	r3, r3
 8005050:	461a      	mov	r2, r3
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	00db      	lsls	r3, r3, #3
 8005058:	4413      	add	r3, r2
 800505a:	3302      	adds	r3, #2
 800505c:	005b      	lsls	r3, r3, #1
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	6812      	ldr	r2, [r2, #0]
 8005062:	4413      	add	r3, r2
 8005064:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005068:	881b      	ldrh	r3, [r3, #0]
 800506a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	695a      	ldr	r2, [r3, #20]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	69db      	ldr	r3, [r3, #28]
 800507a:	441a      	add	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	699b      	ldr	r3, [r3, #24]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d106      	bne.n	8005096 <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	781b      	ldrb	r3, [r3, #0]
 800508c:	4619      	mov	r1, r3
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f002 ffd6 	bl	8008040 <HAL_PCD_DataInStageCallback>
 8005094:	e008      	b.n	80050a8 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	7819      	ldrb	r1, [r3, #0]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	695a      	ldr	r2, [r3, #20]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	699b      	ldr	r3, [r3, #24]
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7ff fc96 	bl	80049d4 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	b21b      	sxth	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f6ff ad74 	blt.w	8004ba2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 80050ba:	2300      	movs	r3, #0
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3724      	adds	r7, #36	; 0x24
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd90      	pop	{r4, r7, pc}
 80050c4:	ffff8080 	.word	0xffff8080
 80050c8:	ffff80c0 	.word	0xffff80c0

080050cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b086      	sub	sp, #24
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e26c      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	f000 8087 	beq.w	80051fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80050ec:	4b92      	ldr	r3, [pc, #584]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f003 030c 	and.w	r3, r3, #12
 80050f4:	2b04      	cmp	r3, #4
 80050f6:	d00c      	beq.n	8005112 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80050f8:	4b8f      	ldr	r3, [pc, #572]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f003 030c 	and.w	r3, r3, #12
 8005100:	2b08      	cmp	r3, #8
 8005102:	d112      	bne.n	800512a <HAL_RCC_OscConfig+0x5e>
 8005104:	4b8c      	ldr	r3, [pc, #560]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800510c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005110:	d10b      	bne.n	800512a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005112:	4b89      	ldr	r3, [pc, #548]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d06c      	beq.n	80051f8 <HAL_RCC_OscConfig+0x12c>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d168      	bne.n	80051f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e246      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005132:	d106      	bne.n	8005142 <HAL_RCC_OscConfig+0x76>
 8005134:	4b80      	ldr	r3, [pc, #512]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a7f      	ldr	r2, [pc, #508]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 800513a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800513e:	6013      	str	r3, [r2, #0]
 8005140:	e02e      	b.n	80051a0 <HAL_RCC_OscConfig+0xd4>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d10c      	bne.n	8005164 <HAL_RCC_OscConfig+0x98>
 800514a:	4b7b      	ldr	r3, [pc, #492]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a7a      	ldr	r2, [pc, #488]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005150:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005154:	6013      	str	r3, [r2, #0]
 8005156:	4b78      	ldr	r3, [pc, #480]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a77      	ldr	r2, [pc, #476]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 800515c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005160:	6013      	str	r3, [r2, #0]
 8005162:	e01d      	b.n	80051a0 <HAL_RCC_OscConfig+0xd4>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800516c:	d10c      	bne.n	8005188 <HAL_RCC_OscConfig+0xbc>
 800516e:	4b72      	ldr	r3, [pc, #456]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a71      	ldr	r2, [pc, #452]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	4b6f      	ldr	r3, [pc, #444]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a6e      	ldr	r2, [pc, #440]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005184:	6013      	str	r3, [r2, #0]
 8005186:	e00b      	b.n	80051a0 <HAL_RCC_OscConfig+0xd4>
 8005188:	4b6b      	ldr	r3, [pc, #428]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a6a      	ldr	r2, [pc, #424]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 800518e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005192:	6013      	str	r3, [r2, #0]
 8005194:	4b68      	ldr	r3, [pc, #416]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a67      	ldr	r2, [pc, #412]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 800519a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800519e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d013      	beq.n	80051d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a8:	f7fe f90a 	bl	80033c0 <HAL_GetTick>
 80051ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ae:	e008      	b.n	80051c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051b0:	f7fe f906 	bl	80033c0 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	2b64      	cmp	r3, #100	; 0x64
 80051bc:	d901      	bls.n	80051c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e1fa      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051c2:	4b5d      	ldr	r3, [pc, #372]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d0f0      	beq.n	80051b0 <HAL_RCC_OscConfig+0xe4>
 80051ce:	e014      	b.n	80051fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051d0:	f7fe f8f6 	bl	80033c0 <HAL_GetTick>
 80051d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051d6:	e008      	b.n	80051ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051d8:	f7fe f8f2 	bl	80033c0 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b64      	cmp	r3, #100	; 0x64
 80051e4:	d901      	bls.n	80051ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e1e6      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051ea:	4b53      	ldr	r3, [pc, #332]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d1f0      	bne.n	80051d8 <HAL_RCC_OscConfig+0x10c>
 80051f6:	e000      	b.n	80051fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 0302 	and.w	r3, r3, #2
 8005202:	2b00      	cmp	r3, #0
 8005204:	d063      	beq.n	80052ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005206:	4b4c      	ldr	r3, [pc, #304]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	f003 030c 	and.w	r3, r3, #12
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00b      	beq.n	800522a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005212:	4b49      	ldr	r3, [pc, #292]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	f003 030c 	and.w	r3, r3, #12
 800521a:	2b08      	cmp	r3, #8
 800521c:	d11c      	bne.n	8005258 <HAL_RCC_OscConfig+0x18c>
 800521e:	4b46      	ldr	r3, [pc, #280]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d116      	bne.n	8005258 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800522a:	4b43      	ldr	r3, [pc, #268]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	2b00      	cmp	r3, #0
 8005234:	d005      	beq.n	8005242 <HAL_RCC_OscConfig+0x176>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d001      	beq.n	8005242 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e1ba      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005242:	4b3d      	ldr	r3, [pc, #244]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	4939      	ldr	r1, [pc, #228]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005252:	4313      	orrs	r3, r2
 8005254:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005256:	e03a      	b.n	80052ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d020      	beq.n	80052a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005260:	4b36      	ldr	r3, [pc, #216]	; (800533c <HAL_RCC_OscConfig+0x270>)
 8005262:	2201      	movs	r2, #1
 8005264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005266:	f7fe f8ab 	bl	80033c0 <HAL_GetTick>
 800526a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800526c:	e008      	b.n	8005280 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800526e:	f7fe f8a7 	bl	80033c0 <HAL_GetTick>
 8005272:	4602      	mov	r2, r0
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	2b02      	cmp	r3, #2
 800527a:	d901      	bls.n	8005280 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	e19b      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005280:	4b2d      	ldr	r3, [pc, #180]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	2b00      	cmp	r3, #0
 800528a:	d0f0      	beq.n	800526e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800528c:	4b2a      	ldr	r3, [pc, #168]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	695b      	ldr	r3, [r3, #20]
 8005298:	00db      	lsls	r3, r3, #3
 800529a:	4927      	ldr	r1, [pc, #156]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 800529c:	4313      	orrs	r3, r2
 800529e:	600b      	str	r3, [r1, #0]
 80052a0:	e015      	b.n	80052ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052a2:	4b26      	ldr	r3, [pc, #152]	; (800533c <HAL_RCC_OscConfig+0x270>)
 80052a4:	2200      	movs	r2, #0
 80052a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052a8:	f7fe f88a 	bl	80033c0 <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ae:	e008      	b.n	80052c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052b0:	f7fe f886 	bl	80033c0 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e17a      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052c2:	4b1d      	ldr	r3, [pc, #116]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1f0      	bne.n	80052b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0308 	and.w	r3, r3, #8
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d03a      	beq.n	8005350 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	699b      	ldr	r3, [r3, #24]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d019      	beq.n	8005316 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052e2:	4b17      	ldr	r3, [pc, #92]	; (8005340 <HAL_RCC_OscConfig+0x274>)
 80052e4:	2201      	movs	r2, #1
 80052e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052e8:	f7fe f86a 	bl	80033c0 <HAL_GetTick>
 80052ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052ee:	e008      	b.n	8005302 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052f0:	f7fe f866 	bl	80033c0 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e15a      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005302:	4b0d      	ldr	r3, [pc, #52]	; (8005338 <HAL_RCC_OscConfig+0x26c>)
 8005304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d0f0      	beq.n	80052f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800530e:	2001      	movs	r0, #1
 8005310:	f000 fad8 	bl	80058c4 <RCC_Delay>
 8005314:	e01c      	b.n	8005350 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005316:	4b0a      	ldr	r3, [pc, #40]	; (8005340 <HAL_RCC_OscConfig+0x274>)
 8005318:	2200      	movs	r2, #0
 800531a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800531c:	f7fe f850 	bl	80033c0 <HAL_GetTick>
 8005320:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005322:	e00f      	b.n	8005344 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005324:	f7fe f84c 	bl	80033c0 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b02      	cmp	r3, #2
 8005330:	d908      	bls.n	8005344 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e140      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
 8005336:	bf00      	nop
 8005338:	40021000 	.word	0x40021000
 800533c:	42420000 	.word	0x42420000
 8005340:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005344:	4b9e      	ldr	r3, [pc, #632]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1e9      	bne.n	8005324 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0304 	and.w	r3, r3, #4
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 80a6 	beq.w	80054aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800535e:	2300      	movs	r3, #0
 8005360:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005362:	4b97      	ldr	r3, [pc, #604]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005364:	69db      	ldr	r3, [r3, #28]
 8005366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d10d      	bne.n	800538a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800536e:	4b94      	ldr	r3, [pc, #592]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005370:	69db      	ldr	r3, [r3, #28]
 8005372:	4a93      	ldr	r2, [pc, #588]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005378:	61d3      	str	r3, [r2, #28]
 800537a:	4b91      	ldr	r3, [pc, #580]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005382:	60bb      	str	r3, [r7, #8]
 8005384:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005386:	2301      	movs	r3, #1
 8005388:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800538a:	4b8e      	ldr	r3, [pc, #568]	; (80055c4 <HAL_RCC_OscConfig+0x4f8>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005392:	2b00      	cmp	r3, #0
 8005394:	d118      	bne.n	80053c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005396:	4b8b      	ldr	r3, [pc, #556]	; (80055c4 <HAL_RCC_OscConfig+0x4f8>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a8a      	ldr	r2, [pc, #552]	; (80055c4 <HAL_RCC_OscConfig+0x4f8>)
 800539c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053a2:	f7fe f80d 	bl	80033c0 <HAL_GetTick>
 80053a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053a8:	e008      	b.n	80053bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053aa:	f7fe f809 	bl	80033c0 <HAL_GetTick>
 80053ae:	4602      	mov	r2, r0
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	2b64      	cmp	r3, #100	; 0x64
 80053b6:	d901      	bls.n	80053bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e0fd      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053bc:	4b81      	ldr	r3, [pc, #516]	; (80055c4 <HAL_RCC_OscConfig+0x4f8>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d0f0      	beq.n	80053aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d106      	bne.n	80053de <HAL_RCC_OscConfig+0x312>
 80053d0:	4b7b      	ldr	r3, [pc, #492]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 80053d2:	6a1b      	ldr	r3, [r3, #32]
 80053d4:	4a7a      	ldr	r2, [pc, #488]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 80053d6:	f043 0301 	orr.w	r3, r3, #1
 80053da:	6213      	str	r3, [r2, #32]
 80053dc:	e02d      	b.n	800543a <HAL_RCC_OscConfig+0x36e>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d10c      	bne.n	8005400 <HAL_RCC_OscConfig+0x334>
 80053e6:	4b76      	ldr	r3, [pc, #472]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	4a75      	ldr	r2, [pc, #468]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 80053ec:	f023 0301 	bic.w	r3, r3, #1
 80053f0:	6213      	str	r3, [r2, #32]
 80053f2:	4b73      	ldr	r3, [pc, #460]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	4a72      	ldr	r2, [pc, #456]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 80053f8:	f023 0304 	bic.w	r3, r3, #4
 80053fc:	6213      	str	r3, [r2, #32]
 80053fe:	e01c      	b.n	800543a <HAL_RCC_OscConfig+0x36e>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	68db      	ldr	r3, [r3, #12]
 8005404:	2b05      	cmp	r3, #5
 8005406:	d10c      	bne.n	8005422 <HAL_RCC_OscConfig+0x356>
 8005408:	4b6d      	ldr	r3, [pc, #436]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 800540a:	6a1b      	ldr	r3, [r3, #32]
 800540c:	4a6c      	ldr	r2, [pc, #432]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 800540e:	f043 0304 	orr.w	r3, r3, #4
 8005412:	6213      	str	r3, [r2, #32]
 8005414:	4b6a      	ldr	r3, [pc, #424]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005416:	6a1b      	ldr	r3, [r3, #32]
 8005418:	4a69      	ldr	r2, [pc, #420]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 800541a:	f043 0301 	orr.w	r3, r3, #1
 800541e:	6213      	str	r3, [r2, #32]
 8005420:	e00b      	b.n	800543a <HAL_RCC_OscConfig+0x36e>
 8005422:	4b67      	ldr	r3, [pc, #412]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005424:	6a1b      	ldr	r3, [r3, #32]
 8005426:	4a66      	ldr	r2, [pc, #408]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005428:	f023 0301 	bic.w	r3, r3, #1
 800542c:	6213      	str	r3, [r2, #32]
 800542e:	4b64      	ldr	r3, [pc, #400]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005430:	6a1b      	ldr	r3, [r3, #32]
 8005432:	4a63      	ldr	r2, [pc, #396]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005434:	f023 0304 	bic.w	r3, r3, #4
 8005438:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d015      	beq.n	800546e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005442:	f7fd ffbd 	bl	80033c0 <HAL_GetTick>
 8005446:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005448:	e00a      	b.n	8005460 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800544a:	f7fd ffb9 	bl	80033c0 <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	f241 3288 	movw	r2, #5000	; 0x1388
 8005458:	4293      	cmp	r3, r2
 800545a:	d901      	bls.n	8005460 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e0ab      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005460:	4b57      	ldr	r3, [pc, #348]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005462:	6a1b      	ldr	r3, [r3, #32]
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d0ee      	beq.n	800544a <HAL_RCC_OscConfig+0x37e>
 800546c:	e014      	b.n	8005498 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800546e:	f7fd ffa7 	bl	80033c0 <HAL_GetTick>
 8005472:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005474:	e00a      	b.n	800548c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005476:	f7fd ffa3 	bl	80033c0 <HAL_GetTick>
 800547a:	4602      	mov	r2, r0
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	1ad3      	subs	r3, r2, r3
 8005480:	f241 3288 	movw	r2, #5000	; 0x1388
 8005484:	4293      	cmp	r3, r2
 8005486:	d901      	bls.n	800548c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005488:	2303      	movs	r3, #3
 800548a:	e095      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800548c:	4b4c      	ldr	r3, [pc, #304]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	f003 0302 	and.w	r3, r3, #2
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1ee      	bne.n	8005476 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005498:	7dfb      	ldrb	r3, [r7, #23]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d105      	bne.n	80054aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800549e:	4b48      	ldr	r3, [pc, #288]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 80054a0:	69db      	ldr	r3, [r3, #28]
 80054a2:	4a47      	ldr	r2, [pc, #284]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 80054a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	69db      	ldr	r3, [r3, #28]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	f000 8081 	beq.w	80055b6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80054b4:	4b42      	ldr	r3, [pc, #264]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	f003 030c 	and.w	r3, r3, #12
 80054bc:	2b08      	cmp	r3, #8
 80054be:	d061      	beq.n	8005584 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	69db      	ldr	r3, [r3, #28]
 80054c4:	2b02      	cmp	r3, #2
 80054c6:	d146      	bne.n	8005556 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054c8:	4b3f      	ldr	r3, [pc, #252]	; (80055c8 <HAL_RCC_OscConfig+0x4fc>)
 80054ca:	2200      	movs	r2, #0
 80054cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ce:	f7fd ff77 	bl	80033c0 <HAL_GetTick>
 80054d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054d4:	e008      	b.n	80054e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054d6:	f7fd ff73 	bl	80033c0 <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	d901      	bls.n	80054e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80054e4:	2303      	movs	r3, #3
 80054e6:	e067      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80054e8:	4b35      	ldr	r3, [pc, #212]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d1f0      	bne.n	80054d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a1b      	ldr	r3, [r3, #32]
 80054f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054fc:	d108      	bne.n	8005510 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80054fe:	4b30      	ldr	r3, [pc, #192]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	492d      	ldr	r1, [pc, #180]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 800550c:	4313      	orrs	r3, r2
 800550e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005510:	4b2b      	ldr	r3, [pc, #172]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a19      	ldr	r1, [r3, #32]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005520:	430b      	orrs	r3, r1
 8005522:	4927      	ldr	r1, [pc, #156]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005524:	4313      	orrs	r3, r2
 8005526:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005528:	4b27      	ldr	r3, [pc, #156]	; (80055c8 <HAL_RCC_OscConfig+0x4fc>)
 800552a:	2201      	movs	r2, #1
 800552c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800552e:	f7fd ff47 	bl	80033c0 <HAL_GetTick>
 8005532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005534:	e008      	b.n	8005548 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005536:	f7fd ff43 	bl	80033c0 <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b02      	cmp	r3, #2
 8005542:	d901      	bls.n	8005548 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e037      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005548:	4b1d      	ldr	r3, [pc, #116]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d0f0      	beq.n	8005536 <HAL_RCC_OscConfig+0x46a>
 8005554:	e02f      	b.n	80055b6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005556:	4b1c      	ldr	r3, [pc, #112]	; (80055c8 <HAL_RCC_OscConfig+0x4fc>)
 8005558:	2200      	movs	r2, #0
 800555a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800555c:	f7fd ff30 	bl	80033c0 <HAL_GetTick>
 8005560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005562:	e008      	b.n	8005576 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005564:	f7fd ff2c 	bl	80033c0 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b02      	cmp	r3, #2
 8005570:	d901      	bls.n	8005576 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e020      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005576:	4b12      	ldr	r3, [pc, #72]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800557e:	2b00      	cmp	r3, #0
 8005580:	d1f0      	bne.n	8005564 <HAL_RCC_OscConfig+0x498>
 8005582:	e018      	b.n	80055b6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	69db      	ldr	r3, [r3, #28]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d101      	bne.n	8005590 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e013      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005590:	4b0b      	ldr	r3, [pc, #44]	; (80055c0 <HAL_RCC_OscConfig+0x4f4>)
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a1b      	ldr	r3, [r3, #32]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d106      	bne.n	80055b2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ae:	429a      	cmp	r2, r3
 80055b0:	d001      	beq.n	80055b6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e000      	b.n	80055b8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80055b6:	2300      	movs	r3, #0
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3718      	adds	r7, #24
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	40021000 	.word	0x40021000
 80055c4:	40007000 	.word	0x40007000
 80055c8:	42420060 	.word	0x42420060

080055cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d101      	bne.n	80055e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e0d0      	b.n	8005782 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055e0:	4b6a      	ldr	r3, [pc, #424]	; (800578c <HAL_RCC_ClockConfig+0x1c0>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0307 	and.w	r3, r3, #7
 80055e8:	683a      	ldr	r2, [r7, #0]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d910      	bls.n	8005610 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055ee:	4b67      	ldr	r3, [pc, #412]	; (800578c <HAL_RCC_ClockConfig+0x1c0>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f023 0207 	bic.w	r2, r3, #7
 80055f6:	4965      	ldr	r1, [pc, #404]	; (800578c <HAL_RCC_ClockConfig+0x1c0>)
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055fe:	4b63      	ldr	r3, [pc, #396]	; (800578c <HAL_RCC_ClockConfig+0x1c0>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 0307 	and.w	r3, r3, #7
 8005606:	683a      	ldr	r2, [r7, #0]
 8005608:	429a      	cmp	r2, r3
 800560a:	d001      	beq.n	8005610 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e0b8      	b.n	8005782 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	2b00      	cmp	r3, #0
 800561a:	d020      	beq.n	800565e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0304 	and.w	r3, r3, #4
 8005624:	2b00      	cmp	r3, #0
 8005626:	d005      	beq.n	8005634 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005628:	4b59      	ldr	r3, [pc, #356]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	4a58      	ldr	r2, [pc, #352]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 800562e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005632:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0308 	and.w	r3, r3, #8
 800563c:	2b00      	cmp	r3, #0
 800563e:	d005      	beq.n	800564c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005640:	4b53      	ldr	r3, [pc, #332]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	4a52      	ldr	r2, [pc, #328]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 8005646:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800564a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800564c:	4b50      	ldr	r3, [pc, #320]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	494d      	ldr	r1, [pc, #308]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 800565a:	4313      	orrs	r3, r2
 800565c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b00      	cmp	r3, #0
 8005668:	d040      	beq.n	80056ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	2b01      	cmp	r3, #1
 8005670:	d107      	bne.n	8005682 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005672:	4b47      	ldr	r3, [pc, #284]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d115      	bne.n	80056aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e07f      	b.n	8005782 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	2b02      	cmp	r3, #2
 8005688:	d107      	bne.n	800569a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800568a:	4b41      	ldr	r3, [pc, #260]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005692:	2b00      	cmp	r3, #0
 8005694:	d109      	bne.n	80056aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e073      	b.n	8005782 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800569a:	4b3d      	ldr	r3, [pc, #244]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0302 	and.w	r3, r3, #2
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d101      	bne.n	80056aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e06b      	b.n	8005782 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056aa:	4b39      	ldr	r3, [pc, #228]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f023 0203 	bic.w	r2, r3, #3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	4936      	ldr	r1, [pc, #216]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 80056b8:	4313      	orrs	r3, r2
 80056ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056bc:	f7fd fe80 	bl	80033c0 <HAL_GetTick>
 80056c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056c2:	e00a      	b.n	80056da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056c4:	f7fd fe7c 	bl	80033c0 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d901      	bls.n	80056da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e053      	b.n	8005782 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056da:	4b2d      	ldr	r3, [pc, #180]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	f003 020c 	and.w	r2, r3, #12
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d1eb      	bne.n	80056c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056ec:	4b27      	ldr	r3, [pc, #156]	; (800578c <HAL_RCC_ClockConfig+0x1c0>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 0307 	and.w	r3, r3, #7
 80056f4:	683a      	ldr	r2, [r7, #0]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d210      	bcs.n	800571c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056fa:	4b24      	ldr	r3, [pc, #144]	; (800578c <HAL_RCC_ClockConfig+0x1c0>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f023 0207 	bic.w	r2, r3, #7
 8005702:	4922      	ldr	r1, [pc, #136]	; (800578c <HAL_RCC_ClockConfig+0x1c0>)
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	4313      	orrs	r3, r2
 8005708:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800570a:	4b20      	ldr	r3, [pc, #128]	; (800578c <HAL_RCC_ClockConfig+0x1c0>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0307 	and.w	r3, r3, #7
 8005712:	683a      	ldr	r2, [r7, #0]
 8005714:	429a      	cmp	r2, r3
 8005716:	d001      	beq.n	800571c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e032      	b.n	8005782 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0304 	and.w	r3, r3, #4
 8005724:	2b00      	cmp	r3, #0
 8005726:	d008      	beq.n	800573a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005728:	4b19      	ldr	r3, [pc, #100]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	4916      	ldr	r1, [pc, #88]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 8005736:	4313      	orrs	r3, r2
 8005738:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0308 	and.w	r3, r3, #8
 8005742:	2b00      	cmp	r3, #0
 8005744:	d009      	beq.n	800575a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005746:	4b12      	ldr	r3, [pc, #72]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	691b      	ldr	r3, [r3, #16]
 8005752:	00db      	lsls	r3, r3, #3
 8005754:	490e      	ldr	r1, [pc, #56]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 8005756:	4313      	orrs	r3, r2
 8005758:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800575a:	f000 f821 	bl	80057a0 <HAL_RCC_GetSysClockFreq>
 800575e:	4602      	mov	r2, r0
 8005760:	4b0b      	ldr	r3, [pc, #44]	; (8005790 <HAL_RCC_ClockConfig+0x1c4>)
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	091b      	lsrs	r3, r3, #4
 8005766:	f003 030f 	and.w	r3, r3, #15
 800576a:	490a      	ldr	r1, [pc, #40]	; (8005794 <HAL_RCC_ClockConfig+0x1c8>)
 800576c:	5ccb      	ldrb	r3, [r1, r3]
 800576e:	fa22 f303 	lsr.w	r3, r2, r3
 8005772:	4a09      	ldr	r2, [pc, #36]	; (8005798 <HAL_RCC_ClockConfig+0x1cc>)
 8005774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005776:	4b09      	ldr	r3, [pc, #36]	; (800579c <HAL_RCC_ClockConfig+0x1d0>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4618      	mov	r0, r3
 800577c:	f7fd fdde 	bl	800333c <HAL_InitTick>

  return HAL_OK;
 8005780:	2300      	movs	r3, #0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	40022000 	.word	0x40022000
 8005790:	40021000 	.word	0x40021000
 8005794:	0800fa7c 	.word	0x0800fa7c
 8005798:	20000020 	.word	0x20000020
 800579c:	20000024 	.word	0x20000024

080057a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057a0:	b490      	push	{r4, r7}
 80057a2:	b08a      	sub	sp, #40	; 0x28
 80057a4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80057a6:	4b2a      	ldr	r3, [pc, #168]	; (8005850 <HAL_RCC_GetSysClockFreq+0xb0>)
 80057a8:	1d3c      	adds	r4, r7, #4
 80057aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80057b0:	f240 2301 	movw	r3, #513	; 0x201
 80057b4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80057b6:	2300      	movs	r3, #0
 80057b8:	61fb      	str	r3, [r7, #28]
 80057ba:	2300      	movs	r3, #0
 80057bc:	61bb      	str	r3, [r7, #24]
 80057be:	2300      	movs	r3, #0
 80057c0:	627b      	str	r3, [r7, #36]	; 0x24
 80057c2:	2300      	movs	r3, #0
 80057c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80057c6:	2300      	movs	r3, #0
 80057c8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80057ca:	4b22      	ldr	r3, [pc, #136]	; (8005854 <HAL_RCC_GetSysClockFreq+0xb4>)
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	f003 030c 	and.w	r3, r3, #12
 80057d6:	2b04      	cmp	r3, #4
 80057d8:	d002      	beq.n	80057e0 <HAL_RCC_GetSysClockFreq+0x40>
 80057da:	2b08      	cmp	r3, #8
 80057dc:	d003      	beq.n	80057e6 <HAL_RCC_GetSysClockFreq+0x46>
 80057de:	e02d      	b.n	800583c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80057e0:	4b1d      	ldr	r3, [pc, #116]	; (8005858 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057e2:	623b      	str	r3, [r7, #32]
      break;
 80057e4:	e02d      	b.n	8005842 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	0c9b      	lsrs	r3, r3, #18
 80057ea:	f003 030f 	and.w	r3, r3, #15
 80057ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80057f2:	4413      	add	r3, r2
 80057f4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80057f8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005800:	2b00      	cmp	r3, #0
 8005802:	d013      	beq.n	800582c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005804:	4b13      	ldr	r3, [pc, #76]	; (8005854 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	0c5b      	lsrs	r3, r3, #17
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005812:	4413      	add	r3, r2
 8005814:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005818:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	4a0e      	ldr	r2, [pc, #56]	; (8005858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800581e:	fb02 f203 	mul.w	r2, r2, r3
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	fbb2 f3f3 	udiv	r3, r2, r3
 8005828:	627b      	str	r3, [r7, #36]	; 0x24
 800582a:	e004      	b.n	8005836 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	4a0b      	ldr	r2, [pc, #44]	; (800585c <HAL_RCC_GetSysClockFreq+0xbc>)
 8005830:	fb02 f303 	mul.w	r3, r2, r3
 8005834:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005838:	623b      	str	r3, [r7, #32]
      break;
 800583a:	e002      	b.n	8005842 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800583c:	4b06      	ldr	r3, [pc, #24]	; (8005858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800583e:	623b      	str	r3, [r7, #32]
      break;
 8005840:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005842:	6a3b      	ldr	r3, [r7, #32]
}
 8005844:	4618      	mov	r0, r3
 8005846:	3728      	adds	r7, #40	; 0x28
 8005848:	46bd      	mov	sp, r7
 800584a:	bc90      	pop	{r4, r7}
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	0800fa64 	.word	0x0800fa64
 8005854:	40021000 	.word	0x40021000
 8005858:	007a1200 	.word	0x007a1200
 800585c:	003d0900 	.word	0x003d0900

08005860 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005860:	b480      	push	{r7}
 8005862:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005864:	4b02      	ldr	r3, [pc, #8]	; (8005870 <HAL_RCC_GetHCLKFreq+0x10>)
 8005866:	681b      	ldr	r3, [r3, #0]
}
 8005868:	4618      	mov	r0, r3
 800586a:	46bd      	mov	sp, r7
 800586c:	bc80      	pop	{r7}
 800586e:	4770      	bx	lr
 8005870:	20000020 	.word	0x20000020

08005874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005878:	f7ff fff2 	bl	8005860 <HAL_RCC_GetHCLKFreq>
 800587c:	4602      	mov	r2, r0
 800587e:	4b05      	ldr	r3, [pc, #20]	; (8005894 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	0a1b      	lsrs	r3, r3, #8
 8005884:	f003 0307 	and.w	r3, r3, #7
 8005888:	4903      	ldr	r1, [pc, #12]	; (8005898 <HAL_RCC_GetPCLK1Freq+0x24>)
 800588a:	5ccb      	ldrb	r3, [r1, r3]
 800588c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005890:	4618      	mov	r0, r3
 8005892:	bd80      	pop	{r7, pc}
 8005894:	40021000 	.word	0x40021000
 8005898:	0800fa8c 	.word	0x0800fa8c

0800589c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058a0:	f7ff ffde 	bl	8005860 <HAL_RCC_GetHCLKFreq>
 80058a4:	4602      	mov	r2, r0
 80058a6:	4b05      	ldr	r3, [pc, #20]	; (80058bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	0adb      	lsrs	r3, r3, #11
 80058ac:	f003 0307 	and.w	r3, r3, #7
 80058b0:	4903      	ldr	r1, [pc, #12]	; (80058c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058b2:	5ccb      	ldrb	r3, [r1, r3]
 80058b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	40021000 	.word	0x40021000
 80058c0:	0800fa8c 	.word	0x0800fa8c

080058c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b085      	sub	sp, #20
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80058cc:	4b0a      	ldr	r3, [pc, #40]	; (80058f8 <RCC_Delay+0x34>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a0a      	ldr	r2, [pc, #40]	; (80058fc <RCC_Delay+0x38>)
 80058d2:	fba2 2303 	umull	r2, r3, r2, r3
 80058d6:	0a5b      	lsrs	r3, r3, #9
 80058d8:	687a      	ldr	r2, [r7, #4]
 80058da:	fb02 f303 	mul.w	r3, r2, r3
 80058de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80058e0:	bf00      	nop
  }
  while (Delay --);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	1e5a      	subs	r2, r3, #1
 80058e6:	60fa      	str	r2, [r7, #12]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1f9      	bne.n	80058e0 <RCC_Delay+0x1c>
}
 80058ec:	bf00      	nop
 80058ee:	bf00      	nop
 80058f0:	3714      	adds	r7, #20
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bc80      	pop	{r7}
 80058f6:	4770      	bx	lr
 80058f8:	20000020 	.word	0x20000020
 80058fc:	10624dd3 	.word	0x10624dd3

08005900 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005908:	2300      	movs	r3, #0
 800590a:	613b      	str	r3, [r7, #16]
 800590c:	2300      	movs	r3, #0
 800590e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	2b00      	cmp	r3, #0
 800591a:	d07d      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800591c:	2300      	movs	r3, #0
 800591e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005920:	4b4f      	ldr	r3, [pc, #316]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005928:	2b00      	cmp	r3, #0
 800592a:	d10d      	bne.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800592c:	4b4c      	ldr	r3, [pc, #304]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800592e:	69db      	ldr	r3, [r3, #28]
 8005930:	4a4b      	ldr	r2, [pc, #300]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005932:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005936:	61d3      	str	r3, [r2, #28]
 8005938:	4b49      	ldr	r3, [pc, #292]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800593a:	69db      	ldr	r3, [r3, #28]
 800593c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005940:	60bb      	str	r3, [r7, #8]
 8005942:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005944:	2301      	movs	r3, #1
 8005946:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005948:	4b46      	ldr	r3, [pc, #280]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005950:	2b00      	cmp	r3, #0
 8005952:	d118      	bne.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005954:	4b43      	ldr	r3, [pc, #268]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a42      	ldr	r2, [pc, #264]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800595a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800595e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005960:	f7fd fd2e 	bl	80033c0 <HAL_GetTick>
 8005964:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005966:	e008      	b.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005968:	f7fd fd2a 	bl	80033c0 <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	2b64      	cmp	r3, #100	; 0x64
 8005974:	d901      	bls.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e06d      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800597a:	4b3a      	ldr	r3, [pc, #232]	; (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005982:	2b00      	cmp	r3, #0
 8005984:	d0f0      	beq.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005986:	4b36      	ldr	r3, [pc, #216]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005988:	6a1b      	ldr	r3, [r3, #32]
 800598a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800598e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d02e      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d027      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80059a4:	4b2e      	ldr	r3, [pc, #184]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059a6:	6a1b      	ldr	r3, [r3, #32]
 80059a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059ac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80059ae:	4b2e      	ldr	r3, [pc, #184]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059b0:	2201      	movs	r2, #1
 80059b2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059b4:	4b2c      	ldr	r3, [pc, #176]	; (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80059b6:	2200      	movs	r2, #0
 80059b8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80059ba:	4a29      	ldr	r2, [pc, #164]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f003 0301 	and.w	r3, r3, #1
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d014      	beq.n	80059f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059ca:	f7fd fcf9 	bl	80033c0 <HAL_GetTick>
 80059ce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059d0:	e00a      	b.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059d2:	f7fd fcf5 	bl	80033c0 <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d901      	bls.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e036      	b.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e8:	4b1d      	ldr	r3, [pc, #116]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	f003 0302 	and.w	r3, r3, #2
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d0ee      	beq.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059f4:	4b1a      	ldr	r3, [pc, #104]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	4917      	ldr	r1, [pc, #92]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a02:	4313      	orrs	r3, r2
 8005a04:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005a06:	7dfb      	ldrb	r3, [r7, #23]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d105      	bne.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a0c:	4b14      	ldr	r3, [pc, #80]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a0e:	69db      	ldr	r3, [r3, #28]
 8005a10:	4a13      	ldr	r2, [pc, #76]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a16:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 0302 	and.w	r3, r3, #2
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d008      	beq.n	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a24:	4b0e      	ldr	r3, [pc, #56]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	490b      	ldr	r1, [pc, #44]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a32:	4313      	orrs	r3, r2
 8005a34:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 0310 	and.w	r3, r3, #16
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d008      	beq.n	8005a54 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a42:	4b07      	ldr	r3, [pc, #28]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	4904      	ldr	r1, [pc, #16]	; (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a50:	4313      	orrs	r3, r2
 8005a52:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3718      	adds	r7, #24
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	40021000 	.word	0x40021000
 8005a64:	40007000 	.word	0x40007000
 8005a68:	42420440 	.word	0x42420440

08005a6c <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bc80      	pop	{r7}
 8005a7c:	4770      	bx	lr

08005a7e <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a7e:	b580      	push	{r7, lr}
 8005a80:	b08a      	sub	sp, #40	; 0x28
 8005a82:	af02      	add	r7, sp, #8
 8005a84:	60f8      	str	r0, [r7, #12]
 8005a86:	60b9      	str	r1, [r7, #8]
 8005a88:	603b      	str	r3, [r7, #0]
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005a92:	2300      	movs	r3, #0
 8005a94:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d101      	bne.n	8005aa4 <HAL_SPI_Transmit+0x26>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e148      	b.n	8005d36 <HAL_SPI_Transmit+0x2b8>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005aac:	f7fd fc88 	bl	80033c0 <HAL_GetTick>
 8005ab0:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d002      	beq.n	8005ac4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005abe:	2302      	movs	r3, #2
 8005ac0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ac2:	e12f      	b.n	8005d24 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d002      	beq.n	8005ad0 <HAL_SPI_Transmit+0x52>
 8005aca:	88fb      	ldrh	r3, [r7, #6]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d102      	bne.n	8005ad6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ad4:	e126      	b.n	8005d24 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2203      	movs	r2, #3
 8005ada:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	68ba      	ldr	r2, [r7, #8]
 8005ae8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	88fa      	ldrh	r2, [r7, #6]
 8005aee:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	88fa      	ldrh	r2, [r7, #6]
 8005af4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b1c:	d107      	bne.n	8005b2e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b2c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b36:	d110      	bne.n	8005b5a <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	6819      	ldr	r1, [r3, #0]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005b46:	400b      	ands	r3, r1
 8005b48:	6013      	str	r3, [r2, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b58:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b64:	2b40      	cmp	r3, #64	; 0x40
 8005b66:	d007      	beq.n	8005b78 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b76:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b80:	d147      	bne.n	8005c12 <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d004      	beq.n	8005b94 <HAL_SPI_Transmit+0x116>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d138      	bne.n	8005c06 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	881a      	ldrh	r2, [r3, #0]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	3302      	adds	r3, #2
 8005ba2:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ba8:	b29b      	uxth	r3, r3
 8005baa:	3b01      	subs	r3, #1
 8005bac:	b29a      	uxth	r2, r3
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005bb2:	e028      	b.n	8005c06 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	f003 0302 	and.w	r3, r3, #2
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	d10f      	bne.n	8005be2 <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	881a      	ldrh	r2, [r3, #0]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	3302      	adds	r3, #2
 8005bd0:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	3b01      	subs	r3, #1
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	86da      	strh	r2, [r3, #54]	; 0x36
 8005be0:	e011      	b.n	8005c06 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00b      	beq.n	8005c00 <HAL_SPI_Transmit+0x182>
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bee:	d00a      	beq.n	8005c06 <HAL_SPI_Transmit+0x188>
 8005bf0:	f7fd fbe6 	bl	80033c0 <HAL_GetTick>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	683a      	ldr	r2, [r7, #0]
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d802      	bhi.n	8005c06 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c04:	e08e      	b.n	8005d24 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1d1      	bne.n	8005bb4 <HAL_SPI_Transmit+0x136>
 8005c10:	e048      	b.n	8005ca4 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d004      	beq.n	8005c24 <HAL_SPI_Transmit+0x1a6>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d13a      	bne.n	8005c9a <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	330c      	adds	r3, #12
 8005c2a:	68ba      	ldr	r2, [r7, #8]
 8005c2c:	7812      	ldrb	r2, [r2, #0]
 8005c2e:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	3301      	adds	r3, #1
 8005c34:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	b29a      	uxth	r2, r3
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c44:	e029      	b.n	8005c9a <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	f003 0302 	and.w	r3, r3, #2
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d110      	bne.n	8005c76 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	330c      	adds	r3, #12
 8005c5a:	68ba      	ldr	r2, [r7, #8]
 8005c5c:	7812      	ldrb	r2, [r2, #0]
 8005c5e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	3301      	adds	r3, #1
 8005c64:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	b29a      	uxth	r2, r3
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	86da      	strh	r2, [r3, #54]	; 0x36
 8005c74:	e011      	b.n	8005c9a <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d00b      	beq.n	8005c94 <HAL_SPI_Transmit+0x216>
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c82:	d00a      	beq.n	8005c9a <HAL_SPI_Transmit+0x21c>
 8005c84:	f7fd fb9c 	bl	80033c0 <HAL_GetTick>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	683a      	ldr	r2, [r7, #0]
 8005c90:	429a      	cmp	r2, r3
 8005c92:	d802      	bhi.n	8005c9a <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 8005c94:	2303      	movs	r3, #3
 8005c96:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005c98:	e044      	b.n	8005d24 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1d0      	bne.n	8005c46 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	9300      	str	r3, [sp, #0]
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	2201      	movs	r2, #1
 8005cac:	2102      	movs	r1, #2
 8005cae:	68f8      	ldr	r0, [r7, #12]
 8005cb0:	f000 fc10 	bl	80064d4 <SPI_WaitFlagStateUntilTimeout>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d002      	beq.n	8005cc0 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005cbe:	e031      	b.n	8005d24 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8005cc0:	69ba      	ldr	r2, [r7, #24]
 8005cc2:	6839      	ldr	r1, [r7, #0]
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 fc6e 	bl	80065a6 <SPI_CheckFlag_BSY>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d005      	beq.n	8005cdc <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2220      	movs	r2, #32
 8005cd8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005cda:	e023      	b.n	8005d24 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10a      	bne.n	8005cfa <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	617b      	str	r3, [r7, #20]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	617b      	str	r3, [r7, #20]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	617b      	str	r3, [r7, #20]
 8005cf8:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d02:	d107      	bne.n	8005d14 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d12:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d002      	beq.n	8005d22 <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	77fb      	strb	r3, [r7, #31]
 8005d20:	e000      	b.n	8005d24 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8005d22:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d34:	7ffb      	ldrb	r3, [r7, #31]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3720      	adds	r7, #32
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}

08005d3e <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d3e:	b580      	push	{r7, lr}
 8005d40:	b08a      	sub	sp, #40	; 0x28
 8005d42:	af02      	add	r7, sp, #8
 8005d44:	60f8      	str	r0, [r7, #12]
 8005d46:	60b9      	str	r1, [r7, #8]
 8005d48:	603b      	str	r3, [r7, #0]
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	82fb      	strh	r3, [r7, #22]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8005d52:	2300      	movs	r3, #0
 8005d54:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d56:	2300      	movs	r3, #0
 8005d58:	77fb      	strb	r3, [r7, #31]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d62:	d112      	bne.n	8005d8a <HAL_SPI_Receive+0x4c>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d10e      	bne.n	8005d8a <HAL_SPI_Receive+0x4c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2204      	movs	r2, #4
 8005d70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8005d74:	88fa      	ldrh	r2, [r7, #6]
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	9300      	str	r3, [sp, #0]
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	68ba      	ldr	r2, [r7, #8]
 8005d7e:	68b9      	ldr	r1, [r7, #8]
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f000 f97d 	bl	8006080 <HAL_SPI_TransmitReceive>
 8005d86:	4603      	mov	r3, r0
 8005d88:	e176      	b.n	8006078 <HAL_SPI_Receive+0x33a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d101      	bne.n	8005d98 <HAL_SPI_Receive+0x5a>
 8005d94:	2302      	movs	r3, #2
 8005d96:	e16f      	b.n	8006078 <HAL_SPI_Receive+0x33a>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005da0:	f7fd fb0e 	bl	80033c0 <HAL_GetTick>
 8005da4:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d002      	beq.n	8005db8 <HAL_SPI_Receive+0x7a>
  {
    errorcode = HAL_BUSY;
 8005db2:	2302      	movs	r3, #2
 8005db4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005db6:	e156      	b.n	8006066 <HAL_SPI_Receive+0x328>
  }

  if((pData == NULL ) || (Size == 0U))
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d002      	beq.n	8005dc4 <HAL_SPI_Receive+0x86>
 8005dbe:	88fb      	ldrh	r3, [r7, #6]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d102      	bne.n	8005dca <HAL_SPI_Receive+0x8c>
  {
    errorcode = HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005dc8:	e14d      	b.n	8006066 <HAL_SPI_Receive+0x328>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2204      	movs	r2, #4
 8005dce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	68ba      	ldr	r2, [r7, #8]
 8005ddc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	88fa      	ldrh	r2, [r7, #6]
 8005de2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	88fa      	ldrh	r2, [r7, #6]
 8005de8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2200      	movs	r2, #0
 8005df4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2200      	movs	r2, #0
 8005e06:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e10:	d117      	bne.n	8005e42 <HAL_SPI_Receive+0x104>
  {
    SPI_RESET_CRC(hspi);
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	6819      	ldr	r1, [r3, #0]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681a      	ldr	r2, [r3, #0]
 8005e1c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005e20:	400b      	ands	r3, r1
 8005e22:	6013      	str	r3, [r2, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e32:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e4a:	d107      	bne.n	8005e5c <HAL_SPI_Receive+0x11e>
  {
    SPI_1LINE_RX(hspi);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005e5a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e66:	2b40      	cmp	r3, #64	; 0x40
 8005e68:	d007      	beq.n	8005e7a <HAL_SPI_Receive+0x13c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e78:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d15b      	bne.n	8005f3a <HAL_SPI_Receive+0x1fc>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 8005e82:	e02a      	b.n	8005eda <HAL_SPI_Receive+0x19c>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f003 0301 	and.w	r3, r3, #1
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d111      	bne.n	8005eb6 <HAL_SPI_Receive+0x178>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	330c      	adds	r3, #12
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	b2da      	uxtb	r2, r3
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	3301      	adds	r3, #1
 8005ea4:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	3b01      	subs	r3, #1
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005eb4:	e011      	b.n	8005eda <HAL_SPI_Receive+0x19c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00b      	beq.n	8005ed4 <HAL_SPI_Receive+0x196>
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec2:	d00a      	beq.n	8005eda <HAL_SPI_Receive+0x19c>
 8005ec4:	f7fd fa7c 	bl	80033c0 <HAL_GetTick>
 8005ec8:	4602      	mov	r2, r0
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	683a      	ldr	r2, [r7, #0]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d802      	bhi.n	8005eda <HAL_SPI_Receive+0x19c>
        {
          errorcode = HAL_TIMEOUT;
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ed8:	e0c5      	b.n	8006066 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1cf      	bne.n	8005e84 <HAL_SPI_Receive+0x146>
 8005ee4:	e02e      	b.n	8005f44 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f003 0301 	and.w	r3, r3, #1
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d110      	bne.n	8005f16 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	3302      	adds	r3, #2
 8005f04:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	3b01      	subs	r3, #1
 8005f0e:	b29a      	uxth	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f14:	e011      	b.n	8005f3a <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00b      	beq.n	8005f34 <HAL_SPI_Receive+0x1f6>
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f22:	d00a      	beq.n	8005f3a <HAL_SPI_Receive+0x1fc>
 8005f24:	f7fd fa4c 	bl	80033c0 <HAL_GetTick>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	683a      	ldr	r2, [r7, #0]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d802      	bhi.n	8005f3a <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005f38:	e095      	b.n	8006066 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f3e:	b29b      	uxth	r3, r3
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d1d0      	bne.n	8005ee6 <HAL_SPI_Receive+0x1a8>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f4c:	d142      	bne.n	8005fd4 <HAL_SPI_Receive+0x296>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f5c:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005f5e:	69bb      	ldr	r3, [r7, #24]
 8005f60:	9300      	str	r3, [sp, #0]
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	2201      	movs	r2, #1
 8005f66:	2101      	movs	r1, #1
 8005f68:	68f8      	ldr	r0, [r7, #12]
 8005f6a:	f000 fab3 	bl	80064d4 <SPI_WaitFlagStateUntilTimeout>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d002      	beq.n	8005f7a <HAL_SPI_Receive+0x23c>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	77fb      	strb	r3, [r7, #31]
      goto error;
 8005f78:	e075      	b.n	8006066 <HAL_SPI_Receive+0x328>
    }

    /* Receive last data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	68db      	ldr	r3, [r3, #12]
 8005f7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f82:	d106      	bne.n	8005f92 <HAL_SPI_Receive+0x254>
    {
      *((uint16_t*)pData) = hspi->Instance->DR;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	b29a      	uxth	r2, r3
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	801a      	strh	r2, [r3, #0]
 8005f90:	e006      	b.n	8005fa0 <HAL_SPI_Receive+0x262>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	330c      	adds	r3, #12
 8005f98:	781b      	ldrb	r3, [r3, #0]
 8005f9a:	b2da      	uxtb	r2, r3
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8005fa0:	69bb      	ldr	r3, [r7, #24]
 8005fa2:	9300      	str	r3, [sp, #0]
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	2101      	movs	r1, #1
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f000 fa92 	bl	80064d4 <SPI_WaitFlagStateUntilTimeout>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d008      	beq.n	8005fc8 <HAL_SPI_Receive+0x28a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fba:	f043 0202 	orr.w	r2, r3, #2
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	77fb      	strb	r3, [r7, #31]
      goto error;
 8005fc6:	e04e      	b.n	8006066 <HAL_SPI_Receive+0x328>
    }

    /* Read CRC to Flush DR and RXNE flag */
    tmpreg = hspi->Instance->DR;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	82fb      	strh	r3, [r7, #22]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 8005fd2:	8afb      	ldrh	r3, [r7, #22]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fdc:	d111      	bne.n	8006002 <HAL_SPI_Receive+0x2c4>
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fe6:	d004      	beq.n	8005ff2 <HAL_SPI_Receive+0x2b4>
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ff0:	d107      	bne.n	8006002 <HAL_SPI_Receive+0x2c4>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006000:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	f003 0310 	and.w	r3, r3, #16
 800600c:	2b10      	cmp	r3, #16
 800600e:	d122      	bne.n	8006056 <HAL_SPI_Receive+0x318>
    {
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 fb4f 	bl	80066b4 <SPI_ISCRCErrorValid>
 8006016:	4603      	mov	r3, r0
 8006018:	2b01      	cmp	r3, #1
 800601a:	d117      	bne.n	800604c <HAL_SPI_Receive+0x30e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006020:	f043 0202 	orr.w	r2, r3, #2
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	6819      	ldr	r1, [r3, #0]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006036:	400b      	ands	r3, r1
 8006038:	6013      	str	r3, [r2, #0]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006048:	601a      	str	r2, [r3, #0]
 800604a:	e004      	b.n	8006056 <HAL_SPI_Receive+0x318>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8006054:	609a      	str	r2, [r3, #8]
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800605a:	2b00      	cmp	r3, #0
 800605c:	d002      	beq.n	8006064 <HAL_SPI_Receive+0x326>
  {
    errorcode = HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	77fb      	strb	r3, [r7, #31]
 8006062:	e000      	b.n	8006066 <HAL_SPI_Receive+0x328>
  }

error :
 8006064:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006076:	7ffb      	ldrb	r3, [r7, #31]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3720      	adds	r7, #32
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b08e      	sub	sp, #56	; 0x38
 8006084:	af02      	add	r7, sp, #8
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	607a      	str	r2, [r7, #4]
 800608c:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 800608e:	2300      	movs	r3, #0
 8006090:	627b      	str	r3, [r7, #36]	; 0x24
 8006092:	2300      	movs	r3, #0
 8006094:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 8006096:	2300      	movs	r3, #0
 8006098:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800609a:	2300      	movs	r3, #0
 800609c:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 800609e:	2301      	movs	r3, #1
 80060a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 80060a2:	2300      	movs	r3, #0
 80060a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d101      	bne.n	80060b6 <HAL_SPI_TransmitReceive+0x36>
 80060b2:	2302      	movs	r3, #2
 80060b4:	e20a      	b.n	80064cc <HAL_SPI_TransmitReceive+0x44c>
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2201      	movs	r2, #1
 80060ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060be:	f7fd f97f 	bl	80033c0 <HAL_GetTick>
 80060c2:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80060d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d00e      	beq.n	80060f8 <HAL_SPI_TransmitReceive+0x78>
 80060da:	6a3b      	ldr	r3, [r7, #32]
 80060dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060e0:	d106      	bne.n	80060f0 <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d102      	bne.n	80060f0 <HAL_SPI_TransmitReceive+0x70>
 80060ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d003      	beq.n	80060f8 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 80060f0:	2302      	movs	r3, #2
 80060f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80060f6:	e1df      	b.n	80064b8 <HAL_SPI_TransmitReceive+0x438>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d005      	beq.n	800610a <HAL_SPI_TransmitReceive+0x8a>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d002      	beq.n	800610a <HAL_SPI_TransmitReceive+0x8a>
 8006104:	887b      	ldrh	r3, [r7, #2]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d103      	bne.n	8006112 <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006110:	e1d2      	b.n	80064b8 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006118:	b2db      	uxtb	r3, r3
 800611a:	2b01      	cmp	r3, #1
 800611c:	d103      	bne.n	8006126 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2205      	movs	r2, #5
 8006122:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	887a      	ldrh	r2, [r7, #2]
 8006136:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	887a      	ldrh	r2, [r7, #2]
 800613c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	68ba      	ldr	r2, [r7, #8]
 8006142:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	887a      	ldrh	r2, [r7, #2]
 8006148:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	887a      	ldrh	r2, [r7, #2]
 800614e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2200      	movs	r2, #0
 8006154:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2200      	movs	r2, #0
 800615a:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006160:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006164:	d110      	bne.n	8006188 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	6819      	ldr	r1, [r3, #0]
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006174:	400b      	ands	r3, r1
 8006176:	6013      	str	r3, [r2, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681a      	ldr	r2, [r3, #0]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006186:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006192:	2b40      	cmp	r3, #64	; 0x40
 8006194:	d007      	beq.n	80061a6 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061ae:	f040 8084 	bne.w	80062ba <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d004      	beq.n	80061c4 <HAL_SPI_TransmitReceive+0x144>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061be:	b29b      	uxth	r3, r3
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d16f      	bne.n	80062a4 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	881a      	ldrh	r2, [r3, #0]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	3302      	adds	r3, #2
 80061d2:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061d8:	b29b      	uxth	r3, r3
 80061da:	3b01      	subs	r3, #1
 80061dc:	b29a      	uxth	r2, r3
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061e2:	e05f      	b.n	80062a4 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80061e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d02e      	beq.n	8006248 <HAL_SPI_TransmitReceive+0x1c8>
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d029      	beq.n	8006248 <HAL_SPI_TransmitReceive+0x1c8>
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f003 0302 	and.w	r3, r3, #2
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d122      	bne.n	8006248 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	881a      	ldrh	r2, [r3, #0]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	3302      	adds	r3, #2
 8006210:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006216:	b29b      	uxth	r3, r3
 8006218:	3b01      	subs	r3, #1
 800621a:	b29a      	uxth	r2, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8006220:	2300      	movs	r3, #0
 8006222:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006228:	b29b      	uxth	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10c      	bne.n	8006248 <HAL_SPI_TransmitReceive+0x1c8>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006232:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006236:	d107      	bne.n	8006248 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006246:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800624c:	b29b      	uxth	r3, r3
 800624e:	2b00      	cmp	r3, #0
 8006250:	d018      	beq.n	8006284 <HAL_SPI_TransmitReceive+0x204>
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b01      	cmp	r3, #1
 800625e:	d111      	bne.n	8006284 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	b29a      	uxth	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	3302      	adds	r3, #2
 8006270:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006276:	b29b      	uxth	r3, r3
 8006278:	3b01      	subs	r3, #1
 800627a:	b29a      	uxth	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8006280:	2301      	movs	r3, #1
 8006282:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8006284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628a:	d00b      	beq.n	80062a4 <HAL_SPI_TransmitReceive+0x224>
 800628c:	f7fd f898 	bl	80033c0 <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006298:	429a      	cmp	r2, r3
 800629a:	d803      	bhi.n	80062a4 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 800629c:	2303      	movs	r3, #3
 800629e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80062a2:	e109      	b.n	80064b8 <HAL_SPI_TransmitReceive+0x438>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d19a      	bne.n	80061e4 <HAL_SPI_TransmitReceive+0x164>
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062b2:	b29b      	uxth	r3, r3
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d195      	bne.n	80061e4 <HAL_SPI_TransmitReceive+0x164>
 80062b8:	e082      	b.n	80063c0 <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d004      	beq.n	80062cc <HAL_SPI_TransmitReceive+0x24c>
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d16f      	bne.n	80063ac <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	330c      	adds	r3, #12
 80062d2:	68ba      	ldr	r2, [r7, #8]
 80062d4:	7812      	ldrb	r2, [r2, #0]
 80062d6:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	3301      	adds	r3, #1
 80062dc:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	3b01      	subs	r3, #1
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062ec:	e05e      	b.n	80063ac <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80062ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d02e      	beq.n	8006352 <HAL_SPI_TransmitReceive+0x2d2>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d029      	beq.n	8006352 <HAL_SPI_TransmitReceive+0x2d2>
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f003 0302 	and.w	r3, r3, #2
 8006308:	2b02      	cmp	r3, #2
 800630a:	d122      	bne.n	8006352 <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	1c5a      	adds	r2, r3, #1
 8006310:	60ba      	str	r2, [r7, #8]
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	6812      	ldr	r2, [r2, #0]
 8006316:	320c      	adds	r2, #12
 8006318:	781b      	ldrb	r3, [r3, #0]
 800631a:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006320:	b29b      	uxth	r3, r3
 8006322:	3b01      	subs	r3, #1
 8006324:	b29a      	uxth	r2, r3
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800632a:	2300      	movs	r3, #0
 800632c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006332:	b29b      	uxth	r3, r3
 8006334:	2b00      	cmp	r3, #0
 8006336:	d10c      	bne.n	8006352 <HAL_SPI_TransmitReceive+0x2d2>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800633c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006340:	d107      	bne.n	8006352 <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006350:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006356:	b29b      	uxth	r3, r3
 8006358:	2b00      	cmp	r3, #0
 800635a:	d017      	beq.n	800638c <HAL_SPI_TransmitReceive+0x30c>
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	f003 0301 	and.w	r3, r3, #1
 8006366:	2b01      	cmp	r3, #1
 8006368:	d110      	bne.n	800638c <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	68d9      	ldr	r1, [r3, #12]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	1c5a      	adds	r2, r3, #1
 8006374:	607a      	str	r2, [r7, #4]
 8006376:	b2ca      	uxtb	r2, r1
 8006378:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800637e:	b29b      	uxth	r3, r3
 8006380:	3b01      	subs	r3, #1
 8006382:	b29a      	uxth	r2, r3
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8006388:	2301      	movs	r3, #1
 800638a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800638c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800638e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006392:	d00b      	beq.n	80063ac <HAL_SPI_TransmitReceive+0x32c>
 8006394:	f7fd f814 	bl	80033c0 <HAL_GetTick>
 8006398:	4602      	mov	r2, r0
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d803      	bhi.n	80063ac <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 80063a4:	2303      	movs	r3, #3
 80063a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80063aa:	e085      	b.n	80064b8 <HAL_SPI_TransmitReceive+0x438>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d19b      	bne.n	80062ee <HAL_SPI_TransmitReceive+0x26e>
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d196      	bne.n	80062ee <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063c8:	d11a      	bne.n	8006400 <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	9300      	str	r3, [sp, #0]
 80063ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063d0:	2201      	movs	r2, #1
 80063d2:	2101      	movs	r1, #1
 80063d4:	68f8      	ldr	r0, [r7, #12]
 80063d6:	f000 f87d 	bl	80064d4 <SPI_WaitFlagStateUntilTimeout>
 80063da:	4603      	mov	r3, r0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d009      	beq.n	80063f4 <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063e4:	f043 0202 	orr.w	r2, r3, #2
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 80063f2:	e061      	b.n	80064b8 <HAL_SPI_TransmitReceive+0x438>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	b29b      	uxth	r3, r3
 80063fc:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 80063fe:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	f003 0310 	and.w	r3, r3, #16
 800640a:	2b10      	cmp	r3, #16
 800640c:	d125      	bne.n	800645a <HAL_SPI_TransmitReceive+0x3da>
  {
    /* Check if CRC error is valid or not (workaround to be applied or not) */
    if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 800640e:	68f8      	ldr	r0, [r7, #12]
 8006410:	f000 f950 	bl	80066b4 <SPI_ISCRCErrorValid>
 8006414:	4603      	mov	r3, r0
 8006416:	2b01      	cmp	r3, #1
 8006418:	d11a      	bne.n	8006450 <HAL_SPI_TransmitReceive+0x3d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800641e:	f043 0202 	orr.w	r2, r3, #2
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	6819      	ldr	r1, [r3, #0]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006434:	400b      	ands	r3, r1
 8006436:	6013      	str	r3, [r2, #0]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006446:	601a      	str	r2, [r3, #0]

   	  errorcode = HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800644e:	e004      	b.n	800645a <HAL_SPI_TransmitReceive+0x3da>
    }
    else
    {
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8006458:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	9300      	str	r3, [sp, #0]
 800645e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006460:	2201      	movs	r2, #1
 8006462:	2102      	movs	r1, #2
 8006464:	68f8      	ldr	r0, [r7, #12]
 8006466:	f000 f835 	bl	80064d4 <SPI_WaitFlagStateUntilTimeout>
 800646a:	4603      	mov	r3, r0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d003      	beq.n	8006478 <HAL_SPI_TransmitReceive+0x3f8>
  {
    errorcode = HAL_TIMEOUT;
 8006470:	2303      	movs	r3, #3
 8006472:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006476:	e01f      	b.n	80064b8 <HAL_SPI_TransmitReceive+0x438>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8006478:	69fa      	ldr	r2, [r7, #28]
 800647a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800647c:	68f8      	ldr	r0, [r7, #12]
 800647e:	f000 f892 	bl	80065a6 <SPI_CheckFlag_BSY>
 8006482:	4603      	mov	r3, r0
 8006484:	2b00      	cmp	r3, #0
 8006486:	d006      	beq.n	8006496 <HAL_SPI_TransmitReceive+0x416>
  {
    errorcode = HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2220      	movs	r2, #32
 8006492:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006494:	e010      	b.n	80064b8 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d10b      	bne.n	80064b6 <HAL_SPI_TransmitReceive+0x436>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800649e:	2300      	movs	r3, #0
 80064a0:	617b      	str	r3, [r7, #20]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	617b      	str	r3, [r7, #20]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	617b      	str	r3, [r7, #20]
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	e000      	b.n	80064b8 <HAL_SPI_TransmitReceive+0x438>
  }
  
error :
 80064b6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2200      	movs	r2, #0
 80064c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80064c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3730      	adds	r7, #48	; 0x30
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	60f8      	str	r0, [r7, #12]
 80064dc:	60b9      	str	r1, [r7, #8]
 80064de:	607a      	str	r2, [r7, #4]
 80064e0:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80064e2:	e04d      	b.n	8006580 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064ea:	d049      	beq.n	8006580 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d007      	beq.n	8006502 <SPI_WaitFlagStateUntilTimeout+0x2e>
 80064f2:	f7fc ff65 	bl	80033c0 <HAL_GetTick>
 80064f6:	4602      	mov	r2, r0
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	1ad3      	subs	r3, r2, r3
 80064fc:	683a      	ldr	r2, [r7, #0]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d83e      	bhi.n	8006580 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	685a      	ldr	r2, [r3, #4]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006510:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800651a:	d111      	bne.n	8006540 <SPI_WaitFlagStateUntilTimeout+0x6c>
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006524:	d004      	beq.n	8006530 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800652e:	d107      	bne.n	8006540 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800653e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006544:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006548:	d110      	bne.n	800656c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	6819      	ldr	r1, [r3, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006558:	400b      	ands	r3, r1
 800655a:	6013      	str	r3, [r2, #0]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800656a:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2200      	movs	r2, #0
 8006578:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800657c:	2303      	movs	r3, #3
 800657e:	e00e      	b.n	800659e <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	689a      	ldr	r2, [r3, #8]
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	4013      	ands	r3, r2
 800658a:	68ba      	ldr	r2, [r7, #8]
 800658c:	429a      	cmp	r2, r3
 800658e:	d101      	bne.n	8006594 <SPI_WaitFlagStateUntilTimeout+0xc0>
 8006590:	2201      	movs	r2, #1
 8006592:	e000      	b.n	8006596 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8006594:	2200      	movs	r2, #0
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	429a      	cmp	r2, r3
 800659a:	d1a3      	bne.n	80064e4 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b086      	sub	sp, #24
 80065aa:	af02      	add	r7, sp, #8
 80065ac:	60f8      	str	r0, [r7, #12]
 80065ae:	60b9      	str	r1, [r7, #8]
 80065b0:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	9300      	str	r3, [sp, #0]
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	2200      	movs	r2, #0
 80065ba:	2180      	movs	r1, #128	; 0x80
 80065bc:	68f8      	ldr	r0, [r7, #12]
 80065be:	f7ff ff89 	bl	80064d4 <SPI_WaitFlagStateUntilTimeout>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d007      	beq.n	80065d8 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065cc:	f043 0220 	orr.w	r2, r3, #32
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e000      	b.n	80065da <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3710      	adds	r7, #16
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
	...

080065e4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b082      	sub	sp, #8
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d101      	bne.n	80065f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e057      	b.n	80066a6 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d102      	bne.n	8006608 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f7ff fa32 	bl	8005a6c <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2202      	movs	r2, #2
 800660c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681a      	ldr	r2, [r3, #0]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800661e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685a      	ldr	r2, [r3, #4]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	431a      	orrs	r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	431a      	orrs	r2, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	431a      	orrs	r2, r3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	695b      	ldr	r3, [r3, #20]
 800663a:	431a      	orrs	r2, r3
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	699b      	ldr	r3, [r3, #24]
 8006640:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006644:	431a      	orrs	r2, r3
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	69db      	ldr	r3, [r3, #28]
 800664a:	431a      	orrs	r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a1b      	ldr	r3, [r3, #32]
 8006650:	ea42 0103 	orr.w	r1, r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	430a      	orrs	r2, r1
 800665e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	0c1b      	lsrs	r3, r3, #16
 8006666:	f003 0104 	and.w	r1, r3, #4
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	430a      	orrs	r2, r1
 8006674:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800667e:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	69da      	ldr	r2, [r3, #28]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800668e:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8006690:	4b07      	ldr	r3, [pc, #28]	; (80066b0 <HAL_SPI_Init+0xcc>)
 8006692:	2200      	movs	r2, #0
 8006694:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 80066a4:	2300      	movs	r3, #0
}
 80066a6:	4618      	mov	r0, r3
 80066a8:	3708      	adds	r7, #8
 80066aa:	46bd      	mov	sp, r7
 80066ac:	bd80      	pop	{r7, pc}
 80066ae:	bf00      	nop
 80066b0:	20000f80 	.word	0x20000f80

080066b4 <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 80066b4:	b480      	push	{r7}
 80066b6:	b083      	sub	sp, #12
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  return (SPI_VALID_CRC_ERROR);
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);

  return (SPI_VALID_CRC_ERROR);
 80066bc:	2301      	movs	r3, #1
#endif
}
 80066be:	4618      	mov	r0, r3
 80066c0:	370c      	adds	r7, #12
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bc80      	pop	{r7}
 80066c6:	4770      	bx	lr

080066c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b082      	sub	sp, #8
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d101      	bne.n	80066da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	e01d      	b.n	8006716 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d106      	bne.n	80066f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 f815 	bl	800671e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2202      	movs	r2, #2
 80066f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	3304      	adds	r3, #4
 8006704:	4619      	mov	r1, r3
 8006706:	4610      	mov	r0, r2
 8006708:	f000 f85c 	bl	80067c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3708      	adds	r7, #8
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}

0800671e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800671e:	b480      	push	{r7}
 8006720:	b083      	sub	sp, #12
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006726:	bf00      	nop
 8006728:	370c      	adds	r7, #12
 800672a:	46bd      	mov	sp, r7
 800672c:	bc80      	pop	{r7}
 800672e:	4770      	bx	lr

08006730 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006730:	b480      	push	{r7}
 8006732:	b085      	sub	sp, #20
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f042 0201 	orr.w	r2, r2, #1
 8006746:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f003 0307 	and.w	r3, r3, #7
 8006752:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2b06      	cmp	r3, #6
 8006758:	d007      	beq.n	800676a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f042 0201 	orr.w	r2, r2, #1
 8006768:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3714      	adds	r7, #20
 8006770:	46bd      	mov	sp, r7
 8006772:	bc80      	pop	{r7}
 8006774:	4770      	bx	lr

08006776 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8006776:	b480      	push	{r7}
 8006778:	b083      	sub	sp, #12
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
 800677e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006786:	2b01      	cmp	r3, #1
 8006788:	d101      	bne.n	800678e <HAL_TIM_GenerateEvent+0x18>
 800678a:	2302      	movs	r3, #2
 800678c:	e014      	b.n	80067b8 <HAL_TIM_GenerateEvent+0x42>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2202      	movs	r2, #2
 800679a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	683a      	ldr	r2, [r7, #0]
 80067a4:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80067b6:	2300      	movs	r3, #0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	bc80      	pop	{r7}
 80067c0:	4770      	bx	lr
	...

080067c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b085      	sub	sp, #20
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a29      	ldr	r2, [pc, #164]	; (800687c <TIM_Base_SetConfig+0xb8>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d00b      	beq.n	80067f4 <TIM_Base_SetConfig+0x30>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067e2:	d007      	beq.n	80067f4 <TIM_Base_SetConfig+0x30>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	4a26      	ldr	r2, [pc, #152]	; (8006880 <TIM_Base_SetConfig+0xbc>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d003      	beq.n	80067f4 <TIM_Base_SetConfig+0x30>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a25      	ldr	r2, [pc, #148]	; (8006884 <TIM_Base_SetConfig+0xc0>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d108      	bne.n	8006806 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	4313      	orrs	r3, r2
 8006804:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a1c      	ldr	r2, [pc, #112]	; (800687c <TIM_Base_SetConfig+0xb8>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d00b      	beq.n	8006826 <TIM_Base_SetConfig+0x62>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006814:	d007      	beq.n	8006826 <TIM_Base_SetConfig+0x62>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a19      	ldr	r2, [pc, #100]	; (8006880 <TIM_Base_SetConfig+0xbc>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d003      	beq.n	8006826 <TIM_Base_SetConfig+0x62>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a18      	ldr	r2, [pc, #96]	; (8006884 <TIM_Base_SetConfig+0xc0>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d108      	bne.n	8006838 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800682c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	68fa      	ldr	r2, [r7, #12]
 8006834:	4313      	orrs	r3, r2
 8006836:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	695b      	ldr	r3, [r3, #20]
 8006842:	4313      	orrs	r3, r2
 8006844:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	68fa      	ldr	r2, [r7, #12]
 800684a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	689a      	ldr	r2, [r3, #8]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4a07      	ldr	r2, [pc, #28]	; (800687c <TIM_Base_SetConfig+0xb8>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d103      	bne.n	800686c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	691a      	ldr	r2, [r3, #16]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	615a      	str	r2, [r3, #20]
}
 8006872:	bf00      	nop
 8006874:	3714      	adds	r7, #20
 8006876:	46bd      	mov	sp, r7
 8006878:	bc80      	pop	{r7}
 800687a:	4770      	bx	lr
 800687c:	40012c00 	.word	0x40012c00
 8006880:	40000400 	.word	0x40000400
 8006884:	40000800 	.word	0x40000800

08006888 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006888:	b480      	push	{r7}
 800688a:	b085      	sub	sp, #20
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006898:	2b01      	cmp	r3, #1
 800689a:	d101      	bne.n	80068a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800689c:	2302      	movs	r3, #2
 800689e:	e032      	b.n	8006906 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2202      	movs	r2, #2
 80068ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68fa      	ldr	r2, [r7, #12]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068d8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	68ba      	ldr	r2, [r7, #8]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68fa      	ldr	r2, [r7, #12]
 80068ea:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68ba      	ldr	r2, [r7, #8]
 80068f2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3714      	adds	r7, #20
 800690a:	46bd      	mov	sp, r7
 800690c:	bc80      	pop	{r7}
 800690e:	4770      	bx	lr

08006910 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b082      	sub	sp, #8
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d101      	bne.n	8006922 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e03f      	b.n	80069a2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006928:	b2db      	uxtb	r3, r3
 800692a:	2b00      	cmp	r3, #0
 800692c:	d106      	bne.n	800693c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f7fb fe66 	bl	8002608 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2224      	movs	r2, #36	; 0x24
 8006940:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	68da      	ldr	r2, [r3, #12]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006952:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f000 fae3 	bl	8006f20 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	691a      	ldr	r2, [r3, #16]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006968:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	695a      	ldr	r2, [r3, #20]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006978:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68da      	ldr	r2, [r3, #12]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006988:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2220      	movs	r2, #32
 8006994:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2220      	movs	r2, #32
 800699c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3708      	adds	r7, #8
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}

080069aa <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069aa:	b480      	push	{r7}
 80069ac:	b085      	sub	sp, #20
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	60f8      	str	r0, [r7, #12]
 80069b2:	60b9      	str	r1, [r7, #8]
 80069b4:	4613      	mov	r3, r2
 80069b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	2b20      	cmp	r3, #32
 80069c2:	d130      	bne.n	8006a26 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d002      	beq.n	80069d0 <HAL_UART_Transmit_IT+0x26>
 80069ca:	88fb      	ldrh	r3, [r7, #6]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d101      	bne.n	80069d4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	e029      	b.n	8006a28 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d101      	bne.n	80069e2 <HAL_UART_Transmit_IT+0x38>
 80069de:	2302      	movs	r3, #2
 80069e0:	e022      	b.n	8006a28 <HAL_UART_Transmit_IT+0x7e>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	68ba      	ldr	r2, [r7, #8]
 80069ee:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	88fa      	ldrh	r2, [r7, #6]
 80069f4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	88fa      	ldrh	r2, [r7, #6]
 80069fa:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2200      	movs	r2, #0
 8006a00:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2221      	movs	r2, #33	; 0x21
 8006a06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68da      	ldr	r2, [r3, #12]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a20:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006a22:	2300      	movs	r3, #0
 8006a24:	e000      	b.n	8006a28 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006a26:	2302      	movs	r3, #2
  }
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3714      	adds	r7, #20
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bc80      	pop	{r7}
 8006a30:	4770      	bx	lr

08006a32 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b085      	sub	sp, #20
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	60f8      	str	r0, [r7, #12]
 8006a3a:	60b9      	str	r1, [r7, #8]
 8006a3c:	4613      	mov	r3, r2
 8006a3e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	2b20      	cmp	r3, #32
 8006a4a:	d140      	bne.n	8006ace <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d002      	beq.n	8006a58 <HAL_UART_Receive_IT+0x26>
 8006a52:	88fb      	ldrh	r3, [r7, #6]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d101      	bne.n	8006a5c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e039      	b.n	8006ad0 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d101      	bne.n	8006a6a <HAL_UART_Receive_IT+0x38>
 8006a66:	2302      	movs	r3, #2
 8006a68:	e032      	b.n	8006ad0 <HAL_UART_Receive_IT+0x9e>
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	68ba      	ldr	r2, [r7, #8]
 8006a76:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	88fa      	ldrh	r2, [r7, #6]
 8006a7c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	88fa      	ldrh	r2, [r7, #6]
 8006a82:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2200      	movs	r2, #0
 8006a88:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2222      	movs	r2, #34	; 0x22
 8006a8e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	68da      	ldr	r2, [r3, #12]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006aa8:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	695a      	ldr	r2, [r3, #20]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f042 0201 	orr.w	r2, r2, #1
 8006ab8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	68da      	ldr	r2, [r3, #12]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f042 0220 	orr.w	r2, r2, #32
 8006ac8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006aca:	2300      	movs	r3, #0
 8006acc:	e000      	b.n	8006ad0 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006ace:	2302      	movs	r3, #2
  }
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	3714      	adds	r7, #20
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bc80      	pop	{r7}
 8006ad8:	4770      	bx	lr
	...

08006adc <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b088      	sub	sp, #32
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	68db      	ldr	r3, [r3, #12]
 8006af2:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8006afc:	2300      	movs	r3, #0
 8006afe:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006b00:	2300      	movs	r3, #0
 8006b02:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	f003 030f 	and.w	r3, r3, #15
 8006b0a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10d      	bne.n	8006b2e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	f003 0320 	and.w	r3, r3, #32
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d008      	beq.n	8006b2e <HAL_UART_IRQHandler+0x52>
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	f003 0320 	and.w	r3, r3, #32
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 f979 	bl	8006e1e <UART_Receive_IT>
      return;
 8006b2c:	e0cb      	b.n	8006cc6 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	f000 80ab 	beq.w	8006c8c <HAL_UART_IRQHandler+0x1b0>
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	f003 0301 	and.w	r3, r3, #1
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d105      	bne.n	8006b4c <HAL_UART_IRQHandler+0x70>
 8006b40:	69bb      	ldr	r3, [r7, #24]
 8006b42:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f000 80a0 	beq.w	8006c8c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	f003 0301 	and.w	r3, r3, #1
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d00a      	beq.n	8006b6c <HAL_UART_IRQHandler+0x90>
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d005      	beq.n	8006b6c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b64:	f043 0201 	orr.w	r2, r3, #1
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006b6c:	69fb      	ldr	r3, [r7, #28]
 8006b6e:	f003 0304 	and.w	r3, r3, #4
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d00a      	beq.n	8006b8c <HAL_UART_IRQHandler+0xb0>
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	f003 0301 	and.w	r3, r3, #1
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d005      	beq.n	8006b8c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b84:	f043 0202 	orr.w	r2, r3, #2
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	f003 0302 	and.w	r3, r3, #2
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d00a      	beq.n	8006bac <HAL_UART_IRQHandler+0xd0>
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	f003 0301 	and.w	r3, r3, #1
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d005      	beq.n	8006bac <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ba4:	f043 0204 	orr.w	r2, r3, #4
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006bac:	69fb      	ldr	r3, [r7, #28]
 8006bae:	f003 0308 	and.w	r3, r3, #8
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d00a      	beq.n	8006bcc <HAL_UART_IRQHandler+0xf0>
 8006bb6:	697b      	ldr	r3, [r7, #20]
 8006bb8:	f003 0301 	and.w	r3, r3, #1
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d005      	beq.n	8006bcc <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bc4:	f043 0208 	orr.w	r2, r3, #8
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d077      	beq.n	8006cc4 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	f003 0320 	and.w	r3, r3, #32
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d007      	beq.n	8006bee <HAL_UART_IRQHandler+0x112>
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	f003 0320 	and.w	r3, r3, #32
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d002      	beq.n	8006bee <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f000 f918 	bl	8006e1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	695b      	ldr	r3, [r3, #20]
 8006bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	bf14      	ite	ne
 8006bfc:	2301      	movne	r3, #1
 8006bfe:	2300      	moveq	r3, #0
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c08:	f003 0308 	and.w	r3, r3, #8
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d102      	bne.n	8006c16 <HAL_UART_IRQHandler+0x13a>
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d031      	beq.n	8006c7a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 f863 	bl	8006ce2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	695b      	ldr	r3, [r3, #20]
 8006c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d023      	beq.n	8006c72 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	695a      	ldr	r2, [r3, #20]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c38:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d013      	beq.n	8006c6a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c46:	4a21      	ldr	r2, [pc, #132]	; (8006ccc <HAL_UART_IRQHandler+0x1f0>)
 8006c48:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f7fd f97e 	bl	8003f50 <HAL_DMA_Abort_IT>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d016      	beq.n	8006c88 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c60:	687a      	ldr	r2, [r7, #4]
 8006c62:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006c64:	4610      	mov	r0, r2
 8006c66:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c68:	e00e      	b.n	8006c88 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f7fb fd88 	bl	8002780 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c70:	e00a      	b.n	8006c88 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f7fb fd84 	bl	8002780 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c78:	e006      	b.n	8006c88 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f7fb fd80 	bl	8002780 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2200      	movs	r2, #0
 8006c84:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006c86:	e01d      	b.n	8006cc4 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c88:	bf00      	nop
    return;
 8006c8a:	e01b      	b.n	8006cc4 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d008      	beq.n	8006ca8 <HAL_UART_IRQHandler+0x1cc>
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d003      	beq.n	8006ca8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 f84f 	bl	8006d44 <UART_Transmit_IT>
    return;
 8006ca6:	e00e      	b.n	8006cc6 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d009      	beq.n	8006cc6 <HAL_UART_IRQHandler+0x1ea>
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d004      	beq.n	8006cc6 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f000 f896 	bl	8006dee <UART_EndTransmit_IT>
    return;
 8006cc2:	e000      	b.n	8006cc6 <HAL_UART_IRQHandler+0x1ea>
    return;
 8006cc4:	bf00      	nop
  }
}
 8006cc6:	3720      	adds	r7, #32
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}
 8006ccc:	08006d1d 	.word	0x08006d1d

08006cd0 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006cd8:	bf00      	nop
 8006cda:	370c      	adds	r7, #12
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bc80      	pop	{r7}
 8006ce0:	4770      	bx	lr

08006ce2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	b083      	sub	sp, #12
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68da      	ldr	r2, [r3, #12]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006cf8:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	695a      	ldr	r2, [r3, #20]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f022 0201 	bic.w	r2, r2, #1
 8006d08:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2220      	movs	r2, #32
 8006d0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006d12:	bf00      	nop
 8006d14:	370c      	adds	r7, #12
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bc80      	pop	{r7}
 8006d1a:	4770      	bx	lr

08006d1c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d28:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2200      	movs	r2, #0
 8006d34:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8006d36:	68f8      	ldr	r0, [r7, #12]
 8006d38:	f7fb fd22 	bl	8002780 <HAL_UART_ErrorCallback>
}
 8006d3c:	bf00      	nop
 8006d3e:	3710      	adds	r7, #16
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b085      	sub	sp, #20
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006d52:	b2db      	uxtb	r3, r3
 8006d54:	2b21      	cmp	r3, #33	; 0x21
 8006d56:	d144      	bne.n	8006de2 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d60:	d11a      	bne.n	8006d98 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a1b      	ldr	r3, [r3, #32]
 8006d66:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	881b      	ldrh	r3, [r3, #0]
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d76:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	691b      	ldr	r3, [r3, #16]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d105      	bne.n	8006d8c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6a1b      	ldr	r3, [r3, #32]
 8006d84:	1c9a      	adds	r2, r3, #2
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	621a      	str	r2, [r3, #32]
 8006d8a:	e00e      	b.n	8006daa <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6a1b      	ldr	r3, [r3, #32]
 8006d90:	1c5a      	adds	r2, r3, #1
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	621a      	str	r2, [r3, #32]
 8006d96:	e008      	b.n	8006daa <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a1b      	ldr	r3, [r3, #32]
 8006d9c:	1c59      	adds	r1, r3, #1
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	6211      	str	r1, [r2, #32]
 8006da2:	781a      	ldrb	r2, [r3, #0]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	3b01      	subs	r3, #1
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	4619      	mov	r1, r3
 8006db8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d10f      	bne.n	8006dde <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68da      	ldr	r2, [r3, #12]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006dcc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68da      	ldr	r2, [r3, #12]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ddc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006dde:	2300      	movs	r3, #0
 8006de0:	e000      	b.n	8006de4 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006de2:	2302      	movs	r3, #2
  }
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3714      	adds	r7, #20
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bc80      	pop	{r7}
 8006dec:	4770      	bx	lr

08006dee <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006dee:	b580      	push	{r7, lr}
 8006df0:	b082      	sub	sp, #8
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	68da      	ldr	r2, [r3, #12]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e04:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2220      	movs	r2, #32
 8006e0a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f7ff ff5e 	bl	8006cd0 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3708      	adds	r7, #8
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}

08006e1e <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e1e:	b580      	push	{r7, lr}
 8006e20:	b084      	sub	sp, #16
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	2b22      	cmp	r3, #34	; 0x22
 8006e30:	d171      	bne.n	8006f16 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e3a:	d123      	bne.n	8006e84 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e40:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d10e      	bne.n	8006e68 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e60:	1c9a      	adds	r2, r3, #2
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	629a      	str	r2, [r3, #40]	; 0x28
 8006e66:	e029      	b.n	8006ebc <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e7c:	1c5a      	adds	r2, r3, #1
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	629a      	str	r2, [r3, #40]	; 0x28
 8006e82:	e01b      	b.n	8006ebc <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	691b      	ldr	r3, [r3, #16]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d10a      	bne.n	8006ea2 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	6858      	ldr	r0, [r3, #4]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e96:	1c59      	adds	r1, r3, #1
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	6291      	str	r1, [r2, #40]	; 0x28
 8006e9c:	b2c2      	uxtb	r2, r0
 8006e9e:	701a      	strb	r2, [r3, #0]
 8006ea0:	e00c      	b.n	8006ebc <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	b2da      	uxtb	r2, r3
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eae:	1c58      	adds	r0, r3, #1
 8006eb0:	6879      	ldr	r1, [r7, #4]
 8006eb2:	6288      	str	r0, [r1, #40]	; 0x28
 8006eb4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006eb8:	b2d2      	uxtb	r2, r2
 8006eba:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	4619      	mov	r1, r3
 8006eca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d120      	bne.n	8006f12 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68da      	ldr	r2, [r3, #12]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f022 0220 	bic.w	r2, r2, #32
 8006ede:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	68da      	ldr	r2, [r3, #12]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006eee:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	695a      	ldr	r2, [r3, #20]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f022 0201 	bic.w	r2, r2, #1
 8006efe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2220      	movs	r2, #32
 8006f04:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f7fb fb2b 	bl	8002564 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	e002      	b.n	8006f18 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006f12:	2300      	movs	r3, #0
 8006f14:	e000      	b.n	8006f18 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006f16:	2302      	movs	r3, #2
  }
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3710      	adds	r7, #16
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f20:	b5b0      	push	{r4, r5, r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	68da      	ldr	r2, [r3, #12]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	430a      	orrs	r2, r1
 8006f40:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	689a      	ldr	r2, [r3, #8]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	691b      	ldr	r3, [r3, #16]
 8006f4a:	431a      	orrs	r2, r3
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	695b      	ldr	r3, [r3, #20]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006f62:	f023 030c 	bic.w	r3, r3, #12
 8006f66:	687a      	ldr	r2, [r7, #4]
 8006f68:	6812      	ldr	r2, [r2, #0]
 8006f6a:	68f9      	ldr	r1, [r7, #12]
 8006f6c:	430b      	orrs	r3, r1
 8006f6e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	695b      	ldr	r3, [r3, #20]
 8006f76:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	699a      	ldr	r2, [r3, #24]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	430a      	orrs	r2, r1
 8006f84:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a6f      	ldr	r2, [pc, #444]	; (8007148 <UART_SetConfig+0x228>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d16b      	bne.n	8007068 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006f90:	f7fe fc84 	bl	800589c <HAL_RCC_GetPCLK2Freq>
 8006f94:	4602      	mov	r2, r0
 8006f96:	4613      	mov	r3, r2
 8006f98:	009b      	lsls	r3, r3, #2
 8006f9a:	4413      	add	r3, r2
 8006f9c:	009a      	lsls	r2, r3, #2
 8006f9e:	441a      	add	r2, r3
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006faa:	4a68      	ldr	r2, [pc, #416]	; (800714c <UART_SetConfig+0x22c>)
 8006fac:	fba2 2303 	umull	r2, r3, r2, r3
 8006fb0:	095b      	lsrs	r3, r3, #5
 8006fb2:	011c      	lsls	r4, r3, #4
 8006fb4:	f7fe fc72 	bl	800589c <HAL_RCC_GetPCLK2Freq>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	4613      	mov	r3, r2
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	4413      	add	r3, r2
 8006fc0:	009a      	lsls	r2, r3, #2
 8006fc2:	441a      	add	r2, r3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	fbb2 f5f3 	udiv	r5, r2, r3
 8006fce:	f7fe fc65 	bl	800589c <HAL_RCC_GetPCLK2Freq>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	009b      	lsls	r3, r3, #2
 8006fd8:	4413      	add	r3, r2
 8006fda:	009a      	lsls	r2, r3, #2
 8006fdc:	441a      	add	r2, r3
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe8:	4a58      	ldr	r2, [pc, #352]	; (800714c <UART_SetConfig+0x22c>)
 8006fea:	fba2 2303 	umull	r2, r3, r2, r3
 8006fee:	095b      	lsrs	r3, r3, #5
 8006ff0:	2264      	movs	r2, #100	; 0x64
 8006ff2:	fb02 f303 	mul.w	r3, r2, r3
 8006ff6:	1aeb      	subs	r3, r5, r3
 8006ff8:	011b      	lsls	r3, r3, #4
 8006ffa:	3332      	adds	r3, #50	; 0x32
 8006ffc:	4a53      	ldr	r2, [pc, #332]	; (800714c <UART_SetConfig+0x22c>)
 8006ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8007002:	095b      	lsrs	r3, r3, #5
 8007004:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007008:	441c      	add	r4, r3
 800700a:	f7fe fc47 	bl	800589c <HAL_RCC_GetPCLK2Freq>
 800700e:	4602      	mov	r2, r0
 8007010:	4613      	mov	r3, r2
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	4413      	add	r3, r2
 8007016:	009a      	lsls	r2, r3, #2
 8007018:	441a      	add	r2, r3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	fbb2 f5f3 	udiv	r5, r2, r3
 8007024:	f7fe fc3a 	bl	800589c <HAL_RCC_GetPCLK2Freq>
 8007028:	4602      	mov	r2, r0
 800702a:	4613      	mov	r3, r2
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	4413      	add	r3, r2
 8007030:	009a      	lsls	r2, r3, #2
 8007032:	441a      	add	r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	fbb2 f3f3 	udiv	r3, r2, r3
 800703e:	4a43      	ldr	r2, [pc, #268]	; (800714c <UART_SetConfig+0x22c>)
 8007040:	fba2 2303 	umull	r2, r3, r2, r3
 8007044:	095b      	lsrs	r3, r3, #5
 8007046:	2264      	movs	r2, #100	; 0x64
 8007048:	fb02 f303 	mul.w	r3, r2, r3
 800704c:	1aeb      	subs	r3, r5, r3
 800704e:	011b      	lsls	r3, r3, #4
 8007050:	3332      	adds	r3, #50	; 0x32
 8007052:	4a3e      	ldr	r2, [pc, #248]	; (800714c <UART_SetConfig+0x22c>)
 8007054:	fba2 2303 	umull	r2, r3, r2, r3
 8007058:	095b      	lsrs	r3, r3, #5
 800705a:	f003 020f 	and.w	r2, r3, #15
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4422      	add	r2, r4
 8007064:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8007066:	e06a      	b.n	800713e <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8007068:	f7fe fc04 	bl	8005874 <HAL_RCC_GetPCLK1Freq>
 800706c:	4602      	mov	r2, r0
 800706e:	4613      	mov	r3, r2
 8007070:	009b      	lsls	r3, r3, #2
 8007072:	4413      	add	r3, r2
 8007074:	009a      	lsls	r2, r3, #2
 8007076:	441a      	add	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	009b      	lsls	r3, r3, #2
 800707e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007082:	4a32      	ldr	r2, [pc, #200]	; (800714c <UART_SetConfig+0x22c>)
 8007084:	fba2 2303 	umull	r2, r3, r2, r3
 8007088:	095b      	lsrs	r3, r3, #5
 800708a:	011c      	lsls	r4, r3, #4
 800708c:	f7fe fbf2 	bl	8005874 <HAL_RCC_GetPCLK1Freq>
 8007090:	4602      	mov	r2, r0
 8007092:	4613      	mov	r3, r2
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	4413      	add	r3, r2
 8007098:	009a      	lsls	r2, r3, #2
 800709a:	441a      	add	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	fbb2 f5f3 	udiv	r5, r2, r3
 80070a6:	f7fe fbe5 	bl	8005874 <HAL_RCC_GetPCLK1Freq>
 80070aa:	4602      	mov	r2, r0
 80070ac:	4613      	mov	r3, r2
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	4413      	add	r3, r2
 80070b2:	009a      	lsls	r2, r3, #2
 80070b4:	441a      	add	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80070c0:	4a22      	ldr	r2, [pc, #136]	; (800714c <UART_SetConfig+0x22c>)
 80070c2:	fba2 2303 	umull	r2, r3, r2, r3
 80070c6:	095b      	lsrs	r3, r3, #5
 80070c8:	2264      	movs	r2, #100	; 0x64
 80070ca:	fb02 f303 	mul.w	r3, r2, r3
 80070ce:	1aeb      	subs	r3, r5, r3
 80070d0:	011b      	lsls	r3, r3, #4
 80070d2:	3332      	adds	r3, #50	; 0x32
 80070d4:	4a1d      	ldr	r2, [pc, #116]	; (800714c <UART_SetConfig+0x22c>)
 80070d6:	fba2 2303 	umull	r2, r3, r2, r3
 80070da:	095b      	lsrs	r3, r3, #5
 80070dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070e0:	441c      	add	r4, r3
 80070e2:	f7fe fbc7 	bl	8005874 <HAL_RCC_GetPCLK1Freq>
 80070e6:	4602      	mov	r2, r0
 80070e8:	4613      	mov	r3, r2
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	4413      	add	r3, r2
 80070ee:	009a      	lsls	r2, r3, #2
 80070f0:	441a      	add	r2, r3
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	fbb2 f5f3 	udiv	r5, r2, r3
 80070fc:	f7fe fbba 	bl	8005874 <HAL_RCC_GetPCLK1Freq>
 8007100:	4602      	mov	r2, r0
 8007102:	4613      	mov	r3, r2
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	4413      	add	r3, r2
 8007108:	009a      	lsls	r2, r3, #2
 800710a:	441a      	add	r2, r3
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	fbb2 f3f3 	udiv	r3, r2, r3
 8007116:	4a0d      	ldr	r2, [pc, #52]	; (800714c <UART_SetConfig+0x22c>)
 8007118:	fba2 2303 	umull	r2, r3, r2, r3
 800711c:	095b      	lsrs	r3, r3, #5
 800711e:	2264      	movs	r2, #100	; 0x64
 8007120:	fb02 f303 	mul.w	r3, r2, r3
 8007124:	1aeb      	subs	r3, r5, r3
 8007126:	011b      	lsls	r3, r3, #4
 8007128:	3332      	adds	r3, #50	; 0x32
 800712a:	4a08      	ldr	r2, [pc, #32]	; (800714c <UART_SetConfig+0x22c>)
 800712c:	fba2 2303 	umull	r2, r3, r2, r3
 8007130:	095b      	lsrs	r3, r3, #5
 8007132:	f003 020f 	and.w	r2, r3, #15
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4422      	add	r2, r4
 800713c:	609a      	str	r2, [r3, #8]
}
 800713e:	bf00      	nop
 8007140:	3710      	adds	r7, #16
 8007142:	46bd      	mov	sp, r7
 8007144:	bdb0      	pop	{r4, r5, r7, pc}
 8007146:	bf00      	nop
 8007148:	40013800 	.word	0x40013800
 800714c:	51eb851f 	.word	0x51eb851f

08007150 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007150:	b490      	push	{r4, r7}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800715a:	2300      	movs	r3, #0
 800715c:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800715e:	687a      	ldr	r2, [r7, #4]
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	781b      	ldrb	r3, [r3, #0]
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	4413      	add	r3, r2
 8007168:	881b      	ldrh	r3, [r3, #0]
 800716a:	b29b      	uxth	r3, r3
 800716c:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8007170:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007174:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	78db      	ldrb	r3, [r3, #3]
 800717a:	2b03      	cmp	r3, #3
 800717c:	d819      	bhi.n	80071b2 <USB_ActivateEndpoint+0x62>
 800717e:	a201      	add	r2, pc, #4	; (adr r2, 8007184 <USB_ActivateEndpoint+0x34>)
 8007180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007184:	08007195 	.word	0x08007195
 8007188:	080071a9 	.word	0x080071a9
 800718c:	080071b9 	.word	0x080071b9
 8007190:	0800719f 	.word	0x0800719f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007194:	89bb      	ldrh	r3, [r7, #12]
 8007196:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800719a:	81bb      	strh	r3, [r7, #12]
      break;
 800719c:	e00d      	b.n	80071ba <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800719e:	89bb      	ldrh	r3, [r7, #12]
 80071a0:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80071a4:	81bb      	strh	r3, [r7, #12]
      break;
 80071a6:	e008      	b.n	80071ba <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80071a8:	89bb      	ldrh	r3, [r7, #12]
 80071aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80071ae:	81bb      	strh	r3, [r7, #12]
      break;
 80071b0:	e003      	b.n	80071ba <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	73fb      	strb	r3, [r7, #15]
      break;
 80071b6:	e000      	b.n	80071ba <USB_ActivateEndpoint+0x6a>
      break;
 80071b8:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 80071ba:	687a      	ldr	r2, [r7, #4]
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	781b      	ldrb	r3, [r3, #0]
 80071c0:	009b      	lsls	r3, r3, #2
 80071c2:	441a      	add	r2, r3
 80071c4:	89bb      	ldrh	r3, [r7, #12]
 80071c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80071ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80071ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80071d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80071da:	687a      	ldr	r2, [r7, #4]
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	009b      	lsls	r3, r3, #2
 80071e2:	4413      	add	r3, r2
 80071e4:	881b      	ldrh	r3, [r3, #0]
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071f0:	b29a      	uxth	r2, r3
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	4313      	orrs	r3, r2
 80071fa:	b29c      	uxth	r4, r3
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	781b      	ldrb	r3, [r3, #0]
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	441a      	add	r2, r3
 8007206:	4b8a      	ldr	r3, [pc, #552]	; (8007430 <USB_ActivateEndpoint+0x2e0>)
 8007208:	4323      	orrs	r3, r4
 800720a:	b29b      	uxth	r3, r3
 800720c:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800720e:	683b      	ldr	r3, [r7, #0]
 8007210:	7b1b      	ldrb	r3, [r3, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	f040 8112 	bne.w	800743c <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	785b      	ldrb	r3, [r3, #1]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d067      	beq.n	80072f0 <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007220:	687c      	ldr	r4, [r7, #4]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007228:	b29b      	uxth	r3, r3
 800722a:	441c      	add	r4, r3
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	011b      	lsls	r3, r3, #4
 8007232:	4423      	add	r3, r4
 8007234:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007238:	461c      	mov	r4, r3
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	88db      	ldrh	r3, [r3, #6]
 800723e:	085b      	lsrs	r3, r3, #1
 8007240:	b29b      	uxth	r3, r3
 8007242:	005b      	lsls	r3, r3, #1
 8007244:	b29b      	uxth	r3, r3
 8007246:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007248:	687a      	ldr	r2, [r7, #4]
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	781b      	ldrb	r3, [r3, #0]
 800724e:	009b      	lsls	r3, r3, #2
 8007250:	4413      	add	r3, r2
 8007252:	881b      	ldrh	r3, [r3, #0]
 8007254:	b29c      	uxth	r4, r3
 8007256:	4623      	mov	r3, r4
 8007258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800725c:	2b00      	cmp	r3, #0
 800725e:	d014      	beq.n	800728a <USB_ActivateEndpoint+0x13a>
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	4413      	add	r3, r2
 800726a:	881b      	ldrh	r3, [r3, #0]
 800726c:	b29b      	uxth	r3, r3
 800726e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007276:	b29c      	uxth	r4, r3
 8007278:	687a      	ldr	r2, [r7, #4]
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	441a      	add	r2, r3
 8007282:	4b6c      	ldr	r3, [pc, #432]	; (8007434 <USB_ActivateEndpoint+0x2e4>)
 8007284:	4323      	orrs	r3, r4
 8007286:	b29b      	uxth	r3, r3
 8007288:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	78db      	ldrb	r3, [r3, #3]
 800728e:	2b01      	cmp	r3, #1
 8007290:	d018      	beq.n	80072c4 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4413      	add	r3, r2
 800729c:	881b      	ldrh	r3, [r3, #0]
 800729e:	b29b      	uxth	r3, r3
 80072a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072a8:	b29c      	uxth	r4, r3
 80072aa:	f084 0320 	eor.w	r3, r4, #32
 80072ae:	b29c      	uxth	r4, r3
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	441a      	add	r2, r3
 80072ba:	4b5d      	ldr	r3, [pc, #372]	; (8007430 <USB_ActivateEndpoint+0x2e0>)
 80072bc:	4323      	orrs	r3, r4
 80072be:	b29b      	uxth	r3, r3
 80072c0:	8013      	strh	r3, [r2, #0]
 80072c2:	e22b      	b.n	800771c <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80072c4:	687a      	ldr	r2, [r7, #4]
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	781b      	ldrb	r3, [r3, #0]
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	4413      	add	r3, r2
 80072ce:	881b      	ldrh	r3, [r3, #0]
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072da:	b29c      	uxth	r4, r3
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	009b      	lsls	r3, r3, #2
 80072e4:	441a      	add	r2, r3
 80072e6:	4b52      	ldr	r3, [pc, #328]	; (8007430 <USB_ActivateEndpoint+0x2e0>)
 80072e8:	4323      	orrs	r3, r4
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	8013      	strh	r3, [r2, #0]
 80072ee:	e215      	b.n	800771c <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80072f0:	687c      	ldr	r4, [r7, #4]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	441c      	add	r4, r3
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	781b      	ldrb	r3, [r3, #0]
 8007300:	011b      	lsls	r3, r3, #4
 8007302:	4423      	add	r3, r4
 8007304:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007308:	461c      	mov	r4, r3
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	88db      	ldrh	r3, [r3, #6]
 800730e:	085b      	lsrs	r3, r3, #1
 8007310:	b29b      	uxth	r3, r3
 8007312:	005b      	lsls	r3, r3, #1
 8007314:	b29b      	uxth	r3, r3
 8007316:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007318:	687c      	ldr	r4, [r7, #4]
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007320:	b29b      	uxth	r3, r3
 8007322:	441c      	add	r4, r3
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	011b      	lsls	r3, r3, #4
 800732a:	4423      	add	r3, r4
 800732c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007330:	461c      	mov	r4, r3
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	691b      	ldr	r3, [r3, #16]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d10e      	bne.n	8007358 <USB_ActivateEndpoint+0x208>
 800733a:	8823      	ldrh	r3, [r4, #0]
 800733c:	b29b      	uxth	r3, r3
 800733e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007342:	b29b      	uxth	r3, r3
 8007344:	8023      	strh	r3, [r4, #0]
 8007346:	8823      	ldrh	r3, [r4, #0]
 8007348:	b29b      	uxth	r3, r3
 800734a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800734e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007352:	b29b      	uxth	r3, r3
 8007354:	8023      	strh	r3, [r4, #0]
 8007356:	e02d      	b.n	80073b4 <USB_ActivateEndpoint+0x264>
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	691b      	ldr	r3, [r3, #16]
 800735c:	2b3e      	cmp	r3, #62	; 0x3e
 800735e:	d812      	bhi.n	8007386 <USB_ActivateEndpoint+0x236>
 8007360:	683b      	ldr	r3, [r7, #0]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	085b      	lsrs	r3, r3, #1
 8007366:	60bb      	str	r3, [r7, #8]
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	691b      	ldr	r3, [r3, #16]
 800736c:	f003 0301 	and.w	r3, r3, #1
 8007370:	2b00      	cmp	r3, #0
 8007372:	d002      	beq.n	800737a <USB_ActivateEndpoint+0x22a>
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	3301      	adds	r3, #1
 8007378:	60bb      	str	r3, [r7, #8]
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	b29b      	uxth	r3, r3
 800737e:	029b      	lsls	r3, r3, #10
 8007380:	b29b      	uxth	r3, r3
 8007382:	8023      	strh	r3, [r4, #0]
 8007384:	e016      	b.n	80073b4 <USB_ActivateEndpoint+0x264>
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	691b      	ldr	r3, [r3, #16]
 800738a:	095b      	lsrs	r3, r3, #5
 800738c:	60bb      	str	r3, [r7, #8]
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	691b      	ldr	r3, [r3, #16]
 8007392:	f003 031f 	and.w	r3, r3, #31
 8007396:	2b00      	cmp	r3, #0
 8007398:	d102      	bne.n	80073a0 <USB_ActivateEndpoint+0x250>
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	3b01      	subs	r3, #1
 800739e:	60bb      	str	r3, [r7, #8]
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	b29b      	uxth	r3, r3
 80073a4:	029b      	lsls	r3, r3, #10
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80073b4:	687a      	ldr	r2, [r7, #4]
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	781b      	ldrb	r3, [r3, #0]
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	4413      	add	r3, r2
 80073be:	881b      	ldrh	r3, [r3, #0]
 80073c0:	b29c      	uxth	r4, r3
 80073c2:	4623      	mov	r3, r4
 80073c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d014      	beq.n	80073f6 <USB_ActivateEndpoint+0x2a6>
 80073cc:	687a      	ldr	r2, [r7, #4]
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	009b      	lsls	r3, r3, #2
 80073d4:	4413      	add	r3, r2
 80073d6:	881b      	ldrh	r3, [r3, #0]
 80073d8:	b29b      	uxth	r3, r3
 80073da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073e2:	b29c      	uxth	r4, r3
 80073e4:	687a      	ldr	r2, [r7, #4]
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	441a      	add	r2, r3
 80073ee:	4b12      	ldr	r3, [pc, #72]	; (8007438 <USB_ActivateEndpoint+0x2e8>)
 80073f0:	4323      	orrs	r3, r4
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80073f6:	687a      	ldr	r2, [r7, #4]
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	009b      	lsls	r3, r3, #2
 80073fe:	4413      	add	r3, r2
 8007400:	881b      	ldrh	r3, [r3, #0]
 8007402:	b29b      	uxth	r3, r3
 8007404:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007408:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800740c:	b29c      	uxth	r4, r3
 800740e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007412:	b29c      	uxth	r4, r3
 8007414:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007418:	b29c      	uxth	r4, r3
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	781b      	ldrb	r3, [r3, #0]
 8007420:	009b      	lsls	r3, r3, #2
 8007422:	441a      	add	r2, r3
 8007424:	4b02      	ldr	r3, [pc, #8]	; (8007430 <USB_ActivateEndpoint+0x2e0>)
 8007426:	4323      	orrs	r3, r4
 8007428:	b29b      	uxth	r3, r3
 800742a:	8013      	strh	r3, [r2, #0]
 800742c:	e176      	b.n	800771c <USB_ActivateEndpoint+0x5cc>
 800742e:	bf00      	nop
 8007430:	ffff8080 	.word	0xffff8080
 8007434:	ffff80c0 	.word	0xffff80c0
 8007438:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 800743c:	687a      	ldr	r2, [r7, #4]
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	781b      	ldrb	r3, [r3, #0]
 8007442:	009b      	lsls	r3, r3, #2
 8007444:	4413      	add	r3, r2
 8007446:	881b      	ldrh	r3, [r3, #0]
 8007448:	b29b      	uxth	r3, r3
 800744a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800744e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007452:	b29c      	uxth	r4, r3
 8007454:	687a      	ldr	r2, [r7, #4]
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	781b      	ldrb	r3, [r3, #0]
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	441a      	add	r2, r3
 800745e:	4b96      	ldr	r3, [pc, #600]	; (80076b8 <USB_ActivateEndpoint+0x568>)
 8007460:	4323      	orrs	r3, r4
 8007462:	b29b      	uxth	r3, r3
 8007464:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007466:	687c      	ldr	r4, [r7, #4]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800746e:	b29b      	uxth	r3, r3
 8007470:	441c      	add	r4, r3
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	011b      	lsls	r3, r3, #4
 8007478:	4423      	add	r3, r4
 800747a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800747e:	461c      	mov	r4, r3
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	891b      	ldrh	r3, [r3, #8]
 8007484:	085b      	lsrs	r3, r3, #1
 8007486:	b29b      	uxth	r3, r3
 8007488:	005b      	lsls	r3, r3, #1
 800748a:	b29b      	uxth	r3, r3
 800748c:	8023      	strh	r3, [r4, #0]
 800748e:	687c      	ldr	r4, [r7, #4]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007496:	b29b      	uxth	r3, r3
 8007498:	441c      	add	r4, r3
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	011b      	lsls	r3, r3, #4
 80074a0:	4423      	add	r3, r4
 80074a2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80074a6:	461c      	mov	r4, r3
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	895b      	ldrh	r3, [r3, #10]
 80074ac:	085b      	lsrs	r3, r3, #1
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	005b      	lsls	r3, r3, #1
 80074b2:	b29b      	uxth	r3, r3
 80074b4:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	785b      	ldrb	r3, [r3, #1]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	f040 8088 	bne.w	80075d0 <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	009b      	lsls	r3, r3, #2
 80074c8:	4413      	add	r3, r2
 80074ca:	881b      	ldrh	r3, [r3, #0]
 80074cc:	b29c      	uxth	r4, r3
 80074ce:	4623      	mov	r3, r4
 80074d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d014      	beq.n	8007502 <USB_ActivateEndpoint+0x3b2>
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	781b      	ldrb	r3, [r3, #0]
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	4413      	add	r3, r2
 80074e2:	881b      	ldrh	r3, [r3, #0]
 80074e4:	b29b      	uxth	r3, r3
 80074e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80074ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ee:	b29c      	uxth	r4, r3
 80074f0:	687a      	ldr	r2, [r7, #4]
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	009b      	lsls	r3, r3, #2
 80074f8:	441a      	add	r2, r3
 80074fa:	4b70      	ldr	r3, [pc, #448]	; (80076bc <USB_ActivateEndpoint+0x56c>)
 80074fc:	4323      	orrs	r3, r4
 80074fe:	b29b      	uxth	r3, r3
 8007500:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	781b      	ldrb	r3, [r3, #0]
 8007508:	009b      	lsls	r3, r3, #2
 800750a:	4413      	add	r3, r2
 800750c:	881b      	ldrh	r3, [r3, #0]
 800750e:	b29c      	uxth	r4, r3
 8007510:	4623      	mov	r3, r4
 8007512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007516:	2b00      	cmp	r3, #0
 8007518:	d014      	beq.n	8007544 <USB_ActivateEndpoint+0x3f4>
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	4413      	add	r3, r2
 8007524:	881b      	ldrh	r3, [r3, #0]
 8007526:	b29b      	uxth	r3, r3
 8007528:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800752c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007530:	b29c      	uxth	r4, r3
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	781b      	ldrb	r3, [r3, #0]
 8007538:	009b      	lsls	r3, r3, #2
 800753a:	441a      	add	r2, r3
 800753c:	4b60      	ldr	r3, [pc, #384]	; (80076c0 <USB_ActivateEndpoint+0x570>)
 800753e:	4323      	orrs	r3, r4
 8007540:	b29b      	uxth	r3, r3
 8007542:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8007544:	687a      	ldr	r2, [r7, #4]
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	781b      	ldrb	r3, [r3, #0]
 800754a:	009b      	lsls	r3, r3, #2
 800754c:	4413      	add	r3, r2
 800754e:	881b      	ldrh	r3, [r3, #0]
 8007550:	b29b      	uxth	r3, r3
 8007552:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800755a:	b29c      	uxth	r4, r3
 800755c:	687a      	ldr	r2, [r7, #4]
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	781b      	ldrb	r3, [r3, #0]
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	441a      	add	r2, r3
 8007566:	4b56      	ldr	r3, [pc, #344]	; (80076c0 <USB_ActivateEndpoint+0x570>)
 8007568:	4323      	orrs	r3, r4
 800756a:	b29b      	uxth	r3, r3
 800756c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	781b      	ldrb	r3, [r3, #0]
 8007574:	009b      	lsls	r3, r3, #2
 8007576:	4413      	add	r3, r2
 8007578:	881b      	ldrh	r3, [r3, #0]
 800757a:	b29b      	uxth	r3, r3
 800757c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007580:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007584:	b29c      	uxth	r4, r3
 8007586:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800758a:	b29c      	uxth	r4, r3
 800758c:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007590:	b29c      	uxth	r4, r3
 8007592:	687a      	ldr	r2, [r7, #4]
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	781b      	ldrb	r3, [r3, #0]
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	441a      	add	r2, r3
 800759c:	4b49      	ldr	r3, [pc, #292]	; (80076c4 <USB_ActivateEndpoint+0x574>)
 800759e:	4323      	orrs	r3, r4
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	4413      	add	r3, r2
 80075ae:	881b      	ldrh	r3, [r3, #0]
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075ba:	b29c      	uxth	r4, r3
 80075bc:	687a      	ldr	r2, [r7, #4]
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	781b      	ldrb	r3, [r3, #0]
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	441a      	add	r2, r3
 80075c6:	4b3f      	ldr	r3, [pc, #252]	; (80076c4 <USB_ActivateEndpoint+0x574>)
 80075c8:	4323      	orrs	r3, r4
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	8013      	strh	r3, [r2, #0]
 80075ce:	e0a5      	b.n	800771c <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	781b      	ldrb	r3, [r3, #0]
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	4413      	add	r3, r2
 80075da:	881b      	ldrh	r3, [r3, #0]
 80075dc:	b29c      	uxth	r4, r3
 80075de:	4623      	mov	r3, r4
 80075e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d014      	beq.n	8007612 <USB_ActivateEndpoint+0x4c2>
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	009b      	lsls	r3, r3, #2
 80075f0:	4413      	add	r3, r2
 80075f2:	881b      	ldrh	r3, [r3, #0]
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075fe:	b29c      	uxth	r4, r3
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	441a      	add	r2, r3
 800760a:	4b2c      	ldr	r3, [pc, #176]	; (80076bc <USB_ActivateEndpoint+0x56c>)
 800760c:	4323      	orrs	r3, r4
 800760e:	b29b      	uxth	r3, r3
 8007610:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	009b      	lsls	r3, r3, #2
 800761a:	4413      	add	r3, r2
 800761c:	881b      	ldrh	r3, [r3, #0]
 800761e:	b29c      	uxth	r4, r3
 8007620:	4623      	mov	r3, r4
 8007622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007626:	2b00      	cmp	r3, #0
 8007628:	d014      	beq.n	8007654 <USB_ActivateEndpoint+0x504>
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	781b      	ldrb	r3, [r3, #0]
 8007630:	009b      	lsls	r3, r3, #2
 8007632:	4413      	add	r3, r2
 8007634:	881b      	ldrh	r3, [r3, #0]
 8007636:	b29b      	uxth	r3, r3
 8007638:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800763c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007640:	b29c      	uxth	r4, r3
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	441a      	add	r2, r3
 800764c:	4b1c      	ldr	r3, [pc, #112]	; (80076c0 <USB_ActivateEndpoint+0x570>)
 800764e:	4323      	orrs	r3, r4
 8007650:	b29b      	uxth	r3, r3
 8007652:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007654:	687a      	ldr	r2, [r7, #4]
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	781b      	ldrb	r3, [r3, #0]
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	4413      	add	r3, r2
 800765e:	881b      	ldrh	r3, [r3, #0]
 8007660:	b29b      	uxth	r3, r3
 8007662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800766a:	b29c      	uxth	r4, r3
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	009b      	lsls	r3, r3, #2
 8007674:	441a      	add	r2, r3
 8007676:	4b11      	ldr	r3, [pc, #68]	; (80076bc <USB_ActivateEndpoint+0x56c>)
 8007678:	4323      	orrs	r3, r4
 800767a:	b29b      	uxth	r3, r3
 800767c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	78db      	ldrb	r3, [r3, #3]
 8007682:	2b01      	cmp	r3, #1
 8007684:	d020      	beq.n	80076c8 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	781b      	ldrb	r3, [r3, #0]
 800768c:	009b      	lsls	r3, r3, #2
 800768e:	4413      	add	r3, r2
 8007690:	881b      	ldrh	r3, [r3, #0]
 8007692:	b29b      	uxth	r3, r3
 8007694:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007698:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800769c:	b29c      	uxth	r4, r3
 800769e:	f084 0320 	eor.w	r3, r4, #32
 80076a2:	b29c      	uxth	r4, r3
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	009b      	lsls	r3, r3, #2
 80076ac:	441a      	add	r2, r3
 80076ae:	4b05      	ldr	r3, [pc, #20]	; (80076c4 <USB_ActivateEndpoint+0x574>)
 80076b0:	4323      	orrs	r3, r4
 80076b2:	b29b      	uxth	r3, r3
 80076b4:	8013      	strh	r3, [r2, #0]
 80076b6:	e01c      	b.n	80076f2 <USB_ActivateEndpoint+0x5a2>
 80076b8:	ffff8180 	.word	0xffff8180
 80076bc:	ffffc080 	.word	0xffffc080
 80076c0:	ffff80c0 	.word	0xffff80c0
 80076c4:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	4413      	add	r3, r2
 80076d2:	881b      	ldrh	r3, [r3, #0]
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076de:	b29c      	uxth	r4, r3
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	441a      	add	r2, r3
 80076ea:	4b0f      	ldr	r3, [pc, #60]	; (8007728 <USB_ActivateEndpoint+0x5d8>)
 80076ec:	4323      	orrs	r3, r4
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80076f2:	687a      	ldr	r2, [r7, #4]
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	781b      	ldrb	r3, [r3, #0]
 80076f8:	009b      	lsls	r3, r3, #2
 80076fa:	4413      	add	r3, r2
 80076fc:	881b      	ldrh	r3, [r3, #0]
 80076fe:	b29b      	uxth	r3, r3
 8007700:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007704:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007708:	b29c      	uxth	r4, r3
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	441a      	add	r2, r3
 8007714:	4b04      	ldr	r3, [pc, #16]	; (8007728 <USB_ActivateEndpoint+0x5d8>)
 8007716:	4323      	orrs	r3, r4
 8007718:	b29b      	uxth	r3, r3
 800771a:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800771c:	7bfb      	ldrb	r3, [r7, #15]
}
 800771e:	4618      	mov	r0, r3
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bc90      	pop	{r4, r7}
 8007726:	4770      	bx	lr
 8007728:	ffff8080 	.word	0xffff8080

0800772c <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800772c:	b590      	push	{r4, r7, lr}
 800772e:	b08d      	sub	sp, #52	; 0x34
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	785b      	ldrb	r3, [r3, #1]
 800773a:	2b01      	cmp	r3, #1
 800773c:	f040 8160 	bne.w	8007a00 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	699a      	ldr	r2, [r3, #24]
 8007744:	683b      	ldr	r3, [r7, #0]
 8007746:	691b      	ldr	r3, [r3, #16]
 8007748:	429a      	cmp	r2, r3
 800774a:	d909      	bls.n	8007760 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	691b      	ldr	r3, [r3, #16]
 8007750:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	699a      	ldr	r2, [r3, #24]
 8007756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007758:	1ad2      	subs	r2, r2, r3
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	619a      	str	r2, [r3, #24]
 800775e:	e005      	b.n	800776c <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	699b      	ldr	r3, [r3, #24]
 8007764:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	2200      	movs	r2, #0
 800776a:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	7b1b      	ldrb	r3, [r3, #12]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d119      	bne.n	80077a8 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	6959      	ldr	r1, [r3, #20]
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	88da      	ldrh	r2, [r3, #6]
 800777c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800777e:	b29b      	uxth	r3, r3
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 fb8e 	bl	8007ea2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007786:	687c      	ldr	r4, [r7, #4]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800778e:	b29b      	uxth	r3, r3
 8007790:	441c      	add	r4, r3
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	781b      	ldrb	r3, [r3, #0]
 8007796:	011b      	lsls	r3, r3, #4
 8007798:	4423      	add	r3, r4
 800779a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800779e:	461c      	mov	r4, r3
 80077a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	8023      	strh	r3, [r4, #0]
 80077a6:	e10f      	b.n	80079c8 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80077a8:	687a      	ldr	r2, [r7, #4]
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	781b      	ldrb	r3, [r3, #0]
 80077ae:	009b      	lsls	r3, r3, #2
 80077b0:	4413      	add	r3, r2
 80077b2:	881b      	ldrh	r3, [r3, #0]
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d065      	beq.n	800788a <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80077be:	687c      	ldr	r4, [r7, #4]
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	785b      	ldrb	r3, [r3, #1]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d148      	bne.n	800785a <USB_EPStartXfer+0x12e>
 80077c8:	687c      	ldr	r4, [r7, #4]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	441c      	add	r4, r3
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	011b      	lsls	r3, r3, #4
 80077da:	4423      	add	r3, r4
 80077dc:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80077e0:	461c      	mov	r4, r3
 80077e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d10e      	bne.n	8007806 <USB_EPStartXfer+0xda>
 80077e8:	8823      	ldrh	r3, [r4, #0]
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	8023      	strh	r3, [r4, #0]
 80077f4:	8823      	ldrh	r3, [r4, #0]
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007800:	b29b      	uxth	r3, r3
 8007802:	8023      	strh	r3, [r4, #0]
 8007804:	e03d      	b.n	8007882 <USB_EPStartXfer+0x156>
 8007806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007808:	2b3e      	cmp	r3, #62	; 0x3e
 800780a:	d810      	bhi.n	800782e <USB_EPStartXfer+0x102>
 800780c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800780e:	085b      	lsrs	r3, r3, #1
 8007810:	627b      	str	r3, [r7, #36]	; 0x24
 8007812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007814:	f003 0301 	and.w	r3, r3, #1
 8007818:	2b00      	cmp	r3, #0
 800781a:	d002      	beq.n	8007822 <USB_EPStartXfer+0xf6>
 800781c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781e:	3301      	adds	r3, #1
 8007820:	627b      	str	r3, [r7, #36]	; 0x24
 8007822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007824:	b29b      	uxth	r3, r3
 8007826:	029b      	lsls	r3, r3, #10
 8007828:	b29b      	uxth	r3, r3
 800782a:	8023      	strh	r3, [r4, #0]
 800782c:	e029      	b.n	8007882 <USB_EPStartXfer+0x156>
 800782e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007830:	095b      	lsrs	r3, r3, #5
 8007832:	627b      	str	r3, [r7, #36]	; 0x24
 8007834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007836:	f003 031f 	and.w	r3, r3, #31
 800783a:	2b00      	cmp	r3, #0
 800783c:	d102      	bne.n	8007844 <USB_EPStartXfer+0x118>
 800783e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007840:	3b01      	subs	r3, #1
 8007842:	627b      	str	r3, [r7, #36]	; 0x24
 8007844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007846:	b29b      	uxth	r3, r3
 8007848:	029b      	lsls	r3, r3, #10
 800784a:	b29b      	uxth	r3, r3
 800784c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007850:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007854:	b29b      	uxth	r3, r3
 8007856:	8023      	strh	r3, [r4, #0]
 8007858:	e013      	b.n	8007882 <USB_EPStartXfer+0x156>
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	785b      	ldrb	r3, [r3, #1]
 800785e:	2b01      	cmp	r3, #1
 8007860:	d10f      	bne.n	8007882 <USB_EPStartXfer+0x156>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007868:	b29b      	uxth	r3, r3
 800786a:	441c      	add	r4, r3
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	781b      	ldrb	r3, [r3, #0]
 8007870:	011b      	lsls	r3, r3, #4
 8007872:	4423      	add	r3, r4
 8007874:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007878:	60fb      	str	r3, [r7, #12]
 800787a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800787c:	b29a      	uxth	r2, r3
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	895b      	ldrh	r3, [r3, #10]
 8007886:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007888:	e063      	b.n	8007952 <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	785b      	ldrb	r3, [r3, #1]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d148      	bne.n	8007924 <USB_EPStartXfer+0x1f8>
 8007892:	687c      	ldr	r4, [r7, #4]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800789a:	b29b      	uxth	r3, r3
 800789c:	441c      	add	r4, r3
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	781b      	ldrb	r3, [r3, #0]
 80078a2:	011b      	lsls	r3, r3, #4
 80078a4:	4423      	add	r3, r4
 80078a6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80078aa:	461c      	mov	r4, r3
 80078ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d10e      	bne.n	80078d0 <USB_EPStartXfer+0x1a4>
 80078b2:	8823      	ldrh	r3, [r4, #0]
 80078b4:	b29b      	uxth	r3, r3
 80078b6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	8023      	strh	r3, [r4, #0]
 80078be:	8823      	ldrh	r3, [r4, #0]
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	8023      	strh	r3, [r4, #0]
 80078ce:	e03d      	b.n	800794c <USB_EPStartXfer+0x220>
 80078d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d2:	2b3e      	cmp	r3, #62	; 0x3e
 80078d4:	d810      	bhi.n	80078f8 <USB_EPStartXfer+0x1cc>
 80078d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078d8:	085b      	lsrs	r3, r3, #1
 80078da:	623b      	str	r3, [r7, #32]
 80078dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078de:	f003 0301 	and.w	r3, r3, #1
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d002      	beq.n	80078ec <USB_EPStartXfer+0x1c0>
 80078e6:	6a3b      	ldr	r3, [r7, #32]
 80078e8:	3301      	adds	r3, #1
 80078ea:	623b      	str	r3, [r7, #32]
 80078ec:	6a3b      	ldr	r3, [r7, #32]
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	029b      	lsls	r3, r3, #10
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	8023      	strh	r3, [r4, #0]
 80078f6:	e029      	b.n	800794c <USB_EPStartXfer+0x220>
 80078f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078fa:	095b      	lsrs	r3, r3, #5
 80078fc:	623b      	str	r3, [r7, #32]
 80078fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007900:	f003 031f 	and.w	r3, r3, #31
 8007904:	2b00      	cmp	r3, #0
 8007906:	d102      	bne.n	800790e <USB_EPStartXfer+0x1e2>
 8007908:	6a3b      	ldr	r3, [r7, #32]
 800790a:	3b01      	subs	r3, #1
 800790c:	623b      	str	r3, [r7, #32]
 800790e:	6a3b      	ldr	r3, [r7, #32]
 8007910:	b29b      	uxth	r3, r3
 8007912:	029b      	lsls	r3, r3, #10
 8007914:	b29b      	uxth	r3, r3
 8007916:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800791a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800791e:	b29b      	uxth	r3, r3
 8007920:	8023      	strh	r3, [r4, #0]
 8007922:	e013      	b.n	800794c <USB_EPStartXfer+0x220>
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	785b      	ldrb	r3, [r3, #1]
 8007928:	2b01      	cmp	r3, #1
 800792a:	d10f      	bne.n	800794c <USB_EPStartXfer+0x220>
 800792c:	687c      	ldr	r4, [r7, #4]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007934:	b29b      	uxth	r3, r3
 8007936:	441c      	add	r4, r3
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	011b      	lsls	r3, r3, #4
 800793e:	4423      	add	r3, r4
 8007940:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007944:	461c      	mov	r4, r3
 8007946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007948:	b29b      	uxth	r3, r3
 800794a:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	891b      	ldrh	r3, [r3, #8]
 8007950:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	6959      	ldr	r1, [r3, #20]
 8007956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007958:	b29b      	uxth	r3, r3
 800795a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 faa0 	bl	8007ea2 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	785b      	ldrb	r3, [r3, #1]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d115      	bne.n	8007996 <USB_EPStartXfer+0x26a>
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	781b      	ldrb	r3, [r3, #0]
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	4413      	add	r3, r2
 8007974:	881b      	ldrh	r3, [r3, #0]
 8007976:	b29b      	uxth	r3, r3
 8007978:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800797c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007980:	b29c      	uxth	r4, r3
 8007982:	687a      	ldr	r2, [r7, #4]
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	781b      	ldrb	r3, [r3, #0]
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	441a      	add	r2, r3
 800798c:	4b9a      	ldr	r3, [pc, #616]	; (8007bf8 <USB_EPStartXfer+0x4cc>)
 800798e:	4323      	orrs	r3, r4
 8007990:	b29b      	uxth	r3, r3
 8007992:	8013      	strh	r3, [r2, #0]
 8007994:	e018      	b.n	80079c8 <USB_EPStartXfer+0x29c>
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	785b      	ldrb	r3, [r3, #1]
 800799a:	2b01      	cmp	r3, #1
 800799c:	d114      	bne.n	80079c8 <USB_EPStartXfer+0x29c>
 800799e:	687a      	ldr	r2, [r7, #4]
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	009b      	lsls	r3, r3, #2
 80079a6:	4413      	add	r3, r2
 80079a8:	881b      	ldrh	r3, [r3, #0]
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079b4:	b29c      	uxth	r4, r3
 80079b6:	687a      	ldr	r2, [r7, #4]
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	781b      	ldrb	r3, [r3, #0]
 80079bc:	009b      	lsls	r3, r3, #2
 80079be:	441a      	add	r2, r3
 80079c0:	4b8e      	ldr	r3, [pc, #568]	; (8007bfc <USB_EPStartXfer+0x4d0>)
 80079c2:	4323      	orrs	r3, r4
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	781b      	ldrb	r3, [r3, #0]
 80079ce:	009b      	lsls	r3, r3, #2
 80079d0:	4413      	add	r3, r2
 80079d2:	881b      	ldrh	r3, [r3, #0]
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079de:	b29c      	uxth	r4, r3
 80079e0:	f084 0310 	eor.w	r3, r4, #16
 80079e4:	b29c      	uxth	r4, r3
 80079e6:	f084 0320 	eor.w	r3, r4, #32
 80079ea:	b29c      	uxth	r4, r3
 80079ec:	687a      	ldr	r2, [r7, #4]
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	441a      	add	r2, r3
 80079f6:	4b82      	ldr	r3, [pc, #520]	; (8007c00 <USB_EPStartXfer+0x4d4>)
 80079f8:	4323      	orrs	r3, r4
 80079fa:	b29b      	uxth	r3, r3
 80079fc:	8013      	strh	r3, [r2, #0]
 80079fe:	e146      	b.n	8007c8e <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	699a      	ldr	r2, [r3, #24]
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	691b      	ldr	r3, [r3, #16]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d909      	bls.n	8007a20 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	691b      	ldr	r3, [r3, #16]
 8007a10:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	699a      	ldr	r2, [r3, #24]
 8007a16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a18:	1ad2      	subs	r2, r2, r3
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	619a      	str	r2, [r3, #24]
 8007a1e:	e005      	b.n	8007a2c <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	699b      	ldr	r3, [r3, #24]
 8007a24:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	7b1b      	ldrb	r3, [r3, #12]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d148      	bne.n	8007ac6 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007a34:	687c      	ldr	r4, [r7, #4]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a3c:	b29b      	uxth	r3, r3
 8007a3e:	441c      	add	r4, r3
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	781b      	ldrb	r3, [r3, #0]
 8007a44:	011b      	lsls	r3, r3, #4
 8007a46:	4423      	add	r3, r4
 8007a48:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007a4c:	461c      	mov	r4, r3
 8007a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10e      	bne.n	8007a72 <USB_EPStartXfer+0x346>
 8007a54:	8823      	ldrh	r3, [r4, #0]
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	8023      	strh	r3, [r4, #0]
 8007a60:	8823      	ldrh	r3, [r4, #0]
 8007a62:	b29b      	uxth	r3, r3
 8007a64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	8023      	strh	r3, [r4, #0]
 8007a70:	e0f2      	b.n	8007c58 <USB_EPStartXfer+0x52c>
 8007a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a74:	2b3e      	cmp	r3, #62	; 0x3e
 8007a76:	d810      	bhi.n	8007a9a <USB_EPStartXfer+0x36e>
 8007a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a7a:	085b      	lsrs	r3, r3, #1
 8007a7c:	61fb      	str	r3, [r7, #28]
 8007a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a80:	f003 0301 	and.w	r3, r3, #1
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d002      	beq.n	8007a8e <USB_EPStartXfer+0x362>
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	61fb      	str	r3, [r7, #28]
 8007a8e:	69fb      	ldr	r3, [r7, #28]
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	029b      	lsls	r3, r3, #10
 8007a94:	b29b      	uxth	r3, r3
 8007a96:	8023      	strh	r3, [r4, #0]
 8007a98:	e0de      	b.n	8007c58 <USB_EPStartXfer+0x52c>
 8007a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a9c:	095b      	lsrs	r3, r3, #5
 8007a9e:	61fb      	str	r3, [r7, #28]
 8007aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aa2:	f003 031f 	and.w	r3, r3, #31
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d102      	bne.n	8007ab0 <USB_EPStartXfer+0x384>
 8007aaa:	69fb      	ldr	r3, [r7, #28]
 8007aac:	3b01      	subs	r3, #1
 8007aae:	61fb      	str	r3, [r7, #28]
 8007ab0:	69fb      	ldr	r3, [r7, #28]
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	029b      	lsls	r3, r3, #10
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007abc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	8023      	strh	r3, [r4, #0]
 8007ac4:	e0c8      	b.n	8007c58 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	785b      	ldrb	r3, [r3, #1]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d148      	bne.n	8007b60 <USB_EPStartXfer+0x434>
 8007ace:	687c      	ldr	r4, [r7, #4]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	441c      	add	r4, r3
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	011b      	lsls	r3, r3, #4
 8007ae0:	4423      	add	r3, r4
 8007ae2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007ae6:	461c      	mov	r4, r3
 8007ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d10e      	bne.n	8007b0c <USB_EPStartXfer+0x3e0>
 8007aee:	8823      	ldrh	r3, [r4, #0]
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	8023      	strh	r3, [r4, #0]
 8007afa:	8823      	ldrh	r3, [r4, #0]
 8007afc:	b29b      	uxth	r3, r3
 8007afe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	8023      	strh	r3, [r4, #0]
 8007b0a:	e03d      	b.n	8007b88 <USB_EPStartXfer+0x45c>
 8007b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b0e:	2b3e      	cmp	r3, #62	; 0x3e
 8007b10:	d810      	bhi.n	8007b34 <USB_EPStartXfer+0x408>
 8007b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b14:	085b      	lsrs	r3, r3, #1
 8007b16:	61bb      	str	r3, [r7, #24]
 8007b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b1a:	f003 0301 	and.w	r3, r3, #1
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d002      	beq.n	8007b28 <USB_EPStartXfer+0x3fc>
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	3301      	adds	r3, #1
 8007b26:	61bb      	str	r3, [r7, #24]
 8007b28:	69bb      	ldr	r3, [r7, #24]
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	029b      	lsls	r3, r3, #10
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	8023      	strh	r3, [r4, #0]
 8007b32:	e029      	b.n	8007b88 <USB_EPStartXfer+0x45c>
 8007b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b36:	095b      	lsrs	r3, r3, #5
 8007b38:	61bb      	str	r3, [r7, #24]
 8007b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b3c:	f003 031f 	and.w	r3, r3, #31
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d102      	bne.n	8007b4a <USB_EPStartXfer+0x41e>
 8007b44:	69bb      	ldr	r3, [r7, #24]
 8007b46:	3b01      	subs	r3, #1
 8007b48:	61bb      	str	r3, [r7, #24]
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	029b      	lsls	r3, r3, #10
 8007b50:	b29b      	uxth	r3, r3
 8007b52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	8023      	strh	r3, [r4, #0]
 8007b5e:	e013      	b.n	8007b88 <USB_EPStartXfer+0x45c>
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	785b      	ldrb	r3, [r3, #1]
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d10f      	bne.n	8007b88 <USB_EPStartXfer+0x45c>
 8007b68:	687c      	ldr	r4, [r7, #4]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	441c      	add	r4, r3
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	011b      	lsls	r3, r3, #4
 8007b7a:	4423      	add	r3, r4
 8007b7c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007b80:	461c      	mov	r4, r3
 8007b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b84:	b29b      	uxth	r3, r3
 8007b86:	8023      	strh	r3, [r4, #0]
 8007b88:	687c      	ldr	r4, [r7, #4]
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	785b      	ldrb	r3, [r3, #1]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d14e      	bne.n	8007c30 <USB_EPStartXfer+0x504>
 8007b92:	687c      	ldr	r4, [r7, #4]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	441c      	add	r4, r3
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	781b      	ldrb	r3, [r3, #0]
 8007ba2:	011b      	lsls	r3, r3, #4
 8007ba4:	4423      	add	r3, r4
 8007ba6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007baa:	461c      	mov	r4, r3
 8007bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d10e      	bne.n	8007bd0 <USB_EPStartXfer+0x4a4>
 8007bb2:	8823      	ldrh	r3, [r4, #0]
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	8023      	strh	r3, [r4, #0]
 8007bbe:	8823      	ldrh	r3, [r4, #0]
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bc6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	8023      	strh	r3, [r4, #0]
 8007bce:	e043      	b.n	8007c58 <USB_EPStartXfer+0x52c>
 8007bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd2:	2b3e      	cmp	r3, #62	; 0x3e
 8007bd4:	d816      	bhi.n	8007c04 <USB_EPStartXfer+0x4d8>
 8007bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd8:	085b      	lsrs	r3, r3, #1
 8007bda:	617b      	str	r3, [r7, #20]
 8007bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bde:	f003 0301 	and.w	r3, r3, #1
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d002      	beq.n	8007bec <USB_EPStartXfer+0x4c0>
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	3301      	adds	r3, #1
 8007bea:	617b      	str	r3, [r7, #20]
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	029b      	lsls	r3, r3, #10
 8007bf2:	b29b      	uxth	r3, r3
 8007bf4:	8023      	strh	r3, [r4, #0]
 8007bf6:	e02f      	b.n	8007c58 <USB_EPStartXfer+0x52c>
 8007bf8:	ffff80c0 	.word	0xffff80c0
 8007bfc:	ffffc080 	.word	0xffffc080
 8007c00:	ffff8080 	.word	0xffff8080
 8007c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c06:	095b      	lsrs	r3, r3, #5
 8007c08:	617b      	str	r3, [r7, #20]
 8007c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c0c:	f003 031f 	and.w	r3, r3, #31
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d102      	bne.n	8007c1a <USB_EPStartXfer+0x4ee>
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	3b01      	subs	r3, #1
 8007c18:	617b      	str	r3, [r7, #20]
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	029b      	lsls	r3, r3, #10
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	8023      	strh	r3, [r4, #0]
 8007c2e:	e013      	b.n	8007c58 <USB_EPStartXfer+0x52c>
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	785b      	ldrb	r3, [r3, #1]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d10f      	bne.n	8007c58 <USB_EPStartXfer+0x52c>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c3e:	b29b      	uxth	r3, r3
 8007c40:	441c      	add	r4, r3
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	011b      	lsls	r3, r3, #4
 8007c48:	4423      	add	r3, r4
 8007c4a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007c4e:	613b      	str	r3, [r7, #16]
 8007c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c52:	b29a      	uxth	r2, r3
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007c58:	687a      	ldr	r2, [r7, #4]
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	781b      	ldrb	r3, [r3, #0]
 8007c5e:	009b      	lsls	r3, r3, #2
 8007c60:	4413      	add	r3, r2
 8007c62:	881b      	ldrh	r3, [r3, #0]
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c6e:	b29c      	uxth	r4, r3
 8007c70:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007c74:	b29c      	uxth	r4, r3
 8007c76:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007c7a:	b29c      	uxth	r4, r3
 8007c7c:	687a      	ldr	r2, [r7, #4]
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	781b      	ldrb	r3, [r3, #0]
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	441a      	add	r2, r3
 8007c86:	4b04      	ldr	r3, [pc, #16]	; (8007c98 <USB_EPStartXfer+0x56c>)
 8007c88:	4323      	orrs	r3, r4
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007c8e:	2300      	movs	r3, #0
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3734      	adds	r7, #52	; 0x34
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd90      	pop	{r4, r7, pc}
 8007c98:	ffff8080 	.word	0xffff8080

08007c9c <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007c9c:	b490      	push	{r4, r7}
 8007c9e:	b082      	sub	sp, #8
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	785b      	ldrb	r3, [r3, #1]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d018      	beq.n	8007ce0 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	781b      	ldrb	r3, [r3, #0]
 8007cb4:	009b      	lsls	r3, r3, #2
 8007cb6:	4413      	add	r3, r2
 8007cb8:	881b      	ldrh	r3, [r3, #0]
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007cc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cc4:	b29c      	uxth	r4, r3
 8007cc6:	f084 0310 	eor.w	r3, r4, #16
 8007cca:	b29c      	uxth	r4, r3
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	781b      	ldrb	r3, [r3, #0]
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	441a      	add	r2, r3
 8007cd6:	4b11      	ldr	r3, [pc, #68]	; (8007d1c <USB_EPSetStall+0x80>)
 8007cd8:	4323      	orrs	r3, r4
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	8013      	strh	r3, [r2, #0]
 8007cde:	e017      	b.n	8007d10 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007ce0:	687a      	ldr	r2, [r7, #4]
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	781b      	ldrb	r3, [r3, #0]
 8007ce6:	009b      	lsls	r3, r3, #2
 8007ce8:	4413      	add	r3, r2
 8007cea:	881b      	ldrh	r3, [r3, #0]
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007cf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cf6:	b29c      	uxth	r4, r3
 8007cf8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007cfc:	b29c      	uxth	r4, r3
 8007cfe:	687a      	ldr	r2, [r7, #4]
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	781b      	ldrb	r3, [r3, #0]
 8007d04:	009b      	lsls	r3, r3, #2
 8007d06:	441a      	add	r2, r3
 8007d08:	4b04      	ldr	r3, [pc, #16]	; (8007d1c <USB_EPSetStall+0x80>)
 8007d0a:	4323      	orrs	r3, r4
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007d10:	2300      	movs	r3, #0
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3708      	adds	r7, #8
 8007d16:	46bd      	mov	sp, r7
 8007d18:	bc90      	pop	{r4, r7}
 8007d1a:	4770      	bx	lr
 8007d1c:	ffff8080 	.word	0xffff8080

08007d20 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007d20:	b490      	push	{r4, r7}
 8007d22:	b082      	sub	sp, #8
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	7b1b      	ldrb	r3, [r3, #12]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d17d      	bne.n	8007e2e <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	785b      	ldrb	r3, [r3, #1]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d03d      	beq.n	8007db6 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	781b      	ldrb	r3, [r3, #0]
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	4413      	add	r3, r2
 8007d44:	881b      	ldrh	r3, [r3, #0]
 8007d46:	b29c      	uxth	r4, r3
 8007d48:	4623      	mov	r3, r4
 8007d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d014      	beq.n	8007d7c <USB_EPClearStall+0x5c>
 8007d52:	687a      	ldr	r2, [r7, #4]
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	781b      	ldrb	r3, [r3, #0]
 8007d58:	009b      	lsls	r3, r3, #2
 8007d5a:	4413      	add	r3, r2
 8007d5c:	881b      	ldrh	r3, [r3, #0]
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d68:	b29c      	uxth	r4, r3
 8007d6a:	687a      	ldr	r2, [r7, #4]
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	781b      	ldrb	r3, [r3, #0]
 8007d70:	009b      	lsls	r3, r3, #2
 8007d72:	441a      	add	r2, r3
 8007d74:	4b31      	ldr	r3, [pc, #196]	; (8007e3c <USB_EPClearStall+0x11c>)
 8007d76:	4323      	orrs	r3, r4
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	78db      	ldrb	r3, [r3, #3]
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d054      	beq.n	8007e2e <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	781b      	ldrb	r3, [r3, #0]
 8007d8a:	009b      	lsls	r3, r3, #2
 8007d8c:	4413      	add	r3, r2
 8007d8e:	881b      	ldrh	r3, [r3, #0]
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d9a:	b29c      	uxth	r4, r3
 8007d9c:	f084 0320 	eor.w	r3, r4, #32
 8007da0:	b29c      	uxth	r4, r3
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	441a      	add	r2, r3
 8007dac:	4b24      	ldr	r3, [pc, #144]	; (8007e40 <USB_EPClearStall+0x120>)
 8007dae:	4323      	orrs	r3, r4
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	8013      	strh	r3, [r2, #0]
 8007db4:	e03b      	b.n	8007e2e <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	683b      	ldr	r3, [r7, #0]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	4413      	add	r3, r2
 8007dc0:	881b      	ldrh	r3, [r3, #0]
 8007dc2:	b29c      	uxth	r4, r3
 8007dc4:	4623      	mov	r3, r4
 8007dc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d014      	beq.n	8007df8 <USB_EPClearStall+0xd8>
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	881b      	ldrh	r3, [r3, #0]
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007de0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007de4:	b29c      	uxth	r4, r3
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	441a      	add	r2, r3
 8007df0:	4b14      	ldr	r3, [pc, #80]	; (8007e44 <USB_EPClearStall+0x124>)
 8007df2:	4323      	orrs	r3, r4
 8007df4:	b29b      	uxth	r3, r3
 8007df6:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007df8:	687a      	ldr	r2, [r7, #4]
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	781b      	ldrb	r3, [r3, #0]
 8007dfe:	009b      	lsls	r3, r3, #2
 8007e00:	4413      	add	r3, r2
 8007e02:	881b      	ldrh	r3, [r3, #0]
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e0e:	b29c      	uxth	r4, r3
 8007e10:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007e14:	b29c      	uxth	r4, r3
 8007e16:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007e1a:	b29c      	uxth	r4, r3
 8007e1c:	687a      	ldr	r2, [r7, #4]
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	441a      	add	r2, r3
 8007e26:	4b06      	ldr	r3, [pc, #24]	; (8007e40 <USB_EPClearStall+0x120>)
 8007e28:	4323      	orrs	r3, r4
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007e2e:	2300      	movs	r3, #0
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3708      	adds	r7, #8
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bc90      	pop	{r4, r7}
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop
 8007e3c:	ffff80c0 	.word	0xffff80c0
 8007e40:	ffff8080 	.word	0xffff8080
 8007e44:	ffffc080 	.word	0xffffc080

08007e48 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	460b      	mov	r3, r1
 8007e52:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007e54:	78fb      	ldrb	r3, [r7, #3]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d103      	bne.n	8007e62 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2280      	movs	r2, #128	; 0x80
 8007e5e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007e62:	2300      	movs	r3, #0
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	370c      	adds	r7, #12
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bc80      	pop	{r7}
 8007e6c:	4770      	bx	lr

08007e6e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007e6e:	b480      	push	{r7}
 8007e70:	b085      	sub	sp, #20
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007e80:	68fb      	ldr	r3, [r7, #12]
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3714      	adds	r7, #20
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bc80      	pop	{r7}
 8007e8a:	4770      	bx	lr

08007e8c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007e96:	2300      	movs	r3, #0
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	370c      	adds	r7, #12
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bc80      	pop	{r7}
 8007ea0:	4770      	bx	lr

08007ea2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007ea2:	b480      	push	{r7}
 8007ea4:	b08d      	sub	sp, #52	; 0x34
 8007ea6:	af00      	add	r7, sp, #0
 8007ea8:	60f8      	str	r0, [r7, #12]
 8007eaa:	60b9      	str	r1, [r7, #8]
 8007eac:	4611      	mov	r1, r2
 8007eae:	461a      	mov	r2, r3
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	80fb      	strh	r3, [r7, #6]
 8007eb4:	4613      	mov	r3, r2
 8007eb6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007eb8:	88bb      	ldrh	r3, [r7, #4]
 8007eba:	3301      	adds	r3, #1
 8007ebc:	085b      	lsrs	r3, r3, #1
 8007ebe:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007ec8:	88fb      	ldrh	r3, [r7, #6]
 8007eca:	005a      	lsls	r2, r3, #1
 8007ecc:	69fb      	ldr	r3, [r7, #28]
 8007ece:	4413      	add	r3, r2
 8007ed0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ed4:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
 8007ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007eda:	e01e      	b.n	8007f1a <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8007edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8007ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8007ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eea:	781b      	ldrb	r3, [r3, #0]
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	021b      	lsls	r3, r3, #8
 8007ef0:	b29b      	uxth	r3, r3
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	b29a      	uxth	r2, r3
 8007efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f00:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f04:	3302      	adds	r3, #2
 8007f06:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8007f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f0a:	3302      	adds	r3, #2
 8007f0c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8007f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f10:	3301      	adds	r3, #1
 8007f12:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8007f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f16:	3b01      	subs	r3, #1
 8007f18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d1dd      	bne.n	8007edc <USB_WritePMA+0x3a>
  }
}
 8007f20:	bf00      	nop
 8007f22:	bf00      	nop
 8007f24:	3734      	adds	r7, #52	; 0x34
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bc80      	pop	{r7}
 8007f2a:	4770      	bx	lr

08007f2c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b08b      	sub	sp, #44	; 0x2c
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	60f8      	str	r0, [r7, #12]
 8007f34:	60b9      	str	r1, [r7, #8]
 8007f36:	4611      	mov	r1, r2
 8007f38:	461a      	mov	r2, r3
 8007f3a:	460b      	mov	r3, r1
 8007f3c:	80fb      	strh	r3, [r7, #6]
 8007f3e:	4613      	mov	r3, r2
 8007f40:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007f42:	88bb      	ldrh	r3, [r7, #4]
 8007f44:	085b      	lsrs	r3, r3, #1
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007f52:	88fb      	ldrh	r3, [r7, #6]
 8007f54:	005a      	lsls	r2, r3, #1
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	4413      	add	r3, r2
 8007f5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007f5e:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8007f60:	69bb      	ldr	r3, [r7, #24]
 8007f62:	627b      	str	r3, [r7, #36]	; 0x24
 8007f64:	e01b      	b.n	8007f9e <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8007f66:	6a3b      	ldr	r3, [r7, #32]
 8007f68:	881b      	ldrh	r3, [r3, #0]
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007f6e:	6a3b      	ldr	r3, [r7, #32]
 8007f70:	3302      	adds	r3, #2
 8007f72:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	b2da      	uxtb	r2, r3
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	3301      	adds	r3, #1
 8007f80:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007f82:	693b      	ldr	r3, [r7, #16]
 8007f84:	0a1b      	lsrs	r3, r3, #8
 8007f86:	b2da      	uxtb	r2, r3
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007f8c:	69fb      	ldr	r3, [r7, #28]
 8007f8e:	3301      	adds	r3, #1
 8007f90:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007f92:	6a3b      	ldr	r3, [r7, #32]
 8007f94:	3302      	adds	r3, #2
 8007f96:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8007f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9a:	3b01      	subs	r3, #1
 8007f9c:	627b      	str	r3, [r7, #36]	; 0x24
 8007f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d1e0      	bne.n	8007f66 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8007fa4:	88bb      	ldrh	r3, [r7, #4]
 8007fa6:	f003 0301 	and.w	r3, r3, #1
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d007      	beq.n	8007fc0 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8007fb0:	6a3b      	ldr	r3, [r7, #32]
 8007fb2:	881b      	ldrh	r3, [r3, #0]
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	b2da      	uxtb	r2, r3
 8007fbc:	69fb      	ldr	r3, [r7, #28]
 8007fbe:	701a      	strb	r2, [r3, #0]
  }
}
 8007fc0:	bf00      	nop
 8007fc2:	372c      	adds	r7, #44	; 0x2c
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	bc80      	pop	{r7}
 8007fc8:	4770      	bx	lr
	...

08007fcc <USB_LP_CAN1_RX0_IRQHandler>:
  }
}


void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	af00      	add	r7, sp, #0
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8007fd0:	4802      	ldr	r0, [pc, #8]	; (8007fdc <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8007fd2:	f7fc fb32 	bl	800463a <HAL_PCD_IRQHandler>
}
 8007fd6:	bf00      	nop
 8007fd8:	bd80      	pop	{r7, pc}
 8007fda:	bf00      	nop
 8007fdc:	20001068 	.word	0x20001068

08007fe0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	af00      	add	r7, sp, #0

}
 8007fe4:	bf00      	nop
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bc80      	pop	{r7}
 8007fea:	4770      	bx	lr

08007fec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b082      	sub	sp, #8
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
	USBD_LL_SetupStage((USBD_HandleTypeDef*) hpcd->pData,
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
			(uint8_t *) hpcd->Setup);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f503 730c 	add.w	r3, r3, #560	; 0x230
	USBD_LL_SetupStage((USBD_HandleTypeDef*) hpcd->pData,
 8008000:	4619      	mov	r1, r3
 8008002:	4610      	mov	r0, r2
 8008004:	f000 f9e0 	bl	80083c8 <USBD_LL_SetupStage>
}
 8008008:	bf00      	nop
 800800a:	3708      	adds	r7, #8
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b082      	sub	sp, #8
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
 8008018:	460b      	mov	r3, r1
 800801a:	70fb      	strb	r3, [r7, #3]
	USBD_LL_DataOutStage((USBD_HandleTypeDef*) hpcd->pData, epnum,
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8008022:	78fb      	ldrb	r3, [r7, #3]
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	015b      	lsls	r3, r3, #5
 8008028:	4413      	add	r3, r2
 800802a:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800802e:	681a      	ldr	r2, [r3, #0]
 8008030:	78fb      	ldrb	r3, [r7, #3]
 8008032:	4619      	mov	r1, r3
 8008034:	f000 fa15 	bl	8008462 <USBD_LL_DataOutStage>
			hpcd->OUT_ep[epnum].xfer_buff);
}
 8008038:	bf00      	nop
 800803a:	3708      	adds	r7, #8
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}

08008040 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b082      	sub	sp, #8
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
 8008048:	460b      	mov	r3, r1
 800804a:	70fb      	strb	r3, [r7, #3]
	USBD_LL_DataInStage((USBD_HandleTypeDef*) hpcd->pData, epnum,
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8008052:	78fb      	ldrb	r3, [r7, #3]
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	015b      	lsls	r3, r3, #5
 8008058:	4413      	add	r3, r2
 800805a:	333c      	adds	r3, #60	; 0x3c
 800805c:	681a      	ldr	r2, [r3, #0]
 800805e:	78fb      	ldrb	r3, [r7, #3]
 8008060:	4619      	mov	r1, r3
 8008062:	f000 fa6f 	bl	8008544 <USBD_LL_DataInStage>
			hpcd->IN_ep[epnum].xfer_buff);
}
 8008066:	bf00      	nop
 8008068:	3708      	adds	r7, #8
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}

0800806e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800806e:	b580      	push	{r7, lr}
 8008070:	b082      	sub	sp, #8
 8008072:	af00      	add	r7, sp, #0
 8008074:	6078      	str	r0, [r7, #4]
	USBD_LL_SOF((USBD_HandleTypeDef*) hpcd->pData);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800807c:	4618      	mov	r0, r3
 800807e:	f000 fb7f 	bl	8008780 <USBD_LL_SOF>
}
 8008082:	bf00      	nop
 8008084:	3708      	adds	r7, #8
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}

0800808a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b084      	sub	sp, #16
 800808e:	af00      	add	r7, sp, #0
 8008090:	6078      	str	r0, [r7, #4]
	USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008092:	2301      	movs	r3, #1
 8008094:	73fb      	strb	r3, [r7, #15]

	if (hpcd->Init.speed == PCD_SPEED_FULL)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	689b      	ldr	r3, [r3, #8]
 800809a:	2b02      	cmp	r3, #2
 800809c:	d102      	bne.n	80080a4 <HAL_PCD_ResetCallback+0x1a>
	{
		speed = USBD_SPEED_FULL;
 800809e:	2301      	movs	r3, #1
 80080a0:	73fb      	strb	r3, [r7, #15]
 80080a2:	e001      	b.n	80080a8 <HAL_PCD_ResetCallback+0x1e>
	}
	else
	{
		Error_Handler();
 80080a4:	f7ff ff9c 	bl	8007fe0 <Error_Handler>
	}
	/* Set Speed. */
	USBD_LL_SetSpeed((USBD_HandleTypeDef*) hpcd->pData, speed);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80080ae:	7bfa      	ldrb	r2, [r7, #15]
 80080b0:	4611      	mov	r1, r2
 80080b2:	4618      	mov	r0, r3
 80080b4:	f000 fb2c 	bl	8008710 <USBD_LL_SetSpeed>

	/* Reset Device. */
	USBD_LL_Reset((USBD_HandleTypeDef*) hpcd->pData);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80080be:	4618      	mov	r0, r3
 80080c0:	f000 fae5 	bl	800868e <USBD_LL_Reset>
}
 80080c4:	bf00      	nop
 80080c6:	3710      	adds	r7, #16
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b082      	sub	sp, #8
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
	/* Inform USB library that core enters in suspend Mode. */
	USBD_LL_Suspend((USBD_HandleTypeDef*) hpcd->pData);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80080da:	4618      	mov	r0, r3
 80080dc:	f000 fb27 	bl	800872e <USBD_LL_Suspend>
	/* Enter in STOP mode. */
	/* USER CODE BEGIN 2 */
	if (hpcd->Init.low_power_enable)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	699b      	ldr	r3, [r3, #24]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d005      	beq.n	80080f4 <HAL_PCD_SuspendCallback+0x28>
	{
		/* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
		SCB->SCR |= (uint32_t) ((uint32_t) (SCB_SCR_SLEEPDEEP_Msk
 80080e8:	4b04      	ldr	r3, [pc, #16]	; (80080fc <HAL_PCD_SuspendCallback+0x30>)
 80080ea:	691b      	ldr	r3, [r3, #16]
 80080ec:	4a03      	ldr	r2, [pc, #12]	; (80080fc <HAL_PCD_SuspendCallback+0x30>)
 80080ee:	f043 0306 	orr.w	r3, r3, #6
 80080f2:	6113      	str	r3, [r2, #16]
				| SCB_SCR_SLEEPONEXIT_Msk));
	}
	/* USER CODE END 2 */
}
 80080f4:	bf00      	nop
 80080f6:	3708      	adds	r7, #8
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}
 80080fc:	e000ed00 	.word	0xe000ed00

08008100 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b082      	sub	sp, #8
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 3 */

	/* USER CODE END 3 */
	USBD_LL_Resume((USBD_HandleTypeDef*) hpcd->pData);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800810e:	4618      	mov	r0, r3
 8008110:	f000 fb21 	bl	8008756 <USBD_LL_Resume>
}
 8008114:	bf00      	nop
 8008116:	3708      	adds	r7, #8
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <USBD_LL_OpenEP>:
 * @param  ep_mps: Endpoint max packet size
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr,
		uint8_t ep_type, uint16_t ep_mps)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b084      	sub	sp, #16
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	4608      	mov	r0, r1
 8008126:	4611      	mov	r1, r2
 8008128:	461a      	mov	r2, r3
 800812a:	4603      	mov	r3, r0
 800812c:	70fb      	strb	r3, [r7, #3]
 800812e:	460b      	mov	r3, r1
 8008130:	70bb      	strb	r3, [r7, #2]
 8008132:	4613      	mov	r3, r2
 8008134:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef hal_status = HAL_OK;
 8008136:	2300      	movs	r3, #0
 8008138:	73fb      	strb	r3, [r7, #15]
	USBD_StatusTypeDef usb_status = USBD_OK;
 800813a:	2300      	movs	r3, #0
 800813c:	73bb      	strb	r3, [r7, #14]

	hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008144:	78bb      	ldrb	r3, [r7, #2]
 8008146:	883a      	ldrh	r2, [r7, #0]
 8008148:	78f9      	ldrb	r1, [r7, #3]
 800814a:	f7fc fba9 	bl	80048a0 <HAL_PCD_EP_Open>
 800814e:	4603      	mov	r3, r0
 8008150:	73fb      	strb	r3, [r7, #15]

	usb_status = USBD_Get_USB_Status(hal_status);
 8008152:	7bfb      	ldrb	r3, [r7, #15]
 8008154:	4618      	mov	r0, r3
 8008156:	f000 f8cf 	bl	80082f8 <USBD_Get_USB_Status>
 800815a:	4603      	mov	r3, r0
 800815c:	73bb      	strb	r3, [r7, #14]

	return usb_status;
 800815e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008160:	4618      	mov	r0, r3
 8008162:	3710      	adds	r7, #16
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}

08008168 <USBD_LL_StallEP>:
 * @param  pdev: Device handle
 * @param  ep_addr: Endpoint number
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008168:	b580      	push	{r7, lr}
 800816a:	b084      	sub	sp, #16
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	460b      	mov	r3, r1
 8008172:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef hal_status = HAL_OK;
 8008174:	2300      	movs	r3, #0
 8008176:	73fb      	strb	r3, [r7, #15]
	USBD_StatusTypeDef usb_status = USBD_OK;
 8008178:	2300      	movs	r3, #0
 800817a:	73bb      	strb	r3, [r7, #14]

	hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008182:	78fa      	ldrb	r2, [r7, #3]
 8008184:	4611      	mov	r1, r2
 8008186:	4618      	mov	r0, r3
 8008188:	f7fc fc5d 	bl	8004a46 <HAL_PCD_EP_SetStall>
 800818c:	4603      	mov	r3, r0
 800818e:	73fb      	strb	r3, [r7, #15]

	usb_status = USBD_Get_USB_Status(hal_status);
 8008190:	7bfb      	ldrb	r3, [r7, #15]
 8008192:	4618      	mov	r0, r3
 8008194:	f000 f8b0 	bl	80082f8 <USBD_Get_USB_Status>
 8008198:	4603      	mov	r3, r0
 800819a:	73bb      	strb	r3, [r7, #14]

	return usb_status;
 800819c:	7bbb      	ldrb	r3, [r7, #14]
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3710      	adds	r7, #16
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}

080081a6 <USBD_LL_ClearStallEP>:
 * @param  ep_addr: Endpoint number
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev,
		uint8_t ep_addr)
{
 80081a6:	b580      	push	{r7, lr}
 80081a8:	b084      	sub	sp, #16
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
 80081ae:	460b      	mov	r3, r1
 80081b0:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef hal_status = HAL_OK;
 80081b2:	2300      	movs	r3, #0
 80081b4:	73fb      	strb	r3, [r7, #15]
	USBD_StatusTypeDef usb_status = USBD_OK;
 80081b6:	2300      	movs	r3, #0
 80081b8:	73bb      	strb	r3, [r7, #14]

	hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80081c0:	78fa      	ldrb	r2, [r7, #3]
 80081c2:	4611      	mov	r1, r2
 80081c4:	4618      	mov	r0, r3
 80081c6:	f7fc fc98 	bl	8004afa <HAL_PCD_EP_ClrStall>
 80081ca:	4603      	mov	r3, r0
 80081cc:	73fb      	strb	r3, [r7, #15]

	usb_status = USBD_Get_USB_Status(hal_status);
 80081ce:	7bfb      	ldrb	r3, [r7, #15]
 80081d0:	4618      	mov	r0, r3
 80081d2:	f000 f891 	bl	80082f8 <USBD_Get_USB_Status>
 80081d6:	4603      	mov	r3, r0
 80081d8:	73bb      	strb	r3, [r7, #14]

	return usb_status;
 80081da:	7bbb      	ldrb	r3, [r7, #14]
}
 80081dc:	4618      	mov	r0, r3
 80081de:	3710      	adds	r7, #16
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}

080081e4 <USBD_LL_IsStallEP>:
 * @param  pdev: Device handle
 * @param  ep_addr: Endpoint number
 * @retval Stall (1: Yes, 0: No)
 */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b085      	sub	sp, #20
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
 80081ec:	460b      	mov	r3, r1
 80081ee:	70fb      	strb	r3, [r7, #3]
	PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80081f6:	60fb      	str	r3, [r7, #12]

	if ((ep_addr & 0x80) == 0x80)
 80081f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	da08      	bge.n	8008212 <USBD_LL_IsStallEP+0x2e>
	{
		return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008200:	78fb      	ldrb	r3, [r7, #3]
 8008202:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008206:	68fa      	ldr	r2, [r7, #12]
 8008208:	015b      	lsls	r3, r3, #5
 800820a:	4413      	add	r3, r2
 800820c:	332a      	adds	r3, #42	; 0x2a
 800820e:	781b      	ldrb	r3, [r3, #0]
 8008210:	e008      	b.n	8008224 <USBD_LL_IsStallEP+0x40>
	}
	else
	{
		return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008212:	78fb      	ldrb	r3, [r7, #3]
 8008214:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008218:	68fa      	ldr	r2, [r7, #12]
 800821a:	015b      	lsls	r3, r3, #5
 800821c:	4413      	add	r3, r2
 800821e:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8008222:	781b      	ldrb	r3, [r3, #0]
	}
}
 8008224:	4618      	mov	r0, r3
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	bc80      	pop	{r7}
 800822c:	4770      	bx	lr

0800822e <USBD_LL_SetUSBAddress>:
 * @param  dev_addr: Device address
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev,
		uint8_t dev_addr)
{
 800822e:	b580      	push	{r7, lr}
 8008230:	b084      	sub	sp, #16
 8008232:	af00      	add	r7, sp, #0
 8008234:	6078      	str	r0, [r7, #4]
 8008236:	460b      	mov	r3, r1
 8008238:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef hal_status = HAL_OK;
 800823a:	2300      	movs	r3, #0
 800823c:	73fb      	strb	r3, [r7, #15]
	USBD_StatusTypeDef usb_status = USBD_OK;
 800823e:	2300      	movs	r3, #0
 8008240:	73bb      	strb	r3, [r7, #14]

	hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008248:	78fa      	ldrb	r2, [r7, #3]
 800824a:	4611      	mov	r1, r2
 800824c:	4618      	mov	r0, r3
 800824e:	f7fc fb02 	bl	8004856 <HAL_PCD_SetAddress>
 8008252:	4603      	mov	r3, r0
 8008254:	73fb      	strb	r3, [r7, #15]

	usb_status = USBD_Get_USB_Status(hal_status);
 8008256:	7bfb      	ldrb	r3, [r7, #15]
 8008258:	4618      	mov	r0, r3
 800825a:	f000 f84d 	bl	80082f8 <USBD_Get_USB_Status>
 800825e:	4603      	mov	r3, r0
 8008260:	73bb      	strb	r3, [r7, #14]

	return usb_status;
 8008262:	7bbb      	ldrb	r3, [r7, #14]
}
 8008264:	4618      	mov	r0, r3
 8008266:	3710      	adds	r7, #16
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <USBD_LL_Transmit>:
 * @param  size: Data size
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr,
		uint8_t *pbuf, uint16_t size)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	60f8      	str	r0, [r7, #12]
 8008274:	607a      	str	r2, [r7, #4]
 8008276:	461a      	mov	r2, r3
 8008278:	460b      	mov	r3, r1
 800827a:	72fb      	strb	r3, [r7, #11]
 800827c:	4613      	mov	r3, r2
 800827e:	813b      	strh	r3, [r7, #8]
	HAL_StatusTypeDef hal_status = HAL_OK;
 8008280:	2300      	movs	r3, #0
 8008282:	75fb      	strb	r3, [r7, #23]
	USBD_StatusTypeDef usb_status = USBD_OK;
 8008284:	2300      	movs	r3, #0
 8008286:	75bb      	strb	r3, [r7, #22]

	hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800828e:	893b      	ldrh	r3, [r7, #8]
 8008290:	7af9      	ldrb	r1, [r7, #11]
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	f7fc fb9e 	bl	80049d4 <HAL_PCD_EP_Transmit>
 8008298:	4603      	mov	r3, r0
 800829a:	75fb      	strb	r3, [r7, #23]

	usb_status = USBD_Get_USB_Status(hal_status);
 800829c:	7dfb      	ldrb	r3, [r7, #23]
 800829e:	4618      	mov	r0, r3
 80082a0:	f000 f82a 	bl	80082f8 <USBD_Get_USB_Status>
 80082a4:	4603      	mov	r3, r0
 80082a6:	75bb      	strb	r3, [r7, #22]

	return usb_status;
 80082a8:	7dbb      	ldrb	r3, [r7, #22]
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3718      	adds	r7, #24
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}

080082b2 <USBD_LL_PrepareReceive>:
 * @param  size: Data size
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev,
		uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80082b2:	b580      	push	{r7, lr}
 80082b4:	b086      	sub	sp, #24
 80082b6:	af00      	add	r7, sp, #0
 80082b8:	60f8      	str	r0, [r7, #12]
 80082ba:	607a      	str	r2, [r7, #4]
 80082bc:	461a      	mov	r2, r3
 80082be:	460b      	mov	r3, r1
 80082c0:	72fb      	strb	r3, [r7, #11]
 80082c2:	4613      	mov	r3, r2
 80082c4:	813b      	strh	r3, [r7, #8]
	HAL_StatusTypeDef hal_status = HAL_OK;
 80082c6:	2300      	movs	r3, #0
 80082c8:	75fb      	strb	r3, [r7, #23]
	USBD_StatusTypeDef usb_status = USBD_OK;
 80082ca:	2300      	movs	r3, #0
 80082cc:	75bb      	strb	r3, [r7, #22]

	hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80082d4:	893b      	ldrh	r3, [r7, #8]
 80082d6:	7af9      	ldrb	r1, [r7, #11]
 80082d8:	687a      	ldr	r2, [r7, #4]
 80082da:	f7fc fb41 	bl	8004960 <HAL_PCD_EP_Receive>
 80082de:	4603      	mov	r3, r0
 80082e0:	75fb      	strb	r3, [r7, #23]

	usb_status = USBD_Get_USB_Status(hal_status);
 80082e2:	7dfb      	ldrb	r3, [r7, #23]
 80082e4:	4618      	mov	r0, r3
 80082e6:	f000 f807 	bl	80082f8 <USBD_Get_USB_Status>
 80082ea:	4603      	mov	r3, r0
 80082ec:	75bb      	strb	r3, [r7, #22]

	return usb_status;
 80082ee:	7dbb      	ldrb	r3, [r7, #22]
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3718      	adds	r7, #24
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <USBD_Get_USB_Status>:
 * @brief  Retuns the USB status depending on the HAL status:
 * @param  hal_status: HAL status
 * @retval USB status
 */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b085      	sub	sp, #20
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	4603      	mov	r3, r0
 8008300:	71fb      	strb	r3, [r7, #7]
	USBD_StatusTypeDef usb_status = USBD_OK;
 8008302:	2300      	movs	r3, #0
 8008304:	73fb      	strb	r3, [r7, #15]

	switch (hal_status)
 8008306:	79fb      	ldrb	r3, [r7, #7]
 8008308:	2b03      	cmp	r3, #3
 800830a:	d817      	bhi.n	800833c <USBD_Get_USB_Status+0x44>
 800830c:	a201      	add	r2, pc, #4	; (adr r2, 8008314 <USBD_Get_USB_Status+0x1c>)
 800830e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008312:	bf00      	nop
 8008314:	08008325 	.word	0x08008325
 8008318:	0800832b 	.word	0x0800832b
 800831c:	08008331 	.word	0x08008331
 8008320:	08008337 	.word	0x08008337
	{
	case HAL_OK:
		usb_status = USBD_OK;
 8008324:	2300      	movs	r3, #0
 8008326:	73fb      	strb	r3, [r7, #15]
		break;
 8008328:	e00b      	b.n	8008342 <USBD_Get_USB_Status+0x4a>
	case HAL_ERROR:
		usb_status = USBD_FAIL;
 800832a:	2302      	movs	r3, #2
 800832c:	73fb      	strb	r3, [r7, #15]
		break;
 800832e:	e008      	b.n	8008342 <USBD_Get_USB_Status+0x4a>
	case HAL_BUSY:
		usb_status = USBD_BUSY;
 8008330:	2301      	movs	r3, #1
 8008332:	73fb      	strb	r3, [r7, #15]
		break;
 8008334:	e005      	b.n	8008342 <USBD_Get_USB_Status+0x4a>
	case HAL_TIMEOUT:
		usb_status = USBD_FAIL;
 8008336:	2302      	movs	r3, #2
 8008338:	73fb      	strb	r3, [r7, #15]
		break;
 800833a:	e002      	b.n	8008342 <USBD_Get_USB_Status+0x4a>
	default:
		usb_status = USBD_FAIL;
 800833c:	2302      	movs	r3, #2
 800833e:	73fb      	strb	r3, [r7, #15]
		break;
 8008340:	bf00      	nop
	}
	return usb_status;
 8008342:	7bfb      	ldrb	r3, [r7, #15]
}
 8008344:	4618      	mov	r0, r3
 8008346:	3714      	adds	r7, #20
 8008348:	46bd      	mov	sp, r7
 800834a:	bc80      	pop	{r7}
 800834c:	4770      	bx	lr
 800834e:	bf00      	nop

08008350 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008358:	2300      	movs	r3, #0
}
 800835a:	4618      	mov	r0, r3
 800835c:	370c      	adds	r7, #12
 800835e:	46bd      	mov	sp, r7
 8008360:	bc80      	pop	{r7}
 8008362:	4770      	bx	lr

08008364 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008364:	b580      	push	{r7, lr}
 8008366:	b084      	sub	sp, #16
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
 800836c:	460b      	mov	r3, r1
 800836e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008370:	2302      	movs	r3, #2
 8008372:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800837a:	2b00      	cmp	r3, #0
 800837c:	d00c      	beq.n	8008398 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	78fa      	ldrb	r2, [r7, #3]
 8008388:	4611      	mov	r1, r2
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	4798      	blx	r3
 800838e:	4603      	mov	r3, r0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d101      	bne.n	8008398 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008394:	2300      	movs	r3, #0
 8008396:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008398:	7bfb      	ldrb	r3, [r7, #15]
}
 800839a:	4618      	mov	r0, r3
 800839c:	3710      	adds	r7, #16
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b082      	sub	sp, #8
 80083a6:	af00      	add	r7, sp, #0
 80083a8:	6078      	str	r0, [r7, #4]
 80083aa:	460b      	mov	r3, r1
 80083ac:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083b4:	685b      	ldr	r3, [r3, #4]
 80083b6:	78fa      	ldrb	r2, [r7, #3]
 80083b8:	4611      	mov	r1, r2
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	4798      	blx	r3

  return USBD_OK;
 80083be:	2300      	movs	r3, #0
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	3708      	adds	r7, #8
 80083c4:	46bd      	mov	sp, r7
 80083c6:	bd80      	pop	{r7, pc}

080083c8 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b082      	sub	sp, #8
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
 80083d0:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80083d8:	6839      	ldr	r1, [r7, #0]
 80083da:	4618      	mov	r0, r3
 80083dc:	f000 fed7 	bl	800918e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2201      	movs	r2, #1
 80083e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80083ee:	461a      	mov	r2, r3
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80083fc:	f003 031f 	and.w	r3, r3, #31
 8008400:	2b02      	cmp	r3, #2
 8008402:	d016      	beq.n	8008432 <USBD_LL_SetupStage+0x6a>
 8008404:	2b02      	cmp	r3, #2
 8008406:	d81c      	bhi.n	8008442 <USBD_LL_SetupStage+0x7a>
 8008408:	2b00      	cmp	r3, #0
 800840a:	d002      	beq.n	8008412 <USBD_LL_SetupStage+0x4a>
 800840c:	2b01      	cmp	r3, #1
 800840e:	d008      	beq.n	8008422 <USBD_LL_SetupStage+0x5a>
 8008410:	e017      	b.n	8008442 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008418:	4619      	mov	r1, r3
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 f9ca 	bl	80087b4 <USBD_StdDevReq>
      break;
 8008420:	e01a      	b.n	8008458 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008428:	4619      	mov	r1, r3
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fa2c 	bl	8008888 <USBD_StdItfReq>
      break;
 8008430:	e012      	b.n	8008458 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8008438:	4619      	mov	r1, r3
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f000 fa6c 	bl	8008918 <USBD_StdEPReq>
      break;
 8008440:	e00a      	b.n	8008458 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008448:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800844c:	b2db      	uxtb	r3, r3
 800844e:	4619      	mov	r1, r3
 8008450:	6878      	ldr	r0, [r7, #4]
 8008452:	f7ff fe89 	bl	8008168 <USBD_LL_StallEP>
      break;
 8008456:	bf00      	nop
  }

  return USBD_OK;
 8008458:	2300      	movs	r3, #0
}
 800845a:	4618      	mov	r0, r3
 800845c:	3708      	adds	r7, #8
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}

08008462 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008462:	b580      	push	{r7, lr}
 8008464:	b086      	sub	sp, #24
 8008466:	af00      	add	r7, sp, #0
 8008468:	60f8      	str	r0, [r7, #12]
 800846a:	460b      	mov	r3, r1
 800846c:	607a      	str	r2, [r7, #4]
 800846e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008470:	7afb      	ldrb	r3, [r7, #11]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d14b      	bne.n	800850e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800847c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008484:	2b03      	cmp	r3, #3
 8008486:	d134      	bne.n	80084f2 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	68da      	ldr	r2, [r3, #12]
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	691b      	ldr	r3, [r3, #16]
 8008490:	429a      	cmp	r2, r3
 8008492:	d919      	bls.n	80084c8 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	68da      	ldr	r2, [r3, #12]
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	691b      	ldr	r3, [r3, #16]
 800849c:	1ad2      	subs	r2, r2, r3
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	68da      	ldr	r2, [r3, #12]
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d203      	bcs.n	80084b6 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	e002      	b.n	80084bc <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	461a      	mov	r2, r3
 80084be:	6879      	ldr	r1, [r7, #4]
 80084c0:	68f8      	ldr	r0, [r7, #12]
 80084c2:	f000 fedf 	bl	8009284 <USBD_CtlContinueRx>
 80084c6:	e038      	b.n	800853a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084ce:	691b      	ldr	r3, [r3, #16]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d00a      	beq.n	80084ea <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80084da:	2b03      	cmp	r3, #3
 80084dc:	d105      	bne.n	80084ea <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084e4:	691b      	ldr	r3, [r3, #16]
 80084e6:	68f8      	ldr	r0, [r7, #12]
 80084e8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80084ea:	68f8      	ldr	r0, [r7, #12]
 80084ec:	f000 fedc 	bl	80092a8 <USBD_CtlSendStatus>
 80084f0:	e023      	b.n	800853a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80084f8:	2b05      	cmp	r3, #5
 80084fa:	d11e      	bne.n	800853a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	2200      	movs	r2, #0
 8008500:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008504:	2100      	movs	r1, #0
 8008506:	68f8      	ldr	r0, [r7, #12]
 8008508:	f7ff fe2e 	bl	8008168 <USBD_LL_StallEP>
 800850c:	e015      	b.n	800853a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008514:	699b      	ldr	r3, [r3, #24]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d00d      	beq.n	8008536 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008520:	2b03      	cmp	r3, #3
 8008522:	d108      	bne.n	8008536 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800852a:	699b      	ldr	r3, [r3, #24]
 800852c:	7afa      	ldrb	r2, [r7, #11]
 800852e:	4611      	mov	r1, r2
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	4798      	blx	r3
 8008534:	e001      	b.n	800853a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008536:	2302      	movs	r3, #2
 8008538:	e000      	b.n	800853c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800853a:	2300      	movs	r3, #0
}
 800853c:	4618      	mov	r0, r3
 800853e:	3718      	adds	r7, #24
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b086      	sub	sp, #24
 8008548:	af00      	add	r7, sp, #0
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	460b      	mov	r3, r1
 800854e:	607a      	str	r2, [r7, #4]
 8008550:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008552:	7afb      	ldrb	r3, [r7, #11]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d17f      	bne.n	8008658 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	3314      	adds	r3, #20
 800855c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008564:	2b02      	cmp	r3, #2
 8008566:	d15c      	bne.n	8008622 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	68da      	ldr	r2, [r3, #12]
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	691b      	ldr	r3, [r3, #16]
 8008570:	429a      	cmp	r2, r3
 8008572:	d915      	bls.n	80085a0 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	68da      	ldr	r2, [r3, #12]
 8008578:	697b      	ldr	r3, [r7, #20]
 800857a:	691b      	ldr	r3, [r3, #16]
 800857c:	1ad2      	subs	r2, r2, r3
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	68db      	ldr	r3, [r3, #12]
 8008586:	b29b      	uxth	r3, r3
 8008588:	461a      	mov	r2, r3
 800858a:	6879      	ldr	r1, [r7, #4]
 800858c:	68f8      	ldr	r0, [r7, #12]
 800858e:	f000 fe67 	bl	8009260 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008592:	2300      	movs	r3, #0
 8008594:	2200      	movs	r2, #0
 8008596:	2100      	movs	r1, #0
 8008598:	68f8      	ldr	r0, [r7, #12]
 800859a:	f7ff fe8a 	bl	80082b2 <USBD_LL_PrepareReceive>
 800859e:	e04e      	b.n	800863e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	689b      	ldr	r3, [r3, #8]
 80085a4:	697a      	ldr	r2, [r7, #20]
 80085a6:	6912      	ldr	r2, [r2, #16]
 80085a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80085ac:	fb02 f201 	mul.w	r2, r2, r1
 80085b0:	1a9b      	subs	r3, r3, r2
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d11c      	bne.n	80085f0 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	689a      	ldr	r2, [r3, #8]
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80085be:	429a      	cmp	r2, r3
 80085c0:	d316      	bcc.n	80085f0 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	689a      	ldr	r2, [r3, #8]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d20f      	bcs.n	80085f0 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80085d0:	2200      	movs	r2, #0
 80085d2:	2100      	movs	r1, #0
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	f000 fe43 	bl	8009260 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2200      	movs	r2, #0
 80085de:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80085e2:	2300      	movs	r3, #0
 80085e4:	2200      	movs	r2, #0
 80085e6:	2100      	movs	r1, #0
 80085e8:	68f8      	ldr	r0, [r7, #12]
 80085ea:	f7ff fe62 	bl	80082b2 <USBD_LL_PrepareReceive>
 80085ee:	e026      	b.n	800863e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085f6:	68db      	ldr	r3, [r3, #12]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d00a      	beq.n	8008612 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008602:	2b03      	cmp	r3, #3
 8008604:	d105      	bne.n	8008612 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	68f8      	ldr	r0, [r7, #12]
 8008610:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008612:	2180      	movs	r1, #128	; 0x80
 8008614:	68f8      	ldr	r0, [r7, #12]
 8008616:	f7ff fda7 	bl	8008168 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800861a:	68f8      	ldr	r0, [r7, #12]
 800861c:	f000 fe57 	bl	80092ce <USBD_CtlReceiveStatus>
 8008620:	e00d      	b.n	800863e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008628:	2b04      	cmp	r3, #4
 800862a:	d004      	beq.n	8008636 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008632:	2b00      	cmp	r3, #0
 8008634:	d103      	bne.n	800863e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008636:	2180      	movs	r1, #128	; 0x80
 8008638:	68f8      	ldr	r0, [r7, #12]
 800863a:	f7ff fd95 	bl	8008168 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008644:	2b01      	cmp	r3, #1
 8008646:	d11d      	bne.n	8008684 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8008648:	68f8      	ldr	r0, [r7, #12]
 800864a:	f7ff fe81 	bl	8008350 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2200      	movs	r2, #0
 8008652:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008656:	e015      	b.n	8008684 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800865e:	695b      	ldr	r3, [r3, #20]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d00d      	beq.n	8008680 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800866a:	2b03      	cmp	r3, #3
 800866c:	d108      	bne.n	8008680 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008674:	695b      	ldr	r3, [r3, #20]
 8008676:	7afa      	ldrb	r2, [r7, #11]
 8008678:	4611      	mov	r1, r2
 800867a:	68f8      	ldr	r0, [r7, #12]
 800867c:	4798      	blx	r3
 800867e:	e001      	b.n	8008684 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008680:	2302      	movs	r3, #2
 8008682:	e000      	b.n	8008686 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008684:	2300      	movs	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	3718      	adds	r7, #24
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}

0800868e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800868e:	b580      	push	{r7, lr}
 8008690:	b082      	sub	sp, #8
 8008692:	af00      	add	r7, sp, #0
 8008694:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008696:	2340      	movs	r3, #64	; 0x40
 8008698:	2200      	movs	r2, #0
 800869a:	2100      	movs	r1, #0
 800869c:	6878      	ldr	r0, [r7, #4]
 800869e:	f7ff fd3d 	bl	800811c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2201      	movs	r2, #1
 80086a6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2240      	movs	r2, #64	; 0x40
 80086ae:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80086b2:	2340      	movs	r3, #64	; 0x40
 80086b4:	2200      	movs	r2, #0
 80086b6:	2180      	movs	r1, #128	; 0x80
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f7ff fd2f 	bl	800811c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2201      	movs	r2, #1
 80086c2:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2240      	movs	r2, #64	; 0x40
 80086c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2201      	movs	r2, #1
 80086ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2200      	movs	r2, #0
 80086de:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d009      	beq.n	8008706 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	687a      	ldr	r2, [r7, #4]
 80086fc:	6852      	ldr	r2, [r2, #4]
 80086fe:	b2d2      	uxtb	r2, r2
 8008700:	4611      	mov	r1, r2
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	4798      	blx	r3
  }

  return USBD_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3708      	adds	r7, #8
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}

08008710 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008710:	b480      	push	{r7}
 8008712:	b083      	sub	sp, #12
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	460b      	mov	r3, r1
 800871a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	78fa      	ldrb	r2, [r7, #3]
 8008720:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008722:	2300      	movs	r3, #0
}
 8008724:	4618      	mov	r0, r3
 8008726:	370c      	adds	r7, #12
 8008728:	46bd      	mov	sp, r7
 800872a:	bc80      	pop	{r7}
 800872c:	4770      	bx	lr

0800872e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800872e:	b480      	push	{r7}
 8008730:	b083      	sub	sp, #12
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2204      	movs	r2, #4
 8008746:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	bc80      	pop	{r7}
 8008754:	4770      	bx	lr

08008756 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008756:	b480      	push	{r7}
 8008758:	b083      	sub	sp, #12
 800875a:	af00      	add	r7, sp, #0
 800875c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008764:	2b04      	cmp	r3, #4
 8008766:	d105      	bne.n	8008774 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008774:	2300      	movs	r3, #0
}
 8008776:	4618      	mov	r0, r3
 8008778:	370c      	adds	r7, #12
 800877a:	46bd      	mov	sp, r7
 800877c:	bc80      	pop	{r7}
 800877e:	4770      	bx	lr

08008780 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b082      	sub	sp, #8
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800878e:	2b03      	cmp	r3, #3
 8008790:	d10b      	bne.n	80087aa <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008798:	69db      	ldr	r3, [r3, #28]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d005      	beq.n	80087aa <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087a4:	69db      	ldr	r3, [r3, #28]
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80087aa:	2300      	movs	r3, #0
}
 80087ac:	4618      	mov	r0, r3
 80087ae:	3708      	adds	r7, #8
 80087b0:	46bd      	mov	sp, r7
 80087b2:	bd80      	pop	{r7, pc}

080087b4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b084      	sub	sp, #16
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
 80087bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80087be:	2300      	movs	r3, #0
 80087c0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	781b      	ldrb	r3, [r3, #0]
 80087c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80087ca:	2b40      	cmp	r3, #64	; 0x40
 80087cc:	d005      	beq.n	80087da <USBD_StdDevReq+0x26>
 80087ce:	2b40      	cmp	r3, #64	; 0x40
 80087d0:	d84f      	bhi.n	8008872 <USBD_StdDevReq+0xbe>
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d009      	beq.n	80087ea <USBD_StdDevReq+0x36>
 80087d6:	2b20      	cmp	r3, #32
 80087d8:	d14b      	bne.n	8008872 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80087e0:	689b      	ldr	r3, [r3, #8]
 80087e2:	6839      	ldr	r1, [r7, #0]
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	4798      	blx	r3
      break;
 80087e8:	e048      	b.n	800887c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	785b      	ldrb	r3, [r3, #1]
 80087ee:	2b09      	cmp	r3, #9
 80087f0:	d839      	bhi.n	8008866 <USBD_StdDevReq+0xb2>
 80087f2:	a201      	add	r2, pc, #4	; (adr r2, 80087f8 <USBD_StdDevReq+0x44>)
 80087f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f8:	08008849 	.word	0x08008849
 80087fc:	0800885d 	.word	0x0800885d
 8008800:	08008867 	.word	0x08008867
 8008804:	08008853 	.word	0x08008853
 8008808:	08008867 	.word	0x08008867
 800880c:	0800882b 	.word	0x0800882b
 8008810:	08008821 	.word	0x08008821
 8008814:	08008867 	.word	0x08008867
 8008818:	0800883f 	.word	0x0800883f
 800881c:	08008835 	.word	0x08008835
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008820:	6839      	ldr	r1, [r7, #0]
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f000 f9dc 	bl	8008be0 <USBD_GetDescriptor>
          break;
 8008828:	e022      	b.n	8008870 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800882a:	6839      	ldr	r1, [r7, #0]
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 fb3f 	bl	8008eb0 <USBD_SetAddress>
          break;
 8008832:	e01d      	b.n	8008870 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008834:	6839      	ldr	r1, [r7, #0]
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 fb7e 	bl	8008f38 <USBD_SetConfig>
          break;
 800883c:	e018      	b.n	8008870 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800883e:	6839      	ldr	r1, [r7, #0]
 8008840:	6878      	ldr	r0, [r7, #4]
 8008842:	f000 fc07 	bl	8009054 <USBD_GetConfig>
          break;
 8008846:	e013      	b.n	8008870 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008848:	6839      	ldr	r1, [r7, #0]
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 fc37 	bl	80090be <USBD_GetStatus>
          break;
 8008850:	e00e      	b.n	8008870 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008852:	6839      	ldr	r1, [r7, #0]
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 fc65 	bl	8009124 <USBD_SetFeature>
          break;
 800885a:	e009      	b.n	8008870 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800885c:	6839      	ldr	r1, [r7, #0]
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f000 fc74 	bl	800914c <USBD_ClrFeature>
          break;
 8008864:	e004      	b.n	8008870 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008866:	6839      	ldr	r1, [r7, #0]
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 fccc 	bl	8009206 <USBD_CtlError>
          break;
 800886e:	bf00      	nop
      }
      break;
 8008870:	e004      	b.n	800887c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008872:	6839      	ldr	r1, [r7, #0]
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f000 fcc6 	bl	8009206 <USBD_CtlError>
      break;
 800887a:	bf00      	nop
  }

  return ret;
 800887c:	7bfb      	ldrb	r3, [r7, #15]
}
 800887e:	4618      	mov	r0, r3
 8008880:	3710      	adds	r7, #16
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
 8008886:	bf00      	nop

08008888 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
 8008890:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008892:	2300      	movs	r3, #0
 8008894:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800889e:	2b40      	cmp	r3, #64	; 0x40
 80088a0:	d005      	beq.n	80088ae <USBD_StdItfReq+0x26>
 80088a2:	2b40      	cmp	r3, #64	; 0x40
 80088a4:	d82e      	bhi.n	8008904 <USBD_StdItfReq+0x7c>
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d001      	beq.n	80088ae <USBD_StdItfReq+0x26>
 80088aa:	2b20      	cmp	r3, #32
 80088ac:	d12a      	bne.n	8008904 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80088b4:	3b01      	subs	r3, #1
 80088b6:	2b02      	cmp	r3, #2
 80088b8:	d81d      	bhi.n	80088f6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	889b      	ldrh	r3, [r3, #4]
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d813      	bhi.n	80088ec <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088ca:	689b      	ldr	r3, [r3, #8]
 80088cc:	6839      	ldr	r1, [r7, #0]
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	4798      	blx	r3
 80088d2:	4603      	mov	r3, r0
 80088d4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	88db      	ldrh	r3, [r3, #6]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d110      	bne.n	8008900 <USBD_StdItfReq+0x78>
 80088de:	7bfb      	ldrb	r3, [r7, #15]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d10d      	bne.n	8008900 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80088e4:	6878      	ldr	r0, [r7, #4]
 80088e6:	f000 fcdf 	bl	80092a8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80088ea:	e009      	b.n	8008900 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80088ec:	6839      	ldr	r1, [r7, #0]
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f000 fc89 	bl	8009206 <USBD_CtlError>
          break;
 80088f4:	e004      	b.n	8008900 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80088f6:	6839      	ldr	r1, [r7, #0]
 80088f8:	6878      	ldr	r0, [r7, #4]
 80088fa:	f000 fc84 	bl	8009206 <USBD_CtlError>
          break;
 80088fe:	e000      	b.n	8008902 <USBD_StdItfReq+0x7a>
          break;
 8008900:	bf00      	nop
      }
      break;
 8008902:	e004      	b.n	800890e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008904:	6839      	ldr	r1, [r7, #0]
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 fc7d 	bl	8009206 <USBD_CtlError>
      break;
 800890c:	bf00      	nop
  }

  return USBD_OK;
 800890e:	2300      	movs	r3, #0
}
 8008910:	4618      	mov	r0, r3
 8008912:	3710      	adds	r7, #16
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}

08008918 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b084      	sub	sp, #16
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
 8008920:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008922:	2300      	movs	r3, #0
 8008924:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	889b      	ldrh	r3, [r3, #4]
 800892a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	781b      	ldrb	r3, [r3, #0]
 8008930:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008934:	2b40      	cmp	r3, #64	; 0x40
 8008936:	d007      	beq.n	8008948 <USBD_StdEPReq+0x30>
 8008938:	2b40      	cmp	r3, #64	; 0x40
 800893a:	f200 8146 	bhi.w	8008bca <USBD_StdEPReq+0x2b2>
 800893e:	2b00      	cmp	r3, #0
 8008940:	d00a      	beq.n	8008958 <USBD_StdEPReq+0x40>
 8008942:	2b20      	cmp	r3, #32
 8008944:	f040 8141 	bne.w	8008bca <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800894e:	689b      	ldr	r3, [r3, #8]
 8008950:	6839      	ldr	r1, [r7, #0]
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	4798      	blx	r3
      break;
 8008956:	e13d      	b.n	8008bd4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	781b      	ldrb	r3, [r3, #0]
 800895c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008960:	2b20      	cmp	r3, #32
 8008962:	d10a      	bne.n	800897a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	6839      	ldr	r1, [r7, #0]
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	4798      	blx	r3
 8008972:	4603      	mov	r3, r0
 8008974:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008976:	7bfb      	ldrb	r3, [r7, #15]
 8008978:	e12d      	b.n	8008bd6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	785b      	ldrb	r3, [r3, #1]
 800897e:	2b03      	cmp	r3, #3
 8008980:	d007      	beq.n	8008992 <USBD_StdEPReq+0x7a>
 8008982:	2b03      	cmp	r3, #3
 8008984:	f300 811b 	bgt.w	8008bbe <USBD_StdEPReq+0x2a6>
 8008988:	2b00      	cmp	r3, #0
 800898a:	d072      	beq.n	8008a72 <USBD_StdEPReq+0x15a>
 800898c:	2b01      	cmp	r3, #1
 800898e:	d03a      	beq.n	8008a06 <USBD_StdEPReq+0xee>
 8008990:	e115      	b.n	8008bbe <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008998:	2b02      	cmp	r3, #2
 800899a:	d002      	beq.n	80089a2 <USBD_StdEPReq+0x8a>
 800899c:	2b03      	cmp	r3, #3
 800899e:	d015      	beq.n	80089cc <USBD_StdEPReq+0xb4>
 80089a0:	e02b      	b.n	80089fa <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80089a2:	7bbb      	ldrb	r3, [r7, #14]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d00c      	beq.n	80089c2 <USBD_StdEPReq+0xaa>
 80089a8:	7bbb      	ldrb	r3, [r7, #14]
 80089aa:	2b80      	cmp	r3, #128	; 0x80
 80089ac:	d009      	beq.n	80089c2 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80089ae:	7bbb      	ldrb	r3, [r7, #14]
 80089b0:	4619      	mov	r1, r3
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f7ff fbd8 	bl	8008168 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80089b8:	2180      	movs	r1, #128	; 0x80
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f7ff fbd4 	bl	8008168 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80089c0:	e020      	b.n	8008a04 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80089c2:	6839      	ldr	r1, [r7, #0]
 80089c4:	6878      	ldr	r0, [r7, #4]
 80089c6:	f000 fc1e 	bl	8009206 <USBD_CtlError>
              break;
 80089ca:	e01b      	b.n	8008a04 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	885b      	ldrh	r3, [r3, #2]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d10e      	bne.n	80089f2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80089d4:	7bbb      	ldrb	r3, [r7, #14]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d00b      	beq.n	80089f2 <USBD_StdEPReq+0xda>
 80089da:	7bbb      	ldrb	r3, [r7, #14]
 80089dc:	2b80      	cmp	r3, #128	; 0x80
 80089de:	d008      	beq.n	80089f2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	88db      	ldrh	r3, [r3, #6]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d104      	bne.n	80089f2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80089e8:	7bbb      	ldrb	r3, [r7, #14]
 80089ea:	4619      	mov	r1, r3
 80089ec:	6878      	ldr	r0, [r7, #4]
 80089ee:	f7ff fbbb 	bl	8008168 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 fc58 	bl	80092a8 <USBD_CtlSendStatus>

              break;
 80089f8:	e004      	b.n	8008a04 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80089fa:	6839      	ldr	r1, [r7, #0]
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f000 fc02 	bl	8009206 <USBD_CtlError>
              break;
 8008a02:	bf00      	nop
          }
          break;
 8008a04:	e0e0      	b.n	8008bc8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a0c:	2b02      	cmp	r3, #2
 8008a0e:	d002      	beq.n	8008a16 <USBD_StdEPReq+0xfe>
 8008a10:	2b03      	cmp	r3, #3
 8008a12:	d015      	beq.n	8008a40 <USBD_StdEPReq+0x128>
 8008a14:	e026      	b.n	8008a64 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a16:	7bbb      	ldrb	r3, [r7, #14]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d00c      	beq.n	8008a36 <USBD_StdEPReq+0x11e>
 8008a1c:	7bbb      	ldrb	r3, [r7, #14]
 8008a1e:	2b80      	cmp	r3, #128	; 0x80
 8008a20:	d009      	beq.n	8008a36 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008a22:	7bbb      	ldrb	r3, [r7, #14]
 8008a24:	4619      	mov	r1, r3
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f7ff fb9e 	bl	8008168 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008a2c:	2180      	movs	r1, #128	; 0x80
 8008a2e:	6878      	ldr	r0, [r7, #4]
 8008a30:	f7ff fb9a 	bl	8008168 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008a34:	e01c      	b.n	8008a70 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008a36:	6839      	ldr	r1, [r7, #0]
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 fbe4 	bl	8009206 <USBD_CtlError>
              break;
 8008a3e:	e017      	b.n	8008a70 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	885b      	ldrh	r3, [r3, #2]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d112      	bne.n	8008a6e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008a48:	7bbb      	ldrb	r3, [r7, #14]
 8008a4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d004      	beq.n	8008a5c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008a52:	7bbb      	ldrb	r3, [r7, #14]
 8008a54:	4619      	mov	r1, r3
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f7ff fba5 	bl	80081a6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f000 fc23 	bl	80092a8 <USBD_CtlSendStatus>
              }
              break;
 8008a62:	e004      	b.n	8008a6e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008a64:	6839      	ldr	r1, [r7, #0]
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 fbcd 	bl	8009206 <USBD_CtlError>
              break;
 8008a6c:	e000      	b.n	8008a70 <USBD_StdEPReq+0x158>
              break;
 8008a6e:	bf00      	nop
          }
          break;
 8008a70:	e0aa      	b.n	8008bc8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a78:	2b02      	cmp	r3, #2
 8008a7a:	d002      	beq.n	8008a82 <USBD_StdEPReq+0x16a>
 8008a7c:	2b03      	cmp	r3, #3
 8008a7e:	d032      	beq.n	8008ae6 <USBD_StdEPReq+0x1ce>
 8008a80:	e097      	b.n	8008bb2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a82:	7bbb      	ldrb	r3, [r7, #14]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d007      	beq.n	8008a98 <USBD_StdEPReq+0x180>
 8008a88:	7bbb      	ldrb	r3, [r7, #14]
 8008a8a:	2b80      	cmp	r3, #128	; 0x80
 8008a8c:	d004      	beq.n	8008a98 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8008a8e:	6839      	ldr	r1, [r7, #0]
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f000 fbb8 	bl	8009206 <USBD_CtlError>
                break;
 8008a96:	e091      	b.n	8008bbc <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	da0b      	bge.n	8008ab8 <USBD_StdEPReq+0x1a0>
 8008aa0:	7bbb      	ldrb	r3, [r7, #14]
 8008aa2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	4413      	add	r3, r2
 8008aac:	009b      	lsls	r3, r3, #2
 8008aae:	3310      	adds	r3, #16
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	4413      	add	r3, r2
 8008ab4:	3304      	adds	r3, #4
 8008ab6:	e00b      	b.n	8008ad0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008ab8:	7bbb      	ldrb	r3, [r7, #14]
 8008aba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008abe:	4613      	mov	r3, r2
 8008ac0:	009b      	lsls	r3, r3, #2
 8008ac2:	4413      	add	r3, r2
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008aca:	687a      	ldr	r2, [r7, #4]
 8008acc:	4413      	add	r3, r2
 8008ace:	3304      	adds	r3, #4
 8008ad0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	2202      	movs	r2, #2
 8008adc:	4619      	mov	r1, r3
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f000 fba2 	bl	8009228 <USBD_CtlSendData>
              break;
 8008ae4:	e06a      	b.n	8008bbc <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008ae6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	da11      	bge.n	8008b12 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008aee:	7bbb      	ldrb	r3, [r7, #14]
 8008af0:	f003 020f 	and.w	r2, r3, #15
 8008af4:	6879      	ldr	r1, [r7, #4]
 8008af6:	4613      	mov	r3, r2
 8008af8:	009b      	lsls	r3, r3, #2
 8008afa:	4413      	add	r3, r2
 8008afc:	009b      	lsls	r3, r3, #2
 8008afe:	440b      	add	r3, r1
 8008b00:	3318      	adds	r3, #24
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d117      	bne.n	8008b38 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008b08:	6839      	ldr	r1, [r7, #0]
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f000 fb7b 	bl	8009206 <USBD_CtlError>
                  break;
 8008b10:	e054      	b.n	8008bbc <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008b12:	7bbb      	ldrb	r3, [r7, #14]
 8008b14:	f003 020f 	and.w	r2, r3, #15
 8008b18:	6879      	ldr	r1, [r7, #4]
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	009b      	lsls	r3, r3, #2
 8008b1e:	4413      	add	r3, r2
 8008b20:	009b      	lsls	r3, r3, #2
 8008b22:	440b      	add	r3, r1
 8008b24:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d104      	bne.n	8008b38 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008b2e:	6839      	ldr	r1, [r7, #0]
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f000 fb68 	bl	8009206 <USBD_CtlError>
                  break;
 8008b36:	e041      	b.n	8008bbc <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	da0b      	bge.n	8008b58 <USBD_StdEPReq+0x240>
 8008b40:	7bbb      	ldrb	r3, [r7, #14]
 8008b42:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008b46:	4613      	mov	r3, r2
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	4413      	add	r3, r2
 8008b4c:	009b      	lsls	r3, r3, #2
 8008b4e:	3310      	adds	r3, #16
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	4413      	add	r3, r2
 8008b54:	3304      	adds	r3, #4
 8008b56:	e00b      	b.n	8008b70 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008b58:	7bbb      	ldrb	r3, [r7, #14]
 8008b5a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008b5e:	4613      	mov	r3, r2
 8008b60:	009b      	lsls	r3, r3, #2
 8008b62:	4413      	add	r3, r2
 8008b64:	009b      	lsls	r3, r3, #2
 8008b66:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008b6a:	687a      	ldr	r2, [r7, #4]
 8008b6c:	4413      	add	r3, r2
 8008b6e:	3304      	adds	r3, #4
 8008b70:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008b72:	7bbb      	ldrb	r3, [r7, #14]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d002      	beq.n	8008b7e <USBD_StdEPReq+0x266>
 8008b78:	7bbb      	ldrb	r3, [r7, #14]
 8008b7a:	2b80      	cmp	r3, #128	; 0x80
 8008b7c:	d103      	bne.n	8008b86 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	2200      	movs	r2, #0
 8008b82:	601a      	str	r2, [r3, #0]
 8008b84:	e00e      	b.n	8008ba4 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008b86:	7bbb      	ldrb	r3, [r7, #14]
 8008b88:	4619      	mov	r1, r3
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f7ff fb2a 	bl	80081e4 <USBD_LL_IsStallEP>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d003      	beq.n	8008b9e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	2201      	movs	r2, #1
 8008b9a:	601a      	str	r2, [r3, #0]
 8008b9c:	e002      	b.n	8008ba4 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	2202      	movs	r2, #2
 8008ba8:	4619      	mov	r1, r3
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f000 fb3c 	bl	8009228 <USBD_CtlSendData>
              break;
 8008bb0:	e004      	b.n	8008bbc <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8008bb2:	6839      	ldr	r1, [r7, #0]
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f000 fb26 	bl	8009206 <USBD_CtlError>
              break;
 8008bba:	bf00      	nop
          }
          break;
 8008bbc:	e004      	b.n	8008bc8 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8008bbe:	6839      	ldr	r1, [r7, #0]
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f000 fb20 	bl	8009206 <USBD_CtlError>
          break;
 8008bc6:	bf00      	nop
      }
      break;
 8008bc8:	e004      	b.n	8008bd4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8008bca:	6839      	ldr	r1, [r7, #0]
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 fb1a 	bl	8009206 <USBD_CtlError>
      break;
 8008bd2:	bf00      	nop
  }

  return ret;
 8008bd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3710      	adds	r7, #16
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}
	...

08008be0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b084      	sub	sp, #16
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008bea:	2300      	movs	r3, #0
 8008bec:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	885b      	ldrh	r3, [r3, #2]
 8008bfa:	0a1b      	lsrs	r3, r3, #8
 8008bfc:	b29b      	uxth	r3, r3
 8008bfe:	3b01      	subs	r3, #1
 8008c00:	2b06      	cmp	r3, #6
 8008c02:	f200 8128 	bhi.w	8008e56 <USBD_GetDescriptor+0x276>
 8008c06:	a201      	add	r2, pc, #4	; (adr r2, 8008c0c <USBD_GetDescriptor+0x2c>)
 8008c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c0c:	08008c29 	.word	0x08008c29
 8008c10:	08008c41 	.word	0x08008c41
 8008c14:	08008c81 	.word	0x08008c81
 8008c18:	08008e57 	.word	0x08008e57
 8008c1c:	08008e57 	.word	0x08008e57
 8008c20:	08008df7 	.word	0x08008df7
 8008c24:	08008e23 	.word	0x08008e23
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	687a      	ldr	r2, [r7, #4]
 8008c32:	7c12      	ldrb	r2, [r2, #16]
 8008c34:	f107 0108 	add.w	r1, r7, #8
 8008c38:	4610      	mov	r0, r2
 8008c3a:	4798      	blx	r3
 8008c3c:	60f8      	str	r0, [r7, #12]
      break;
 8008c3e:	e112      	b.n	8008e66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	7c1b      	ldrb	r3, [r3, #16]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d10d      	bne.n	8008c64 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c50:	f107 0208 	add.w	r2, r7, #8
 8008c54:	4610      	mov	r0, r2
 8008c56:	4798      	blx	r3
 8008c58:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	2202      	movs	r2, #2
 8008c60:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008c62:	e100      	b.n	8008e66 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c6c:	f107 0208 	add.w	r2, r7, #8
 8008c70:	4610      	mov	r0, r2
 8008c72:	4798      	blx	r3
 8008c74:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	3301      	adds	r3, #1
 8008c7a:	2202      	movs	r2, #2
 8008c7c:	701a      	strb	r2, [r3, #0]
      break;
 8008c7e:	e0f2      	b.n	8008e66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	885b      	ldrh	r3, [r3, #2]
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	2b05      	cmp	r3, #5
 8008c88:	f200 80ac 	bhi.w	8008de4 <USBD_GetDescriptor+0x204>
 8008c8c:	a201      	add	r2, pc, #4	; (adr r2, 8008c94 <USBD_GetDescriptor+0xb4>)
 8008c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c92:	bf00      	nop
 8008c94:	08008cad 	.word	0x08008cad
 8008c98:	08008ce1 	.word	0x08008ce1
 8008c9c:	08008d15 	.word	0x08008d15
 8008ca0:	08008d49 	.word	0x08008d49
 8008ca4:	08008d7d 	.word	0x08008d7d
 8008ca8:	08008db1 	.word	0x08008db1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d00b      	beq.n	8008cd0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	7c12      	ldrb	r2, [r2, #16]
 8008cc4:	f107 0108 	add.w	r1, r7, #8
 8008cc8:	4610      	mov	r0, r2
 8008cca:	4798      	blx	r3
 8008ccc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008cce:	e091      	b.n	8008df4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008cd0:	6839      	ldr	r1, [r7, #0]
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f000 fa97 	bl	8009206 <USBD_CtlError>
            err++;
 8008cd8:	7afb      	ldrb	r3, [r7, #11]
 8008cda:	3301      	adds	r3, #1
 8008cdc:	72fb      	strb	r3, [r7, #11]
          break;
 8008cde:	e089      	b.n	8008df4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008ce6:	689b      	ldr	r3, [r3, #8]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d00b      	beq.n	8008d04 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008cf2:	689b      	ldr	r3, [r3, #8]
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	7c12      	ldrb	r2, [r2, #16]
 8008cf8:	f107 0108 	add.w	r1, r7, #8
 8008cfc:	4610      	mov	r0, r2
 8008cfe:	4798      	blx	r3
 8008d00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d02:	e077      	b.n	8008df4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008d04:	6839      	ldr	r1, [r7, #0]
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 fa7d 	bl	8009206 <USBD_CtlError>
            err++;
 8008d0c:	7afb      	ldrb	r3, [r7, #11]
 8008d0e:	3301      	adds	r3, #1
 8008d10:	72fb      	strb	r3, [r7, #11]
          break;
 8008d12:	e06f      	b.n	8008df4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d1a:	68db      	ldr	r3, [r3, #12]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d00b      	beq.n	8008d38 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d26:	68db      	ldr	r3, [r3, #12]
 8008d28:	687a      	ldr	r2, [r7, #4]
 8008d2a:	7c12      	ldrb	r2, [r2, #16]
 8008d2c:	f107 0108 	add.w	r1, r7, #8
 8008d30:	4610      	mov	r0, r2
 8008d32:	4798      	blx	r3
 8008d34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d36:	e05d      	b.n	8008df4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008d38:	6839      	ldr	r1, [r7, #0]
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 fa63 	bl	8009206 <USBD_CtlError>
            err++;
 8008d40:	7afb      	ldrb	r3, [r7, #11]
 8008d42:	3301      	adds	r3, #1
 8008d44:	72fb      	strb	r3, [r7, #11]
          break;
 8008d46:	e055      	b.n	8008df4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d4e:	691b      	ldr	r3, [r3, #16]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d00b      	beq.n	8008d6c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d5a:	691b      	ldr	r3, [r3, #16]
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	7c12      	ldrb	r2, [r2, #16]
 8008d60:	f107 0108 	add.w	r1, r7, #8
 8008d64:	4610      	mov	r0, r2
 8008d66:	4798      	blx	r3
 8008d68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d6a:	e043      	b.n	8008df4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008d6c:	6839      	ldr	r1, [r7, #0]
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 fa49 	bl	8009206 <USBD_CtlError>
            err++;
 8008d74:	7afb      	ldrb	r3, [r7, #11]
 8008d76:	3301      	adds	r3, #1
 8008d78:	72fb      	strb	r3, [r7, #11]
          break;
 8008d7a:	e03b      	b.n	8008df4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d82:	695b      	ldr	r3, [r3, #20]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d00b      	beq.n	8008da0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008d8e:	695b      	ldr	r3, [r3, #20]
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	7c12      	ldrb	r2, [r2, #16]
 8008d94:	f107 0108 	add.w	r1, r7, #8
 8008d98:	4610      	mov	r0, r2
 8008d9a:	4798      	blx	r3
 8008d9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008d9e:	e029      	b.n	8008df4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008da0:	6839      	ldr	r1, [r7, #0]
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 fa2f 	bl	8009206 <USBD_CtlError>
            err++;
 8008da8:	7afb      	ldrb	r3, [r7, #11]
 8008daa:	3301      	adds	r3, #1
 8008dac:	72fb      	strb	r3, [r7, #11]
          break;
 8008dae:	e021      	b.n	8008df4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008db6:	699b      	ldr	r3, [r3, #24]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d00b      	beq.n	8008dd4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008dc2:	699b      	ldr	r3, [r3, #24]
 8008dc4:	687a      	ldr	r2, [r7, #4]
 8008dc6:	7c12      	ldrb	r2, [r2, #16]
 8008dc8:	f107 0108 	add.w	r1, r7, #8
 8008dcc:	4610      	mov	r0, r2
 8008dce:	4798      	blx	r3
 8008dd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008dd2:	e00f      	b.n	8008df4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008dd4:	6839      	ldr	r1, [r7, #0]
 8008dd6:	6878      	ldr	r0, [r7, #4]
 8008dd8:	f000 fa15 	bl	8009206 <USBD_CtlError>
            err++;
 8008ddc:	7afb      	ldrb	r3, [r7, #11]
 8008dde:	3301      	adds	r3, #1
 8008de0:	72fb      	strb	r3, [r7, #11]
          break;
 8008de2:	e007      	b.n	8008df4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008de4:	6839      	ldr	r1, [r7, #0]
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f000 fa0d 	bl	8009206 <USBD_CtlError>
          err++;
 8008dec:	7afb      	ldrb	r3, [r7, #11]
 8008dee:	3301      	adds	r3, #1
 8008df0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008df2:	e038      	b.n	8008e66 <USBD_GetDescriptor+0x286>
 8008df4:	e037      	b.n	8008e66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	7c1b      	ldrb	r3, [r3, #16]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d109      	bne.n	8008e12 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e06:	f107 0208 	add.w	r2, r7, #8
 8008e0a:	4610      	mov	r0, r2
 8008e0c:	4798      	blx	r3
 8008e0e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008e10:	e029      	b.n	8008e66 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008e12:	6839      	ldr	r1, [r7, #0]
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f000 f9f6 	bl	8009206 <USBD_CtlError>
        err++;
 8008e1a:	7afb      	ldrb	r3, [r7, #11]
 8008e1c:	3301      	adds	r3, #1
 8008e1e:	72fb      	strb	r3, [r7, #11]
      break;
 8008e20:	e021      	b.n	8008e66 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	7c1b      	ldrb	r3, [r3, #16]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d10d      	bne.n	8008e46 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e32:	f107 0208 	add.w	r2, r7, #8
 8008e36:	4610      	mov	r0, r2
 8008e38:	4798      	blx	r3
 8008e3a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	3301      	adds	r3, #1
 8008e40:	2207      	movs	r2, #7
 8008e42:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008e44:	e00f      	b.n	8008e66 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008e46:	6839      	ldr	r1, [r7, #0]
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f000 f9dc 	bl	8009206 <USBD_CtlError>
        err++;
 8008e4e:	7afb      	ldrb	r3, [r7, #11]
 8008e50:	3301      	adds	r3, #1
 8008e52:	72fb      	strb	r3, [r7, #11]
      break;
 8008e54:	e007      	b.n	8008e66 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008e56:	6839      	ldr	r1, [r7, #0]
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 f9d4 	bl	8009206 <USBD_CtlError>
      err++;
 8008e5e:	7afb      	ldrb	r3, [r7, #11]
 8008e60:	3301      	adds	r3, #1
 8008e62:	72fb      	strb	r3, [r7, #11]
      break;
 8008e64:	bf00      	nop
  }

  if (err != 0U)
 8008e66:	7afb      	ldrb	r3, [r7, #11]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d11c      	bne.n	8008ea6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008e6c:	893b      	ldrh	r3, [r7, #8]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d011      	beq.n	8008e96 <USBD_GetDescriptor+0x2b6>
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	88db      	ldrh	r3, [r3, #6]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d00d      	beq.n	8008e96 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	88da      	ldrh	r2, [r3, #6]
 8008e7e:	893b      	ldrh	r3, [r7, #8]
 8008e80:	4293      	cmp	r3, r2
 8008e82:	bf28      	it	cs
 8008e84:	4613      	movcs	r3, r2
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008e8a:	893b      	ldrh	r3, [r7, #8]
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	68f9      	ldr	r1, [r7, #12]
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f000 f9c9 	bl	8009228 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	88db      	ldrh	r3, [r3, #6]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d104      	bne.n	8008ea8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 fa02 	bl	80092a8 <USBD_CtlSendStatus>
 8008ea4:	e000      	b.n	8008ea8 <USBD_GetDescriptor+0x2c8>
    return;
 8008ea6:	bf00      	nop
    }
  }
}
 8008ea8:	3710      	adds	r7, #16
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}
 8008eae:	bf00      	nop

08008eb0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008eba:	683b      	ldr	r3, [r7, #0]
 8008ebc:	889b      	ldrh	r3, [r3, #4]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d130      	bne.n	8008f24 <USBD_SetAddress+0x74>
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	88db      	ldrh	r3, [r3, #6]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d12c      	bne.n	8008f24 <USBD_SetAddress+0x74>
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	885b      	ldrh	r3, [r3, #2]
 8008ece:	2b7f      	cmp	r3, #127	; 0x7f
 8008ed0:	d828      	bhi.n	8008f24 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	885b      	ldrh	r3, [r3, #2]
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008edc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ee4:	2b03      	cmp	r3, #3
 8008ee6:	d104      	bne.n	8008ef2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008ee8:	6839      	ldr	r1, [r7, #0]
 8008eea:	6878      	ldr	r0, [r7, #4]
 8008eec:	f000 f98b 	bl	8009206 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ef0:	e01d      	b.n	8008f2e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	7bfa      	ldrb	r2, [r7, #15]
 8008ef6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008efa:	7bfb      	ldrb	r3, [r7, #15]
 8008efc:	4619      	mov	r1, r3
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f7ff f995 	bl	800822e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 f9cf 	bl	80092a8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008f0a:	7bfb      	ldrb	r3, [r7, #15]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d004      	beq.n	8008f1a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2202      	movs	r2, #2
 8008f14:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f18:	e009      	b.n	8008f2e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2201      	movs	r2, #1
 8008f1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f22:	e004      	b.n	8008f2e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008f24:	6839      	ldr	r1, [r7, #0]
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 f96d 	bl	8009206 <USBD_CtlError>
  }
}
 8008f2c:	bf00      	nop
 8008f2e:	bf00      	nop
 8008f30:	3710      	adds	r7, #16
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bd80      	pop	{r7, pc}
	...

08008f38 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b082      	sub	sp, #8
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
 8008f40:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	885b      	ldrh	r3, [r3, #2]
 8008f46:	b2da      	uxtb	r2, r3
 8008f48:	4b41      	ldr	r3, [pc, #260]	; (8009050 <USBD_SetConfig+0x118>)
 8008f4a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008f4c:	4b40      	ldr	r3, [pc, #256]	; (8009050 <USBD_SetConfig+0x118>)
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d904      	bls.n	8008f5e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008f54:	6839      	ldr	r1, [r7, #0]
 8008f56:	6878      	ldr	r0, [r7, #4]
 8008f58:	f000 f955 	bl	8009206 <USBD_CtlError>
 8008f5c:	e075      	b.n	800904a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008f64:	2b02      	cmp	r3, #2
 8008f66:	d002      	beq.n	8008f6e <USBD_SetConfig+0x36>
 8008f68:	2b03      	cmp	r3, #3
 8008f6a:	d023      	beq.n	8008fb4 <USBD_SetConfig+0x7c>
 8008f6c:	e062      	b.n	8009034 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008f6e:	4b38      	ldr	r3, [pc, #224]	; (8009050 <USBD_SetConfig+0x118>)
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d01a      	beq.n	8008fac <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008f76:	4b36      	ldr	r3, [pc, #216]	; (8009050 <USBD_SetConfig+0x118>)
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2203      	movs	r2, #3
 8008f84:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008f88:	4b31      	ldr	r3, [pc, #196]	; (8009050 <USBD_SetConfig+0x118>)
 8008f8a:	781b      	ldrb	r3, [r3, #0]
 8008f8c:	4619      	mov	r1, r3
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f7ff f9e8 	bl	8008364 <USBD_SetClassConfig>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b02      	cmp	r3, #2
 8008f98:	d104      	bne.n	8008fa4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008f9a:	6839      	ldr	r1, [r7, #0]
 8008f9c:	6878      	ldr	r0, [r7, #4]
 8008f9e:	f000 f932 	bl	8009206 <USBD_CtlError>
            return;
 8008fa2:	e052      	b.n	800904a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f000 f97f 	bl	80092a8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008faa:	e04e      	b.n	800904a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008fac:	6878      	ldr	r0, [r7, #4]
 8008fae:	f000 f97b 	bl	80092a8 <USBD_CtlSendStatus>
        break;
 8008fb2:	e04a      	b.n	800904a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008fb4:	4b26      	ldr	r3, [pc, #152]	; (8009050 <USBD_SetConfig+0x118>)
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d112      	bne.n	8008fe2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2202      	movs	r2, #2
 8008fc0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008fc4:	4b22      	ldr	r3, [pc, #136]	; (8009050 <USBD_SetConfig+0x118>)
 8008fc6:	781b      	ldrb	r3, [r3, #0]
 8008fc8:	461a      	mov	r2, r3
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008fce:	4b20      	ldr	r3, [pc, #128]	; (8009050 <USBD_SetConfig+0x118>)
 8008fd0:	781b      	ldrb	r3, [r3, #0]
 8008fd2:	4619      	mov	r1, r3
 8008fd4:	6878      	ldr	r0, [r7, #4]
 8008fd6:	f7ff f9e4 	bl	80083a2 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008fda:	6878      	ldr	r0, [r7, #4]
 8008fdc:	f000 f964 	bl	80092a8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008fe0:	e033      	b.n	800904a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008fe2:	4b1b      	ldr	r3, [pc, #108]	; (8009050 <USBD_SetConfig+0x118>)
 8008fe4:	781b      	ldrb	r3, [r3, #0]
 8008fe6:	461a      	mov	r2, r3
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d01d      	beq.n	800902c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	685b      	ldr	r3, [r3, #4]
 8008ff4:	b2db      	uxtb	r3, r3
 8008ff6:	4619      	mov	r1, r3
 8008ff8:	6878      	ldr	r0, [r7, #4]
 8008ffa:	f7ff f9d2 	bl	80083a2 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008ffe:	4b14      	ldr	r3, [pc, #80]	; (8009050 <USBD_SetConfig+0x118>)
 8009000:	781b      	ldrb	r3, [r3, #0]
 8009002:	461a      	mov	r2, r3
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009008:	4b11      	ldr	r3, [pc, #68]	; (8009050 <USBD_SetConfig+0x118>)
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	4619      	mov	r1, r3
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f7ff f9a8 	bl	8008364 <USBD_SetClassConfig>
 8009014:	4603      	mov	r3, r0
 8009016:	2b02      	cmp	r3, #2
 8009018:	d104      	bne.n	8009024 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800901a:	6839      	ldr	r1, [r7, #0]
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f000 f8f2 	bl	8009206 <USBD_CtlError>
            return;
 8009022:	e012      	b.n	800904a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	f000 f93f 	bl	80092a8 <USBD_CtlSendStatus>
        break;
 800902a:	e00e      	b.n	800904a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f000 f93b 	bl	80092a8 <USBD_CtlSendStatus>
        break;
 8009032:	e00a      	b.n	800904a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009034:	6839      	ldr	r1, [r7, #0]
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f000 f8e5 	bl	8009206 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800903c:	4b04      	ldr	r3, [pc, #16]	; (8009050 <USBD_SetConfig+0x118>)
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	4619      	mov	r1, r3
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f7ff f9ad 	bl	80083a2 <USBD_ClrClassConfig>
        break;
 8009048:	bf00      	nop
    }
  }
}
 800904a:	3708      	adds	r7, #8
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}
 8009050:	20000f81 	.word	0x20000f81

08009054 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b082      	sub	sp, #8
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
 800905c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	88db      	ldrh	r3, [r3, #6]
 8009062:	2b01      	cmp	r3, #1
 8009064:	d004      	beq.n	8009070 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009066:	6839      	ldr	r1, [r7, #0]
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 f8cc 	bl	8009206 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800906e:	e022      	b.n	80090b6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009076:	2b02      	cmp	r3, #2
 8009078:	dc02      	bgt.n	8009080 <USBD_GetConfig+0x2c>
 800907a:	2b00      	cmp	r3, #0
 800907c:	dc03      	bgt.n	8009086 <USBD_GetConfig+0x32>
 800907e:	e015      	b.n	80090ac <USBD_GetConfig+0x58>
 8009080:	2b03      	cmp	r3, #3
 8009082:	d00b      	beq.n	800909c <USBD_GetConfig+0x48>
 8009084:	e012      	b.n	80090ac <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2200      	movs	r2, #0
 800908a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	3308      	adds	r3, #8
 8009090:	2201      	movs	r2, #1
 8009092:	4619      	mov	r1, r3
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f000 f8c7 	bl	8009228 <USBD_CtlSendData>
        break;
 800909a:	e00c      	b.n	80090b6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	3304      	adds	r3, #4
 80090a0:	2201      	movs	r2, #1
 80090a2:	4619      	mov	r1, r3
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f000 f8bf 	bl	8009228 <USBD_CtlSendData>
        break;
 80090aa:	e004      	b.n	80090b6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80090ac:	6839      	ldr	r1, [r7, #0]
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f000 f8a9 	bl	8009206 <USBD_CtlError>
        break;
 80090b4:	bf00      	nop
}
 80090b6:	bf00      	nop
 80090b8:	3708      	adds	r7, #8
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}

080090be <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090be:	b580      	push	{r7, lr}
 80090c0:	b082      	sub	sp, #8
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	6078      	str	r0, [r7, #4]
 80090c6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090ce:	3b01      	subs	r3, #1
 80090d0:	2b02      	cmp	r3, #2
 80090d2:	d81e      	bhi.n	8009112 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	88db      	ldrh	r3, [r3, #6]
 80090d8:	2b02      	cmp	r3, #2
 80090da:	d004      	beq.n	80090e6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 80090dc:	6839      	ldr	r1, [r7, #0]
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f000 f891 	bl	8009206 <USBD_CtlError>
        break;
 80090e4:	e01a      	b.n	800911c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2201      	movs	r2, #1
 80090ea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d005      	beq.n	8009102 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	68db      	ldr	r3, [r3, #12]
 80090fa:	f043 0202 	orr.w	r2, r3, #2
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	330c      	adds	r3, #12
 8009106:	2202      	movs	r2, #2
 8009108:	4619      	mov	r1, r3
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f000 f88c 	bl	8009228 <USBD_CtlSendData>
      break;
 8009110:	e004      	b.n	800911c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009112:	6839      	ldr	r1, [r7, #0]
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 f876 	bl	8009206 <USBD_CtlError>
      break;
 800911a:	bf00      	nop
  }
}
 800911c:	bf00      	nop
 800911e:	3708      	adds	r7, #8
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b082      	sub	sp, #8
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	885b      	ldrh	r3, [r3, #2]
 8009132:	2b01      	cmp	r3, #1
 8009134:	d106      	bne.n	8009144 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2201      	movs	r2, #1
 800913a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f000 f8b2 	bl	80092a8 <USBD_CtlSendStatus>
  }
}
 8009144:	bf00      	nop
 8009146:	3708      	adds	r7, #8
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}

0800914c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b082      	sub	sp, #8
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800915c:	3b01      	subs	r3, #1
 800915e:	2b02      	cmp	r3, #2
 8009160:	d80b      	bhi.n	800917a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009162:	683b      	ldr	r3, [r7, #0]
 8009164:	885b      	ldrh	r3, [r3, #2]
 8009166:	2b01      	cmp	r3, #1
 8009168:	d10c      	bne.n	8009184 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f000 f898 	bl	80092a8 <USBD_CtlSendStatus>
      }
      break;
 8009178:	e004      	b.n	8009184 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800917a:	6839      	ldr	r1, [r7, #0]
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f000 f842 	bl	8009206 <USBD_CtlError>
      break;
 8009182:	e000      	b.n	8009186 <USBD_ClrFeature+0x3a>
      break;
 8009184:	bf00      	nop
  }
}
 8009186:	bf00      	nop
 8009188:	3708      	adds	r7, #8
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}

0800918e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800918e:	b480      	push	{r7}
 8009190:	b083      	sub	sp, #12
 8009192:	af00      	add	r7, sp, #0
 8009194:	6078      	str	r0, [r7, #4]
 8009196:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	781a      	ldrb	r2, [r3, #0]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	785a      	ldrb	r2, [r3, #1]
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	3302      	adds	r3, #2
 80091ac:	781b      	ldrb	r3, [r3, #0]
 80091ae:	b29a      	uxth	r2, r3
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	3303      	adds	r3, #3
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	b29b      	uxth	r3, r3
 80091b8:	021b      	lsls	r3, r3, #8
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	4413      	add	r3, r2
 80091be:	b29a      	uxth	r2, r3
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	3304      	adds	r3, #4
 80091c8:	781b      	ldrb	r3, [r3, #0]
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	3305      	adds	r3, #5
 80091d0:	781b      	ldrb	r3, [r3, #0]
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	021b      	lsls	r3, r3, #8
 80091d6:	b29b      	uxth	r3, r3
 80091d8:	4413      	add	r3, r2
 80091da:	b29a      	uxth	r2, r3
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	3306      	adds	r3, #6
 80091e4:	781b      	ldrb	r3, [r3, #0]
 80091e6:	b29a      	uxth	r2, r3
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	3307      	adds	r3, #7
 80091ec:	781b      	ldrb	r3, [r3, #0]
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	021b      	lsls	r3, r3, #8
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	4413      	add	r3, r2
 80091f6:	b29a      	uxth	r2, r3
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	80da      	strh	r2, [r3, #6]

}
 80091fc:	bf00      	nop
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	bc80      	pop	{r7}
 8009204:	4770      	bx	lr

08009206 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009206:	b580      	push	{r7, lr}
 8009208:	b082      	sub	sp, #8
 800920a:	af00      	add	r7, sp, #0
 800920c:	6078      	str	r0, [r7, #4]
 800920e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009210:	2180      	movs	r1, #128	; 0x80
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	f7fe ffa8 	bl	8008168 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009218:	2100      	movs	r1, #0
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f7fe ffa4 	bl	8008168 <USBD_LL_StallEP>
}
 8009220:	bf00      	nop
 8009222:	3708      	adds	r7, #8
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}

08009228 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b084      	sub	sp, #16
 800922c:	af00      	add	r7, sp, #0
 800922e:	60f8      	str	r0, [r7, #12]
 8009230:	60b9      	str	r1, [r7, #8]
 8009232:	4613      	mov	r3, r2
 8009234:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2202      	movs	r2, #2
 800923a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800923e:	88fa      	ldrh	r2, [r7, #6]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009244:	88fa      	ldrh	r2, [r7, #6]
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800924a:	88fb      	ldrh	r3, [r7, #6]
 800924c:	68ba      	ldr	r2, [r7, #8]
 800924e:	2100      	movs	r1, #0
 8009250:	68f8      	ldr	r0, [r7, #12]
 8009252:	f7ff f80b 	bl	800826c <USBD_LL_Transmit>

  return USBD_OK;
 8009256:	2300      	movs	r3, #0
}
 8009258:	4618      	mov	r0, r3
 800925a:	3710      	adds	r7, #16
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	60b9      	str	r1, [r7, #8]
 800926a:	4613      	mov	r3, r2
 800926c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800926e:	88fb      	ldrh	r3, [r7, #6]
 8009270:	68ba      	ldr	r2, [r7, #8]
 8009272:	2100      	movs	r1, #0
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f7fe fff9 	bl	800826c <USBD_LL_Transmit>

  return USBD_OK;
 800927a:	2300      	movs	r3, #0
}
 800927c:	4618      	mov	r0, r3
 800927e:	3710      	adds	r7, #16
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}

08009284 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b084      	sub	sp, #16
 8009288:	af00      	add	r7, sp, #0
 800928a:	60f8      	str	r0, [r7, #12]
 800928c:	60b9      	str	r1, [r7, #8]
 800928e:	4613      	mov	r3, r2
 8009290:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009292:	88fb      	ldrh	r3, [r7, #6]
 8009294:	68ba      	ldr	r2, [r7, #8]
 8009296:	2100      	movs	r1, #0
 8009298:	68f8      	ldr	r0, [r7, #12]
 800929a:	f7ff f80a 	bl	80082b2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800929e:	2300      	movs	r3, #0
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	3710      	adds	r7, #16
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b082      	sub	sp, #8
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2204      	movs	r2, #4
 80092b4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80092b8:	2300      	movs	r3, #0
 80092ba:	2200      	movs	r2, #0
 80092bc:	2100      	movs	r1, #0
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f7fe ffd4 	bl	800826c <USBD_LL_Transmit>

  return USBD_OK;
 80092c4:	2300      	movs	r3, #0
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3708      	adds	r7, #8
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}

080092ce <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80092ce:	b580      	push	{r7, lr}
 80092d0:	b082      	sub	sp, #8
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2205      	movs	r2, #5
 80092da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80092de:	2300      	movs	r3, #0
 80092e0:	2200      	movs	r2, #0
 80092e2:	2100      	movs	r1, #0
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f7fe ffe4 	bl	80082b2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80092ea:	2300      	movs	r3, #0
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3708      	adds	r7, #8
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80092f4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80092f6:	e003      	b.n	8009300 <LoopCopyDataInit>

080092f8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80092f8:	4b12      	ldr	r3, [pc, #72]	; (8009344 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80092fa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80092fc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80092fe:	3104      	adds	r1, #4

08009300 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8009300:	4811      	ldr	r0, [pc, #68]	; (8009348 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8009302:	4b12      	ldr	r3, [pc, #72]	; (800934c <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8009304:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8009306:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8009308:	d3f6      	bcc.n	80092f8 <CopyDataInit>
  ldr r2, =_sbss
 800930a:	4a11      	ldr	r2, [pc, #68]	; (8009350 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 800930c:	e002      	b.n	8009314 <LoopFillZerobss>

0800930e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800930e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8009310:	f842 3b04 	str.w	r3, [r2], #4

08009314 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8009314:	4b0f      	ldr	r3, [pc, #60]	; (8009354 <LoopPaintStack+0x30>)
  cmp r2, r3
 8009316:	429a      	cmp	r2, r3
  bcc FillZerobss
 8009318:	d3f9      	bcc.n	800930e <FillZerobss>

  ldr r3, =0x55555555
 800931a:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 800931e:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8009322:	4a0c      	ldr	r2, [pc, #48]	; (8009354 <LoopPaintStack+0x30>)

08009324 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8009324:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8009328:	4594      	cmp	ip, r2
	bne LoopPaintStack
 800932a:	d1fb      	bne.n	8009324 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800932c:	f7f9 fbb6 	bl	8002a9c <SystemInit>
    bl  SystemCoreClockUpdate
 8009330:	f7f9 fbe8 	bl	8002b04 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8009334:	f7f8 fa2e 	bl	8001794 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8009338:	f000 f816 	bl	8009368 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800933c:	f7f7 fd82 	bl	8000e44 <main>
  b Infinite_Loop
 8009340:	f000 b80a 	b.w	8009358 <Default_Handler>
  ldr r3, =_sidata
 8009344:	0800fe68 	.word	0x0800fe68
  ldr r0, =_sdata
 8009348:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800934c:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 8009350:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 8009354:	200012e4 	.word	0x200012e4

08009358 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8009358:	e7fe      	b.n	8009358 <Default_Handler>
	...

0800935c <__errno>:
 800935c:	4b01      	ldr	r3, [pc, #4]	; (8009364 <__errno+0x8>)
 800935e:	6818      	ldr	r0, [r3, #0]
 8009360:	4770      	bx	lr
 8009362:	bf00      	nop
 8009364:	2000002c 	.word	0x2000002c

08009368 <__libc_init_array>:
 8009368:	b570      	push	{r4, r5, r6, lr}
 800936a:	2600      	movs	r6, #0
 800936c:	4d0c      	ldr	r5, [pc, #48]	; (80093a0 <__libc_init_array+0x38>)
 800936e:	4c0d      	ldr	r4, [pc, #52]	; (80093a4 <__libc_init_array+0x3c>)
 8009370:	1b64      	subs	r4, r4, r5
 8009372:	10a4      	asrs	r4, r4, #2
 8009374:	42a6      	cmp	r6, r4
 8009376:	d109      	bne.n	800938c <__libc_init_array+0x24>
 8009378:	f006 f8fc 	bl	800f574 <_init>
 800937c:	2600      	movs	r6, #0
 800937e:	4d0a      	ldr	r5, [pc, #40]	; (80093a8 <__libc_init_array+0x40>)
 8009380:	4c0a      	ldr	r4, [pc, #40]	; (80093ac <__libc_init_array+0x44>)
 8009382:	1b64      	subs	r4, r4, r5
 8009384:	10a4      	asrs	r4, r4, #2
 8009386:	42a6      	cmp	r6, r4
 8009388:	d105      	bne.n	8009396 <__libc_init_array+0x2e>
 800938a:	bd70      	pop	{r4, r5, r6, pc}
 800938c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009390:	4798      	blx	r3
 8009392:	3601      	adds	r6, #1
 8009394:	e7ee      	b.n	8009374 <__libc_init_array+0xc>
 8009396:	f855 3b04 	ldr.w	r3, [r5], #4
 800939a:	4798      	blx	r3
 800939c:	3601      	adds	r6, #1
 800939e:	e7f2      	b.n	8009386 <__libc_init_array+0x1e>
 80093a0:	0800fe5c 	.word	0x0800fe5c
 80093a4:	0800fe5c 	.word	0x0800fe5c
 80093a8:	0800fe5c 	.word	0x0800fe5c
 80093ac:	0800fe64 	.word	0x0800fe64

080093b0 <malloc>:
 80093b0:	4b02      	ldr	r3, [pc, #8]	; (80093bc <malloc+0xc>)
 80093b2:	4601      	mov	r1, r0
 80093b4:	6818      	ldr	r0, [r3, #0]
 80093b6:	f000 b803 	b.w	80093c0 <_malloc_r>
 80093ba:	bf00      	nop
 80093bc:	2000002c 	.word	0x2000002c

080093c0 <_malloc_r>:
 80093c0:	f101 030b 	add.w	r3, r1, #11
 80093c4:	2b16      	cmp	r3, #22
 80093c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ca:	4605      	mov	r5, r0
 80093cc:	d906      	bls.n	80093dc <_malloc_r+0x1c>
 80093ce:	f033 0707 	bics.w	r7, r3, #7
 80093d2:	d504      	bpl.n	80093de <_malloc_r+0x1e>
 80093d4:	230c      	movs	r3, #12
 80093d6:	602b      	str	r3, [r5, #0]
 80093d8:	2400      	movs	r4, #0
 80093da:	e1ae      	b.n	800973a <_malloc_r+0x37a>
 80093dc:	2710      	movs	r7, #16
 80093de:	42b9      	cmp	r1, r7
 80093e0:	d8f8      	bhi.n	80093d4 <_malloc_r+0x14>
 80093e2:	4628      	mov	r0, r5
 80093e4:	f000 fa36 	bl	8009854 <__malloc_lock>
 80093e8:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80093ec:	4ec3      	ldr	r6, [pc, #780]	; (80096fc <_malloc_r+0x33c>)
 80093ee:	d238      	bcs.n	8009462 <_malloc_r+0xa2>
 80093f0:	f107 0208 	add.w	r2, r7, #8
 80093f4:	4432      	add	r2, r6
 80093f6:	6854      	ldr	r4, [r2, #4]
 80093f8:	f1a2 0108 	sub.w	r1, r2, #8
 80093fc:	428c      	cmp	r4, r1
 80093fe:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8009402:	d102      	bne.n	800940a <_malloc_r+0x4a>
 8009404:	68d4      	ldr	r4, [r2, #12]
 8009406:	42a2      	cmp	r2, r4
 8009408:	d010      	beq.n	800942c <_malloc_r+0x6c>
 800940a:	6863      	ldr	r3, [r4, #4]
 800940c:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8009410:	f023 0303 	bic.w	r3, r3, #3
 8009414:	60ca      	str	r2, [r1, #12]
 8009416:	4423      	add	r3, r4
 8009418:	6091      	str	r1, [r2, #8]
 800941a:	685a      	ldr	r2, [r3, #4]
 800941c:	f042 0201 	orr.w	r2, r2, #1
 8009420:	605a      	str	r2, [r3, #4]
 8009422:	4628      	mov	r0, r5
 8009424:	f000 fa1c 	bl	8009860 <__malloc_unlock>
 8009428:	3408      	adds	r4, #8
 800942a:	e186      	b.n	800973a <_malloc_r+0x37a>
 800942c:	3302      	adds	r3, #2
 800942e:	4ab4      	ldr	r2, [pc, #720]	; (8009700 <_malloc_r+0x340>)
 8009430:	6934      	ldr	r4, [r6, #16]
 8009432:	4611      	mov	r1, r2
 8009434:	4294      	cmp	r4, r2
 8009436:	d077      	beq.n	8009528 <_malloc_r+0x168>
 8009438:	6860      	ldr	r0, [r4, #4]
 800943a:	f020 0c03 	bic.w	ip, r0, #3
 800943e:	ebac 0007 	sub.w	r0, ip, r7
 8009442:	280f      	cmp	r0, #15
 8009444:	dd48      	ble.n	80094d8 <_malloc_r+0x118>
 8009446:	19e1      	adds	r1, r4, r7
 8009448:	f040 0301 	orr.w	r3, r0, #1
 800944c:	f047 0701 	orr.w	r7, r7, #1
 8009450:	6067      	str	r7, [r4, #4]
 8009452:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8009456:	e9c1 2202 	strd	r2, r2, [r1, #8]
 800945a:	604b      	str	r3, [r1, #4]
 800945c:	f844 000c 	str.w	r0, [r4, ip]
 8009460:	e7df      	b.n	8009422 <_malloc_r+0x62>
 8009462:	0a7b      	lsrs	r3, r7, #9
 8009464:	d02a      	beq.n	80094bc <_malloc_r+0xfc>
 8009466:	2b04      	cmp	r3, #4
 8009468:	d812      	bhi.n	8009490 <_malloc_r+0xd0>
 800946a:	09bb      	lsrs	r3, r7, #6
 800946c:	3338      	adds	r3, #56	; 0x38
 800946e:	1c5a      	adds	r2, r3, #1
 8009470:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8009474:	6854      	ldr	r4, [r2, #4]
 8009476:	f1a2 0c08 	sub.w	ip, r2, #8
 800947a:	4564      	cmp	r4, ip
 800947c:	d006      	beq.n	800948c <_malloc_r+0xcc>
 800947e:	6862      	ldr	r2, [r4, #4]
 8009480:	f022 0203 	bic.w	r2, r2, #3
 8009484:	1bd0      	subs	r0, r2, r7
 8009486:	280f      	cmp	r0, #15
 8009488:	dd1c      	ble.n	80094c4 <_malloc_r+0x104>
 800948a:	3b01      	subs	r3, #1
 800948c:	3301      	adds	r3, #1
 800948e:	e7ce      	b.n	800942e <_malloc_r+0x6e>
 8009490:	2b14      	cmp	r3, #20
 8009492:	d801      	bhi.n	8009498 <_malloc_r+0xd8>
 8009494:	335b      	adds	r3, #91	; 0x5b
 8009496:	e7ea      	b.n	800946e <_malloc_r+0xae>
 8009498:	2b54      	cmp	r3, #84	; 0x54
 800949a:	d802      	bhi.n	80094a2 <_malloc_r+0xe2>
 800949c:	0b3b      	lsrs	r3, r7, #12
 800949e:	336e      	adds	r3, #110	; 0x6e
 80094a0:	e7e5      	b.n	800946e <_malloc_r+0xae>
 80094a2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80094a6:	d802      	bhi.n	80094ae <_malloc_r+0xee>
 80094a8:	0bfb      	lsrs	r3, r7, #15
 80094aa:	3377      	adds	r3, #119	; 0x77
 80094ac:	e7df      	b.n	800946e <_malloc_r+0xae>
 80094ae:	f240 5254 	movw	r2, #1364	; 0x554
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d804      	bhi.n	80094c0 <_malloc_r+0x100>
 80094b6:	0cbb      	lsrs	r3, r7, #18
 80094b8:	337c      	adds	r3, #124	; 0x7c
 80094ba:	e7d8      	b.n	800946e <_malloc_r+0xae>
 80094bc:	233f      	movs	r3, #63	; 0x3f
 80094be:	e7d6      	b.n	800946e <_malloc_r+0xae>
 80094c0:	237e      	movs	r3, #126	; 0x7e
 80094c2:	e7d4      	b.n	800946e <_malloc_r+0xae>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	68e1      	ldr	r1, [r4, #12]
 80094c8:	db04      	blt.n	80094d4 <_malloc_r+0x114>
 80094ca:	68a3      	ldr	r3, [r4, #8]
 80094cc:	60d9      	str	r1, [r3, #12]
 80094ce:	608b      	str	r3, [r1, #8]
 80094d0:	18a3      	adds	r3, r4, r2
 80094d2:	e7a2      	b.n	800941a <_malloc_r+0x5a>
 80094d4:	460c      	mov	r4, r1
 80094d6:	e7d0      	b.n	800947a <_malloc_r+0xba>
 80094d8:	2800      	cmp	r0, #0
 80094da:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80094de:	db07      	blt.n	80094f0 <_malloc_r+0x130>
 80094e0:	44a4      	add	ip, r4
 80094e2:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80094e6:	f043 0301 	orr.w	r3, r3, #1
 80094ea:	f8cc 3004 	str.w	r3, [ip, #4]
 80094ee:	e798      	b.n	8009422 <_malloc_r+0x62>
 80094f0:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 80094f4:	6870      	ldr	r0, [r6, #4]
 80094f6:	f080 809e 	bcs.w	8009636 <_malloc_r+0x276>
 80094fa:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 80094fe:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8009502:	f04f 0c01 	mov.w	ip, #1
 8009506:	fa0c fc0e 	lsl.w	ip, ip, lr
 800950a:	ea4c 0000 	orr.w	r0, ip, r0
 800950e:	3201      	adds	r2, #1
 8009510:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8009514:	6070      	str	r0, [r6, #4]
 8009516:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800951a:	3808      	subs	r0, #8
 800951c:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8009520:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8009524:	f8cc 400c 	str.w	r4, [ip, #12]
 8009528:	2001      	movs	r0, #1
 800952a:	109a      	asrs	r2, r3, #2
 800952c:	fa00 f202 	lsl.w	r2, r0, r2
 8009530:	6870      	ldr	r0, [r6, #4]
 8009532:	4290      	cmp	r0, r2
 8009534:	d326      	bcc.n	8009584 <_malloc_r+0x1c4>
 8009536:	4210      	tst	r0, r2
 8009538:	d106      	bne.n	8009548 <_malloc_r+0x188>
 800953a:	f023 0303 	bic.w	r3, r3, #3
 800953e:	0052      	lsls	r2, r2, #1
 8009540:	4210      	tst	r0, r2
 8009542:	f103 0304 	add.w	r3, r3, #4
 8009546:	d0fa      	beq.n	800953e <_malloc_r+0x17e>
 8009548:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800954c:	46c1      	mov	r9, r8
 800954e:	469e      	mov	lr, r3
 8009550:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8009554:	454c      	cmp	r4, r9
 8009556:	f040 80b3 	bne.w	80096c0 <_malloc_r+0x300>
 800955a:	f10e 0e01 	add.w	lr, lr, #1
 800955e:	f01e 0f03 	tst.w	lr, #3
 8009562:	f109 0908 	add.w	r9, r9, #8
 8009566:	d1f3      	bne.n	8009550 <_malloc_r+0x190>
 8009568:	0798      	lsls	r0, r3, #30
 800956a:	f040 80ec 	bne.w	8009746 <_malloc_r+0x386>
 800956e:	6873      	ldr	r3, [r6, #4]
 8009570:	ea23 0302 	bic.w	r3, r3, r2
 8009574:	6073      	str	r3, [r6, #4]
 8009576:	6870      	ldr	r0, [r6, #4]
 8009578:	0052      	lsls	r2, r2, #1
 800957a:	4290      	cmp	r0, r2
 800957c:	d302      	bcc.n	8009584 <_malloc_r+0x1c4>
 800957e:	2a00      	cmp	r2, #0
 8009580:	f040 80ed 	bne.w	800975e <_malloc_r+0x39e>
 8009584:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8009588:	f8db 1004 	ldr.w	r1, [fp, #4]
 800958c:	f021 0903 	bic.w	r9, r1, #3
 8009590:	45b9      	cmp	r9, r7
 8009592:	d304      	bcc.n	800959e <_malloc_r+0x1de>
 8009594:	eba9 0207 	sub.w	r2, r9, r7
 8009598:	2a0f      	cmp	r2, #15
 800959a:	f300 8148 	bgt.w	800982e <_malloc_r+0x46e>
 800959e:	4a59      	ldr	r2, [pc, #356]	; (8009704 <_malloc_r+0x344>)
 80095a0:	eb0b 0309 	add.w	r3, fp, r9
 80095a4:	6811      	ldr	r1, [r2, #0]
 80095a6:	2008      	movs	r0, #8
 80095a8:	3110      	adds	r1, #16
 80095aa:	4439      	add	r1, r7
 80095ac:	9301      	str	r3, [sp, #4]
 80095ae:	9100      	str	r1, [sp, #0]
 80095b0:	f000 fa26 	bl	8009a00 <sysconf>
 80095b4:	e9dd 1300 	ldrd	r1, r3, [sp]
 80095b8:	4680      	mov	r8, r0
 80095ba:	4a53      	ldr	r2, [pc, #332]	; (8009708 <_malloc_r+0x348>)
 80095bc:	6810      	ldr	r0, [r2, #0]
 80095be:	3001      	adds	r0, #1
 80095c0:	bf1f      	itttt	ne
 80095c2:	f101 31ff 	addne.w	r1, r1, #4294967295
 80095c6:	4441      	addne	r1, r8
 80095c8:	f1c8 0000 	rsbne	r0, r8, #0
 80095cc:	4001      	andne	r1, r0
 80095ce:	4628      	mov	r0, r5
 80095d0:	e9cd 1300 	strd	r1, r3, [sp]
 80095d4:	f7f8 f9a0 	bl	8001918 <_sbrk_r>
 80095d8:	1c42      	adds	r2, r0, #1
 80095da:	4604      	mov	r4, r0
 80095dc:	f000 80fb 	beq.w	80097d6 <_malloc_r+0x416>
 80095e0:	9b01      	ldr	r3, [sp, #4]
 80095e2:	9900      	ldr	r1, [sp, #0]
 80095e4:	4283      	cmp	r3, r0
 80095e6:	4a48      	ldr	r2, [pc, #288]	; (8009708 <_malloc_r+0x348>)
 80095e8:	d902      	bls.n	80095f0 <_malloc_r+0x230>
 80095ea:	45b3      	cmp	fp, r6
 80095ec:	f040 80f3 	bne.w	80097d6 <_malloc_r+0x416>
 80095f0:	f8df a120 	ldr.w	sl, [pc, #288]	; 8009714 <_malloc_r+0x354>
 80095f4:	42a3      	cmp	r3, r4
 80095f6:	f8da 0000 	ldr.w	r0, [sl]
 80095fa:	f108 3cff 	add.w	ip, r8, #4294967295
 80095fe:	eb00 0e01 	add.w	lr, r0, r1
 8009602:	f8ca e000 	str.w	lr, [sl]
 8009606:	f040 80ac 	bne.w	8009762 <_malloc_r+0x3a2>
 800960a:	ea13 0f0c 	tst.w	r3, ip
 800960e:	f040 80a8 	bne.w	8009762 <_malloc_r+0x3a2>
 8009612:	68b3      	ldr	r3, [r6, #8]
 8009614:	4449      	add	r1, r9
 8009616:	f041 0101 	orr.w	r1, r1, #1
 800961a:	6059      	str	r1, [r3, #4]
 800961c:	4a3b      	ldr	r2, [pc, #236]	; (800970c <_malloc_r+0x34c>)
 800961e:	f8da 3000 	ldr.w	r3, [sl]
 8009622:	6811      	ldr	r1, [r2, #0]
 8009624:	428b      	cmp	r3, r1
 8009626:	bf88      	it	hi
 8009628:	6013      	strhi	r3, [r2, #0]
 800962a:	4a39      	ldr	r2, [pc, #228]	; (8009710 <_malloc_r+0x350>)
 800962c:	6811      	ldr	r1, [r2, #0]
 800962e:	428b      	cmp	r3, r1
 8009630:	bf88      	it	hi
 8009632:	6013      	strhi	r3, [r2, #0]
 8009634:	e0cf      	b.n	80097d6 <_malloc_r+0x416>
 8009636:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800963a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800963e:	d218      	bcs.n	8009672 <_malloc_r+0x2b2>
 8009640:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8009644:	3238      	adds	r2, #56	; 0x38
 8009646:	f102 0e01 	add.w	lr, r2, #1
 800964a:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800964e:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8009652:	45f0      	cmp	r8, lr
 8009654:	d12b      	bne.n	80096ae <_malloc_r+0x2ee>
 8009656:	f04f 0c01 	mov.w	ip, #1
 800965a:	1092      	asrs	r2, r2, #2
 800965c:	fa0c f202 	lsl.w	r2, ip, r2
 8009660:	4310      	orrs	r0, r2
 8009662:	6070      	str	r0, [r6, #4]
 8009664:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8009668:	f8c8 4008 	str.w	r4, [r8, #8]
 800966c:	f8ce 400c 	str.w	r4, [lr, #12]
 8009670:	e75a      	b.n	8009528 <_malloc_r+0x168>
 8009672:	2a14      	cmp	r2, #20
 8009674:	d801      	bhi.n	800967a <_malloc_r+0x2ba>
 8009676:	325b      	adds	r2, #91	; 0x5b
 8009678:	e7e5      	b.n	8009646 <_malloc_r+0x286>
 800967a:	2a54      	cmp	r2, #84	; 0x54
 800967c:	d803      	bhi.n	8009686 <_malloc_r+0x2c6>
 800967e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8009682:	326e      	adds	r2, #110	; 0x6e
 8009684:	e7df      	b.n	8009646 <_malloc_r+0x286>
 8009686:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800968a:	d803      	bhi.n	8009694 <_malloc_r+0x2d4>
 800968c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8009690:	3277      	adds	r2, #119	; 0x77
 8009692:	e7d8      	b.n	8009646 <_malloc_r+0x286>
 8009694:	f240 5e54 	movw	lr, #1364	; 0x554
 8009698:	4572      	cmp	r2, lr
 800969a:	bf96      	itet	ls
 800969c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80096a0:	227e      	movhi	r2, #126	; 0x7e
 80096a2:	327c      	addls	r2, #124	; 0x7c
 80096a4:	e7cf      	b.n	8009646 <_malloc_r+0x286>
 80096a6:	f8de e008 	ldr.w	lr, [lr, #8]
 80096aa:	45f0      	cmp	r8, lr
 80096ac:	d005      	beq.n	80096ba <_malloc_r+0x2fa>
 80096ae:	f8de 2004 	ldr.w	r2, [lr, #4]
 80096b2:	f022 0203 	bic.w	r2, r2, #3
 80096b6:	4562      	cmp	r2, ip
 80096b8:	d8f5      	bhi.n	80096a6 <_malloc_r+0x2e6>
 80096ba:	f8de 800c 	ldr.w	r8, [lr, #12]
 80096be:	e7d1      	b.n	8009664 <_malloc_r+0x2a4>
 80096c0:	6860      	ldr	r0, [r4, #4]
 80096c2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80096c6:	f020 0003 	bic.w	r0, r0, #3
 80096ca:	eba0 0a07 	sub.w	sl, r0, r7
 80096ce:	f1ba 0f0f 	cmp.w	sl, #15
 80096d2:	dd21      	ble.n	8009718 <_malloc_r+0x358>
 80096d4:	68a3      	ldr	r3, [r4, #8]
 80096d6:	19e2      	adds	r2, r4, r7
 80096d8:	f047 0701 	orr.w	r7, r7, #1
 80096dc:	6067      	str	r7, [r4, #4]
 80096de:	f8c3 c00c 	str.w	ip, [r3, #12]
 80096e2:	f8cc 3008 	str.w	r3, [ip, #8]
 80096e6:	f04a 0301 	orr.w	r3, sl, #1
 80096ea:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80096ee:	e9c2 1102 	strd	r1, r1, [r2, #8]
 80096f2:	6053      	str	r3, [r2, #4]
 80096f4:	f844 a000 	str.w	sl, [r4, r0]
 80096f8:	e693      	b.n	8009422 <_malloc_r+0x62>
 80096fa:	bf00      	nop
 80096fc:	20000458 	.word	0x20000458
 8009700:	20000460 	.word	0x20000460
 8009704:	20000fb4 	.word	0x20000fb4
 8009708:	20000860 	.word	0x20000860
 800970c:	20000fac 	.word	0x20000fac
 8009710:	20000fb0 	.word	0x20000fb0
 8009714:	20000f84 	.word	0x20000f84
 8009718:	f1ba 0f00 	cmp.w	sl, #0
 800971c:	db11      	blt.n	8009742 <_malloc_r+0x382>
 800971e:	4420      	add	r0, r4
 8009720:	6843      	ldr	r3, [r0, #4]
 8009722:	f043 0301 	orr.w	r3, r3, #1
 8009726:	6043      	str	r3, [r0, #4]
 8009728:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800972c:	4628      	mov	r0, r5
 800972e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8009732:	f8cc 3008 	str.w	r3, [ip, #8]
 8009736:	f000 f893 	bl	8009860 <__malloc_unlock>
 800973a:	4620      	mov	r0, r4
 800973c:	b003      	add	sp, #12
 800973e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009742:	4664      	mov	r4, ip
 8009744:	e706      	b.n	8009554 <_malloc_r+0x194>
 8009746:	f858 0908 	ldr.w	r0, [r8], #-8
 800974a:	3b01      	subs	r3, #1
 800974c:	4540      	cmp	r0, r8
 800974e:	f43f af0b 	beq.w	8009568 <_malloc_r+0x1a8>
 8009752:	e710      	b.n	8009576 <_malloc_r+0x1b6>
 8009754:	3304      	adds	r3, #4
 8009756:	0052      	lsls	r2, r2, #1
 8009758:	4210      	tst	r0, r2
 800975a:	d0fb      	beq.n	8009754 <_malloc_r+0x394>
 800975c:	e6f4      	b.n	8009548 <_malloc_r+0x188>
 800975e:	4673      	mov	r3, lr
 8009760:	e7fa      	b.n	8009758 <_malloc_r+0x398>
 8009762:	6810      	ldr	r0, [r2, #0]
 8009764:	3001      	adds	r0, #1
 8009766:	bf1b      	ittet	ne
 8009768:	1ae3      	subne	r3, r4, r3
 800976a:	4473      	addne	r3, lr
 800976c:	6014      	streq	r4, [r2, #0]
 800976e:	f8ca 3000 	strne.w	r3, [sl]
 8009772:	f014 0307 	ands.w	r3, r4, #7
 8009776:	bf0e      	itee	eq
 8009778:	4618      	moveq	r0, r3
 800977a:	f1c3 0008 	rsbne	r0, r3, #8
 800977e:	1824      	addne	r4, r4, r0
 8009780:	1862      	adds	r2, r4, r1
 8009782:	ea02 010c 	and.w	r1, r2, ip
 8009786:	4480      	add	r8, r0
 8009788:	eba8 0801 	sub.w	r8, r8, r1
 800978c:	ea08 080c 	and.w	r8, r8, ip
 8009790:	4641      	mov	r1, r8
 8009792:	4628      	mov	r0, r5
 8009794:	9301      	str	r3, [sp, #4]
 8009796:	9200      	str	r2, [sp, #0]
 8009798:	f7f8 f8be 	bl	8001918 <_sbrk_r>
 800979c:	1c43      	adds	r3, r0, #1
 800979e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097a2:	d105      	bne.n	80097b0 <_malloc_r+0x3f0>
 80097a4:	b32b      	cbz	r3, 80097f2 <_malloc_r+0x432>
 80097a6:	f04f 0800 	mov.w	r8, #0
 80097aa:	f1a3 0008 	sub.w	r0, r3, #8
 80097ae:	4410      	add	r0, r2
 80097b0:	f8da 2000 	ldr.w	r2, [sl]
 80097b4:	1b00      	subs	r0, r0, r4
 80097b6:	4440      	add	r0, r8
 80097b8:	4442      	add	r2, r8
 80097ba:	f040 0001 	orr.w	r0, r0, #1
 80097be:	45b3      	cmp	fp, r6
 80097c0:	60b4      	str	r4, [r6, #8]
 80097c2:	f8ca 2000 	str.w	r2, [sl]
 80097c6:	6060      	str	r0, [r4, #4]
 80097c8:	f43f af28 	beq.w	800961c <_malloc_r+0x25c>
 80097cc:	f1b9 0f0f 	cmp.w	r9, #15
 80097d0:	d812      	bhi.n	80097f8 <_malloc_r+0x438>
 80097d2:	2301      	movs	r3, #1
 80097d4:	6063      	str	r3, [r4, #4]
 80097d6:	68b3      	ldr	r3, [r6, #8]
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	f023 0303 	bic.w	r3, r3, #3
 80097de:	42bb      	cmp	r3, r7
 80097e0:	eba3 0207 	sub.w	r2, r3, r7
 80097e4:	d301      	bcc.n	80097ea <_malloc_r+0x42a>
 80097e6:	2a0f      	cmp	r2, #15
 80097e8:	dc21      	bgt.n	800982e <_malloc_r+0x46e>
 80097ea:	4628      	mov	r0, r5
 80097ec:	f000 f838 	bl	8009860 <__malloc_unlock>
 80097f0:	e5f2      	b.n	80093d8 <_malloc_r+0x18>
 80097f2:	4610      	mov	r0, r2
 80097f4:	4698      	mov	r8, r3
 80097f6:	e7db      	b.n	80097b0 <_malloc_r+0x3f0>
 80097f8:	2205      	movs	r2, #5
 80097fa:	f8db 3004 	ldr.w	r3, [fp, #4]
 80097fe:	f1a9 090c 	sub.w	r9, r9, #12
 8009802:	f029 0907 	bic.w	r9, r9, #7
 8009806:	f003 0301 	and.w	r3, r3, #1
 800980a:	ea43 0309 	orr.w	r3, r3, r9
 800980e:	f8cb 3004 	str.w	r3, [fp, #4]
 8009812:	f1b9 0f0f 	cmp.w	r9, #15
 8009816:	eb0b 0309 	add.w	r3, fp, r9
 800981a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800981e:	f67f aefd 	bls.w	800961c <_malloc_r+0x25c>
 8009822:	4628      	mov	r0, r5
 8009824:	f10b 0108 	add.w	r1, fp, #8
 8009828:	f002 fbd2 	bl	800bfd0 <_free_r>
 800982c:	e6f6      	b.n	800961c <_malloc_r+0x25c>
 800982e:	68b4      	ldr	r4, [r6, #8]
 8009830:	f047 0301 	orr.w	r3, r7, #1
 8009834:	f042 0201 	orr.w	r2, r2, #1
 8009838:	4427      	add	r7, r4
 800983a:	6063      	str	r3, [r4, #4]
 800983c:	60b7      	str	r7, [r6, #8]
 800983e:	607a      	str	r2, [r7, #4]
 8009840:	e5ef      	b.n	8009422 <_malloc_r+0x62>
 8009842:	bf00      	nop

08009844 <memset>:
 8009844:	4603      	mov	r3, r0
 8009846:	4402      	add	r2, r0
 8009848:	4293      	cmp	r3, r2
 800984a:	d100      	bne.n	800984e <memset+0xa>
 800984c:	4770      	bx	lr
 800984e:	f803 1b01 	strb.w	r1, [r3], #1
 8009852:	e7f9      	b.n	8009848 <memset+0x4>

08009854 <__malloc_lock>:
 8009854:	4801      	ldr	r0, [pc, #4]	; (800985c <__malloc_lock+0x8>)
 8009856:	f002 bdeb 	b.w	800c430 <__retarget_lock_acquire_recursive>
 800985a:	bf00      	nop
 800985c:	200012d8 	.word	0x200012d8

08009860 <__malloc_unlock>:
 8009860:	4801      	ldr	r0, [pc, #4]	; (8009868 <__malloc_unlock+0x8>)
 8009862:	f002 bde6 	b.w	800c432 <__retarget_lock_release_recursive>
 8009866:	bf00      	nop
 8009868:	200012d8 	.word	0x200012d8

0800986c <printf>:
 800986c:	b40f      	push	{r0, r1, r2, r3}
 800986e:	b507      	push	{r0, r1, r2, lr}
 8009870:	4906      	ldr	r1, [pc, #24]	; (800988c <printf+0x20>)
 8009872:	ab04      	add	r3, sp, #16
 8009874:	6808      	ldr	r0, [r1, #0]
 8009876:	f853 2b04 	ldr.w	r2, [r3], #4
 800987a:	6881      	ldr	r1, [r0, #8]
 800987c:	9301      	str	r3, [sp, #4]
 800987e:	f000 f8cd 	bl	8009a1c <_vfprintf_r>
 8009882:	b003      	add	sp, #12
 8009884:	f85d eb04 	ldr.w	lr, [sp], #4
 8009888:	b004      	add	sp, #16
 800988a:	4770      	bx	lr
 800988c:	2000002c 	.word	0x2000002c

08009890 <setvbuf>:
 8009890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009894:	461d      	mov	r5, r3
 8009896:	4b59      	ldr	r3, [pc, #356]	; (80099fc <setvbuf+0x16c>)
 8009898:	4604      	mov	r4, r0
 800989a:	681f      	ldr	r7, [r3, #0]
 800989c:	460e      	mov	r6, r1
 800989e:	4690      	mov	r8, r2
 80098a0:	b127      	cbz	r7, 80098ac <setvbuf+0x1c>
 80098a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098a4:	b913      	cbnz	r3, 80098ac <setvbuf+0x1c>
 80098a6:	4638      	mov	r0, r7
 80098a8:	f002 fb02 	bl	800beb0 <__sinit>
 80098ac:	f1b8 0f02 	cmp.w	r8, #2
 80098b0:	d006      	beq.n	80098c0 <setvbuf+0x30>
 80098b2:	f1b8 0f01 	cmp.w	r8, #1
 80098b6:	f200 809b 	bhi.w	80099f0 <setvbuf+0x160>
 80098ba:	2d00      	cmp	r5, #0
 80098bc:	f2c0 8098 	blt.w	80099f0 <setvbuf+0x160>
 80098c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80098c2:	07db      	lsls	r3, r3, #31
 80098c4:	d405      	bmi.n	80098d2 <setvbuf+0x42>
 80098c6:	89a3      	ldrh	r3, [r4, #12]
 80098c8:	0598      	lsls	r0, r3, #22
 80098ca:	d402      	bmi.n	80098d2 <setvbuf+0x42>
 80098cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098ce:	f002 fdaf 	bl	800c430 <__retarget_lock_acquire_recursive>
 80098d2:	4621      	mov	r1, r4
 80098d4:	4638      	mov	r0, r7
 80098d6:	f002 fa7f 	bl	800bdd8 <_fflush_r>
 80098da:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80098dc:	b141      	cbz	r1, 80098f0 <setvbuf+0x60>
 80098de:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80098e2:	4299      	cmp	r1, r3
 80098e4:	d002      	beq.n	80098ec <setvbuf+0x5c>
 80098e6:	4638      	mov	r0, r7
 80098e8:	f002 fb72 	bl	800bfd0 <_free_r>
 80098ec:	2300      	movs	r3, #0
 80098ee:	6323      	str	r3, [r4, #48]	; 0x30
 80098f0:	2300      	movs	r3, #0
 80098f2:	61a3      	str	r3, [r4, #24]
 80098f4:	6063      	str	r3, [r4, #4]
 80098f6:	89a3      	ldrh	r3, [r4, #12]
 80098f8:	0619      	lsls	r1, r3, #24
 80098fa:	d503      	bpl.n	8009904 <setvbuf+0x74>
 80098fc:	4638      	mov	r0, r7
 80098fe:	6921      	ldr	r1, [r4, #16]
 8009900:	f002 fb66 	bl	800bfd0 <_free_r>
 8009904:	89a3      	ldrh	r3, [r4, #12]
 8009906:	f1b8 0f02 	cmp.w	r8, #2
 800990a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800990e:	f023 0303 	bic.w	r3, r3, #3
 8009912:	81a3      	strh	r3, [r4, #12]
 8009914:	d068      	beq.n	80099e8 <setvbuf+0x158>
 8009916:	ab01      	add	r3, sp, #4
 8009918:	466a      	mov	r2, sp
 800991a:	4621      	mov	r1, r4
 800991c:	4638      	mov	r0, r7
 800991e:	f002 fd89 	bl	800c434 <__swhatbuf_r>
 8009922:	89a3      	ldrh	r3, [r4, #12]
 8009924:	4318      	orrs	r0, r3
 8009926:	81a0      	strh	r0, [r4, #12]
 8009928:	bb35      	cbnz	r5, 8009978 <setvbuf+0xe8>
 800992a:	9d00      	ldr	r5, [sp, #0]
 800992c:	4628      	mov	r0, r5
 800992e:	f7ff fd3f 	bl	80093b0 <malloc>
 8009932:	4606      	mov	r6, r0
 8009934:	2800      	cmp	r0, #0
 8009936:	d152      	bne.n	80099de <setvbuf+0x14e>
 8009938:	f8dd 9000 	ldr.w	r9, [sp]
 800993c:	45a9      	cmp	r9, r5
 800993e:	d147      	bne.n	80099d0 <setvbuf+0x140>
 8009940:	f04f 35ff 	mov.w	r5, #4294967295
 8009944:	2200      	movs	r2, #0
 8009946:	60a2      	str	r2, [r4, #8]
 8009948:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800994c:	6022      	str	r2, [r4, #0]
 800994e:	6122      	str	r2, [r4, #16]
 8009950:	2201      	movs	r2, #1
 8009952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009956:	6162      	str	r2, [r4, #20]
 8009958:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800995a:	f043 0302 	orr.w	r3, r3, #2
 800995e:	07d2      	lsls	r2, r2, #31
 8009960:	81a3      	strh	r3, [r4, #12]
 8009962:	d405      	bmi.n	8009970 <setvbuf+0xe0>
 8009964:	f413 7f00 	tst.w	r3, #512	; 0x200
 8009968:	d102      	bne.n	8009970 <setvbuf+0xe0>
 800996a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800996c:	f002 fd61 	bl	800c432 <__retarget_lock_release_recursive>
 8009970:	4628      	mov	r0, r5
 8009972:	b003      	add	sp, #12
 8009974:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009978:	2e00      	cmp	r6, #0
 800997a:	d0d7      	beq.n	800992c <setvbuf+0x9c>
 800997c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800997e:	b913      	cbnz	r3, 8009986 <setvbuf+0xf6>
 8009980:	4638      	mov	r0, r7
 8009982:	f002 fa95 	bl	800beb0 <__sinit>
 8009986:	9b00      	ldr	r3, [sp, #0]
 8009988:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800998c:	42ab      	cmp	r3, r5
 800998e:	bf18      	it	ne
 8009990:	89a3      	ldrhne	r3, [r4, #12]
 8009992:	6026      	str	r6, [r4, #0]
 8009994:	bf1c      	itt	ne
 8009996:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800999a:	81a3      	strhne	r3, [r4, #12]
 800999c:	f1b8 0f01 	cmp.w	r8, #1
 80099a0:	bf02      	ittt	eq
 80099a2:	89a3      	ldrheq	r3, [r4, #12]
 80099a4:	f043 0301 	orreq.w	r3, r3, #1
 80099a8:	81a3      	strheq	r3, [r4, #12]
 80099aa:	89a2      	ldrh	r2, [r4, #12]
 80099ac:	f012 0308 	ands.w	r3, r2, #8
 80099b0:	d01c      	beq.n	80099ec <setvbuf+0x15c>
 80099b2:	07d3      	lsls	r3, r2, #31
 80099b4:	bf41      	itttt	mi
 80099b6:	2300      	movmi	r3, #0
 80099b8:	426d      	negmi	r5, r5
 80099ba:	60a3      	strmi	r3, [r4, #8]
 80099bc:	61a5      	strmi	r5, [r4, #24]
 80099be:	bf58      	it	pl
 80099c0:	60a5      	strpl	r5, [r4, #8]
 80099c2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80099c4:	f015 0501 	ands.w	r5, r5, #1
 80099c8:	d115      	bne.n	80099f6 <setvbuf+0x166>
 80099ca:	f412 7f00 	tst.w	r2, #512	; 0x200
 80099ce:	e7cb      	b.n	8009968 <setvbuf+0xd8>
 80099d0:	4648      	mov	r0, r9
 80099d2:	f7ff fced 	bl	80093b0 <malloc>
 80099d6:	4606      	mov	r6, r0
 80099d8:	2800      	cmp	r0, #0
 80099da:	d0b1      	beq.n	8009940 <setvbuf+0xb0>
 80099dc:	464d      	mov	r5, r9
 80099de:	89a3      	ldrh	r3, [r4, #12]
 80099e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099e4:	81a3      	strh	r3, [r4, #12]
 80099e6:	e7c9      	b.n	800997c <setvbuf+0xec>
 80099e8:	2500      	movs	r5, #0
 80099ea:	e7ab      	b.n	8009944 <setvbuf+0xb4>
 80099ec:	60a3      	str	r3, [r4, #8]
 80099ee:	e7e8      	b.n	80099c2 <setvbuf+0x132>
 80099f0:	f04f 35ff 	mov.w	r5, #4294967295
 80099f4:	e7bc      	b.n	8009970 <setvbuf+0xe0>
 80099f6:	2500      	movs	r5, #0
 80099f8:	e7ba      	b.n	8009970 <setvbuf+0xe0>
 80099fa:	bf00      	nop
 80099fc:	2000002c 	.word	0x2000002c

08009a00 <sysconf>:
 8009a00:	2808      	cmp	r0, #8
 8009a02:	b508      	push	{r3, lr}
 8009a04:	d006      	beq.n	8009a14 <sysconf+0x14>
 8009a06:	f7ff fca9 	bl	800935c <__errno>
 8009a0a:	2316      	movs	r3, #22
 8009a0c:	6003      	str	r3, [r0, #0]
 8009a0e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a12:	bd08      	pop	{r3, pc}
 8009a14:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8009a18:	e7fb      	b.n	8009a12 <sysconf+0x12>
	...

08009a1c <_vfprintf_r>:
 8009a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a20:	b0d3      	sub	sp, #332	; 0x14c
 8009a22:	468a      	mov	sl, r1
 8009a24:	4691      	mov	r9, r2
 8009a26:	461c      	mov	r4, r3
 8009a28:	461e      	mov	r6, r3
 8009a2a:	4683      	mov	fp, r0
 8009a2c:	f002 fcfa 	bl	800c424 <_localeconv_r>
 8009a30:	6803      	ldr	r3, [r0, #0]
 8009a32:	4618      	mov	r0, r3
 8009a34:	9318      	str	r3, [sp, #96]	; 0x60
 8009a36:	f7f6 fb8b 	bl	8000150 <strlen>
 8009a3a:	9012      	str	r0, [sp, #72]	; 0x48
 8009a3c:	f1bb 0f00 	cmp.w	fp, #0
 8009a40:	d005      	beq.n	8009a4e <_vfprintf_r+0x32>
 8009a42:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8009a46:	b913      	cbnz	r3, 8009a4e <_vfprintf_r+0x32>
 8009a48:	4658      	mov	r0, fp
 8009a4a:	f002 fa31 	bl	800beb0 <__sinit>
 8009a4e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009a52:	07da      	lsls	r2, r3, #31
 8009a54:	d407      	bmi.n	8009a66 <_vfprintf_r+0x4a>
 8009a56:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009a5a:	059b      	lsls	r3, r3, #22
 8009a5c:	d403      	bmi.n	8009a66 <_vfprintf_r+0x4a>
 8009a5e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009a62:	f002 fce5 	bl	800c430 <__retarget_lock_acquire_recursive>
 8009a66:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8009a6a:	049f      	lsls	r7, r3, #18
 8009a6c:	d409      	bmi.n	8009a82 <_vfprintf_r+0x66>
 8009a6e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009a72:	f8aa 300c 	strh.w	r3, [sl, #12]
 8009a76:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009a7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009a7e:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8009a82:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009a86:	071d      	lsls	r5, r3, #28
 8009a88:	d502      	bpl.n	8009a90 <_vfprintf_r+0x74>
 8009a8a:	f8da 3010 	ldr.w	r3, [sl, #16]
 8009a8e:	b9c3      	cbnz	r3, 8009ac2 <_vfprintf_r+0xa6>
 8009a90:	4651      	mov	r1, sl
 8009a92:	4658      	mov	r0, fp
 8009a94:	f001 fa5c 	bl	800af50 <__swsetup_r>
 8009a98:	b198      	cbz	r0, 8009ac2 <_vfprintf_r+0xa6>
 8009a9a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009a9e:	07dc      	lsls	r4, r3, #31
 8009aa0:	d506      	bpl.n	8009ab0 <_vfprintf_r+0x94>
 8009aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8009aa6:	9313      	str	r3, [sp, #76]	; 0x4c
 8009aa8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009aaa:	b053      	add	sp, #332	; 0x14c
 8009aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ab0:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009ab4:	0598      	lsls	r0, r3, #22
 8009ab6:	d4f4      	bmi.n	8009aa2 <_vfprintf_r+0x86>
 8009ab8:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009abc:	f002 fcb9 	bl	800c432 <__retarget_lock_release_recursive>
 8009ac0:	e7ef      	b.n	8009aa2 <_vfprintf_r+0x86>
 8009ac2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009ac6:	f003 021a 	and.w	r2, r3, #26
 8009aca:	2a0a      	cmp	r2, #10
 8009acc:	d115      	bne.n	8009afa <_vfprintf_r+0xde>
 8009ace:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8009ad2:	2a00      	cmp	r2, #0
 8009ad4:	db11      	blt.n	8009afa <_vfprintf_r+0xde>
 8009ad6:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8009ada:	07d1      	lsls	r1, r2, #31
 8009adc:	d405      	bmi.n	8009aea <_vfprintf_r+0xce>
 8009ade:	059a      	lsls	r2, r3, #22
 8009ae0:	d403      	bmi.n	8009aea <_vfprintf_r+0xce>
 8009ae2:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009ae6:	f002 fca4 	bl	800c432 <__retarget_lock_release_recursive>
 8009aea:	4623      	mov	r3, r4
 8009aec:	464a      	mov	r2, r9
 8009aee:	4651      	mov	r1, sl
 8009af0:	4658      	mov	r0, fp
 8009af2:	f001 f9b3 	bl	800ae5c <__sbprintf>
 8009af6:	9013      	str	r0, [sp, #76]	; 0x4c
 8009af8:	e7d6      	b.n	8009aa8 <_vfprintf_r+0x8c>
 8009afa:	2500      	movs	r5, #0
 8009afc:	2200      	movs	r2, #0
 8009afe:	2300      	movs	r3, #0
 8009b00:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8009b04:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009b08:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8009b0c:	ac29      	add	r4, sp, #164	; 0xa4
 8009b0e:	9426      	str	r4, [sp, #152]	; 0x98
 8009b10:	9508      	str	r5, [sp, #32]
 8009b12:	950e      	str	r5, [sp, #56]	; 0x38
 8009b14:	9516      	str	r5, [sp, #88]	; 0x58
 8009b16:	9519      	str	r5, [sp, #100]	; 0x64
 8009b18:	9513      	str	r5, [sp, #76]	; 0x4c
 8009b1a:	464b      	mov	r3, r9
 8009b1c:	461d      	mov	r5, r3
 8009b1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b22:	b10a      	cbz	r2, 8009b28 <_vfprintf_r+0x10c>
 8009b24:	2a25      	cmp	r2, #37	; 0x25
 8009b26:	d1f9      	bne.n	8009b1c <_vfprintf_r+0x100>
 8009b28:	ebb5 0709 	subs.w	r7, r5, r9
 8009b2c:	d00d      	beq.n	8009b4a <_vfprintf_r+0x12e>
 8009b2e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009b30:	e9c4 9700 	strd	r9, r7, [r4]
 8009b34:	443b      	add	r3, r7
 8009b36:	9328      	str	r3, [sp, #160]	; 0xa0
 8009b38:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009b3a:	3301      	adds	r3, #1
 8009b3c:	2b07      	cmp	r3, #7
 8009b3e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009b40:	dc7a      	bgt.n	8009c38 <_vfprintf_r+0x21c>
 8009b42:	3408      	adds	r4, #8
 8009b44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009b46:	443b      	add	r3, r7
 8009b48:	9313      	str	r3, [sp, #76]	; 0x4c
 8009b4a:	782b      	ldrb	r3, [r5, #0]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	f001 813d 	beq.w	800adcc <_vfprintf_r+0x13b0>
 8009b52:	2300      	movs	r3, #0
 8009b54:	f04f 32ff 	mov.w	r2, #4294967295
 8009b58:	4698      	mov	r8, r3
 8009b5a:	270a      	movs	r7, #10
 8009b5c:	212b      	movs	r1, #43	; 0x2b
 8009b5e:	3501      	adds	r5, #1
 8009b60:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009b64:	9207      	str	r2, [sp, #28]
 8009b66:	9314      	str	r3, [sp, #80]	; 0x50
 8009b68:	462a      	mov	r2, r5
 8009b6a:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009b6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b70:	4613      	mov	r3, r2
 8009b72:	930f      	str	r3, [sp, #60]	; 0x3c
 8009b74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b76:	3b20      	subs	r3, #32
 8009b78:	2b5a      	cmp	r3, #90	; 0x5a
 8009b7a:	f200 85a6 	bhi.w	800a6ca <_vfprintf_r+0xcae>
 8009b7e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009b82:	007e      	.short	0x007e
 8009b84:	05a405a4 	.word	0x05a405a4
 8009b88:	05a40086 	.word	0x05a40086
 8009b8c:	05a405a4 	.word	0x05a405a4
 8009b90:	05a40065 	.word	0x05a40065
 8009b94:	008905a4 	.word	0x008905a4
 8009b98:	05a40093 	.word	0x05a40093
 8009b9c:	00960090 	.word	0x00960090
 8009ba0:	00b205a4 	.word	0x00b205a4
 8009ba4:	00b500b5 	.word	0x00b500b5
 8009ba8:	00b500b5 	.word	0x00b500b5
 8009bac:	00b500b5 	.word	0x00b500b5
 8009bb0:	00b500b5 	.word	0x00b500b5
 8009bb4:	05a400b5 	.word	0x05a400b5
 8009bb8:	05a405a4 	.word	0x05a405a4
 8009bbc:	05a405a4 	.word	0x05a405a4
 8009bc0:	05a405a4 	.word	0x05a405a4
 8009bc4:	05a4011f 	.word	0x05a4011f
 8009bc8:	00f500e2 	.word	0x00f500e2
 8009bcc:	011f011f 	.word	0x011f011f
 8009bd0:	05a4011f 	.word	0x05a4011f
 8009bd4:	05a405a4 	.word	0x05a405a4
 8009bd8:	00c505a4 	.word	0x00c505a4
 8009bdc:	05a405a4 	.word	0x05a405a4
 8009be0:	05a40484 	.word	0x05a40484
 8009be4:	05a405a4 	.word	0x05a405a4
 8009be8:	05a404cb 	.word	0x05a404cb
 8009bec:	05a404ec 	.word	0x05a404ec
 8009bf0:	050b05a4 	.word	0x050b05a4
 8009bf4:	05a405a4 	.word	0x05a405a4
 8009bf8:	05a405a4 	.word	0x05a405a4
 8009bfc:	05a405a4 	.word	0x05a405a4
 8009c00:	05a405a4 	.word	0x05a405a4
 8009c04:	05a4011f 	.word	0x05a4011f
 8009c08:	00f700e2 	.word	0x00f700e2
 8009c0c:	011f011f 	.word	0x011f011f
 8009c10:	00c8011f 	.word	0x00c8011f
 8009c14:	00dc00f7 	.word	0x00dc00f7
 8009c18:	00d505a4 	.word	0x00d505a4
 8009c1c:	046105a4 	.word	0x046105a4
 8009c20:	04ba0486 	.word	0x04ba0486
 8009c24:	05a400dc 	.word	0x05a400dc
 8009c28:	007c04cb 	.word	0x007c04cb
 8009c2c:	05a404ee 	.word	0x05a404ee
 8009c30:	052805a4 	.word	0x052805a4
 8009c34:	007c05a4 	.word	0x007c05a4
 8009c38:	4651      	mov	r1, sl
 8009c3a:	4658      	mov	r0, fp
 8009c3c:	aa26      	add	r2, sp, #152	; 0x98
 8009c3e:	f004 fbd9 	bl	800e3f4 <__sprint_r>
 8009c42:	2800      	cmp	r0, #0
 8009c44:	f040 8127 	bne.w	8009e96 <_vfprintf_r+0x47a>
 8009c48:	ac29      	add	r4, sp, #164	; 0xa4
 8009c4a:	e77b      	b.n	8009b44 <_vfprintf_r+0x128>
 8009c4c:	4658      	mov	r0, fp
 8009c4e:	f002 fbe9 	bl	800c424 <_localeconv_r>
 8009c52:	6843      	ldr	r3, [r0, #4]
 8009c54:	4618      	mov	r0, r3
 8009c56:	9319      	str	r3, [sp, #100]	; 0x64
 8009c58:	f7f6 fa7a 	bl	8000150 <strlen>
 8009c5c:	9016      	str	r0, [sp, #88]	; 0x58
 8009c5e:	4658      	mov	r0, fp
 8009c60:	f002 fbe0 	bl	800c424 <_localeconv_r>
 8009c64:	6883      	ldr	r3, [r0, #8]
 8009c66:	212b      	movs	r1, #43	; 0x2b
 8009c68:	930e      	str	r3, [sp, #56]	; 0x38
 8009c6a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009c6c:	b12b      	cbz	r3, 8009c7a <_vfprintf_r+0x25e>
 8009c6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009c70:	b11b      	cbz	r3, 8009c7a <_vfprintf_r+0x25e>
 8009c72:	781b      	ldrb	r3, [r3, #0]
 8009c74:	b10b      	cbz	r3, 8009c7a <_vfprintf_r+0x25e>
 8009c76:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8009c7a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009c7c:	e774      	b.n	8009b68 <_vfprintf_r+0x14c>
 8009c7e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d1f9      	bne.n	8009c7a <_vfprintf_r+0x25e>
 8009c86:	2320      	movs	r3, #32
 8009c88:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009c8c:	e7f5      	b.n	8009c7a <_vfprintf_r+0x25e>
 8009c8e:	f048 0801 	orr.w	r8, r8, #1
 8009c92:	e7f2      	b.n	8009c7a <_vfprintf_r+0x25e>
 8009c94:	f856 3b04 	ldr.w	r3, [r6], #4
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	9314      	str	r3, [sp, #80]	; 0x50
 8009c9c:	daed      	bge.n	8009c7a <_vfprintf_r+0x25e>
 8009c9e:	425b      	negs	r3, r3
 8009ca0:	9314      	str	r3, [sp, #80]	; 0x50
 8009ca2:	f048 0804 	orr.w	r8, r8, #4
 8009ca6:	e7e8      	b.n	8009c7a <_vfprintf_r+0x25e>
 8009ca8:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8009cac:	e7e5      	b.n	8009c7a <_vfprintf_r+0x25e>
 8009cae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009cb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cb4:	2a2a      	cmp	r2, #42	; 0x2a
 8009cb6:	920b      	str	r2, [sp, #44]	; 0x2c
 8009cb8:	d112      	bne.n	8009ce0 <_vfprintf_r+0x2c4>
 8009cba:	f856 0b04 	ldr.w	r0, [r6], #4
 8009cbe:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cc0:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8009cc4:	9207      	str	r2, [sp, #28]
 8009cc6:	e7d8      	b.n	8009c7a <_vfprintf_r+0x25e>
 8009cc8:	9807      	ldr	r0, [sp, #28]
 8009cca:	fb07 2200 	mla	r2, r7, r0, r2
 8009cce:	9207      	str	r2, [sp, #28]
 8009cd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cd4:	920b      	str	r2, [sp, #44]	; 0x2c
 8009cd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009cd8:	3a30      	subs	r2, #48	; 0x30
 8009cda:	2a09      	cmp	r2, #9
 8009cdc:	d9f4      	bls.n	8009cc8 <_vfprintf_r+0x2ac>
 8009cde:	e748      	b.n	8009b72 <_vfprintf_r+0x156>
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	9207      	str	r2, [sp, #28]
 8009ce4:	e7f7      	b.n	8009cd6 <_vfprintf_r+0x2ba>
 8009ce6:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8009cea:	e7c6      	b.n	8009c7a <_vfprintf_r+0x25e>
 8009cec:	2200      	movs	r2, #0
 8009cee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009cf0:	9214      	str	r2, [sp, #80]	; 0x50
 8009cf2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009cf4:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009cf6:	3a30      	subs	r2, #48	; 0x30
 8009cf8:	fb07 2200 	mla	r2, r7, r0, r2
 8009cfc:	9214      	str	r2, [sp, #80]	; 0x50
 8009cfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d02:	920b      	str	r2, [sp, #44]	; 0x2c
 8009d04:	3a30      	subs	r2, #48	; 0x30
 8009d06:	2a09      	cmp	r2, #9
 8009d08:	d9f3      	bls.n	8009cf2 <_vfprintf_r+0x2d6>
 8009d0a:	e732      	b.n	8009b72 <_vfprintf_r+0x156>
 8009d0c:	f048 0808 	orr.w	r8, r8, #8
 8009d10:	e7b3      	b.n	8009c7a <_vfprintf_r+0x25e>
 8009d12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d14:	781b      	ldrb	r3, [r3, #0]
 8009d16:	2b68      	cmp	r3, #104	; 0x68
 8009d18:	bf01      	itttt	eq
 8009d1a:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8009d1c:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8009d20:	3301      	addeq	r3, #1
 8009d22:	930f      	streq	r3, [sp, #60]	; 0x3c
 8009d24:	bf18      	it	ne
 8009d26:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8009d2a:	e7a6      	b.n	8009c7a <_vfprintf_r+0x25e>
 8009d2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	2b6c      	cmp	r3, #108	; 0x6c
 8009d32:	d105      	bne.n	8009d40 <_vfprintf_r+0x324>
 8009d34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d36:	3301      	adds	r3, #1
 8009d38:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d3a:	f048 0820 	orr.w	r8, r8, #32
 8009d3e:	e79c      	b.n	8009c7a <_vfprintf_r+0x25e>
 8009d40:	f048 0810 	orr.w	r8, r8, #16
 8009d44:	e799      	b.n	8009c7a <_vfprintf_r+0x25e>
 8009d46:	4632      	mov	r2, r6
 8009d48:	2000      	movs	r0, #0
 8009d4a:	f852 3b04 	ldr.w	r3, [r2], #4
 8009d4e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009d52:	920a      	str	r2, [sp, #40]	; 0x28
 8009d54:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009d58:	2301      	movs	r3, #1
 8009d5a:	4607      	mov	r7, r0
 8009d5c:	4606      	mov	r6, r0
 8009d5e:	4605      	mov	r5, r0
 8009d60:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8009d64:	9307      	str	r3, [sp, #28]
 8009d66:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8009d6a:	e1b4      	b.n	800a0d6 <_vfprintf_r+0x6ba>
 8009d6c:	f048 0810 	orr.w	r8, r8, #16
 8009d70:	f018 0f20 	tst.w	r8, #32
 8009d74:	d011      	beq.n	8009d9a <_vfprintf_r+0x37e>
 8009d76:	3607      	adds	r6, #7
 8009d78:	f026 0307 	bic.w	r3, r6, #7
 8009d7c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009d80:	930a      	str	r3, [sp, #40]	; 0x28
 8009d82:	2e00      	cmp	r6, #0
 8009d84:	f177 0300 	sbcs.w	r3, r7, #0
 8009d88:	da05      	bge.n	8009d96 <_vfprintf_r+0x37a>
 8009d8a:	232d      	movs	r3, #45	; 0x2d
 8009d8c:	4276      	negs	r6, r6
 8009d8e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009d92:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009d96:	2301      	movs	r3, #1
 8009d98:	e388      	b.n	800a4ac <_vfprintf_r+0xa90>
 8009d9a:	1d33      	adds	r3, r6, #4
 8009d9c:	f018 0f10 	tst.w	r8, #16
 8009da0:	930a      	str	r3, [sp, #40]	; 0x28
 8009da2:	d002      	beq.n	8009daa <_vfprintf_r+0x38e>
 8009da4:	6836      	ldr	r6, [r6, #0]
 8009da6:	17f7      	asrs	r7, r6, #31
 8009da8:	e7eb      	b.n	8009d82 <_vfprintf_r+0x366>
 8009daa:	f018 0f40 	tst.w	r8, #64	; 0x40
 8009dae:	6836      	ldr	r6, [r6, #0]
 8009db0:	d001      	beq.n	8009db6 <_vfprintf_r+0x39a>
 8009db2:	b236      	sxth	r6, r6
 8009db4:	e7f7      	b.n	8009da6 <_vfprintf_r+0x38a>
 8009db6:	f418 7f00 	tst.w	r8, #512	; 0x200
 8009dba:	bf18      	it	ne
 8009dbc:	b276      	sxtbne	r6, r6
 8009dbe:	e7f2      	b.n	8009da6 <_vfprintf_r+0x38a>
 8009dc0:	3607      	adds	r6, #7
 8009dc2:	f026 0307 	bic.w	r3, r6, #7
 8009dc6:	4619      	mov	r1, r3
 8009dc8:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8009dcc:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009dd0:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8009dd4:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8009dd8:	910a      	str	r1, [sp, #40]	; 0x28
 8009dda:	f04f 32ff 	mov.w	r2, #4294967295
 8009dde:	4630      	mov	r0, r6
 8009de0:	4629      	mov	r1, r5
 8009de2:	4b3c      	ldr	r3, [pc, #240]	; (8009ed4 <_vfprintf_r+0x4b8>)
 8009de4:	f7f6 fe12 	bl	8000a0c <__aeabi_dcmpun>
 8009de8:	bb00      	cbnz	r0, 8009e2c <_vfprintf_r+0x410>
 8009dea:	f04f 32ff 	mov.w	r2, #4294967295
 8009dee:	4630      	mov	r0, r6
 8009df0:	4629      	mov	r1, r5
 8009df2:	4b38      	ldr	r3, [pc, #224]	; (8009ed4 <_vfprintf_r+0x4b8>)
 8009df4:	f7f6 fdec 	bl	80009d0 <__aeabi_dcmple>
 8009df8:	b9c0      	cbnz	r0, 8009e2c <_vfprintf_r+0x410>
 8009dfa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009dfe:	2200      	movs	r2, #0
 8009e00:	2300      	movs	r3, #0
 8009e02:	f7f6 fddb 	bl	80009bc <__aeabi_dcmplt>
 8009e06:	b110      	cbz	r0, 8009e0e <_vfprintf_r+0x3f2>
 8009e08:	232d      	movs	r3, #45	; 0x2d
 8009e0a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009e0e:	4a32      	ldr	r2, [pc, #200]	; (8009ed8 <_vfprintf_r+0x4bc>)
 8009e10:	4832      	ldr	r0, [pc, #200]	; (8009edc <_vfprintf_r+0x4c0>)
 8009e12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e14:	2700      	movs	r7, #0
 8009e16:	2b47      	cmp	r3, #71	; 0x47
 8009e18:	bfd4      	ite	le
 8009e1a:	4691      	movle	r9, r2
 8009e1c:	4681      	movgt	r9, r0
 8009e1e:	2303      	movs	r3, #3
 8009e20:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8009e24:	9307      	str	r3, [sp, #28]
 8009e26:	463e      	mov	r6, r7
 8009e28:	f001 b80e 	b.w	800ae48 <_vfprintf_r+0x142c>
 8009e2c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009e30:	4610      	mov	r0, r2
 8009e32:	4619      	mov	r1, r3
 8009e34:	f7f6 fdea 	bl	8000a0c <__aeabi_dcmpun>
 8009e38:	4607      	mov	r7, r0
 8009e3a:	b148      	cbz	r0, 8009e50 <_vfprintf_r+0x434>
 8009e3c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009e3e:	4a28      	ldr	r2, [pc, #160]	; (8009ee0 <_vfprintf_r+0x4c4>)
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	bfb8      	it	lt
 8009e44:	232d      	movlt	r3, #45	; 0x2d
 8009e46:	4827      	ldr	r0, [pc, #156]	; (8009ee4 <_vfprintf_r+0x4c8>)
 8009e48:	bfb8      	it	lt
 8009e4a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8009e4e:	e7e0      	b.n	8009e12 <_vfprintf_r+0x3f6>
 8009e50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e52:	f023 0320 	bic.w	r3, r3, #32
 8009e56:	2b41      	cmp	r3, #65	; 0x41
 8009e58:	930c      	str	r3, [sp, #48]	; 0x30
 8009e5a:	d12e      	bne.n	8009eba <_vfprintf_r+0x49e>
 8009e5c:	2330      	movs	r3, #48	; 0x30
 8009e5e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009e62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e64:	f048 0802 	orr.w	r8, r8, #2
 8009e68:	2b61      	cmp	r3, #97	; 0x61
 8009e6a:	bf0c      	ite	eq
 8009e6c:	2378      	moveq	r3, #120	; 0x78
 8009e6e:	2358      	movne	r3, #88	; 0x58
 8009e70:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009e74:	9b07      	ldr	r3, [sp, #28]
 8009e76:	2b63      	cmp	r3, #99	; 0x63
 8009e78:	dd36      	ble.n	8009ee8 <_vfprintf_r+0x4cc>
 8009e7a:	4658      	mov	r0, fp
 8009e7c:	1c59      	adds	r1, r3, #1
 8009e7e:	f7ff fa9f 	bl	80093c0 <_malloc_r>
 8009e82:	4681      	mov	r9, r0
 8009e84:	2800      	cmp	r0, #0
 8009e86:	f040 8201 	bne.w	800a28c <_vfprintf_r+0x870>
 8009e8a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009e8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e92:	f8aa 300c 	strh.w	r3, [sl, #12]
 8009e96:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8009e9a:	07d9      	lsls	r1, r3, #31
 8009e9c:	d407      	bmi.n	8009eae <_vfprintf_r+0x492>
 8009e9e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009ea2:	059a      	lsls	r2, r3, #22
 8009ea4:	d403      	bmi.n	8009eae <_vfprintf_r+0x492>
 8009ea6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8009eaa:	f002 fac2 	bl	800c432 <__retarget_lock_release_recursive>
 8009eae:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8009eb2:	065b      	lsls	r3, r3, #25
 8009eb4:	f57f adf8 	bpl.w	8009aa8 <_vfprintf_r+0x8c>
 8009eb8:	e5f3      	b.n	8009aa2 <_vfprintf_r+0x86>
 8009eba:	9b07      	ldr	r3, [sp, #28]
 8009ebc:	3301      	adds	r3, #1
 8009ebe:	f000 81e7 	beq.w	800a290 <_vfprintf_r+0x874>
 8009ec2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ec4:	2b47      	cmp	r3, #71	; 0x47
 8009ec6:	d111      	bne.n	8009eec <_vfprintf_r+0x4d0>
 8009ec8:	9b07      	ldr	r3, [sp, #28]
 8009eca:	b97b      	cbnz	r3, 8009eec <_vfprintf_r+0x4d0>
 8009ecc:	461f      	mov	r7, r3
 8009ece:	2301      	movs	r3, #1
 8009ed0:	9307      	str	r3, [sp, #28]
 8009ed2:	e00b      	b.n	8009eec <_vfprintf_r+0x4d0>
 8009ed4:	7fefffff 	.word	0x7fefffff
 8009ed8:	0800fa98 	.word	0x0800fa98
 8009edc:	0800fa9c 	.word	0x0800fa9c
 8009ee0:	0800faa0 	.word	0x0800faa0
 8009ee4:	0800faa4 	.word	0x0800faa4
 8009ee8:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8009eec:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8009ef0:	9315      	str	r3, [sp, #84]	; 0x54
 8009ef2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009ef4:	1e1d      	subs	r5, r3, #0
 8009ef6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009ef8:	9308      	str	r3, [sp, #32]
 8009efa:	bfb7      	itett	lt
 8009efc:	462b      	movlt	r3, r5
 8009efe:	2300      	movge	r3, #0
 8009f00:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8009f04:	232d      	movlt	r3, #45	; 0x2d
 8009f06:	931c      	str	r3, [sp, #112]	; 0x70
 8009f08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f0a:	2b41      	cmp	r3, #65	; 0x41
 8009f0c:	f040 81d8 	bne.w	800a2c0 <_vfprintf_r+0x8a4>
 8009f10:	aa20      	add	r2, sp, #128	; 0x80
 8009f12:	4629      	mov	r1, r5
 8009f14:	9808      	ldr	r0, [sp, #32]
 8009f16:	f003 f80d 	bl	800cf34 <frexp>
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009f20:	f7f6 fada 	bl	80004d8 <__aeabi_dmul>
 8009f24:	4602      	mov	r2, r0
 8009f26:	460b      	mov	r3, r1
 8009f28:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	2300      	movs	r3, #0
 8009f30:	f7f6 fd3a 	bl	80009a8 <__aeabi_dcmpeq>
 8009f34:	b108      	cbz	r0, 8009f3a <_vfprintf_r+0x51e>
 8009f36:	2301      	movs	r3, #1
 8009f38:	9320      	str	r3, [sp, #128]	; 0x80
 8009f3a:	4bb2      	ldr	r3, [pc, #712]	; (800a204 <_vfprintf_r+0x7e8>)
 8009f3c:	4eb2      	ldr	r6, [pc, #712]	; (800a208 <_vfprintf_r+0x7ec>)
 8009f3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009f40:	464d      	mov	r5, r9
 8009f42:	2a61      	cmp	r2, #97	; 0x61
 8009f44:	bf18      	it	ne
 8009f46:	461e      	movne	r6, r3
 8009f48:	9b07      	ldr	r3, [sp, #28]
 8009f4a:	9617      	str	r6, [sp, #92]	; 0x5c
 8009f4c:	1e5e      	subs	r6, r3, #1
 8009f4e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009f52:	2200      	movs	r2, #0
 8009f54:	4bad      	ldr	r3, [pc, #692]	; (800a20c <_vfprintf_r+0x7f0>)
 8009f56:	f7f6 fabf 	bl	80004d8 <__aeabi_dmul>
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009f62:	f7f6 fd69 	bl	8000a38 <__aeabi_d2iz>
 8009f66:	901d      	str	r0, [sp, #116]	; 0x74
 8009f68:	f7f6 fa4c 	bl	8000404 <__aeabi_i2d>
 8009f6c:	4602      	mov	r2, r0
 8009f6e:	460b      	mov	r3, r1
 8009f70:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009f74:	f7f6 f8f8 	bl	8000168 <__aeabi_dsub>
 8009f78:	4602      	mov	r2, r0
 8009f7a:	460b      	mov	r3, r1
 8009f7c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009f80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009f82:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009f84:	960d      	str	r6, [sp, #52]	; 0x34
 8009f86:	5c9b      	ldrb	r3, [r3, r2]
 8009f88:	f805 3b01 	strb.w	r3, [r5], #1
 8009f8c:	1c73      	adds	r3, r6, #1
 8009f8e:	d006      	beq.n	8009f9e <_vfprintf_r+0x582>
 8009f90:	2200      	movs	r2, #0
 8009f92:	2300      	movs	r3, #0
 8009f94:	3e01      	subs	r6, #1
 8009f96:	f7f6 fd07 	bl	80009a8 <__aeabi_dcmpeq>
 8009f9a:	2800      	cmp	r0, #0
 8009f9c:	d0d7      	beq.n	8009f4e <_vfprintf_r+0x532>
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009fa4:	4b9a      	ldr	r3, [pc, #616]	; (800a210 <_vfprintf_r+0x7f4>)
 8009fa6:	f7f6 fd27 	bl	80009f8 <__aeabi_dcmpgt>
 8009faa:	b960      	cbnz	r0, 8009fc6 <_vfprintf_r+0x5aa>
 8009fac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009fb0:	2200      	movs	r2, #0
 8009fb2:	4b97      	ldr	r3, [pc, #604]	; (800a210 <_vfprintf_r+0x7f4>)
 8009fb4:	f7f6 fcf8 	bl	80009a8 <__aeabi_dcmpeq>
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	f000 817c 	beq.w	800a2b6 <_vfprintf_r+0x89a>
 8009fbe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009fc0:	07da      	lsls	r2, r3, #31
 8009fc2:	f140 8178 	bpl.w	800a2b6 <_vfprintf_r+0x89a>
 8009fc6:	2030      	movs	r0, #48	; 0x30
 8009fc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009fca:	9524      	str	r5, [sp, #144]	; 0x90
 8009fcc:	7bd9      	ldrb	r1, [r3, #15]
 8009fce:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009fd0:	1e53      	subs	r3, r2, #1
 8009fd2:	9324      	str	r3, [sp, #144]	; 0x90
 8009fd4:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8009fd8:	428b      	cmp	r3, r1
 8009fda:	f000 815b 	beq.w	800a294 <_vfprintf_r+0x878>
 8009fde:	2b39      	cmp	r3, #57	; 0x39
 8009fe0:	bf0b      	itete	eq
 8009fe2:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8009fe4:	3301      	addne	r3, #1
 8009fe6:	7a9b      	ldrbeq	r3, [r3, #10]
 8009fe8:	b2db      	uxtbne	r3, r3
 8009fea:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009fee:	eba5 0309 	sub.w	r3, r5, r9
 8009ff2:	9308      	str	r3, [sp, #32]
 8009ff4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ff6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009ff8:	2b47      	cmp	r3, #71	; 0x47
 8009ffa:	f040 81ae 	bne.w	800a35a <_vfprintf_r+0x93e>
 8009ffe:	1ceb      	adds	r3, r5, #3
 800a000:	db03      	blt.n	800a00a <_vfprintf_r+0x5ee>
 800a002:	9b07      	ldr	r3, [sp, #28]
 800a004:	429d      	cmp	r5, r3
 800a006:	f340 81d3 	ble.w	800a3b0 <_vfprintf_r+0x994>
 800a00a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a00c:	3b02      	subs	r3, #2
 800a00e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a010:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a012:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800a016:	f021 0120 	bic.w	r1, r1, #32
 800a01a:	2941      	cmp	r1, #65	; 0x41
 800a01c:	bf08      	it	eq
 800a01e:	320f      	addeq	r2, #15
 800a020:	f105 33ff 	add.w	r3, r5, #4294967295
 800a024:	bf06      	itte	eq
 800a026:	b2d2      	uxtbeq	r2, r2
 800a028:	2101      	moveq	r1, #1
 800a02a:	2100      	movne	r1, #0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800a032:	bfb4      	ite	lt
 800a034:	222d      	movlt	r2, #45	; 0x2d
 800a036:	222b      	movge	r2, #43	; 0x2b
 800a038:	9320      	str	r3, [sp, #128]	; 0x80
 800a03a:	bfb8      	it	lt
 800a03c:	f1c5 0301 	rsblt	r3, r5, #1
 800a040:	2b09      	cmp	r3, #9
 800a042:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800a046:	f340 81a1 	ble.w	800a38c <_vfprintf_r+0x970>
 800a04a:	260a      	movs	r6, #10
 800a04c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800a050:	fb93 f5f6 	sdiv	r5, r3, r6
 800a054:	4611      	mov	r1, r2
 800a056:	fb06 3015 	mls	r0, r6, r5, r3
 800a05a:	3030      	adds	r0, #48	; 0x30
 800a05c:	f801 0c01 	strb.w	r0, [r1, #-1]
 800a060:	4618      	mov	r0, r3
 800a062:	2863      	cmp	r0, #99	; 0x63
 800a064:	462b      	mov	r3, r5
 800a066:	f102 32ff 	add.w	r2, r2, #4294967295
 800a06a:	dcf1      	bgt.n	800a050 <_vfprintf_r+0x634>
 800a06c:	3330      	adds	r3, #48	; 0x30
 800a06e:	1e88      	subs	r0, r1, #2
 800a070:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a074:	4603      	mov	r3, r0
 800a076:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800a07a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800a07e:	42ab      	cmp	r3, r5
 800a080:	f0c0 817f 	bcc.w	800a382 <_vfprintf_r+0x966>
 800a084:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800a088:	1a52      	subs	r2, r2, r1
 800a08a:	42a8      	cmp	r0, r5
 800a08c:	bf88      	it	hi
 800a08e:	2200      	movhi	r2, #0
 800a090:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800a094:	441a      	add	r2, r3
 800a096:	ab22      	add	r3, sp, #136	; 0x88
 800a098:	1ad3      	subs	r3, r2, r3
 800a09a:	9a08      	ldr	r2, [sp, #32]
 800a09c:	931a      	str	r3, [sp, #104]	; 0x68
 800a09e:	2a01      	cmp	r2, #1
 800a0a0:	4413      	add	r3, r2
 800a0a2:	9307      	str	r3, [sp, #28]
 800a0a4:	dc02      	bgt.n	800a0ac <_vfprintf_r+0x690>
 800a0a6:	f018 0f01 	tst.w	r8, #1
 800a0aa:	d003      	beq.n	800a0b4 <_vfprintf_r+0x698>
 800a0ac:	9b07      	ldr	r3, [sp, #28]
 800a0ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a0b0:	4413      	add	r3, r2
 800a0b2:	9307      	str	r3, [sp, #28]
 800a0b4:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800a0b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0bc:	9315      	str	r3, [sp, #84]	; 0x54
 800a0be:	2300      	movs	r3, #0
 800a0c0:	461d      	mov	r5, r3
 800a0c2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800a0c6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a0c8:	b113      	cbz	r3, 800a0d0 <_vfprintf_r+0x6b4>
 800a0ca:	232d      	movs	r3, #45	; 0x2d
 800a0cc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a0d0:	2600      	movs	r6, #0
 800a0d2:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800a0d6:	9b07      	ldr	r3, [sp, #28]
 800a0d8:	42b3      	cmp	r3, r6
 800a0da:	bfb8      	it	lt
 800a0dc:	4633      	movlt	r3, r6
 800a0de:	9315      	str	r3, [sp, #84]	; 0x54
 800a0e0:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a0e4:	b113      	cbz	r3, 800a0ec <_vfprintf_r+0x6d0>
 800a0e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	9315      	str	r3, [sp, #84]	; 0x54
 800a0ec:	f018 0302 	ands.w	r3, r8, #2
 800a0f0:	931c      	str	r3, [sp, #112]	; 0x70
 800a0f2:	bf1e      	ittt	ne
 800a0f4:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800a0f6:	3302      	addne	r3, #2
 800a0f8:	9315      	strne	r3, [sp, #84]	; 0x54
 800a0fa:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800a0fe:	931d      	str	r3, [sp, #116]	; 0x74
 800a100:	d121      	bne.n	800a146 <_vfprintf_r+0x72a>
 800a102:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a106:	1a9b      	subs	r3, r3, r2
 800a108:	2b00      	cmp	r3, #0
 800a10a:	9317      	str	r3, [sp, #92]	; 0x5c
 800a10c:	dd1b      	ble.n	800a146 <_vfprintf_r+0x72a>
 800a10e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a112:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a114:	3301      	adds	r3, #1
 800a116:	2810      	cmp	r0, #16
 800a118:	483e      	ldr	r0, [pc, #248]	; (800a214 <_vfprintf_r+0x7f8>)
 800a11a:	f104 0108 	add.w	r1, r4, #8
 800a11e:	6020      	str	r0, [r4, #0]
 800a120:	f300 82df 	bgt.w	800a6e2 <_vfprintf_r+0xcc6>
 800a124:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a126:	2b07      	cmp	r3, #7
 800a128:	4402      	add	r2, r0
 800a12a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a12e:	6060      	str	r0, [r4, #4]
 800a130:	f340 82ec 	ble.w	800a70c <_vfprintf_r+0xcf0>
 800a134:	4651      	mov	r1, sl
 800a136:	4658      	mov	r0, fp
 800a138:	aa26      	add	r2, sp, #152	; 0x98
 800a13a:	f004 f95b 	bl	800e3f4 <__sprint_r>
 800a13e:	2800      	cmp	r0, #0
 800a140:	f040 8622 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a144:	ac29      	add	r4, sp, #164	; 0xa4
 800a146:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a14a:	b173      	cbz	r3, 800a16a <_vfprintf_r+0x74e>
 800a14c:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800a150:	6023      	str	r3, [r4, #0]
 800a152:	2301      	movs	r3, #1
 800a154:	6063      	str	r3, [r4, #4]
 800a156:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a158:	3301      	adds	r3, #1
 800a15a:	9328      	str	r3, [sp, #160]	; 0xa0
 800a15c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a15e:	3301      	adds	r3, #1
 800a160:	2b07      	cmp	r3, #7
 800a162:	9327      	str	r3, [sp, #156]	; 0x9c
 800a164:	f300 82d4 	bgt.w	800a710 <_vfprintf_r+0xcf4>
 800a168:	3408      	adds	r4, #8
 800a16a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a16c:	b16b      	cbz	r3, 800a18a <_vfprintf_r+0x76e>
 800a16e:	ab1f      	add	r3, sp, #124	; 0x7c
 800a170:	6023      	str	r3, [r4, #0]
 800a172:	2302      	movs	r3, #2
 800a174:	6063      	str	r3, [r4, #4]
 800a176:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a178:	3302      	adds	r3, #2
 800a17a:	9328      	str	r3, [sp, #160]	; 0xa0
 800a17c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a17e:	3301      	adds	r3, #1
 800a180:	2b07      	cmp	r3, #7
 800a182:	9327      	str	r3, [sp, #156]	; 0x9c
 800a184:	f300 82ce 	bgt.w	800a724 <_vfprintf_r+0xd08>
 800a188:	3408      	adds	r4, #8
 800a18a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a18c:	2b80      	cmp	r3, #128	; 0x80
 800a18e:	d121      	bne.n	800a1d4 <_vfprintf_r+0x7b8>
 800a190:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a194:	1a9b      	subs	r3, r3, r2
 800a196:	2b00      	cmp	r3, #0
 800a198:	9317      	str	r3, [sp, #92]	; 0x5c
 800a19a:	dd1b      	ble.n	800a1d4 <_vfprintf_r+0x7b8>
 800a19c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a1a0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	2810      	cmp	r0, #16
 800a1a6:	481c      	ldr	r0, [pc, #112]	; (800a218 <_vfprintf_r+0x7fc>)
 800a1a8:	f104 0108 	add.w	r1, r4, #8
 800a1ac:	6020      	str	r0, [r4, #0]
 800a1ae:	f300 82c3 	bgt.w	800a738 <_vfprintf_r+0xd1c>
 800a1b2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a1b4:	2b07      	cmp	r3, #7
 800a1b6:	4402      	add	r2, r0
 800a1b8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a1bc:	6060      	str	r0, [r4, #4]
 800a1be:	f340 82d0 	ble.w	800a762 <_vfprintf_r+0xd46>
 800a1c2:	4651      	mov	r1, sl
 800a1c4:	4658      	mov	r0, fp
 800a1c6:	aa26      	add	r2, sp, #152	; 0x98
 800a1c8:	f004 f914 	bl	800e3f4 <__sprint_r>
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	f040 85db 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a1d2:	ac29      	add	r4, sp, #164	; 0xa4
 800a1d4:	9b07      	ldr	r3, [sp, #28]
 800a1d6:	1af6      	subs	r6, r6, r3
 800a1d8:	2e00      	cmp	r6, #0
 800a1da:	dd28      	ble.n	800a22e <_vfprintf_r+0x812>
 800a1dc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a1e0:	480d      	ldr	r0, [pc, #52]	; (800a218 <_vfprintf_r+0x7fc>)
 800a1e2:	2e10      	cmp	r6, #16
 800a1e4:	f103 0301 	add.w	r3, r3, #1
 800a1e8:	f104 0108 	add.w	r1, r4, #8
 800a1ec:	6020      	str	r0, [r4, #0]
 800a1ee:	f300 82ba 	bgt.w	800a766 <_vfprintf_r+0xd4a>
 800a1f2:	6066      	str	r6, [r4, #4]
 800a1f4:	2b07      	cmp	r3, #7
 800a1f6:	4416      	add	r6, r2
 800a1f8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a1fc:	f340 82c6 	ble.w	800a78c <_vfprintf_r+0xd70>
 800a200:	e00c      	b.n	800a21c <_vfprintf_r+0x800>
 800a202:	bf00      	nop
 800a204:	0800fab9 	.word	0x0800fab9
 800a208:	0800faa8 	.word	0x0800faa8
 800a20c:	40300000 	.word	0x40300000
 800a210:	3fe00000 	.word	0x3fe00000
 800a214:	0800facc 	.word	0x0800facc
 800a218:	0800fadc 	.word	0x0800fadc
 800a21c:	4651      	mov	r1, sl
 800a21e:	4658      	mov	r0, fp
 800a220:	aa26      	add	r2, sp, #152	; 0x98
 800a222:	f004 f8e7 	bl	800e3f4 <__sprint_r>
 800a226:	2800      	cmp	r0, #0
 800a228:	f040 85ae 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a22c:	ac29      	add	r4, sp, #164	; 0xa4
 800a22e:	f418 7f80 	tst.w	r8, #256	; 0x100
 800a232:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800a234:	f040 82b0 	bne.w	800a798 <_vfprintf_r+0xd7c>
 800a238:	9b07      	ldr	r3, [sp, #28]
 800a23a:	f8c4 9000 	str.w	r9, [r4]
 800a23e:	441e      	add	r6, r3
 800a240:	6063      	str	r3, [r4, #4]
 800a242:	9628      	str	r6, [sp, #160]	; 0xa0
 800a244:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a246:	3301      	adds	r3, #1
 800a248:	2b07      	cmp	r3, #7
 800a24a:	9327      	str	r3, [sp, #156]	; 0x9c
 800a24c:	f300 82ea 	bgt.w	800a824 <_vfprintf_r+0xe08>
 800a250:	3408      	adds	r4, #8
 800a252:	f018 0f04 	tst.w	r8, #4
 800a256:	f040 8578 	bne.w	800ad4a <_vfprintf_r+0x132e>
 800a25a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800a25e:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a260:	428a      	cmp	r2, r1
 800a262:	bfac      	ite	ge
 800a264:	189b      	addge	r3, r3, r2
 800a266:	185b      	addlt	r3, r3, r1
 800a268:	9313      	str	r3, [sp, #76]	; 0x4c
 800a26a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a26c:	b13b      	cbz	r3, 800a27e <_vfprintf_r+0x862>
 800a26e:	4651      	mov	r1, sl
 800a270:	4658      	mov	r0, fp
 800a272:	aa26      	add	r2, sp, #152	; 0x98
 800a274:	f004 f8be 	bl	800e3f4 <__sprint_r>
 800a278:	2800      	cmp	r0, #0
 800a27a:	f040 8585 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a27e:	2300      	movs	r3, #0
 800a280:	9327      	str	r3, [sp, #156]	; 0x9c
 800a282:	2f00      	cmp	r7, #0
 800a284:	f040 859c 	bne.w	800adc0 <_vfprintf_r+0x13a4>
 800a288:	ac29      	add	r4, sp, #164	; 0xa4
 800a28a:	e0e7      	b.n	800a45c <_vfprintf_r+0xa40>
 800a28c:	4607      	mov	r7, r0
 800a28e:	e62d      	b.n	8009eec <_vfprintf_r+0x4d0>
 800a290:	2306      	movs	r3, #6
 800a292:	e61d      	b.n	8009ed0 <_vfprintf_r+0x4b4>
 800a294:	f802 0c01 	strb.w	r0, [r2, #-1]
 800a298:	e699      	b.n	8009fce <_vfprintf_r+0x5b2>
 800a29a:	f803 0b01 	strb.w	r0, [r3], #1
 800a29e:	1aca      	subs	r2, r1, r3
 800a2a0:	2a00      	cmp	r2, #0
 800a2a2:	dafa      	bge.n	800a29a <_vfprintf_r+0x87e>
 800a2a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a2a8:	3201      	adds	r2, #1
 800a2aa:	f103 0301 	add.w	r3, r3, #1
 800a2ae:	bfb8      	it	lt
 800a2b0:	2300      	movlt	r3, #0
 800a2b2:	441d      	add	r5, r3
 800a2b4:	e69b      	b.n	8009fee <_vfprintf_r+0x5d2>
 800a2b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2b8:	462b      	mov	r3, r5
 800a2ba:	2030      	movs	r0, #48	; 0x30
 800a2bc:	18a9      	adds	r1, r5, r2
 800a2be:	e7ee      	b.n	800a29e <_vfprintf_r+0x882>
 800a2c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2c2:	2b46      	cmp	r3, #70	; 0x46
 800a2c4:	d005      	beq.n	800a2d2 <_vfprintf_r+0x8b6>
 800a2c6:	2b45      	cmp	r3, #69	; 0x45
 800a2c8:	d11b      	bne.n	800a302 <_vfprintf_r+0x8e6>
 800a2ca:	9b07      	ldr	r3, [sp, #28]
 800a2cc:	1c5e      	adds	r6, r3, #1
 800a2ce:	2302      	movs	r3, #2
 800a2d0:	e001      	b.n	800a2d6 <_vfprintf_r+0x8ba>
 800a2d2:	2303      	movs	r3, #3
 800a2d4:	9e07      	ldr	r6, [sp, #28]
 800a2d6:	aa24      	add	r2, sp, #144	; 0x90
 800a2d8:	9204      	str	r2, [sp, #16]
 800a2da:	aa21      	add	r2, sp, #132	; 0x84
 800a2dc:	9203      	str	r2, [sp, #12]
 800a2de:	aa20      	add	r2, sp, #128	; 0x80
 800a2e0:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800a2e4:	9300      	str	r3, [sp, #0]
 800a2e6:	4658      	mov	r0, fp
 800a2e8:	462b      	mov	r3, r5
 800a2ea:	9a08      	ldr	r2, [sp, #32]
 800a2ec:	f000 ff28 	bl	800b140 <_dtoa_r>
 800a2f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2f2:	4681      	mov	r9, r0
 800a2f4:	2b47      	cmp	r3, #71	; 0x47
 800a2f6:	d106      	bne.n	800a306 <_vfprintf_r+0x8ea>
 800a2f8:	f018 0f01 	tst.w	r8, #1
 800a2fc:	d103      	bne.n	800a306 <_vfprintf_r+0x8ea>
 800a2fe:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800a300:	e675      	b.n	8009fee <_vfprintf_r+0x5d2>
 800a302:	9e07      	ldr	r6, [sp, #28]
 800a304:	e7e3      	b.n	800a2ce <_vfprintf_r+0x8b2>
 800a306:	eb09 0306 	add.w	r3, r9, r6
 800a30a:	930d      	str	r3, [sp, #52]	; 0x34
 800a30c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a30e:	2b46      	cmp	r3, #70	; 0x46
 800a310:	d111      	bne.n	800a336 <_vfprintf_r+0x91a>
 800a312:	f899 3000 	ldrb.w	r3, [r9]
 800a316:	2b30      	cmp	r3, #48	; 0x30
 800a318:	d109      	bne.n	800a32e <_vfprintf_r+0x912>
 800a31a:	2200      	movs	r2, #0
 800a31c:	2300      	movs	r3, #0
 800a31e:	4629      	mov	r1, r5
 800a320:	9808      	ldr	r0, [sp, #32]
 800a322:	f7f6 fb41 	bl	80009a8 <__aeabi_dcmpeq>
 800a326:	b910      	cbnz	r0, 800a32e <_vfprintf_r+0x912>
 800a328:	f1c6 0601 	rsb	r6, r6, #1
 800a32c:	9620      	str	r6, [sp, #128]	; 0x80
 800a32e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a330:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a332:	441a      	add	r2, r3
 800a334:	920d      	str	r2, [sp, #52]	; 0x34
 800a336:	2200      	movs	r2, #0
 800a338:	2300      	movs	r3, #0
 800a33a:	4629      	mov	r1, r5
 800a33c:	9808      	ldr	r0, [sp, #32]
 800a33e:	f7f6 fb33 	bl	80009a8 <__aeabi_dcmpeq>
 800a342:	b108      	cbz	r0, 800a348 <_vfprintf_r+0x92c>
 800a344:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a346:	9324      	str	r3, [sp, #144]	; 0x90
 800a348:	2230      	movs	r2, #48	; 0x30
 800a34a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a34c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a34e:	4299      	cmp	r1, r3
 800a350:	d9d5      	bls.n	800a2fe <_vfprintf_r+0x8e2>
 800a352:	1c59      	adds	r1, r3, #1
 800a354:	9124      	str	r1, [sp, #144]	; 0x90
 800a356:	701a      	strb	r2, [r3, #0]
 800a358:	e7f7      	b.n	800a34a <_vfprintf_r+0x92e>
 800a35a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a35c:	2b46      	cmp	r3, #70	; 0x46
 800a35e:	f47f ae57 	bne.w	800a010 <_vfprintf_r+0x5f4>
 800a362:	9a07      	ldr	r2, [sp, #28]
 800a364:	f008 0301 	and.w	r3, r8, #1
 800a368:	2d00      	cmp	r5, #0
 800a36a:	ea43 0302 	orr.w	r3, r3, r2
 800a36e:	dd1a      	ble.n	800a3a6 <_vfprintf_r+0x98a>
 800a370:	2b00      	cmp	r3, #0
 800a372:	d034      	beq.n	800a3de <_vfprintf_r+0x9c2>
 800a374:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a376:	18eb      	adds	r3, r5, r3
 800a378:	441a      	add	r2, r3
 800a37a:	9207      	str	r2, [sp, #28]
 800a37c:	2366      	movs	r3, #102	; 0x66
 800a37e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a380:	e033      	b.n	800a3ea <_vfprintf_r+0x9ce>
 800a382:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a386:	f802 6b01 	strb.w	r6, [r2], #1
 800a38a:	e678      	b.n	800a07e <_vfprintf_r+0x662>
 800a38c:	b941      	cbnz	r1, 800a3a0 <_vfprintf_r+0x984>
 800a38e:	2230      	movs	r2, #48	; 0x30
 800a390:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800a394:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800a398:	3330      	adds	r3, #48	; 0x30
 800a39a:	f802 3b01 	strb.w	r3, [r2], #1
 800a39e:	e67a      	b.n	800a096 <_vfprintf_r+0x67a>
 800a3a0:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800a3a4:	e7f8      	b.n	800a398 <_vfprintf_r+0x97c>
 800a3a6:	b1e3      	cbz	r3, 800a3e2 <_vfprintf_r+0x9c6>
 800a3a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3aa:	9a07      	ldr	r2, [sp, #28]
 800a3ac:	3301      	adds	r3, #1
 800a3ae:	e7e3      	b.n	800a378 <_vfprintf_r+0x95c>
 800a3b0:	9b08      	ldr	r3, [sp, #32]
 800a3b2:	429d      	cmp	r5, r3
 800a3b4:	db07      	blt.n	800a3c6 <_vfprintf_r+0x9aa>
 800a3b6:	f018 0f01 	tst.w	r8, #1
 800a3ba:	d02d      	beq.n	800a418 <_vfprintf_r+0x9fc>
 800a3bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3be:	18eb      	adds	r3, r5, r3
 800a3c0:	9307      	str	r3, [sp, #28]
 800a3c2:	2367      	movs	r3, #103	; 0x67
 800a3c4:	e7db      	b.n	800a37e <_vfprintf_r+0x962>
 800a3c6:	9b08      	ldr	r3, [sp, #32]
 800a3c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a3ca:	2d00      	cmp	r5, #0
 800a3cc:	4413      	add	r3, r2
 800a3ce:	9307      	str	r3, [sp, #28]
 800a3d0:	dcf7      	bgt.n	800a3c2 <_vfprintf_r+0x9a6>
 800a3d2:	9a07      	ldr	r2, [sp, #28]
 800a3d4:	f1c5 0301 	rsb	r3, r5, #1
 800a3d8:	441a      	add	r2, r3
 800a3da:	4613      	mov	r3, r2
 800a3dc:	e7f0      	b.n	800a3c0 <_vfprintf_r+0x9a4>
 800a3de:	9507      	str	r5, [sp, #28]
 800a3e0:	e7cc      	b.n	800a37c <_vfprintf_r+0x960>
 800a3e2:	2366      	movs	r3, #102	; 0x66
 800a3e4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	9307      	str	r3, [sp, #28]
 800a3ea:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800a3ee:	930d      	str	r3, [sp, #52]	; 0x34
 800a3f0:	d025      	beq.n	800a43e <_vfprintf_r+0xa22>
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	2d00      	cmp	r5, #0
 800a3f6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800a3fa:	f77f ae64 	ble.w	800a0c6 <_vfprintf_r+0x6aa>
 800a3fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	2bff      	cmp	r3, #255	; 0xff
 800a404:	d10a      	bne.n	800a41c <_vfprintf_r+0xa00>
 800a406:	9907      	ldr	r1, [sp, #28]
 800a408:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a40c:	4413      	add	r3, r2
 800a40e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a410:	fb02 1303 	mla	r3, r2, r3, r1
 800a414:	9307      	str	r3, [sp, #28]
 800a416:	e656      	b.n	800a0c6 <_vfprintf_r+0x6aa>
 800a418:	9507      	str	r5, [sp, #28]
 800a41a:	e7d2      	b.n	800a3c2 <_vfprintf_r+0x9a6>
 800a41c:	42ab      	cmp	r3, r5
 800a41e:	daf2      	bge.n	800a406 <_vfprintf_r+0x9ea>
 800a420:	1aed      	subs	r5, r5, r3
 800a422:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a424:	785b      	ldrb	r3, [r3, #1]
 800a426:	b133      	cbz	r3, 800a436 <_vfprintf_r+0xa1a>
 800a428:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a42a:	3301      	adds	r3, #1
 800a42c:	930d      	str	r3, [sp, #52]	; 0x34
 800a42e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a430:	3301      	adds	r3, #1
 800a432:	930e      	str	r3, [sp, #56]	; 0x38
 800a434:	e7e3      	b.n	800a3fe <_vfprintf_r+0x9e2>
 800a436:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a438:	3301      	adds	r3, #1
 800a43a:	930c      	str	r3, [sp, #48]	; 0x30
 800a43c:	e7df      	b.n	800a3fe <_vfprintf_r+0x9e2>
 800a43e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a440:	930c      	str	r3, [sp, #48]	; 0x30
 800a442:	e640      	b.n	800a0c6 <_vfprintf_r+0x6aa>
 800a444:	4632      	mov	r2, r6
 800a446:	f852 3b04 	ldr.w	r3, [r2], #4
 800a44a:	f018 0f20 	tst.w	r8, #32
 800a44e:	920a      	str	r2, [sp, #40]	; 0x28
 800a450:	d009      	beq.n	800a466 <_vfprintf_r+0xa4a>
 800a452:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a454:	4610      	mov	r0, r2
 800a456:	17d1      	asrs	r1, r2, #31
 800a458:	e9c3 0100 	strd	r0, r1, [r3]
 800a45c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a45e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800a462:	f7ff bb5a 	b.w	8009b1a <_vfprintf_r+0xfe>
 800a466:	f018 0f10 	tst.w	r8, #16
 800a46a:	d002      	beq.n	800a472 <_vfprintf_r+0xa56>
 800a46c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a46e:	601a      	str	r2, [r3, #0]
 800a470:	e7f4      	b.n	800a45c <_vfprintf_r+0xa40>
 800a472:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a476:	d002      	beq.n	800a47e <_vfprintf_r+0xa62>
 800a478:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a47a:	801a      	strh	r2, [r3, #0]
 800a47c:	e7ee      	b.n	800a45c <_vfprintf_r+0xa40>
 800a47e:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a482:	d0f3      	beq.n	800a46c <_vfprintf_r+0xa50>
 800a484:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a486:	701a      	strb	r2, [r3, #0]
 800a488:	e7e8      	b.n	800a45c <_vfprintf_r+0xa40>
 800a48a:	f048 0810 	orr.w	r8, r8, #16
 800a48e:	f018 0f20 	tst.w	r8, #32
 800a492:	d01e      	beq.n	800a4d2 <_vfprintf_r+0xab6>
 800a494:	3607      	adds	r6, #7
 800a496:	f026 0307 	bic.w	r3, r6, #7
 800a49a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a49e:	930a      	str	r3, [sp, #40]	; 0x28
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800a4ac:	9a07      	ldr	r2, [sp, #28]
 800a4ae:	3201      	adds	r2, #1
 800a4b0:	f000 849b 	beq.w	800adea <_vfprintf_r+0x13ce>
 800a4b4:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800a4b8:	920c      	str	r2, [sp, #48]	; 0x30
 800a4ba:	ea56 0207 	orrs.w	r2, r6, r7
 800a4be:	f040 849a 	bne.w	800adf6 <_vfprintf_r+0x13da>
 800a4c2:	9a07      	ldr	r2, [sp, #28]
 800a4c4:	2a00      	cmp	r2, #0
 800a4c6:	f000 80f5 	beq.w	800a6b4 <_vfprintf_r+0xc98>
 800a4ca:	2b01      	cmp	r3, #1
 800a4cc:	f040 8496 	bne.w	800adfc <_vfprintf_r+0x13e0>
 800a4d0:	e097      	b.n	800a602 <_vfprintf_r+0xbe6>
 800a4d2:	1d33      	adds	r3, r6, #4
 800a4d4:	f018 0f10 	tst.w	r8, #16
 800a4d8:	930a      	str	r3, [sp, #40]	; 0x28
 800a4da:	d001      	beq.n	800a4e0 <_vfprintf_r+0xac4>
 800a4dc:	6836      	ldr	r6, [r6, #0]
 800a4de:	e003      	b.n	800a4e8 <_vfprintf_r+0xacc>
 800a4e0:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a4e4:	d002      	beq.n	800a4ec <_vfprintf_r+0xad0>
 800a4e6:	8836      	ldrh	r6, [r6, #0]
 800a4e8:	2700      	movs	r7, #0
 800a4ea:	e7d9      	b.n	800a4a0 <_vfprintf_r+0xa84>
 800a4ec:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a4f0:	d0f4      	beq.n	800a4dc <_vfprintf_r+0xac0>
 800a4f2:	7836      	ldrb	r6, [r6, #0]
 800a4f4:	e7f8      	b.n	800a4e8 <_vfprintf_r+0xacc>
 800a4f6:	4633      	mov	r3, r6
 800a4f8:	f853 6b04 	ldr.w	r6, [r3], #4
 800a4fc:	2278      	movs	r2, #120	; 0x78
 800a4fe:	930a      	str	r3, [sp, #40]	; 0x28
 800a500:	f647 0330 	movw	r3, #30768	; 0x7830
 800a504:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800a508:	4ba1      	ldr	r3, [pc, #644]	; (800a790 <_vfprintf_r+0xd74>)
 800a50a:	2700      	movs	r7, #0
 800a50c:	931b      	str	r3, [sp, #108]	; 0x6c
 800a50e:	f048 0802 	orr.w	r8, r8, #2
 800a512:	2302      	movs	r3, #2
 800a514:	920b      	str	r2, [sp, #44]	; 0x2c
 800a516:	e7c6      	b.n	800a4a6 <_vfprintf_r+0xa8a>
 800a518:	4633      	mov	r3, r6
 800a51a:	2500      	movs	r5, #0
 800a51c:	f853 9b04 	ldr.w	r9, [r3], #4
 800a520:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800a524:	930a      	str	r3, [sp, #40]	; 0x28
 800a526:	9b07      	ldr	r3, [sp, #28]
 800a528:	1c5e      	adds	r6, r3, #1
 800a52a:	d010      	beq.n	800a54e <_vfprintf_r+0xb32>
 800a52c:	461a      	mov	r2, r3
 800a52e:	4629      	mov	r1, r5
 800a530:	4648      	mov	r0, r9
 800a532:	f001 ffeb 	bl	800c50c <memchr>
 800a536:	4607      	mov	r7, r0
 800a538:	2800      	cmp	r0, #0
 800a53a:	f43f ac74 	beq.w	8009e26 <_vfprintf_r+0x40a>
 800a53e:	eba0 0309 	sub.w	r3, r0, r9
 800a542:	462f      	mov	r7, r5
 800a544:	462e      	mov	r6, r5
 800a546:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800a54a:	9307      	str	r3, [sp, #28]
 800a54c:	e5c3      	b.n	800a0d6 <_vfprintf_r+0x6ba>
 800a54e:	4648      	mov	r0, r9
 800a550:	f7f5 fdfe 	bl	8000150 <strlen>
 800a554:	462f      	mov	r7, r5
 800a556:	9007      	str	r0, [sp, #28]
 800a558:	e465      	b.n	8009e26 <_vfprintf_r+0x40a>
 800a55a:	f048 0810 	orr.w	r8, r8, #16
 800a55e:	f018 0f20 	tst.w	r8, #32
 800a562:	d007      	beq.n	800a574 <_vfprintf_r+0xb58>
 800a564:	3607      	adds	r6, #7
 800a566:	f026 0307 	bic.w	r3, r6, #7
 800a56a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a56e:	930a      	str	r3, [sp, #40]	; 0x28
 800a570:	2301      	movs	r3, #1
 800a572:	e798      	b.n	800a4a6 <_vfprintf_r+0xa8a>
 800a574:	1d33      	adds	r3, r6, #4
 800a576:	f018 0f10 	tst.w	r8, #16
 800a57a:	930a      	str	r3, [sp, #40]	; 0x28
 800a57c:	d001      	beq.n	800a582 <_vfprintf_r+0xb66>
 800a57e:	6836      	ldr	r6, [r6, #0]
 800a580:	e003      	b.n	800a58a <_vfprintf_r+0xb6e>
 800a582:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a586:	d002      	beq.n	800a58e <_vfprintf_r+0xb72>
 800a588:	8836      	ldrh	r6, [r6, #0]
 800a58a:	2700      	movs	r7, #0
 800a58c:	e7f0      	b.n	800a570 <_vfprintf_r+0xb54>
 800a58e:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a592:	d0f4      	beq.n	800a57e <_vfprintf_r+0xb62>
 800a594:	7836      	ldrb	r6, [r6, #0]
 800a596:	e7f8      	b.n	800a58a <_vfprintf_r+0xb6e>
 800a598:	4b7e      	ldr	r3, [pc, #504]	; (800a794 <_vfprintf_r+0xd78>)
 800a59a:	f018 0f20 	tst.w	r8, #32
 800a59e:	931b      	str	r3, [sp, #108]	; 0x6c
 800a5a0:	d019      	beq.n	800a5d6 <_vfprintf_r+0xbba>
 800a5a2:	3607      	adds	r6, #7
 800a5a4:	f026 0307 	bic.w	r3, r6, #7
 800a5a8:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a5ac:	930a      	str	r3, [sp, #40]	; 0x28
 800a5ae:	f018 0f01 	tst.w	r8, #1
 800a5b2:	d00a      	beq.n	800a5ca <_vfprintf_r+0xbae>
 800a5b4:	ea56 0307 	orrs.w	r3, r6, r7
 800a5b8:	d007      	beq.n	800a5ca <_vfprintf_r+0xbae>
 800a5ba:	2330      	movs	r3, #48	; 0x30
 800a5bc:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a5c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5c2:	f048 0802 	orr.w	r8, r8, #2
 800a5c6:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800a5ca:	2302      	movs	r3, #2
 800a5cc:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800a5d0:	e769      	b.n	800a4a6 <_vfprintf_r+0xa8a>
 800a5d2:	4b6f      	ldr	r3, [pc, #444]	; (800a790 <_vfprintf_r+0xd74>)
 800a5d4:	e7e1      	b.n	800a59a <_vfprintf_r+0xb7e>
 800a5d6:	1d33      	adds	r3, r6, #4
 800a5d8:	f018 0f10 	tst.w	r8, #16
 800a5dc:	930a      	str	r3, [sp, #40]	; 0x28
 800a5de:	d001      	beq.n	800a5e4 <_vfprintf_r+0xbc8>
 800a5e0:	6836      	ldr	r6, [r6, #0]
 800a5e2:	e003      	b.n	800a5ec <_vfprintf_r+0xbd0>
 800a5e4:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a5e8:	d002      	beq.n	800a5f0 <_vfprintf_r+0xbd4>
 800a5ea:	8836      	ldrh	r6, [r6, #0]
 800a5ec:	2700      	movs	r7, #0
 800a5ee:	e7de      	b.n	800a5ae <_vfprintf_r+0xb92>
 800a5f0:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a5f4:	d0f4      	beq.n	800a5e0 <_vfprintf_r+0xbc4>
 800a5f6:	7836      	ldrb	r6, [r6, #0]
 800a5f8:	e7f8      	b.n	800a5ec <_vfprintf_r+0xbd0>
 800a5fa:	2f00      	cmp	r7, #0
 800a5fc:	bf08      	it	eq
 800a5fe:	2e0a      	cmpeq	r6, #10
 800a600:	d206      	bcs.n	800a610 <_vfprintf_r+0xbf4>
 800a602:	3630      	adds	r6, #48	; 0x30
 800a604:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800a608:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800a60c:	f000 bc14 	b.w	800ae38 <_vfprintf_r+0x141c>
 800a610:	2300      	movs	r3, #0
 800a612:	9308      	str	r3, [sp, #32]
 800a614:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a616:	ad52      	add	r5, sp, #328	; 0x148
 800a618:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800a61c:	220a      	movs	r2, #10
 800a61e:	2300      	movs	r3, #0
 800a620:	4630      	mov	r0, r6
 800a622:	4639      	mov	r1, r7
 800a624:	f7f6 fa80 	bl	8000b28 <__aeabi_uldivmod>
 800a628:	9b08      	ldr	r3, [sp, #32]
 800a62a:	3230      	adds	r2, #48	; 0x30
 800a62c:	3301      	adds	r3, #1
 800a62e:	f105 39ff 	add.w	r9, r5, #4294967295
 800a632:	f805 2c01 	strb.w	r2, [r5, #-1]
 800a636:	9308      	str	r3, [sp, #32]
 800a638:	f1b8 0f00 	cmp.w	r8, #0
 800a63c:	d019      	beq.n	800a672 <_vfprintf_r+0xc56>
 800a63e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a640:	9a08      	ldr	r2, [sp, #32]
 800a642:	781b      	ldrb	r3, [r3, #0]
 800a644:	429a      	cmp	r2, r3
 800a646:	d114      	bne.n	800a672 <_vfprintf_r+0xc56>
 800a648:	2aff      	cmp	r2, #255	; 0xff
 800a64a:	d012      	beq.n	800a672 <_vfprintf_r+0xc56>
 800a64c:	2f00      	cmp	r7, #0
 800a64e:	bf08      	it	eq
 800a650:	2e0a      	cmpeq	r6, #10
 800a652:	d30e      	bcc.n	800a672 <_vfprintf_r+0xc56>
 800a654:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a656:	9919      	ldr	r1, [sp, #100]	; 0x64
 800a658:	eba9 0903 	sub.w	r9, r9, r3
 800a65c:	461a      	mov	r2, r3
 800a65e:	4648      	mov	r0, r9
 800a660:	f002 fcdf 	bl	800d022 <strncpy>
 800a664:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a666:	785d      	ldrb	r5, [r3, #1]
 800a668:	b195      	cbz	r5, 800a690 <_vfprintf_r+0xc74>
 800a66a:	3301      	adds	r3, #1
 800a66c:	930e      	str	r3, [sp, #56]	; 0x38
 800a66e:	2300      	movs	r3, #0
 800a670:	9308      	str	r3, [sp, #32]
 800a672:	220a      	movs	r2, #10
 800a674:	2300      	movs	r3, #0
 800a676:	4630      	mov	r0, r6
 800a678:	4639      	mov	r1, r7
 800a67a:	f7f6 fa55 	bl	8000b28 <__aeabi_uldivmod>
 800a67e:	2f00      	cmp	r7, #0
 800a680:	bf08      	it	eq
 800a682:	2e0a      	cmpeq	r6, #10
 800a684:	f0c0 83d8 	bcc.w	800ae38 <_vfprintf_r+0x141c>
 800a688:	4606      	mov	r6, r0
 800a68a:	460f      	mov	r7, r1
 800a68c:	464d      	mov	r5, r9
 800a68e:	e7c5      	b.n	800a61c <_vfprintf_r+0xc00>
 800a690:	9508      	str	r5, [sp, #32]
 800a692:	e7ee      	b.n	800a672 <_vfprintf_r+0xc56>
 800a694:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a696:	f006 030f 	and.w	r3, r6, #15
 800a69a:	5cd3      	ldrb	r3, [r2, r3]
 800a69c:	093a      	lsrs	r2, r7, #4
 800a69e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800a6a2:	0933      	lsrs	r3, r6, #4
 800a6a4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800a6a8:	461e      	mov	r6, r3
 800a6aa:	4617      	mov	r7, r2
 800a6ac:	ea56 0307 	orrs.w	r3, r6, r7
 800a6b0:	d1f0      	bne.n	800a694 <_vfprintf_r+0xc78>
 800a6b2:	e3c1      	b.n	800ae38 <_vfprintf_r+0x141c>
 800a6b4:	b933      	cbnz	r3, 800a6c4 <_vfprintf_r+0xca8>
 800a6b6:	f018 0f01 	tst.w	r8, #1
 800a6ba:	d003      	beq.n	800a6c4 <_vfprintf_r+0xca8>
 800a6bc:	2330      	movs	r3, #48	; 0x30
 800a6be:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800a6c2:	e7a1      	b.n	800a608 <_vfprintf_r+0xbec>
 800a6c4:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800a6c8:	e3b6      	b.n	800ae38 <_vfprintf_r+0x141c>
 800a6ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	f000 837d 	beq.w	800adcc <_vfprintf_r+0x13b0>
 800a6d2:	2000      	movs	r0, #0
 800a6d4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a6d8:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a6dc:	960a      	str	r6, [sp, #40]	; 0x28
 800a6de:	f7ff bb3b 	b.w	8009d58 <_vfprintf_r+0x33c>
 800a6e2:	2010      	movs	r0, #16
 800a6e4:	2b07      	cmp	r3, #7
 800a6e6:	4402      	add	r2, r0
 800a6e8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a6ec:	6060      	str	r0, [r4, #4]
 800a6ee:	dd08      	ble.n	800a702 <_vfprintf_r+0xce6>
 800a6f0:	4651      	mov	r1, sl
 800a6f2:	4658      	mov	r0, fp
 800a6f4:	aa26      	add	r2, sp, #152	; 0x98
 800a6f6:	f003 fe7d 	bl	800e3f4 <__sprint_r>
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	f040 8344 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a700:	a929      	add	r1, sp, #164	; 0xa4
 800a702:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a704:	460c      	mov	r4, r1
 800a706:	3b10      	subs	r3, #16
 800a708:	9317      	str	r3, [sp, #92]	; 0x5c
 800a70a:	e500      	b.n	800a10e <_vfprintf_r+0x6f2>
 800a70c:	460c      	mov	r4, r1
 800a70e:	e51a      	b.n	800a146 <_vfprintf_r+0x72a>
 800a710:	4651      	mov	r1, sl
 800a712:	4658      	mov	r0, fp
 800a714:	aa26      	add	r2, sp, #152	; 0x98
 800a716:	f003 fe6d 	bl	800e3f4 <__sprint_r>
 800a71a:	2800      	cmp	r0, #0
 800a71c:	f040 8334 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a720:	ac29      	add	r4, sp, #164	; 0xa4
 800a722:	e522      	b.n	800a16a <_vfprintf_r+0x74e>
 800a724:	4651      	mov	r1, sl
 800a726:	4658      	mov	r0, fp
 800a728:	aa26      	add	r2, sp, #152	; 0x98
 800a72a:	f003 fe63 	bl	800e3f4 <__sprint_r>
 800a72e:	2800      	cmp	r0, #0
 800a730:	f040 832a 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a734:	ac29      	add	r4, sp, #164	; 0xa4
 800a736:	e528      	b.n	800a18a <_vfprintf_r+0x76e>
 800a738:	2010      	movs	r0, #16
 800a73a:	2b07      	cmp	r3, #7
 800a73c:	4402      	add	r2, r0
 800a73e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a742:	6060      	str	r0, [r4, #4]
 800a744:	dd08      	ble.n	800a758 <_vfprintf_r+0xd3c>
 800a746:	4651      	mov	r1, sl
 800a748:	4658      	mov	r0, fp
 800a74a:	aa26      	add	r2, sp, #152	; 0x98
 800a74c:	f003 fe52 	bl	800e3f4 <__sprint_r>
 800a750:	2800      	cmp	r0, #0
 800a752:	f040 8319 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a756:	a929      	add	r1, sp, #164	; 0xa4
 800a758:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a75a:	460c      	mov	r4, r1
 800a75c:	3b10      	subs	r3, #16
 800a75e:	9317      	str	r3, [sp, #92]	; 0x5c
 800a760:	e51c      	b.n	800a19c <_vfprintf_r+0x780>
 800a762:	460c      	mov	r4, r1
 800a764:	e536      	b.n	800a1d4 <_vfprintf_r+0x7b8>
 800a766:	2010      	movs	r0, #16
 800a768:	2b07      	cmp	r3, #7
 800a76a:	4402      	add	r2, r0
 800a76c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a770:	6060      	str	r0, [r4, #4]
 800a772:	dd08      	ble.n	800a786 <_vfprintf_r+0xd6a>
 800a774:	4651      	mov	r1, sl
 800a776:	4658      	mov	r0, fp
 800a778:	aa26      	add	r2, sp, #152	; 0x98
 800a77a:	f003 fe3b 	bl	800e3f4 <__sprint_r>
 800a77e:	2800      	cmp	r0, #0
 800a780:	f040 8302 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a784:	a929      	add	r1, sp, #164	; 0xa4
 800a786:	460c      	mov	r4, r1
 800a788:	3e10      	subs	r6, #16
 800a78a:	e527      	b.n	800a1dc <_vfprintf_r+0x7c0>
 800a78c:	460c      	mov	r4, r1
 800a78e:	e54e      	b.n	800a22e <_vfprintf_r+0x812>
 800a790:	0800faa8 	.word	0x0800faa8
 800a794:	0800fab9 	.word	0x0800fab9
 800a798:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a79a:	2b65      	cmp	r3, #101	; 0x65
 800a79c:	f340 8238 	ble.w	800ac10 <_vfprintf_r+0x11f4>
 800a7a0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	f7f6 f8fe 	bl	80009a8 <__aeabi_dcmpeq>
 800a7ac:	2800      	cmp	r0, #0
 800a7ae:	d06a      	beq.n	800a886 <_vfprintf_r+0xe6a>
 800a7b0:	4b6e      	ldr	r3, [pc, #440]	; (800a96c <_vfprintf_r+0xf50>)
 800a7b2:	6023      	str	r3, [r4, #0]
 800a7b4:	2301      	movs	r3, #1
 800a7b6:	441e      	add	r6, r3
 800a7b8:	6063      	str	r3, [r4, #4]
 800a7ba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a7bc:	9628      	str	r6, [sp, #160]	; 0xa0
 800a7be:	3301      	adds	r3, #1
 800a7c0:	2b07      	cmp	r3, #7
 800a7c2:	9327      	str	r3, [sp, #156]	; 0x9c
 800a7c4:	dc38      	bgt.n	800a838 <_vfprintf_r+0xe1c>
 800a7c6:	3408      	adds	r4, #8
 800a7c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a7ca:	9a08      	ldr	r2, [sp, #32]
 800a7cc:	4293      	cmp	r3, r2
 800a7ce:	db03      	blt.n	800a7d8 <_vfprintf_r+0xdbc>
 800a7d0:	f018 0f01 	tst.w	r8, #1
 800a7d4:	f43f ad3d 	beq.w	800a252 <_vfprintf_r+0x836>
 800a7d8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a7da:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a7dc:	6023      	str	r3, [r4, #0]
 800a7de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a7e0:	6063      	str	r3, [r4, #4]
 800a7e2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a7e4:	4413      	add	r3, r2
 800a7e6:	9328      	str	r3, [sp, #160]	; 0xa0
 800a7e8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	2b07      	cmp	r3, #7
 800a7ee:	9327      	str	r3, [sp, #156]	; 0x9c
 800a7f0:	dc2c      	bgt.n	800a84c <_vfprintf_r+0xe30>
 800a7f2:	3408      	adds	r4, #8
 800a7f4:	9b08      	ldr	r3, [sp, #32]
 800a7f6:	1e5d      	subs	r5, r3, #1
 800a7f8:	2d00      	cmp	r5, #0
 800a7fa:	f77f ad2a 	ble.w	800a252 <_vfprintf_r+0x836>
 800a7fe:	f04f 0910 	mov.w	r9, #16
 800a802:	4e5b      	ldr	r6, [pc, #364]	; (800a970 <_vfprintf_r+0xf54>)
 800a804:	2d10      	cmp	r5, #16
 800a806:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a80a:	f104 0108 	add.w	r1, r4, #8
 800a80e:	f103 0301 	add.w	r3, r3, #1
 800a812:	6026      	str	r6, [r4, #0]
 800a814:	dc24      	bgt.n	800a860 <_vfprintf_r+0xe44>
 800a816:	6065      	str	r5, [r4, #4]
 800a818:	2b07      	cmp	r3, #7
 800a81a:	4415      	add	r5, r2
 800a81c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a820:	f340 8290 	ble.w	800ad44 <_vfprintf_r+0x1328>
 800a824:	4651      	mov	r1, sl
 800a826:	4658      	mov	r0, fp
 800a828:	aa26      	add	r2, sp, #152	; 0x98
 800a82a:	f003 fde3 	bl	800e3f4 <__sprint_r>
 800a82e:	2800      	cmp	r0, #0
 800a830:	f040 82aa 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a834:	ac29      	add	r4, sp, #164	; 0xa4
 800a836:	e50c      	b.n	800a252 <_vfprintf_r+0x836>
 800a838:	4651      	mov	r1, sl
 800a83a:	4658      	mov	r0, fp
 800a83c:	aa26      	add	r2, sp, #152	; 0x98
 800a83e:	f003 fdd9 	bl	800e3f4 <__sprint_r>
 800a842:	2800      	cmp	r0, #0
 800a844:	f040 82a0 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a848:	ac29      	add	r4, sp, #164	; 0xa4
 800a84a:	e7bd      	b.n	800a7c8 <_vfprintf_r+0xdac>
 800a84c:	4651      	mov	r1, sl
 800a84e:	4658      	mov	r0, fp
 800a850:	aa26      	add	r2, sp, #152	; 0x98
 800a852:	f003 fdcf 	bl	800e3f4 <__sprint_r>
 800a856:	2800      	cmp	r0, #0
 800a858:	f040 8296 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a85c:	ac29      	add	r4, sp, #164	; 0xa4
 800a85e:	e7c9      	b.n	800a7f4 <_vfprintf_r+0xdd8>
 800a860:	3210      	adds	r2, #16
 800a862:	2b07      	cmp	r3, #7
 800a864:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a868:	f8c4 9004 	str.w	r9, [r4, #4]
 800a86c:	dd08      	ble.n	800a880 <_vfprintf_r+0xe64>
 800a86e:	4651      	mov	r1, sl
 800a870:	4658      	mov	r0, fp
 800a872:	aa26      	add	r2, sp, #152	; 0x98
 800a874:	f003 fdbe 	bl	800e3f4 <__sprint_r>
 800a878:	2800      	cmp	r0, #0
 800a87a:	f040 8285 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a87e:	a929      	add	r1, sp, #164	; 0xa4
 800a880:	460c      	mov	r4, r1
 800a882:	3d10      	subs	r5, #16
 800a884:	e7be      	b.n	800a804 <_vfprintf_r+0xde8>
 800a886:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a888:	2b00      	cmp	r3, #0
 800a88a:	dc73      	bgt.n	800a974 <_vfprintf_r+0xf58>
 800a88c:	4b37      	ldr	r3, [pc, #220]	; (800a96c <_vfprintf_r+0xf50>)
 800a88e:	6023      	str	r3, [r4, #0]
 800a890:	2301      	movs	r3, #1
 800a892:	441e      	add	r6, r3
 800a894:	6063      	str	r3, [r4, #4]
 800a896:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a898:	9628      	str	r6, [sp, #160]	; 0xa0
 800a89a:	3301      	adds	r3, #1
 800a89c:	2b07      	cmp	r3, #7
 800a89e:	9327      	str	r3, [sp, #156]	; 0x9c
 800a8a0:	dc3c      	bgt.n	800a91c <_vfprintf_r+0xf00>
 800a8a2:	3408      	adds	r4, #8
 800a8a4:	9908      	ldr	r1, [sp, #32]
 800a8a6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a8a8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a8aa:	430a      	orrs	r2, r1
 800a8ac:	f008 0101 	and.w	r1, r8, #1
 800a8b0:	430a      	orrs	r2, r1
 800a8b2:	f43f acce 	beq.w	800a252 <_vfprintf_r+0x836>
 800a8b6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a8b8:	6022      	str	r2, [r4, #0]
 800a8ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a8bc:	4413      	add	r3, r2
 800a8be:	9328      	str	r3, [sp, #160]	; 0xa0
 800a8c0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a8c2:	6062      	str	r2, [r4, #4]
 800a8c4:	3301      	adds	r3, #1
 800a8c6:	2b07      	cmp	r3, #7
 800a8c8:	9327      	str	r3, [sp, #156]	; 0x9c
 800a8ca:	dc31      	bgt.n	800a930 <_vfprintf_r+0xf14>
 800a8cc:	3408      	adds	r4, #8
 800a8ce:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a8d0:	2d00      	cmp	r5, #0
 800a8d2:	da1a      	bge.n	800a90a <_vfprintf_r+0xeee>
 800a8d4:	4623      	mov	r3, r4
 800a8d6:	4e26      	ldr	r6, [pc, #152]	; (800a970 <_vfprintf_r+0xf54>)
 800a8d8:	426d      	negs	r5, r5
 800a8da:	2d10      	cmp	r5, #16
 800a8dc:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800a8e0:	f104 0408 	add.w	r4, r4, #8
 800a8e4:	f102 0201 	add.w	r2, r2, #1
 800a8e8:	601e      	str	r6, [r3, #0]
 800a8ea:	dc2b      	bgt.n	800a944 <_vfprintf_r+0xf28>
 800a8ec:	605d      	str	r5, [r3, #4]
 800a8ee:	2a07      	cmp	r2, #7
 800a8f0:	440d      	add	r5, r1
 800a8f2:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800a8f6:	dd08      	ble.n	800a90a <_vfprintf_r+0xeee>
 800a8f8:	4651      	mov	r1, sl
 800a8fa:	4658      	mov	r0, fp
 800a8fc:	aa26      	add	r2, sp, #152	; 0x98
 800a8fe:	f003 fd79 	bl	800e3f4 <__sprint_r>
 800a902:	2800      	cmp	r0, #0
 800a904:	f040 8240 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a908:	ac29      	add	r4, sp, #164	; 0xa4
 800a90a:	9b08      	ldr	r3, [sp, #32]
 800a90c:	9a08      	ldr	r2, [sp, #32]
 800a90e:	6063      	str	r3, [r4, #4]
 800a910:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a912:	f8c4 9000 	str.w	r9, [r4]
 800a916:	4413      	add	r3, r2
 800a918:	9328      	str	r3, [sp, #160]	; 0xa0
 800a91a:	e493      	b.n	800a244 <_vfprintf_r+0x828>
 800a91c:	4651      	mov	r1, sl
 800a91e:	4658      	mov	r0, fp
 800a920:	aa26      	add	r2, sp, #152	; 0x98
 800a922:	f003 fd67 	bl	800e3f4 <__sprint_r>
 800a926:	2800      	cmp	r0, #0
 800a928:	f040 822e 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a92c:	ac29      	add	r4, sp, #164	; 0xa4
 800a92e:	e7b9      	b.n	800a8a4 <_vfprintf_r+0xe88>
 800a930:	4651      	mov	r1, sl
 800a932:	4658      	mov	r0, fp
 800a934:	aa26      	add	r2, sp, #152	; 0x98
 800a936:	f003 fd5d 	bl	800e3f4 <__sprint_r>
 800a93a:	2800      	cmp	r0, #0
 800a93c:	f040 8224 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a940:	ac29      	add	r4, sp, #164	; 0xa4
 800a942:	e7c4      	b.n	800a8ce <_vfprintf_r+0xeb2>
 800a944:	2010      	movs	r0, #16
 800a946:	2a07      	cmp	r2, #7
 800a948:	4401      	add	r1, r0
 800a94a:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800a94e:	6058      	str	r0, [r3, #4]
 800a950:	dd08      	ble.n	800a964 <_vfprintf_r+0xf48>
 800a952:	4651      	mov	r1, sl
 800a954:	4658      	mov	r0, fp
 800a956:	aa26      	add	r2, sp, #152	; 0x98
 800a958:	f003 fd4c 	bl	800e3f4 <__sprint_r>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	f040 8213 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a962:	ac29      	add	r4, sp, #164	; 0xa4
 800a964:	4623      	mov	r3, r4
 800a966:	3d10      	subs	r5, #16
 800a968:	e7b7      	b.n	800a8da <_vfprintf_r+0xebe>
 800a96a:	bf00      	nop
 800a96c:	0800faca 	.word	0x0800faca
 800a970:	0800fadc 	.word	0x0800fadc
 800a974:	9b08      	ldr	r3, [sp, #32]
 800a976:	42ab      	cmp	r3, r5
 800a978:	bfa8      	it	ge
 800a97a:	462b      	movge	r3, r5
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	9307      	str	r3, [sp, #28]
 800a980:	dd0a      	ble.n	800a998 <_vfprintf_r+0xf7c>
 800a982:	441e      	add	r6, r3
 800a984:	e9c4 9300 	strd	r9, r3, [r4]
 800a988:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a98a:	9628      	str	r6, [sp, #160]	; 0xa0
 800a98c:	3301      	adds	r3, #1
 800a98e:	2b07      	cmp	r3, #7
 800a990:	9327      	str	r3, [sp, #156]	; 0x9c
 800a992:	f300 8088 	bgt.w	800aaa6 <_vfprintf_r+0x108a>
 800a996:	3408      	adds	r4, #8
 800a998:	9b07      	ldr	r3, [sp, #28]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	bfb4      	ite	lt
 800a99e:	462e      	movlt	r6, r5
 800a9a0:	1aee      	subge	r6, r5, r3
 800a9a2:	2e00      	cmp	r6, #0
 800a9a4:	dd19      	ble.n	800a9da <_vfprintf_r+0xfbe>
 800a9a6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a9aa:	4898      	ldr	r0, [pc, #608]	; (800ac0c <_vfprintf_r+0x11f0>)
 800a9ac:	2e10      	cmp	r6, #16
 800a9ae:	f103 0301 	add.w	r3, r3, #1
 800a9b2:	f104 0108 	add.w	r1, r4, #8
 800a9b6:	6020      	str	r0, [r4, #0]
 800a9b8:	dc7f      	bgt.n	800aaba <_vfprintf_r+0x109e>
 800a9ba:	6066      	str	r6, [r4, #4]
 800a9bc:	2b07      	cmp	r3, #7
 800a9be:	4416      	add	r6, r2
 800a9c0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a9c4:	f340 808c 	ble.w	800aae0 <_vfprintf_r+0x10c4>
 800a9c8:	4651      	mov	r1, sl
 800a9ca:	4658      	mov	r0, fp
 800a9cc:	aa26      	add	r2, sp, #152	; 0x98
 800a9ce:	f003 fd11 	bl	800e3f4 <__sprint_r>
 800a9d2:	2800      	cmp	r0, #0
 800a9d4:	f040 81d8 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800a9d8:	ac29      	add	r4, sp, #164	; 0xa4
 800a9da:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800a9de:	444d      	add	r5, r9
 800a9e0:	d00a      	beq.n	800a9f8 <_vfprintf_r+0xfdc>
 800a9e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d17d      	bne.n	800aae4 <_vfprintf_r+0x10c8>
 800a9e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d17d      	bne.n	800aaea <_vfprintf_r+0x10ce>
 800a9ee:	9b08      	ldr	r3, [sp, #32]
 800a9f0:	444b      	add	r3, r9
 800a9f2:	429d      	cmp	r5, r3
 800a9f4:	bf28      	it	cs
 800a9f6:	461d      	movcs	r5, r3
 800a9f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a9fa:	9a08      	ldr	r2, [sp, #32]
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	db02      	blt.n	800aa06 <_vfprintf_r+0xfea>
 800aa00:	f018 0f01 	tst.w	r8, #1
 800aa04:	d00e      	beq.n	800aa24 <_vfprintf_r+0x1008>
 800aa06:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800aa08:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aa0a:	6023      	str	r3, [r4, #0]
 800aa0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aa0e:	6063      	str	r3, [r4, #4]
 800aa10:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800aa12:	4413      	add	r3, r2
 800aa14:	9328      	str	r3, [sp, #160]	; 0xa0
 800aa16:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800aa18:	3301      	adds	r3, #1
 800aa1a:	2b07      	cmp	r3, #7
 800aa1c:	9327      	str	r3, [sp, #156]	; 0x9c
 800aa1e:	f300 80e0 	bgt.w	800abe2 <_vfprintf_r+0x11c6>
 800aa22:	3408      	adds	r4, #8
 800aa24:	9b08      	ldr	r3, [sp, #32]
 800aa26:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800aa28:	eb09 0203 	add.w	r2, r9, r3
 800aa2c:	1b9e      	subs	r6, r3, r6
 800aa2e:	1b52      	subs	r2, r2, r5
 800aa30:	4296      	cmp	r6, r2
 800aa32:	bfa8      	it	ge
 800aa34:	4616      	movge	r6, r2
 800aa36:	2e00      	cmp	r6, #0
 800aa38:	dd0b      	ble.n	800aa52 <_vfprintf_r+0x1036>
 800aa3a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800aa3c:	e9c4 5600 	strd	r5, r6, [r4]
 800aa40:	4433      	add	r3, r6
 800aa42:	9328      	str	r3, [sp, #160]	; 0xa0
 800aa44:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800aa46:	3301      	adds	r3, #1
 800aa48:	2b07      	cmp	r3, #7
 800aa4a:	9327      	str	r3, [sp, #156]	; 0x9c
 800aa4c:	f300 80d3 	bgt.w	800abf6 <_vfprintf_r+0x11da>
 800aa50:	3408      	adds	r4, #8
 800aa52:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800aa54:	9b08      	ldr	r3, [sp, #32]
 800aa56:	2e00      	cmp	r6, #0
 800aa58:	eba3 0505 	sub.w	r5, r3, r5
 800aa5c:	bfa8      	it	ge
 800aa5e:	1bad      	subge	r5, r5, r6
 800aa60:	2d00      	cmp	r5, #0
 800aa62:	f77f abf6 	ble.w	800a252 <_vfprintf_r+0x836>
 800aa66:	f04f 0910 	mov.w	r9, #16
 800aa6a:	4e68      	ldr	r6, [pc, #416]	; (800ac0c <_vfprintf_r+0x11f0>)
 800aa6c:	2d10      	cmp	r5, #16
 800aa6e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800aa72:	f104 0108 	add.w	r1, r4, #8
 800aa76:	f103 0301 	add.w	r3, r3, #1
 800aa7a:	6026      	str	r6, [r4, #0]
 800aa7c:	f77f aecb 	ble.w	800a816 <_vfprintf_r+0xdfa>
 800aa80:	3210      	adds	r2, #16
 800aa82:	2b07      	cmp	r3, #7
 800aa84:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800aa88:	f8c4 9004 	str.w	r9, [r4, #4]
 800aa8c:	dd08      	ble.n	800aaa0 <_vfprintf_r+0x1084>
 800aa8e:	4651      	mov	r1, sl
 800aa90:	4658      	mov	r0, fp
 800aa92:	aa26      	add	r2, sp, #152	; 0x98
 800aa94:	f003 fcae 	bl	800e3f4 <__sprint_r>
 800aa98:	2800      	cmp	r0, #0
 800aa9a:	f040 8175 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800aa9e:	a929      	add	r1, sp, #164	; 0xa4
 800aaa0:	460c      	mov	r4, r1
 800aaa2:	3d10      	subs	r5, #16
 800aaa4:	e7e2      	b.n	800aa6c <_vfprintf_r+0x1050>
 800aaa6:	4651      	mov	r1, sl
 800aaa8:	4658      	mov	r0, fp
 800aaaa:	aa26      	add	r2, sp, #152	; 0x98
 800aaac:	f003 fca2 	bl	800e3f4 <__sprint_r>
 800aab0:	2800      	cmp	r0, #0
 800aab2:	f040 8169 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800aab6:	ac29      	add	r4, sp, #164	; 0xa4
 800aab8:	e76e      	b.n	800a998 <_vfprintf_r+0xf7c>
 800aaba:	2010      	movs	r0, #16
 800aabc:	2b07      	cmp	r3, #7
 800aabe:	4402      	add	r2, r0
 800aac0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800aac4:	6060      	str	r0, [r4, #4]
 800aac6:	dd08      	ble.n	800aada <_vfprintf_r+0x10be>
 800aac8:	4651      	mov	r1, sl
 800aaca:	4658      	mov	r0, fp
 800aacc:	aa26      	add	r2, sp, #152	; 0x98
 800aace:	f003 fc91 	bl	800e3f4 <__sprint_r>
 800aad2:	2800      	cmp	r0, #0
 800aad4:	f040 8158 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800aad8:	a929      	add	r1, sp, #164	; 0xa4
 800aada:	460c      	mov	r4, r1
 800aadc:	3e10      	subs	r6, #16
 800aade:	e762      	b.n	800a9a6 <_vfprintf_r+0xf8a>
 800aae0:	460c      	mov	r4, r1
 800aae2:	e77a      	b.n	800a9da <_vfprintf_r+0xfbe>
 800aae4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d04b      	beq.n	800ab82 <_vfprintf_r+0x1166>
 800aaea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aaec:	3b01      	subs	r3, #1
 800aaee:	930c      	str	r3, [sp, #48]	; 0x30
 800aaf0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aaf2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800aaf4:	6023      	str	r3, [r4, #0]
 800aaf6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aaf8:	6063      	str	r3, [r4, #4]
 800aafa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800aafc:	4413      	add	r3, r2
 800aafe:	9328      	str	r3, [sp, #160]	; 0xa0
 800ab00:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ab02:	3301      	adds	r3, #1
 800ab04:	2b07      	cmp	r3, #7
 800ab06:	9327      	str	r3, [sp, #156]	; 0x9c
 800ab08:	dc42      	bgt.n	800ab90 <_vfprintf_r+0x1174>
 800ab0a:	3408      	adds	r4, #8
 800ab0c:	9b08      	ldr	r3, [sp, #32]
 800ab0e:	444b      	add	r3, r9
 800ab10:	1b5a      	subs	r2, r3, r5
 800ab12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab14:	781b      	ldrb	r3, [r3, #0]
 800ab16:	4293      	cmp	r3, r2
 800ab18:	bfa8      	it	ge
 800ab1a:	4613      	movge	r3, r2
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	461e      	mov	r6, r3
 800ab20:	dd0a      	ble.n	800ab38 <_vfprintf_r+0x111c>
 800ab22:	e9c4 5300 	strd	r5, r3, [r4]
 800ab26:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ab28:	4433      	add	r3, r6
 800ab2a:	9328      	str	r3, [sp, #160]	; 0xa0
 800ab2c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ab2e:	3301      	adds	r3, #1
 800ab30:	2b07      	cmp	r3, #7
 800ab32:	9327      	str	r3, [sp, #156]	; 0x9c
 800ab34:	dc36      	bgt.n	800aba4 <_vfprintf_r+0x1188>
 800ab36:	3408      	adds	r4, #8
 800ab38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab3a:	2e00      	cmp	r6, #0
 800ab3c:	781b      	ldrb	r3, [r3, #0]
 800ab3e:	bfb4      	ite	lt
 800ab40:	461e      	movlt	r6, r3
 800ab42:	1b9e      	subge	r6, r3, r6
 800ab44:	2e00      	cmp	r6, #0
 800ab46:	dd18      	ble.n	800ab7a <_vfprintf_r+0x115e>
 800ab48:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800ab4c:	482f      	ldr	r0, [pc, #188]	; (800ac0c <_vfprintf_r+0x11f0>)
 800ab4e:	2e10      	cmp	r6, #16
 800ab50:	f102 0201 	add.w	r2, r2, #1
 800ab54:	f104 0108 	add.w	r1, r4, #8
 800ab58:	6020      	str	r0, [r4, #0]
 800ab5a:	dc2d      	bgt.n	800abb8 <_vfprintf_r+0x119c>
 800ab5c:	4433      	add	r3, r6
 800ab5e:	2a07      	cmp	r2, #7
 800ab60:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800ab64:	6066      	str	r6, [r4, #4]
 800ab66:	dd3a      	ble.n	800abde <_vfprintf_r+0x11c2>
 800ab68:	4651      	mov	r1, sl
 800ab6a:	4658      	mov	r0, fp
 800ab6c:	aa26      	add	r2, sp, #152	; 0x98
 800ab6e:	f003 fc41 	bl	800e3f4 <__sprint_r>
 800ab72:	2800      	cmp	r0, #0
 800ab74:	f040 8108 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800ab78:	ac29      	add	r4, sp, #164	; 0xa4
 800ab7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	441d      	add	r5, r3
 800ab80:	e72f      	b.n	800a9e2 <_vfprintf_r+0xfc6>
 800ab82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab84:	3b01      	subs	r3, #1
 800ab86:	930e      	str	r3, [sp, #56]	; 0x38
 800ab88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ab8a:	3b01      	subs	r3, #1
 800ab8c:	930d      	str	r3, [sp, #52]	; 0x34
 800ab8e:	e7af      	b.n	800aaf0 <_vfprintf_r+0x10d4>
 800ab90:	4651      	mov	r1, sl
 800ab92:	4658      	mov	r0, fp
 800ab94:	aa26      	add	r2, sp, #152	; 0x98
 800ab96:	f003 fc2d 	bl	800e3f4 <__sprint_r>
 800ab9a:	2800      	cmp	r0, #0
 800ab9c:	f040 80f4 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800aba0:	ac29      	add	r4, sp, #164	; 0xa4
 800aba2:	e7b3      	b.n	800ab0c <_vfprintf_r+0x10f0>
 800aba4:	4651      	mov	r1, sl
 800aba6:	4658      	mov	r0, fp
 800aba8:	aa26      	add	r2, sp, #152	; 0x98
 800abaa:	f003 fc23 	bl	800e3f4 <__sprint_r>
 800abae:	2800      	cmp	r0, #0
 800abb0:	f040 80ea 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800abb4:	ac29      	add	r4, sp, #164	; 0xa4
 800abb6:	e7bf      	b.n	800ab38 <_vfprintf_r+0x111c>
 800abb8:	2010      	movs	r0, #16
 800abba:	2a07      	cmp	r2, #7
 800abbc:	4403      	add	r3, r0
 800abbe:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800abc2:	6060      	str	r0, [r4, #4]
 800abc4:	dd08      	ble.n	800abd8 <_vfprintf_r+0x11bc>
 800abc6:	4651      	mov	r1, sl
 800abc8:	4658      	mov	r0, fp
 800abca:	aa26      	add	r2, sp, #152	; 0x98
 800abcc:	f003 fc12 	bl	800e3f4 <__sprint_r>
 800abd0:	2800      	cmp	r0, #0
 800abd2:	f040 80d9 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800abd6:	a929      	add	r1, sp, #164	; 0xa4
 800abd8:	460c      	mov	r4, r1
 800abda:	3e10      	subs	r6, #16
 800abdc:	e7b4      	b.n	800ab48 <_vfprintf_r+0x112c>
 800abde:	460c      	mov	r4, r1
 800abe0:	e7cb      	b.n	800ab7a <_vfprintf_r+0x115e>
 800abe2:	4651      	mov	r1, sl
 800abe4:	4658      	mov	r0, fp
 800abe6:	aa26      	add	r2, sp, #152	; 0x98
 800abe8:	f003 fc04 	bl	800e3f4 <__sprint_r>
 800abec:	2800      	cmp	r0, #0
 800abee:	f040 80cb 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800abf2:	ac29      	add	r4, sp, #164	; 0xa4
 800abf4:	e716      	b.n	800aa24 <_vfprintf_r+0x1008>
 800abf6:	4651      	mov	r1, sl
 800abf8:	4658      	mov	r0, fp
 800abfa:	aa26      	add	r2, sp, #152	; 0x98
 800abfc:	f003 fbfa 	bl	800e3f4 <__sprint_r>
 800ac00:	2800      	cmp	r0, #0
 800ac02:	f040 80c1 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800ac06:	ac29      	add	r4, sp, #164	; 0xa4
 800ac08:	e723      	b.n	800aa52 <_vfprintf_r+0x1036>
 800ac0a:	bf00      	nop
 800ac0c:	0800fadc 	.word	0x0800fadc
 800ac10:	9a08      	ldr	r2, [sp, #32]
 800ac12:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ac14:	2a01      	cmp	r2, #1
 800ac16:	f106 0601 	add.w	r6, r6, #1
 800ac1a:	f103 0301 	add.w	r3, r3, #1
 800ac1e:	f104 0508 	add.w	r5, r4, #8
 800ac22:	dc03      	bgt.n	800ac2c <_vfprintf_r+0x1210>
 800ac24:	f018 0f01 	tst.w	r8, #1
 800ac28:	f000 8081 	beq.w	800ad2e <_vfprintf_r+0x1312>
 800ac2c:	2201      	movs	r2, #1
 800ac2e:	2b07      	cmp	r3, #7
 800ac30:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800ac34:	f8c4 9000 	str.w	r9, [r4]
 800ac38:	6062      	str	r2, [r4, #4]
 800ac3a:	dd08      	ble.n	800ac4e <_vfprintf_r+0x1232>
 800ac3c:	4651      	mov	r1, sl
 800ac3e:	4658      	mov	r0, fp
 800ac40:	aa26      	add	r2, sp, #152	; 0x98
 800ac42:	f003 fbd7 	bl	800e3f4 <__sprint_r>
 800ac46:	2800      	cmp	r0, #0
 800ac48:	f040 809e 	bne.w	800ad88 <_vfprintf_r+0x136c>
 800ac4c:	ad29      	add	r5, sp, #164	; 0xa4
 800ac4e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ac50:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ac52:	602b      	str	r3, [r5, #0]
 800ac54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac56:	606b      	str	r3, [r5, #4]
 800ac58:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ac5a:	4413      	add	r3, r2
 800ac5c:	9328      	str	r3, [sp, #160]	; 0xa0
 800ac5e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ac60:	3301      	adds	r3, #1
 800ac62:	2b07      	cmp	r3, #7
 800ac64:	9327      	str	r3, [sp, #156]	; 0x9c
 800ac66:	dc32      	bgt.n	800acce <_vfprintf_r+0x12b2>
 800ac68:	3508      	adds	r5, #8
 800ac6a:	9b08      	ldr	r3, [sp, #32]
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac72:	1e5c      	subs	r4, r3, #1
 800ac74:	2300      	movs	r3, #0
 800ac76:	f7f5 fe97 	bl	80009a8 <__aeabi_dcmpeq>
 800ac7a:	2800      	cmp	r0, #0
 800ac7c:	d130      	bne.n	800ace0 <_vfprintf_r+0x12c4>
 800ac7e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800ac80:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ac82:	9a08      	ldr	r2, [sp, #32]
 800ac84:	3101      	adds	r1, #1
 800ac86:	3b01      	subs	r3, #1
 800ac88:	f109 0001 	add.w	r0, r9, #1
 800ac8c:	4413      	add	r3, r2
 800ac8e:	2907      	cmp	r1, #7
 800ac90:	e9c5 0400 	strd	r0, r4, [r5]
 800ac94:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800ac98:	dd52      	ble.n	800ad40 <_vfprintf_r+0x1324>
 800ac9a:	4651      	mov	r1, sl
 800ac9c:	4658      	mov	r0, fp
 800ac9e:	aa26      	add	r2, sp, #152	; 0x98
 800aca0:	f003 fba8 	bl	800e3f4 <__sprint_r>
 800aca4:	2800      	cmp	r0, #0
 800aca6:	d16f      	bne.n	800ad88 <_vfprintf_r+0x136c>
 800aca8:	ad29      	add	r5, sp, #164	; 0xa4
 800acaa:	ab22      	add	r3, sp, #136	; 0x88
 800acac:	602b      	str	r3, [r5, #0]
 800acae:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800acb0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800acb2:	606b      	str	r3, [r5, #4]
 800acb4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800acb6:	4413      	add	r3, r2
 800acb8:	9328      	str	r3, [sp, #160]	; 0xa0
 800acba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800acbc:	3301      	adds	r3, #1
 800acbe:	2b07      	cmp	r3, #7
 800acc0:	9327      	str	r3, [sp, #156]	; 0x9c
 800acc2:	f73f adaf 	bgt.w	800a824 <_vfprintf_r+0xe08>
 800acc6:	f105 0408 	add.w	r4, r5, #8
 800acca:	f7ff bac2 	b.w	800a252 <_vfprintf_r+0x836>
 800acce:	4651      	mov	r1, sl
 800acd0:	4658      	mov	r0, fp
 800acd2:	aa26      	add	r2, sp, #152	; 0x98
 800acd4:	f003 fb8e 	bl	800e3f4 <__sprint_r>
 800acd8:	2800      	cmp	r0, #0
 800acda:	d155      	bne.n	800ad88 <_vfprintf_r+0x136c>
 800acdc:	ad29      	add	r5, sp, #164	; 0xa4
 800acde:	e7c4      	b.n	800ac6a <_vfprintf_r+0x124e>
 800ace0:	2c00      	cmp	r4, #0
 800ace2:	dde2      	ble.n	800acaa <_vfprintf_r+0x128e>
 800ace4:	f04f 0910 	mov.w	r9, #16
 800ace8:	4e5a      	ldr	r6, [pc, #360]	; (800ae54 <_vfprintf_r+0x1438>)
 800acea:	2c10      	cmp	r4, #16
 800acec:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800acf0:	f105 0108 	add.w	r1, r5, #8
 800acf4:	f103 0301 	add.w	r3, r3, #1
 800acf8:	602e      	str	r6, [r5, #0]
 800acfa:	dc07      	bgt.n	800ad0c <_vfprintf_r+0x12f0>
 800acfc:	606c      	str	r4, [r5, #4]
 800acfe:	2b07      	cmp	r3, #7
 800ad00:	4414      	add	r4, r2
 800ad02:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800ad06:	dcc8      	bgt.n	800ac9a <_vfprintf_r+0x127e>
 800ad08:	460d      	mov	r5, r1
 800ad0a:	e7ce      	b.n	800acaa <_vfprintf_r+0x128e>
 800ad0c:	3210      	adds	r2, #16
 800ad0e:	2b07      	cmp	r3, #7
 800ad10:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ad14:	f8c5 9004 	str.w	r9, [r5, #4]
 800ad18:	dd06      	ble.n	800ad28 <_vfprintf_r+0x130c>
 800ad1a:	4651      	mov	r1, sl
 800ad1c:	4658      	mov	r0, fp
 800ad1e:	aa26      	add	r2, sp, #152	; 0x98
 800ad20:	f003 fb68 	bl	800e3f4 <__sprint_r>
 800ad24:	bb80      	cbnz	r0, 800ad88 <_vfprintf_r+0x136c>
 800ad26:	a929      	add	r1, sp, #164	; 0xa4
 800ad28:	460d      	mov	r5, r1
 800ad2a:	3c10      	subs	r4, #16
 800ad2c:	e7dd      	b.n	800acea <_vfprintf_r+0x12ce>
 800ad2e:	2201      	movs	r2, #1
 800ad30:	2b07      	cmp	r3, #7
 800ad32:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800ad36:	f8c4 9000 	str.w	r9, [r4]
 800ad3a:	6062      	str	r2, [r4, #4]
 800ad3c:	ddb5      	ble.n	800acaa <_vfprintf_r+0x128e>
 800ad3e:	e7ac      	b.n	800ac9a <_vfprintf_r+0x127e>
 800ad40:	3508      	adds	r5, #8
 800ad42:	e7b2      	b.n	800acaa <_vfprintf_r+0x128e>
 800ad44:	460c      	mov	r4, r1
 800ad46:	f7ff ba84 	b.w	800a252 <_vfprintf_r+0x836>
 800ad4a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800ad4e:	1a9d      	subs	r5, r3, r2
 800ad50:	2d00      	cmp	r5, #0
 800ad52:	f77f aa82 	ble.w	800a25a <_vfprintf_r+0x83e>
 800ad56:	f04f 0810 	mov.w	r8, #16
 800ad5a:	4e3f      	ldr	r6, [pc, #252]	; (800ae58 <_vfprintf_r+0x143c>)
 800ad5c:	2d10      	cmp	r5, #16
 800ad5e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ad62:	6026      	str	r6, [r4, #0]
 800ad64:	f103 0301 	add.w	r3, r3, #1
 800ad68:	dc17      	bgt.n	800ad9a <_vfprintf_r+0x137e>
 800ad6a:	6065      	str	r5, [r4, #4]
 800ad6c:	2b07      	cmp	r3, #7
 800ad6e:	4415      	add	r5, r2
 800ad70:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800ad74:	f77f aa71 	ble.w	800a25a <_vfprintf_r+0x83e>
 800ad78:	4651      	mov	r1, sl
 800ad7a:	4658      	mov	r0, fp
 800ad7c:	aa26      	add	r2, sp, #152	; 0x98
 800ad7e:	f003 fb39 	bl	800e3f4 <__sprint_r>
 800ad82:	2800      	cmp	r0, #0
 800ad84:	f43f aa69 	beq.w	800a25a <_vfprintf_r+0x83e>
 800ad88:	2f00      	cmp	r7, #0
 800ad8a:	f43f a884 	beq.w	8009e96 <_vfprintf_r+0x47a>
 800ad8e:	4639      	mov	r1, r7
 800ad90:	4658      	mov	r0, fp
 800ad92:	f001 f91d 	bl	800bfd0 <_free_r>
 800ad96:	f7ff b87e 	b.w	8009e96 <_vfprintf_r+0x47a>
 800ad9a:	3210      	adds	r2, #16
 800ad9c:	2b07      	cmp	r3, #7
 800ad9e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ada2:	f8c4 8004 	str.w	r8, [r4, #4]
 800ada6:	dc02      	bgt.n	800adae <_vfprintf_r+0x1392>
 800ada8:	3408      	adds	r4, #8
 800adaa:	3d10      	subs	r5, #16
 800adac:	e7d6      	b.n	800ad5c <_vfprintf_r+0x1340>
 800adae:	4651      	mov	r1, sl
 800adb0:	4658      	mov	r0, fp
 800adb2:	aa26      	add	r2, sp, #152	; 0x98
 800adb4:	f003 fb1e 	bl	800e3f4 <__sprint_r>
 800adb8:	2800      	cmp	r0, #0
 800adba:	d1e5      	bne.n	800ad88 <_vfprintf_r+0x136c>
 800adbc:	ac29      	add	r4, sp, #164	; 0xa4
 800adbe:	e7f4      	b.n	800adaa <_vfprintf_r+0x138e>
 800adc0:	4639      	mov	r1, r7
 800adc2:	4658      	mov	r0, fp
 800adc4:	f001 f904 	bl	800bfd0 <_free_r>
 800adc8:	f7ff ba5e 	b.w	800a288 <_vfprintf_r+0x86c>
 800adcc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800adce:	b91b      	cbnz	r3, 800add8 <_vfprintf_r+0x13bc>
 800add0:	2300      	movs	r3, #0
 800add2:	9327      	str	r3, [sp, #156]	; 0x9c
 800add4:	f7ff b85f 	b.w	8009e96 <_vfprintf_r+0x47a>
 800add8:	4651      	mov	r1, sl
 800adda:	4658      	mov	r0, fp
 800addc:	aa26      	add	r2, sp, #152	; 0x98
 800adde:	f003 fb09 	bl	800e3f4 <__sprint_r>
 800ade2:	2800      	cmp	r0, #0
 800ade4:	d0f4      	beq.n	800add0 <_vfprintf_r+0x13b4>
 800ade6:	f7ff b856 	b.w	8009e96 <_vfprintf_r+0x47a>
 800adea:	ea56 0207 	orrs.w	r2, r6, r7
 800adee:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800adf2:	f43f ab6a 	beq.w	800a4ca <_vfprintf_r+0xaae>
 800adf6:	2b01      	cmp	r3, #1
 800adf8:	f43f abff 	beq.w	800a5fa <_vfprintf_r+0xbde>
 800adfc:	2b02      	cmp	r3, #2
 800adfe:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800ae02:	f43f ac47 	beq.w	800a694 <_vfprintf_r+0xc78>
 800ae06:	08f2      	lsrs	r2, r6, #3
 800ae08:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800ae0c:	08f8      	lsrs	r0, r7, #3
 800ae0e:	f006 0307 	and.w	r3, r6, #7
 800ae12:	4607      	mov	r7, r0
 800ae14:	4616      	mov	r6, r2
 800ae16:	3330      	adds	r3, #48	; 0x30
 800ae18:	ea56 0207 	orrs.w	r2, r6, r7
 800ae1c:	4649      	mov	r1, r9
 800ae1e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800ae22:	d1f0      	bne.n	800ae06 <_vfprintf_r+0x13ea>
 800ae24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae26:	07d0      	lsls	r0, r2, #31
 800ae28:	d506      	bpl.n	800ae38 <_vfprintf_r+0x141c>
 800ae2a:	2b30      	cmp	r3, #48	; 0x30
 800ae2c:	d004      	beq.n	800ae38 <_vfprintf_r+0x141c>
 800ae2e:	2330      	movs	r3, #48	; 0x30
 800ae30:	f809 3c01 	strb.w	r3, [r9, #-1]
 800ae34:	f1a1 0902 	sub.w	r9, r1, #2
 800ae38:	2700      	movs	r7, #0
 800ae3a:	ab52      	add	r3, sp, #328	; 0x148
 800ae3c:	eba3 0309 	sub.w	r3, r3, r9
 800ae40:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800ae44:	9e07      	ldr	r6, [sp, #28]
 800ae46:	9307      	str	r3, [sp, #28]
 800ae48:	463d      	mov	r5, r7
 800ae4a:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800ae4e:	f7ff b942 	b.w	800a0d6 <_vfprintf_r+0x6ba>
 800ae52:	bf00      	nop
 800ae54:	0800fadc 	.word	0x0800fadc
 800ae58:	0800facc 	.word	0x0800facc

0800ae5c <__sbprintf>:
 800ae5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae5e:	461f      	mov	r7, r3
 800ae60:	898b      	ldrh	r3, [r1, #12]
 800ae62:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800ae66:	f023 0302 	bic.w	r3, r3, #2
 800ae6a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ae6e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ae70:	4615      	mov	r5, r2
 800ae72:	9319      	str	r3, [sp, #100]	; 0x64
 800ae74:	89cb      	ldrh	r3, [r1, #14]
 800ae76:	4606      	mov	r6, r0
 800ae78:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ae7c:	69cb      	ldr	r3, [r1, #28]
 800ae7e:	a816      	add	r0, sp, #88	; 0x58
 800ae80:	9307      	str	r3, [sp, #28]
 800ae82:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800ae84:	460c      	mov	r4, r1
 800ae86:	9309      	str	r3, [sp, #36]	; 0x24
 800ae88:	ab1a      	add	r3, sp, #104	; 0x68
 800ae8a:	9300      	str	r3, [sp, #0]
 800ae8c:	9304      	str	r3, [sp, #16]
 800ae8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae92:	9302      	str	r3, [sp, #8]
 800ae94:	9305      	str	r3, [sp, #20]
 800ae96:	2300      	movs	r3, #0
 800ae98:	9306      	str	r3, [sp, #24]
 800ae9a:	f001 fac7 	bl	800c42c <__retarget_lock_init_recursive>
 800ae9e:	462a      	mov	r2, r5
 800aea0:	463b      	mov	r3, r7
 800aea2:	4669      	mov	r1, sp
 800aea4:	4630      	mov	r0, r6
 800aea6:	f7fe fdb9 	bl	8009a1c <_vfprintf_r>
 800aeaa:	1e05      	subs	r5, r0, #0
 800aeac:	db07      	blt.n	800aebe <__sbprintf+0x62>
 800aeae:	4669      	mov	r1, sp
 800aeb0:	4630      	mov	r0, r6
 800aeb2:	f000 ff91 	bl	800bdd8 <_fflush_r>
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	bf18      	it	ne
 800aeba:	f04f 35ff 	movne.w	r5, #4294967295
 800aebe:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800aec2:	9816      	ldr	r0, [sp, #88]	; 0x58
 800aec4:	065b      	lsls	r3, r3, #25
 800aec6:	bf42      	ittt	mi
 800aec8:	89a3      	ldrhmi	r3, [r4, #12]
 800aeca:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800aece:	81a3      	strhmi	r3, [r4, #12]
 800aed0:	f001 faad 	bl	800c42e <__retarget_lock_close_recursive>
 800aed4:	4628      	mov	r0, r5
 800aed6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800aeda:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800aedc <_vsnprintf_r>:
 800aedc:	b530      	push	{r4, r5, lr}
 800aede:	1e14      	subs	r4, r2, #0
 800aee0:	4605      	mov	r5, r0
 800aee2:	b09b      	sub	sp, #108	; 0x6c
 800aee4:	4618      	mov	r0, r3
 800aee6:	da05      	bge.n	800aef4 <_vsnprintf_r+0x18>
 800aee8:	238b      	movs	r3, #139	; 0x8b
 800aeea:	f04f 30ff 	mov.w	r0, #4294967295
 800aeee:	602b      	str	r3, [r5, #0]
 800aef0:	b01b      	add	sp, #108	; 0x6c
 800aef2:	bd30      	pop	{r4, r5, pc}
 800aef4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800aef8:	f8ad 300c 	strh.w	r3, [sp, #12]
 800aefc:	bf0c      	ite	eq
 800aefe:	4623      	moveq	r3, r4
 800af00:	f104 33ff 	addne.w	r3, r4, #4294967295
 800af04:	9302      	str	r3, [sp, #8]
 800af06:	9305      	str	r3, [sp, #20]
 800af08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800af0c:	4602      	mov	r2, r0
 800af0e:	9100      	str	r1, [sp, #0]
 800af10:	9104      	str	r1, [sp, #16]
 800af12:	f8ad 300e 	strh.w	r3, [sp, #14]
 800af16:	4669      	mov	r1, sp
 800af18:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800af1a:	4628      	mov	r0, r5
 800af1c:	f002 f894 	bl	800d048 <_svfprintf_r>
 800af20:	1c43      	adds	r3, r0, #1
 800af22:	bfbc      	itt	lt
 800af24:	238b      	movlt	r3, #139	; 0x8b
 800af26:	602b      	strlt	r3, [r5, #0]
 800af28:	2c00      	cmp	r4, #0
 800af2a:	d0e1      	beq.n	800aef0 <_vsnprintf_r+0x14>
 800af2c:	2200      	movs	r2, #0
 800af2e:	9b00      	ldr	r3, [sp, #0]
 800af30:	701a      	strb	r2, [r3, #0]
 800af32:	e7dd      	b.n	800aef0 <_vsnprintf_r+0x14>

0800af34 <vsnprintf>:
 800af34:	b507      	push	{r0, r1, r2, lr}
 800af36:	9300      	str	r3, [sp, #0]
 800af38:	4613      	mov	r3, r2
 800af3a:	460a      	mov	r2, r1
 800af3c:	4601      	mov	r1, r0
 800af3e:	4803      	ldr	r0, [pc, #12]	; (800af4c <vsnprintf+0x18>)
 800af40:	6800      	ldr	r0, [r0, #0]
 800af42:	f7ff ffcb 	bl	800aedc <_vsnprintf_r>
 800af46:	b003      	add	sp, #12
 800af48:	f85d fb04 	ldr.w	pc, [sp], #4
 800af4c:	2000002c 	.word	0x2000002c

0800af50 <__swsetup_r>:
 800af50:	b538      	push	{r3, r4, r5, lr}
 800af52:	4b2a      	ldr	r3, [pc, #168]	; (800affc <__swsetup_r+0xac>)
 800af54:	4605      	mov	r5, r0
 800af56:	6818      	ldr	r0, [r3, #0]
 800af58:	460c      	mov	r4, r1
 800af5a:	b118      	cbz	r0, 800af64 <__swsetup_r+0x14>
 800af5c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800af5e:	b90b      	cbnz	r3, 800af64 <__swsetup_r+0x14>
 800af60:	f000 ffa6 	bl	800beb0 <__sinit>
 800af64:	89a3      	ldrh	r3, [r4, #12]
 800af66:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af6a:	0718      	lsls	r0, r3, #28
 800af6c:	d422      	bmi.n	800afb4 <__swsetup_r+0x64>
 800af6e:	06d9      	lsls	r1, r3, #27
 800af70:	d407      	bmi.n	800af82 <__swsetup_r+0x32>
 800af72:	2309      	movs	r3, #9
 800af74:	602b      	str	r3, [r5, #0]
 800af76:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800af7a:	f04f 30ff 	mov.w	r0, #4294967295
 800af7e:	81a3      	strh	r3, [r4, #12]
 800af80:	e034      	b.n	800afec <__swsetup_r+0x9c>
 800af82:	0758      	lsls	r0, r3, #29
 800af84:	d512      	bpl.n	800afac <__swsetup_r+0x5c>
 800af86:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800af88:	b141      	cbz	r1, 800af9c <__swsetup_r+0x4c>
 800af8a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800af8e:	4299      	cmp	r1, r3
 800af90:	d002      	beq.n	800af98 <__swsetup_r+0x48>
 800af92:	4628      	mov	r0, r5
 800af94:	f001 f81c 	bl	800bfd0 <_free_r>
 800af98:	2300      	movs	r3, #0
 800af9a:	6323      	str	r3, [r4, #48]	; 0x30
 800af9c:	89a3      	ldrh	r3, [r4, #12]
 800af9e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800afa2:	81a3      	strh	r3, [r4, #12]
 800afa4:	2300      	movs	r3, #0
 800afa6:	6063      	str	r3, [r4, #4]
 800afa8:	6923      	ldr	r3, [r4, #16]
 800afaa:	6023      	str	r3, [r4, #0]
 800afac:	89a3      	ldrh	r3, [r4, #12]
 800afae:	f043 0308 	orr.w	r3, r3, #8
 800afb2:	81a3      	strh	r3, [r4, #12]
 800afb4:	6923      	ldr	r3, [r4, #16]
 800afb6:	b94b      	cbnz	r3, 800afcc <__swsetup_r+0x7c>
 800afb8:	89a3      	ldrh	r3, [r4, #12]
 800afba:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800afbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800afc2:	d003      	beq.n	800afcc <__swsetup_r+0x7c>
 800afc4:	4621      	mov	r1, r4
 800afc6:	4628      	mov	r0, r5
 800afc8:	f001 fa60 	bl	800c48c <__smakebuf_r>
 800afcc:	89a0      	ldrh	r0, [r4, #12]
 800afce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800afd2:	f010 0301 	ands.w	r3, r0, #1
 800afd6:	d00a      	beq.n	800afee <__swsetup_r+0x9e>
 800afd8:	2300      	movs	r3, #0
 800afda:	60a3      	str	r3, [r4, #8]
 800afdc:	6963      	ldr	r3, [r4, #20]
 800afde:	425b      	negs	r3, r3
 800afe0:	61a3      	str	r3, [r4, #24]
 800afe2:	6923      	ldr	r3, [r4, #16]
 800afe4:	b943      	cbnz	r3, 800aff8 <__swsetup_r+0xa8>
 800afe6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800afea:	d1c4      	bne.n	800af76 <__swsetup_r+0x26>
 800afec:	bd38      	pop	{r3, r4, r5, pc}
 800afee:	0781      	lsls	r1, r0, #30
 800aff0:	bf58      	it	pl
 800aff2:	6963      	ldrpl	r3, [r4, #20]
 800aff4:	60a3      	str	r3, [r4, #8]
 800aff6:	e7f4      	b.n	800afe2 <__swsetup_r+0x92>
 800aff8:	2000      	movs	r0, #0
 800affa:	e7f7      	b.n	800afec <__swsetup_r+0x9c>
 800affc:	2000002c 	.word	0x2000002c

0800b000 <register_fini>:
 800b000:	4b02      	ldr	r3, [pc, #8]	; (800b00c <register_fini+0xc>)
 800b002:	b113      	cbz	r3, 800b00a <register_fini+0xa>
 800b004:	4802      	ldr	r0, [pc, #8]	; (800b010 <register_fini+0x10>)
 800b006:	f000 b805 	b.w	800b014 <atexit>
 800b00a:	4770      	bx	lr
 800b00c:	00000000 	.word	0x00000000
 800b010:	0800bf01 	.word	0x0800bf01

0800b014 <atexit>:
 800b014:	2300      	movs	r3, #0
 800b016:	4601      	mov	r1, r0
 800b018:	461a      	mov	r2, r3
 800b01a:	4618      	mov	r0, r3
 800b01c:	f003 bf38 	b.w	800ee90 <__register_exitproc>

0800b020 <quorem>:
 800b020:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b024:	6903      	ldr	r3, [r0, #16]
 800b026:	690c      	ldr	r4, [r1, #16]
 800b028:	4607      	mov	r7, r0
 800b02a:	42a3      	cmp	r3, r4
 800b02c:	f2c0 8083 	blt.w	800b136 <quorem+0x116>
 800b030:	3c01      	subs	r4, #1
 800b032:	f100 0514 	add.w	r5, r0, #20
 800b036:	f101 0814 	add.w	r8, r1, #20
 800b03a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b03e:	9301      	str	r3, [sp, #4]
 800b040:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b044:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b048:	3301      	adds	r3, #1
 800b04a:	429a      	cmp	r2, r3
 800b04c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b050:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b054:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b058:	d332      	bcc.n	800b0c0 <quorem+0xa0>
 800b05a:	f04f 0e00 	mov.w	lr, #0
 800b05e:	4640      	mov	r0, r8
 800b060:	46ac      	mov	ip, r5
 800b062:	46f2      	mov	sl, lr
 800b064:	f850 2b04 	ldr.w	r2, [r0], #4
 800b068:	b293      	uxth	r3, r2
 800b06a:	fb06 e303 	mla	r3, r6, r3, lr
 800b06e:	0c12      	lsrs	r2, r2, #16
 800b070:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b074:	fb06 e202 	mla	r2, r6, r2, lr
 800b078:	b29b      	uxth	r3, r3
 800b07a:	ebaa 0303 	sub.w	r3, sl, r3
 800b07e:	f8dc a000 	ldr.w	sl, [ip]
 800b082:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b086:	fa1f fa8a 	uxth.w	sl, sl
 800b08a:	4453      	add	r3, sl
 800b08c:	fa1f fa82 	uxth.w	sl, r2
 800b090:	f8dc 2000 	ldr.w	r2, [ip]
 800b094:	4581      	cmp	r9, r0
 800b096:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800b09a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b0a4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b0a8:	f84c 3b04 	str.w	r3, [ip], #4
 800b0ac:	d2da      	bcs.n	800b064 <quorem+0x44>
 800b0ae:	f855 300b 	ldr.w	r3, [r5, fp]
 800b0b2:	b92b      	cbnz	r3, 800b0c0 <quorem+0xa0>
 800b0b4:	9b01      	ldr	r3, [sp, #4]
 800b0b6:	3b04      	subs	r3, #4
 800b0b8:	429d      	cmp	r5, r3
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	d32f      	bcc.n	800b11e <quorem+0xfe>
 800b0be:	613c      	str	r4, [r7, #16]
 800b0c0:	4638      	mov	r0, r7
 800b0c2:	f001 fc85 	bl	800c9d0 <__mcmp>
 800b0c6:	2800      	cmp	r0, #0
 800b0c8:	db25      	blt.n	800b116 <quorem+0xf6>
 800b0ca:	4628      	mov	r0, r5
 800b0cc:	f04f 0c00 	mov.w	ip, #0
 800b0d0:	3601      	adds	r6, #1
 800b0d2:	f858 1b04 	ldr.w	r1, [r8], #4
 800b0d6:	f8d0 e000 	ldr.w	lr, [r0]
 800b0da:	b28b      	uxth	r3, r1
 800b0dc:	ebac 0303 	sub.w	r3, ip, r3
 800b0e0:	fa1f f28e 	uxth.w	r2, lr
 800b0e4:	4413      	add	r3, r2
 800b0e6:	0c0a      	lsrs	r2, r1, #16
 800b0e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b0ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b0f0:	b29b      	uxth	r3, r3
 800b0f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b0f6:	45c1      	cmp	r9, r8
 800b0f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b0fc:	f840 3b04 	str.w	r3, [r0], #4
 800b100:	d2e7      	bcs.n	800b0d2 <quorem+0xb2>
 800b102:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b106:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b10a:	b922      	cbnz	r2, 800b116 <quorem+0xf6>
 800b10c:	3b04      	subs	r3, #4
 800b10e:	429d      	cmp	r5, r3
 800b110:	461a      	mov	r2, r3
 800b112:	d30a      	bcc.n	800b12a <quorem+0x10a>
 800b114:	613c      	str	r4, [r7, #16]
 800b116:	4630      	mov	r0, r6
 800b118:	b003      	add	sp, #12
 800b11a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b11e:	6812      	ldr	r2, [r2, #0]
 800b120:	3b04      	subs	r3, #4
 800b122:	2a00      	cmp	r2, #0
 800b124:	d1cb      	bne.n	800b0be <quorem+0x9e>
 800b126:	3c01      	subs	r4, #1
 800b128:	e7c6      	b.n	800b0b8 <quorem+0x98>
 800b12a:	6812      	ldr	r2, [r2, #0]
 800b12c:	3b04      	subs	r3, #4
 800b12e:	2a00      	cmp	r2, #0
 800b130:	d1f0      	bne.n	800b114 <quorem+0xf4>
 800b132:	3c01      	subs	r4, #1
 800b134:	e7eb      	b.n	800b10e <quorem+0xee>
 800b136:	2000      	movs	r0, #0
 800b138:	e7ee      	b.n	800b118 <quorem+0xf8>
 800b13a:	0000      	movs	r0, r0
 800b13c:	0000      	movs	r0, r0
	...

0800b140 <_dtoa_r>:
 800b140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b144:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800b146:	b097      	sub	sp, #92	; 0x5c
 800b148:	4681      	mov	r9, r0
 800b14a:	4614      	mov	r4, r2
 800b14c:	461d      	mov	r5, r3
 800b14e:	4692      	mov	sl, r2
 800b150:	469b      	mov	fp, r3
 800b152:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800b154:	b149      	cbz	r1, 800b16a <_dtoa_r+0x2a>
 800b156:	2301      	movs	r3, #1
 800b158:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b15a:	4093      	lsls	r3, r2
 800b15c:	608b      	str	r3, [r1, #8]
 800b15e:	604a      	str	r2, [r1, #4]
 800b160:	f001 fa2f 	bl	800c5c2 <_Bfree>
 800b164:	2300      	movs	r3, #0
 800b166:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800b16a:	1e2b      	subs	r3, r5, #0
 800b16c:	bfad      	iteet	ge
 800b16e:	2300      	movge	r3, #0
 800b170:	2201      	movlt	r2, #1
 800b172:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b176:	6033      	strge	r3, [r6, #0]
 800b178:	4ba3      	ldr	r3, [pc, #652]	; (800b408 <_dtoa_r+0x2c8>)
 800b17a:	bfb8      	it	lt
 800b17c:	6032      	strlt	r2, [r6, #0]
 800b17e:	ea33 030b 	bics.w	r3, r3, fp
 800b182:	f8cd b00c 	str.w	fp, [sp, #12]
 800b186:	d119      	bne.n	800b1bc <_dtoa_r+0x7c>
 800b188:	f242 730f 	movw	r3, #9999	; 0x270f
 800b18c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b18e:	6013      	str	r3, [r2, #0]
 800b190:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b194:	4323      	orrs	r3, r4
 800b196:	f000 857b 	beq.w	800bc90 <_dtoa_r+0xb50>
 800b19a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b19c:	b90b      	cbnz	r3, 800b1a2 <_dtoa_r+0x62>
 800b19e:	4b9b      	ldr	r3, [pc, #620]	; (800b40c <_dtoa_r+0x2cc>)
 800b1a0:	e020      	b.n	800b1e4 <_dtoa_r+0xa4>
 800b1a2:	4b9a      	ldr	r3, [pc, #616]	; (800b40c <_dtoa_r+0x2cc>)
 800b1a4:	9306      	str	r3, [sp, #24]
 800b1a6:	3303      	adds	r3, #3
 800b1a8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b1aa:	6013      	str	r3, [r2, #0]
 800b1ac:	9806      	ldr	r0, [sp, #24]
 800b1ae:	b017      	add	sp, #92	; 0x5c
 800b1b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1b4:	4b96      	ldr	r3, [pc, #600]	; (800b410 <_dtoa_r+0x2d0>)
 800b1b6:	9306      	str	r3, [sp, #24]
 800b1b8:	3308      	adds	r3, #8
 800b1ba:	e7f5      	b.n	800b1a8 <_dtoa_r+0x68>
 800b1bc:	2200      	movs	r2, #0
 800b1be:	2300      	movs	r3, #0
 800b1c0:	4650      	mov	r0, sl
 800b1c2:	4659      	mov	r1, fp
 800b1c4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800b1c8:	f7f5 fbee 	bl	80009a8 <__aeabi_dcmpeq>
 800b1cc:	4607      	mov	r7, r0
 800b1ce:	b158      	cbz	r0, 800b1e8 <_dtoa_r+0xa8>
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800b1d4:	6013      	str	r3, [r2, #0]
 800b1d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	f000 8556 	beq.w	800bc8a <_dtoa_r+0xb4a>
 800b1de:	488d      	ldr	r0, [pc, #564]	; (800b414 <_dtoa_r+0x2d4>)
 800b1e0:	6018      	str	r0, [r3, #0]
 800b1e2:	1e43      	subs	r3, r0, #1
 800b1e4:	9306      	str	r3, [sp, #24]
 800b1e6:	e7e1      	b.n	800b1ac <_dtoa_r+0x6c>
 800b1e8:	ab14      	add	r3, sp, #80	; 0x50
 800b1ea:	9301      	str	r3, [sp, #4]
 800b1ec:	ab15      	add	r3, sp, #84	; 0x54
 800b1ee:	9300      	str	r3, [sp, #0]
 800b1f0:	4648      	mov	r0, r9
 800b1f2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b1f6:	f001 fc97 	bl	800cb28 <__d2b>
 800b1fa:	9b03      	ldr	r3, [sp, #12]
 800b1fc:	4680      	mov	r8, r0
 800b1fe:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800b202:	2e00      	cmp	r6, #0
 800b204:	d07f      	beq.n	800b306 <_dtoa_r+0x1c6>
 800b206:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b20a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b20c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800b210:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b214:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800b218:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b21c:	9713      	str	r7, [sp, #76]	; 0x4c
 800b21e:	2200      	movs	r2, #0
 800b220:	4b7d      	ldr	r3, [pc, #500]	; (800b418 <_dtoa_r+0x2d8>)
 800b222:	f7f4 ffa1 	bl	8000168 <__aeabi_dsub>
 800b226:	a372      	add	r3, pc, #456	; (adr r3, 800b3f0 <_dtoa_r+0x2b0>)
 800b228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b22c:	f7f5 f954 	bl	80004d8 <__aeabi_dmul>
 800b230:	a371      	add	r3, pc, #452	; (adr r3, 800b3f8 <_dtoa_r+0x2b8>)
 800b232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b236:	f7f4 ff99 	bl	800016c <__adddf3>
 800b23a:	4604      	mov	r4, r0
 800b23c:	4630      	mov	r0, r6
 800b23e:	460d      	mov	r5, r1
 800b240:	f7f5 f8e0 	bl	8000404 <__aeabi_i2d>
 800b244:	a36e      	add	r3, pc, #440	; (adr r3, 800b400 <_dtoa_r+0x2c0>)
 800b246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24a:	f7f5 f945 	bl	80004d8 <__aeabi_dmul>
 800b24e:	4602      	mov	r2, r0
 800b250:	460b      	mov	r3, r1
 800b252:	4620      	mov	r0, r4
 800b254:	4629      	mov	r1, r5
 800b256:	f7f4 ff89 	bl	800016c <__adddf3>
 800b25a:	4604      	mov	r4, r0
 800b25c:	460d      	mov	r5, r1
 800b25e:	f7f5 fbeb 	bl	8000a38 <__aeabi_d2iz>
 800b262:	2200      	movs	r2, #0
 800b264:	9003      	str	r0, [sp, #12]
 800b266:	2300      	movs	r3, #0
 800b268:	4620      	mov	r0, r4
 800b26a:	4629      	mov	r1, r5
 800b26c:	f7f5 fba6 	bl	80009bc <__aeabi_dcmplt>
 800b270:	b150      	cbz	r0, 800b288 <_dtoa_r+0x148>
 800b272:	9803      	ldr	r0, [sp, #12]
 800b274:	f7f5 f8c6 	bl	8000404 <__aeabi_i2d>
 800b278:	4622      	mov	r2, r4
 800b27a:	462b      	mov	r3, r5
 800b27c:	f7f5 fb94 	bl	80009a8 <__aeabi_dcmpeq>
 800b280:	b910      	cbnz	r0, 800b288 <_dtoa_r+0x148>
 800b282:	9b03      	ldr	r3, [sp, #12]
 800b284:	3b01      	subs	r3, #1
 800b286:	9303      	str	r3, [sp, #12]
 800b288:	9b03      	ldr	r3, [sp, #12]
 800b28a:	2b16      	cmp	r3, #22
 800b28c:	d858      	bhi.n	800b340 <_dtoa_r+0x200>
 800b28e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b292:	9a03      	ldr	r2, [sp, #12]
 800b294:	4b61      	ldr	r3, [pc, #388]	; (800b41c <_dtoa_r+0x2dc>)
 800b296:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29e:	f7f5 fb8d 	bl	80009bc <__aeabi_dcmplt>
 800b2a2:	2800      	cmp	r0, #0
 800b2a4:	d04e      	beq.n	800b344 <_dtoa_r+0x204>
 800b2a6:	9b03      	ldr	r3, [sp, #12]
 800b2a8:	3b01      	subs	r3, #1
 800b2aa:	9303      	str	r3, [sp, #12]
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800b2b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b2b2:	1b9e      	subs	r6, r3, r6
 800b2b4:	1e73      	subs	r3, r6, #1
 800b2b6:	9309      	str	r3, [sp, #36]	; 0x24
 800b2b8:	bf49      	itett	mi
 800b2ba:	f1c6 0301 	rsbmi	r3, r6, #1
 800b2be:	2300      	movpl	r3, #0
 800b2c0:	9308      	strmi	r3, [sp, #32]
 800b2c2:	2300      	movmi	r3, #0
 800b2c4:	bf54      	ite	pl
 800b2c6:	9308      	strpl	r3, [sp, #32]
 800b2c8:	9309      	strmi	r3, [sp, #36]	; 0x24
 800b2ca:	9b03      	ldr	r3, [sp, #12]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	db3b      	blt.n	800b348 <_dtoa_r+0x208>
 800b2d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2d2:	9a03      	ldr	r2, [sp, #12]
 800b2d4:	4413      	add	r3, r2
 800b2d6:	9309      	str	r3, [sp, #36]	; 0x24
 800b2d8:	2300      	movs	r3, #0
 800b2da:	920e      	str	r2, [sp, #56]	; 0x38
 800b2dc:	930a      	str	r3, [sp, #40]	; 0x28
 800b2de:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b2e0:	2b09      	cmp	r3, #9
 800b2e2:	d86b      	bhi.n	800b3bc <_dtoa_r+0x27c>
 800b2e4:	2b05      	cmp	r3, #5
 800b2e6:	bfc4      	itt	gt
 800b2e8:	3b04      	subgt	r3, #4
 800b2ea:	9320      	strgt	r3, [sp, #128]	; 0x80
 800b2ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b2ee:	bfc8      	it	gt
 800b2f0:	2400      	movgt	r4, #0
 800b2f2:	f1a3 0302 	sub.w	r3, r3, #2
 800b2f6:	bfd8      	it	le
 800b2f8:	2401      	movle	r4, #1
 800b2fa:	2b03      	cmp	r3, #3
 800b2fc:	d869      	bhi.n	800b3d2 <_dtoa_r+0x292>
 800b2fe:	e8df f003 	tbb	[pc, r3]
 800b302:	392c      	.short	0x392c
 800b304:	5b37      	.short	0x5b37
 800b306:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800b30a:	441e      	add	r6, r3
 800b30c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800b310:	2b20      	cmp	r3, #32
 800b312:	dd10      	ble.n	800b336 <_dtoa_r+0x1f6>
 800b314:	9a03      	ldr	r2, [sp, #12]
 800b316:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800b31a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800b31e:	409a      	lsls	r2, r3
 800b320:	fa24 f000 	lsr.w	r0, r4, r0
 800b324:	4310      	orrs	r0, r2
 800b326:	f7f5 f85d 	bl	80003e4 <__aeabi_ui2d>
 800b32a:	2301      	movs	r3, #1
 800b32c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b330:	3e01      	subs	r6, #1
 800b332:	9313      	str	r3, [sp, #76]	; 0x4c
 800b334:	e773      	b.n	800b21e <_dtoa_r+0xde>
 800b336:	f1c3 0320 	rsb	r3, r3, #32
 800b33a:	fa04 f003 	lsl.w	r0, r4, r3
 800b33e:	e7f2      	b.n	800b326 <_dtoa_r+0x1e6>
 800b340:	2301      	movs	r3, #1
 800b342:	e7b4      	b.n	800b2ae <_dtoa_r+0x16e>
 800b344:	900f      	str	r0, [sp, #60]	; 0x3c
 800b346:	e7b3      	b.n	800b2b0 <_dtoa_r+0x170>
 800b348:	9b08      	ldr	r3, [sp, #32]
 800b34a:	9a03      	ldr	r2, [sp, #12]
 800b34c:	1a9b      	subs	r3, r3, r2
 800b34e:	9308      	str	r3, [sp, #32]
 800b350:	4253      	negs	r3, r2
 800b352:	930a      	str	r3, [sp, #40]	; 0x28
 800b354:	2300      	movs	r3, #0
 800b356:	930e      	str	r3, [sp, #56]	; 0x38
 800b358:	e7c1      	b.n	800b2de <_dtoa_r+0x19e>
 800b35a:	2300      	movs	r3, #0
 800b35c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b35e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b360:	2b00      	cmp	r3, #0
 800b362:	dc39      	bgt.n	800b3d8 <_dtoa_r+0x298>
 800b364:	2301      	movs	r3, #1
 800b366:	461a      	mov	r2, r3
 800b368:	9304      	str	r3, [sp, #16]
 800b36a:	9307      	str	r3, [sp, #28]
 800b36c:	9221      	str	r2, [sp, #132]	; 0x84
 800b36e:	e00c      	b.n	800b38a <_dtoa_r+0x24a>
 800b370:	2301      	movs	r3, #1
 800b372:	e7f3      	b.n	800b35c <_dtoa_r+0x21c>
 800b374:	2300      	movs	r3, #0
 800b376:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b378:	930b      	str	r3, [sp, #44]	; 0x2c
 800b37a:	9b03      	ldr	r3, [sp, #12]
 800b37c:	4413      	add	r3, r2
 800b37e:	9304      	str	r3, [sp, #16]
 800b380:	3301      	adds	r3, #1
 800b382:	2b01      	cmp	r3, #1
 800b384:	9307      	str	r3, [sp, #28]
 800b386:	bfb8      	it	lt
 800b388:	2301      	movlt	r3, #1
 800b38a:	2200      	movs	r2, #0
 800b38c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800b390:	2204      	movs	r2, #4
 800b392:	f102 0014 	add.w	r0, r2, #20
 800b396:	4298      	cmp	r0, r3
 800b398:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800b39c:	d920      	bls.n	800b3e0 <_dtoa_r+0x2a0>
 800b39e:	4648      	mov	r0, r9
 800b3a0:	f001 f8ea 	bl	800c578 <_Balloc>
 800b3a4:	9006      	str	r0, [sp, #24]
 800b3a6:	2800      	cmp	r0, #0
 800b3a8:	d13e      	bne.n	800b428 <_dtoa_r+0x2e8>
 800b3aa:	4602      	mov	r2, r0
 800b3ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b3b0:	4b1b      	ldr	r3, [pc, #108]	; (800b420 <_dtoa_r+0x2e0>)
 800b3b2:	481c      	ldr	r0, [pc, #112]	; (800b424 <_dtoa_r+0x2e4>)
 800b3b4:	f003 fdac 	bl	800ef10 <__assert_func>
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	e7dc      	b.n	800b376 <_dtoa_r+0x236>
 800b3bc:	2401      	movs	r4, #1
 800b3be:	2300      	movs	r3, #0
 800b3c0:	940b      	str	r4, [sp, #44]	; 0x2c
 800b3c2:	9320      	str	r3, [sp, #128]	; 0x80
 800b3c4:	f04f 33ff 	mov.w	r3, #4294967295
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	9304      	str	r3, [sp, #16]
 800b3cc:	9307      	str	r3, [sp, #28]
 800b3ce:	2312      	movs	r3, #18
 800b3d0:	e7cc      	b.n	800b36c <_dtoa_r+0x22c>
 800b3d2:	2301      	movs	r3, #1
 800b3d4:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3d6:	e7f5      	b.n	800b3c4 <_dtoa_r+0x284>
 800b3d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b3da:	9304      	str	r3, [sp, #16]
 800b3dc:	9307      	str	r3, [sp, #28]
 800b3de:	e7d4      	b.n	800b38a <_dtoa_r+0x24a>
 800b3e0:	3101      	adds	r1, #1
 800b3e2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800b3e6:	0052      	lsls	r2, r2, #1
 800b3e8:	e7d3      	b.n	800b392 <_dtoa_r+0x252>
 800b3ea:	bf00      	nop
 800b3ec:	f3af 8000 	nop.w
 800b3f0:	636f4361 	.word	0x636f4361
 800b3f4:	3fd287a7 	.word	0x3fd287a7
 800b3f8:	8b60c8b3 	.word	0x8b60c8b3
 800b3fc:	3fc68a28 	.word	0x3fc68a28
 800b400:	509f79fb 	.word	0x509f79fb
 800b404:	3fd34413 	.word	0x3fd34413
 800b408:	7ff00000 	.word	0x7ff00000
 800b40c:	0800faec 	.word	0x0800faec
 800b410:	0800faf0 	.word	0x0800faf0
 800b414:	0800facb 	.word	0x0800facb
 800b418:	3ff80000 	.word	0x3ff80000
 800b41c:	0800fbf8 	.word	0x0800fbf8
 800b420:	0800faf9 	.word	0x0800faf9
 800b424:	0800fb0a 	.word	0x0800fb0a
 800b428:	9b06      	ldr	r3, [sp, #24]
 800b42a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800b42e:	9b07      	ldr	r3, [sp, #28]
 800b430:	2b0e      	cmp	r3, #14
 800b432:	f200 80a1 	bhi.w	800b578 <_dtoa_r+0x438>
 800b436:	2c00      	cmp	r4, #0
 800b438:	f000 809e 	beq.w	800b578 <_dtoa_r+0x438>
 800b43c:	9b03      	ldr	r3, [sp, #12]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	dd34      	ble.n	800b4ac <_dtoa_r+0x36c>
 800b442:	4a96      	ldr	r2, [pc, #600]	; (800b69c <_dtoa_r+0x55c>)
 800b444:	f003 030f 	and.w	r3, r3, #15
 800b448:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b44c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b450:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800b454:	9b03      	ldr	r3, [sp, #12]
 800b456:	05d8      	lsls	r0, r3, #23
 800b458:	ea4f 1523 	mov.w	r5, r3, asr #4
 800b45c:	d516      	bpl.n	800b48c <_dtoa_r+0x34c>
 800b45e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b462:	4b8f      	ldr	r3, [pc, #572]	; (800b6a0 <_dtoa_r+0x560>)
 800b464:	2603      	movs	r6, #3
 800b466:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b46a:	f7f5 f95f 	bl	800072c <__aeabi_ddiv>
 800b46e:	4682      	mov	sl, r0
 800b470:	468b      	mov	fp, r1
 800b472:	f005 050f 	and.w	r5, r5, #15
 800b476:	4c8a      	ldr	r4, [pc, #552]	; (800b6a0 <_dtoa_r+0x560>)
 800b478:	b955      	cbnz	r5, 800b490 <_dtoa_r+0x350>
 800b47a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b47e:	4650      	mov	r0, sl
 800b480:	4659      	mov	r1, fp
 800b482:	f7f5 f953 	bl	800072c <__aeabi_ddiv>
 800b486:	4682      	mov	sl, r0
 800b488:	468b      	mov	fp, r1
 800b48a:	e028      	b.n	800b4de <_dtoa_r+0x39e>
 800b48c:	2602      	movs	r6, #2
 800b48e:	e7f2      	b.n	800b476 <_dtoa_r+0x336>
 800b490:	07e9      	lsls	r1, r5, #31
 800b492:	d508      	bpl.n	800b4a6 <_dtoa_r+0x366>
 800b494:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b498:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b49c:	f7f5 f81c 	bl	80004d8 <__aeabi_dmul>
 800b4a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b4a4:	3601      	adds	r6, #1
 800b4a6:	106d      	asrs	r5, r5, #1
 800b4a8:	3408      	adds	r4, #8
 800b4aa:	e7e5      	b.n	800b478 <_dtoa_r+0x338>
 800b4ac:	f000 809f 	beq.w	800b5ee <_dtoa_r+0x4ae>
 800b4b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b4b4:	9b03      	ldr	r3, [sp, #12]
 800b4b6:	2602      	movs	r6, #2
 800b4b8:	425c      	negs	r4, r3
 800b4ba:	4b78      	ldr	r3, [pc, #480]	; (800b69c <_dtoa_r+0x55c>)
 800b4bc:	f004 020f 	and.w	r2, r4, #15
 800b4c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4c8:	f7f5 f806 	bl	80004d8 <__aeabi_dmul>
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	4682      	mov	sl, r0
 800b4d0:	468b      	mov	fp, r1
 800b4d2:	4d73      	ldr	r5, [pc, #460]	; (800b6a0 <_dtoa_r+0x560>)
 800b4d4:	1124      	asrs	r4, r4, #4
 800b4d6:	2c00      	cmp	r4, #0
 800b4d8:	d17e      	bne.n	800b5d8 <_dtoa_r+0x498>
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d1d3      	bne.n	800b486 <_dtoa_r+0x346>
 800b4de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	f000 8086 	beq.w	800b5f2 <_dtoa_r+0x4b2>
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	4650      	mov	r0, sl
 800b4ea:	4659      	mov	r1, fp
 800b4ec:	4b6d      	ldr	r3, [pc, #436]	; (800b6a4 <_dtoa_r+0x564>)
 800b4ee:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800b4f2:	f7f5 fa63 	bl	80009bc <__aeabi_dcmplt>
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	d07b      	beq.n	800b5f2 <_dtoa_r+0x4b2>
 800b4fa:	9b07      	ldr	r3, [sp, #28]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d078      	beq.n	800b5f2 <_dtoa_r+0x4b2>
 800b500:	9b04      	ldr	r3, [sp, #16]
 800b502:	2b00      	cmp	r3, #0
 800b504:	dd36      	ble.n	800b574 <_dtoa_r+0x434>
 800b506:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b50a:	9b03      	ldr	r3, [sp, #12]
 800b50c:	2200      	movs	r2, #0
 800b50e:	1e5d      	subs	r5, r3, #1
 800b510:	4b65      	ldr	r3, [pc, #404]	; (800b6a8 <_dtoa_r+0x568>)
 800b512:	f7f4 ffe1 	bl	80004d8 <__aeabi_dmul>
 800b516:	4682      	mov	sl, r0
 800b518:	468b      	mov	fp, r1
 800b51a:	9c04      	ldr	r4, [sp, #16]
 800b51c:	3601      	adds	r6, #1
 800b51e:	4630      	mov	r0, r6
 800b520:	f7f4 ff70 	bl	8000404 <__aeabi_i2d>
 800b524:	4652      	mov	r2, sl
 800b526:	465b      	mov	r3, fp
 800b528:	f7f4 ffd6 	bl	80004d8 <__aeabi_dmul>
 800b52c:	2200      	movs	r2, #0
 800b52e:	4b5f      	ldr	r3, [pc, #380]	; (800b6ac <_dtoa_r+0x56c>)
 800b530:	f7f4 fe1c 	bl	800016c <__adddf3>
 800b534:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800b538:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b53c:	9611      	str	r6, [sp, #68]	; 0x44
 800b53e:	2c00      	cmp	r4, #0
 800b540:	d15a      	bne.n	800b5f8 <_dtoa_r+0x4b8>
 800b542:	2200      	movs	r2, #0
 800b544:	4650      	mov	r0, sl
 800b546:	4659      	mov	r1, fp
 800b548:	4b59      	ldr	r3, [pc, #356]	; (800b6b0 <_dtoa_r+0x570>)
 800b54a:	f7f4 fe0d 	bl	8000168 <__aeabi_dsub>
 800b54e:	4633      	mov	r3, r6
 800b550:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b552:	4682      	mov	sl, r0
 800b554:	468b      	mov	fp, r1
 800b556:	f7f5 fa4f 	bl	80009f8 <__aeabi_dcmpgt>
 800b55a:	2800      	cmp	r0, #0
 800b55c:	f040 828b 	bne.w	800ba76 <_dtoa_r+0x936>
 800b560:	4650      	mov	r0, sl
 800b562:	4659      	mov	r1, fp
 800b564:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b566:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b56a:	f7f5 fa27 	bl	80009bc <__aeabi_dcmplt>
 800b56e:	2800      	cmp	r0, #0
 800b570:	f040 827f 	bne.w	800ba72 <_dtoa_r+0x932>
 800b574:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800b578:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	f2c0 814d 	blt.w	800b81a <_dtoa_r+0x6da>
 800b580:	9a03      	ldr	r2, [sp, #12]
 800b582:	2a0e      	cmp	r2, #14
 800b584:	f300 8149 	bgt.w	800b81a <_dtoa_r+0x6da>
 800b588:	4b44      	ldr	r3, [pc, #272]	; (800b69c <_dtoa_r+0x55c>)
 800b58a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b58e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b592:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b596:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b598:	2b00      	cmp	r3, #0
 800b59a:	f280 80d6 	bge.w	800b74a <_dtoa_r+0x60a>
 800b59e:	9b07      	ldr	r3, [sp, #28]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	f300 80d2 	bgt.w	800b74a <_dtoa_r+0x60a>
 800b5a6:	f040 8263 	bne.w	800ba70 <_dtoa_r+0x930>
 800b5aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	4b3f      	ldr	r3, [pc, #252]	; (800b6b0 <_dtoa_r+0x570>)
 800b5b2:	f7f4 ff91 	bl	80004d8 <__aeabi_dmul>
 800b5b6:	4652      	mov	r2, sl
 800b5b8:	465b      	mov	r3, fp
 800b5ba:	f7f5 fa13 	bl	80009e4 <__aeabi_dcmpge>
 800b5be:	9c07      	ldr	r4, [sp, #28]
 800b5c0:	4625      	mov	r5, r4
 800b5c2:	2800      	cmp	r0, #0
 800b5c4:	f040 823c 	bne.w	800ba40 <_dtoa_r+0x900>
 800b5c8:	2331      	movs	r3, #49	; 0x31
 800b5ca:	9e06      	ldr	r6, [sp, #24]
 800b5cc:	f806 3b01 	strb.w	r3, [r6], #1
 800b5d0:	9b03      	ldr	r3, [sp, #12]
 800b5d2:	3301      	adds	r3, #1
 800b5d4:	9303      	str	r3, [sp, #12]
 800b5d6:	e237      	b.n	800ba48 <_dtoa_r+0x908>
 800b5d8:	07e2      	lsls	r2, r4, #31
 800b5da:	d505      	bpl.n	800b5e8 <_dtoa_r+0x4a8>
 800b5dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b5e0:	f7f4 ff7a 	bl	80004d8 <__aeabi_dmul>
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	3601      	adds	r6, #1
 800b5e8:	1064      	asrs	r4, r4, #1
 800b5ea:	3508      	adds	r5, #8
 800b5ec:	e773      	b.n	800b4d6 <_dtoa_r+0x396>
 800b5ee:	2602      	movs	r6, #2
 800b5f0:	e775      	b.n	800b4de <_dtoa_r+0x39e>
 800b5f2:	9d03      	ldr	r5, [sp, #12]
 800b5f4:	9c07      	ldr	r4, [sp, #28]
 800b5f6:	e792      	b.n	800b51e <_dtoa_r+0x3de>
 800b5f8:	9906      	ldr	r1, [sp, #24]
 800b5fa:	4b28      	ldr	r3, [pc, #160]	; (800b69c <_dtoa_r+0x55c>)
 800b5fc:	4421      	add	r1, r4
 800b5fe:	9112      	str	r1, [sp, #72]	; 0x48
 800b600:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b602:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b606:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b60a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b60e:	2900      	cmp	r1, #0
 800b610:	d052      	beq.n	800b6b8 <_dtoa_r+0x578>
 800b612:	2000      	movs	r0, #0
 800b614:	4927      	ldr	r1, [pc, #156]	; (800b6b4 <_dtoa_r+0x574>)
 800b616:	f7f5 f889 	bl	800072c <__aeabi_ddiv>
 800b61a:	4632      	mov	r2, r6
 800b61c:	463b      	mov	r3, r7
 800b61e:	f7f4 fda3 	bl	8000168 <__aeabi_dsub>
 800b622:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b626:	9e06      	ldr	r6, [sp, #24]
 800b628:	4659      	mov	r1, fp
 800b62a:	4650      	mov	r0, sl
 800b62c:	f7f5 fa04 	bl	8000a38 <__aeabi_d2iz>
 800b630:	4604      	mov	r4, r0
 800b632:	f7f4 fee7 	bl	8000404 <__aeabi_i2d>
 800b636:	4602      	mov	r2, r0
 800b638:	460b      	mov	r3, r1
 800b63a:	4650      	mov	r0, sl
 800b63c:	4659      	mov	r1, fp
 800b63e:	f7f4 fd93 	bl	8000168 <__aeabi_dsub>
 800b642:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b646:	3430      	adds	r4, #48	; 0x30
 800b648:	f806 4b01 	strb.w	r4, [r6], #1
 800b64c:	4682      	mov	sl, r0
 800b64e:	468b      	mov	fp, r1
 800b650:	f7f5 f9b4 	bl	80009bc <__aeabi_dcmplt>
 800b654:	2800      	cmp	r0, #0
 800b656:	d170      	bne.n	800b73a <_dtoa_r+0x5fa>
 800b658:	4652      	mov	r2, sl
 800b65a:	465b      	mov	r3, fp
 800b65c:	2000      	movs	r0, #0
 800b65e:	4911      	ldr	r1, [pc, #68]	; (800b6a4 <_dtoa_r+0x564>)
 800b660:	f7f4 fd82 	bl	8000168 <__aeabi_dsub>
 800b664:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b668:	f7f5 f9a8 	bl	80009bc <__aeabi_dcmplt>
 800b66c:	2800      	cmp	r0, #0
 800b66e:	f040 80b6 	bne.w	800b7de <_dtoa_r+0x69e>
 800b672:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b674:	429e      	cmp	r6, r3
 800b676:	f43f af7d 	beq.w	800b574 <_dtoa_r+0x434>
 800b67a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b67e:	2200      	movs	r2, #0
 800b680:	4b09      	ldr	r3, [pc, #36]	; (800b6a8 <_dtoa_r+0x568>)
 800b682:	f7f4 ff29 	bl	80004d8 <__aeabi_dmul>
 800b686:	2200      	movs	r2, #0
 800b688:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b68c:	4b06      	ldr	r3, [pc, #24]	; (800b6a8 <_dtoa_r+0x568>)
 800b68e:	4650      	mov	r0, sl
 800b690:	4659      	mov	r1, fp
 800b692:	f7f4 ff21 	bl	80004d8 <__aeabi_dmul>
 800b696:	4682      	mov	sl, r0
 800b698:	468b      	mov	fp, r1
 800b69a:	e7c5      	b.n	800b628 <_dtoa_r+0x4e8>
 800b69c:	0800fbf8 	.word	0x0800fbf8
 800b6a0:	0800fbd0 	.word	0x0800fbd0
 800b6a4:	3ff00000 	.word	0x3ff00000
 800b6a8:	40240000 	.word	0x40240000
 800b6ac:	401c0000 	.word	0x401c0000
 800b6b0:	40140000 	.word	0x40140000
 800b6b4:	3fe00000 	.word	0x3fe00000
 800b6b8:	4630      	mov	r0, r6
 800b6ba:	4639      	mov	r1, r7
 800b6bc:	f7f4 ff0c 	bl	80004d8 <__aeabi_dmul>
 800b6c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b6c4:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800b6c6:	9e06      	ldr	r6, [sp, #24]
 800b6c8:	4659      	mov	r1, fp
 800b6ca:	4650      	mov	r0, sl
 800b6cc:	f7f5 f9b4 	bl	8000a38 <__aeabi_d2iz>
 800b6d0:	4604      	mov	r4, r0
 800b6d2:	f7f4 fe97 	bl	8000404 <__aeabi_i2d>
 800b6d6:	4602      	mov	r2, r0
 800b6d8:	460b      	mov	r3, r1
 800b6da:	4650      	mov	r0, sl
 800b6dc:	4659      	mov	r1, fp
 800b6de:	f7f4 fd43 	bl	8000168 <__aeabi_dsub>
 800b6e2:	3430      	adds	r4, #48	; 0x30
 800b6e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b6e6:	f806 4b01 	strb.w	r4, [r6], #1
 800b6ea:	429e      	cmp	r6, r3
 800b6ec:	4682      	mov	sl, r0
 800b6ee:	468b      	mov	fp, r1
 800b6f0:	f04f 0200 	mov.w	r2, #0
 800b6f4:	d123      	bne.n	800b73e <_dtoa_r+0x5fe>
 800b6f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b6fa:	4bb2      	ldr	r3, [pc, #712]	; (800b9c4 <_dtoa_r+0x884>)
 800b6fc:	f7f4 fd36 	bl	800016c <__adddf3>
 800b700:	4602      	mov	r2, r0
 800b702:	460b      	mov	r3, r1
 800b704:	4650      	mov	r0, sl
 800b706:	4659      	mov	r1, fp
 800b708:	f7f5 f976 	bl	80009f8 <__aeabi_dcmpgt>
 800b70c:	2800      	cmp	r0, #0
 800b70e:	d166      	bne.n	800b7de <_dtoa_r+0x69e>
 800b710:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b714:	2000      	movs	r0, #0
 800b716:	49ab      	ldr	r1, [pc, #684]	; (800b9c4 <_dtoa_r+0x884>)
 800b718:	f7f4 fd26 	bl	8000168 <__aeabi_dsub>
 800b71c:	4602      	mov	r2, r0
 800b71e:	460b      	mov	r3, r1
 800b720:	4650      	mov	r0, sl
 800b722:	4659      	mov	r1, fp
 800b724:	f7f5 f94a 	bl	80009bc <__aeabi_dcmplt>
 800b728:	2800      	cmp	r0, #0
 800b72a:	f43f af23 	beq.w	800b574 <_dtoa_r+0x434>
 800b72e:	463e      	mov	r6, r7
 800b730:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b734:	3f01      	subs	r7, #1
 800b736:	2b30      	cmp	r3, #48	; 0x30
 800b738:	d0f9      	beq.n	800b72e <_dtoa_r+0x5ee>
 800b73a:	9503      	str	r5, [sp, #12]
 800b73c:	e03e      	b.n	800b7bc <_dtoa_r+0x67c>
 800b73e:	4ba2      	ldr	r3, [pc, #648]	; (800b9c8 <_dtoa_r+0x888>)
 800b740:	f7f4 feca 	bl	80004d8 <__aeabi_dmul>
 800b744:	4682      	mov	sl, r0
 800b746:	468b      	mov	fp, r1
 800b748:	e7be      	b.n	800b6c8 <_dtoa_r+0x588>
 800b74a:	4654      	mov	r4, sl
 800b74c:	f04f 0a00 	mov.w	sl, #0
 800b750:	465d      	mov	r5, fp
 800b752:	9e06      	ldr	r6, [sp, #24]
 800b754:	f8df b270 	ldr.w	fp, [pc, #624]	; 800b9c8 <_dtoa_r+0x888>
 800b758:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b75c:	4620      	mov	r0, r4
 800b75e:	4629      	mov	r1, r5
 800b760:	f7f4 ffe4 	bl	800072c <__aeabi_ddiv>
 800b764:	f7f5 f968 	bl	8000a38 <__aeabi_d2iz>
 800b768:	4607      	mov	r7, r0
 800b76a:	f7f4 fe4b 	bl	8000404 <__aeabi_i2d>
 800b76e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b772:	f7f4 feb1 	bl	80004d8 <__aeabi_dmul>
 800b776:	4602      	mov	r2, r0
 800b778:	460b      	mov	r3, r1
 800b77a:	4620      	mov	r0, r4
 800b77c:	4629      	mov	r1, r5
 800b77e:	f7f4 fcf3 	bl	8000168 <__aeabi_dsub>
 800b782:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800b786:	f806 4b01 	strb.w	r4, [r6], #1
 800b78a:	9c06      	ldr	r4, [sp, #24]
 800b78c:	9d07      	ldr	r5, [sp, #28]
 800b78e:	1b34      	subs	r4, r6, r4
 800b790:	42a5      	cmp	r5, r4
 800b792:	4602      	mov	r2, r0
 800b794:	460b      	mov	r3, r1
 800b796:	d133      	bne.n	800b800 <_dtoa_r+0x6c0>
 800b798:	f7f4 fce8 	bl	800016c <__adddf3>
 800b79c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7a0:	4604      	mov	r4, r0
 800b7a2:	460d      	mov	r5, r1
 800b7a4:	f7f5 f928 	bl	80009f8 <__aeabi_dcmpgt>
 800b7a8:	b9c0      	cbnz	r0, 800b7dc <_dtoa_r+0x69c>
 800b7aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7ae:	4620      	mov	r0, r4
 800b7b0:	4629      	mov	r1, r5
 800b7b2:	f7f5 f8f9 	bl	80009a8 <__aeabi_dcmpeq>
 800b7b6:	b108      	cbz	r0, 800b7bc <_dtoa_r+0x67c>
 800b7b8:	07fb      	lsls	r3, r7, #31
 800b7ba:	d40f      	bmi.n	800b7dc <_dtoa_r+0x69c>
 800b7bc:	4648      	mov	r0, r9
 800b7be:	4641      	mov	r1, r8
 800b7c0:	f000 feff 	bl	800c5c2 <_Bfree>
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	9803      	ldr	r0, [sp, #12]
 800b7c8:	7033      	strb	r3, [r6, #0]
 800b7ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b7cc:	3001      	adds	r0, #1
 800b7ce:	6018      	str	r0, [r3, #0]
 800b7d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	f43f acea 	beq.w	800b1ac <_dtoa_r+0x6c>
 800b7d8:	601e      	str	r6, [r3, #0]
 800b7da:	e4e7      	b.n	800b1ac <_dtoa_r+0x6c>
 800b7dc:	9d03      	ldr	r5, [sp, #12]
 800b7de:	4633      	mov	r3, r6
 800b7e0:	461e      	mov	r6, r3
 800b7e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b7e6:	2a39      	cmp	r2, #57	; 0x39
 800b7e8:	d106      	bne.n	800b7f8 <_dtoa_r+0x6b8>
 800b7ea:	9a06      	ldr	r2, [sp, #24]
 800b7ec:	429a      	cmp	r2, r3
 800b7ee:	d1f7      	bne.n	800b7e0 <_dtoa_r+0x6a0>
 800b7f0:	2230      	movs	r2, #48	; 0x30
 800b7f2:	9906      	ldr	r1, [sp, #24]
 800b7f4:	3501      	adds	r5, #1
 800b7f6:	700a      	strb	r2, [r1, #0]
 800b7f8:	781a      	ldrb	r2, [r3, #0]
 800b7fa:	3201      	adds	r2, #1
 800b7fc:	701a      	strb	r2, [r3, #0]
 800b7fe:	e79c      	b.n	800b73a <_dtoa_r+0x5fa>
 800b800:	4652      	mov	r2, sl
 800b802:	465b      	mov	r3, fp
 800b804:	f7f4 fe68 	bl	80004d8 <__aeabi_dmul>
 800b808:	2200      	movs	r2, #0
 800b80a:	2300      	movs	r3, #0
 800b80c:	4604      	mov	r4, r0
 800b80e:	460d      	mov	r5, r1
 800b810:	f7f5 f8ca 	bl	80009a8 <__aeabi_dcmpeq>
 800b814:	2800      	cmp	r0, #0
 800b816:	d09f      	beq.n	800b758 <_dtoa_r+0x618>
 800b818:	e7d0      	b.n	800b7bc <_dtoa_r+0x67c>
 800b81a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b81c:	2a00      	cmp	r2, #0
 800b81e:	f000 80cb 	beq.w	800b9b8 <_dtoa_r+0x878>
 800b822:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b824:	2a01      	cmp	r2, #1
 800b826:	f300 80ae 	bgt.w	800b986 <_dtoa_r+0x846>
 800b82a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b82c:	2a00      	cmp	r2, #0
 800b82e:	f000 80a6 	beq.w	800b97e <_dtoa_r+0x83e>
 800b832:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b836:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b838:	9e08      	ldr	r6, [sp, #32]
 800b83a:	9a08      	ldr	r2, [sp, #32]
 800b83c:	2101      	movs	r1, #1
 800b83e:	441a      	add	r2, r3
 800b840:	9208      	str	r2, [sp, #32]
 800b842:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b844:	4648      	mov	r0, r9
 800b846:	441a      	add	r2, r3
 800b848:	9209      	str	r2, [sp, #36]	; 0x24
 800b84a:	f000 ff5b 	bl	800c704 <__i2b>
 800b84e:	4605      	mov	r5, r0
 800b850:	2e00      	cmp	r6, #0
 800b852:	dd0c      	ble.n	800b86e <_dtoa_r+0x72e>
 800b854:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b856:	2b00      	cmp	r3, #0
 800b858:	dd09      	ble.n	800b86e <_dtoa_r+0x72e>
 800b85a:	42b3      	cmp	r3, r6
 800b85c:	bfa8      	it	ge
 800b85e:	4633      	movge	r3, r6
 800b860:	9a08      	ldr	r2, [sp, #32]
 800b862:	1af6      	subs	r6, r6, r3
 800b864:	1ad2      	subs	r2, r2, r3
 800b866:	9208      	str	r2, [sp, #32]
 800b868:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b86a:	1ad3      	subs	r3, r2, r3
 800b86c:	9309      	str	r3, [sp, #36]	; 0x24
 800b86e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b870:	b1f3      	cbz	r3, 800b8b0 <_dtoa_r+0x770>
 800b872:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b874:	2b00      	cmp	r3, #0
 800b876:	f000 80a3 	beq.w	800b9c0 <_dtoa_r+0x880>
 800b87a:	2c00      	cmp	r4, #0
 800b87c:	dd10      	ble.n	800b8a0 <_dtoa_r+0x760>
 800b87e:	4629      	mov	r1, r5
 800b880:	4622      	mov	r2, r4
 800b882:	4648      	mov	r0, r9
 800b884:	f000 fff8 	bl	800c878 <__pow5mult>
 800b888:	4642      	mov	r2, r8
 800b88a:	4601      	mov	r1, r0
 800b88c:	4605      	mov	r5, r0
 800b88e:	4648      	mov	r0, r9
 800b890:	f000 ff4e 	bl	800c730 <__multiply>
 800b894:	4607      	mov	r7, r0
 800b896:	4641      	mov	r1, r8
 800b898:	4648      	mov	r0, r9
 800b89a:	f000 fe92 	bl	800c5c2 <_Bfree>
 800b89e:	46b8      	mov	r8, r7
 800b8a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8a2:	1b1a      	subs	r2, r3, r4
 800b8a4:	d004      	beq.n	800b8b0 <_dtoa_r+0x770>
 800b8a6:	4641      	mov	r1, r8
 800b8a8:	4648      	mov	r0, r9
 800b8aa:	f000 ffe5 	bl	800c878 <__pow5mult>
 800b8ae:	4680      	mov	r8, r0
 800b8b0:	2101      	movs	r1, #1
 800b8b2:	4648      	mov	r0, r9
 800b8b4:	f000 ff26 	bl	800c704 <__i2b>
 800b8b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b8ba:	4604      	mov	r4, r0
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	f340 8085 	ble.w	800b9cc <_dtoa_r+0x88c>
 800b8c2:	461a      	mov	r2, r3
 800b8c4:	4601      	mov	r1, r0
 800b8c6:	4648      	mov	r0, r9
 800b8c8:	f000 ffd6 	bl	800c878 <__pow5mult>
 800b8cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b8ce:	4604      	mov	r4, r0
 800b8d0:	2b01      	cmp	r3, #1
 800b8d2:	dd7e      	ble.n	800b9d2 <_dtoa_r+0x892>
 800b8d4:	2700      	movs	r7, #0
 800b8d6:	6923      	ldr	r3, [r4, #16]
 800b8d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b8dc:	6918      	ldr	r0, [r3, #16]
 800b8de:	f000 fec3 	bl	800c668 <__hi0bits>
 800b8e2:	f1c0 0020 	rsb	r0, r0, #32
 800b8e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8e8:	4418      	add	r0, r3
 800b8ea:	f010 001f 	ands.w	r0, r0, #31
 800b8ee:	f000 808e 	beq.w	800ba0e <_dtoa_r+0x8ce>
 800b8f2:	f1c0 0320 	rsb	r3, r0, #32
 800b8f6:	2b04      	cmp	r3, #4
 800b8f8:	f340 8087 	ble.w	800ba0a <_dtoa_r+0x8ca>
 800b8fc:	f1c0 001c 	rsb	r0, r0, #28
 800b900:	9b08      	ldr	r3, [sp, #32]
 800b902:	4406      	add	r6, r0
 800b904:	4403      	add	r3, r0
 800b906:	9308      	str	r3, [sp, #32]
 800b908:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b90a:	4403      	add	r3, r0
 800b90c:	9309      	str	r3, [sp, #36]	; 0x24
 800b90e:	9b08      	ldr	r3, [sp, #32]
 800b910:	2b00      	cmp	r3, #0
 800b912:	dd05      	ble.n	800b920 <_dtoa_r+0x7e0>
 800b914:	4641      	mov	r1, r8
 800b916:	461a      	mov	r2, r3
 800b918:	4648      	mov	r0, r9
 800b91a:	f000 ffed 	bl	800c8f8 <__lshift>
 800b91e:	4680      	mov	r8, r0
 800b920:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b922:	2b00      	cmp	r3, #0
 800b924:	dd05      	ble.n	800b932 <_dtoa_r+0x7f2>
 800b926:	4621      	mov	r1, r4
 800b928:	461a      	mov	r2, r3
 800b92a:	4648      	mov	r0, r9
 800b92c:	f000 ffe4 	bl	800c8f8 <__lshift>
 800b930:	4604      	mov	r4, r0
 800b932:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b934:	2b00      	cmp	r3, #0
 800b936:	d06c      	beq.n	800ba12 <_dtoa_r+0x8d2>
 800b938:	4621      	mov	r1, r4
 800b93a:	4640      	mov	r0, r8
 800b93c:	f001 f848 	bl	800c9d0 <__mcmp>
 800b940:	2800      	cmp	r0, #0
 800b942:	da66      	bge.n	800ba12 <_dtoa_r+0x8d2>
 800b944:	9b03      	ldr	r3, [sp, #12]
 800b946:	4641      	mov	r1, r8
 800b948:	3b01      	subs	r3, #1
 800b94a:	9303      	str	r3, [sp, #12]
 800b94c:	220a      	movs	r2, #10
 800b94e:	2300      	movs	r3, #0
 800b950:	4648      	mov	r0, r9
 800b952:	f000 fe3f 	bl	800c5d4 <__multadd>
 800b956:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b958:	4680      	mov	r8, r0
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	f000 819f 	beq.w	800bc9e <_dtoa_r+0xb5e>
 800b960:	2300      	movs	r3, #0
 800b962:	4629      	mov	r1, r5
 800b964:	220a      	movs	r2, #10
 800b966:	4648      	mov	r0, r9
 800b968:	f000 fe34 	bl	800c5d4 <__multadd>
 800b96c:	9b04      	ldr	r3, [sp, #16]
 800b96e:	4605      	mov	r5, r0
 800b970:	2b00      	cmp	r3, #0
 800b972:	f300 8089 	bgt.w	800ba88 <_dtoa_r+0x948>
 800b976:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b978:	2b02      	cmp	r3, #2
 800b97a:	dc52      	bgt.n	800ba22 <_dtoa_r+0x8e2>
 800b97c:	e084      	b.n	800ba88 <_dtoa_r+0x948>
 800b97e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b980:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b984:	e757      	b.n	800b836 <_dtoa_r+0x6f6>
 800b986:	9b07      	ldr	r3, [sp, #28]
 800b988:	1e5c      	subs	r4, r3, #1
 800b98a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b98c:	42a3      	cmp	r3, r4
 800b98e:	bfb7      	itett	lt
 800b990:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b992:	1b1c      	subge	r4, r3, r4
 800b994:	1ae2      	sublt	r2, r4, r3
 800b996:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b998:	bfbe      	ittt	lt
 800b99a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800b99c:	189b      	addlt	r3, r3, r2
 800b99e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b9a0:	9b07      	ldr	r3, [sp, #28]
 800b9a2:	bfb8      	it	lt
 800b9a4:	2400      	movlt	r4, #0
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	bfb7      	itett	lt
 800b9aa:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800b9ae:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800b9b2:	1a9e      	sublt	r6, r3, r2
 800b9b4:	2300      	movlt	r3, #0
 800b9b6:	e740      	b.n	800b83a <_dtoa_r+0x6fa>
 800b9b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b9ba:	9e08      	ldr	r6, [sp, #32]
 800b9bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b9be:	e747      	b.n	800b850 <_dtoa_r+0x710>
 800b9c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b9c2:	e770      	b.n	800b8a6 <_dtoa_r+0x766>
 800b9c4:	3fe00000 	.word	0x3fe00000
 800b9c8:	40240000 	.word	0x40240000
 800b9cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b9ce:	2b01      	cmp	r3, #1
 800b9d0:	dc17      	bgt.n	800ba02 <_dtoa_r+0x8c2>
 800b9d2:	f1ba 0f00 	cmp.w	sl, #0
 800b9d6:	d114      	bne.n	800ba02 <_dtoa_r+0x8c2>
 800b9d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b9dc:	b99b      	cbnz	r3, 800ba06 <_dtoa_r+0x8c6>
 800b9de:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800b9e2:	0d3f      	lsrs	r7, r7, #20
 800b9e4:	053f      	lsls	r7, r7, #20
 800b9e6:	b137      	cbz	r7, 800b9f6 <_dtoa_r+0x8b6>
 800b9e8:	2701      	movs	r7, #1
 800b9ea:	9b08      	ldr	r3, [sp, #32]
 800b9ec:	3301      	adds	r3, #1
 800b9ee:	9308      	str	r3, [sp, #32]
 800b9f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9f2:	3301      	adds	r3, #1
 800b9f4:	9309      	str	r3, [sp, #36]	; 0x24
 800b9f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	f47f af6c 	bne.w	800b8d6 <_dtoa_r+0x796>
 800b9fe:	2001      	movs	r0, #1
 800ba00:	e771      	b.n	800b8e6 <_dtoa_r+0x7a6>
 800ba02:	2700      	movs	r7, #0
 800ba04:	e7f7      	b.n	800b9f6 <_dtoa_r+0x8b6>
 800ba06:	4657      	mov	r7, sl
 800ba08:	e7f5      	b.n	800b9f6 <_dtoa_r+0x8b6>
 800ba0a:	d080      	beq.n	800b90e <_dtoa_r+0x7ce>
 800ba0c:	4618      	mov	r0, r3
 800ba0e:	301c      	adds	r0, #28
 800ba10:	e776      	b.n	800b900 <_dtoa_r+0x7c0>
 800ba12:	9b07      	ldr	r3, [sp, #28]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	dc31      	bgt.n	800ba7c <_dtoa_r+0x93c>
 800ba18:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ba1a:	2b02      	cmp	r3, #2
 800ba1c:	dd2e      	ble.n	800ba7c <_dtoa_r+0x93c>
 800ba1e:	9b07      	ldr	r3, [sp, #28]
 800ba20:	9304      	str	r3, [sp, #16]
 800ba22:	9b04      	ldr	r3, [sp, #16]
 800ba24:	b963      	cbnz	r3, 800ba40 <_dtoa_r+0x900>
 800ba26:	4621      	mov	r1, r4
 800ba28:	2205      	movs	r2, #5
 800ba2a:	4648      	mov	r0, r9
 800ba2c:	f000 fdd2 	bl	800c5d4 <__multadd>
 800ba30:	4601      	mov	r1, r0
 800ba32:	4604      	mov	r4, r0
 800ba34:	4640      	mov	r0, r8
 800ba36:	f000 ffcb 	bl	800c9d0 <__mcmp>
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	f73f adc4 	bgt.w	800b5c8 <_dtoa_r+0x488>
 800ba40:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ba42:	9e06      	ldr	r6, [sp, #24]
 800ba44:	43db      	mvns	r3, r3
 800ba46:	9303      	str	r3, [sp, #12]
 800ba48:	2700      	movs	r7, #0
 800ba4a:	4621      	mov	r1, r4
 800ba4c:	4648      	mov	r0, r9
 800ba4e:	f000 fdb8 	bl	800c5c2 <_Bfree>
 800ba52:	2d00      	cmp	r5, #0
 800ba54:	f43f aeb2 	beq.w	800b7bc <_dtoa_r+0x67c>
 800ba58:	b12f      	cbz	r7, 800ba66 <_dtoa_r+0x926>
 800ba5a:	42af      	cmp	r7, r5
 800ba5c:	d003      	beq.n	800ba66 <_dtoa_r+0x926>
 800ba5e:	4639      	mov	r1, r7
 800ba60:	4648      	mov	r0, r9
 800ba62:	f000 fdae 	bl	800c5c2 <_Bfree>
 800ba66:	4629      	mov	r1, r5
 800ba68:	4648      	mov	r0, r9
 800ba6a:	f000 fdaa 	bl	800c5c2 <_Bfree>
 800ba6e:	e6a5      	b.n	800b7bc <_dtoa_r+0x67c>
 800ba70:	2400      	movs	r4, #0
 800ba72:	4625      	mov	r5, r4
 800ba74:	e7e4      	b.n	800ba40 <_dtoa_r+0x900>
 800ba76:	9503      	str	r5, [sp, #12]
 800ba78:	4625      	mov	r5, r4
 800ba7a:	e5a5      	b.n	800b5c8 <_dtoa_r+0x488>
 800ba7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	f000 80c4 	beq.w	800bc0c <_dtoa_r+0xacc>
 800ba84:	9b07      	ldr	r3, [sp, #28]
 800ba86:	9304      	str	r3, [sp, #16]
 800ba88:	2e00      	cmp	r6, #0
 800ba8a:	dd05      	ble.n	800ba98 <_dtoa_r+0x958>
 800ba8c:	4629      	mov	r1, r5
 800ba8e:	4632      	mov	r2, r6
 800ba90:	4648      	mov	r0, r9
 800ba92:	f000 ff31 	bl	800c8f8 <__lshift>
 800ba96:	4605      	mov	r5, r0
 800ba98:	2f00      	cmp	r7, #0
 800ba9a:	d058      	beq.n	800bb4e <_dtoa_r+0xa0e>
 800ba9c:	4648      	mov	r0, r9
 800ba9e:	6869      	ldr	r1, [r5, #4]
 800baa0:	f000 fd6a 	bl	800c578 <_Balloc>
 800baa4:	4606      	mov	r6, r0
 800baa6:	b920      	cbnz	r0, 800bab2 <_dtoa_r+0x972>
 800baa8:	4602      	mov	r2, r0
 800baaa:	f240 21ea 	movw	r1, #746	; 0x2ea
 800baae:	4b80      	ldr	r3, [pc, #512]	; (800bcb0 <_dtoa_r+0xb70>)
 800bab0:	e47f      	b.n	800b3b2 <_dtoa_r+0x272>
 800bab2:	692a      	ldr	r2, [r5, #16]
 800bab4:	f105 010c 	add.w	r1, r5, #12
 800bab8:	3202      	adds	r2, #2
 800baba:	0092      	lsls	r2, r2, #2
 800babc:	300c      	adds	r0, #12
 800babe:	f000 fd33 	bl	800c528 <memcpy>
 800bac2:	2201      	movs	r2, #1
 800bac4:	4631      	mov	r1, r6
 800bac6:	4648      	mov	r0, r9
 800bac8:	f000 ff16 	bl	800c8f8 <__lshift>
 800bacc:	462f      	mov	r7, r5
 800bace:	4605      	mov	r5, r0
 800bad0:	9b06      	ldr	r3, [sp, #24]
 800bad2:	9a06      	ldr	r2, [sp, #24]
 800bad4:	3301      	adds	r3, #1
 800bad6:	9307      	str	r3, [sp, #28]
 800bad8:	9b04      	ldr	r3, [sp, #16]
 800bada:	4413      	add	r3, r2
 800badc:	930a      	str	r3, [sp, #40]	; 0x28
 800bade:	f00a 0301 	and.w	r3, sl, #1
 800bae2:	9309      	str	r3, [sp, #36]	; 0x24
 800bae4:	9b07      	ldr	r3, [sp, #28]
 800bae6:	4621      	mov	r1, r4
 800bae8:	4640      	mov	r0, r8
 800baea:	f103 3bff 	add.w	fp, r3, #4294967295
 800baee:	f7ff fa97 	bl	800b020 <quorem>
 800baf2:	4639      	mov	r1, r7
 800baf4:	9004      	str	r0, [sp, #16]
 800baf6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bafa:	4640      	mov	r0, r8
 800bafc:	f000 ff68 	bl	800c9d0 <__mcmp>
 800bb00:	462a      	mov	r2, r5
 800bb02:	9008      	str	r0, [sp, #32]
 800bb04:	4621      	mov	r1, r4
 800bb06:	4648      	mov	r0, r9
 800bb08:	f000 ff7e 	bl	800ca08 <__mdiff>
 800bb0c:	68c2      	ldr	r2, [r0, #12]
 800bb0e:	4606      	mov	r6, r0
 800bb10:	b9fa      	cbnz	r2, 800bb52 <_dtoa_r+0xa12>
 800bb12:	4601      	mov	r1, r0
 800bb14:	4640      	mov	r0, r8
 800bb16:	f000 ff5b 	bl	800c9d0 <__mcmp>
 800bb1a:	4602      	mov	r2, r0
 800bb1c:	4631      	mov	r1, r6
 800bb1e:	4648      	mov	r0, r9
 800bb20:	920b      	str	r2, [sp, #44]	; 0x2c
 800bb22:	f000 fd4e 	bl	800c5c2 <_Bfree>
 800bb26:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bb28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bb2a:	9e07      	ldr	r6, [sp, #28]
 800bb2c:	ea43 0102 	orr.w	r1, r3, r2
 800bb30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb32:	430b      	orrs	r3, r1
 800bb34:	d10f      	bne.n	800bb56 <_dtoa_r+0xa16>
 800bb36:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bb3a:	d028      	beq.n	800bb8e <_dtoa_r+0xa4e>
 800bb3c:	9b08      	ldr	r3, [sp, #32]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	dd02      	ble.n	800bb48 <_dtoa_r+0xa08>
 800bb42:	9b04      	ldr	r3, [sp, #16]
 800bb44:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800bb48:	f88b a000 	strb.w	sl, [fp]
 800bb4c:	e77d      	b.n	800ba4a <_dtoa_r+0x90a>
 800bb4e:	4628      	mov	r0, r5
 800bb50:	e7bc      	b.n	800bacc <_dtoa_r+0x98c>
 800bb52:	2201      	movs	r2, #1
 800bb54:	e7e2      	b.n	800bb1c <_dtoa_r+0x9dc>
 800bb56:	9b08      	ldr	r3, [sp, #32]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	db04      	blt.n	800bb66 <_dtoa_r+0xa26>
 800bb5c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800bb5e:	430b      	orrs	r3, r1
 800bb60:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bb62:	430b      	orrs	r3, r1
 800bb64:	d120      	bne.n	800bba8 <_dtoa_r+0xa68>
 800bb66:	2a00      	cmp	r2, #0
 800bb68:	ddee      	ble.n	800bb48 <_dtoa_r+0xa08>
 800bb6a:	4641      	mov	r1, r8
 800bb6c:	2201      	movs	r2, #1
 800bb6e:	4648      	mov	r0, r9
 800bb70:	f000 fec2 	bl	800c8f8 <__lshift>
 800bb74:	4621      	mov	r1, r4
 800bb76:	4680      	mov	r8, r0
 800bb78:	f000 ff2a 	bl	800c9d0 <__mcmp>
 800bb7c:	2800      	cmp	r0, #0
 800bb7e:	dc03      	bgt.n	800bb88 <_dtoa_r+0xa48>
 800bb80:	d1e2      	bne.n	800bb48 <_dtoa_r+0xa08>
 800bb82:	f01a 0f01 	tst.w	sl, #1
 800bb86:	d0df      	beq.n	800bb48 <_dtoa_r+0xa08>
 800bb88:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bb8c:	d1d9      	bne.n	800bb42 <_dtoa_r+0xa02>
 800bb8e:	2339      	movs	r3, #57	; 0x39
 800bb90:	f88b 3000 	strb.w	r3, [fp]
 800bb94:	4633      	mov	r3, r6
 800bb96:	461e      	mov	r6, r3
 800bb98:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bb9c:	3b01      	subs	r3, #1
 800bb9e:	2a39      	cmp	r2, #57	; 0x39
 800bba0:	d06a      	beq.n	800bc78 <_dtoa_r+0xb38>
 800bba2:	3201      	adds	r2, #1
 800bba4:	701a      	strb	r2, [r3, #0]
 800bba6:	e750      	b.n	800ba4a <_dtoa_r+0x90a>
 800bba8:	2a00      	cmp	r2, #0
 800bbaa:	dd07      	ble.n	800bbbc <_dtoa_r+0xa7c>
 800bbac:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bbb0:	d0ed      	beq.n	800bb8e <_dtoa_r+0xa4e>
 800bbb2:	f10a 0301 	add.w	r3, sl, #1
 800bbb6:	f88b 3000 	strb.w	r3, [fp]
 800bbba:	e746      	b.n	800ba4a <_dtoa_r+0x90a>
 800bbbc:	9b07      	ldr	r3, [sp, #28]
 800bbbe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bbc0:	f803 ac01 	strb.w	sl, [r3, #-1]
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	d041      	beq.n	800bc4c <_dtoa_r+0xb0c>
 800bbc8:	4641      	mov	r1, r8
 800bbca:	2300      	movs	r3, #0
 800bbcc:	220a      	movs	r2, #10
 800bbce:	4648      	mov	r0, r9
 800bbd0:	f000 fd00 	bl	800c5d4 <__multadd>
 800bbd4:	42af      	cmp	r7, r5
 800bbd6:	4680      	mov	r8, r0
 800bbd8:	f04f 0300 	mov.w	r3, #0
 800bbdc:	f04f 020a 	mov.w	r2, #10
 800bbe0:	4639      	mov	r1, r7
 800bbe2:	4648      	mov	r0, r9
 800bbe4:	d107      	bne.n	800bbf6 <_dtoa_r+0xab6>
 800bbe6:	f000 fcf5 	bl	800c5d4 <__multadd>
 800bbea:	4607      	mov	r7, r0
 800bbec:	4605      	mov	r5, r0
 800bbee:	9b07      	ldr	r3, [sp, #28]
 800bbf0:	3301      	adds	r3, #1
 800bbf2:	9307      	str	r3, [sp, #28]
 800bbf4:	e776      	b.n	800bae4 <_dtoa_r+0x9a4>
 800bbf6:	f000 fced 	bl	800c5d4 <__multadd>
 800bbfa:	4629      	mov	r1, r5
 800bbfc:	4607      	mov	r7, r0
 800bbfe:	2300      	movs	r3, #0
 800bc00:	220a      	movs	r2, #10
 800bc02:	4648      	mov	r0, r9
 800bc04:	f000 fce6 	bl	800c5d4 <__multadd>
 800bc08:	4605      	mov	r5, r0
 800bc0a:	e7f0      	b.n	800bbee <_dtoa_r+0xaae>
 800bc0c:	9b07      	ldr	r3, [sp, #28]
 800bc0e:	9304      	str	r3, [sp, #16]
 800bc10:	9e06      	ldr	r6, [sp, #24]
 800bc12:	4621      	mov	r1, r4
 800bc14:	4640      	mov	r0, r8
 800bc16:	f7ff fa03 	bl	800b020 <quorem>
 800bc1a:	9b06      	ldr	r3, [sp, #24]
 800bc1c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bc20:	f806 ab01 	strb.w	sl, [r6], #1
 800bc24:	1af2      	subs	r2, r6, r3
 800bc26:	9b04      	ldr	r3, [sp, #16]
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	dd07      	ble.n	800bc3c <_dtoa_r+0xafc>
 800bc2c:	4641      	mov	r1, r8
 800bc2e:	2300      	movs	r3, #0
 800bc30:	220a      	movs	r2, #10
 800bc32:	4648      	mov	r0, r9
 800bc34:	f000 fcce 	bl	800c5d4 <__multadd>
 800bc38:	4680      	mov	r8, r0
 800bc3a:	e7ea      	b.n	800bc12 <_dtoa_r+0xad2>
 800bc3c:	9b04      	ldr	r3, [sp, #16]
 800bc3e:	2700      	movs	r7, #0
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	bfcc      	ite	gt
 800bc44:	461e      	movgt	r6, r3
 800bc46:	2601      	movle	r6, #1
 800bc48:	9b06      	ldr	r3, [sp, #24]
 800bc4a:	441e      	add	r6, r3
 800bc4c:	4641      	mov	r1, r8
 800bc4e:	2201      	movs	r2, #1
 800bc50:	4648      	mov	r0, r9
 800bc52:	f000 fe51 	bl	800c8f8 <__lshift>
 800bc56:	4621      	mov	r1, r4
 800bc58:	4680      	mov	r8, r0
 800bc5a:	f000 feb9 	bl	800c9d0 <__mcmp>
 800bc5e:	2800      	cmp	r0, #0
 800bc60:	dc98      	bgt.n	800bb94 <_dtoa_r+0xa54>
 800bc62:	d102      	bne.n	800bc6a <_dtoa_r+0xb2a>
 800bc64:	f01a 0f01 	tst.w	sl, #1
 800bc68:	d194      	bne.n	800bb94 <_dtoa_r+0xa54>
 800bc6a:	4633      	mov	r3, r6
 800bc6c:	461e      	mov	r6, r3
 800bc6e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc72:	2a30      	cmp	r2, #48	; 0x30
 800bc74:	d0fa      	beq.n	800bc6c <_dtoa_r+0xb2c>
 800bc76:	e6e8      	b.n	800ba4a <_dtoa_r+0x90a>
 800bc78:	9a06      	ldr	r2, [sp, #24]
 800bc7a:	429a      	cmp	r2, r3
 800bc7c:	d18b      	bne.n	800bb96 <_dtoa_r+0xa56>
 800bc7e:	9b03      	ldr	r3, [sp, #12]
 800bc80:	3301      	adds	r3, #1
 800bc82:	9303      	str	r3, [sp, #12]
 800bc84:	2331      	movs	r3, #49	; 0x31
 800bc86:	7013      	strb	r3, [r2, #0]
 800bc88:	e6df      	b.n	800ba4a <_dtoa_r+0x90a>
 800bc8a:	4b0a      	ldr	r3, [pc, #40]	; (800bcb4 <_dtoa_r+0xb74>)
 800bc8c:	f7ff baaa 	b.w	800b1e4 <_dtoa_r+0xa4>
 800bc90:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	f47f aa8e 	bne.w	800b1b4 <_dtoa_r+0x74>
 800bc98:	4b07      	ldr	r3, [pc, #28]	; (800bcb8 <_dtoa_r+0xb78>)
 800bc9a:	f7ff baa3 	b.w	800b1e4 <_dtoa_r+0xa4>
 800bc9e:	9b04      	ldr	r3, [sp, #16]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	dcb5      	bgt.n	800bc10 <_dtoa_r+0xad0>
 800bca4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bca6:	2b02      	cmp	r3, #2
 800bca8:	f73f aebb 	bgt.w	800ba22 <_dtoa_r+0x8e2>
 800bcac:	e7b0      	b.n	800bc10 <_dtoa_r+0xad0>
 800bcae:	bf00      	nop
 800bcb0:	0800faf9 	.word	0x0800faf9
 800bcb4:	0800faca 	.word	0x0800faca
 800bcb8:	0800faf0 	.word	0x0800faf0

0800bcbc <__sflush_r>:
 800bcbc:	898b      	ldrh	r3, [r1, #12]
 800bcbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcc2:	4605      	mov	r5, r0
 800bcc4:	0718      	lsls	r0, r3, #28
 800bcc6:	460c      	mov	r4, r1
 800bcc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bccc:	d45f      	bmi.n	800bd8e <__sflush_r+0xd2>
 800bcce:	684b      	ldr	r3, [r1, #4]
 800bcd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	818a      	strh	r2, [r1, #12]
 800bcd8:	dc05      	bgt.n	800bce6 <__sflush_r+0x2a>
 800bcda:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	dc02      	bgt.n	800bce6 <__sflush_r+0x2a>
 800bce0:	2000      	movs	r0, #0
 800bce2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bce6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bce8:	2e00      	cmp	r6, #0
 800bcea:	d0f9      	beq.n	800bce0 <__sflush_r+0x24>
 800bcec:	2300      	movs	r3, #0
 800bcee:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bcf2:	682f      	ldr	r7, [r5, #0]
 800bcf4:	602b      	str	r3, [r5, #0]
 800bcf6:	d036      	beq.n	800bd66 <__sflush_r+0xaa>
 800bcf8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800bcfa:	89a3      	ldrh	r3, [r4, #12]
 800bcfc:	075a      	lsls	r2, r3, #29
 800bcfe:	d505      	bpl.n	800bd0c <__sflush_r+0x50>
 800bd00:	6863      	ldr	r3, [r4, #4]
 800bd02:	1ac0      	subs	r0, r0, r3
 800bd04:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bd06:	b10b      	cbz	r3, 800bd0c <__sflush_r+0x50>
 800bd08:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800bd0a:	1ac0      	subs	r0, r0, r3
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	4602      	mov	r2, r0
 800bd10:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bd12:	4628      	mov	r0, r5
 800bd14:	69e1      	ldr	r1, [r4, #28]
 800bd16:	47b0      	blx	r6
 800bd18:	1c43      	adds	r3, r0, #1
 800bd1a:	89a3      	ldrh	r3, [r4, #12]
 800bd1c:	d106      	bne.n	800bd2c <__sflush_r+0x70>
 800bd1e:	6829      	ldr	r1, [r5, #0]
 800bd20:	291d      	cmp	r1, #29
 800bd22:	d830      	bhi.n	800bd86 <__sflush_r+0xca>
 800bd24:	4a2b      	ldr	r2, [pc, #172]	; (800bdd4 <__sflush_r+0x118>)
 800bd26:	40ca      	lsrs	r2, r1
 800bd28:	07d6      	lsls	r6, r2, #31
 800bd2a:	d52c      	bpl.n	800bd86 <__sflush_r+0xca>
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800bd32:	b21b      	sxth	r3, r3
 800bd34:	6062      	str	r2, [r4, #4]
 800bd36:	6922      	ldr	r2, [r4, #16]
 800bd38:	04d9      	lsls	r1, r3, #19
 800bd3a:	81a3      	strh	r3, [r4, #12]
 800bd3c:	6022      	str	r2, [r4, #0]
 800bd3e:	d504      	bpl.n	800bd4a <__sflush_r+0x8e>
 800bd40:	1c42      	adds	r2, r0, #1
 800bd42:	d101      	bne.n	800bd48 <__sflush_r+0x8c>
 800bd44:	682b      	ldr	r3, [r5, #0]
 800bd46:	b903      	cbnz	r3, 800bd4a <__sflush_r+0x8e>
 800bd48:	6520      	str	r0, [r4, #80]	; 0x50
 800bd4a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bd4c:	602f      	str	r7, [r5, #0]
 800bd4e:	2900      	cmp	r1, #0
 800bd50:	d0c6      	beq.n	800bce0 <__sflush_r+0x24>
 800bd52:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800bd56:	4299      	cmp	r1, r3
 800bd58:	d002      	beq.n	800bd60 <__sflush_r+0xa4>
 800bd5a:	4628      	mov	r0, r5
 800bd5c:	f000 f938 	bl	800bfd0 <_free_r>
 800bd60:	2000      	movs	r0, #0
 800bd62:	6320      	str	r0, [r4, #48]	; 0x30
 800bd64:	e7bd      	b.n	800bce2 <__sflush_r+0x26>
 800bd66:	69e1      	ldr	r1, [r4, #28]
 800bd68:	2301      	movs	r3, #1
 800bd6a:	4628      	mov	r0, r5
 800bd6c:	47b0      	blx	r6
 800bd6e:	1c41      	adds	r1, r0, #1
 800bd70:	d1c3      	bne.n	800bcfa <__sflush_r+0x3e>
 800bd72:	682b      	ldr	r3, [r5, #0]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d0c0      	beq.n	800bcfa <__sflush_r+0x3e>
 800bd78:	2b1d      	cmp	r3, #29
 800bd7a:	d001      	beq.n	800bd80 <__sflush_r+0xc4>
 800bd7c:	2b16      	cmp	r3, #22
 800bd7e:	d101      	bne.n	800bd84 <__sflush_r+0xc8>
 800bd80:	602f      	str	r7, [r5, #0]
 800bd82:	e7ad      	b.n	800bce0 <__sflush_r+0x24>
 800bd84:	89a3      	ldrh	r3, [r4, #12]
 800bd86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd8a:	81a3      	strh	r3, [r4, #12]
 800bd8c:	e7a9      	b.n	800bce2 <__sflush_r+0x26>
 800bd8e:	690f      	ldr	r7, [r1, #16]
 800bd90:	2f00      	cmp	r7, #0
 800bd92:	d0a5      	beq.n	800bce0 <__sflush_r+0x24>
 800bd94:	079b      	lsls	r3, r3, #30
 800bd96:	bf18      	it	ne
 800bd98:	2300      	movne	r3, #0
 800bd9a:	680e      	ldr	r6, [r1, #0]
 800bd9c:	bf08      	it	eq
 800bd9e:	694b      	ldreq	r3, [r1, #20]
 800bda0:	eba6 0807 	sub.w	r8, r6, r7
 800bda4:	600f      	str	r7, [r1, #0]
 800bda6:	608b      	str	r3, [r1, #8]
 800bda8:	f1b8 0f00 	cmp.w	r8, #0
 800bdac:	dd98      	ble.n	800bce0 <__sflush_r+0x24>
 800bdae:	4643      	mov	r3, r8
 800bdb0:	463a      	mov	r2, r7
 800bdb2:	4628      	mov	r0, r5
 800bdb4:	69e1      	ldr	r1, [r4, #28]
 800bdb6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bdb8:	47b0      	blx	r6
 800bdba:	2800      	cmp	r0, #0
 800bdbc:	dc06      	bgt.n	800bdcc <__sflush_r+0x110>
 800bdbe:	89a3      	ldrh	r3, [r4, #12]
 800bdc0:	f04f 30ff 	mov.w	r0, #4294967295
 800bdc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bdc8:	81a3      	strh	r3, [r4, #12]
 800bdca:	e78a      	b.n	800bce2 <__sflush_r+0x26>
 800bdcc:	4407      	add	r7, r0
 800bdce:	eba8 0800 	sub.w	r8, r8, r0
 800bdd2:	e7e9      	b.n	800bda8 <__sflush_r+0xec>
 800bdd4:	20400001 	.word	0x20400001

0800bdd8 <_fflush_r>:
 800bdd8:	b538      	push	{r3, r4, r5, lr}
 800bdda:	460c      	mov	r4, r1
 800bddc:	4605      	mov	r5, r0
 800bdde:	b118      	cbz	r0, 800bde8 <_fflush_r+0x10>
 800bde0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bde2:	b90b      	cbnz	r3, 800bde8 <_fflush_r+0x10>
 800bde4:	f000 f864 	bl	800beb0 <__sinit>
 800bde8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800bdec:	b1b8      	cbz	r0, 800be1e <_fflush_r+0x46>
 800bdee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bdf0:	07db      	lsls	r3, r3, #31
 800bdf2:	d404      	bmi.n	800bdfe <_fflush_r+0x26>
 800bdf4:	0581      	lsls	r1, r0, #22
 800bdf6:	d402      	bmi.n	800bdfe <_fflush_r+0x26>
 800bdf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bdfa:	f000 fb19 	bl	800c430 <__retarget_lock_acquire_recursive>
 800bdfe:	4628      	mov	r0, r5
 800be00:	4621      	mov	r1, r4
 800be02:	f7ff ff5b 	bl	800bcbc <__sflush_r>
 800be06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800be08:	4605      	mov	r5, r0
 800be0a:	07da      	lsls	r2, r3, #31
 800be0c:	d405      	bmi.n	800be1a <_fflush_r+0x42>
 800be0e:	89a3      	ldrh	r3, [r4, #12]
 800be10:	059b      	lsls	r3, r3, #22
 800be12:	d402      	bmi.n	800be1a <_fflush_r+0x42>
 800be14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be16:	f000 fb0c 	bl	800c432 <__retarget_lock_release_recursive>
 800be1a:	4628      	mov	r0, r5
 800be1c:	bd38      	pop	{r3, r4, r5, pc}
 800be1e:	4605      	mov	r5, r0
 800be20:	e7fb      	b.n	800be1a <_fflush_r+0x42>
	...

0800be24 <std>:
 800be24:	2300      	movs	r3, #0
 800be26:	b510      	push	{r4, lr}
 800be28:	4604      	mov	r4, r0
 800be2a:	e9c0 3300 	strd	r3, r3, [r0]
 800be2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800be32:	6083      	str	r3, [r0, #8]
 800be34:	8181      	strh	r1, [r0, #12]
 800be36:	6643      	str	r3, [r0, #100]	; 0x64
 800be38:	81c2      	strh	r2, [r0, #14]
 800be3a:	6183      	str	r3, [r0, #24]
 800be3c:	4619      	mov	r1, r3
 800be3e:	2208      	movs	r2, #8
 800be40:	305c      	adds	r0, #92	; 0x5c
 800be42:	f7fd fcff 	bl	8009844 <memset>
 800be46:	4b07      	ldr	r3, [pc, #28]	; (800be64 <std+0x40>)
 800be48:	61e4      	str	r4, [r4, #28]
 800be4a:	6223      	str	r3, [r4, #32]
 800be4c:	4b06      	ldr	r3, [pc, #24]	; (800be68 <std+0x44>)
 800be4e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800be52:	6263      	str	r3, [r4, #36]	; 0x24
 800be54:	4b05      	ldr	r3, [pc, #20]	; (800be6c <std+0x48>)
 800be56:	62a3      	str	r3, [r4, #40]	; 0x28
 800be58:	4b05      	ldr	r3, [pc, #20]	; (800be70 <std+0x4c>)
 800be5a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800be5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be60:	f000 bae4 	b.w	800c42c <__retarget_lock_init_recursive>
 800be64:	0800cf9d 	.word	0x0800cf9d
 800be68:	0800cfbf 	.word	0x0800cfbf
 800be6c:	0800cff7 	.word	0x0800cff7
 800be70:	0800d01b 	.word	0x0800d01b

0800be74 <_cleanup_r>:
 800be74:	4901      	ldr	r1, [pc, #4]	; (800be7c <_cleanup_r+0x8>)
 800be76:	f000 bab5 	b.w	800c3e4 <_fwalk_reent>
 800be7a:	bf00      	nop
 800be7c:	0800efc9 	.word	0x0800efc9

0800be80 <__sfp_lock_acquire>:
 800be80:	4801      	ldr	r0, [pc, #4]	; (800be88 <__sfp_lock_acquire+0x8>)
 800be82:	f000 bad5 	b.w	800c430 <__retarget_lock_acquire_recursive>
 800be86:	bf00      	nop
 800be88:	200012dc 	.word	0x200012dc

0800be8c <__sfp_lock_release>:
 800be8c:	4801      	ldr	r0, [pc, #4]	; (800be94 <__sfp_lock_release+0x8>)
 800be8e:	f000 bad0 	b.w	800c432 <__retarget_lock_release_recursive>
 800be92:	bf00      	nop
 800be94:	200012dc 	.word	0x200012dc

0800be98 <__sinit_lock_acquire>:
 800be98:	4801      	ldr	r0, [pc, #4]	; (800bea0 <__sinit_lock_acquire+0x8>)
 800be9a:	f000 bac9 	b.w	800c430 <__retarget_lock_acquire_recursive>
 800be9e:	bf00      	nop
 800bea0:	200012d7 	.word	0x200012d7

0800bea4 <__sinit_lock_release>:
 800bea4:	4801      	ldr	r0, [pc, #4]	; (800beac <__sinit_lock_release+0x8>)
 800bea6:	f000 bac4 	b.w	800c432 <__retarget_lock_release_recursive>
 800beaa:	bf00      	nop
 800beac:	200012d7 	.word	0x200012d7

0800beb0 <__sinit>:
 800beb0:	b510      	push	{r4, lr}
 800beb2:	4604      	mov	r4, r0
 800beb4:	f7ff fff0 	bl	800be98 <__sinit_lock_acquire>
 800beb8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800beba:	b11a      	cbz	r2, 800bec4 <__sinit+0x14>
 800bebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bec0:	f7ff bff0 	b.w	800bea4 <__sinit_lock_release>
 800bec4:	4b0d      	ldr	r3, [pc, #52]	; (800befc <__sinit+0x4c>)
 800bec6:	2104      	movs	r1, #4
 800bec8:	63e3      	str	r3, [r4, #60]	; 0x3c
 800beca:	2303      	movs	r3, #3
 800becc:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800bed0:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800bed4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800bed8:	6860      	ldr	r0, [r4, #4]
 800beda:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800bede:	f7ff ffa1 	bl	800be24 <std>
 800bee2:	2201      	movs	r2, #1
 800bee4:	2109      	movs	r1, #9
 800bee6:	68a0      	ldr	r0, [r4, #8]
 800bee8:	f7ff ff9c 	bl	800be24 <std>
 800beec:	2202      	movs	r2, #2
 800beee:	2112      	movs	r1, #18
 800bef0:	68e0      	ldr	r0, [r4, #12]
 800bef2:	f7ff ff97 	bl	800be24 <std>
 800bef6:	2301      	movs	r3, #1
 800bef8:	63a3      	str	r3, [r4, #56]	; 0x38
 800befa:	e7df      	b.n	800bebc <__sinit+0xc>
 800befc:	0800be75 	.word	0x0800be75

0800bf00 <__libc_fini_array>:
 800bf00:	b538      	push	{r3, r4, r5, lr}
 800bf02:	4d07      	ldr	r5, [pc, #28]	; (800bf20 <__libc_fini_array+0x20>)
 800bf04:	4c07      	ldr	r4, [pc, #28]	; (800bf24 <__libc_fini_array+0x24>)
 800bf06:	1b64      	subs	r4, r4, r5
 800bf08:	10a4      	asrs	r4, r4, #2
 800bf0a:	b91c      	cbnz	r4, 800bf14 <__libc_fini_array+0x14>
 800bf0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf10:	f003 bb36 	b.w	800f580 <_fini>
 800bf14:	3c01      	subs	r4, #1
 800bf16:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800bf1a:	4798      	blx	r3
 800bf1c:	e7f5      	b.n	800bf0a <__libc_fini_array+0xa>
 800bf1e:	bf00      	nop
 800bf20:	0800fe64 	.word	0x0800fe64
 800bf24:	0800fe68 	.word	0x0800fe68

0800bf28 <_malloc_trim_r>:
 800bf28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf2c:	4606      	mov	r6, r0
 800bf2e:	2008      	movs	r0, #8
 800bf30:	460c      	mov	r4, r1
 800bf32:	f7fd fd65 	bl	8009a00 <sysconf>
 800bf36:	4680      	mov	r8, r0
 800bf38:	4f22      	ldr	r7, [pc, #136]	; (800bfc4 <_malloc_trim_r+0x9c>)
 800bf3a:	4630      	mov	r0, r6
 800bf3c:	f7fd fc8a 	bl	8009854 <__malloc_lock>
 800bf40:	68bb      	ldr	r3, [r7, #8]
 800bf42:	685d      	ldr	r5, [r3, #4]
 800bf44:	f025 0503 	bic.w	r5, r5, #3
 800bf48:	1b2c      	subs	r4, r5, r4
 800bf4a:	3c11      	subs	r4, #17
 800bf4c:	4444      	add	r4, r8
 800bf4e:	fbb4 f4f8 	udiv	r4, r4, r8
 800bf52:	3c01      	subs	r4, #1
 800bf54:	fb08 f404 	mul.w	r4, r8, r4
 800bf58:	45a0      	cmp	r8, r4
 800bf5a:	dd05      	ble.n	800bf68 <_malloc_trim_r+0x40>
 800bf5c:	4630      	mov	r0, r6
 800bf5e:	f7fd fc7f 	bl	8009860 <__malloc_unlock>
 800bf62:	2000      	movs	r0, #0
 800bf64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf68:	2100      	movs	r1, #0
 800bf6a:	4630      	mov	r0, r6
 800bf6c:	f7f5 fcd4 	bl	8001918 <_sbrk_r>
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	442b      	add	r3, r5
 800bf74:	4298      	cmp	r0, r3
 800bf76:	d1f1      	bne.n	800bf5c <_malloc_trim_r+0x34>
 800bf78:	4630      	mov	r0, r6
 800bf7a:	4261      	negs	r1, r4
 800bf7c:	f7f5 fccc 	bl	8001918 <_sbrk_r>
 800bf80:	3001      	adds	r0, #1
 800bf82:	d110      	bne.n	800bfa6 <_malloc_trim_r+0x7e>
 800bf84:	2100      	movs	r1, #0
 800bf86:	4630      	mov	r0, r6
 800bf88:	f7f5 fcc6 	bl	8001918 <_sbrk_r>
 800bf8c:	68ba      	ldr	r2, [r7, #8]
 800bf8e:	1a83      	subs	r3, r0, r2
 800bf90:	2b0f      	cmp	r3, #15
 800bf92:	dde3      	ble.n	800bf5c <_malloc_trim_r+0x34>
 800bf94:	490c      	ldr	r1, [pc, #48]	; (800bfc8 <_malloc_trim_r+0xa0>)
 800bf96:	f043 0301 	orr.w	r3, r3, #1
 800bf9a:	6809      	ldr	r1, [r1, #0]
 800bf9c:	6053      	str	r3, [r2, #4]
 800bf9e:	1a40      	subs	r0, r0, r1
 800bfa0:	490a      	ldr	r1, [pc, #40]	; (800bfcc <_malloc_trim_r+0xa4>)
 800bfa2:	6008      	str	r0, [r1, #0]
 800bfa4:	e7da      	b.n	800bf5c <_malloc_trim_r+0x34>
 800bfa6:	68bb      	ldr	r3, [r7, #8]
 800bfa8:	4a08      	ldr	r2, [pc, #32]	; (800bfcc <_malloc_trim_r+0xa4>)
 800bfaa:	1b2d      	subs	r5, r5, r4
 800bfac:	f045 0501 	orr.w	r5, r5, #1
 800bfb0:	605d      	str	r5, [r3, #4]
 800bfb2:	6813      	ldr	r3, [r2, #0]
 800bfb4:	4630      	mov	r0, r6
 800bfb6:	1b1c      	subs	r4, r3, r4
 800bfb8:	6014      	str	r4, [r2, #0]
 800bfba:	f7fd fc51 	bl	8009860 <__malloc_unlock>
 800bfbe:	2001      	movs	r0, #1
 800bfc0:	e7d0      	b.n	800bf64 <_malloc_trim_r+0x3c>
 800bfc2:	bf00      	nop
 800bfc4:	20000458 	.word	0x20000458
 800bfc8:	20000860 	.word	0x20000860
 800bfcc:	20000f84 	.word	0x20000f84

0800bfd0 <_free_r>:
 800bfd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfd2:	4605      	mov	r5, r0
 800bfd4:	460f      	mov	r7, r1
 800bfd6:	2900      	cmp	r1, #0
 800bfd8:	f000 80b1 	beq.w	800c13e <_free_r+0x16e>
 800bfdc:	f7fd fc3a 	bl	8009854 <__malloc_lock>
 800bfe0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800bfe4:	4856      	ldr	r0, [pc, #344]	; (800c140 <_free_r+0x170>)
 800bfe6:	f022 0401 	bic.w	r4, r2, #1
 800bfea:	f1a7 0308 	sub.w	r3, r7, #8
 800bfee:	eb03 0c04 	add.w	ip, r3, r4
 800bff2:	6881      	ldr	r1, [r0, #8]
 800bff4:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800bff8:	4561      	cmp	r1, ip
 800bffa:	f026 0603 	bic.w	r6, r6, #3
 800bffe:	f002 0201 	and.w	r2, r2, #1
 800c002:	d11b      	bne.n	800c03c <_free_r+0x6c>
 800c004:	4434      	add	r4, r6
 800c006:	b93a      	cbnz	r2, 800c018 <_free_r+0x48>
 800c008:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800c00c:	1a9b      	subs	r3, r3, r2
 800c00e:	4414      	add	r4, r2
 800c010:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800c014:	60ca      	str	r2, [r1, #12]
 800c016:	6091      	str	r1, [r2, #8]
 800c018:	f044 0201 	orr.w	r2, r4, #1
 800c01c:	605a      	str	r2, [r3, #4]
 800c01e:	6083      	str	r3, [r0, #8]
 800c020:	4b48      	ldr	r3, [pc, #288]	; (800c144 <_free_r+0x174>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	42a3      	cmp	r3, r4
 800c026:	d804      	bhi.n	800c032 <_free_r+0x62>
 800c028:	4b47      	ldr	r3, [pc, #284]	; (800c148 <_free_r+0x178>)
 800c02a:	4628      	mov	r0, r5
 800c02c:	6819      	ldr	r1, [r3, #0]
 800c02e:	f7ff ff7b 	bl	800bf28 <_malloc_trim_r>
 800c032:	4628      	mov	r0, r5
 800c034:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c038:	f7fd bc12 	b.w	8009860 <__malloc_unlock>
 800c03c:	f8cc 6004 	str.w	r6, [ip, #4]
 800c040:	2a00      	cmp	r2, #0
 800c042:	d138      	bne.n	800c0b6 <_free_r+0xe6>
 800c044:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800c048:	f100 0708 	add.w	r7, r0, #8
 800c04c:	1a5b      	subs	r3, r3, r1
 800c04e:	440c      	add	r4, r1
 800c050:	6899      	ldr	r1, [r3, #8]
 800c052:	42b9      	cmp	r1, r7
 800c054:	d031      	beq.n	800c0ba <_free_r+0xea>
 800c056:	68df      	ldr	r7, [r3, #12]
 800c058:	60cf      	str	r7, [r1, #12]
 800c05a:	60b9      	str	r1, [r7, #8]
 800c05c:	eb0c 0106 	add.w	r1, ip, r6
 800c060:	6849      	ldr	r1, [r1, #4]
 800c062:	07c9      	lsls	r1, r1, #31
 800c064:	d40b      	bmi.n	800c07e <_free_r+0xae>
 800c066:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800c06a:	4434      	add	r4, r6
 800c06c:	bb3a      	cbnz	r2, 800c0be <_free_r+0xee>
 800c06e:	4e37      	ldr	r6, [pc, #220]	; (800c14c <_free_r+0x17c>)
 800c070:	42b1      	cmp	r1, r6
 800c072:	d124      	bne.n	800c0be <_free_r+0xee>
 800c074:	2201      	movs	r2, #1
 800c076:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c07a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800c07e:	f044 0101 	orr.w	r1, r4, #1
 800c082:	6059      	str	r1, [r3, #4]
 800c084:	511c      	str	r4, [r3, r4]
 800c086:	2a00      	cmp	r2, #0
 800c088:	d1d3      	bne.n	800c032 <_free_r+0x62>
 800c08a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800c08e:	d21b      	bcs.n	800c0c8 <_free_r+0xf8>
 800c090:	0961      	lsrs	r1, r4, #5
 800c092:	08e2      	lsrs	r2, r4, #3
 800c094:	2401      	movs	r4, #1
 800c096:	408c      	lsls	r4, r1
 800c098:	6841      	ldr	r1, [r0, #4]
 800c09a:	3201      	adds	r2, #1
 800c09c:	430c      	orrs	r4, r1
 800c09e:	6044      	str	r4, [r0, #4]
 800c0a0:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800c0a4:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800c0a8:	3908      	subs	r1, #8
 800c0aa:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800c0ae:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800c0b2:	60e3      	str	r3, [r4, #12]
 800c0b4:	e7bd      	b.n	800c032 <_free_r+0x62>
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	e7d0      	b.n	800c05c <_free_r+0x8c>
 800c0ba:	2201      	movs	r2, #1
 800c0bc:	e7ce      	b.n	800c05c <_free_r+0x8c>
 800c0be:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800c0c2:	60ce      	str	r6, [r1, #12]
 800c0c4:	60b1      	str	r1, [r6, #8]
 800c0c6:	e7da      	b.n	800c07e <_free_r+0xae>
 800c0c8:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800c0cc:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800c0d0:	d214      	bcs.n	800c0fc <_free_r+0x12c>
 800c0d2:	09a2      	lsrs	r2, r4, #6
 800c0d4:	3238      	adds	r2, #56	; 0x38
 800c0d6:	1c51      	adds	r1, r2, #1
 800c0d8:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800c0dc:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800c0e0:	428e      	cmp	r6, r1
 800c0e2:	d125      	bne.n	800c130 <_free_r+0x160>
 800c0e4:	2401      	movs	r4, #1
 800c0e6:	1092      	asrs	r2, r2, #2
 800c0e8:	fa04 f202 	lsl.w	r2, r4, r2
 800c0ec:	6844      	ldr	r4, [r0, #4]
 800c0ee:	4322      	orrs	r2, r4
 800c0f0:	6042      	str	r2, [r0, #4]
 800c0f2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800c0f6:	60b3      	str	r3, [r6, #8]
 800c0f8:	60cb      	str	r3, [r1, #12]
 800c0fa:	e79a      	b.n	800c032 <_free_r+0x62>
 800c0fc:	2a14      	cmp	r2, #20
 800c0fe:	d801      	bhi.n	800c104 <_free_r+0x134>
 800c100:	325b      	adds	r2, #91	; 0x5b
 800c102:	e7e8      	b.n	800c0d6 <_free_r+0x106>
 800c104:	2a54      	cmp	r2, #84	; 0x54
 800c106:	d802      	bhi.n	800c10e <_free_r+0x13e>
 800c108:	0b22      	lsrs	r2, r4, #12
 800c10a:	326e      	adds	r2, #110	; 0x6e
 800c10c:	e7e3      	b.n	800c0d6 <_free_r+0x106>
 800c10e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800c112:	d802      	bhi.n	800c11a <_free_r+0x14a>
 800c114:	0be2      	lsrs	r2, r4, #15
 800c116:	3277      	adds	r2, #119	; 0x77
 800c118:	e7dd      	b.n	800c0d6 <_free_r+0x106>
 800c11a:	f240 5154 	movw	r1, #1364	; 0x554
 800c11e:	428a      	cmp	r2, r1
 800c120:	bf96      	itet	ls
 800c122:	0ca2      	lsrls	r2, r4, #18
 800c124:	227e      	movhi	r2, #126	; 0x7e
 800c126:	327c      	addls	r2, #124	; 0x7c
 800c128:	e7d5      	b.n	800c0d6 <_free_r+0x106>
 800c12a:	6889      	ldr	r1, [r1, #8]
 800c12c:	428e      	cmp	r6, r1
 800c12e:	d004      	beq.n	800c13a <_free_r+0x16a>
 800c130:	684a      	ldr	r2, [r1, #4]
 800c132:	f022 0203 	bic.w	r2, r2, #3
 800c136:	42a2      	cmp	r2, r4
 800c138:	d8f7      	bhi.n	800c12a <_free_r+0x15a>
 800c13a:	68ce      	ldr	r6, [r1, #12]
 800c13c:	e7d9      	b.n	800c0f2 <_free_r+0x122>
 800c13e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c140:	20000458 	.word	0x20000458
 800c144:	20000864 	.word	0x20000864
 800c148:	20000fb4 	.word	0x20000fb4
 800c14c:	20000460 	.word	0x20000460

0800c150 <__sfvwrite_r>:
 800c150:	6893      	ldr	r3, [r2, #8]
 800c152:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c156:	4606      	mov	r6, r0
 800c158:	460c      	mov	r4, r1
 800c15a:	4690      	mov	r8, r2
 800c15c:	b91b      	cbnz	r3, 800c166 <__sfvwrite_r+0x16>
 800c15e:	2000      	movs	r0, #0
 800c160:	b003      	add	sp, #12
 800c162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c166:	898b      	ldrh	r3, [r1, #12]
 800c168:	0718      	lsls	r0, r3, #28
 800c16a:	d550      	bpl.n	800c20e <__sfvwrite_r+0xbe>
 800c16c:	690b      	ldr	r3, [r1, #16]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d04d      	beq.n	800c20e <__sfvwrite_r+0xbe>
 800c172:	89a3      	ldrh	r3, [r4, #12]
 800c174:	f8d8 7000 	ldr.w	r7, [r8]
 800c178:	f013 0902 	ands.w	r9, r3, #2
 800c17c:	d16c      	bne.n	800c258 <__sfvwrite_r+0x108>
 800c17e:	f013 0301 	ands.w	r3, r3, #1
 800c182:	f000 809c 	beq.w	800c2be <__sfvwrite_r+0x16e>
 800c186:	4648      	mov	r0, r9
 800c188:	46ca      	mov	sl, r9
 800c18a:	46cb      	mov	fp, r9
 800c18c:	f1bb 0f00 	cmp.w	fp, #0
 800c190:	f000 8103 	beq.w	800c39a <__sfvwrite_r+0x24a>
 800c194:	b950      	cbnz	r0, 800c1ac <__sfvwrite_r+0x5c>
 800c196:	465a      	mov	r2, fp
 800c198:	210a      	movs	r1, #10
 800c19a:	4650      	mov	r0, sl
 800c19c:	f000 f9b6 	bl	800c50c <memchr>
 800c1a0:	2800      	cmp	r0, #0
 800c1a2:	f000 80ff 	beq.w	800c3a4 <__sfvwrite_r+0x254>
 800c1a6:	3001      	adds	r0, #1
 800c1a8:	eba0 090a 	sub.w	r9, r0, sl
 800c1ac:	6820      	ldr	r0, [r4, #0]
 800c1ae:	6921      	ldr	r1, [r4, #16]
 800c1b0:	45d9      	cmp	r9, fp
 800c1b2:	464a      	mov	r2, r9
 800c1b4:	bf28      	it	cs
 800c1b6:	465a      	movcs	r2, fp
 800c1b8:	4288      	cmp	r0, r1
 800c1ba:	6963      	ldr	r3, [r4, #20]
 800c1bc:	f240 80f5 	bls.w	800c3aa <__sfvwrite_r+0x25a>
 800c1c0:	68a5      	ldr	r5, [r4, #8]
 800c1c2:	441d      	add	r5, r3
 800c1c4:	42aa      	cmp	r2, r5
 800c1c6:	f340 80f0 	ble.w	800c3aa <__sfvwrite_r+0x25a>
 800c1ca:	4651      	mov	r1, sl
 800c1cc:	462a      	mov	r2, r5
 800c1ce:	f000 f9b9 	bl	800c544 <memmove>
 800c1d2:	6823      	ldr	r3, [r4, #0]
 800c1d4:	4621      	mov	r1, r4
 800c1d6:	442b      	add	r3, r5
 800c1d8:	4630      	mov	r0, r6
 800c1da:	6023      	str	r3, [r4, #0]
 800c1dc:	f7ff fdfc 	bl	800bdd8 <_fflush_r>
 800c1e0:	2800      	cmp	r0, #0
 800c1e2:	d167      	bne.n	800c2b4 <__sfvwrite_r+0x164>
 800c1e4:	ebb9 0905 	subs.w	r9, r9, r5
 800c1e8:	f040 80f7 	bne.w	800c3da <__sfvwrite_r+0x28a>
 800c1ec:	4621      	mov	r1, r4
 800c1ee:	4630      	mov	r0, r6
 800c1f0:	f7ff fdf2 	bl	800bdd8 <_fflush_r>
 800c1f4:	2800      	cmp	r0, #0
 800c1f6:	d15d      	bne.n	800c2b4 <__sfvwrite_r+0x164>
 800c1f8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800c1fc:	44aa      	add	sl, r5
 800c1fe:	ebab 0b05 	sub.w	fp, fp, r5
 800c202:	1b55      	subs	r5, r2, r5
 800c204:	f8c8 5008 	str.w	r5, [r8, #8]
 800c208:	2d00      	cmp	r5, #0
 800c20a:	d1bf      	bne.n	800c18c <__sfvwrite_r+0x3c>
 800c20c:	e7a7      	b.n	800c15e <__sfvwrite_r+0xe>
 800c20e:	4621      	mov	r1, r4
 800c210:	4630      	mov	r0, r6
 800c212:	f7fe fe9d 	bl	800af50 <__swsetup_r>
 800c216:	2800      	cmp	r0, #0
 800c218:	d0ab      	beq.n	800c172 <__sfvwrite_r+0x22>
 800c21a:	f04f 30ff 	mov.w	r0, #4294967295
 800c21e:	e79f      	b.n	800c160 <__sfvwrite_r+0x10>
 800c220:	e9d7 b900 	ldrd	fp, r9, [r7]
 800c224:	3708      	adds	r7, #8
 800c226:	f1b9 0f00 	cmp.w	r9, #0
 800c22a:	d0f9      	beq.n	800c220 <__sfvwrite_r+0xd0>
 800c22c:	45d1      	cmp	r9, sl
 800c22e:	464b      	mov	r3, r9
 800c230:	465a      	mov	r2, fp
 800c232:	bf28      	it	cs
 800c234:	4653      	movcs	r3, sl
 800c236:	4630      	mov	r0, r6
 800c238:	69e1      	ldr	r1, [r4, #28]
 800c23a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c23c:	47a8      	blx	r5
 800c23e:	2800      	cmp	r0, #0
 800c240:	dd38      	ble.n	800c2b4 <__sfvwrite_r+0x164>
 800c242:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c246:	4483      	add	fp, r0
 800c248:	eba9 0900 	sub.w	r9, r9, r0
 800c24c:	1a18      	subs	r0, r3, r0
 800c24e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c252:	2800      	cmp	r0, #0
 800c254:	d1e7      	bne.n	800c226 <__sfvwrite_r+0xd6>
 800c256:	e782      	b.n	800c15e <__sfvwrite_r+0xe>
 800c258:	f04f 0b00 	mov.w	fp, #0
 800c25c:	f8df a180 	ldr.w	sl, [pc, #384]	; 800c3e0 <__sfvwrite_r+0x290>
 800c260:	46d9      	mov	r9, fp
 800c262:	e7e0      	b.n	800c226 <__sfvwrite_r+0xd6>
 800c264:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800c268:	3708      	adds	r7, #8
 800c26a:	f1ba 0f00 	cmp.w	sl, #0
 800c26e:	d0f9      	beq.n	800c264 <__sfvwrite_r+0x114>
 800c270:	89a3      	ldrh	r3, [r4, #12]
 800c272:	68a2      	ldr	r2, [r4, #8]
 800c274:	0599      	lsls	r1, r3, #22
 800c276:	6820      	ldr	r0, [r4, #0]
 800c278:	d563      	bpl.n	800c342 <__sfvwrite_r+0x1f2>
 800c27a:	4552      	cmp	r2, sl
 800c27c:	d836      	bhi.n	800c2ec <__sfvwrite_r+0x19c>
 800c27e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800c282:	d033      	beq.n	800c2ec <__sfvwrite_r+0x19c>
 800c284:	6921      	ldr	r1, [r4, #16]
 800c286:	6965      	ldr	r5, [r4, #20]
 800c288:	eba0 0b01 	sub.w	fp, r0, r1
 800c28c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c290:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c294:	f10b 0201 	add.w	r2, fp, #1
 800c298:	106d      	asrs	r5, r5, #1
 800c29a:	4452      	add	r2, sl
 800c29c:	4295      	cmp	r5, r2
 800c29e:	bf38      	it	cc
 800c2a0:	4615      	movcc	r5, r2
 800c2a2:	055b      	lsls	r3, r3, #21
 800c2a4:	d53d      	bpl.n	800c322 <__sfvwrite_r+0x1d2>
 800c2a6:	4629      	mov	r1, r5
 800c2a8:	4630      	mov	r0, r6
 800c2aa:	f7fd f889 	bl	80093c0 <_malloc_r>
 800c2ae:	b948      	cbnz	r0, 800c2c4 <__sfvwrite_r+0x174>
 800c2b0:	230c      	movs	r3, #12
 800c2b2:	6033      	str	r3, [r6, #0]
 800c2b4:	89a3      	ldrh	r3, [r4, #12]
 800c2b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2ba:	81a3      	strh	r3, [r4, #12]
 800c2bc:	e7ad      	b.n	800c21a <__sfvwrite_r+0xca>
 800c2be:	4699      	mov	r9, r3
 800c2c0:	469a      	mov	sl, r3
 800c2c2:	e7d2      	b.n	800c26a <__sfvwrite_r+0x11a>
 800c2c4:	465a      	mov	r2, fp
 800c2c6:	6921      	ldr	r1, [r4, #16]
 800c2c8:	9001      	str	r0, [sp, #4]
 800c2ca:	f000 f92d 	bl	800c528 <memcpy>
 800c2ce:	89a2      	ldrh	r2, [r4, #12]
 800c2d0:	9b01      	ldr	r3, [sp, #4]
 800c2d2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800c2d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800c2da:	81a2      	strh	r2, [r4, #12]
 800c2dc:	4652      	mov	r2, sl
 800c2de:	6123      	str	r3, [r4, #16]
 800c2e0:	6165      	str	r5, [r4, #20]
 800c2e2:	445b      	add	r3, fp
 800c2e4:	eba5 050b 	sub.w	r5, r5, fp
 800c2e8:	6023      	str	r3, [r4, #0]
 800c2ea:	60a5      	str	r5, [r4, #8]
 800c2ec:	4552      	cmp	r2, sl
 800c2ee:	bf28      	it	cs
 800c2f0:	4652      	movcs	r2, sl
 800c2f2:	4655      	mov	r5, sl
 800c2f4:	4649      	mov	r1, r9
 800c2f6:	6820      	ldr	r0, [r4, #0]
 800c2f8:	9201      	str	r2, [sp, #4]
 800c2fa:	f000 f923 	bl	800c544 <memmove>
 800c2fe:	68a3      	ldr	r3, [r4, #8]
 800c300:	9a01      	ldr	r2, [sp, #4]
 800c302:	1a9b      	subs	r3, r3, r2
 800c304:	60a3      	str	r3, [r4, #8]
 800c306:	6823      	ldr	r3, [r4, #0]
 800c308:	441a      	add	r2, r3
 800c30a:	6022      	str	r2, [r4, #0]
 800c30c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800c310:	44a9      	add	r9, r5
 800c312:	ebaa 0a05 	sub.w	sl, sl, r5
 800c316:	1b45      	subs	r5, r0, r5
 800c318:	f8c8 5008 	str.w	r5, [r8, #8]
 800c31c:	2d00      	cmp	r5, #0
 800c31e:	d1a4      	bne.n	800c26a <__sfvwrite_r+0x11a>
 800c320:	e71d      	b.n	800c15e <__sfvwrite_r+0xe>
 800c322:	462a      	mov	r2, r5
 800c324:	4630      	mov	r0, r6
 800c326:	f000 fc5b 	bl	800cbe0 <_realloc_r>
 800c32a:	4603      	mov	r3, r0
 800c32c:	2800      	cmp	r0, #0
 800c32e:	d1d5      	bne.n	800c2dc <__sfvwrite_r+0x18c>
 800c330:	4630      	mov	r0, r6
 800c332:	6921      	ldr	r1, [r4, #16]
 800c334:	f7ff fe4c 	bl	800bfd0 <_free_r>
 800c338:	89a3      	ldrh	r3, [r4, #12]
 800c33a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c33e:	81a3      	strh	r3, [r4, #12]
 800c340:	e7b6      	b.n	800c2b0 <__sfvwrite_r+0x160>
 800c342:	6923      	ldr	r3, [r4, #16]
 800c344:	4283      	cmp	r3, r0
 800c346:	d302      	bcc.n	800c34e <__sfvwrite_r+0x1fe>
 800c348:	6961      	ldr	r1, [r4, #20]
 800c34a:	4551      	cmp	r1, sl
 800c34c:	d915      	bls.n	800c37a <__sfvwrite_r+0x22a>
 800c34e:	4552      	cmp	r2, sl
 800c350:	bf28      	it	cs
 800c352:	4652      	movcs	r2, sl
 800c354:	4615      	mov	r5, r2
 800c356:	4649      	mov	r1, r9
 800c358:	f000 f8f4 	bl	800c544 <memmove>
 800c35c:	68a3      	ldr	r3, [r4, #8]
 800c35e:	6822      	ldr	r2, [r4, #0]
 800c360:	1b5b      	subs	r3, r3, r5
 800c362:	442a      	add	r2, r5
 800c364:	60a3      	str	r3, [r4, #8]
 800c366:	6022      	str	r2, [r4, #0]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d1cf      	bne.n	800c30c <__sfvwrite_r+0x1bc>
 800c36c:	4621      	mov	r1, r4
 800c36e:	4630      	mov	r0, r6
 800c370:	f7ff fd32 	bl	800bdd8 <_fflush_r>
 800c374:	2800      	cmp	r0, #0
 800c376:	d0c9      	beq.n	800c30c <__sfvwrite_r+0x1bc>
 800c378:	e79c      	b.n	800c2b4 <__sfvwrite_r+0x164>
 800c37a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800c37e:	459a      	cmp	sl, r3
 800c380:	bf38      	it	cc
 800c382:	4653      	movcc	r3, sl
 800c384:	fb93 f3f1 	sdiv	r3, r3, r1
 800c388:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c38a:	434b      	muls	r3, r1
 800c38c:	464a      	mov	r2, r9
 800c38e:	4630      	mov	r0, r6
 800c390:	69e1      	ldr	r1, [r4, #28]
 800c392:	47a8      	blx	r5
 800c394:	1e05      	subs	r5, r0, #0
 800c396:	dcb9      	bgt.n	800c30c <__sfvwrite_r+0x1bc>
 800c398:	e78c      	b.n	800c2b4 <__sfvwrite_r+0x164>
 800c39a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c39e:	2000      	movs	r0, #0
 800c3a0:	3708      	adds	r7, #8
 800c3a2:	e6f3      	b.n	800c18c <__sfvwrite_r+0x3c>
 800c3a4:	f10b 0901 	add.w	r9, fp, #1
 800c3a8:	e700      	b.n	800c1ac <__sfvwrite_r+0x5c>
 800c3aa:	4293      	cmp	r3, r2
 800c3ac:	dc08      	bgt.n	800c3c0 <__sfvwrite_r+0x270>
 800c3ae:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c3b0:	4652      	mov	r2, sl
 800c3b2:	4630      	mov	r0, r6
 800c3b4:	69e1      	ldr	r1, [r4, #28]
 800c3b6:	47a8      	blx	r5
 800c3b8:	1e05      	subs	r5, r0, #0
 800c3ba:	f73f af13 	bgt.w	800c1e4 <__sfvwrite_r+0x94>
 800c3be:	e779      	b.n	800c2b4 <__sfvwrite_r+0x164>
 800c3c0:	4651      	mov	r1, sl
 800c3c2:	9201      	str	r2, [sp, #4]
 800c3c4:	f000 f8be 	bl	800c544 <memmove>
 800c3c8:	9a01      	ldr	r2, [sp, #4]
 800c3ca:	68a3      	ldr	r3, [r4, #8]
 800c3cc:	4615      	mov	r5, r2
 800c3ce:	1a9b      	subs	r3, r3, r2
 800c3d0:	60a3      	str	r3, [r4, #8]
 800c3d2:	6823      	ldr	r3, [r4, #0]
 800c3d4:	4413      	add	r3, r2
 800c3d6:	6023      	str	r3, [r4, #0]
 800c3d8:	e704      	b.n	800c1e4 <__sfvwrite_r+0x94>
 800c3da:	2001      	movs	r0, #1
 800c3dc:	e70c      	b.n	800c1f8 <__sfvwrite_r+0xa8>
 800c3de:	bf00      	nop
 800c3e0:	7ffffc00 	.word	0x7ffffc00

0800c3e4 <_fwalk_reent>:
 800c3e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3e8:	4606      	mov	r6, r0
 800c3ea:	4688      	mov	r8, r1
 800c3ec:	2700      	movs	r7, #0
 800c3ee:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800c3f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c3f6:	f1b9 0901 	subs.w	r9, r9, #1
 800c3fa:	d505      	bpl.n	800c408 <_fwalk_reent+0x24>
 800c3fc:	6824      	ldr	r4, [r4, #0]
 800c3fe:	2c00      	cmp	r4, #0
 800c400:	d1f7      	bne.n	800c3f2 <_fwalk_reent+0xe>
 800c402:	4638      	mov	r0, r7
 800c404:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c408:	89ab      	ldrh	r3, [r5, #12]
 800c40a:	2b01      	cmp	r3, #1
 800c40c:	d907      	bls.n	800c41e <_fwalk_reent+0x3a>
 800c40e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c412:	3301      	adds	r3, #1
 800c414:	d003      	beq.n	800c41e <_fwalk_reent+0x3a>
 800c416:	4629      	mov	r1, r5
 800c418:	4630      	mov	r0, r6
 800c41a:	47c0      	blx	r8
 800c41c:	4307      	orrs	r7, r0
 800c41e:	3568      	adds	r5, #104	; 0x68
 800c420:	e7e9      	b.n	800c3f6 <_fwalk_reent+0x12>
	...

0800c424 <_localeconv_r>:
 800c424:	4800      	ldr	r0, [pc, #0]	; (800c428 <_localeconv_r+0x4>)
 800c426:	4770      	bx	lr
 800c428:	2000095c 	.word	0x2000095c

0800c42c <__retarget_lock_init_recursive>:
 800c42c:	4770      	bx	lr

0800c42e <__retarget_lock_close_recursive>:
 800c42e:	4770      	bx	lr

0800c430 <__retarget_lock_acquire_recursive>:
 800c430:	4770      	bx	lr

0800c432 <__retarget_lock_release_recursive>:
 800c432:	4770      	bx	lr

0800c434 <__swhatbuf_r>:
 800c434:	b570      	push	{r4, r5, r6, lr}
 800c436:	460e      	mov	r6, r1
 800c438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c43c:	4614      	mov	r4, r2
 800c43e:	2900      	cmp	r1, #0
 800c440:	461d      	mov	r5, r3
 800c442:	b096      	sub	sp, #88	; 0x58
 800c444:	da09      	bge.n	800c45a <__swhatbuf_r+0x26>
 800c446:	2200      	movs	r2, #0
 800c448:	89b3      	ldrh	r3, [r6, #12]
 800c44a:	602a      	str	r2, [r5, #0]
 800c44c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c450:	d116      	bne.n	800c480 <__swhatbuf_r+0x4c>
 800c452:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c456:	6023      	str	r3, [r4, #0]
 800c458:	e015      	b.n	800c486 <__swhatbuf_r+0x52>
 800c45a:	466a      	mov	r2, sp
 800c45c:	f002 fe88 	bl	800f170 <_fstat_r>
 800c460:	2800      	cmp	r0, #0
 800c462:	dbf0      	blt.n	800c446 <__swhatbuf_r+0x12>
 800c464:	9a01      	ldr	r2, [sp, #4]
 800c466:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c46a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c46e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c472:	425a      	negs	r2, r3
 800c474:	415a      	adcs	r2, r3
 800c476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c47a:	602a      	str	r2, [r5, #0]
 800c47c:	6023      	str	r3, [r4, #0]
 800c47e:	e002      	b.n	800c486 <__swhatbuf_r+0x52>
 800c480:	2340      	movs	r3, #64	; 0x40
 800c482:	4610      	mov	r0, r2
 800c484:	6023      	str	r3, [r4, #0]
 800c486:	b016      	add	sp, #88	; 0x58
 800c488:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c48c <__smakebuf_r>:
 800c48c:	898b      	ldrh	r3, [r1, #12]
 800c48e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c490:	079d      	lsls	r5, r3, #30
 800c492:	4606      	mov	r6, r0
 800c494:	460c      	mov	r4, r1
 800c496:	d507      	bpl.n	800c4a8 <__smakebuf_r+0x1c>
 800c498:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800c49c:	6023      	str	r3, [r4, #0]
 800c49e:	6123      	str	r3, [r4, #16]
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	6163      	str	r3, [r4, #20]
 800c4a4:	b002      	add	sp, #8
 800c4a6:	bd70      	pop	{r4, r5, r6, pc}
 800c4a8:	466a      	mov	r2, sp
 800c4aa:	ab01      	add	r3, sp, #4
 800c4ac:	f7ff ffc2 	bl	800c434 <__swhatbuf_r>
 800c4b0:	9900      	ldr	r1, [sp, #0]
 800c4b2:	4605      	mov	r5, r0
 800c4b4:	4630      	mov	r0, r6
 800c4b6:	f7fc ff83 	bl	80093c0 <_malloc_r>
 800c4ba:	b948      	cbnz	r0, 800c4d0 <__smakebuf_r+0x44>
 800c4bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4c0:	059a      	lsls	r2, r3, #22
 800c4c2:	d4ef      	bmi.n	800c4a4 <__smakebuf_r+0x18>
 800c4c4:	f023 0303 	bic.w	r3, r3, #3
 800c4c8:	f043 0302 	orr.w	r3, r3, #2
 800c4cc:	81a3      	strh	r3, [r4, #12]
 800c4ce:	e7e3      	b.n	800c498 <__smakebuf_r+0xc>
 800c4d0:	4b0d      	ldr	r3, [pc, #52]	; (800c508 <__smakebuf_r+0x7c>)
 800c4d2:	63f3      	str	r3, [r6, #60]	; 0x3c
 800c4d4:	89a3      	ldrh	r3, [r4, #12]
 800c4d6:	6020      	str	r0, [r4, #0]
 800c4d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c4dc:	81a3      	strh	r3, [r4, #12]
 800c4de:	9b00      	ldr	r3, [sp, #0]
 800c4e0:	6120      	str	r0, [r4, #16]
 800c4e2:	6163      	str	r3, [r4, #20]
 800c4e4:	9b01      	ldr	r3, [sp, #4]
 800c4e6:	b15b      	cbz	r3, 800c500 <__smakebuf_r+0x74>
 800c4e8:	4630      	mov	r0, r6
 800c4ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c4ee:	f002 fe51 	bl	800f194 <_isatty_r>
 800c4f2:	b128      	cbz	r0, 800c500 <__smakebuf_r+0x74>
 800c4f4:	89a3      	ldrh	r3, [r4, #12]
 800c4f6:	f023 0303 	bic.w	r3, r3, #3
 800c4fa:	f043 0301 	orr.w	r3, r3, #1
 800c4fe:	81a3      	strh	r3, [r4, #12]
 800c500:	89a0      	ldrh	r0, [r4, #12]
 800c502:	4305      	orrs	r5, r0
 800c504:	81a5      	strh	r5, [r4, #12]
 800c506:	e7cd      	b.n	800c4a4 <__smakebuf_r+0x18>
 800c508:	0800be75 	.word	0x0800be75

0800c50c <memchr>:
 800c50c:	4603      	mov	r3, r0
 800c50e:	b510      	push	{r4, lr}
 800c510:	b2c9      	uxtb	r1, r1
 800c512:	4402      	add	r2, r0
 800c514:	4293      	cmp	r3, r2
 800c516:	4618      	mov	r0, r3
 800c518:	d101      	bne.n	800c51e <memchr+0x12>
 800c51a:	2000      	movs	r0, #0
 800c51c:	e003      	b.n	800c526 <memchr+0x1a>
 800c51e:	7804      	ldrb	r4, [r0, #0]
 800c520:	3301      	adds	r3, #1
 800c522:	428c      	cmp	r4, r1
 800c524:	d1f6      	bne.n	800c514 <memchr+0x8>
 800c526:	bd10      	pop	{r4, pc}

0800c528 <memcpy>:
 800c528:	440a      	add	r2, r1
 800c52a:	4291      	cmp	r1, r2
 800c52c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c530:	d100      	bne.n	800c534 <memcpy+0xc>
 800c532:	4770      	bx	lr
 800c534:	b510      	push	{r4, lr}
 800c536:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c53a:	4291      	cmp	r1, r2
 800c53c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c540:	d1f9      	bne.n	800c536 <memcpy+0xe>
 800c542:	bd10      	pop	{r4, pc}

0800c544 <memmove>:
 800c544:	4288      	cmp	r0, r1
 800c546:	b510      	push	{r4, lr}
 800c548:	eb01 0402 	add.w	r4, r1, r2
 800c54c:	d902      	bls.n	800c554 <memmove+0x10>
 800c54e:	4284      	cmp	r4, r0
 800c550:	4623      	mov	r3, r4
 800c552:	d807      	bhi.n	800c564 <memmove+0x20>
 800c554:	1e43      	subs	r3, r0, #1
 800c556:	42a1      	cmp	r1, r4
 800c558:	d008      	beq.n	800c56c <memmove+0x28>
 800c55a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c55e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c562:	e7f8      	b.n	800c556 <memmove+0x12>
 800c564:	4601      	mov	r1, r0
 800c566:	4402      	add	r2, r0
 800c568:	428a      	cmp	r2, r1
 800c56a:	d100      	bne.n	800c56e <memmove+0x2a>
 800c56c:	bd10      	pop	{r4, pc}
 800c56e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c572:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c576:	e7f7      	b.n	800c568 <memmove+0x24>

0800c578 <_Balloc>:
 800c578:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800c57a:	b570      	push	{r4, r5, r6, lr}
 800c57c:	4605      	mov	r5, r0
 800c57e:	460c      	mov	r4, r1
 800c580:	b17b      	cbz	r3, 800c5a2 <_Balloc+0x2a>
 800c582:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800c584:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800c588:	b9a0      	cbnz	r0, 800c5b4 <_Balloc+0x3c>
 800c58a:	2101      	movs	r1, #1
 800c58c:	fa01 f604 	lsl.w	r6, r1, r4
 800c590:	1d72      	adds	r2, r6, #5
 800c592:	4628      	mov	r0, r5
 800c594:	0092      	lsls	r2, r2, #2
 800c596:	f002 fcd9 	bl	800ef4c <_calloc_r>
 800c59a:	b148      	cbz	r0, 800c5b0 <_Balloc+0x38>
 800c59c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800c5a0:	e00b      	b.n	800c5ba <_Balloc+0x42>
 800c5a2:	2221      	movs	r2, #33	; 0x21
 800c5a4:	2104      	movs	r1, #4
 800c5a6:	f002 fcd1 	bl	800ef4c <_calloc_r>
 800c5aa:	64e8      	str	r0, [r5, #76]	; 0x4c
 800c5ac:	2800      	cmp	r0, #0
 800c5ae:	d1e8      	bne.n	800c582 <_Balloc+0xa>
 800c5b0:	2000      	movs	r0, #0
 800c5b2:	bd70      	pop	{r4, r5, r6, pc}
 800c5b4:	6802      	ldr	r2, [r0, #0]
 800c5b6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c5c0:	e7f7      	b.n	800c5b2 <_Balloc+0x3a>

0800c5c2 <_Bfree>:
 800c5c2:	b131      	cbz	r1, 800c5d2 <_Bfree+0x10>
 800c5c4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800c5c6:	684a      	ldr	r2, [r1, #4]
 800c5c8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c5cc:	6008      	str	r0, [r1, #0]
 800c5ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800c5d2:	4770      	bx	lr

0800c5d4 <__multadd>:
 800c5d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c5d8:	4698      	mov	r8, r3
 800c5da:	460c      	mov	r4, r1
 800c5dc:	2300      	movs	r3, #0
 800c5de:	690e      	ldr	r6, [r1, #16]
 800c5e0:	4607      	mov	r7, r0
 800c5e2:	f101 0014 	add.w	r0, r1, #20
 800c5e6:	6805      	ldr	r5, [r0, #0]
 800c5e8:	3301      	adds	r3, #1
 800c5ea:	b2a9      	uxth	r1, r5
 800c5ec:	fb02 8101 	mla	r1, r2, r1, r8
 800c5f0:	0c2d      	lsrs	r5, r5, #16
 800c5f2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c5f6:	fb02 c505 	mla	r5, r2, r5, ip
 800c5fa:	b289      	uxth	r1, r1
 800c5fc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c600:	429e      	cmp	r6, r3
 800c602:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c606:	f840 1b04 	str.w	r1, [r0], #4
 800c60a:	dcec      	bgt.n	800c5e6 <__multadd+0x12>
 800c60c:	f1b8 0f00 	cmp.w	r8, #0
 800c610:	d022      	beq.n	800c658 <__multadd+0x84>
 800c612:	68a3      	ldr	r3, [r4, #8]
 800c614:	42b3      	cmp	r3, r6
 800c616:	dc19      	bgt.n	800c64c <__multadd+0x78>
 800c618:	6861      	ldr	r1, [r4, #4]
 800c61a:	4638      	mov	r0, r7
 800c61c:	3101      	adds	r1, #1
 800c61e:	f7ff ffab 	bl	800c578 <_Balloc>
 800c622:	4605      	mov	r5, r0
 800c624:	b928      	cbnz	r0, 800c632 <__multadd+0x5e>
 800c626:	4602      	mov	r2, r0
 800c628:	21b5      	movs	r1, #181	; 0xb5
 800c62a:	4b0d      	ldr	r3, [pc, #52]	; (800c660 <__multadd+0x8c>)
 800c62c:	480d      	ldr	r0, [pc, #52]	; (800c664 <__multadd+0x90>)
 800c62e:	f002 fc6f 	bl	800ef10 <__assert_func>
 800c632:	6922      	ldr	r2, [r4, #16]
 800c634:	f104 010c 	add.w	r1, r4, #12
 800c638:	3202      	adds	r2, #2
 800c63a:	0092      	lsls	r2, r2, #2
 800c63c:	300c      	adds	r0, #12
 800c63e:	f7ff ff73 	bl	800c528 <memcpy>
 800c642:	4621      	mov	r1, r4
 800c644:	4638      	mov	r0, r7
 800c646:	f7ff ffbc 	bl	800c5c2 <_Bfree>
 800c64a:	462c      	mov	r4, r5
 800c64c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c650:	3601      	adds	r6, #1
 800c652:	f8c3 8014 	str.w	r8, [r3, #20]
 800c656:	6126      	str	r6, [r4, #16]
 800c658:	4620      	mov	r0, r4
 800c65a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c65e:	bf00      	nop
 800c660:	0800faf9 	.word	0x0800faf9
 800c664:	0800fb69 	.word	0x0800fb69

0800c668 <__hi0bits>:
 800c668:	0c02      	lsrs	r2, r0, #16
 800c66a:	0412      	lsls	r2, r2, #16
 800c66c:	4603      	mov	r3, r0
 800c66e:	b9ca      	cbnz	r2, 800c6a4 <__hi0bits+0x3c>
 800c670:	0403      	lsls	r3, r0, #16
 800c672:	2010      	movs	r0, #16
 800c674:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c678:	bf04      	itt	eq
 800c67a:	021b      	lsleq	r3, r3, #8
 800c67c:	3008      	addeq	r0, #8
 800c67e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c682:	bf04      	itt	eq
 800c684:	011b      	lsleq	r3, r3, #4
 800c686:	3004      	addeq	r0, #4
 800c688:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c68c:	bf04      	itt	eq
 800c68e:	009b      	lsleq	r3, r3, #2
 800c690:	3002      	addeq	r0, #2
 800c692:	2b00      	cmp	r3, #0
 800c694:	db05      	blt.n	800c6a2 <__hi0bits+0x3a>
 800c696:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800c69a:	f100 0001 	add.w	r0, r0, #1
 800c69e:	bf08      	it	eq
 800c6a0:	2020      	moveq	r0, #32
 800c6a2:	4770      	bx	lr
 800c6a4:	2000      	movs	r0, #0
 800c6a6:	e7e5      	b.n	800c674 <__hi0bits+0xc>

0800c6a8 <__lo0bits>:
 800c6a8:	6803      	ldr	r3, [r0, #0]
 800c6aa:	4602      	mov	r2, r0
 800c6ac:	f013 0007 	ands.w	r0, r3, #7
 800c6b0:	d00b      	beq.n	800c6ca <__lo0bits+0x22>
 800c6b2:	07d9      	lsls	r1, r3, #31
 800c6b4:	d422      	bmi.n	800c6fc <__lo0bits+0x54>
 800c6b6:	0798      	lsls	r0, r3, #30
 800c6b8:	bf49      	itett	mi
 800c6ba:	085b      	lsrmi	r3, r3, #1
 800c6bc:	089b      	lsrpl	r3, r3, #2
 800c6be:	2001      	movmi	r0, #1
 800c6c0:	6013      	strmi	r3, [r2, #0]
 800c6c2:	bf5c      	itt	pl
 800c6c4:	2002      	movpl	r0, #2
 800c6c6:	6013      	strpl	r3, [r2, #0]
 800c6c8:	4770      	bx	lr
 800c6ca:	b299      	uxth	r1, r3
 800c6cc:	b909      	cbnz	r1, 800c6d2 <__lo0bits+0x2a>
 800c6ce:	2010      	movs	r0, #16
 800c6d0:	0c1b      	lsrs	r3, r3, #16
 800c6d2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c6d6:	bf04      	itt	eq
 800c6d8:	0a1b      	lsreq	r3, r3, #8
 800c6da:	3008      	addeq	r0, #8
 800c6dc:	0719      	lsls	r1, r3, #28
 800c6de:	bf04      	itt	eq
 800c6e0:	091b      	lsreq	r3, r3, #4
 800c6e2:	3004      	addeq	r0, #4
 800c6e4:	0799      	lsls	r1, r3, #30
 800c6e6:	bf04      	itt	eq
 800c6e8:	089b      	lsreq	r3, r3, #2
 800c6ea:	3002      	addeq	r0, #2
 800c6ec:	07d9      	lsls	r1, r3, #31
 800c6ee:	d403      	bmi.n	800c6f8 <__lo0bits+0x50>
 800c6f0:	085b      	lsrs	r3, r3, #1
 800c6f2:	f100 0001 	add.w	r0, r0, #1
 800c6f6:	d003      	beq.n	800c700 <__lo0bits+0x58>
 800c6f8:	6013      	str	r3, [r2, #0]
 800c6fa:	4770      	bx	lr
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	4770      	bx	lr
 800c700:	2020      	movs	r0, #32
 800c702:	4770      	bx	lr

0800c704 <__i2b>:
 800c704:	b510      	push	{r4, lr}
 800c706:	460c      	mov	r4, r1
 800c708:	2101      	movs	r1, #1
 800c70a:	f7ff ff35 	bl	800c578 <_Balloc>
 800c70e:	4602      	mov	r2, r0
 800c710:	b928      	cbnz	r0, 800c71e <__i2b+0x1a>
 800c712:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c716:	4b04      	ldr	r3, [pc, #16]	; (800c728 <__i2b+0x24>)
 800c718:	4804      	ldr	r0, [pc, #16]	; (800c72c <__i2b+0x28>)
 800c71a:	f002 fbf9 	bl	800ef10 <__assert_func>
 800c71e:	2301      	movs	r3, #1
 800c720:	6144      	str	r4, [r0, #20]
 800c722:	6103      	str	r3, [r0, #16]
 800c724:	bd10      	pop	{r4, pc}
 800c726:	bf00      	nop
 800c728:	0800faf9 	.word	0x0800faf9
 800c72c:	0800fb69 	.word	0x0800fb69

0800c730 <__multiply>:
 800c730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c734:	4614      	mov	r4, r2
 800c736:	690a      	ldr	r2, [r1, #16]
 800c738:	6923      	ldr	r3, [r4, #16]
 800c73a:	460d      	mov	r5, r1
 800c73c:	429a      	cmp	r2, r3
 800c73e:	bfbe      	ittt	lt
 800c740:	460b      	movlt	r3, r1
 800c742:	4625      	movlt	r5, r4
 800c744:	461c      	movlt	r4, r3
 800c746:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800c74a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c74e:	68ab      	ldr	r3, [r5, #8]
 800c750:	6869      	ldr	r1, [r5, #4]
 800c752:	eb0a 0709 	add.w	r7, sl, r9
 800c756:	42bb      	cmp	r3, r7
 800c758:	b085      	sub	sp, #20
 800c75a:	bfb8      	it	lt
 800c75c:	3101      	addlt	r1, #1
 800c75e:	f7ff ff0b 	bl	800c578 <_Balloc>
 800c762:	b930      	cbnz	r0, 800c772 <__multiply+0x42>
 800c764:	4602      	mov	r2, r0
 800c766:	f240 115d 	movw	r1, #349	; 0x15d
 800c76a:	4b41      	ldr	r3, [pc, #260]	; (800c870 <__multiply+0x140>)
 800c76c:	4841      	ldr	r0, [pc, #260]	; (800c874 <__multiply+0x144>)
 800c76e:	f002 fbcf 	bl	800ef10 <__assert_func>
 800c772:	f100 0614 	add.w	r6, r0, #20
 800c776:	4633      	mov	r3, r6
 800c778:	2200      	movs	r2, #0
 800c77a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800c77e:	4543      	cmp	r3, r8
 800c780:	d31e      	bcc.n	800c7c0 <__multiply+0x90>
 800c782:	f105 0c14 	add.w	ip, r5, #20
 800c786:	f104 0314 	add.w	r3, r4, #20
 800c78a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800c78e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800c792:	9202      	str	r2, [sp, #8]
 800c794:	ebac 0205 	sub.w	r2, ip, r5
 800c798:	3a15      	subs	r2, #21
 800c79a:	f022 0203 	bic.w	r2, r2, #3
 800c79e:	3204      	adds	r2, #4
 800c7a0:	f105 0115 	add.w	r1, r5, #21
 800c7a4:	458c      	cmp	ip, r1
 800c7a6:	bf38      	it	cc
 800c7a8:	2204      	movcc	r2, #4
 800c7aa:	9201      	str	r2, [sp, #4]
 800c7ac:	9a02      	ldr	r2, [sp, #8]
 800c7ae:	9303      	str	r3, [sp, #12]
 800c7b0:	429a      	cmp	r2, r3
 800c7b2:	d808      	bhi.n	800c7c6 <__multiply+0x96>
 800c7b4:	2f00      	cmp	r7, #0
 800c7b6:	dc55      	bgt.n	800c864 <__multiply+0x134>
 800c7b8:	6107      	str	r7, [r0, #16]
 800c7ba:	b005      	add	sp, #20
 800c7bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7c0:	f843 2b04 	str.w	r2, [r3], #4
 800c7c4:	e7db      	b.n	800c77e <__multiply+0x4e>
 800c7c6:	f8b3 a000 	ldrh.w	sl, [r3]
 800c7ca:	f1ba 0f00 	cmp.w	sl, #0
 800c7ce:	d020      	beq.n	800c812 <__multiply+0xe2>
 800c7d0:	46b1      	mov	r9, r6
 800c7d2:	2200      	movs	r2, #0
 800c7d4:	f105 0e14 	add.w	lr, r5, #20
 800c7d8:	f85e 4b04 	ldr.w	r4, [lr], #4
 800c7dc:	f8d9 b000 	ldr.w	fp, [r9]
 800c7e0:	b2a1      	uxth	r1, r4
 800c7e2:	fa1f fb8b 	uxth.w	fp, fp
 800c7e6:	fb0a b101 	mla	r1, sl, r1, fp
 800c7ea:	4411      	add	r1, r2
 800c7ec:	f8d9 2000 	ldr.w	r2, [r9]
 800c7f0:	0c24      	lsrs	r4, r4, #16
 800c7f2:	0c12      	lsrs	r2, r2, #16
 800c7f4:	fb0a 2404 	mla	r4, sl, r4, r2
 800c7f8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800c7fc:	b289      	uxth	r1, r1
 800c7fe:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800c802:	45f4      	cmp	ip, lr
 800c804:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800c808:	f849 1b04 	str.w	r1, [r9], #4
 800c80c:	d8e4      	bhi.n	800c7d8 <__multiply+0xa8>
 800c80e:	9901      	ldr	r1, [sp, #4]
 800c810:	5072      	str	r2, [r6, r1]
 800c812:	9a03      	ldr	r2, [sp, #12]
 800c814:	3304      	adds	r3, #4
 800c816:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c81a:	f1b9 0f00 	cmp.w	r9, #0
 800c81e:	d01f      	beq.n	800c860 <__multiply+0x130>
 800c820:	46b6      	mov	lr, r6
 800c822:	f04f 0a00 	mov.w	sl, #0
 800c826:	6834      	ldr	r4, [r6, #0]
 800c828:	f105 0114 	add.w	r1, r5, #20
 800c82c:	880a      	ldrh	r2, [r1, #0]
 800c82e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c832:	b2a4      	uxth	r4, r4
 800c834:	fb09 b202 	mla	r2, r9, r2, fp
 800c838:	4492      	add	sl, r2
 800c83a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c83e:	f84e 4b04 	str.w	r4, [lr], #4
 800c842:	f851 4b04 	ldr.w	r4, [r1], #4
 800c846:	f8be 2000 	ldrh.w	r2, [lr]
 800c84a:	0c24      	lsrs	r4, r4, #16
 800c84c:	fb09 2404 	mla	r4, r9, r4, r2
 800c850:	458c      	cmp	ip, r1
 800c852:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800c856:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800c85a:	d8e7      	bhi.n	800c82c <__multiply+0xfc>
 800c85c:	9a01      	ldr	r2, [sp, #4]
 800c85e:	50b4      	str	r4, [r6, r2]
 800c860:	3604      	adds	r6, #4
 800c862:	e7a3      	b.n	800c7ac <__multiply+0x7c>
 800c864:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d1a5      	bne.n	800c7b8 <__multiply+0x88>
 800c86c:	3f01      	subs	r7, #1
 800c86e:	e7a1      	b.n	800c7b4 <__multiply+0x84>
 800c870:	0800faf9 	.word	0x0800faf9
 800c874:	0800fb69 	.word	0x0800fb69

0800c878 <__pow5mult>:
 800c878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c87c:	4615      	mov	r5, r2
 800c87e:	f012 0203 	ands.w	r2, r2, #3
 800c882:	4606      	mov	r6, r0
 800c884:	460f      	mov	r7, r1
 800c886:	d007      	beq.n	800c898 <__pow5mult+0x20>
 800c888:	4c1a      	ldr	r4, [pc, #104]	; (800c8f4 <__pow5mult+0x7c>)
 800c88a:	3a01      	subs	r2, #1
 800c88c:	2300      	movs	r3, #0
 800c88e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c892:	f7ff fe9f 	bl	800c5d4 <__multadd>
 800c896:	4607      	mov	r7, r0
 800c898:	10ad      	asrs	r5, r5, #2
 800c89a:	d027      	beq.n	800c8ec <__pow5mult+0x74>
 800c89c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800c89e:	b944      	cbnz	r4, 800c8b2 <__pow5mult+0x3a>
 800c8a0:	f240 2171 	movw	r1, #625	; 0x271
 800c8a4:	4630      	mov	r0, r6
 800c8a6:	f7ff ff2d 	bl	800c704 <__i2b>
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	4604      	mov	r4, r0
 800c8ae:	64b0      	str	r0, [r6, #72]	; 0x48
 800c8b0:	6003      	str	r3, [r0, #0]
 800c8b2:	f04f 0900 	mov.w	r9, #0
 800c8b6:	07eb      	lsls	r3, r5, #31
 800c8b8:	d50a      	bpl.n	800c8d0 <__pow5mult+0x58>
 800c8ba:	4639      	mov	r1, r7
 800c8bc:	4622      	mov	r2, r4
 800c8be:	4630      	mov	r0, r6
 800c8c0:	f7ff ff36 	bl	800c730 <__multiply>
 800c8c4:	4680      	mov	r8, r0
 800c8c6:	4639      	mov	r1, r7
 800c8c8:	4630      	mov	r0, r6
 800c8ca:	f7ff fe7a 	bl	800c5c2 <_Bfree>
 800c8ce:	4647      	mov	r7, r8
 800c8d0:	106d      	asrs	r5, r5, #1
 800c8d2:	d00b      	beq.n	800c8ec <__pow5mult+0x74>
 800c8d4:	6820      	ldr	r0, [r4, #0]
 800c8d6:	b938      	cbnz	r0, 800c8e8 <__pow5mult+0x70>
 800c8d8:	4622      	mov	r2, r4
 800c8da:	4621      	mov	r1, r4
 800c8dc:	4630      	mov	r0, r6
 800c8de:	f7ff ff27 	bl	800c730 <__multiply>
 800c8e2:	6020      	str	r0, [r4, #0]
 800c8e4:	f8c0 9000 	str.w	r9, [r0]
 800c8e8:	4604      	mov	r4, r0
 800c8ea:	e7e4      	b.n	800c8b6 <__pow5mult+0x3e>
 800c8ec:	4638      	mov	r0, r7
 800c8ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8f2:	bf00      	nop
 800c8f4:	0800fcc0 	.word	0x0800fcc0

0800c8f8 <__lshift>:
 800c8f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8fc:	460c      	mov	r4, r1
 800c8fe:	4607      	mov	r7, r0
 800c900:	4691      	mov	r9, r2
 800c902:	6923      	ldr	r3, [r4, #16]
 800c904:	6849      	ldr	r1, [r1, #4]
 800c906:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c90a:	68a3      	ldr	r3, [r4, #8]
 800c90c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c910:	f108 0601 	add.w	r6, r8, #1
 800c914:	42b3      	cmp	r3, r6
 800c916:	db0b      	blt.n	800c930 <__lshift+0x38>
 800c918:	4638      	mov	r0, r7
 800c91a:	f7ff fe2d 	bl	800c578 <_Balloc>
 800c91e:	4605      	mov	r5, r0
 800c920:	b948      	cbnz	r0, 800c936 <__lshift+0x3e>
 800c922:	4602      	mov	r2, r0
 800c924:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c928:	4b27      	ldr	r3, [pc, #156]	; (800c9c8 <__lshift+0xd0>)
 800c92a:	4828      	ldr	r0, [pc, #160]	; (800c9cc <__lshift+0xd4>)
 800c92c:	f002 faf0 	bl	800ef10 <__assert_func>
 800c930:	3101      	adds	r1, #1
 800c932:	005b      	lsls	r3, r3, #1
 800c934:	e7ee      	b.n	800c914 <__lshift+0x1c>
 800c936:	2300      	movs	r3, #0
 800c938:	f100 0114 	add.w	r1, r0, #20
 800c93c:	f100 0210 	add.w	r2, r0, #16
 800c940:	4618      	mov	r0, r3
 800c942:	4553      	cmp	r3, sl
 800c944:	db33      	blt.n	800c9ae <__lshift+0xb6>
 800c946:	6920      	ldr	r0, [r4, #16]
 800c948:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c94c:	f104 0314 	add.w	r3, r4, #20
 800c950:	f019 091f 	ands.w	r9, r9, #31
 800c954:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c958:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c95c:	d02b      	beq.n	800c9b6 <__lshift+0xbe>
 800c95e:	468a      	mov	sl, r1
 800c960:	2200      	movs	r2, #0
 800c962:	f1c9 0e20 	rsb	lr, r9, #32
 800c966:	6818      	ldr	r0, [r3, #0]
 800c968:	fa00 f009 	lsl.w	r0, r0, r9
 800c96c:	4302      	orrs	r2, r0
 800c96e:	f84a 2b04 	str.w	r2, [sl], #4
 800c972:	f853 2b04 	ldr.w	r2, [r3], #4
 800c976:	459c      	cmp	ip, r3
 800c978:	fa22 f20e 	lsr.w	r2, r2, lr
 800c97c:	d8f3      	bhi.n	800c966 <__lshift+0x6e>
 800c97e:	ebac 0304 	sub.w	r3, ip, r4
 800c982:	3b15      	subs	r3, #21
 800c984:	f023 0303 	bic.w	r3, r3, #3
 800c988:	3304      	adds	r3, #4
 800c98a:	f104 0015 	add.w	r0, r4, #21
 800c98e:	4584      	cmp	ip, r0
 800c990:	bf38      	it	cc
 800c992:	2304      	movcc	r3, #4
 800c994:	50ca      	str	r2, [r1, r3]
 800c996:	b10a      	cbz	r2, 800c99c <__lshift+0xa4>
 800c998:	f108 0602 	add.w	r6, r8, #2
 800c99c:	3e01      	subs	r6, #1
 800c99e:	4638      	mov	r0, r7
 800c9a0:	4621      	mov	r1, r4
 800c9a2:	612e      	str	r6, [r5, #16]
 800c9a4:	f7ff fe0d 	bl	800c5c2 <_Bfree>
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9ae:	f842 0f04 	str.w	r0, [r2, #4]!
 800c9b2:	3301      	adds	r3, #1
 800c9b4:	e7c5      	b.n	800c942 <__lshift+0x4a>
 800c9b6:	3904      	subs	r1, #4
 800c9b8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c9bc:	459c      	cmp	ip, r3
 800c9be:	f841 2f04 	str.w	r2, [r1, #4]!
 800c9c2:	d8f9      	bhi.n	800c9b8 <__lshift+0xc0>
 800c9c4:	e7ea      	b.n	800c99c <__lshift+0xa4>
 800c9c6:	bf00      	nop
 800c9c8:	0800faf9 	.word	0x0800faf9
 800c9cc:	0800fb69 	.word	0x0800fb69

0800c9d0 <__mcmp>:
 800c9d0:	4603      	mov	r3, r0
 800c9d2:	690a      	ldr	r2, [r1, #16]
 800c9d4:	6900      	ldr	r0, [r0, #16]
 800c9d6:	b530      	push	{r4, r5, lr}
 800c9d8:	1a80      	subs	r0, r0, r2
 800c9da:	d10d      	bne.n	800c9f8 <__mcmp+0x28>
 800c9dc:	3314      	adds	r3, #20
 800c9de:	3114      	adds	r1, #20
 800c9e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c9e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c9e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c9ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c9f0:	4295      	cmp	r5, r2
 800c9f2:	d002      	beq.n	800c9fa <__mcmp+0x2a>
 800c9f4:	d304      	bcc.n	800ca00 <__mcmp+0x30>
 800c9f6:	2001      	movs	r0, #1
 800c9f8:	bd30      	pop	{r4, r5, pc}
 800c9fa:	42a3      	cmp	r3, r4
 800c9fc:	d3f4      	bcc.n	800c9e8 <__mcmp+0x18>
 800c9fe:	e7fb      	b.n	800c9f8 <__mcmp+0x28>
 800ca00:	f04f 30ff 	mov.w	r0, #4294967295
 800ca04:	e7f8      	b.n	800c9f8 <__mcmp+0x28>
	...

0800ca08 <__mdiff>:
 800ca08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca0c:	460c      	mov	r4, r1
 800ca0e:	4606      	mov	r6, r0
 800ca10:	4611      	mov	r1, r2
 800ca12:	4620      	mov	r0, r4
 800ca14:	4692      	mov	sl, r2
 800ca16:	f7ff ffdb 	bl	800c9d0 <__mcmp>
 800ca1a:	1e05      	subs	r5, r0, #0
 800ca1c:	d111      	bne.n	800ca42 <__mdiff+0x3a>
 800ca1e:	4629      	mov	r1, r5
 800ca20:	4630      	mov	r0, r6
 800ca22:	f7ff fda9 	bl	800c578 <_Balloc>
 800ca26:	4602      	mov	r2, r0
 800ca28:	b928      	cbnz	r0, 800ca36 <__mdiff+0x2e>
 800ca2a:	f240 2132 	movw	r1, #562	; 0x232
 800ca2e:	4b3c      	ldr	r3, [pc, #240]	; (800cb20 <__mdiff+0x118>)
 800ca30:	483c      	ldr	r0, [pc, #240]	; (800cb24 <__mdiff+0x11c>)
 800ca32:	f002 fa6d 	bl	800ef10 <__assert_func>
 800ca36:	2301      	movs	r3, #1
 800ca38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ca3c:	4610      	mov	r0, r2
 800ca3e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca42:	bfa4      	itt	ge
 800ca44:	4653      	movge	r3, sl
 800ca46:	46a2      	movge	sl, r4
 800ca48:	4630      	mov	r0, r6
 800ca4a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800ca4e:	bfa6      	itte	ge
 800ca50:	461c      	movge	r4, r3
 800ca52:	2500      	movge	r5, #0
 800ca54:	2501      	movlt	r5, #1
 800ca56:	f7ff fd8f 	bl	800c578 <_Balloc>
 800ca5a:	4602      	mov	r2, r0
 800ca5c:	b918      	cbnz	r0, 800ca66 <__mdiff+0x5e>
 800ca5e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ca62:	4b2f      	ldr	r3, [pc, #188]	; (800cb20 <__mdiff+0x118>)
 800ca64:	e7e4      	b.n	800ca30 <__mdiff+0x28>
 800ca66:	f100 0814 	add.w	r8, r0, #20
 800ca6a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800ca6e:	60c5      	str	r5, [r0, #12]
 800ca70:	f04f 0c00 	mov.w	ip, #0
 800ca74:	f10a 0514 	add.w	r5, sl, #20
 800ca78:	f10a 0010 	add.w	r0, sl, #16
 800ca7c:	46c2      	mov	sl, r8
 800ca7e:	6926      	ldr	r6, [r4, #16]
 800ca80:	f104 0914 	add.w	r9, r4, #20
 800ca84:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800ca88:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ca8c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800ca90:	f859 3b04 	ldr.w	r3, [r9], #4
 800ca94:	fa1f f18b 	uxth.w	r1, fp
 800ca98:	4461      	add	r1, ip
 800ca9a:	fa1f fc83 	uxth.w	ip, r3
 800ca9e:	0c1b      	lsrs	r3, r3, #16
 800caa0:	eba1 010c 	sub.w	r1, r1, ip
 800caa4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800caa8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800caac:	b289      	uxth	r1, r1
 800caae:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800cab2:	454e      	cmp	r6, r9
 800cab4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cab8:	f84a 3b04 	str.w	r3, [sl], #4
 800cabc:	d8e6      	bhi.n	800ca8c <__mdiff+0x84>
 800cabe:	1b33      	subs	r3, r6, r4
 800cac0:	3b15      	subs	r3, #21
 800cac2:	f023 0303 	bic.w	r3, r3, #3
 800cac6:	3415      	adds	r4, #21
 800cac8:	3304      	adds	r3, #4
 800caca:	42a6      	cmp	r6, r4
 800cacc:	bf38      	it	cc
 800cace:	2304      	movcc	r3, #4
 800cad0:	441d      	add	r5, r3
 800cad2:	4443      	add	r3, r8
 800cad4:	461e      	mov	r6, r3
 800cad6:	462c      	mov	r4, r5
 800cad8:	4574      	cmp	r4, lr
 800cada:	d30e      	bcc.n	800cafa <__mdiff+0xf2>
 800cadc:	f10e 0103 	add.w	r1, lr, #3
 800cae0:	1b49      	subs	r1, r1, r5
 800cae2:	f021 0103 	bic.w	r1, r1, #3
 800cae6:	3d03      	subs	r5, #3
 800cae8:	45ae      	cmp	lr, r5
 800caea:	bf38      	it	cc
 800caec:	2100      	movcc	r1, #0
 800caee:	4419      	add	r1, r3
 800caf0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800caf4:	b18b      	cbz	r3, 800cb1a <__mdiff+0x112>
 800caf6:	6117      	str	r7, [r2, #16]
 800caf8:	e7a0      	b.n	800ca3c <__mdiff+0x34>
 800cafa:	f854 8b04 	ldr.w	r8, [r4], #4
 800cafe:	fa1f f188 	uxth.w	r1, r8
 800cb02:	4461      	add	r1, ip
 800cb04:	1408      	asrs	r0, r1, #16
 800cb06:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800cb0a:	b289      	uxth	r1, r1
 800cb0c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cb10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cb14:	f846 1b04 	str.w	r1, [r6], #4
 800cb18:	e7de      	b.n	800cad8 <__mdiff+0xd0>
 800cb1a:	3f01      	subs	r7, #1
 800cb1c:	e7e8      	b.n	800caf0 <__mdiff+0xe8>
 800cb1e:	bf00      	nop
 800cb20:	0800faf9 	.word	0x0800faf9
 800cb24:	0800fb69 	.word	0x0800fb69

0800cb28 <__d2b>:
 800cb28:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800cb2c:	2101      	movs	r1, #1
 800cb2e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800cb32:	4690      	mov	r8, r2
 800cb34:	461d      	mov	r5, r3
 800cb36:	f7ff fd1f 	bl	800c578 <_Balloc>
 800cb3a:	4604      	mov	r4, r0
 800cb3c:	b930      	cbnz	r0, 800cb4c <__d2b+0x24>
 800cb3e:	4602      	mov	r2, r0
 800cb40:	f240 310a 	movw	r1, #778	; 0x30a
 800cb44:	4b24      	ldr	r3, [pc, #144]	; (800cbd8 <__d2b+0xb0>)
 800cb46:	4825      	ldr	r0, [pc, #148]	; (800cbdc <__d2b+0xb4>)
 800cb48:	f002 f9e2 	bl	800ef10 <__assert_func>
 800cb4c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800cb50:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800cb54:	bb2d      	cbnz	r5, 800cba2 <__d2b+0x7a>
 800cb56:	9301      	str	r3, [sp, #4]
 800cb58:	f1b8 0300 	subs.w	r3, r8, #0
 800cb5c:	d026      	beq.n	800cbac <__d2b+0x84>
 800cb5e:	4668      	mov	r0, sp
 800cb60:	9300      	str	r3, [sp, #0]
 800cb62:	f7ff fda1 	bl	800c6a8 <__lo0bits>
 800cb66:	9900      	ldr	r1, [sp, #0]
 800cb68:	b1f0      	cbz	r0, 800cba8 <__d2b+0x80>
 800cb6a:	9a01      	ldr	r2, [sp, #4]
 800cb6c:	f1c0 0320 	rsb	r3, r0, #32
 800cb70:	fa02 f303 	lsl.w	r3, r2, r3
 800cb74:	430b      	orrs	r3, r1
 800cb76:	40c2      	lsrs	r2, r0
 800cb78:	6163      	str	r3, [r4, #20]
 800cb7a:	9201      	str	r2, [sp, #4]
 800cb7c:	9b01      	ldr	r3, [sp, #4]
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	bf14      	ite	ne
 800cb82:	2102      	movne	r1, #2
 800cb84:	2101      	moveq	r1, #1
 800cb86:	61a3      	str	r3, [r4, #24]
 800cb88:	6121      	str	r1, [r4, #16]
 800cb8a:	b1c5      	cbz	r5, 800cbbe <__d2b+0x96>
 800cb8c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cb90:	4405      	add	r5, r0
 800cb92:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cb96:	603d      	str	r5, [r7, #0]
 800cb98:	6030      	str	r0, [r6, #0]
 800cb9a:	4620      	mov	r0, r4
 800cb9c:	b002      	add	sp, #8
 800cb9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cba2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cba6:	e7d6      	b.n	800cb56 <__d2b+0x2e>
 800cba8:	6161      	str	r1, [r4, #20]
 800cbaa:	e7e7      	b.n	800cb7c <__d2b+0x54>
 800cbac:	a801      	add	r0, sp, #4
 800cbae:	f7ff fd7b 	bl	800c6a8 <__lo0bits>
 800cbb2:	2101      	movs	r1, #1
 800cbb4:	9b01      	ldr	r3, [sp, #4]
 800cbb6:	6121      	str	r1, [r4, #16]
 800cbb8:	6163      	str	r3, [r4, #20]
 800cbba:	3020      	adds	r0, #32
 800cbbc:	e7e5      	b.n	800cb8a <__d2b+0x62>
 800cbbe:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800cbc2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cbc6:	6038      	str	r0, [r7, #0]
 800cbc8:	6918      	ldr	r0, [r3, #16]
 800cbca:	f7ff fd4d 	bl	800c668 <__hi0bits>
 800cbce:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800cbd2:	6031      	str	r1, [r6, #0]
 800cbd4:	e7e1      	b.n	800cb9a <__d2b+0x72>
 800cbd6:	bf00      	nop
 800cbd8:	0800faf9 	.word	0x0800faf9
 800cbdc:	0800fb69 	.word	0x0800fb69

0800cbe0 <_realloc_r>:
 800cbe0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbe4:	460c      	mov	r4, r1
 800cbe6:	4681      	mov	r9, r0
 800cbe8:	4611      	mov	r1, r2
 800cbea:	b924      	cbnz	r4, 800cbf6 <_realloc_r+0x16>
 800cbec:	b003      	add	sp, #12
 800cbee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbf2:	f7fc bbe5 	b.w	80093c0 <_malloc_r>
 800cbf6:	9201      	str	r2, [sp, #4]
 800cbf8:	f7fc fe2c 	bl	8009854 <__malloc_lock>
 800cbfc:	9901      	ldr	r1, [sp, #4]
 800cbfe:	f101 080b 	add.w	r8, r1, #11
 800cc02:	f1b8 0f16 	cmp.w	r8, #22
 800cc06:	d90b      	bls.n	800cc20 <_realloc_r+0x40>
 800cc08:	f038 0807 	bics.w	r8, r8, #7
 800cc0c:	d50a      	bpl.n	800cc24 <_realloc_r+0x44>
 800cc0e:	230c      	movs	r3, #12
 800cc10:	f04f 0b00 	mov.w	fp, #0
 800cc14:	f8c9 3000 	str.w	r3, [r9]
 800cc18:	4658      	mov	r0, fp
 800cc1a:	b003      	add	sp, #12
 800cc1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc20:	f04f 0810 	mov.w	r8, #16
 800cc24:	4588      	cmp	r8, r1
 800cc26:	d3f2      	bcc.n	800cc0e <_realloc_r+0x2e>
 800cc28:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800cc2c:	f1a4 0a08 	sub.w	sl, r4, #8
 800cc30:	f025 0603 	bic.w	r6, r5, #3
 800cc34:	45b0      	cmp	r8, r6
 800cc36:	f340 8173 	ble.w	800cf20 <_realloc_r+0x340>
 800cc3a:	48aa      	ldr	r0, [pc, #680]	; (800cee4 <_realloc_r+0x304>)
 800cc3c:	eb0a 0306 	add.w	r3, sl, r6
 800cc40:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800cc44:	685a      	ldr	r2, [r3, #4]
 800cc46:	459c      	cmp	ip, r3
 800cc48:	9001      	str	r0, [sp, #4]
 800cc4a:	d005      	beq.n	800cc58 <_realloc_r+0x78>
 800cc4c:	f022 0001 	bic.w	r0, r2, #1
 800cc50:	4418      	add	r0, r3
 800cc52:	6840      	ldr	r0, [r0, #4]
 800cc54:	07c7      	lsls	r7, r0, #31
 800cc56:	d427      	bmi.n	800cca8 <_realloc_r+0xc8>
 800cc58:	f022 0203 	bic.w	r2, r2, #3
 800cc5c:	459c      	cmp	ip, r3
 800cc5e:	eb06 0702 	add.w	r7, r6, r2
 800cc62:	d119      	bne.n	800cc98 <_realloc_r+0xb8>
 800cc64:	f108 0010 	add.w	r0, r8, #16
 800cc68:	42b8      	cmp	r0, r7
 800cc6a:	dc1f      	bgt.n	800ccac <_realloc_r+0xcc>
 800cc6c:	9a01      	ldr	r2, [sp, #4]
 800cc6e:	eba7 0708 	sub.w	r7, r7, r8
 800cc72:	eb0a 0308 	add.w	r3, sl, r8
 800cc76:	f047 0701 	orr.w	r7, r7, #1
 800cc7a:	6093      	str	r3, [r2, #8]
 800cc7c:	605f      	str	r7, [r3, #4]
 800cc7e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800cc82:	4648      	mov	r0, r9
 800cc84:	f003 0301 	and.w	r3, r3, #1
 800cc88:	ea43 0308 	orr.w	r3, r3, r8
 800cc8c:	f844 3c04 	str.w	r3, [r4, #-4]
 800cc90:	f7fc fde6 	bl	8009860 <__malloc_unlock>
 800cc94:	46a3      	mov	fp, r4
 800cc96:	e7bf      	b.n	800cc18 <_realloc_r+0x38>
 800cc98:	45b8      	cmp	r8, r7
 800cc9a:	dc07      	bgt.n	800ccac <_realloc_r+0xcc>
 800cc9c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800cca0:	60da      	str	r2, [r3, #12]
 800cca2:	6093      	str	r3, [r2, #8]
 800cca4:	4655      	mov	r5, sl
 800cca6:	e080      	b.n	800cdaa <_realloc_r+0x1ca>
 800cca8:	2200      	movs	r2, #0
 800ccaa:	4613      	mov	r3, r2
 800ccac:	07e8      	lsls	r0, r5, #31
 800ccae:	f100 80e8 	bmi.w	800ce82 <_realloc_r+0x2a2>
 800ccb2:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800ccb6:	ebaa 0505 	sub.w	r5, sl, r5
 800ccba:	6868      	ldr	r0, [r5, #4]
 800ccbc:	f020 0003 	bic.w	r0, r0, #3
 800ccc0:	eb00 0b06 	add.w	fp, r0, r6
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	f000 80a7 	beq.w	800ce18 <_realloc_r+0x238>
 800ccca:	459c      	cmp	ip, r3
 800cccc:	eb02 070b 	add.w	r7, r2, fp
 800ccd0:	d14b      	bne.n	800cd6a <_realloc_r+0x18a>
 800ccd2:	f108 0310 	add.w	r3, r8, #16
 800ccd6:	42bb      	cmp	r3, r7
 800ccd8:	f300 809e 	bgt.w	800ce18 <_realloc_r+0x238>
 800ccdc:	46ab      	mov	fp, r5
 800ccde:	68eb      	ldr	r3, [r5, #12]
 800cce0:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800cce4:	60d3      	str	r3, [r2, #12]
 800cce6:	609a      	str	r2, [r3, #8]
 800cce8:	1f32      	subs	r2, r6, #4
 800ccea:	2a24      	cmp	r2, #36	; 0x24
 800ccec:	d838      	bhi.n	800cd60 <_realloc_r+0x180>
 800ccee:	2a13      	cmp	r2, #19
 800ccf0:	d934      	bls.n	800cd5c <_realloc_r+0x17c>
 800ccf2:	6823      	ldr	r3, [r4, #0]
 800ccf4:	2a1b      	cmp	r2, #27
 800ccf6:	60ab      	str	r3, [r5, #8]
 800ccf8:	6863      	ldr	r3, [r4, #4]
 800ccfa:	60eb      	str	r3, [r5, #12]
 800ccfc:	d81b      	bhi.n	800cd36 <_realloc_r+0x156>
 800ccfe:	3408      	adds	r4, #8
 800cd00:	f105 0310 	add.w	r3, r5, #16
 800cd04:	6822      	ldr	r2, [r4, #0]
 800cd06:	601a      	str	r2, [r3, #0]
 800cd08:	6862      	ldr	r2, [r4, #4]
 800cd0a:	605a      	str	r2, [r3, #4]
 800cd0c:	68a2      	ldr	r2, [r4, #8]
 800cd0e:	609a      	str	r2, [r3, #8]
 800cd10:	9a01      	ldr	r2, [sp, #4]
 800cd12:	eba7 0708 	sub.w	r7, r7, r8
 800cd16:	eb05 0308 	add.w	r3, r5, r8
 800cd1a:	f047 0701 	orr.w	r7, r7, #1
 800cd1e:	6093      	str	r3, [r2, #8]
 800cd20:	605f      	str	r7, [r3, #4]
 800cd22:	686b      	ldr	r3, [r5, #4]
 800cd24:	f003 0301 	and.w	r3, r3, #1
 800cd28:	ea43 0308 	orr.w	r3, r3, r8
 800cd2c:	606b      	str	r3, [r5, #4]
 800cd2e:	4648      	mov	r0, r9
 800cd30:	f7fc fd96 	bl	8009860 <__malloc_unlock>
 800cd34:	e770      	b.n	800cc18 <_realloc_r+0x38>
 800cd36:	68a3      	ldr	r3, [r4, #8]
 800cd38:	2a24      	cmp	r2, #36	; 0x24
 800cd3a:	612b      	str	r3, [r5, #16]
 800cd3c:	68e3      	ldr	r3, [r4, #12]
 800cd3e:	bf18      	it	ne
 800cd40:	3410      	addne	r4, #16
 800cd42:	616b      	str	r3, [r5, #20]
 800cd44:	bf09      	itett	eq
 800cd46:	6923      	ldreq	r3, [r4, #16]
 800cd48:	f105 0318 	addne.w	r3, r5, #24
 800cd4c:	61ab      	streq	r3, [r5, #24]
 800cd4e:	6962      	ldreq	r2, [r4, #20]
 800cd50:	bf02      	ittt	eq
 800cd52:	f105 0320 	addeq.w	r3, r5, #32
 800cd56:	61ea      	streq	r2, [r5, #28]
 800cd58:	3418      	addeq	r4, #24
 800cd5a:	e7d3      	b.n	800cd04 <_realloc_r+0x124>
 800cd5c:	465b      	mov	r3, fp
 800cd5e:	e7d1      	b.n	800cd04 <_realloc_r+0x124>
 800cd60:	4621      	mov	r1, r4
 800cd62:	4658      	mov	r0, fp
 800cd64:	f7ff fbee 	bl	800c544 <memmove>
 800cd68:	e7d2      	b.n	800cd10 <_realloc_r+0x130>
 800cd6a:	45b8      	cmp	r8, r7
 800cd6c:	dc54      	bgt.n	800ce18 <_realloc_r+0x238>
 800cd6e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800cd72:	4628      	mov	r0, r5
 800cd74:	60da      	str	r2, [r3, #12]
 800cd76:	6093      	str	r3, [r2, #8]
 800cd78:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800cd7c:	68eb      	ldr	r3, [r5, #12]
 800cd7e:	60d3      	str	r3, [r2, #12]
 800cd80:	609a      	str	r2, [r3, #8]
 800cd82:	1f32      	subs	r2, r6, #4
 800cd84:	2a24      	cmp	r2, #36	; 0x24
 800cd86:	d843      	bhi.n	800ce10 <_realloc_r+0x230>
 800cd88:	2a13      	cmp	r2, #19
 800cd8a:	d908      	bls.n	800cd9e <_realloc_r+0x1be>
 800cd8c:	6823      	ldr	r3, [r4, #0]
 800cd8e:	2a1b      	cmp	r2, #27
 800cd90:	60ab      	str	r3, [r5, #8]
 800cd92:	6863      	ldr	r3, [r4, #4]
 800cd94:	60eb      	str	r3, [r5, #12]
 800cd96:	d828      	bhi.n	800cdea <_realloc_r+0x20a>
 800cd98:	3408      	adds	r4, #8
 800cd9a:	f105 0010 	add.w	r0, r5, #16
 800cd9e:	6823      	ldr	r3, [r4, #0]
 800cda0:	6003      	str	r3, [r0, #0]
 800cda2:	6863      	ldr	r3, [r4, #4]
 800cda4:	6043      	str	r3, [r0, #4]
 800cda6:	68a3      	ldr	r3, [r4, #8]
 800cda8:	6083      	str	r3, [r0, #8]
 800cdaa:	686a      	ldr	r2, [r5, #4]
 800cdac:	eba7 0008 	sub.w	r0, r7, r8
 800cdb0:	280f      	cmp	r0, #15
 800cdb2:	f002 0201 	and.w	r2, r2, #1
 800cdb6:	eb05 0307 	add.w	r3, r5, r7
 800cdba:	f240 80b3 	bls.w	800cf24 <_realloc_r+0x344>
 800cdbe:	eb05 0108 	add.w	r1, r5, r8
 800cdc2:	ea48 0202 	orr.w	r2, r8, r2
 800cdc6:	f040 0001 	orr.w	r0, r0, #1
 800cdca:	606a      	str	r2, [r5, #4]
 800cdcc:	6048      	str	r0, [r1, #4]
 800cdce:	685a      	ldr	r2, [r3, #4]
 800cdd0:	4648      	mov	r0, r9
 800cdd2:	f042 0201 	orr.w	r2, r2, #1
 800cdd6:	605a      	str	r2, [r3, #4]
 800cdd8:	3108      	adds	r1, #8
 800cdda:	f7ff f8f9 	bl	800bfd0 <_free_r>
 800cdde:	4648      	mov	r0, r9
 800cde0:	f7fc fd3e 	bl	8009860 <__malloc_unlock>
 800cde4:	f105 0b08 	add.w	fp, r5, #8
 800cde8:	e716      	b.n	800cc18 <_realloc_r+0x38>
 800cdea:	68a3      	ldr	r3, [r4, #8]
 800cdec:	2a24      	cmp	r2, #36	; 0x24
 800cdee:	612b      	str	r3, [r5, #16]
 800cdf0:	68e3      	ldr	r3, [r4, #12]
 800cdf2:	bf18      	it	ne
 800cdf4:	f105 0018 	addne.w	r0, r5, #24
 800cdf8:	616b      	str	r3, [r5, #20]
 800cdfa:	bf09      	itett	eq
 800cdfc:	6923      	ldreq	r3, [r4, #16]
 800cdfe:	3410      	addne	r4, #16
 800ce00:	61ab      	streq	r3, [r5, #24]
 800ce02:	6963      	ldreq	r3, [r4, #20]
 800ce04:	bf02      	ittt	eq
 800ce06:	f105 0020 	addeq.w	r0, r5, #32
 800ce0a:	61eb      	streq	r3, [r5, #28]
 800ce0c:	3418      	addeq	r4, #24
 800ce0e:	e7c6      	b.n	800cd9e <_realloc_r+0x1be>
 800ce10:	4621      	mov	r1, r4
 800ce12:	f7ff fb97 	bl	800c544 <memmove>
 800ce16:	e7c8      	b.n	800cdaa <_realloc_r+0x1ca>
 800ce18:	45d8      	cmp	r8, fp
 800ce1a:	dc32      	bgt.n	800ce82 <_realloc_r+0x2a2>
 800ce1c:	4628      	mov	r0, r5
 800ce1e:	68eb      	ldr	r3, [r5, #12]
 800ce20:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800ce24:	60d3      	str	r3, [r2, #12]
 800ce26:	609a      	str	r2, [r3, #8]
 800ce28:	1f32      	subs	r2, r6, #4
 800ce2a:	2a24      	cmp	r2, #36	; 0x24
 800ce2c:	d825      	bhi.n	800ce7a <_realloc_r+0x29a>
 800ce2e:	2a13      	cmp	r2, #19
 800ce30:	d908      	bls.n	800ce44 <_realloc_r+0x264>
 800ce32:	6823      	ldr	r3, [r4, #0]
 800ce34:	2a1b      	cmp	r2, #27
 800ce36:	60ab      	str	r3, [r5, #8]
 800ce38:	6863      	ldr	r3, [r4, #4]
 800ce3a:	60eb      	str	r3, [r5, #12]
 800ce3c:	d80a      	bhi.n	800ce54 <_realloc_r+0x274>
 800ce3e:	3408      	adds	r4, #8
 800ce40:	f105 0010 	add.w	r0, r5, #16
 800ce44:	6823      	ldr	r3, [r4, #0]
 800ce46:	6003      	str	r3, [r0, #0]
 800ce48:	6863      	ldr	r3, [r4, #4]
 800ce4a:	6043      	str	r3, [r0, #4]
 800ce4c:	68a3      	ldr	r3, [r4, #8]
 800ce4e:	6083      	str	r3, [r0, #8]
 800ce50:	465f      	mov	r7, fp
 800ce52:	e7aa      	b.n	800cdaa <_realloc_r+0x1ca>
 800ce54:	68a3      	ldr	r3, [r4, #8]
 800ce56:	2a24      	cmp	r2, #36	; 0x24
 800ce58:	612b      	str	r3, [r5, #16]
 800ce5a:	68e3      	ldr	r3, [r4, #12]
 800ce5c:	bf18      	it	ne
 800ce5e:	f105 0018 	addne.w	r0, r5, #24
 800ce62:	616b      	str	r3, [r5, #20]
 800ce64:	bf09      	itett	eq
 800ce66:	6923      	ldreq	r3, [r4, #16]
 800ce68:	3410      	addne	r4, #16
 800ce6a:	61ab      	streq	r3, [r5, #24]
 800ce6c:	6963      	ldreq	r3, [r4, #20]
 800ce6e:	bf02      	ittt	eq
 800ce70:	f105 0020 	addeq.w	r0, r5, #32
 800ce74:	61eb      	streq	r3, [r5, #28]
 800ce76:	3418      	addeq	r4, #24
 800ce78:	e7e4      	b.n	800ce44 <_realloc_r+0x264>
 800ce7a:	4621      	mov	r1, r4
 800ce7c:	f7ff fb62 	bl	800c544 <memmove>
 800ce80:	e7e6      	b.n	800ce50 <_realloc_r+0x270>
 800ce82:	4648      	mov	r0, r9
 800ce84:	f7fc fa9c 	bl	80093c0 <_malloc_r>
 800ce88:	4683      	mov	fp, r0
 800ce8a:	2800      	cmp	r0, #0
 800ce8c:	f43f af4f 	beq.w	800cd2e <_realloc_r+0x14e>
 800ce90:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800ce94:	f1a0 0208 	sub.w	r2, r0, #8
 800ce98:	f023 0301 	bic.w	r3, r3, #1
 800ce9c:	4453      	add	r3, sl
 800ce9e:	4293      	cmp	r3, r2
 800cea0:	d105      	bne.n	800ceae <_realloc_r+0x2ce>
 800cea2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800cea6:	f027 0703 	bic.w	r7, r7, #3
 800ceaa:	4437      	add	r7, r6
 800ceac:	e6fa      	b.n	800cca4 <_realloc_r+0xc4>
 800ceae:	1f32      	subs	r2, r6, #4
 800ceb0:	2a24      	cmp	r2, #36	; 0x24
 800ceb2:	d831      	bhi.n	800cf18 <_realloc_r+0x338>
 800ceb4:	2a13      	cmp	r2, #19
 800ceb6:	d92c      	bls.n	800cf12 <_realloc_r+0x332>
 800ceb8:	6823      	ldr	r3, [r4, #0]
 800ceba:	2a1b      	cmp	r2, #27
 800cebc:	6003      	str	r3, [r0, #0]
 800cebe:	6863      	ldr	r3, [r4, #4]
 800cec0:	6043      	str	r3, [r0, #4]
 800cec2:	d811      	bhi.n	800cee8 <_realloc_r+0x308>
 800cec4:	f104 0208 	add.w	r2, r4, #8
 800cec8:	f100 0308 	add.w	r3, r0, #8
 800cecc:	6811      	ldr	r1, [r2, #0]
 800cece:	6019      	str	r1, [r3, #0]
 800ced0:	6851      	ldr	r1, [r2, #4]
 800ced2:	6059      	str	r1, [r3, #4]
 800ced4:	6892      	ldr	r2, [r2, #8]
 800ced6:	609a      	str	r2, [r3, #8]
 800ced8:	4621      	mov	r1, r4
 800ceda:	4648      	mov	r0, r9
 800cedc:	f7ff f878 	bl	800bfd0 <_free_r>
 800cee0:	e725      	b.n	800cd2e <_realloc_r+0x14e>
 800cee2:	bf00      	nop
 800cee4:	20000458 	.word	0x20000458
 800cee8:	68a3      	ldr	r3, [r4, #8]
 800ceea:	2a24      	cmp	r2, #36	; 0x24
 800ceec:	6083      	str	r3, [r0, #8]
 800ceee:	68e3      	ldr	r3, [r4, #12]
 800cef0:	bf18      	it	ne
 800cef2:	f104 0210 	addne.w	r2, r4, #16
 800cef6:	60c3      	str	r3, [r0, #12]
 800cef8:	bf09      	itett	eq
 800cefa:	6923      	ldreq	r3, [r4, #16]
 800cefc:	f100 0310 	addne.w	r3, r0, #16
 800cf00:	6103      	streq	r3, [r0, #16]
 800cf02:	6961      	ldreq	r1, [r4, #20]
 800cf04:	bf02      	ittt	eq
 800cf06:	f104 0218 	addeq.w	r2, r4, #24
 800cf0a:	f100 0318 	addeq.w	r3, r0, #24
 800cf0e:	6141      	streq	r1, [r0, #20]
 800cf10:	e7dc      	b.n	800cecc <_realloc_r+0x2ec>
 800cf12:	4603      	mov	r3, r0
 800cf14:	4622      	mov	r2, r4
 800cf16:	e7d9      	b.n	800cecc <_realloc_r+0x2ec>
 800cf18:	4621      	mov	r1, r4
 800cf1a:	f7ff fb13 	bl	800c544 <memmove>
 800cf1e:	e7db      	b.n	800ced8 <_realloc_r+0x2f8>
 800cf20:	4637      	mov	r7, r6
 800cf22:	e6bf      	b.n	800cca4 <_realloc_r+0xc4>
 800cf24:	4317      	orrs	r7, r2
 800cf26:	606f      	str	r7, [r5, #4]
 800cf28:	685a      	ldr	r2, [r3, #4]
 800cf2a:	f042 0201 	orr.w	r2, r2, #1
 800cf2e:	605a      	str	r2, [r3, #4]
 800cf30:	e755      	b.n	800cdde <_realloc_r+0x1fe>
 800cf32:	bf00      	nop

0800cf34 <frexp>:
 800cf34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf36:	4617      	mov	r7, r2
 800cf38:	2200      	movs	r2, #0
 800cf3a:	603a      	str	r2, [r7, #0]
 800cf3c:	4a14      	ldr	r2, [pc, #80]	; (800cf90 <frexp+0x5c>)
 800cf3e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800cf42:	4296      	cmp	r6, r2
 800cf44:	4604      	mov	r4, r0
 800cf46:	460d      	mov	r5, r1
 800cf48:	460b      	mov	r3, r1
 800cf4a:	dc1e      	bgt.n	800cf8a <frexp+0x56>
 800cf4c:	4602      	mov	r2, r0
 800cf4e:	4332      	orrs	r2, r6
 800cf50:	d01b      	beq.n	800cf8a <frexp+0x56>
 800cf52:	4a10      	ldr	r2, [pc, #64]	; (800cf94 <frexp+0x60>)
 800cf54:	400a      	ands	r2, r1
 800cf56:	b952      	cbnz	r2, 800cf6e <frexp+0x3a>
 800cf58:	2200      	movs	r2, #0
 800cf5a:	4b0f      	ldr	r3, [pc, #60]	; (800cf98 <frexp+0x64>)
 800cf5c:	f7f3 fabc 	bl	80004d8 <__aeabi_dmul>
 800cf60:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800cf64:	4604      	mov	r4, r0
 800cf66:	460b      	mov	r3, r1
 800cf68:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800cf6c:	603a      	str	r2, [r7, #0]
 800cf6e:	683a      	ldr	r2, [r7, #0]
 800cf70:	1536      	asrs	r6, r6, #20
 800cf72:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cf76:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800cf7a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cf7e:	4416      	add	r6, r2
 800cf80:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800cf84:	603e      	str	r6, [r7, #0]
 800cf86:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800cf8a:	4620      	mov	r0, r4
 800cf8c:	4629      	mov	r1, r5
 800cf8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf90:	7fefffff 	.word	0x7fefffff
 800cf94:	7ff00000 	.word	0x7ff00000
 800cf98:	43500000 	.word	0x43500000

0800cf9c <__sread>:
 800cf9c:	b510      	push	{r4, lr}
 800cf9e:	460c      	mov	r4, r1
 800cfa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfa4:	f002 f930 	bl	800f208 <_read_r>
 800cfa8:	2800      	cmp	r0, #0
 800cfaa:	bfab      	itete	ge
 800cfac:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800cfae:	89a3      	ldrhlt	r3, [r4, #12]
 800cfb0:	181b      	addge	r3, r3, r0
 800cfb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cfb6:	bfac      	ite	ge
 800cfb8:	6523      	strge	r3, [r4, #80]	; 0x50
 800cfba:	81a3      	strhlt	r3, [r4, #12]
 800cfbc:	bd10      	pop	{r4, pc}

0800cfbe <__swrite>:
 800cfbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfc2:	461f      	mov	r7, r3
 800cfc4:	898b      	ldrh	r3, [r1, #12]
 800cfc6:	4605      	mov	r5, r0
 800cfc8:	05db      	lsls	r3, r3, #23
 800cfca:	460c      	mov	r4, r1
 800cfcc:	4616      	mov	r6, r2
 800cfce:	d505      	bpl.n	800cfdc <__swrite+0x1e>
 800cfd0:	2302      	movs	r3, #2
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfd8:	f002 f8f2 	bl	800f1c0 <_lseek_r>
 800cfdc:	89a3      	ldrh	r3, [r4, #12]
 800cfde:	4632      	mov	r2, r6
 800cfe0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cfe4:	81a3      	strh	r3, [r4, #12]
 800cfe6:	4628      	mov	r0, r5
 800cfe8:	463b      	mov	r3, r7
 800cfea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cfee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cff2:	f001 bf3b 	b.w	800ee6c <_write_r>

0800cff6 <__sseek>:
 800cff6:	b510      	push	{r4, lr}
 800cff8:	460c      	mov	r4, r1
 800cffa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cffe:	f002 f8df 	bl	800f1c0 <_lseek_r>
 800d002:	1c43      	adds	r3, r0, #1
 800d004:	89a3      	ldrh	r3, [r4, #12]
 800d006:	bf15      	itete	ne
 800d008:	6520      	strne	r0, [r4, #80]	; 0x50
 800d00a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d00e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d012:	81a3      	strheq	r3, [r4, #12]
 800d014:	bf18      	it	ne
 800d016:	81a3      	strhne	r3, [r4, #12]
 800d018:	bd10      	pop	{r4, pc}

0800d01a <__sclose>:
 800d01a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d01e:	f001 bfc3 	b.w	800efa8 <_close_r>

0800d022 <strncpy>:
 800d022:	4603      	mov	r3, r0
 800d024:	b510      	push	{r4, lr}
 800d026:	3901      	subs	r1, #1
 800d028:	b132      	cbz	r2, 800d038 <strncpy+0x16>
 800d02a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d02e:	3a01      	subs	r2, #1
 800d030:	f803 4b01 	strb.w	r4, [r3], #1
 800d034:	2c00      	cmp	r4, #0
 800d036:	d1f7      	bne.n	800d028 <strncpy+0x6>
 800d038:	2100      	movs	r1, #0
 800d03a:	441a      	add	r2, r3
 800d03c:	4293      	cmp	r3, r2
 800d03e:	d100      	bne.n	800d042 <strncpy+0x20>
 800d040:	bd10      	pop	{r4, pc}
 800d042:	f803 1b01 	strb.w	r1, [r3], #1
 800d046:	e7f9      	b.n	800d03c <strncpy+0x1a>

0800d048 <_svfprintf_r>:
 800d048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d04c:	b0d3      	sub	sp, #332	; 0x14c
 800d04e:	468b      	mov	fp, r1
 800d050:	9207      	str	r2, [sp, #28]
 800d052:	461e      	mov	r6, r3
 800d054:	4681      	mov	r9, r0
 800d056:	f7ff f9e5 	bl	800c424 <_localeconv_r>
 800d05a:	6803      	ldr	r3, [r0, #0]
 800d05c:	4618      	mov	r0, r3
 800d05e:	9318      	str	r3, [sp, #96]	; 0x60
 800d060:	f7f3 f876 	bl	8000150 <strlen>
 800d064:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800d068:	9012      	str	r0, [sp, #72]	; 0x48
 800d06a:	061a      	lsls	r2, r3, #24
 800d06c:	d518      	bpl.n	800d0a0 <_svfprintf_r+0x58>
 800d06e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800d072:	b9ab      	cbnz	r3, 800d0a0 <_svfprintf_r+0x58>
 800d074:	2140      	movs	r1, #64	; 0x40
 800d076:	4648      	mov	r0, r9
 800d078:	f7fc f9a2 	bl	80093c0 <_malloc_r>
 800d07c:	f8cb 0000 	str.w	r0, [fp]
 800d080:	f8cb 0010 	str.w	r0, [fp, #16]
 800d084:	b948      	cbnz	r0, 800d09a <_svfprintf_r+0x52>
 800d086:	230c      	movs	r3, #12
 800d088:	f8c9 3000 	str.w	r3, [r9]
 800d08c:	f04f 33ff 	mov.w	r3, #4294967295
 800d090:	9313      	str	r3, [sp, #76]	; 0x4c
 800d092:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800d094:	b053      	add	sp, #332	; 0x14c
 800d096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d09a:	2340      	movs	r3, #64	; 0x40
 800d09c:	f8cb 3014 	str.w	r3, [fp, #20]
 800d0a0:	2500      	movs	r5, #0
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800d0aa:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800d0ae:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800d0b2:	ac29      	add	r4, sp, #164	; 0xa4
 800d0b4:	9426      	str	r4, [sp, #152]	; 0x98
 800d0b6:	9508      	str	r5, [sp, #32]
 800d0b8:	950e      	str	r5, [sp, #56]	; 0x38
 800d0ba:	9516      	str	r5, [sp, #88]	; 0x58
 800d0bc:	9519      	str	r5, [sp, #100]	; 0x64
 800d0be:	9513      	str	r5, [sp, #76]	; 0x4c
 800d0c0:	9b07      	ldr	r3, [sp, #28]
 800d0c2:	461d      	mov	r5, r3
 800d0c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0c8:	b10a      	cbz	r2, 800d0ce <_svfprintf_r+0x86>
 800d0ca:	2a25      	cmp	r2, #37	; 0x25
 800d0cc:	d1f9      	bne.n	800d0c2 <_svfprintf_r+0x7a>
 800d0ce:	9b07      	ldr	r3, [sp, #28]
 800d0d0:	1aef      	subs	r7, r5, r3
 800d0d2:	d00d      	beq.n	800d0f0 <_svfprintf_r+0xa8>
 800d0d4:	e9c4 3700 	strd	r3, r7, [r4]
 800d0d8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d0da:	443b      	add	r3, r7
 800d0dc:	9328      	str	r3, [sp, #160]	; 0xa0
 800d0de:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d0e0:	3301      	adds	r3, #1
 800d0e2:	2b07      	cmp	r3, #7
 800d0e4:	9327      	str	r3, [sp, #156]	; 0x9c
 800d0e6:	dc78      	bgt.n	800d1da <_svfprintf_r+0x192>
 800d0e8:	3408      	adds	r4, #8
 800d0ea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0ec:	443b      	add	r3, r7
 800d0ee:	9313      	str	r3, [sp, #76]	; 0x4c
 800d0f0:	782b      	ldrb	r3, [r5, #0]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	f001 8142 	beq.w	800e37c <_svfprintf_r+0x1334>
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	f04f 38ff 	mov.w	r8, #4294967295
 800d0fe:	469a      	mov	sl, r3
 800d100:	270a      	movs	r7, #10
 800d102:	212b      	movs	r1, #43	; 0x2b
 800d104:	3501      	adds	r5, #1
 800d106:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800d10a:	9314      	str	r3, [sp, #80]	; 0x50
 800d10c:	462a      	mov	r2, r5
 800d10e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d112:	930b      	str	r3, [sp, #44]	; 0x2c
 800d114:	920f      	str	r2, [sp, #60]	; 0x3c
 800d116:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d118:	3b20      	subs	r3, #32
 800d11a:	2b5a      	cmp	r3, #90	; 0x5a
 800d11c:	f200 85a0 	bhi.w	800dc60 <_svfprintf_r+0xc18>
 800d120:	e8df f013 	tbh	[pc, r3, lsl #1]
 800d124:	059e007e 	.word	0x059e007e
 800d128:	0086059e 	.word	0x0086059e
 800d12c:	059e059e 	.word	0x059e059e
 800d130:	0065059e 	.word	0x0065059e
 800d134:	059e059e 	.word	0x059e059e
 800d138:	00930089 	.word	0x00930089
 800d13c:	0090059e 	.word	0x0090059e
 800d140:	059e0096 	.word	0x059e0096
 800d144:	00b300b0 	.word	0x00b300b0
 800d148:	00b300b3 	.word	0x00b300b3
 800d14c:	00b300b3 	.word	0x00b300b3
 800d150:	00b300b3 	.word	0x00b300b3
 800d154:	00b300b3 	.word	0x00b300b3
 800d158:	059e059e 	.word	0x059e059e
 800d15c:	059e059e 	.word	0x059e059e
 800d160:	059e059e 	.word	0x059e059e
 800d164:	011d059e 	.word	0x011d059e
 800d168:	00e0059e 	.word	0x00e0059e
 800d16c:	011d00f3 	.word	0x011d00f3
 800d170:	011d011d 	.word	0x011d011d
 800d174:	059e059e 	.word	0x059e059e
 800d178:	059e059e 	.word	0x059e059e
 800d17c:	059e00c3 	.word	0x059e00c3
 800d180:	0471059e 	.word	0x0471059e
 800d184:	059e059e 	.word	0x059e059e
 800d188:	04b8059e 	.word	0x04b8059e
 800d18c:	04da059e 	.word	0x04da059e
 800d190:	059e059e 	.word	0x059e059e
 800d194:	059e04f9 	.word	0x059e04f9
 800d198:	059e059e 	.word	0x059e059e
 800d19c:	059e059e 	.word	0x059e059e
 800d1a0:	059e059e 	.word	0x059e059e
 800d1a4:	011d059e 	.word	0x011d059e
 800d1a8:	00e0059e 	.word	0x00e0059e
 800d1ac:	011d00f5 	.word	0x011d00f5
 800d1b0:	011d011d 	.word	0x011d011d
 800d1b4:	00f500c6 	.word	0x00f500c6
 800d1b8:	059e00da 	.word	0x059e00da
 800d1bc:	059e00d3 	.word	0x059e00d3
 800d1c0:	0473044e 	.word	0x0473044e
 800d1c4:	00da04a7 	.word	0x00da04a7
 800d1c8:	04b8059e 	.word	0x04b8059e
 800d1cc:	04dc007c 	.word	0x04dc007c
 800d1d0:	059e059e 	.word	0x059e059e
 800d1d4:	059e0516 	.word	0x059e0516
 800d1d8:	007c      	.short	0x007c
 800d1da:	4659      	mov	r1, fp
 800d1dc:	4648      	mov	r0, r9
 800d1de:	aa26      	add	r2, sp, #152	; 0x98
 800d1e0:	f002 f824 	bl	800f22c <__ssprint_r>
 800d1e4:	2800      	cmp	r0, #0
 800d1e6:	f040 8128 	bne.w	800d43a <_svfprintf_r+0x3f2>
 800d1ea:	ac29      	add	r4, sp, #164	; 0xa4
 800d1ec:	e77d      	b.n	800d0ea <_svfprintf_r+0xa2>
 800d1ee:	4648      	mov	r0, r9
 800d1f0:	f7ff f918 	bl	800c424 <_localeconv_r>
 800d1f4:	6843      	ldr	r3, [r0, #4]
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	9319      	str	r3, [sp, #100]	; 0x64
 800d1fa:	f7f2 ffa9 	bl	8000150 <strlen>
 800d1fe:	9016      	str	r0, [sp, #88]	; 0x58
 800d200:	4648      	mov	r0, r9
 800d202:	f7ff f90f 	bl	800c424 <_localeconv_r>
 800d206:	6883      	ldr	r3, [r0, #8]
 800d208:	212b      	movs	r1, #43	; 0x2b
 800d20a:	930e      	str	r3, [sp, #56]	; 0x38
 800d20c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d20e:	b12b      	cbz	r3, 800d21c <_svfprintf_r+0x1d4>
 800d210:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d212:	b11b      	cbz	r3, 800d21c <_svfprintf_r+0x1d4>
 800d214:	781b      	ldrb	r3, [r3, #0]
 800d216:	b10b      	cbz	r3, 800d21c <_svfprintf_r+0x1d4>
 800d218:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800d21c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d21e:	e775      	b.n	800d10c <_svfprintf_r+0xc4>
 800d220:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800d224:	2b00      	cmp	r3, #0
 800d226:	d1f9      	bne.n	800d21c <_svfprintf_r+0x1d4>
 800d228:	2320      	movs	r3, #32
 800d22a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800d22e:	e7f5      	b.n	800d21c <_svfprintf_r+0x1d4>
 800d230:	f04a 0a01 	orr.w	sl, sl, #1
 800d234:	e7f2      	b.n	800d21c <_svfprintf_r+0x1d4>
 800d236:	f856 3b04 	ldr.w	r3, [r6], #4
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	9314      	str	r3, [sp, #80]	; 0x50
 800d23e:	daed      	bge.n	800d21c <_svfprintf_r+0x1d4>
 800d240:	425b      	negs	r3, r3
 800d242:	9314      	str	r3, [sp, #80]	; 0x50
 800d244:	f04a 0a04 	orr.w	sl, sl, #4
 800d248:	e7e8      	b.n	800d21c <_svfprintf_r+0x1d4>
 800d24a:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800d24e:	e7e5      	b.n	800d21c <_svfprintf_r+0x1d4>
 800d250:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d252:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d256:	2b2a      	cmp	r3, #42	; 0x2a
 800d258:	930b      	str	r3, [sp, #44]	; 0x2c
 800d25a:	d110      	bne.n	800d27e <_svfprintf_r+0x236>
 800d25c:	f856 0b04 	ldr.w	r0, [r6], #4
 800d260:	920f      	str	r2, [sp, #60]	; 0x3c
 800d262:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 800d266:	e7d9      	b.n	800d21c <_svfprintf_r+0x1d4>
 800d268:	fb07 3808 	mla	r8, r7, r8, r3
 800d26c:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d270:	930b      	str	r3, [sp, #44]	; 0x2c
 800d272:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d274:	3b30      	subs	r3, #48	; 0x30
 800d276:	2b09      	cmp	r3, #9
 800d278:	d9f6      	bls.n	800d268 <_svfprintf_r+0x220>
 800d27a:	920f      	str	r2, [sp, #60]	; 0x3c
 800d27c:	e74b      	b.n	800d116 <_svfprintf_r+0xce>
 800d27e:	f04f 0800 	mov.w	r8, #0
 800d282:	e7f6      	b.n	800d272 <_svfprintf_r+0x22a>
 800d284:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800d288:	e7c8      	b.n	800d21c <_svfprintf_r+0x1d4>
 800d28a:	2300      	movs	r3, #0
 800d28c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d28e:	9314      	str	r3, [sp, #80]	; 0x50
 800d290:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d292:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d294:	3b30      	subs	r3, #48	; 0x30
 800d296:	fb07 3300 	mla	r3, r7, r0, r3
 800d29a:	9314      	str	r3, [sp, #80]	; 0x50
 800d29c:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d2a0:	930b      	str	r3, [sp, #44]	; 0x2c
 800d2a2:	3b30      	subs	r3, #48	; 0x30
 800d2a4:	2b09      	cmp	r3, #9
 800d2a6:	d9f3      	bls.n	800d290 <_svfprintf_r+0x248>
 800d2a8:	e7e7      	b.n	800d27a <_svfprintf_r+0x232>
 800d2aa:	f04a 0a08 	orr.w	sl, sl, #8
 800d2ae:	e7b5      	b.n	800d21c <_svfprintf_r+0x1d4>
 800d2b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d2b2:	781b      	ldrb	r3, [r3, #0]
 800d2b4:	2b68      	cmp	r3, #104	; 0x68
 800d2b6:	bf01      	itttt	eq
 800d2b8:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800d2ba:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800d2be:	3301      	addeq	r3, #1
 800d2c0:	930f      	streq	r3, [sp, #60]	; 0x3c
 800d2c2:	bf18      	it	ne
 800d2c4:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800d2c8:	e7a8      	b.n	800d21c <_svfprintf_r+0x1d4>
 800d2ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d2cc:	781b      	ldrb	r3, [r3, #0]
 800d2ce:	2b6c      	cmp	r3, #108	; 0x6c
 800d2d0:	d105      	bne.n	800d2de <_svfprintf_r+0x296>
 800d2d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d2d4:	3301      	adds	r3, #1
 800d2d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d2d8:	f04a 0a20 	orr.w	sl, sl, #32
 800d2dc:	e79e      	b.n	800d21c <_svfprintf_r+0x1d4>
 800d2de:	f04a 0a10 	orr.w	sl, sl, #16
 800d2e2:	e79b      	b.n	800d21c <_svfprintf_r+0x1d4>
 800d2e4:	4632      	mov	r2, r6
 800d2e6:	2000      	movs	r0, #0
 800d2e8:	f852 3b04 	ldr.w	r3, [r2], #4
 800d2ec:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800d2f0:	920a      	str	r2, [sp, #40]	; 0x28
 800d2f2:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800d2f6:	ab39      	add	r3, sp, #228	; 0xe4
 800d2f8:	4607      	mov	r7, r0
 800d2fa:	f04f 0801 	mov.w	r8, #1
 800d2fe:	4606      	mov	r6, r0
 800d300:	4605      	mov	r5, r0
 800d302:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800d306:	9307      	str	r3, [sp, #28]
 800d308:	e1a9      	b.n	800d65e <_svfprintf_r+0x616>
 800d30a:	f04a 0a10 	orr.w	sl, sl, #16
 800d30e:	f01a 0f20 	tst.w	sl, #32
 800d312:	d011      	beq.n	800d338 <_svfprintf_r+0x2f0>
 800d314:	3607      	adds	r6, #7
 800d316:	f026 0307 	bic.w	r3, r6, #7
 800d31a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800d31e:	930a      	str	r3, [sp, #40]	; 0x28
 800d320:	2e00      	cmp	r6, #0
 800d322:	f177 0300 	sbcs.w	r3, r7, #0
 800d326:	da05      	bge.n	800d334 <_svfprintf_r+0x2ec>
 800d328:	232d      	movs	r3, #45	; 0x2d
 800d32a:	4276      	negs	r6, r6
 800d32c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800d330:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800d334:	2301      	movs	r3, #1
 800d336:	e377      	b.n	800da28 <_svfprintf_r+0x9e0>
 800d338:	1d33      	adds	r3, r6, #4
 800d33a:	f01a 0f10 	tst.w	sl, #16
 800d33e:	930a      	str	r3, [sp, #40]	; 0x28
 800d340:	d002      	beq.n	800d348 <_svfprintf_r+0x300>
 800d342:	6836      	ldr	r6, [r6, #0]
 800d344:	17f7      	asrs	r7, r6, #31
 800d346:	e7eb      	b.n	800d320 <_svfprintf_r+0x2d8>
 800d348:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800d34c:	6836      	ldr	r6, [r6, #0]
 800d34e:	d001      	beq.n	800d354 <_svfprintf_r+0x30c>
 800d350:	b236      	sxth	r6, r6
 800d352:	e7f7      	b.n	800d344 <_svfprintf_r+0x2fc>
 800d354:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800d358:	bf18      	it	ne
 800d35a:	b276      	sxtbne	r6, r6
 800d35c:	e7f2      	b.n	800d344 <_svfprintf_r+0x2fc>
 800d35e:	3607      	adds	r6, #7
 800d360:	f026 0307 	bic.w	r3, r6, #7
 800d364:	4619      	mov	r1, r3
 800d366:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800d36a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800d36e:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800d372:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800d376:	910a      	str	r1, [sp, #40]	; 0x28
 800d378:	f04f 32ff 	mov.w	r2, #4294967295
 800d37c:	4630      	mov	r0, r6
 800d37e:	4629      	mov	r1, r5
 800d380:	4b32      	ldr	r3, [pc, #200]	; (800d44c <_svfprintf_r+0x404>)
 800d382:	f7f3 fb43 	bl	8000a0c <__aeabi_dcmpun>
 800d386:	bb08      	cbnz	r0, 800d3cc <_svfprintf_r+0x384>
 800d388:	f04f 32ff 	mov.w	r2, #4294967295
 800d38c:	4630      	mov	r0, r6
 800d38e:	4629      	mov	r1, r5
 800d390:	4b2e      	ldr	r3, [pc, #184]	; (800d44c <_svfprintf_r+0x404>)
 800d392:	f7f3 fb1d 	bl	80009d0 <__aeabi_dcmple>
 800d396:	b9c8      	cbnz	r0, 800d3cc <_svfprintf_r+0x384>
 800d398:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d39c:	2200      	movs	r2, #0
 800d39e:	2300      	movs	r3, #0
 800d3a0:	f7f3 fb0c 	bl	80009bc <__aeabi_dcmplt>
 800d3a4:	b110      	cbz	r0, 800d3ac <_svfprintf_r+0x364>
 800d3a6:	232d      	movs	r3, #45	; 0x2d
 800d3a8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800d3ac:	4a28      	ldr	r2, [pc, #160]	; (800d450 <_svfprintf_r+0x408>)
 800d3ae:	4829      	ldr	r0, [pc, #164]	; (800d454 <_svfprintf_r+0x40c>)
 800d3b0:	4613      	mov	r3, r2
 800d3b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d3b4:	2700      	movs	r7, #0
 800d3b6:	2947      	cmp	r1, #71	; 0x47
 800d3b8:	bfc8      	it	gt
 800d3ba:	4603      	movgt	r3, r0
 800d3bc:	f04f 0803 	mov.w	r8, #3
 800d3c0:	9307      	str	r3, [sp, #28]
 800d3c2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800d3c6:	463e      	mov	r6, r7
 800d3c8:	f000 bc24 	b.w	800dc14 <_svfprintf_r+0xbcc>
 800d3cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d3d0:	4610      	mov	r0, r2
 800d3d2:	4619      	mov	r1, r3
 800d3d4:	f7f3 fb1a 	bl	8000a0c <__aeabi_dcmpun>
 800d3d8:	4607      	mov	r7, r0
 800d3da:	b148      	cbz	r0, 800d3f0 <_svfprintf_r+0x3a8>
 800d3dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d3de:	4a1e      	ldr	r2, [pc, #120]	; (800d458 <_svfprintf_r+0x410>)
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	bfb8      	it	lt
 800d3e4:	232d      	movlt	r3, #45	; 0x2d
 800d3e6:	481d      	ldr	r0, [pc, #116]	; (800d45c <_svfprintf_r+0x414>)
 800d3e8:	bfb8      	it	lt
 800d3ea:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800d3ee:	e7df      	b.n	800d3b0 <_svfprintf_r+0x368>
 800d3f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3f2:	f023 0320 	bic.w	r3, r3, #32
 800d3f6:	2b41      	cmp	r3, #65	; 0x41
 800d3f8:	930c      	str	r3, [sp, #48]	; 0x30
 800d3fa:	d131      	bne.n	800d460 <_svfprintf_r+0x418>
 800d3fc:	2330      	movs	r3, #48	; 0x30
 800d3fe:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800d402:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d404:	f04a 0a02 	orr.w	sl, sl, #2
 800d408:	2b61      	cmp	r3, #97	; 0x61
 800d40a:	bf0c      	ite	eq
 800d40c:	2378      	moveq	r3, #120	; 0x78
 800d40e:	2358      	movne	r3, #88	; 0x58
 800d410:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 800d414:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800d418:	f340 81fa 	ble.w	800d810 <_svfprintf_r+0x7c8>
 800d41c:	4648      	mov	r0, r9
 800d41e:	f108 0101 	add.w	r1, r8, #1
 800d422:	f7fb ffcd 	bl	80093c0 <_malloc_r>
 800d426:	9007      	str	r0, [sp, #28]
 800d428:	2800      	cmp	r0, #0
 800d42a:	f040 81f4 	bne.w	800d816 <_svfprintf_r+0x7ce>
 800d42e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800d432:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d436:	f8ab 300c 	strh.w	r3, [fp, #12]
 800d43a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800d43e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d442:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d444:	bf18      	it	ne
 800d446:	f04f 33ff 	movne.w	r3, #4294967295
 800d44a:	e621      	b.n	800d090 <_svfprintf_r+0x48>
 800d44c:	7fefffff 	.word	0x7fefffff
 800d450:	0800fa98 	.word	0x0800fa98
 800d454:	0800fa9c 	.word	0x0800fa9c
 800d458:	0800faa0 	.word	0x0800faa0
 800d45c:	0800faa4 	.word	0x0800faa4
 800d460:	f1b8 3fff 	cmp.w	r8, #4294967295
 800d464:	f000 81d9 	beq.w	800d81a <_svfprintf_r+0x7d2>
 800d468:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d46a:	2b47      	cmp	r3, #71	; 0x47
 800d46c:	d105      	bne.n	800d47a <_svfprintf_r+0x432>
 800d46e:	f1b8 0f00 	cmp.w	r8, #0
 800d472:	d102      	bne.n	800d47a <_svfprintf_r+0x432>
 800d474:	4647      	mov	r7, r8
 800d476:	f04f 0801 	mov.w	r8, #1
 800d47a:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800d47e:	9315      	str	r3, [sp, #84]	; 0x54
 800d480:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d482:	1e1d      	subs	r5, r3, #0
 800d484:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d486:	9308      	str	r3, [sp, #32]
 800d488:	bfb7      	itett	lt
 800d48a:	462b      	movlt	r3, r5
 800d48c:	2300      	movge	r3, #0
 800d48e:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800d492:	232d      	movlt	r3, #45	; 0x2d
 800d494:	931c      	str	r3, [sp, #112]	; 0x70
 800d496:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d498:	2b41      	cmp	r3, #65	; 0x41
 800d49a:	f040 81d7 	bne.w	800d84c <_svfprintf_r+0x804>
 800d49e:	aa20      	add	r2, sp, #128	; 0x80
 800d4a0:	4629      	mov	r1, r5
 800d4a2:	9808      	ldr	r0, [sp, #32]
 800d4a4:	f7ff fd46 	bl	800cf34 <frexp>
 800d4a8:	2200      	movs	r2, #0
 800d4aa:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d4ae:	f7f3 f813 	bl	80004d8 <__aeabi_dmul>
 800d4b2:	4602      	mov	r2, r0
 800d4b4:	460b      	mov	r3, r1
 800d4b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	2300      	movs	r3, #0
 800d4be:	f7f3 fa73 	bl	80009a8 <__aeabi_dcmpeq>
 800d4c2:	b108      	cbz	r0, 800d4c8 <_svfprintf_r+0x480>
 800d4c4:	2301      	movs	r3, #1
 800d4c6:	9320      	str	r3, [sp, #128]	; 0x80
 800d4c8:	4eb4      	ldr	r6, [pc, #720]	; (800d79c <_svfprintf_r+0x754>)
 800d4ca:	4bb5      	ldr	r3, [pc, #724]	; (800d7a0 <_svfprintf_r+0x758>)
 800d4cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d4ce:	9d07      	ldr	r5, [sp, #28]
 800d4d0:	2a61      	cmp	r2, #97	; 0x61
 800d4d2:	bf18      	it	ne
 800d4d4:	461e      	movne	r6, r3
 800d4d6:	9617      	str	r6, [sp, #92]	; 0x5c
 800d4d8:	f108 36ff 	add.w	r6, r8, #4294967295
 800d4dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	4bb0      	ldr	r3, [pc, #704]	; (800d7a4 <_svfprintf_r+0x75c>)
 800d4e4:	f7f2 fff8 	bl	80004d8 <__aeabi_dmul>
 800d4e8:	4602      	mov	r2, r0
 800d4ea:	460b      	mov	r3, r1
 800d4ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d4f0:	f7f3 faa2 	bl	8000a38 <__aeabi_d2iz>
 800d4f4:	901d      	str	r0, [sp, #116]	; 0x74
 800d4f6:	f7f2 ff85 	bl	8000404 <__aeabi_i2d>
 800d4fa:	4602      	mov	r2, r0
 800d4fc:	460b      	mov	r3, r1
 800d4fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d502:	f7f2 fe31 	bl	8000168 <__aeabi_dsub>
 800d506:	4602      	mov	r2, r0
 800d508:	460b      	mov	r3, r1
 800d50a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d50e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d510:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800d512:	960d      	str	r6, [sp, #52]	; 0x34
 800d514:	5c9b      	ldrb	r3, [r3, r2]
 800d516:	f805 3b01 	strb.w	r3, [r5], #1
 800d51a:	1c73      	adds	r3, r6, #1
 800d51c:	d006      	beq.n	800d52c <_svfprintf_r+0x4e4>
 800d51e:	2200      	movs	r2, #0
 800d520:	2300      	movs	r3, #0
 800d522:	3e01      	subs	r6, #1
 800d524:	f7f3 fa40 	bl	80009a8 <__aeabi_dcmpeq>
 800d528:	2800      	cmp	r0, #0
 800d52a:	d0d7      	beq.n	800d4dc <_svfprintf_r+0x494>
 800d52c:	2200      	movs	r2, #0
 800d52e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d532:	4b9d      	ldr	r3, [pc, #628]	; (800d7a8 <_svfprintf_r+0x760>)
 800d534:	f7f3 fa60 	bl	80009f8 <__aeabi_dcmpgt>
 800d538:	b960      	cbnz	r0, 800d554 <_svfprintf_r+0x50c>
 800d53a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d53e:	2200      	movs	r2, #0
 800d540:	4b99      	ldr	r3, [pc, #612]	; (800d7a8 <_svfprintf_r+0x760>)
 800d542:	f7f3 fa31 	bl	80009a8 <__aeabi_dcmpeq>
 800d546:	2800      	cmp	r0, #0
 800d548:	f000 817b 	beq.w	800d842 <_svfprintf_r+0x7fa>
 800d54c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d54e:	07d8      	lsls	r0, r3, #31
 800d550:	f140 8177 	bpl.w	800d842 <_svfprintf_r+0x7fa>
 800d554:	2030      	movs	r0, #48	; 0x30
 800d556:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d558:	9524      	str	r5, [sp, #144]	; 0x90
 800d55a:	7bd9      	ldrb	r1, [r3, #15]
 800d55c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d55e:	1e53      	subs	r3, r2, #1
 800d560:	9324      	str	r3, [sp, #144]	; 0x90
 800d562:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800d566:	428b      	cmp	r3, r1
 800d568:	f000 815a 	beq.w	800d820 <_svfprintf_r+0x7d8>
 800d56c:	2b39      	cmp	r3, #57	; 0x39
 800d56e:	bf0b      	itete	eq
 800d570:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800d572:	3301      	addne	r3, #1
 800d574:	7a9b      	ldrbeq	r3, [r3, #10]
 800d576:	b2db      	uxtbne	r3, r3
 800d578:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d57c:	9b07      	ldr	r3, [sp, #28]
 800d57e:	1aeb      	subs	r3, r5, r3
 800d580:	9308      	str	r3, [sp, #32]
 800d582:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d584:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800d586:	2b47      	cmp	r3, #71	; 0x47
 800d588:	f040 81ad 	bne.w	800d8e6 <_svfprintf_r+0x89e>
 800d58c:	1ce9      	adds	r1, r5, #3
 800d58e:	db02      	blt.n	800d596 <_svfprintf_r+0x54e>
 800d590:	45a8      	cmp	r8, r5
 800d592:	f280 81cf 	bge.w	800d934 <_svfprintf_r+0x8ec>
 800d596:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d598:	3b02      	subs	r3, #2
 800d59a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d59c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d59e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800d5a2:	f021 0120 	bic.w	r1, r1, #32
 800d5a6:	2941      	cmp	r1, #65	; 0x41
 800d5a8:	bf08      	it	eq
 800d5aa:	320f      	addeq	r2, #15
 800d5ac:	f105 33ff 	add.w	r3, r5, #4294967295
 800d5b0:	bf06      	itte	eq
 800d5b2:	b2d2      	uxtbeq	r2, r2
 800d5b4:	2101      	moveq	r1, #1
 800d5b6:	2100      	movne	r1, #0
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800d5be:	bfb4      	ite	lt
 800d5c0:	222d      	movlt	r2, #45	; 0x2d
 800d5c2:	222b      	movge	r2, #43	; 0x2b
 800d5c4:	9320      	str	r3, [sp, #128]	; 0x80
 800d5c6:	bfb8      	it	lt
 800d5c8:	f1c5 0301 	rsblt	r3, r5, #1
 800d5cc:	2b09      	cmp	r3, #9
 800d5ce:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800d5d2:	f340 819e 	ble.w	800d912 <_svfprintf_r+0x8ca>
 800d5d6:	260a      	movs	r6, #10
 800d5d8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800d5dc:	fb93 f5f6 	sdiv	r5, r3, r6
 800d5e0:	4611      	mov	r1, r2
 800d5e2:	fb06 3015 	mls	r0, r6, r5, r3
 800d5e6:	3030      	adds	r0, #48	; 0x30
 800d5e8:	f801 0c01 	strb.w	r0, [r1, #-1]
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	2863      	cmp	r0, #99	; 0x63
 800d5f0:	462b      	mov	r3, r5
 800d5f2:	f102 32ff 	add.w	r2, r2, #4294967295
 800d5f6:	dcf1      	bgt.n	800d5dc <_svfprintf_r+0x594>
 800d5f8:	3330      	adds	r3, #48	; 0x30
 800d5fa:	1e88      	subs	r0, r1, #2
 800d5fc:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d600:	4603      	mov	r3, r0
 800d602:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800d606:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800d60a:	42ab      	cmp	r3, r5
 800d60c:	f0c0 817c 	bcc.w	800d908 <_svfprintf_r+0x8c0>
 800d610:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800d614:	1a52      	subs	r2, r2, r1
 800d616:	42a8      	cmp	r0, r5
 800d618:	bf88      	it	hi
 800d61a:	2200      	movhi	r2, #0
 800d61c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800d620:	441a      	add	r2, r3
 800d622:	ab22      	add	r3, sp, #136	; 0x88
 800d624:	1ad3      	subs	r3, r2, r3
 800d626:	9a08      	ldr	r2, [sp, #32]
 800d628:	931a      	str	r3, [sp, #104]	; 0x68
 800d62a:	2a01      	cmp	r2, #1
 800d62c:	eb03 0802 	add.w	r8, r3, r2
 800d630:	dc02      	bgt.n	800d638 <_svfprintf_r+0x5f0>
 800d632:	f01a 0f01 	tst.w	sl, #1
 800d636:	d001      	beq.n	800d63c <_svfprintf_r+0x5f4>
 800d638:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d63a:	4498      	add	r8, r3
 800d63c:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 800d640:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d644:	9315      	str	r3, [sp, #84]	; 0x54
 800d646:	2300      	movs	r3, #0
 800d648:	461d      	mov	r5, r3
 800d64a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800d64e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800d650:	b113      	cbz	r3, 800d658 <_svfprintf_r+0x610>
 800d652:	232d      	movs	r3, #45	; 0x2d
 800d654:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800d658:	2600      	movs	r6, #0
 800d65a:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 800d65e:	4546      	cmp	r6, r8
 800d660:	4633      	mov	r3, r6
 800d662:	bfb8      	it	lt
 800d664:	4643      	movlt	r3, r8
 800d666:	9315      	str	r3, [sp, #84]	; 0x54
 800d668:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800d66c:	b113      	cbz	r3, 800d674 <_svfprintf_r+0x62c>
 800d66e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d670:	3301      	adds	r3, #1
 800d672:	9315      	str	r3, [sp, #84]	; 0x54
 800d674:	f01a 0302 	ands.w	r3, sl, #2
 800d678:	931c      	str	r3, [sp, #112]	; 0x70
 800d67a:	bf1e      	ittt	ne
 800d67c:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800d67e:	3302      	addne	r3, #2
 800d680:	9315      	strne	r3, [sp, #84]	; 0x54
 800d682:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800d686:	931d      	str	r3, [sp, #116]	; 0x74
 800d688:	d121      	bne.n	800d6ce <_svfprintf_r+0x686>
 800d68a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800d68e:	1a9b      	subs	r3, r3, r2
 800d690:	2b00      	cmp	r3, #0
 800d692:	9317      	str	r3, [sp, #92]	; 0x5c
 800d694:	dd1b      	ble.n	800d6ce <_svfprintf_r+0x686>
 800d696:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800d69a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d69c:	3301      	adds	r3, #1
 800d69e:	2810      	cmp	r0, #16
 800d6a0:	4842      	ldr	r0, [pc, #264]	; (800d7ac <_svfprintf_r+0x764>)
 800d6a2:	f104 0108 	add.w	r1, r4, #8
 800d6a6:	6020      	str	r0, [r4, #0]
 800d6a8:	f300 82e6 	bgt.w	800dc78 <_svfprintf_r+0xc30>
 800d6ac:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d6ae:	2b07      	cmp	r3, #7
 800d6b0:	4402      	add	r2, r0
 800d6b2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800d6b6:	6060      	str	r0, [r4, #4]
 800d6b8:	f340 82f3 	ble.w	800dca2 <_svfprintf_r+0xc5a>
 800d6bc:	4659      	mov	r1, fp
 800d6be:	4648      	mov	r0, r9
 800d6c0:	aa26      	add	r2, sp, #152	; 0x98
 800d6c2:	f001 fdb3 	bl	800f22c <__ssprint_r>
 800d6c6:	2800      	cmp	r0, #0
 800d6c8:	f040 8636 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800d6cc:	ac29      	add	r4, sp, #164	; 0xa4
 800d6ce:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800d6d2:	b173      	cbz	r3, 800d6f2 <_svfprintf_r+0x6aa>
 800d6d4:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800d6d8:	6023      	str	r3, [r4, #0]
 800d6da:	2301      	movs	r3, #1
 800d6dc:	6063      	str	r3, [r4, #4]
 800d6de:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d6e0:	3301      	adds	r3, #1
 800d6e2:	9328      	str	r3, [sp, #160]	; 0xa0
 800d6e4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d6e6:	3301      	adds	r3, #1
 800d6e8:	2b07      	cmp	r3, #7
 800d6ea:	9327      	str	r3, [sp, #156]	; 0x9c
 800d6ec:	f300 82db 	bgt.w	800dca6 <_svfprintf_r+0xc5e>
 800d6f0:	3408      	adds	r4, #8
 800d6f2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800d6f4:	b16b      	cbz	r3, 800d712 <_svfprintf_r+0x6ca>
 800d6f6:	ab1f      	add	r3, sp, #124	; 0x7c
 800d6f8:	6023      	str	r3, [r4, #0]
 800d6fa:	2302      	movs	r3, #2
 800d6fc:	6063      	str	r3, [r4, #4]
 800d6fe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d700:	3302      	adds	r3, #2
 800d702:	9328      	str	r3, [sp, #160]	; 0xa0
 800d704:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d706:	3301      	adds	r3, #1
 800d708:	2b07      	cmp	r3, #7
 800d70a:	9327      	str	r3, [sp, #156]	; 0x9c
 800d70c:	f300 82d5 	bgt.w	800dcba <_svfprintf_r+0xc72>
 800d710:	3408      	adds	r4, #8
 800d712:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d714:	2b80      	cmp	r3, #128	; 0x80
 800d716:	d121      	bne.n	800d75c <_svfprintf_r+0x714>
 800d718:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800d71c:	1a9b      	subs	r3, r3, r2
 800d71e:	2b00      	cmp	r3, #0
 800d720:	9317      	str	r3, [sp, #92]	; 0x5c
 800d722:	dd1b      	ble.n	800d75c <_svfprintf_r+0x714>
 800d724:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800d728:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d72a:	3301      	adds	r3, #1
 800d72c:	2810      	cmp	r0, #16
 800d72e:	4820      	ldr	r0, [pc, #128]	; (800d7b0 <_svfprintf_r+0x768>)
 800d730:	f104 0108 	add.w	r1, r4, #8
 800d734:	6020      	str	r0, [r4, #0]
 800d736:	f300 82ca 	bgt.w	800dcce <_svfprintf_r+0xc86>
 800d73a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d73c:	2b07      	cmp	r3, #7
 800d73e:	4402      	add	r2, r0
 800d740:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800d744:	6060      	str	r0, [r4, #4]
 800d746:	f340 82d7 	ble.w	800dcf8 <_svfprintf_r+0xcb0>
 800d74a:	4659      	mov	r1, fp
 800d74c:	4648      	mov	r0, r9
 800d74e:	aa26      	add	r2, sp, #152	; 0x98
 800d750:	f001 fd6c 	bl	800f22c <__ssprint_r>
 800d754:	2800      	cmp	r0, #0
 800d756:	f040 85ef 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800d75a:	ac29      	add	r4, sp, #164	; 0xa4
 800d75c:	eba6 0608 	sub.w	r6, r6, r8
 800d760:	2e00      	cmp	r6, #0
 800d762:	dd27      	ble.n	800d7b4 <_svfprintf_r+0x76c>
 800d764:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800d768:	4811      	ldr	r0, [pc, #68]	; (800d7b0 <_svfprintf_r+0x768>)
 800d76a:	2e10      	cmp	r6, #16
 800d76c:	f103 0301 	add.w	r3, r3, #1
 800d770:	f104 0108 	add.w	r1, r4, #8
 800d774:	6020      	str	r0, [r4, #0]
 800d776:	f300 82c1 	bgt.w	800dcfc <_svfprintf_r+0xcb4>
 800d77a:	6066      	str	r6, [r4, #4]
 800d77c:	2b07      	cmp	r3, #7
 800d77e:	4416      	add	r6, r2
 800d780:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800d784:	f340 82cd 	ble.w	800dd22 <_svfprintf_r+0xcda>
 800d788:	4659      	mov	r1, fp
 800d78a:	4648      	mov	r0, r9
 800d78c:	aa26      	add	r2, sp, #152	; 0x98
 800d78e:	f001 fd4d 	bl	800f22c <__ssprint_r>
 800d792:	2800      	cmp	r0, #0
 800d794:	f040 85d0 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800d798:	ac29      	add	r4, sp, #164	; 0xa4
 800d79a:	e00b      	b.n	800d7b4 <_svfprintf_r+0x76c>
 800d79c:	0800faa8 	.word	0x0800faa8
 800d7a0:	0800fab9 	.word	0x0800fab9
 800d7a4:	40300000 	.word	0x40300000
 800d7a8:	3fe00000 	.word	0x3fe00000
 800d7ac:	0800fccc 	.word	0x0800fccc
 800d7b0:	0800fcdc 	.word	0x0800fcdc
 800d7b4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800d7b8:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800d7ba:	f040 82b9 	bne.w	800dd30 <_svfprintf_r+0xce8>
 800d7be:	9b07      	ldr	r3, [sp, #28]
 800d7c0:	4446      	add	r6, r8
 800d7c2:	e9c4 3800 	strd	r3, r8, [r4]
 800d7c6:	9628      	str	r6, [sp, #160]	; 0xa0
 800d7c8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800d7ca:	3301      	adds	r3, #1
 800d7cc:	2b07      	cmp	r3, #7
 800d7ce:	9327      	str	r3, [sp, #156]	; 0x9c
 800d7d0:	f300 82f4 	bgt.w	800ddbc <_svfprintf_r+0xd74>
 800d7d4:	3408      	adds	r4, #8
 800d7d6:	f01a 0f04 	tst.w	sl, #4
 800d7da:	f040 858e 	bne.w	800e2fa <_svfprintf_r+0x12b2>
 800d7de:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800d7e2:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d7e4:	428a      	cmp	r2, r1
 800d7e6:	bfac      	ite	ge
 800d7e8:	189b      	addge	r3, r3, r2
 800d7ea:	185b      	addlt	r3, r3, r1
 800d7ec:	9313      	str	r3, [sp, #76]	; 0x4c
 800d7ee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d7f0:	b13b      	cbz	r3, 800d802 <_svfprintf_r+0x7ba>
 800d7f2:	4659      	mov	r1, fp
 800d7f4:	4648      	mov	r0, r9
 800d7f6:	aa26      	add	r2, sp, #152	; 0x98
 800d7f8:	f001 fd18 	bl	800f22c <__ssprint_r>
 800d7fc:	2800      	cmp	r0, #0
 800d7fe:	f040 859b 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800d802:	2300      	movs	r3, #0
 800d804:	9327      	str	r3, [sp, #156]	; 0x9c
 800d806:	2f00      	cmp	r7, #0
 800d808:	f040 85b2 	bne.w	800e370 <_svfprintf_r+0x1328>
 800d80c:	ac29      	add	r4, sp, #164	; 0xa4
 800d80e:	e0e3      	b.n	800d9d8 <_svfprintf_r+0x990>
 800d810:	ab39      	add	r3, sp, #228	; 0xe4
 800d812:	9307      	str	r3, [sp, #28]
 800d814:	e631      	b.n	800d47a <_svfprintf_r+0x432>
 800d816:	9f07      	ldr	r7, [sp, #28]
 800d818:	e62f      	b.n	800d47a <_svfprintf_r+0x432>
 800d81a:	f04f 0806 	mov.w	r8, #6
 800d81e:	e62c      	b.n	800d47a <_svfprintf_r+0x432>
 800d820:	f802 0c01 	strb.w	r0, [r2, #-1]
 800d824:	e69a      	b.n	800d55c <_svfprintf_r+0x514>
 800d826:	f803 0b01 	strb.w	r0, [r3], #1
 800d82a:	1aca      	subs	r2, r1, r3
 800d82c:	2a00      	cmp	r2, #0
 800d82e:	dafa      	bge.n	800d826 <_svfprintf_r+0x7de>
 800d830:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d832:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d834:	3201      	adds	r2, #1
 800d836:	f103 0301 	add.w	r3, r3, #1
 800d83a:	bfb8      	it	lt
 800d83c:	2300      	movlt	r3, #0
 800d83e:	441d      	add	r5, r3
 800d840:	e69c      	b.n	800d57c <_svfprintf_r+0x534>
 800d842:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d844:	462b      	mov	r3, r5
 800d846:	2030      	movs	r0, #48	; 0x30
 800d848:	18a9      	adds	r1, r5, r2
 800d84a:	e7ee      	b.n	800d82a <_svfprintf_r+0x7e2>
 800d84c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d84e:	2b46      	cmp	r3, #70	; 0x46
 800d850:	d005      	beq.n	800d85e <_svfprintf_r+0x816>
 800d852:	2b45      	cmp	r3, #69	; 0x45
 800d854:	d11b      	bne.n	800d88e <_svfprintf_r+0x846>
 800d856:	f108 0601 	add.w	r6, r8, #1
 800d85a:	2302      	movs	r3, #2
 800d85c:	e001      	b.n	800d862 <_svfprintf_r+0x81a>
 800d85e:	4646      	mov	r6, r8
 800d860:	2303      	movs	r3, #3
 800d862:	aa24      	add	r2, sp, #144	; 0x90
 800d864:	9204      	str	r2, [sp, #16]
 800d866:	aa21      	add	r2, sp, #132	; 0x84
 800d868:	9203      	str	r2, [sp, #12]
 800d86a:	aa20      	add	r2, sp, #128	; 0x80
 800d86c:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800d870:	9300      	str	r3, [sp, #0]
 800d872:	4648      	mov	r0, r9
 800d874:	462b      	mov	r3, r5
 800d876:	9a08      	ldr	r2, [sp, #32]
 800d878:	f7fd fc62 	bl	800b140 <_dtoa_r>
 800d87c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d87e:	9007      	str	r0, [sp, #28]
 800d880:	2b47      	cmp	r3, #71	; 0x47
 800d882:	d106      	bne.n	800d892 <_svfprintf_r+0x84a>
 800d884:	f01a 0f01 	tst.w	sl, #1
 800d888:	d103      	bne.n	800d892 <_svfprintf_r+0x84a>
 800d88a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800d88c:	e676      	b.n	800d57c <_svfprintf_r+0x534>
 800d88e:	4646      	mov	r6, r8
 800d890:	e7e3      	b.n	800d85a <_svfprintf_r+0x812>
 800d892:	9b07      	ldr	r3, [sp, #28]
 800d894:	4433      	add	r3, r6
 800d896:	930d      	str	r3, [sp, #52]	; 0x34
 800d898:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d89a:	2b46      	cmp	r3, #70	; 0x46
 800d89c:	d111      	bne.n	800d8c2 <_svfprintf_r+0x87a>
 800d89e:	9b07      	ldr	r3, [sp, #28]
 800d8a0:	781b      	ldrb	r3, [r3, #0]
 800d8a2:	2b30      	cmp	r3, #48	; 0x30
 800d8a4:	d109      	bne.n	800d8ba <_svfprintf_r+0x872>
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	4629      	mov	r1, r5
 800d8ac:	9808      	ldr	r0, [sp, #32]
 800d8ae:	f7f3 f87b 	bl	80009a8 <__aeabi_dcmpeq>
 800d8b2:	b910      	cbnz	r0, 800d8ba <_svfprintf_r+0x872>
 800d8b4:	f1c6 0601 	rsb	r6, r6, #1
 800d8b8:	9620      	str	r6, [sp, #128]	; 0x80
 800d8ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d8bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800d8be:	441a      	add	r2, r3
 800d8c0:	920d      	str	r2, [sp, #52]	; 0x34
 800d8c2:	2200      	movs	r2, #0
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	4629      	mov	r1, r5
 800d8c8:	9808      	ldr	r0, [sp, #32]
 800d8ca:	f7f3 f86d 	bl	80009a8 <__aeabi_dcmpeq>
 800d8ce:	b108      	cbz	r0, 800d8d4 <_svfprintf_r+0x88c>
 800d8d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d8d2:	9324      	str	r3, [sp, #144]	; 0x90
 800d8d4:	2230      	movs	r2, #48	; 0x30
 800d8d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800d8d8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d8da:	4299      	cmp	r1, r3
 800d8dc:	d9d5      	bls.n	800d88a <_svfprintf_r+0x842>
 800d8de:	1c59      	adds	r1, r3, #1
 800d8e0:	9124      	str	r1, [sp, #144]	; 0x90
 800d8e2:	701a      	strb	r2, [r3, #0]
 800d8e4:	e7f7      	b.n	800d8d6 <_svfprintf_r+0x88e>
 800d8e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d8e8:	2b46      	cmp	r3, #70	; 0x46
 800d8ea:	f47f ae57 	bne.w	800d59c <_svfprintf_r+0x554>
 800d8ee:	f00a 0301 	and.w	r3, sl, #1
 800d8f2:	2d00      	cmp	r5, #0
 800d8f4:	ea43 0308 	orr.w	r3, r3, r8
 800d8f8:	dd18      	ble.n	800d92c <_svfprintf_r+0x8e4>
 800d8fa:	b383      	cbz	r3, 800d95e <_svfprintf_r+0x916>
 800d8fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d8fe:	18eb      	adds	r3, r5, r3
 800d900:	4498      	add	r8, r3
 800d902:	2366      	movs	r3, #102	; 0x66
 800d904:	930b      	str	r3, [sp, #44]	; 0x2c
 800d906:	e030      	b.n	800d96a <_svfprintf_r+0x922>
 800d908:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d90c:	f802 6b01 	strb.w	r6, [r2], #1
 800d910:	e67b      	b.n	800d60a <_svfprintf_r+0x5c2>
 800d912:	b941      	cbnz	r1, 800d926 <_svfprintf_r+0x8de>
 800d914:	2230      	movs	r2, #48	; 0x30
 800d916:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800d91a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800d91e:	3330      	adds	r3, #48	; 0x30
 800d920:	f802 3b01 	strb.w	r3, [r2], #1
 800d924:	e67d      	b.n	800d622 <_svfprintf_r+0x5da>
 800d926:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800d92a:	e7f8      	b.n	800d91e <_svfprintf_r+0x8d6>
 800d92c:	b1cb      	cbz	r3, 800d962 <_svfprintf_r+0x91a>
 800d92e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d930:	3301      	adds	r3, #1
 800d932:	e7e5      	b.n	800d900 <_svfprintf_r+0x8b8>
 800d934:	9b08      	ldr	r3, [sp, #32]
 800d936:	429d      	cmp	r5, r3
 800d938:	db07      	blt.n	800d94a <_svfprintf_r+0x902>
 800d93a:	f01a 0f01 	tst.w	sl, #1
 800d93e:	d029      	beq.n	800d994 <_svfprintf_r+0x94c>
 800d940:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d942:	eb05 0803 	add.w	r8, r5, r3
 800d946:	2367      	movs	r3, #103	; 0x67
 800d948:	e7dc      	b.n	800d904 <_svfprintf_r+0x8bc>
 800d94a:	9b08      	ldr	r3, [sp, #32]
 800d94c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d94e:	2d00      	cmp	r5, #0
 800d950:	eb03 0802 	add.w	r8, r3, r2
 800d954:	dcf7      	bgt.n	800d946 <_svfprintf_r+0x8fe>
 800d956:	f1c5 0301 	rsb	r3, r5, #1
 800d95a:	4498      	add	r8, r3
 800d95c:	e7f3      	b.n	800d946 <_svfprintf_r+0x8fe>
 800d95e:	46a8      	mov	r8, r5
 800d960:	e7cf      	b.n	800d902 <_svfprintf_r+0x8ba>
 800d962:	2366      	movs	r3, #102	; 0x66
 800d964:	f04f 0801 	mov.w	r8, #1
 800d968:	930b      	str	r3, [sp, #44]	; 0x2c
 800d96a:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 800d96e:	930d      	str	r3, [sp, #52]	; 0x34
 800d970:	d023      	beq.n	800d9ba <_svfprintf_r+0x972>
 800d972:	2300      	movs	r3, #0
 800d974:	2d00      	cmp	r5, #0
 800d976:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800d97a:	f77f ae68 	ble.w	800d64e <_svfprintf_r+0x606>
 800d97e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d980:	781b      	ldrb	r3, [r3, #0]
 800d982:	2bff      	cmp	r3, #255	; 0xff
 800d984:	d108      	bne.n	800d998 <_svfprintf_r+0x950>
 800d986:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d98a:	4413      	add	r3, r2
 800d98c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800d98e:	fb02 8803 	mla	r8, r2, r3, r8
 800d992:	e65c      	b.n	800d64e <_svfprintf_r+0x606>
 800d994:	46a8      	mov	r8, r5
 800d996:	e7d6      	b.n	800d946 <_svfprintf_r+0x8fe>
 800d998:	42ab      	cmp	r3, r5
 800d99a:	daf4      	bge.n	800d986 <_svfprintf_r+0x93e>
 800d99c:	1aed      	subs	r5, r5, r3
 800d99e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d9a0:	785b      	ldrb	r3, [r3, #1]
 800d9a2:	b133      	cbz	r3, 800d9b2 <_svfprintf_r+0x96a>
 800d9a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d9a6:	3301      	adds	r3, #1
 800d9a8:	930d      	str	r3, [sp, #52]	; 0x34
 800d9aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d9ac:	3301      	adds	r3, #1
 800d9ae:	930e      	str	r3, [sp, #56]	; 0x38
 800d9b0:	e7e5      	b.n	800d97e <_svfprintf_r+0x936>
 800d9b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d9b4:	3301      	adds	r3, #1
 800d9b6:	930c      	str	r3, [sp, #48]	; 0x30
 800d9b8:	e7e1      	b.n	800d97e <_svfprintf_r+0x936>
 800d9ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d9bc:	930c      	str	r3, [sp, #48]	; 0x30
 800d9be:	e646      	b.n	800d64e <_svfprintf_r+0x606>
 800d9c0:	4632      	mov	r2, r6
 800d9c2:	f852 3b04 	ldr.w	r3, [r2], #4
 800d9c6:	f01a 0f20 	tst.w	sl, #32
 800d9ca:	920a      	str	r2, [sp, #40]	; 0x28
 800d9cc:	d009      	beq.n	800d9e2 <_svfprintf_r+0x99a>
 800d9ce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d9d0:	4610      	mov	r0, r2
 800d9d2:	17d1      	asrs	r1, r2, #31
 800d9d4:	e9c3 0100 	strd	r0, r1, [r3]
 800d9d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d9da:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d9dc:	9307      	str	r3, [sp, #28]
 800d9de:	f7ff bb6f 	b.w	800d0c0 <_svfprintf_r+0x78>
 800d9e2:	f01a 0f10 	tst.w	sl, #16
 800d9e6:	d002      	beq.n	800d9ee <_svfprintf_r+0x9a6>
 800d9e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d9ea:	601a      	str	r2, [r3, #0]
 800d9ec:	e7f4      	b.n	800d9d8 <_svfprintf_r+0x990>
 800d9ee:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800d9f2:	d002      	beq.n	800d9fa <_svfprintf_r+0x9b2>
 800d9f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d9f6:	801a      	strh	r2, [r3, #0]
 800d9f8:	e7ee      	b.n	800d9d8 <_svfprintf_r+0x990>
 800d9fa:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800d9fe:	d0f3      	beq.n	800d9e8 <_svfprintf_r+0x9a0>
 800da00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800da02:	701a      	strb	r2, [r3, #0]
 800da04:	e7e8      	b.n	800d9d8 <_svfprintf_r+0x990>
 800da06:	f04a 0a10 	orr.w	sl, sl, #16
 800da0a:	f01a 0f20 	tst.w	sl, #32
 800da0e:	d01e      	beq.n	800da4e <_svfprintf_r+0xa06>
 800da10:	3607      	adds	r6, #7
 800da12:	f026 0307 	bic.w	r3, r6, #7
 800da16:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800da1a:	930a      	str	r3, [sp, #40]	; 0x28
 800da1c:	2300      	movs	r3, #0
 800da1e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800da22:	2200      	movs	r2, #0
 800da24:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800da28:	f1b8 3fff 	cmp.w	r8, #4294967295
 800da2c:	f000 84b1 	beq.w	800e392 <_svfprintf_r+0x134a>
 800da30:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800da34:	920c      	str	r2, [sp, #48]	; 0x30
 800da36:	ea56 0207 	orrs.w	r2, r6, r7
 800da3a:	f040 84b0 	bne.w	800e39e <_svfprintf_r+0x1356>
 800da3e:	f1b8 0f00 	cmp.w	r8, #0
 800da42:	f000 8103 	beq.w	800dc4c <_svfprintf_r+0xc04>
 800da46:	2b01      	cmp	r3, #1
 800da48:	f040 84ac 	bne.w	800e3a4 <_svfprintf_r+0x135c>
 800da4c:	e098      	b.n	800db80 <_svfprintf_r+0xb38>
 800da4e:	1d33      	adds	r3, r6, #4
 800da50:	f01a 0f10 	tst.w	sl, #16
 800da54:	930a      	str	r3, [sp, #40]	; 0x28
 800da56:	d001      	beq.n	800da5c <_svfprintf_r+0xa14>
 800da58:	6836      	ldr	r6, [r6, #0]
 800da5a:	e003      	b.n	800da64 <_svfprintf_r+0xa1c>
 800da5c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800da60:	d002      	beq.n	800da68 <_svfprintf_r+0xa20>
 800da62:	8836      	ldrh	r6, [r6, #0]
 800da64:	2700      	movs	r7, #0
 800da66:	e7d9      	b.n	800da1c <_svfprintf_r+0x9d4>
 800da68:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800da6c:	d0f4      	beq.n	800da58 <_svfprintf_r+0xa10>
 800da6e:	7836      	ldrb	r6, [r6, #0]
 800da70:	e7f8      	b.n	800da64 <_svfprintf_r+0xa1c>
 800da72:	4633      	mov	r3, r6
 800da74:	f853 6b04 	ldr.w	r6, [r3], #4
 800da78:	2278      	movs	r2, #120	; 0x78
 800da7a:	930a      	str	r3, [sp, #40]	; 0x28
 800da7c:	f647 0330 	movw	r3, #30768	; 0x7830
 800da80:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800da84:	4ba8      	ldr	r3, [pc, #672]	; (800dd28 <_svfprintf_r+0xce0>)
 800da86:	2700      	movs	r7, #0
 800da88:	931b      	str	r3, [sp, #108]	; 0x6c
 800da8a:	f04a 0a02 	orr.w	sl, sl, #2
 800da8e:	2302      	movs	r3, #2
 800da90:	920b      	str	r2, [sp, #44]	; 0x2c
 800da92:	e7c6      	b.n	800da22 <_svfprintf_r+0x9da>
 800da94:	4632      	mov	r2, r6
 800da96:	2500      	movs	r5, #0
 800da98:	f852 3b04 	ldr.w	r3, [r2], #4
 800da9c:	f1b8 3fff 	cmp.w	r8, #4294967295
 800daa0:	9307      	str	r3, [sp, #28]
 800daa2:	920a      	str	r2, [sp, #40]	; 0x28
 800daa4:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800daa8:	d010      	beq.n	800dacc <_svfprintf_r+0xa84>
 800daaa:	4642      	mov	r2, r8
 800daac:	4629      	mov	r1, r5
 800daae:	9807      	ldr	r0, [sp, #28]
 800dab0:	f7fe fd2c 	bl	800c50c <memchr>
 800dab4:	4607      	mov	r7, r0
 800dab6:	2800      	cmp	r0, #0
 800dab8:	f43f ac85 	beq.w	800d3c6 <_svfprintf_r+0x37e>
 800dabc:	9b07      	ldr	r3, [sp, #28]
 800dabe:	462f      	mov	r7, r5
 800dac0:	462e      	mov	r6, r5
 800dac2:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800dac6:	eba0 0803 	sub.w	r8, r0, r3
 800daca:	e5c8      	b.n	800d65e <_svfprintf_r+0x616>
 800dacc:	9807      	ldr	r0, [sp, #28]
 800dace:	f7f2 fb3f 	bl	8000150 <strlen>
 800dad2:	462f      	mov	r7, r5
 800dad4:	4680      	mov	r8, r0
 800dad6:	e476      	b.n	800d3c6 <_svfprintf_r+0x37e>
 800dad8:	f04a 0a10 	orr.w	sl, sl, #16
 800dadc:	f01a 0f20 	tst.w	sl, #32
 800dae0:	d007      	beq.n	800daf2 <_svfprintf_r+0xaaa>
 800dae2:	3607      	adds	r6, #7
 800dae4:	f026 0307 	bic.w	r3, r6, #7
 800dae8:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800daec:	930a      	str	r3, [sp, #40]	; 0x28
 800daee:	2301      	movs	r3, #1
 800daf0:	e797      	b.n	800da22 <_svfprintf_r+0x9da>
 800daf2:	1d33      	adds	r3, r6, #4
 800daf4:	f01a 0f10 	tst.w	sl, #16
 800daf8:	930a      	str	r3, [sp, #40]	; 0x28
 800dafa:	d001      	beq.n	800db00 <_svfprintf_r+0xab8>
 800dafc:	6836      	ldr	r6, [r6, #0]
 800dafe:	e003      	b.n	800db08 <_svfprintf_r+0xac0>
 800db00:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800db04:	d002      	beq.n	800db0c <_svfprintf_r+0xac4>
 800db06:	8836      	ldrh	r6, [r6, #0]
 800db08:	2700      	movs	r7, #0
 800db0a:	e7f0      	b.n	800daee <_svfprintf_r+0xaa6>
 800db0c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800db10:	d0f4      	beq.n	800dafc <_svfprintf_r+0xab4>
 800db12:	7836      	ldrb	r6, [r6, #0]
 800db14:	e7f8      	b.n	800db08 <_svfprintf_r+0xac0>
 800db16:	4b85      	ldr	r3, [pc, #532]	; (800dd2c <_svfprintf_r+0xce4>)
 800db18:	f01a 0f20 	tst.w	sl, #32
 800db1c:	931b      	str	r3, [sp, #108]	; 0x6c
 800db1e:	d019      	beq.n	800db54 <_svfprintf_r+0xb0c>
 800db20:	3607      	adds	r6, #7
 800db22:	f026 0307 	bic.w	r3, r6, #7
 800db26:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800db2a:	930a      	str	r3, [sp, #40]	; 0x28
 800db2c:	f01a 0f01 	tst.w	sl, #1
 800db30:	d00a      	beq.n	800db48 <_svfprintf_r+0xb00>
 800db32:	ea56 0307 	orrs.w	r3, r6, r7
 800db36:	d007      	beq.n	800db48 <_svfprintf_r+0xb00>
 800db38:	2330      	movs	r3, #48	; 0x30
 800db3a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800db3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db40:	f04a 0a02 	orr.w	sl, sl, #2
 800db44:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800db48:	2302      	movs	r3, #2
 800db4a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800db4e:	e768      	b.n	800da22 <_svfprintf_r+0x9da>
 800db50:	4b75      	ldr	r3, [pc, #468]	; (800dd28 <_svfprintf_r+0xce0>)
 800db52:	e7e1      	b.n	800db18 <_svfprintf_r+0xad0>
 800db54:	1d33      	adds	r3, r6, #4
 800db56:	f01a 0f10 	tst.w	sl, #16
 800db5a:	930a      	str	r3, [sp, #40]	; 0x28
 800db5c:	d001      	beq.n	800db62 <_svfprintf_r+0xb1a>
 800db5e:	6836      	ldr	r6, [r6, #0]
 800db60:	e003      	b.n	800db6a <_svfprintf_r+0xb22>
 800db62:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800db66:	d002      	beq.n	800db6e <_svfprintf_r+0xb26>
 800db68:	8836      	ldrh	r6, [r6, #0]
 800db6a:	2700      	movs	r7, #0
 800db6c:	e7de      	b.n	800db2c <_svfprintf_r+0xae4>
 800db6e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800db72:	d0f4      	beq.n	800db5e <_svfprintf_r+0xb16>
 800db74:	7836      	ldrb	r6, [r6, #0]
 800db76:	e7f8      	b.n	800db6a <_svfprintf_r+0xb22>
 800db78:	2f00      	cmp	r7, #0
 800db7a:	bf08      	it	eq
 800db7c:	2e0a      	cmpeq	r6, #10
 800db7e:	d206      	bcs.n	800db8e <_svfprintf_r+0xb46>
 800db80:	3630      	adds	r6, #48	; 0x30
 800db82:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800db86:	f20d 1347 	addw	r3, sp, #327	; 0x147
 800db8a:	f000 bc2d 	b.w	800e3e8 <_svfprintf_r+0x13a0>
 800db8e:	2300      	movs	r3, #0
 800db90:	9308      	str	r3, [sp, #32]
 800db92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800db94:	ad52      	add	r5, sp, #328	; 0x148
 800db96:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 800db9a:	1e6b      	subs	r3, r5, #1
 800db9c:	9307      	str	r3, [sp, #28]
 800db9e:	220a      	movs	r2, #10
 800dba0:	2300      	movs	r3, #0
 800dba2:	4630      	mov	r0, r6
 800dba4:	4639      	mov	r1, r7
 800dba6:	f7f2 ffbf 	bl	8000b28 <__aeabi_uldivmod>
 800dbaa:	9b08      	ldr	r3, [sp, #32]
 800dbac:	3230      	adds	r2, #48	; 0x30
 800dbae:	3301      	adds	r3, #1
 800dbb0:	f805 2c01 	strb.w	r2, [r5, #-1]
 800dbb4:	9308      	str	r3, [sp, #32]
 800dbb6:	f1ba 0f00 	cmp.w	sl, #0
 800dbba:	d019      	beq.n	800dbf0 <_svfprintf_r+0xba8>
 800dbbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dbbe:	9a08      	ldr	r2, [sp, #32]
 800dbc0:	781b      	ldrb	r3, [r3, #0]
 800dbc2:	429a      	cmp	r2, r3
 800dbc4:	d114      	bne.n	800dbf0 <_svfprintf_r+0xba8>
 800dbc6:	2aff      	cmp	r2, #255	; 0xff
 800dbc8:	d012      	beq.n	800dbf0 <_svfprintf_r+0xba8>
 800dbca:	2f00      	cmp	r7, #0
 800dbcc:	bf08      	it	eq
 800dbce:	2e0a      	cmpeq	r6, #10
 800dbd0:	d30e      	bcc.n	800dbf0 <_svfprintf_r+0xba8>
 800dbd2:	9b07      	ldr	r3, [sp, #28]
 800dbd4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dbd6:	9919      	ldr	r1, [sp, #100]	; 0x64
 800dbd8:	1a9b      	subs	r3, r3, r2
 800dbda:	4618      	mov	r0, r3
 800dbdc:	9307      	str	r3, [sp, #28]
 800dbde:	f7ff fa20 	bl	800d022 <strncpy>
 800dbe2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dbe4:	785d      	ldrb	r5, [r3, #1]
 800dbe6:	b1ed      	cbz	r5, 800dc24 <_svfprintf_r+0xbdc>
 800dbe8:	3301      	adds	r3, #1
 800dbea:	930e      	str	r3, [sp, #56]	; 0x38
 800dbec:	2300      	movs	r3, #0
 800dbee:	9308      	str	r3, [sp, #32]
 800dbf0:	220a      	movs	r2, #10
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	4630      	mov	r0, r6
 800dbf6:	4639      	mov	r1, r7
 800dbf8:	f7f2 ff96 	bl	8000b28 <__aeabi_uldivmod>
 800dbfc:	2f00      	cmp	r7, #0
 800dbfe:	bf08      	it	eq
 800dc00:	2e0a      	cmpeq	r6, #10
 800dc02:	d20b      	bcs.n	800dc1c <_svfprintf_r+0xbd4>
 800dc04:	2700      	movs	r7, #0
 800dc06:	9b07      	ldr	r3, [sp, #28]
 800dc08:	aa52      	add	r2, sp, #328	; 0x148
 800dc0a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800dc0e:	4646      	mov	r6, r8
 800dc10:	eba2 0803 	sub.w	r8, r2, r3
 800dc14:	463d      	mov	r5, r7
 800dc16:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800dc1a:	e520      	b.n	800d65e <_svfprintf_r+0x616>
 800dc1c:	4606      	mov	r6, r0
 800dc1e:	460f      	mov	r7, r1
 800dc20:	9d07      	ldr	r5, [sp, #28]
 800dc22:	e7ba      	b.n	800db9a <_svfprintf_r+0xb52>
 800dc24:	9508      	str	r5, [sp, #32]
 800dc26:	e7e3      	b.n	800dbf0 <_svfprintf_r+0xba8>
 800dc28:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800dc2a:	f006 030f 	and.w	r3, r6, #15
 800dc2e:	5cd3      	ldrb	r3, [r2, r3]
 800dc30:	9a07      	ldr	r2, [sp, #28]
 800dc32:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800dc36:	0933      	lsrs	r3, r6, #4
 800dc38:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800dc3c:	9207      	str	r2, [sp, #28]
 800dc3e:	093a      	lsrs	r2, r7, #4
 800dc40:	461e      	mov	r6, r3
 800dc42:	4617      	mov	r7, r2
 800dc44:	ea56 0307 	orrs.w	r3, r6, r7
 800dc48:	d1ee      	bne.n	800dc28 <_svfprintf_r+0xbe0>
 800dc4a:	e7db      	b.n	800dc04 <_svfprintf_r+0xbbc>
 800dc4c:	b933      	cbnz	r3, 800dc5c <_svfprintf_r+0xc14>
 800dc4e:	f01a 0f01 	tst.w	sl, #1
 800dc52:	d003      	beq.n	800dc5c <_svfprintf_r+0xc14>
 800dc54:	2330      	movs	r3, #48	; 0x30
 800dc56:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800dc5a:	e794      	b.n	800db86 <_svfprintf_r+0xb3e>
 800dc5c:	ab52      	add	r3, sp, #328	; 0x148
 800dc5e:	e3c3      	b.n	800e3e8 <_svfprintf_r+0x13a0>
 800dc60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	f000 838a 	beq.w	800e37c <_svfprintf_r+0x1334>
 800dc68:	2000      	movs	r0, #0
 800dc6a:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800dc6e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800dc72:	960a      	str	r6, [sp, #40]	; 0x28
 800dc74:	f7ff bb3f 	b.w	800d2f6 <_svfprintf_r+0x2ae>
 800dc78:	2010      	movs	r0, #16
 800dc7a:	2b07      	cmp	r3, #7
 800dc7c:	4402      	add	r2, r0
 800dc7e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800dc82:	6060      	str	r0, [r4, #4]
 800dc84:	dd08      	ble.n	800dc98 <_svfprintf_r+0xc50>
 800dc86:	4659      	mov	r1, fp
 800dc88:	4648      	mov	r0, r9
 800dc8a:	aa26      	add	r2, sp, #152	; 0x98
 800dc8c:	f001 face 	bl	800f22c <__ssprint_r>
 800dc90:	2800      	cmp	r0, #0
 800dc92:	f040 8351 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800dc96:	a929      	add	r1, sp, #164	; 0xa4
 800dc98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dc9a:	460c      	mov	r4, r1
 800dc9c:	3b10      	subs	r3, #16
 800dc9e:	9317      	str	r3, [sp, #92]	; 0x5c
 800dca0:	e4f9      	b.n	800d696 <_svfprintf_r+0x64e>
 800dca2:	460c      	mov	r4, r1
 800dca4:	e513      	b.n	800d6ce <_svfprintf_r+0x686>
 800dca6:	4659      	mov	r1, fp
 800dca8:	4648      	mov	r0, r9
 800dcaa:	aa26      	add	r2, sp, #152	; 0x98
 800dcac:	f001 fabe 	bl	800f22c <__ssprint_r>
 800dcb0:	2800      	cmp	r0, #0
 800dcb2:	f040 8341 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800dcb6:	ac29      	add	r4, sp, #164	; 0xa4
 800dcb8:	e51b      	b.n	800d6f2 <_svfprintf_r+0x6aa>
 800dcba:	4659      	mov	r1, fp
 800dcbc:	4648      	mov	r0, r9
 800dcbe:	aa26      	add	r2, sp, #152	; 0x98
 800dcc0:	f001 fab4 	bl	800f22c <__ssprint_r>
 800dcc4:	2800      	cmp	r0, #0
 800dcc6:	f040 8337 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800dcca:	ac29      	add	r4, sp, #164	; 0xa4
 800dccc:	e521      	b.n	800d712 <_svfprintf_r+0x6ca>
 800dcce:	2010      	movs	r0, #16
 800dcd0:	2b07      	cmp	r3, #7
 800dcd2:	4402      	add	r2, r0
 800dcd4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800dcd8:	6060      	str	r0, [r4, #4]
 800dcda:	dd08      	ble.n	800dcee <_svfprintf_r+0xca6>
 800dcdc:	4659      	mov	r1, fp
 800dcde:	4648      	mov	r0, r9
 800dce0:	aa26      	add	r2, sp, #152	; 0x98
 800dce2:	f001 faa3 	bl	800f22c <__ssprint_r>
 800dce6:	2800      	cmp	r0, #0
 800dce8:	f040 8326 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800dcec:	a929      	add	r1, sp, #164	; 0xa4
 800dcee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dcf0:	460c      	mov	r4, r1
 800dcf2:	3b10      	subs	r3, #16
 800dcf4:	9317      	str	r3, [sp, #92]	; 0x5c
 800dcf6:	e515      	b.n	800d724 <_svfprintf_r+0x6dc>
 800dcf8:	460c      	mov	r4, r1
 800dcfa:	e52f      	b.n	800d75c <_svfprintf_r+0x714>
 800dcfc:	2010      	movs	r0, #16
 800dcfe:	2b07      	cmp	r3, #7
 800dd00:	4402      	add	r2, r0
 800dd02:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800dd06:	6060      	str	r0, [r4, #4]
 800dd08:	dd08      	ble.n	800dd1c <_svfprintf_r+0xcd4>
 800dd0a:	4659      	mov	r1, fp
 800dd0c:	4648      	mov	r0, r9
 800dd0e:	aa26      	add	r2, sp, #152	; 0x98
 800dd10:	f001 fa8c 	bl	800f22c <__ssprint_r>
 800dd14:	2800      	cmp	r0, #0
 800dd16:	f040 830f 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800dd1a:	a929      	add	r1, sp, #164	; 0xa4
 800dd1c:	460c      	mov	r4, r1
 800dd1e:	3e10      	subs	r6, #16
 800dd20:	e520      	b.n	800d764 <_svfprintf_r+0x71c>
 800dd22:	460c      	mov	r4, r1
 800dd24:	e546      	b.n	800d7b4 <_svfprintf_r+0x76c>
 800dd26:	bf00      	nop
 800dd28:	0800faa8 	.word	0x0800faa8
 800dd2c:	0800fab9 	.word	0x0800fab9
 800dd30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd32:	2b65      	cmp	r3, #101	; 0x65
 800dd34:	f340 824a 	ble.w	800e1cc <_svfprintf_r+0x1184>
 800dd38:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	2300      	movs	r3, #0
 800dd40:	f7f2 fe32 	bl	80009a8 <__aeabi_dcmpeq>
 800dd44:	2800      	cmp	r0, #0
 800dd46:	d06a      	beq.n	800de1e <_svfprintf_r+0xdd6>
 800dd48:	4b6f      	ldr	r3, [pc, #444]	; (800df08 <_svfprintf_r+0xec0>)
 800dd4a:	6023      	str	r3, [r4, #0]
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	441e      	add	r6, r3
 800dd50:	6063      	str	r3, [r4, #4]
 800dd52:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800dd54:	9628      	str	r6, [sp, #160]	; 0xa0
 800dd56:	3301      	adds	r3, #1
 800dd58:	2b07      	cmp	r3, #7
 800dd5a:	9327      	str	r3, [sp, #156]	; 0x9c
 800dd5c:	dc38      	bgt.n	800ddd0 <_svfprintf_r+0xd88>
 800dd5e:	3408      	adds	r4, #8
 800dd60:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800dd62:	9a08      	ldr	r2, [sp, #32]
 800dd64:	4293      	cmp	r3, r2
 800dd66:	db03      	blt.n	800dd70 <_svfprintf_r+0xd28>
 800dd68:	f01a 0f01 	tst.w	sl, #1
 800dd6c:	f43f ad33 	beq.w	800d7d6 <_svfprintf_r+0x78e>
 800dd70:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dd72:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dd74:	6023      	str	r3, [r4, #0]
 800dd76:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dd78:	6063      	str	r3, [r4, #4]
 800dd7a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800dd7c:	4413      	add	r3, r2
 800dd7e:	9328      	str	r3, [sp, #160]	; 0xa0
 800dd80:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800dd82:	3301      	adds	r3, #1
 800dd84:	2b07      	cmp	r3, #7
 800dd86:	9327      	str	r3, [sp, #156]	; 0x9c
 800dd88:	dc2c      	bgt.n	800dde4 <_svfprintf_r+0xd9c>
 800dd8a:	3408      	adds	r4, #8
 800dd8c:	9b08      	ldr	r3, [sp, #32]
 800dd8e:	1e5d      	subs	r5, r3, #1
 800dd90:	2d00      	cmp	r5, #0
 800dd92:	f77f ad20 	ble.w	800d7d6 <_svfprintf_r+0x78e>
 800dd96:	f04f 0810 	mov.w	r8, #16
 800dd9a:	4e5c      	ldr	r6, [pc, #368]	; (800df0c <_svfprintf_r+0xec4>)
 800dd9c:	2d10      	cmp	r5, #16
 800dd9e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800dda2:	f104 0108 	add.w	r1, r4, #8
 800dda6:	f103 0301 	add.w	r3, r3, #1
 800ddaa:	6026      	str	r6, [r4, #0]
 800ddac:	dc24      	bgt.n	800ddf8 <_svfprintf_r+0xdb0>
 800ddae:	6065      	str	r5, [r4, #4]
 800ddb0:	2b07      	cmp	r3, #7
 800ddb2:	4415      	add	r5, r2
 800ddb4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800ddb8:	f340 829c 	ble.w	800e2f4 <_svfprintf_r+0x12ac>
 800ddbc:	4659      	mov	r1, fp
 800ddbe:	4648      	mov	r0, r9
 800ddc0:	aa26      	add	r2, sp, #152	; 0x98
 800ddc2:	f001 fa33 	bl	800f22c <__ssprint_r>
 800ddc6:	2800      	cmp	r0, #0
 800ddc8:	f040 82b6 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800ddcc:	ac29      	add	r4, sp, #164	; 0xa4
 800ddce:	e502      	b.n	800d7d6 <_svfprintf_r+0x78e>
 800ddd0:	4659      	mov	r1, fp
 800ddd2:	4648      	mov	r0, r9
 800ddd4:	aa26      	add	r2, sp, #152	; 0x98
 800ddd6:	f001 fa29 	bl	800f22c <__ssprint_r>
 800ddda:	2800      	cmp	r0, #0
 800dddc:	f040 82ac 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800dde0:	ac29      	add	r4, sp, #164	; 0xa4
 800dde2:	e7bd      	b.n	800dd60 <_svfprintf_r+0xd18>
 800dde4:	4659      	mov	r1, fp
 800dde6:	4648      	mov	r0, r9
 800dde8:	aa26      	add	r2, sp, #152	; 0x98
 800ddea:	f001 fa1f 	bl	800f22c <__ssprint_r>
 800ddee:	2800      	cmp	r0, #0
 800ddf0:	f040 82a2 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800ddf4:	ac29      	add	r4, sp, #164	; 0xa4
 800ddf6:	e7c9      	b.n	800dd8c <_svfprintf_r+0xd44>
 800ddf8:	3210      	adds	r2, #16
 800ddfa:	2b07      	cmp	r3, #7
 800ddfc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800de00:	f8c4 8004 	str.w	r8, [r4, #4]
 800de04:	dd08      	ble.n	800de18 <_svfprintf_r+0xdd0>
 800de06:	4659      	mov	r1, fp
 800de08:	4648      	mov	r0, r9
 800de0a:	aa26      	add	r2, sp, #152	; 0x98
 800de0c:	f001 fa0e 	bl	800f22c <__ssprint_r>
 800de10:	2800      	cmp	r0, #0
 800de12:	f040 8291 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800de16:	a929      	add	r1, sp, #164	; 0xa4
 800de18:	460c      	mov	r4, r1
 800de1a:	3d10      	subs	r5, #16
 800de1c:	e7be      	b.n	800dd9c <_svfprintf_r+0xd54>
 800de1e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800de20:	2b00      	cmp	r3, #0
 800de22:	dc75      	bgt.n	800df10 <_svfprintf_r+0xec8>
 800de24:	4b38      	ldr	r3, [pc, #224]	; (800df08 <_svfprintf_r+0xec0>)
 800de26:	6023      	str	r3, [r4, #0]
 800de28:	2301      	movs	r3, #1
 800de2a:	441e      	add	r6, r3
 800de2c:	6063      	str	r3, [r4, #4]
 800de2e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800de30:	9628      	str	r6, [sp, #160]	; 0xa0
 800de32:	3301      	adds	r3, #1
 800de34:	2b07      	cmp	r3, #7
 800de36:	9327      	str	r3, [sp, #156]	; 0x9c
 800de38:	dc3e      	bgt.n	800deb8 <_svfprintf_r+0xe70>
 800de3a:	3408      	adds	r4, #8
 800de3c:	9908      	ldr	r1, [sp, #32]
 800de3e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800de40:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800de42:	430a      	orrs	r2, r1
 800de44:	f00a 0101 	and.w	r1, sl, #1
 800de48:	430a      	orrs	r2, r1
 800de4a:	f43f acc4 	beq.w	800d7d6 <_svfprintf_r+0x78e>
 800de4e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800de50:	6022      	str	r2, [r4, #0]
 800de52:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800de54:	4413      	add	r3, r2
 800de56:	9328      	str	r3, [sp, #160]	; 0xa0
 800de58:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800de5a:	6062      	str	r2, [r4, #4]
 800de5c:	3301      	adds	r3, #1
 800de5e:	2b07      	cmp	r3, #7
 800de60:	9327      	str	r3, [sp, #156]	; 0x9c
 800de62:	dc33      	bgt.n	800decc <_svfprintf_r+0xe84>
 800de64:	3408      	adds	r4, #8
 800de66:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800de68:	2d00      	cmp	r5, #0
 800de6a:	da1c      	bge.n	800dea6 <_svfprintf_r+0xe5e>
 800de6c:	4623      	mov	r3, r4
 800de6e:	f04f 0810 	mov.w	r8, #16
 800de72:	4e26      	ldr	r6, [pc, #152]	; (800df0c <_svfprintf_r+0xec4>)
 800de74:	426d      	negs	r5, r5
 800de76:	2d10      	cmp	r5, #16
 800de78:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800de7c:	f104 0408 	add.w	r4, r4, #8
 800de80:	f102 0201 	add.w	r2, r2, #1
 800de84:	601e      	str	r6, [r3, #0]
 800de86:	dc2b      	bgt.n	800dee0 <_svfprintf_r+0xe98>
 800de88:	605d      	str	r5, [r3, #4]
 800de8a:	2a07      	cmp	r2, #7
 800de8c:	440d      	add	r5, r1
 800de8e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800de92:	dd08      	ble.n	800dea6 <_svfprintf_r+0xe5e>
 800de94:	4659      	mov	r1, fp
 800de96:	4648      	mov	r0, r9
 800de98:	aa26      	add	r2, sp, #152	; 0x98
 800de9a:	f001 f9c7 	bl	800f22c <__ssprint_r>
 800de9e:	2800      	cmp	r0, #0
 800dea0:	f040 824a 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800dea4:	ac29      	add	r4, sp, #164	; 0xa4
 800dea6:	9b07      	ldr	r3, [sp, #28]
 800dea8:	9a08      	ldr	r2, [sp, #32]
 800deaa:	6023      	str	r3, [r4, #0]
 800deac:	9b08      	ldr	r3, [sp, #32]
 800deae:	6063      	str	r3, [r4, #4]
 800deb0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800deb2:	4413      	add	r3, r2
 800deb4:	9328      	str	r3, [sp, #160]	; 0xa0
 800deb6:	e487      	b.n	800d7c8 <_svfprintf_r+0x780>
 800deb8:	4659      	mov	r1, fp
 800deba:	4648      	mov	r0, r9
 800debc:	aa26      	add	r2, sp, #152	; 0x98
 800debe:	f001 f9b5 	bl	800f22c <__ssprint_r>
 800dec2:	2800      	cmp	r0, #0
 800dec4:	f040 8238 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800dec8:	ac29      	add	r4, sp, #164	; 0xa4
 800deca:	e7b7      	b.n	800de3c <_svfprintf_r+0xdf4>
 800decc:	4659      	mov	r1, fp
 800dece:	4648      	mov	r0, r9
 800ded0:	aa26      	add	r2, sp, #152	; 0x98
 800ded2:	f001 f9ab 	bl	800f22c <__ssprint_r>
 800ded6:	2800      	cmp	r0, #0
 800ded8:	f040 822e 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800dedc:	ac29      	add	r4, sp, #164	; 0xa4
 800dede:	e7c2      	b.n	800de66 <_svfprintf_r+0xe1e>
 800dee0:	3110      	adds	r1, #16
 800dee2:	2a07      	cmp	r2, #7
 800dee4:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800dee8:	f8c3 8004 	str.w	r8, [r3, #4]
 800deec:	dd08      	ble.n	800df00 <_svfprintf_r+0xeb8>
 800deee:	4659      	mov	r1, fp
 800def0:	4648      	mov	r0, r9
 800def2:	aa26      	add	r2, sp, #152	; 0x98
 800def4:	f001 f99a 	bl	800f22c <__ssprint_r>
 800def8:	2800      	cmp	r0, #0
 800defa:	f040 821d 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800defe:	ac29      	add	r4, sp, #164	; 0xa4
 800df00:	4623      	mov	r3, r4
 800df02:	3d10      	subs	r5, #16
 800df04:	e7b7      	b.n	800de76 <_svfprintf_r+0xe2e>
 800df06:	bf00      	nop
 800df08:	0800faca 	.word	0x0800faca
 800df0c:	0800fcdc 	.word	0x0800fcdc
 800df10:	9b08      	ldr	r3, [sp, #32]
 800df12:	42ab      	cmp	r3, r5
 800df14:	bfa8      	it	ge
 800df16:	462b      	movge	r3, r5
 800df18:	2b00      	cmp	r3, #0
 800df1a:	4698      	mov	r8, r3
 800df1c:	dd0b      	ble.n	800df36 <_svfprintf_r+0xeee>
 800df1e:	9b07      	ldr	r3, [sp, #28]
 800df20:	4446      	add	r6, r8
 800df22:	e9c4 3800 	strd	r3, r8, [r4]
 800df26:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800df28:	9628      	str	r6, [sp, #160]	; 0xa0
 800df2a:	3301      	adds	r3, #1
 800df2c:	2b07      	cmp	r3, #7
 800df2e:	9327      	str	r3, [sp, #156]	; 0x9c
 800df30:	f300 808f 	bgt.w	800e052 <_svfprintf_r+0x100a>
 800df34:	3408      	adds	r4, #8
 800df36:	f1b8 0f00 	cmp.w	r8, #0
 800df3a:	bfb4      	ite	lt
 800df3c:	462e      	movlt	r6, r5
 800df3e:	eba5 0608 	subge.w	r6, r5, r8
 800df42:	2e00      	cmp	r6, #0
 800df44:	dd1c      	ble.n	800df80 <_svfprintf_r+0xf38>
 800df46:	f8df 8280 	ldr.w	r8, [pc, #640]	; 800e1c8 <_svfprintf_r+0x1180>
 800df4a:	2e10      	cmp	r6, #16
 800df4c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800df50:	f104 0108 	add.w	r1, r4, #8
 800df54:	f103 0301 	add.w	r3, r3, #1
 800df58:	f8c4 8000 	str.w	r8, [r4]
 800df5c:	f300 8083 	bgt.w	800e066 <_svfprintf_r+0x101e>
 800df60:	6066      	str	r6, [r4, #4]
 800df62:	2b07      	cmp	r3, #7
 800df64:	4416      	add	r6, r2
 800df66:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800df6a:	f340 808f 	ble.w	800e08c <_svfprintf_r+0x1044>
 800df6e:	4659      	mov	r1, fp
 800df70:	4648      	mov	r0, r9
 800df72:	aa26      	add	r2, sp, #152	; 0x98
 800df74:	f001 f95a 	bl	800f22c <__ssprint_r>
 800df78:	2800      	cmp	r0, #0
 800df7a:	f040 81dd 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800df7e:	ac29      	add	r4, sp, #164	; 0xa4
 800df80:	9b07      	ldr	r3, [sp, #28]
 800df82:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 800df86:	441d      	add	r5, r3
 800df88:	d00c      	beq.n	800dfa4 <_svfprintf_r+0xf5c>
 800df8a:	4e8f      	ldr	r6, [pc, #572]	; (800e1c8 <_svfprintf_r+0x1180>)
 800df8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d17e      	bne.n	800e090 <_svfprintf_r+0x1048>
 800df92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800df94:	2b00      	cmp	r3, #0
 800df96:	d17e      	bne.n	800e096 <_svfprintf_r+0x104e>
 800df98:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800df9c:	4413      	add	r3, r2
 800df9e:	429d      	cmp	r5, r3
 800dfa0:	bf28      	it	cs
 800dfa2:	461d      	movcs	r5, r3
 800dfa4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800dfa6:	9a08      	ldr	r2, [sp, #32]
 800dfa8:	4293      	cmp	r3, r2
 800dfaa:	db02      	blt.n	800dfb2 <_svfprintf_r+0xf6a>
 800dfac:	f01a 0f01 	tst.w	sl, #1
 800dfb0:	d00e      	beq.n	800dfd0 <_svfprintf_r+0xf88>
 800dfb2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dfb4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dfb6:	6023      	str	r3, [r4, #0]
 800dfb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dfba:	6063      	str	r3, [r4, #4]
 800dfbc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800dfbe:	4413      	add	r3, r2
 800dfc0:	9328      	str	r3, [sp, #160]	; 0xa0
 800dfc2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800dfc4:	3301      	adds	r3, #1
 800dfc6:	2b07      	cmp	r3, #7
 800dfc8:	9327      	str	r3, [sp, #156]	; 0x9c
 800dfca:	f300 80e8 	bgt.w	800e19e <_svfprintf_r+0x1156>
 800dfce:	3408      	adds	r4, #8
 800dfd0:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800dfd2:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 800dfd6:	440b      	add	r3, r1
 800dfd8:	1b8e      	subs	r6, r1, r6
 800dfda:	1b5a      	subs	r2, r3, r5
 800dfdc:	4296      	cmp	r6, r2
 800dfde:	bfa8      	it	ge
 800dfe0:	4616      	movge	r6, r2
 800dfe2:	2e00      	cmp	r6, #0
 800dfe4:	dd0b      	ble.n	800dffe <_svfprintf_r+0xfb6>
 800dfe6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800dfe8:	e9c4 5600 	strd	r5, r6, [r4]
 800dfec:	4433      	add	r3, r6
 800dfee:	9328      	str	r3, [sp, #160]	; 0xa0
 800dff0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800dff2:	3301      	adds	r3, #1
 800dff4:	2b07      	cmp	r3, #7
 800dff6:	9327      	str	r3, [sp, #156]	; 0x9c
 800dff8:	f300 80db 	bgt.w	800e1b2 <_svfprintf_r+0x116a>
 800dffc:	3408      	adds	r4, #8
 800dffe:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800e000:	9b08      	ldr	r3, [sp, #32]
 800e002:	2e00      	cmp	r6, #0
 800e004:	eba3 0505 	sub.w	r5, r3, r5
 800e008:	bfa8      	it	ge
 800e00a:	1bad      	subge	r5, r5, r6
 800e00c:	2d00      	cmp	r5, #0
 800e00e:	f77f abe2 	ble.w	800d7d6 <_svfprintf_r+0x78e>
 800e012:	f04f 0810 	mov.w	r8, #16
 800e016:	4e6c      	ldr	r6, [pc, #432]	; (800e1c8 <_svfprintf_r+0x1180>)
 800e018:	2d10      	cmp	r5, #16
 800e01a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800e01e:	f104 0108 	add.w	r1, r4, #8
 800e022:	f103 0301 	add.w	r3, r3, #1
 800e026:	6026      	str	r6, [r4, #0]
 800e028:	f77f aec1 	ble.w	800ddae <_svfprintf_r+0xd66>
 800e02c:	3210      	adds	r2, #16
 800e02e:	2b07      	cmp	r3, #7
 800e030:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800e034:	f8c4 8004 	str.w	r8, [r4, #4]
 800e038:	dd08      	ble.n	800e04c <_svfprintf_r+0x1004>
 800e03a:	4659      	mov	r1, fp
 800e03c:	4648      	mov	r0, r9
 800e03e:	aa26      	add	r2, sp, #152	; 0x98
 800e040:	f001 f8f4 	bl	800f22c <__ssprint_r>
 800e044:	2800      	cmp	r0, #0
 800e046:	f040 8177 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800e04a:	a929      	add	r1, sp, #164	; 0xa4
 800e04c:	460c      	mov	r4, r1
 800e04e:	3d10      	subs	r5, #16
 800e050:	e7e2      	b.n	800e018 <_svfprintf_r+0xfd0>
 800e052:	4659      	mov	r1, fp
 800e054:	4648      	mov	r0, r9
 800e056:	aa26      	add	r2, sp, #152	; 0x98
 800e058:	f001 f8e8 	bl	800f22c <__ssprint_r>
 800e05c:	2800      	cmp	r0, #0
 800e05e:	f040 816b 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800e062:	ac29      	add	r4, sp, #164	; 0xa4
 800e064:	e767      	b.n	800df36 <_svfprintf_r+0xeee>
 800e066:	2010      	movs	r0, #16
 800e068:	2b07      	cmp	r3, #7
 800e06a:	4402      	add	r2, r0
 800e06c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800e070:	6060      	str	r0, [r4, #4]
 800e072:	dd08      	ble.n	800e086 <_svfprintf_r+0x103e>
 800e074:	4659      	mov	r1, fp
 800e076:	4648      	mov	r0, r9
 800e078:	aa26      	add	r2, sp, #152	; 0x98
 800e07a:	f001 f8d7 	bl	800f22c <__ssprint_r>
 800e07e:	2800      	cmp	r0, #0
 800e080:	f040 815a 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800e084:	a929      	add	r1, sp, #164	; 0xa4
 800e086:	460c      	mov	r4, r1
 800e088:	3e10      	subs	r6, #16
 800e08a:	e75e      	b.n	800df4a <_svfprintf_r+0xf02>
 800e08c:	460c      	mov	r4, r1
 800e08e:	e777      	b.n	800df80 <_svfprintf_r+0xf38>
 800e090:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e092:	2b00      	cmp	r3, #0
 800e094:	d052      	beq.n	800e13c <_svfprintf_r+0x10f4>
 800e096:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e098:	3b01      	subs	r3, #1
 800e09a:	930c      	str	r3, [sp, #48]	; 0x30
 800e09c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e09e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e0a0:	6023      	str	r3, [r4, #0]
 800e0a2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e0a4:	6063      	str	r3, [r4, #4]
 800e0a6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e0a8:	4413      	add	r3, r2
 800e0aa:	9328      	str	r3, [sp, #160]	; 0xa0
 800e0ac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800e0ae:	3301      	adds	r3, #1
 800e0b0:	2b07      	cmp	r3, #7
 800e0b2:	9327      	str	r3, [sp, #156]	; 0x9c
 800e0b4:	dc49      	bgt.n	800e14a <_svfprintf_r+0x1102>
 800e0b6:	3408      	adds	r4, #8
 800e0b8:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800e0bc:	eb03 0802 	add.w	r8, r3, r2
 800e0c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e0c2:	eba8 0805 	sub.w	r8, r8, r5
 800e0c6:	781b      	ldrb	r3, [r3, #0]
 800e0c8:	4598      	cmp	r8, r3
 800e0ca:	bfa8      	it	ge
 800e0cc:	4698      	movge	r8, r3
 800e0ce:	f1b8 0f00 	cmp.w	r8, #0
 800e0d2:	dd0a      	ble.n	800e0ea <_svfprintf_r+0x10a2>
 800e0d4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e0d6:	e9c4 5800 	strd	r5, r8, [r4]
 800e0da:	4443      	add	r3, r8
 800e0dc:	9328      	str	r3, [sp, #160]	; 0xa0
 800e0de:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800e0e0:	3301      	adds	r3, #1
 800e0e2:	2b07      	cmp	r3, #7
 800e0e4:	9327      	str	r3, [sp, #156]	; 0x9c
 800e0e6:	dc3a      	bgt.n	800e15e <_svfprintf_r+0x1116>
 800e0e8:	3408      	adds	r4, #8
 800e0ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e0ec:	f1b8 0f00 	cmp.w	r8, #0
 800e0f0:	781b      	ldrb	r3, [r3, #0]
 800e0f2:	bfb4      	ite	lt
 800e0f4:	4698      	movlt	r8, r3
 800e0f6:	eba3 0808 	subge.w	r8, r3, r8
 800e0fa:	f1b8 0f00 	cmp.w	r8, #0
 800e0fe:	dd19      	ble.n	800e134 <_svfprintf_r+0x10ec>
 800e100:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800e104:	f1b8 0f10 	cmp.w	r8, #16
 800e108:	f102 0201 	add.w	r2, r2, #1
 800e10c:	f104 0108 	add.w	r1, r4, #8
 800e110:	6026      	str	r6, [r4, #0]
 800e112:	dc2e      	bgt.n	800e172 <_svfprintf_r+0x112a>
 800e114:	4443      	add	r3, r8
 800e116:	2a07      	cmp	r2, #7
 800e118:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800e11c:	f8c4 8004 	str.w	r8, [r4, #4]
 800e120:	dd3b      	ble.n	800e19a <_svfprintf_r+0x1152>
 800e122:	4659      	mov	r1, fp
 800e124:	4648      	mov	r0, r9
 800e126:	aa26      	add	r2, sp, #152	; 0x98
 800e128:	f001 f880 	bl	800f22c <__ssprint_r>
 800e12c:	2800      	cmp	r0, #0
 800e12e:	f040 8103 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800e132:	ac29      	add	r4, sp, #164	; 0xa4
 800e134:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e136:	781b      	ldrb	r3, [r3, #0]
 800e138:	441d      	add	r5, r3
 800e13a:	e727      	b.n	800df8c <_svfprintf_r+0xf44>
 800e13c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e13e:	3b01      	subs	r3, #1
 800e140:	930e      	str	r3, [sp, #56]	; 0x38
 800e142:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e144:	3b01      	subs	r3, #1
 800e146:	930d      	str	r3, [sp, #52]	; 0x34
 800e148:	e7a8      	b.n	800e09c <_svfprintf_r+0x1054>
 800e14a:	4659      	mov	r1, fp
 800e14c:	4648      	mov	r0, r9
 800e14e:	aa26      	add	r2, sp, #152	; 0x98
 800e150:	f001 f86c 	bl	800f22c <__ssprint_r>
 800e154:	2800      	cmp	r0, #0
 800e156:	f040 80ef 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800e15a:	ac29      	add	r4, sp, #164	; 0xa4
 800e15c:	e7ac      	b.n	800e0b8 <_svfprintf_r+0x1070>
 800e15e:	4659      	mov	r1, fp
 800e160:	4648      	mov	r0, r9
 800e162:	aa26      	add	r2, sp, #152	; 0x98
 800e164:	f001 f862 	bl	800f22c <__ssprint_r>
 800e168:	2800      	cmp	r0, #0
 800e16a:	f040 80e5 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800e16e:	ac29      	add	r4, sp, #164	; 0xa4
 800e170:	e7bb      	b.n	800e0ea <_svfprintf_r+0x10a2>
 800e172:	2010      	movs	r0, #16
 800e174:	2a07      	cmp	r2, #7
 800e176:	4403      	add	r3, r0
 800e178:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800e17c:	6060      	str	r0, [r4, #4]
 800e17e:	dd08      	ble.n	800e192 <_svfprintf_r+0x114a>
 800e180:	4659      	mov	r1, fp
 800e182:	4648      	mov	r0, r9
 800e184:	aa26      	add	r2, sp, #152	; 0x98
 800e186:	f001 f851 	bl	800f22c <__ssprint_r>
 800e18a:	2800      	cmp	r0, #0
 800e18c:	f040 80d4 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800e190:	a929      	add	r1, sp, #164	; 0xa4
 800e192:	460c      	mov	r4, r1
 800e194:	f1a8 0810 	sub.w	r8, r8, #16
 800e198:	e7b2      	b.n	800e100 <_svfprintf_r+0x10b8>
 800e19a:	460c      	mov	r4, r1
 800e19c:	e7ca      	b.n	800e134 <_svfprintf_r+0x10ec>
 800e19e:	4659      	mov	r1, fp
 800e1a0:	4648      	mov	r0, r9
 800e1a2:	aa26      	add	r2, sp, #152	; 0x98
 800e1a4:	f001 f842 	bl	800f22c <__ssprint_r>
 800e1a8:	2800      	cmp	r0, #0
 800e1aa:	f040 80c5 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800e1ae:	ac29      	add	r4, sp, #164	; 0xa4
 800e1b0:	e70e      	b.n	800dfd0 <_svfprintf_r+0xf88>
 800e1b2:	4659      	mov	r1, fp
 800e1b4:	4648      	mov	r0, r9
 800e1b6:	aa26      	add	r2, sp, #152	; 0x98
 800e1b8:	f001 f838 	bl	800f22c <__ssprint_r>
 800e1bc:	2800      	cmp	r0, #0
 800e1be:	f040 80bb 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800e1c2:	ac29      	add	r4, sp, #164	; 0xa4
 800e1c4:	e71b      	b.n	800dffe <_svfprintf_r+0xfb6>
 800e1c6:	bf00      	nop
 800e1c8:	0800fcdc 	.word	0x0800fcdc
 800e1cc:	9a08      	ldr	r2, [sp, #32]
 800e1ce:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800e1d0:	2a01      	cmp	r2, #1
 800e1d2:	9a07      	ldr	r2, [sp, #28]
 800e1d4:	f106 0601 	add.w	r6, r6, #1
 800e1d8:	6022      	str	r2, [r4, #0]
 800e1da:	f04f 0201 	mov.w	r2, #1
 800e1de:	f103 0301 	add.w	r3, r3, #1
 800e1e2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800e1e6:	f104 0508 	add.w	r5, r4, #8
 800e1ea:	6062      	str	r2, [r4, #4]
 800e1ec:	dc02      	bgt.n	800e1f4 <_svfprintf_r+0x11ac>
 800e1ee:	f01a 0f01 	tst.w	sl, #1
 800e1f2:	d07a      	beq.n	800e2ea <_svfprintf_r+0x12a2>
 800e1f4:	2b07      	cmp	r3, #7
 800e1f6:	dd08      	ble.n	800e20a <_svfprintf_r+0x11c2>
 800e1f8:	4659      	mov	r1, fp
 800e1fa:	4648      	mov	r0, r9
 800e1fc:	aa26      	add	r2, sp, #152	; 0x98
 800e1fe:	f001 f815 	bl	800f22c <__ssprint_r>
 800e202:	2800      	cmp	r0, #0
 800e204:	f040 8098 	bne.w	800e338 <_svfprintf_r+0x12f0>
 800e208:	ad29      	add	r5, sp, #164	; 0xa4
 800e20a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e20c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e20e:	602b      	str	r3, [r5, #0]
 800e210:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e212:	606b      	str	r3, [r5, #4]
 800e214:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e216:	4413      	add	r3, r2
 800e218:	9328      	str	r3, [sp, #160]	; 0xa0
 800e21a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800e21c:	3301      	adds	r3, #1
 800e21e:	2b07      	cmp	r3, #7
 800e220:	9327      	str	r3, [sp, #156]	; 0x9c
 800e222:	dc32      	bgt.n	800e28a <_svfprintf_r+0x1242>
 800e224:	3508      	adds	r5, #8
 800e226:	9b08      	ldr	r3, [sp, #32]
 800e228:	2200      	movs	r2, #0
 800e22a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e22e:	1e5c      	subs	r4, r3, #1
 800e230:	2300      	movs	r3, #0
 800e232:	f7f2 fbb9 	bl	80009a8 <__aeabi_dcmpeq>
 800e236:	2800      	cmp	r0, #0
 800e238:	d130      	bne.n	800e29c <_svfprintf_r+0x1254>
 800e23a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800e23c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e23e:	9807      	ldr	r0, [sp, #28]
 800e240:	9a08      	ldr	r2, [sp, #32]
 800e242:	3101      	adds	r1, #1
 800e244:	3b01      	subs	r3, #1
 800e246:	3001      	adds	r0, #1
 800e248:	4413      	add	r3, r2
 800e24a:	2907      	cmp	r1, #7
 800e24c:	e9c5 0400 	strd	r0, r4, [r5]
 800e250:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800e254:	dd4c      	ble.n	800e2f0 <_svfprintf_r+0x12a8>
 800e256:	4659      	mov	r1, fp
 800e258:	4648      	mov	r0, r9
 800e25a:	aa26      	add	r2, sp, #152	; 0x98
 800e25c:	f000 ffe6 	bl	800f22c <__ssprint_r>
 800e260:	2800      	cmp	r0, #0
 800e262:	d169      	bne.n	800e338 <_svfprintf_r+0x12f0>
 800e264:	ad29      	add	r5, sp, #164	; 0xa4
 800e266:	ab22      	add	r3, sp, #136	; 0x88
 800e268:	602b      	str	r3, [r5, #0]
 800e26a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800e26c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e26e:	606b      	str	r3, [r5, #4]
 800e270:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e272:	4413      	add	r3, r2
 800e274:	9328      	str	r3, [sp, #160]	; 0xa0
 800e276:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800e278:	3301      	adds	r3, #1
 800e27a:	2b07      	cmp	r3, #7
 800e27c:	9327      	str	r3, [sp, #156]	; 0x9c
 800e27e:	f73f ad9d 	bgt.w	800ddbc <_svfprintf_r+0xd74>
 800e282:	f105 0408 	add.w	r4, r5, #8
 800e286:	f7ff baa6 	b.w	800d7d6 <_svfprintf_r+0x78e>
 800e28a:	4659      	mov	r1, fp
 800e28c:	4648      	mov	r0, r9
 800e28e:	aa26      	add	r2, sp, #152	; 0x98
 800e290:	f000 ffcc 	bl	800f22c <__ssprint_r>
 800e294:	2800      	cmp	r0, #0
 800e296:	d14f      	bne.n	800e338 <_svfprintf_r+0x12f0>
 800e298:	ad29      	add	r5, sp, #164	; 0xa4
 800e29a:	e7c4      	b.n	800e226 <_svfprintf_r+0x11de>
 800e29c:	2c00      	cmp	r4, #0
 800e29e:	dde2      	ble.n	800e266 <_svfprintf_r+0x121e>
 800e2a0:	f04f 0810 	mov.w	r8, #16
 800e2a4:	4e51      	ldr	r6, [pc, #324]	; (800e3ec <_svfprintf_r+0x13a4>)
 800e2a6:	2c10      	cmp	r4, #16
 800e2a8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800e2ac:	f105 0108 	add.w	r1, r5, #8
 800e2b0:	f103 0301 	add.w	r3, r3, #1
 800e2b4:	602e      	str	r6, [r5, #0]
 800e2b6:	dc07      	bgt.n	800e2c8 <_svfprintf_r+0x1280>
 800e2b8:	606c      	str	r4, [r5, #4]
 800e2ba:	2b07      	cmp	r3, #7
 800e2bc:	4414      	add	r4, r2
 800e2be:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800e2c2:	dcc8      	bgt.n	800e256 <_svfprintf_r+0x120e>
 800e2c4:	460d      	mov	r5, r1
 800e2c6:	e7ce      	b.n	800e266 <_svfprintf_r+0x121e>
 800e2c8:	3210      	adds	r2, #16
 800e2ca:	2b07      	cmp	r3, #7
 800e2cc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800e2d0:	f8c5 8004 	str.w	r8, [r5, #4]
 800e2d4:	dd06      	ble.n	800e2e4 <_svfprintf_r+0x129c>
 800e2d6:	4659      	mov	r1, fp
 800e2d8:	4648      	mov	r0, r9
 800e2da:	aa26      	add	r2, sp, #152	; 0x98
 800e2dc:	f000 ffa6 	bl	800f22c <__ssprint_r>
 800e2e0:	bb50      	cbnz	r0, 800e338 <_svfprintf_r+0x12f0>
 800e2e2:	a929      	add	r1, sp, #164	; 0xa4
 800e2e4:	460d      	mov	r5, r1
 800e2e6:	3c10      	subs	r4, #16
 800e2e8:	e7dd      	b.n	800e2a6 <_svfprintf_r+0x125e>
 800e2ea:	2b07      	cmp	r3, #7
 800e2ec:	ddbb      	ble.n	800e266 <_svfprintf_r+0x121e>
 800e2ee:	e7b2      	b.n	800e256 <_svfprintf_r+0x120e>
 800e2f0:	3508      	adds	r5, #8
 800e2f2:	e7b8      	b.n	800e266 <_svfprintf_r+0x121e>
 800e2f4:	460c      	mov	r4, r1
 800e2f6:	f7ff ba6e 	b.w	800d7d6 <_svfprintf_r+0x78e>
 800e2fa:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800e2fe:	1a9d      	subs	r5, r3, r2
 800e300:	2d00      	cmp	r5, #0
 800e302:	f77f aa6c 	ble.w	800d7de <_svfprintf_r+0x796>
 800e306:	f04f 0810 	mov.w	r8, #16
 800e30a:	4e39      	ldr	r6, [pc, #228]	; (800e3f0 <_svfprintf_r+0x13a8>)
 800e30c:	2d10      	cmp	r5, #16
 800e30e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800e312:	6026      	str	r6, [r4, #0]
 800e314:	f103 0301 	add.w	r3, r3, #1
 800e318:	dc17      	bgt.n	800e34a <_svfprintf_r+0x1302>
 800e31a:	6065      	str	r5, [r4, #4]
 800e31c:	2b07      	cmp	r3, #7
 800e31e:	4415      	add	r5, r2
 800e320:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800e324:	f77f aa5b 	ble.w	800d7de <_svfprintf_r+0x796>
 800e328:	4659      	mov	r1, fp
 800e32a:	4648      	mov	r0, r9
 800e32c:	aa26      	add	r2, sp, #152	; 0x98
 800e32e:	f000 ff7d 	bl	800f22c <__ssprint_r>
 800e332:	2800      	cmp	r0, #0
 800e334:	f43f aa53 	beq.w	800d7de <_svfprintf_r+0x796>
 800e338:	2f00      	cmp	r7, #0
 800e33a:	f43f a87e 	beq.w	800d43a <_svfprintf_r+0x3f2>
 800e33e:	4639      	mov	r1, r7
 800e340:	4648      	mov	r0, r9
 800e342:	f7fd fe45 	bl	800bfd0 <_free_r>
 800e346:	f7ff b878 	b.w	800d43a <_svfprintf_r+0x3f2>
 800e34a:	3210      	adds	r2, #16
 800e34c:	2b07      	cmp	r3, #7
 800e34e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800e352:	f8c4 8004 	str.w	r8, [r4, #4]
 800e356:	dc02      	bgt.n	800e35e <_svfprintf_r+0x1316>
 800e358:	3408      	adds	r4, #8
 800e35a:	3d10      	subs	r5, #16
 800e35c:	e7d6      	b.n	800e30c <_svfprintf_r+0x12c4>
 800e35e:	4659      	mov	r1, fp
 800e360:	4648      	mov	r0, r9
 800e362:	aa26      	add	r2, sp, #152	; 0x98
 800e364:	f000 ff62 	bl	800f22c <__ssprint_r>
 800e368:	2800      	cmp	r0, #0
 800e36a:	d1e5      	bne.n	800e338 <_svfprintf_r+0x12f0>
 800e36c:	ac29      	add	r4, sp, #164	; 0xa4
 800e36e:	e7f4      	b.n	800e35a <_svfprintf_r+0x1312>
 800e370:	4639      	mov	r1, r7
 800e372:	4648      	mov	r0, r9
 800e374:	f7fd fe2c 	bl	800bfd0 <_free_r>
 800e378:	f7ff ba48 	b.w	800d80c <_svfprintf_r+0x7c4>
 800e37c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e37e:	2b00      	cmp	r3, #0
 800e380:	f43f a85b 	beq.w	800d43a <_svfprintf_r+0x3f2>
 800e384:	4659      	mov	r1, fp
 800e386:	4648      	mov	r0, r9
 800e388:	aa26      	add	r2, sp, #152	; 0x98
 800e38a:	f000 ff4f 	bl	800f22c <__ssprint_r>
 800e38e:	f7ff b854 	b.w	800d43a <_svfprintf_r+0x3f2>
 800e392:	ea56 0207 	orrs.w	r2, r6, r7
 800e396:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800e39a:	f43f ab54 	beq.w	800da46 <_svfprintf_r+0x9fe>
 800e39e:	2b01      	cmp	r3, #1
 800e3a0:	f43f abea 	beq.w	800db78 <_svfprintf_r+0xb30>
 800e3a4:	2b02      	cmp	r3, #2
 800e3a6:	ab52      	add	r3, sp, #328	; 0x148
 800e3a8:	9307      	str	r3, [sp, #28]
 800e3aa:	f43f ac3d 	beq.w	800dc28 <_svfprintf_r+0xbe0>
 800e3ae:	9907      	ldr	r1, [sp, #28]
 800e3b0:	f006 0307 	and.w	r3, r6, #7
 800e3b4:	460a      	mov	r2, r1
 800e3b6:	3330      	adds	r3, #48	; 0x30
 800e3b8:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800e3bc:	9207      	str	r2, [sp, #28]
 800e3be:	08f2      	lsrs	r2, r6, #3
 800e3c0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800e3c4:	08f8      	lsrs	r0, r7, #3
 800e3c6:	4616      	mov	r6, r2
 800e3c8:	4607      	mov	r7, r0
 800e3ca:	ea56 0207 	orrs.w	r2, r6, r7
 800e3ce:	d1ee      	bne.n	800e3ae <_svfprintf_r+0x1366>
 800e3d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e3d2:	07d2      	lsls	r2, r2, #31
 800e3d4:	f57f ac16 	bpl.w	800dc04 <_svfprintf_r+0xbbc>
 800e3d8:	2b30      	cmp	r3, #48	; 0x30
 800e3da:	f43f ac13 	beq.w	800dc04 <_svfprintf_r+0xbbc>
 800e3de:	2330      	movs	r3, #48	; 0x30
 800e3e0:	9a07      	ldr	r2, [sp, #28]
 800e3e2:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e3e6:	1e8b      	subs	r3, r1, #2
 800e3e8:	9307      	str	r3, [sp, #28]
 800e3ea:	e40b      	b.n	800dc04 <_svfprintf_r+0xbbc>
 800e3ec:	0800fcdc 	.word	0x0800fcdc
 800e3f0:	0800fccc 	.word	0x0800fccc

0800e3f4 <__sprint_r>:
 800e3f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3f8:	6893      	ldr	r3, [r2, #8]
 800e3fa:	4680      	mov	r8, r0
 800e3fc:	460f      	mov	r7, r1
 800e3fe:	4614      	mov	r4, r2
 800e400:	b91b      	cbnz	r3, 800e40a <__sprint_r+0x16>
 800e402:	4618      	mov	r0, r3
 800e404:	6053      	str	r3, [r2, #4]
 800e406:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e40a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e40c:	049d      	lsls	r5, r3, #18
 800e40e:	d520      	bpl.n	800e452 <__sprint_r+0x5e>
 800e410:	6815      	ldr	r5, [r2, #0]
 800e412:	3508      	adds	r5, #8
 800e414:	f04f 0900 	mov.w	r9, #0
 800e418:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800e41c:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800e420:	45ca      	cmp	sl, r9
 800e422:	dc0b      	bgt.n	800e43c <__sprint_r+0x48>
 800e424:	68a0      	ldr	r0, [r4, #8]
 800e426:	f026 0603 	bic.w	r6, r6, #3
 800e42a:	1b80      	subs	r0, r0, r6
 800e42c:	60a0      	str	r0, [r4, #8]
 800e42e:	3508      	adds	r5, #8
 800e430:	2800      	cmp	r0, #0
 800e432:	d1ef      	bne.n	800e414 <__sprint_r+0x20>
 800e434:	2300      	movs	r3, #0
 800e436:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800e43a:	e7e4      	b.n	800e406 <__sprint_r+0x12>
 800e43c:	463a      	mov	r2, r7
 800e43e:	4640      	mov	r0, r8
 800e440:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800e444:	f000 fe6b 	bl	800f11e <_fputwc_r>
 800e448:	1c43      	adds	r3, r0, #1
 800e44a:	d0f3      	beq.n	800e434 <__sprint_r+0x40>
 800e44c:	f109 0901 	add.w	r9, r9, #1
 800e450:	e7e6      	b.n	800e420 <__sprint_r+0x2c>
 800e452:	f7fd fe7d 	bl	800c150 <__sfvwrite_r>
 800e456:	e7ed      	b.n	800e434 <__sprint_r+0x40>

0800e458 <_vfiprintf_r>:
 800e458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e45c:	b0bb      	sub	sp, #236	; 0xec
 800e45e:	460f      	mov	r7, r1
 800e460:	461d      	mov	r5, r3
 800e462:	461c      	mov	r4, r3
 800e464:	4681      	mov	r9, r0
 800e466:	9202      	str	r2, [sp, #8]
 800e468:	b118      	cbz	r0, 800e472 <_vfiprintf_r+0x1a>
 800e46a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e46c:	b90b      	cbnz	r3, 800e472 <_vfiprintf_r+0x1a>
 800e46e:	f7fd fd1f 	bl	800beb0 <__sinit>
 800e472:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e474:	07d8      	lsls	r0, r3, #31
 800e476:	d405      	bmi.n	800e484 <_vfiprintf_r+0x2c>
 800e478:	89bb      	ldrh	r3, [r7, #12]
 800e47a:	0599      	lsls	r1, r3, #22
 800e47c:	d402      	bmi.n	800e484 <_vfiprintf_r+0x2c>
 800e47e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e480:	f7fd ffd6 	bl	800c430 <__retarget_lock_acquire_recursive>
 800e484:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800e488:	049a      	lsls	r2, r3, #18
 800e48a:	d406      	bmi.n	800e49a <_vfiprintf_r+0x42>
 800e48c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e490:	81bb      	strh	r3, [r7, #12]
 800e492:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e494:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e498:	667b      	str	r3, [r7, #100]	; 0x64
 800e49a:	89bb      	ldrh	r3, [r7, #12]
 800e49c:	071e      	lsls	r6, r3, #28
 800e49e:	d501      	bpl.n	800e4a4 <_vfiprintf_r+0x4c>
 800e4a0:	693b      	ldr	r3, [r7, #16]
 800e4a2:	b9ab      	cbnz	r3, 800e4d0 <_vfiprintf_r+0x78>
 800e4a4:	4639      	mov	r1, r7
 800e4a6:	4648      	mov	r0, r9
 800e4a8:	f7fc fd52 	bl	800af50 <__swsetup_r>
 800e4ac:	b180      	cbz	r0, 800e4d0 <_vfiprintf_r+0x78>
 800e4ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e4b0:	07d8      	lsls	r0, r3, #31
 800e4b2:	d506      	bpl.n	800e4c2 <_vfiprintf_r+0x6a>
 800e4b4:	f04f 33ff 	mov.w	r3, #4294967295
 800e4b8:	9303      	str	r3, [sp, #12]
 800e4ba:	9803      	ldr	r0, [sp, #12]
 800e4bc:	b03b      	add	sp, #236	; 0xec
 800e4be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4c2:	89bb      	ldrh	r3, [r7, #12]
 800e4c4:	0599      	lsls	r1, r3, #22
 800e4c6:	d4f5      	bmi.n	800e4b4 <_vfiprintf_r+0x5c>
 800e4c8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e4ca:	f7fd ffb2 	bl	800c432 <__retarget_lock_release_recursive>
 800e4ce:	e7f1      	b.n	800e4b4 <_vfiprintf_r+0x5c>
 800e4d0:	89bb      	ldrh	r3, [r7, #12]
 800e4d2:	f003 021a 	and.w	r2, r3, #26
 800e4d6:	2a0a      	cmp	r2, #10
 800e4d8:	d113      	bne.n	800e502 <_vfiprintf_r+0xaa>
 800e4da:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800e4de:	2a00      	cmp	r2, #0
 800e4e0:	db0f      	blt.n	800e502 <_vfiprintf_r+0xaa>
 800e4e2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800e4e4:	07d2      	lsls	r2, r2, #31
 800e4e6:	d404      	bmi.n	800e4f2 <_vfiprintf_r+0x9a>
 800e4e8:	059e      	lsls	r6, r3, #22
 800e4ea:	d402      	bmi.n	800e4f2 <_vfiprintf_r+0x9a>
 800e4ec:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e4ee:	f7fd ffa0 	bl	800c432 <__retarget_lock_release_recursive>
 800e4f2:	462b      	mov	r3, r5
 800e4f4:	4639      	mov	r1, r7
 800e4f6:	4648      	mov	r0, r9
 800e4f8:	9a02      	ldr	r2, [sp, #8]
 800e4fa:	f000 fc2d 	bl	800ed58 <__sbprintf>
 800e4fe:	9003      	str	r0, [sp, #12]
 800e500:	e7db      	b.n	800e4ba <_vfiprintf_r+0x62>
 800e502:	2300      	movs	r3, #0
 800e504:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800e508:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800e50c:	ae11      	add	r6, sp, #68	; 0x44
 800e50e:	960e      	str	r6, [sp, #56]	; 0x38
 800e510:	9308      	str	r3, [sp, #32]
 800e512:	930a      	str	r3, [sp, #40]	; 0x28
 800e514:	9303      	str	r3, [sp, #12]
 800e516:	9b02      	ldr	r3, [sp, #8]
 800e518:	461d      	mov	r5, r3
 800e51a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e51e:	b10a      	cbz	r2, 800e524 <_vfiprintf_r+0xcc>
 800e520:	2a25      	cmp	r2, #37	; 0x25
 800e522:	d1f9      	bne.n	800e518 <_vfiprintf_r+0xc0>
 800e524:	9b02      	ldr	r3, [sp, #8]
 800e526:	ebb5 0803 	subs.w	r8, r5, r3
 800e52a:	d00d      	beq.n	800e548 <_vfiprintf_r+0xf0>
 800e52c:	e9c6 3800 	strd	r3, r8, [r6]
 800e530:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e532:	4443      	add	r3, r8
 800e534:	9310      	str	r3, [sp, #64]	; 0x40
 800e536:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e538:	3301      	adds	r3, #1
 800e53a:	2b07      	cmp	r3, #7
 800e53c:	930f      	str	r3, [sp, #60]	; 0x3c
 800e53e:	dc75      	bgt.n	800e62c <_vfiprintf_r+0x1d4>
 800e540:	3608      	adds	r6, #8
 800e542:	9b03      	ldr	r3, [sp, #12]
 800e544:	4443      	add	r3, r8
 800e546:	9303      	str	r3, [sp, #12]
 800e548:	782b      	ldrb	r3, [r5, #0]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	f000 83c6 	beq.w	800ecdc <_vfiprintf_r+0x884>
 800e550:	2300      	movs	r3, #0
 800e552:	f04f 31ff 	mov.w	r1, #4294967295
 800e556:	469a      	mov	sl, r3
 800e558:	1c6a      	adds	r2, r5, #1
 800e55a:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e55e:	9101      	str	r1, [sp, #4]
 800e560:	9304      	str	r3, [sp, #16]
 800e562:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e566:	9202      	str	r2, [sp, #8]
 800e568:	f1a3 0220 	sub.w	r2, r3, #32
 800e56c:	2a5a      	cmp	r2, #90	; 0x5a
 800e56e:	f200 830e 	bhi.w	800eb8e <_vfiprintf_r+0x736>
 800e572:	e8df f012 	tbh	[pc, r2, lsl #1]
 800e576:	0098      	.short	0x0098
 800e578:	030c030c 	.word	0x030c030c
 800e57c:	030c00a0 	.word	0x030c00a0
 800e580:	030c030c 	.word	0x030c030c
 800e584:	030c0080 	.word	0x030c0080
 800e588:	00a3030c 	.word	0x00a3030c
 800e58c:	030c00ad 	.word	0x030c00ad
 800e590:	00af00aa 	.word	0x00af00aa
 800e594:	00ca030c 	.word	0x00ca030c
 800e598:	00cd00cd 	.word	0x00cd00cd
 800e59c:	00cd00cd 	.word	0x00cd00cd
 800e5a0:	00cd00cd 	.word	0x00cd00cd
 800e5a4:	00cd00cd 	.word	0x00cd00cd
 800e5a8:	030c00cd 	.word	0x030c00cd
 800e5ac:	030c030c 	.word	0x030c030c
 800e5b0:	030c030c 	.word	0x030c030c
 800e5b4:	030c030c 	.word	0x030c030c
 800e5b8:	030c030c 	.word	0x030c030c
 800e5bc:	010500f7 	.word	0x010500f7
 800e5c0:	030c030c 	.word	0x030c030c
 800e5c4:	030c030c 	.word	0x030c030c
 800e5c8:	030c030c 	.word	0x030c030c
 800e5cc:	030c030c 	.word	0x030c030c
 800e5d0:	030c030c 	.word	0x030c030c
 800e5d4:	030c014b 	.word	0x030c014b
 800e5d8:	030c030c 	.word	0x030c030c
 800e5dc:	030c0191 	.word	0x030c0191
 800e5e0:	030c026f 	.word	0x030c026f
 800e5e4:	028d030c 	.word	0x028d030c
 800e5e8:	030c030c 	.word	0x030c030c
 800e5ec:	030c030c 	.word	0x030c030c
 800e5f0:	030c030c 	.word	0x030c030c
 800e5f4:	030c030c 	.word	0x030c030c
 800e5f8:	030c030c 	.word	0x030c030c
 800e5fc:	010700f7 	.word	0x010700f7
 800e600:	030c030c 	.word	0x030c030c
 800e604:	00dd030c 	.word	0x00dd030c
 800e608:	00f10107 	.word	0x00f10107
 800e60c:	00ea030c 	.word	0x00ea030c
 800e610:	012e030c 	.word	0x012e030c
 800e614:	0180014d 	.word	0x0180014d
 800e618:	030c00f1 	.word	0x030c00f1
 800e61c:	00960191 	.word	0x00960191
 800e620:	030c0271 	.word	0x030c0271
 800e624:	0065030c 	.word	0x0065030c
 800e628:	0096030c 	.word	0x0096030c
 800e62c:	4639      	mov	r1, r7
 800e62e:	4648      	mov	r0, r9
 800e630:	aa0e      	add	r2, sp, #56	; 0x38
 800e632:	f7ff fedf 	bl	800e3f4 <__sprint_r>
 800e636:	2800      	cmp	r0, #0
 800e638:	f040 832f 	bne.w	800ec9a <_vfiprintf_r+0x842>
 800e63c:	ae11      	add	r6, sp, #68	; 0x44
 800e63e:	e780      	b.n	800e542 <_vfiprintf_r+0xea>
 800e640:	4a94      	ldr	r2, [pc, #592]	; (800e894 <_vfiprintf_r+0x43c>)
 800e642:	f01a 0f20 	tst.w	sl, #32
 800e646:	9206      	str	r2, [sp, #24]
 800e648:	f000 8224 	beq.w	800ea94 <_vfiprintf_r+0x63c>
 800e64c:	3407      	adds	r4, #7
 800e64e:	f024 0b07 	bic.w	fp, r4, #7
 800e652:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e656:	f01a 0f01 	tst.w	sl, #1
 800e65a:	d009      	beq.n	800e670 <_vfiprintf_r+0x218>
 800e65c:	ea54 0205 	orrs.w	r2, r4, r5
 800e660:	bf1f      	itttt	ne
 800e662:	2230      	movne	r2, #48	; 0x30
 800e664:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800e668:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800e66c:	f04a 0a02 	orrne.w	sl, sl, #2
 800e670:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800e674:	e10b      	b.n	800e88e <_vfiprintf_r+0x436>
 800e676:	4648      	mov	r0, r9
 800e678:	f7fd fed4 	bl	800c424 <_localeconv_r>
 800e67c:	6843      	ldr	r3, [r0, #4]
 800e67e:	4618      	mov	r0, r3
 800e680:	930a      	str	r3, [sp, #40]	; 0x28
 800e682:	f7f1 fd65 	bl	8000150 <strlen>
 800e686:	9008      	str	r0, [sp, #32]
 800e688:	4648      	mov	r0, r9
 800e68a:	f7fd fecb 	bl	800c424 <_localeconv_r>
 800e68e:	6883      	ldr	r3, [r0, #8]
 800e690:	9307      	str	r3, [sp, #28]
 800e692:	9b08      	ldr	r3, [sp, #32]
 800e694:	b12b      	cbz	r3, 800e6a2 <_vfiprintf_r+0x24a>
 800e696:	9b07      	ldr	r3, [sp, #28]
 800e698:	b11b      	cbz	r3, 800e6a2 <_vfiprintf_r+0x24a>
 800e69a:	781b      	ldrb	r3, [r3, #0]
 800e69c:	b10b      	cbz	r3, 800e6a2 <_vfiprintf_r+0x24a>
 800e69e:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800e6a2:	9a02      	ldr	r2, [sp, #8]
 800e6a4:	e75d      	b.n	800e562 <_vfiprintf_r+0x10a>
 800e6a6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d1f9      	bne.n	800e6a2 <_vfiprintf_r+0x24a>
 800e6ae:	2320      	movs	r3, #32
 800e6b0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e6b4:	e7f5      	b.n	800e6a2 <_vfiprintf_r+0x24a>
 800e6b6:	f04a 0a01 	orr.w	sl, sl, #1
 800e6ba:	e7f2      	b.n	800e6a2 <_vfiprintf_r+0x24a>
 800e6bc:	f854 3b04 	ldr.w	r3, [r4], #4
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	9304      	str	r3, [sp, #16]
 800e6c4:	daed      	bge.n	800e6a2 <_vfiprintf_r+0x24a>
 800e6c6:	425b      	negs	r3, r3
 800e6c8:	9304      	str	r3, [sp, #16]
 800e6ca:	f04a 0a04 	orr.w	sl, sl, #4
 800e6ce:	e7e8      	b.n	800e6a2 <_vfiprintf_r+0x24a>
 800e6d0:	232b      	movs	r3, #43	; 0x2b
 800e6d2:	e7ed      	b.n	800e6b0 <_vfiprintf_r+0x258>
 800e6d4:	9a02      	ldr	r2, [sp, #8]
 800e6d6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e6da:	2b2a      	cmp	r3, #42	; 0x2a
 800e6dc:	d112      	bne.n	800e704 <_vfiprintf_r+0x2ac>
 800e6de:	f854 0b04 	ldr.w	r0, [r4], #4
 800e6e2:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800e6e6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e6ea:	e7da      	b.n	800e6a2 <_vfiprintf_r+0x24a>
 800e6ec:	200a      	movs	r0, #10
 800e6ee:	9b01      	ldr	r3, [sp, #4]
 800e6f0:	fb00 1303 	mla	r3, r0, r3, r1
 800e6f4:	9301      	str	r3, [sp, #4]
 800e6f6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e6fa:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e6fe:	2909      	cmp	r1, #9
 800e700:	d9f4      	bls.n	800e6ec <_vfiprintf_r+0x294>
 800e702:	e730      	b.n	800e566 <_vfiprintf_r+0x10e>
 800e704:	2100      	movs	r1, #0
 800e706:	9101      	str	r1, [sp, #4]
 800e708:	e7f7      	b.n	800e6fa <_vfiprintf_r+0x2a2>
 800e70a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800e70e:	e7c8      	b.n	800e6a2 <_vfiprintf_r+0x24a>
 800e710:	2100      	movs	r1, #0
 800e712:	9a02      	ldr	r2, [sp, #8]
 800e714:	9104      	str	r1, [sp, #16]
 800e716:	200a      	movs	r0, #10
 800e718:	9904      	ldr	r1, [sp, #16]
 800e71a:	3b30      	subs	r3, #48	; 0x30
 800e71c:	fb00 3301 	mla	r3, r0, r1, r3
 800e720:	9304      	str	r3, [sp, #16]
 800e722:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e726:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e72a:	2909      	cmp	r1, #9
 800e72c:	d9f3      	bls.n	800e716 <_vfiprintf_r+0x2be>
 800e72e:	e71a      	b.n	800e566 <_vfiprintf_r+0x10e>
 800e730:	9b02      	ldr	r3, [sp, #8]
 800e732:	781b      	ldrb	r3, [r3, #0]
 800e734:	2b68      	cmp	r3, #104	; 0x68
 800e736:	bf01      	itttt	eq
 800e738:	9b02      	ldreq	r3, [sp, #8]
 800e73a:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800e73e:	3301      	addeq	r3, #1
 800e740:	9302      	streq	r3, [sp, #8]
 800e742:	bf18      	it	ne
 800e744:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800e748:	e7ab      	b.n	800e6a2 <_vfiprintf_r+0x24a>
 800e74a:	9b02      	ldr	r3, [sp, #8]
 800e74c:	781b      	ldrb	r3, [r3, #0]
 800e74e:	2b6c      	cmp	r3, #108	; 0x6c
 800e750:	d105      	bne.n	800e75e <_vfiprintf_r+0x306>
 800e752:	9b02      	ldr	r3, [sp, #8]
 800e754:	3301      	adds	r3, #1
 800e756:	9302      	str	r3, [sp, #8]
 800e758:	f04a 0a20 	orr.w	sl, sl, #32
 800e75c:	e7a1      	b.n	800e6a2 <_vfiprintf_r+0x24a>
 800e75e:	f04a 0a10 	orr.w	sl, sl, #16
 800e762:	e79e      	b.n	800e6a2 <_vfiprintf_r+0x24a>
 800e764:	46a3      	mov	fp, r4
 800e766:	2100      	movs	r1, #0
 800e768:	f85b 3b04 	ldr.w	r3, [fp], #4
 800e76c:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800e770:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800e774:	2301      	movs	r3, #1
 800e776:	460d      	mov	r5, r1
 800e778:	9301      	str	r3, [sp, #4]
 800e77a:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800e77e:	e0a0      	b.n	800e8c2 <_vfiprintf_r+0x46a>
 800e780:	f04a 0a10 	orr.w	sl, sl, #16
 800e784:	f01a 0f20 	tst.w	sl, #32
 800e788:	d010      	beq.n	800e7ac <_vfiprintf_r+0x354>
 800e78a:	3407      	adds	r4, #7
 800e78c:	f024 0b07 	bic.w	fp, r4, #7
 800e790:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e794:	2c00      	cmp	r4, #0
 800e796:	f175 0300 	sbcs.w	r3, r5, #0
 800e79a:	da05      	bge.n	800e7a8 <_vfiprintf_r+0x350>
 800e79c:	232d      	movs	r3, #45	; 0x2d
 800e79e:	4264      	negs	r4, r4
 800e7a0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800e7a4:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e7a8:	2301      	movs	r3, #1
 800e7aa:	e03f      	b.n	800e82c <_vfiprintf_r+0x3d4>
 800e7ac:	f01a 0f10 	tst.w	sl, #16
 800e7b0:	f104 0b04 	add.w	fp, r4, #4
 800e7b4:	d002      	beq.n	800e7bc <_vfiprintf_r+0x364>
 800e7b6:	6824      	ldr	r4, [r4, #0]
 800e7b8:	17e5      	asrs	r5, r4, #31
 800e7ba:	e7eb      	b.n	800e794 <_vfiprintf_r+0x33c>
 800e7bc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e7c0:	6824      	ldr	r4, [r4, #0]
 800e7c2:	d001      	beq.n	800e7c8 <_vfiprintf_r+0x370>
 800e7c4:	b224      	sxth	r4, r4
 800e7c6:	e7f7      	b.n	800e7b8 <_vfiprintf_r+0x360>
 800e7c8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e7cc:	bf18      	it	ne
 800e7ce:	b264      	sxtbne	r4, r4
 800e7d0:	e7f2      	b.n	800e7b8 <_vfiprintf_r+0x360>
 800e7d2:	f01a 0f20 	tst.w	sl, #32
 800e7d6:	f854 3b04 	ldr.w	r3, [r4], #4
 800e7da:	d005      	beq.n	800e7e8 <_vfiprintf_r+0x390>
 800e7dc:	9a03      	ldr	r2, [sp, #12]
 800e7de:	4610      	mov	r0, r2
 800e7e0:	17d1      	asrs	r1, r2, #31
 800e7e2:	e9c3 0100 	strd	r0, r1, [r3]
 800e7e6:	e696      	b.n	800e516 <_vfiprintf_r+0xbe>
 800e7e8:	f01a 0f10 	tst.w	sl, #16
 800e7ec:	d002      	beq.n	800e7f4 <_vfiprintf_r+0x39c>
 800e7ee:	9a03      	ldr	r2, [sp, #12]
 800e7f0:	601a      	str	r2, [r3, #0]
 800e7f2:	e690      	b.n	800e516 <_vfiprintf_r+0xbe>
 800e7f4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e7f8:	d002      	beq.n	800e800 <_vfiprintf_r+0x3a8>
 800e7fa:	9a03      	ldr	r2, [sp, #12]
 800e7fc:	801a      	strh	r2, [r3, #0]
 800e7fe:	e68a      	b.n	800e516 <_vfiprintf_r+0xbe>
 800e800:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e804:	d0f3      	beq.n	800e7ee <_vfiprintf_r+0x396>
 800e806:	9a03      	ldr	r2, [sp, #12]
 800e808:	701a      	strb	r2, [r3, #0]
 800e80a:	e684      	b.n	800e516 <_vfiprintf_r+0xbe>
 800e80c:	f04a 0a10 	orr.w	sl, sl, #16
 800e810:	f01a 0f20 	tst.w	sl, #32
 800e814:	d01d      	beq.n	800e852 <_vfiprintf_r+0x3fa>
 800e816:	3407      	adds	r4, #7
 800e818:	f024 0b07 	bic.w	fp, r4, #7
 800e81c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e820:	2300      	movs	r3, #0
 800e822:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800e826:	2200      	movs	r2, #0
 800e828:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800e82c:	9a01      	ldr	r2, [sp, #4]
 800e82e:	3201      	adds	r2, #1
 800e830:	f000 8261 	beq.w	800ecf6 <_vfiprintf_r+0x89e>
 800e834:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800e838:	9205      	str	r2, [sp, #20]
 800e83a:	ea54 0205 	orrs.w	r2, r4, r5
 800e83e:	f040 8260 	bne.w	800ed02 <_vfiprintf_r+0x8aa>
 800e842:	9a01      	ldr	r2, [sp, #4]
 800e844:	2a00      	cmp	r2, #0
 800e846:	f000 8197 	beq.w	800eb78 <_vfiprintf_r+0x720>
 800e84a:	2b01      	cmp	r3, #1
 800e84c:	f040 825c 	bne.w	800ed08 <_vfiprintf_r+0x8b0>
 800e850:	e136      	b.n	800eac0 <_vfiprintf_r+0x668>
 800e852:	f01a 0f10 	tst.w	sl, #16
 800e856:	f104 0b04 	add.w	fp, r4, #4
 800e85a:	d001      	beq.n	800e860 <_vfiprintf_r+0x408>
 800e85c:	6824      	ldr	r4, [r4, #0]
 800e85e:	e003      	b.n	800e868 <_vfiprintf_r+0x410>
 800e860:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e864:	d002      	beq.n	800e86c <_vfiprintf_r+0x414>
 800e866:	8824      	ldrh	r4, [r4, #0]
 800e868:	2500      	movs	r5, #0
 800e86a:	e7d9      	b.n	800e820 <_vfiprintf_r+0x3c8>
 800e86c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e870:	d0f4      	beq.n	800e85c <_vfiprintf_r+0x404>
 800e872:	7824      	ldrb	r4, [r4, #0]
 800e874:	e7f8      	b.n	800e868 <_vfiprintf_r+0x410>
 800e876:	f647 0330 	movw	r3, #30768	; 0x7830
 800e87a:	46a3      	mov	fp, r4
 800e87c:	2500      	movs	r5, #0
 800e87e:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800e882:	4b04      	ldr	r3, [pc, #16]	; (800e894 <_vfiprintf_r+0x43c>)
 800e884:	f85b 4b04 	ldr.w	r4, [fp], #4
 800e888:	f04a 0a02 	orr.w	sl, sl, #2
 800e88c:	9306      	str	r3, [sp, #24]
 800e88e:	2302      	movs	r3, #2
 800e890:	e7c9      	b.n	800e826 <_vfiprintf_r+0x3ce>
 800e892:	bf00      	nop
 800e894:	0800faa8 	.word	0x0800faa8
 800e898:	46a3      	mov	fp, r4
 800e89a:	2500      	movs	r5, #0
 800e89c:	9b01      	ldr	r3, [sp, #4]
 800e89e:	f85b 8b04 	ldr.w	r8, [fp], #4
 800e8a2:	1c5c      	adds	r4, r3, #1
 800e8a4:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800e8a8:	f000 80cf 	beq.w	800ea4a <_vfiprintf_r+0x5f2>
 800e8ac:	461a      	mov	r2, r3
 800e8ae:	4629      	mov	r1, r5
 800e8b0:	4640      	mov	r0, r8
 800e8b2:	f7fd fe2b 	bl	800c50c <memchr>
 800e8b6:	2800      	cmp	r0, #0
 800e8b8:	f000 8173 	beq.w	800eba2 <_vfiprintf_r+0x74a>
 800e8bc:	eba0 0308 	sub.w	r3, r0, r8
 800e8c0:	9301      	str	r3, [sp, #4]
 800e8c2:	9b01      	ldr	r3, [sp, #4]
 800e8c4:	42ab      	cmp	r3, r5
 800e8c6:	bfb8      	it	lt
 800e8c8:	462b      	movlt	r3, r5
 800e8ca:	9305      	str	r3, [sp, #20]
 800e8cc:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e8d0:	b113      	cbz	r3, 800e8d8 <_vfiprintf_r+0x480>
 800e8d2:	9b05      	ldr	r3, [sp, #20]
 800e8d4:	3301      	adds	r3, #1
 800e8d6:	9305      	str	r3, [sp, #20]
 800e8d8:	f01a 0302 	ands.w	r3, sl, #2
 800e8dc:	9309      	str	r3, [sp, #36]	; 0x24
 800e8de:	bf1e      	ittt	ne
 800e8e0:	9b05      	ldrne	r3, [sp, #20]
 800e8e2:	3302      	addne	r3, #2
 800e8e4:	9305      	strne	r3, [sp, #20]
 800e8e6:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800e8ea:	930b      	str	r3, [sp, #44]	; 0x2c
 800e8ec:	d11f      	bne.n	800e92e <_vfiprintf_r+0x4d6>
 800e8ee:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e8f2:	1a9c      	subs	r4, r3, r2
 800e8f4:	2c00      	cmp	r4, #0
 800e8f6:	dd1a      	ble.n	800e92e <_vfiprintf_r+0x4d6>
 800e8f8:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e8fc:	48b4      	ldr	r0, [pc, #720]	; (800ebd0 <_vfiprintf_r+0x778>)
 800e8fe:	2c10      	cmp	r4, #16
 800e900:	f103 0301 	add.w	r3, r3, #1
 800e904:	f106 0108 	add.w	r1, r6, #8
 800e908:	6030      	str	r0, [r6, #0]
 800e90a:	f300 814c 	bgt.w	800eba6 <_vfiprintf_r+0x74e>
 800e90e:	6074      	str	r4, [r6, #4]
 800e910:	2b07      	cmp	r3, #7
 800e912:	4414      	add	r4, r2
 800e914:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e918:	f340 8157 	ble.w	800ebca <_vfiprintf_r+0x772>
 800e91c:	4639      	mov	r1, r7
 800e91e:	4648      	mov	r0, r9
 800e920:	aa0e      	add	r2, sp, #56	; 0x38
 800e922:	f7ff fd67 	bl	800e3f4 <__sprint_r>
 800e926:	2800      	cmp	r0, #0
 800e928:	f040 81b7 	bne.w	800ec9a <_vfiprintf_r+0x842>
 800e92c:	ae11      	add	r6, sp, #68	; 0x44
 800e92e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e932:	b173      	cbz	r3, 800e952 <_vfiprintf_r+0x4fa>
 800e934:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800e938:	6032      	str	r2, [r6, #0]
 800e93a:	2201      	movs	r2, #1
 800e93c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e93e:	6072      	str	r2, [r6, #4]
 800e940:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e942:	3301      	adds	r3, #1
 800e944:	3201      	adds	r2, #1
 800e946:	2b07      	cmp	r3, #7
 800e948:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e94c:	f300 8146 	bgt.w	800ebdc <_vfiprintf_r+0x784>
 800e950:	3608      	adds	r6, #8
 800e952:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e954:	b16b      	cbz	r3, 800e972 <_vfiprintf_r+0x51a>
 800e956:	aa0d      	add	r2, sp, #52	; 0x34
 800e958:	6032      	str	r2, [r6, #0]
 800e95a:	2202      	movs	r2, #2
 800e95c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e95e:	6072      	str	r2, [r6, #4]
 800e960:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e962:	3301      	adds	r3, #1
 800e964:	3202      	adds	r2, #2
 800e966:	2b07      	cmp	r3, #7
 800e968:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e96c:	f300 813f 	bgt.w	800ebee <_vfiprintf_r+0x796>
 800e970:	3608      	adds	r6, #8
 800e972:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e974:	2b80      	cmp	r3, #128	; 0x80
 800e976:	d11f      	bne.n	800e9b8 <_vfiprintf_r+0x560>
 800e978:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e97c:	1a9c      	subs	r4, r3, r2
 800e97e:	2c00      	cmp	r4, #0
 800e980:	dd1a      	ble.n	800e9b8 <_vfiprintf_r+0x560>
 800e982:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e986:	4893      	ldr	r0, [pc, #588]	; (800ebd4 <_vfiprintf_r+0x77c>)
 800e988:	2c10      	cmp	r4, #16
 800e98a:	f103 0301 	add.w	r3, r3, #1
 800e98e:	f106 0108 	add.w	r1, r6, #8
 800e992:	6030      	str	r0, [r6, #0]
 800e994:	f300 8134 	bgt.w	800ec00 <_vfiprintf_r+0x7a8>
 800e998:	6074      	str	r4, [r6, #4]
 800e99a:	2b07      	cmp	r3, #7
 800e99c:	4414      	add	r4, r2
 800e99e:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e9a2:	f340 813f 	ble.w	800ec24 <_vfiprintf_r+0x7cc>
 800e9a6:	4639      	mov	r1, r7
 800e9a8:	4648      	mov	r0, r9
 800e9aa:	aa0e      	add	r2, sp, #56	; 0x38
 800e9ac:	f7ff fd22 	bl	800e3f4 <__sprint_r>
 800e9b0:	2800      	cmp	r0, #0
 800e9b2:	f040 8172 	bne.w	800ec9a <_vfiprintf_r+0x842>
 800e9b6:	ae11      	add	r6, sp, #68	; 0x44
 800e9b8:	9b01      	ldr	r3, [sp, #4]
 800e9ba:	1aec      	subs	r4, r5, r3
 800e9bc:	2c00      	cmp	r4, #0
 800e9be:	dd1a      	ble.n	800e9f6 <_vfiprintf_r+0x59e>
 800e9c0:	4d84      	ldr	r5, [pc, #528]	; (800ebd4 <_vfiprintf_r+0x77c>)
 800e9c2:	2c10      	cmp	r4, #16
 800e9c4:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800e9c8:	f106 0208 	add.w	r2, r6, #8
 800e9cc:	f103 0301 	add.w	r3, r3, #1
 800e9d0:	6035      	str	r5, [r6, #0]
 800e9d2:	f300 8129 	bgt.w	800ec28 <_vfiprintf_r+0x7d0>
 800e9d6:	6074      	str	r4, [r6, #4]
 800e9d8:	2b07      	cmp	r3, #7
 800e9da:	440c      	add	r4, r1
 800e9dc:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e9e0:	f340 8133 	ble.w	800ec4a <_vfiprintf_r+0x7f2>
 800e9e4:	4639      	mov	r1, r7
 800e9e6:	4648      	mov	r0, r9
 800e9e8:	aa0e      	add	r2, sp, #56	; 0x38
 800e9ea:	f7ff fd03 	bl	800e3f4 <__sprint_r>
 800e9ee:	2800      	cmp	r0, #0
 800e9f0:	f040 8153 	bne.w	800ec9a <_vfiprintf_r+0x842>
 800e9f4:	ae11      	add	r6, sp, #68	; 0x44
 800e9f6:	9b01      	ldr	r3, [sp, #4]
 800e9f8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e9fa:	6073      	str	r3, [r6, #4]
 800e9fc:	4418      	add	r0, r3
 800e9fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ea00:	f8c6 8000 	str.w	r8, [r6]
 800ea04:	3301      	adds	r3, #1
 800ea06:	2b07      	cmp	r3, #7
 800ea08:	9010      	str	r0, [sp, #64]	; 0x40
 800ea0a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ea0c:	f300 811f 	bgt.w	800ec4e <_vfiprintf_r+0x7f6>
 800ea10:	f106 0308 	add.w	r3, r6, #8
 800ea14:	f01a 0f04 	tst.w	sl, #4
 800ea18:	f040 8121 	bne.w	800ec5e <_vfiprintf_r+0x806>
 800ea1c:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800ea20:	9905      	ldr	r1, [sp, #20]
 800ea22:	428a      	cmp	r2, r1
 800ea24:	bfac      	ite	ge
 800ea26:	189b      	addge	r3, r3, r2
 800ea28:	185b      	addlt	r3, r3, r1
 800ea2a:	9303      	str	r3, [sp, #12]
 800ea2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ea2e:	b13b      	cbz	r3, 800ea40 <_vfiprintf_r+0x5e8>
 800ea30:	4639      	mov	r1, r7
 800ea32:	4648      	mov	r0, r9
 800ea34:	aa0e      	add	r2, sp, #56	; 0x38
 800ea36:	f7ff fcdd 	bl	800e3f4 <__sprint_r>
 800ea3a:	2800      	cmp	r0, #0
 800ea3c:	f040 812d 	bne.w	800ec9a <_vfiprintf_r+0x842>
 800ea40:	2300      	movs	r3, #0
 800ea42:	465c      	mov	r4, fp
 800ea44:	930f      	str	r3, [sp, #60]	; 0x3c
 800ea46:	ae11      	add	r6, sp, #68	; 0x44
 800ea48:	e565      	b.n	800e516 <_vfiprintf_r+0xbe>
 800ea4a:	4640      	mov	r0, r8
 800ea4c:	f7f1 fb80 	bl	8000150 <strlen>
 800ea50:	9001      	str	r0, [sp, #4]
 800ea52:	e736      	b.n	800e8c2 <_vfiprintf_r+0x46a>
 800ea54:	f04a 0a10 	orr.w	sl, sl, #16
 800ea58:	f01a 0f20 	tst.w	sl, #32
 800ea5c:	d006      	beq.n	800ea6c <_vfiprintf_r+0x614>
 800ea5e:	3407      	adds	r4, #7
 800ea60:	f024 0b07 	bic.w	fp, r4, #7
 800ea64:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ea68:	2301      	movs	r3, #1
 800ea6a:	e6dc      	b.n	800e826 <_vfiprintf_r+0x3ce>
 800ea6c:	f01a 0f10 	tst.w	sl, #16
 800ea70:	f104 0b04 	add.w	fp, r4, #4
 800ea74:	d001      	beq.n	800ea7a <_vfiprintf_r+0x622>
 800ea76:	6824      	ldr	r4, [r4, #0]
 800ea78:	e003      	b.n	800ea82 <_vfiprintf_r+0x62a>
 800ea7a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ea7e:	d002      	beq.n	800ea86 <_vfiprintf_r+0x62e>
 800ea80:	8824      	ldrh	r4, [r4, #0]
 800ea82:	2500      	movs	r5, #0
 800ea84:	e7f0      	b.n	800ea68 <_vfiprintf_r+0x610>
 800ea86:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800ea8a:	d0f4      	beq.n	800ea76 <_vfiprintf_r+0x61e>
 800ea8c:	7824      	ldrb	r4, [r4, #0]
 800ea8e:	e7f8      	b.n	800ea82 <_vfiprintf_r+0x62a>
 800ea90:	4a51      	ldr	r2, [pc, #324]	; (800ebd8 <_vfiprintf_r+0x780>)
 800ea92:	e5d6      	b.n	800e642 <_vfiprintf_r+0x1ea>
 800ea94:	f01a 0f10 	tst.w	sl, #16
 800ea98:	f104 0b04 	add.w	fp, r4, #4
 800ea9c:	d001      	beq.n	800eaa2 <_vfiprintf_r+0x64a>
 800ea9e:	6824      	ldr	r4, [r4, #0]
 800eaa0:	e003      	b.n	800eaaa <_vfiprintf_r+0x652>
 800eaa2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800eaa6:	d002      	beq.n	800eaae <_vfiprintf_r+0x656>
 800eaa8:	8824      	ldrh	r4, [r4, #0]
 800eaaa:	2500      	movs	r5, #0
 800eaac:	e5d3      	b.n	800e656 <_vfiprintf_r+0x1fe>
 800eaae:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800eab2:	d0f4      	beq.n	800ea9e <_vfiprintf_r+0x646>
 800eab4:	7824      	ldrb	r4, [r4, #0]
 800eab6:	e7f8      	b.n	800eaaa <_vfiprintf_r+0x652>
 800eab8:	2d00      	cmp	r5, #0
 800eaba:	bf08      	it	eq
 800eabc:	2c0a      	cmpeq	r4, #10
 800eabe:	d205      	bcs.n	800eacc <_vfiprintf_r+0x674>
 800eac0:	3430      	adds	r4, #48	; 0x30
 800eac2:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800eac6:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800eaca:	e13b      	b.n	800ed44 <_vfiprintf_r+0x8ec>
 800eacc:	f04f 0a00 	mov.w	sl, #0
 800ead0:	ab3a      	add	r3, sp, #232	; 0xe8
 800ead2:	9309      	str	r3, [sp, #36]	; 0x24
 800ead4:	9b05      	ldr	r3, [sp, #20]
 800ead6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800eada:	930b      	str	r3, [sp, #44]	; 0x2c
 800eadc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eade:	220a      	movs	r2, #10
 800eae0:	4620      	mov	r0, r4
 800eae2:	4629      	mov	r1, r5
 800eae4:	f103 38ff 	add.w	r8, r3, #4294967295
 800eae8:	2300      	movs	r3, #0
 800eaea:	f7f2 f81d 	bl	8000b28 <__aeabi_uldivmod>
 800eaee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eaf0:	3230      	adds	r2, #48	; 0x30
 800eaf2:	f803 2c01 	strb.w	r2, [r3, #-1]
 800eaf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eaf8:	f10a 0a01 	add.w	sl, sl, #1
 800eafc:	b1d3      	cbz	r3, 800eb34 <_vfiprintf_r+0x6dc>
 800eafe:	9b07      	ldr	r3, [sp, #28]
 800eb00:	781b      	ldrb	r3, [r3, #0]
 800eb02:	4553      	cmp	r3, sl
 800eb04:	d116      	bne.n	800eb34 <_vfiprintf_r+0x6dc>
 800eb06:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800eb0a:	d013      	beq.n	800eb34 <_vfiprintf_r+0x6dc>
 800eb0c:	2d00      	cmp	r5, #0
 800eb0e:	bf08      	it	eq
 800eb10:	2c0a      	cmpeq	r4, #10
 800eb12:	d30f      	bcc.n	800eb34 <_vfiprintf_r+0x6dc>
 800eb14:	9b08      	ldr	r3, [sp, #32]
 800eb16:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eb18:	eba8 0803 	sub.w	r8, r8, r3
 800eb1c:	461a      	mov	r2, r3
 800eb1e:	4640      	mov	r0, r8
 800eb20:	f7fe fa7f 	bl	800d022 <strncpy>
 800eb24:	9b07      	ldr	r3, [sp, #28]
 800eb26:	785b      	ldrb	r3, [r3, #1]
 800eb28:	b1a3      	cbz	r3, 800eb54 <_vfiprintf_r+0x6fc>
 800eb2a:	f04f 0a00 	mov.w	sl, #0
 800eb2e:	9b07      	ldr	r3, [sp, #28]
 800eb30:	3301      	adds	r3, #1
 800eb32:	9307      	str	r3, [sp, #28]
 800eb34:	220a      	movs	r2, #10
 800eb36:	2300      	movs	r3, #0
 800eb38:	4620      	mov	r0, r4
 800eb3a:	4629      	mov	r1, r5
 800eb3c:	f7f1 fff4 	bl	8000b28 <__aeabi_uldivmod>
 800eb40:	2d00      	cmp	r5, #0
 800eb42:	bf08      	it	eq
 800eb44:	2c0a      	cmpeq	r4, #10
 800eb46:	f0c0 80fd 	bcc.w	800ed44 <_vfiprintf_r+0x8ec>
 800eb4a:	4604      	mov	r4, r0
 800eb4c:	460d      	mov	r5, r1
 800eb4e:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800eb52:	e7c3      	b.n	800eadc <_vfiprintf_r+0x684>
 800eb54:	469a      	mov	sl, r3
 800eb56:	e7ed      	b.n	800eb34 <_vfiprintf_r+0x6dc>
 800eb58:	9a06      	ldr	r2, [sp, #24]
 800eb5a:	f004 030f 	and.w	r3, r4, #15
 800eb5e:	5cd3      	ldrb	r3, [r2, r3]
 800eb60:	092a      	lsrs	r2, r5, #4
 800eb62:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800eb66:	0923      	lsrs	r3, r4, #4
 800eb68:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800eb6c:	461c      	mov	r4, r3
 800eb6e:	4615      	mov	r5, r2
 800eb70:	ea54 0305 	orrs.w	r3, r4, r5
 800eb74:	d1f0      	bne.n	800eb58 <_vfiprintf_r+0x700>
 800eb76:	e0e5      	b.n	800ed44 <_vfiprintf_r+0x8ec>
 800eb78:	b933      	cbnz	r3, 800eb88 <_vfiprintf_r+0x730>
 800eb7a:	f01a 0f01 	tst.w	sl, #1
 800eb7e:	d003      	beq.n	800eb88 <_vfiprintf_r+0x730>
 800eb80:	2330      	movs	r3, #48	; 0x30
 800eb82:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800eb86:	e79e      	b.n	800eac6 <_vfiprintf_r+0x66e>
 800eb88:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800eb8c:	e0da      	b.n	800ed44 <_vfiprintf_r+0x8ec>
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	f000 80a4 	beq.w	800ecdc <_vfiprintf_r+0x884>
 800eb94:	2100      	movs	r1, #0
 800eb96:	46a3      	mov	fp, r4
 800eb98:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800eb9c:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800eba0:	e5e8      	b.n	800e774 <_vfiprintf_r+0x31c>
 800eba2:	4605      	mov	r5, r0
 800eba4:	e68d      	b.n	800e8c2 <_vfiprintf_r+0x46a>
 800eba6:	2010      	movs	r0, #16
 800eba8:	2b07      	cmp	r3, #7
 800ebaa:	4402      	add	r2, r0
 800ebac:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800ebb0:	6070      	str	r0, [r6, #4]
 800ebb2:	dd07      	ble.n	800ebc4 <_vfiprintf_r+0x76c>
 800ebb4:	4639      	mov	r1, r7
 800ebb6:	4648      	mov	r0, r9
 800ebb8:	aa0e      	add	r2, sp, #56	; 0x38
 800ebba:	f7ff fc1b 	bl	800e3f4 <__sprint_r>
 800ebbe:	2800      	cmp	r0, #0
 800ebc0:	d16b      	bne.n	800ec9a <_vfiprintf_r+0x842>
 800ebc2:	a911      	add	r1, sp, #68	; 0x44
 800ebc4:	460e      	mov	r6, r1
 800ebc6:	3c10      	subs	r4, #16
 800ebc8:	e696      	b.n	800e8f8 <_vfiprintf_r+0x4a0>
 800ebca:	460e      	mov	r6, r1
 800ebcc:	e6af      	b.n	800e92e <_vfiprintf_r+0x4d6>
 800ebce:	bf00      	nop
 800ebd0:	0800fcec 	.word	0x0800fcec
 800ebd4:	0800fcfc 	.word	0x0800fcfc
 800ebd8:	0800fab9 	.word	0x0800fab9
 800ebdc:	4639      	mov	r1, r7
 800ebde:	4648      	mov	r0, r9
 800ebe0:	aa0e      	add	r2, sp, #56	; 0x38
 800ebe2:	f7ff fc07 	bl	800e3f4 <__sprint_r>
 800ebe6:	2800      	cmp	r0, #0
 800ebe8:	d157      	bne.n	800ec9a <_vfiprintf_r+0x842>
 800ebea:	ae11      	add	r6, sp, #68	; 0x44
 800ebec:	e6b1      	b.n	800e952 <_vfiprintf_r+0x4fa>
 800ebee:	4639      	mov	r1, r7
 800ebf0:	4648      	mov	r0, r9
 800ebf2:	aa0e      	add	r2, sp, #56	; 0x38
 800ebf4:	f7ff fbfe 	bl	800e3f4 <__sprint_r>
 800ebf8:	2800      	cmp	r0, #0
 800ebfa:	d14e      	bne.n	800ec9a <_vfiprintf_r+0x842>
 800ebfc:	ae11      	add	r6, sp, #68	; 0x44
 800ebfe:	e6b8      	b.n	800e972 <_vfiprintf_r+0x51a>
 800ec00:	2010      	movs	r0, #16
 800ec02:	2b07      	cmp	r3, #7
 800ec04:	4402      	add	r2, r0
 800ec06:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800ec0a:	6070      	str	r0, [r6, #4]
 800ec0c:	dd07      	ble.n	800ec1e <_vfiprintf_r+0x7c6>
 800ec0e:	4639      	mov	r1, r7
 800ec10:	4648      	mov	r0, r9
 800ec12:	aa0e      	add	r2, sp, #56	; 0x38
 800ec14:	f7ff fbee 	bl	800e3f4 <__sprint_r>
 800ec18:	2800      	cmp	r0, #0
 800ec1a:	d13e      	bne.n	800ec9a <_vfiprintf_r+0x842>
 800ec1c:	a911      	add	r1, sp, #68	; 0x44
 800ec1e:	460e      	mov	r6, r1
 800ec20:	3c10      	subs	r4, #16
 800ec22:	e6ae      	b.n	800e982 <_vfiprintf_r+0x52a>
 800ec24:	460e      	mov	r6, r1
 800ec26:	e6c7      	b.n	800e9b8 <_vfiprintf_r+0x560>
 800ec28:	2010      	movs	r0, #16
 800ec2a:	2b07      	cmp	r3, #7
 800ec2c:	4401      	add	r1, r0
 800ec2e:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800ec32:	6070      	str	r0, [r6, #4]
 800ec34:	dd06      	ble.n	800ec44 <_vfiprintf_r+0x7ec>
 800ec36:	4639      	mov	r1, r7
 800ec38:	4648      	mov	r0, r9
 800ec3a:	aa0e      	add	r2, sp, #56	; 0x38
 800ec3c:	f7ff fbda 	bl	800e3f4 <__sprint_r>
 800ec40:	bb58      	cbnz	r0, 800ec9a <_vfiprintf_r+0x842>
 800ec42:	aa11      	add	r2, sp, #68	; 0x44
 800ec44:	4616      	mov	r6, r2
 800ec46:	3c10      	subs	r4, #16
 800ec48:	e6bb      	b.n	800e9c2 <_vfiprintf_r+0x56a>
 800ec4a:	4616      	mov	r6, r2
 800ec4c:	e6d3      	b.n	800e9f6 <_vfiprintf_r+0x59e>
 800ec4e:	4639      	mov	r1, r7
 800ec50:	4648      	mov	r0, r9
 800ec52:	aa0e      	add	r2, sp, #56	; 0x38
 800ec54:	f7ff fbce 	bl	800e3f4 <__sprint_r>
 800ec58:	b9f8      	cbnz	r0, 800ec9a <_vfiprintf_r+0x842>
 800ec5a:	ab11      	add	r3, sp, #68	; 0x44
 800ec5c:	e6da      	b.n	800ea14 <_vfiprintf_r+0x5bc>
 800ec5e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800ec62:	1a54      	subs	r4, r2, r1
 800ec64:	2c00      	cmp	r4, #0
 800ec66:	f77f aed9 	ble.w	800ea1c <_vfiprintf_r+0x5c4>
 800ec6a:	2610      	movs	r6, #16
 800ec6c:	4d39      	ldr	r5, [pc, #228]	; (800ed54 <_vfiprintf_r+0x8fc>)
 800ec6e:	2c10      	cmp	r4, #16
 800ec70:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800ec74:	601d      	str	r5, [r3, #0]
 800ec76:	f102 0201 	add.w	r2, r2, #1
 800ec7a:	dc1d      	bgt.n	800ecb8 <_vfiprintf_r+0x860>
 800ec7c:	605c      	str	r4, [r3, #4]
 800ec7e:	2a07      	cmp	r2, #7
 800ec80:	440c      	add	r4, r1
 800ec82:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800ec86:	f77f aec9 	ble.w	800ea1c <_vfiprintf_r+0x5c4>
 800ec8a:	4639      	mov	r1, r7
 800ec8c:	4648      	mov	r0, r9
 800ec8e:	aa0e      	add	r2, sp, #56	; 0x38
 800ec90:	f7ff fbb0 	bl	800e3f4 <__sprint_r>
 800ec94:	2800      	cmp	r0, #0
 800ec96:	f43f aec1 	beq.w	800ea1c <_vfiprintf_r+0x5c4>
 800ec9a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ec9c:	07d9      	lsls	r1, r3, #31
 800ec9e:	d405      	bmi.n	800ecac <_vfiprintf_r+0x854>
 800eca0:	89bb      	ldrh	r3, [r7, #12]
 800eca2:	059a      	lsls	r2, r3, #22
 800eca4:	d402      	bmi.n	800ecac <_vfiprintf_r+0x854>
 800eca6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800eca8:	f7fd fbc3 	bl	800c432 <__retarget_lock_release_recursive>
 800ecac:	89bb      	ldrh	r3, [r7, #12]
 800ecae:	065b      	lsls	r3, r3, #25
 800ecb0:	f57f ac03 	bpl.w	800e4ba <_vfiprintf_r+0x62>
 800ecb4:	f7ff bbfe 	b.w	800e4b4 <_vfiprintf_r+0x5c>
 800ecb8:	3110      	adds	r1, #16
 800ecba:	2a07      	cmp	r2, #7
 800ecbc:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800ecc0:	605e      	str	r6, [r3, #4]
 800ecc2:	dc02      	bgt.n	800ecca <_vfiprintf_r+0x872>
 800ecc4:	3308      	adds	r3, #8
 800ecc6:	3c10      	subs	r4, #16
 800ecc8:	e7d1      	b.n	800ec6e <_vfiprintf_r+0x816>
 800ecca:	4639      	mov	r1, r7
 800eccc:	4648      	mov	r0, r9
 800ecce:	aa0e      	add	r2, sp, #56	; 0x38
 800ecd0:	f7ff fb90 	bl	800e3f4 <__sprint_r>
 800ecd4:	2800      	cmp	r0, #0
 800ecd6:	d1e0      	bne.n	800ec9a <_vfiprintf_r+0x842>
 800ecd8:	ab11      	add	r3, sp, #68	; 0x44
 800ecda:	e7f4      	b.n	800ecc6 <_vfiprintf_r+0x86e>
 800ecdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ecde:	b913      	cbnz	r3, 800ece6 <_vfiprintf_r+0x88e>
 800ece0:	2300      	movs	r3, #0
 800ece2:	930f      	str	r3, [sp, #60]	; 0x3c
 800ece4:	e7d9      	b.n	800ec9a <_vfiprintf_r+0x842>
 800ece6:	4639      	mov	r1, r7
 800ece8:	4648      	mov	r0, r9
 800ecea:	aa0e      	add	r2, sp, #56	; 0x38
 800ecec:	f7ff fb82 	bl	800e3f4 <__sprint_r>
 800ecf0:	2800      	cmp	r0, #0
 800ecf2:	d0f5      	beq.n	800ece0 <_vfiprintf_r+0x888>
 800ecf4:	e7d1      	b.n	800ec9a <_vfiprintf_r+0x842>
 800ecf6:	ea54 0205 	orrs.w	r2, r4, r5
 800ecfa:	f8cd a014 	str.w	sl, [sp, #20]
 800ecfe:	f43f ada4 	beq.w	800e84a <_vfiprintf_r+0x3f2>
 800ed02:	2b01      	cmp	r3, #1
 800ed04:	f43f aed8 	beq.w	800eab8 <_vfiprintf_r+0x660>
 800ed08:	2b02      	cmp	r3, #2
 800ed0a:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800ed0e:	f43f af23 	beq.w	800eb58 <_vfiprintf_r+0x700>
 800ed12:	08e2      	lsrs	r2, r4, #3
 800ed14:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800ed18:	08e8      	lsrs	r0, r5, #3
 800ed1a:	f004 0307 	and.w	r3, r4, #7
 800ed1e:	4605      	mov	r5, r0
 800ed20:	4614      	mov	r4, r2
 800ed22:	3330      	adds	r3, #48	; 0x30
 800ed24:	ea54 0205 	orrs.w	r2, r4, r5
 800ed28:	4641      	mov	r1, r8
 800ed2a:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800ed2e:	d1f0      	bne.n	800ed12 <_vfiprintf_r+0x8ba>
 800ed30:	9a05      	ldr	r2, [sp, #20]
 800ed32:	07d0      	lsls	r0, r2, #31
 800ed34:	d506      	bpl.n	800ed44 <_vfiprintf_r+0x8ec>
 800ed36:	2b30      	cmp	r3, #48	; 0x30
 800ed38:	d004      	beq.n	800ed44 <_vfiprintf_r+0x8ec>
 800ed3a:	2330      	movs	r3, #48	; 0x30
 800ed3c:	f808 3c01 	strb.w	r3, [r8, #-1]
 800ed40:	f1a1 0802 	sub.w	r8, r1, #2
 800ed44:	ab3a      	add	r3, sp, #232	; 0xe8
 800ed46:	eba3 0308 	sub.w	r3, r3, r8
 800ed4a:	9d01      	ldr	r5, [sp, #4]
 800ed4c:	f8dd a014 	ldr.w	sl, [sp, #20]
 800ed50:	9301      	str	r3, [sp, #4]
 800ed52:	e5b6      	b.n	800e8c2 <_vfiprintf_r+0x46a>
 800ed54:	0800fcec 	.word	0x0800fcec

0800ed58 <__sbprintf>:
 800ed58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed5a:	461f      	mov	r7, r3
 800ed5c:	898b      	ldrh	r3, [r1, #12]
 800ed5e:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800ed62:	f023 0302 	bic.w	r3, r3, #2
 800ed66:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ed6a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ed6c:	4615      	mov	r5, r2
 800ed6e:	9319      	str	r3, [sp, #100]	; 0x64
 800ed70:	89cb      	ldrh	r3, [r1, #14]
 800ed72:	4606      	mov	r6, r0
 800ed74:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ed78:	69cb      	ldr	r3, [r1, #28]
 800ed7a:	a816      	add	r0, sp, #88	; 0x58
 800ed7c:	9307      	str	r3, [sp, #28]
 800ed7e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800ed80:	460c      	mov	r4, r1
 800ed82:	9309      	str	r3, [sp, #36]	; 0x24
 800ed84:	ab1a      	add	r3, sp, #104	; 0x68
 800ed86:	9300      	str	r3, [sp, #0]
 800ed88:	9304      	str	r3, [sp, #16]
 800ed8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ed8e:	9302      	str	r3, [sp, #8]
 800ed90:	9305      	str	r3, [sp, #20]
 800ed92:	2300      	movs	r3, #0
 800ed94:	9306      	str	r3, [sp, #24]
 800ed96:	f7fd fb49 	bl	800c42c <__retarget_lock_init_recursive>
 800ed9a:	462a      	mov	r2, r5
 800ed9c:	463b      	mov	r3, r7
 800ed9e:	4669      	mov	r1, sp
 800eda0:	4630      	mov	r0, r6
 800eda2:	f7ff fb59 	bl	800e458 <_vfiprintf_r>
 800eda6:	1e05      	subs	r5, r0, #0
 800eda8:	db07      	blt.n	800edba <__sbprintf+0x62>
 800edaa:	4669      	mov	r1, sp
 800edac:	4630      	mov	r0, r6
 800edae:	f7fd f813 	bl	800bdd8 <_fflush_r>
 800edb2:	2800      	cmp	r0, #0
 800edb4:	bf18      	it	ne
 800edb6:	f04f 35ff 	movne.w	r5, #4294967295
 800edba:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800edbe:	9816      	ldr	r0, [sp, #88]	; 0x58
 800edc0:	065b      	lsls	r3, r3, #25
 800edc2:	bf42      	ittt	mi
 800edc4:	89a3      	ldrhmi	r3, [r4, #12]
 800edc6:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800edca:	81a3      	strhmi	r3, [r4, #12]
 800edcc:	f7fd fb2f 	bl	800c42e <__retarget_lock_close_recursive>
 800edd0:	4628      	mov	r0, r5
 800edd2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800edd6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800edd8 <__swbuf_r>:
 800edd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edda:	460e      	mov	r6, r1
 800eddc:	4614      	mov	r4, r2
 800edde:	4605      	mov	r5, r0
 800ede0:	b118      	cbz	r0, 800edea <__swbuf_r+0x12>
 800ede2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ede4:	b90b      	cbnz	r3, 800edea <__swbuf_r+0x12>
 800ede6:	f7fd f863 	bl	800beb0 <__sinit>
 800edea:	69a3      	ldr	r3, [r4, #24]
 800edec:	60a3      	str	r3, [r4, #8]
 800edee:	89a3      	ldrh	r3, [r4, #12]
 800edf0:	0719      	lsls	r1, r3, #28
 800edf2:	d529      	bpl.n	800ee48 <__swbuf_r+0x70>
 800edf4:	6923      	ldr	r3, [r4, #16]
 800edf6:	b33b      	cbz	r3, 800ee48 <__swbuf_r+0x70>
 800edf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edfc:	b2f6      	uxtb	r6, r6
 800edfe:	049a      	lsls	r2, r3, #18
 800ee00:	4637      	mov	r7, r6
 800ee02:	d52a      	bpl.n	800ee5a <__swbuf_r+0x82>
 800ee04:	6823      	ldr	r3, [r4, #0]
 800ee06:	6920      	ldr	r0, [r4, #16]
 800ee08:	1a18      	subs	r0, r3, r0
 800ee0a:	6963      	ldr	r3, [r4, #20]
 800ee0c:	4283      	cmp	r3, r0
 800ee0e:	dc04      	bgt.n	800ee1a <__swbuf_r+0x42>
 800ee10:	4621      	mov	r1, r4
 800ee12:	4628      	mov	r0, r5
 800ee14:	f7fc ffe0 	bl	800bdd8 <_fflush_r>
 800ee18:	b9e0      	cbnz	r0, 800ee54 <__swbuf_r+0x7c>
 800ee1a:	68a3      	ldr	r3, [r4, #8]
 800ee1c:	3001      	adds	r0, #1
 800ee1e:	3b01      	subs	r3, #1
 800ee20:	60a3      	str	r3, [r4, #8]
 800ee22:	6823      	ldr	r3, [r4, #0]
 800ee24:	1c5a      	adds	r2, r3, #1
 800ee26:	6022      	str	r2, [r4, #0]
 800ee28:	701e      	strb	r6, [r3, #0]
 800ee2a:	6963      	ldr	r3, [r4, #20]
 800ee2c:	4283      	cmp	r3, r0
 800ee2e:	d004      	beq.n	800ee3a <__swbuf_r+0x62>
 800ee30:	89a3      	ldrh	r3, [r4, #12]
 800ee32:	07db      	lsls	r3, r3, #31
 800ee34:	d506      	bpl.n	800ee44 <__swbuf_r+0x6c>
 800ee36:	2e0a      	cmp	r6, #10
 800ee38:	d104      	bne.n	800ee44 <__swbuf_r+0x6c>
 800ee3a:	4621      	mov	r1, r4
 800ee3c:	4628      	mov	r0, r5
 800ee3e:	f7fc ffcb 	bl	800bdd8 <_fflush_r>
 800ee42:	b938      	cbnz	r0, 800ee54 <__swbuf_r+0x7c>
 800ee44:	4638      	mov	r0, r7
 800ee46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee48:	4621      	mov	r1, r4
 800ee4a:	4628      	mov	r0, r5
 800ee4c:	f7fc f880 	bl	800af50 <__swsetup_r>
 800ee50:	2800      	cmp	r0, #0
 800ee52:	d0d1      	beq.n	800edf8 <__swbuf_r+0x20>
 800ee54:	f04f 37ff 	mov.w	r7, #4294967295
 800ee58:	e7f4      	b.n	800ee44 <__swbuf_r+0x6c>
 800ee5a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ee5e:	81a3      	strh	r3, [r4, #12]
 800ee60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ee62:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ee66:	6663      	str	r3, [r4, #100]	; 0x64
 800ee68:	e7cc      	b.n	800ee04 <__swbuf_r+0x2c>
	...

0800ee6c <_write_r>:
 800ee6c:	b538      	push	{r3, r4, r5, lr}
 800ee6e:	4604      	mov	r4, r0
 800ee70:	4608      	mov	r0, r1
 800ee72:	4611      	mov	r1, r2
 800ee74:	2200      	movs	r2, #0
 800ee76:	4d05      	ldr	r5, [pc, #20]	; (800ee8c <_write_r+0x20>)
 800ee78:	602a      	str	r2, [r5, #0]
 800ee7a:	461a      	mov	r2, r3
 800ee7c:	f7f2 fdd2 	bl	8001a24 <_write>
 800ee80:	1c43      	adds	r3, r0, #1
 800ee82:	d102      	bne.n	800ee8a <_write_r+0x1e>
 800ee84:	682b      	ldr	r3, [r5, #0]
 800ee86:	b103      	cbz	r3, 800ee8a <_write_r+0x1e>
 800ee88:	6023      	str	r3, [r4, #0]
 800ee8a:	bd38      	pop	{r3, r4, r5, pc}
 800ee8c:	200012e0 	.word	0x200012e0

0800ee90 <__register_exitproc>:
 800ee90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee94:	4d1c      	ldr	r5, [pc, #112]	; (800ef08 <__register_exitproc+0x78>)
 800ee96:	4606      	mov	r6, r0
 800ee98:	6828      	ldr	r0, [r5, #0]
 800ee9a:	4698      	mov	r8, r3
 800ee9c:	460f      	mov	r7, r1
 800ee9e:	4691      	mov	r9, r2
 800eea0:	f7fd fac6 	bl	800c430 <__retarget_lock_acquire_recursive>
 800eea4:	4b19      	ldr	r3, [pc, #100]	; (800ef0c <__register_exitproc+0x7c>)
 800eea6:	4628      	mov	r0, r5
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800eeae:	b91c      	cbnz	r4, 800eeb8 <__register_exitproc+0x28>
 800eeb0:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800eeb4:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800eeb8:	6865      	ldr	r5, [r4, #4]
 800eeba:	6800      	ldr	r0, [r0, #0]
 800eebc:	2d1f      	cmp	r5, #31
 800eebe:	dd05      	ble.n	800eecc <__register_exitproc+0x3c>
 800eec0:	f7fd fab7 	bl	800c432 <__retarget_lock_release_recursive>
 800eec4:	f04f 30ff 	mov.w	r0, #4294967295
 800eec8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eecc:	b19e      	cbz	r6, 800eef6 <__register_exitproc+0x66>
 800eece:	2201      	movs	r2, #1
 800eed0:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800eed4:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800eed8:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800eedc:	40aa      	lsls	r2, r5
 800eede:	4313      	orrs	r3, r2
 800eee0:	2e02      	cmp	r6, #2
 800eee2:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800eee6:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800eeea:	bf02      	ittt	eq
 800eeec:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800eef0:	431a      	orreq	r2, r3
 800eef2:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800eef6:	1c6b      	adds	r3, r5, #1
 800eef8:	3502      	adds	r5, #2
 800eefa:	6063      	str	r3, [r4, #4]
 800eefc:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800ef00:	f7fd fa97 	bl	800c432 <__retarget_lock_release_recursive>
 800ef04:	2000      	movs	r0, #0
 800ef06:	e7df      	b.n	800eec8 <__register_exitproc+0x38>
 800ef08:	20000868 	.word	0x20000868
 800ef0c:	0800fa94 	.word	0x0800fa94

0800ef10 <__assert_func>:
 800ef10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ef12:	4614      	mov	r4, r2
 800ef14:	461a      	mov	r2, r3
 800ef16:	4b09      	ldr	r3, [pc, #36]	; (800ef3c <__assert_func+0x2c>)
 800ef18:	4605      	mov	r5, r0
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	68d8      	ldr	r0, [r3, #12]
 800ef1e:	b14c      	cbz	r4, 800ef34 <__assert_func+0x24>
 800ef20:	4b07      	ldr	r3, [pc, #28]	; (800ef40 <__assert_func+0x30>)
 800ef22:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ef26:	9100      	str	r1, [sp, #0]
 800ef28:	462b      	mov	r3, r5
 800ef2a:	4906      	ldr	r1, [pc, #24]	; (800ef44 <__assert_func+0x34>)
 800ef2c:	f000 f8a4 	bl	800f078 <fiprintf>
 800ef30:	f000 fa1b 	bl	800f36a <abort>
 800ef34:	4b04      	ldr	r3, [pc, #16]	; (800ef48 <__assert_func+0x38>)
 800ef36:	461c      	mov	r4, r3
 800ef38:	e7f3      	b.n	800ef22 <__assert_func+0x12>
 800ef3a:	bf00      	nop
 800ef3c:	2000002c 	.word	0x2000002c
 800ef40:	0800fd0c 	.word	0x0800fd0c
 800ef44:	0800fd19 	.word	0x0800fd19
 800ef48:	0800fd47 	.word	0x0800fd47

0800ef4c <_calloc_r>:
 800ef4c:	b510      	push	{r4, lr}
 800ef4e:	4351      	muls	r1, r2
 800ef50:	f7fa fa36 	bl	80093c0 <_malloc_r>
 800ef54:	4604      	mov	r4, r0
 800ef56:	b198      	cbz	r0, 800ef80 <_calloc_r+0x34>
 800ef58:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ef5c:	f022 0203 	bic.w	r2, r2, #3
 800ef60:	3a04      	subs	r2, #4
 800ef62:	2a24      	cmp	r2, #36	; 0x24
 800ef64:	d81b      	bhi.n	800ef9e <_calloc_r+0x52>
 800ef66:	2a13      	cmp	r2, #19
 800ef68:	d917      	bls.n	800ef9a <_calloc_r+0x4e>
 800ef6a:	2100      	movs	r1, #0
 800ef6c:	2a1b      	cmp	r2, #27
 800ef6e:	e9c0 1100 	strd	r1, r1, [r0]
 800ef72:	d807      	bhi.n	800ef84 <_calloc_r+0x38>
 800ef74:	f100 0308 	add.w	r3, r0, #8
 800ef78:	2200      	movs	r2, #0
 800ef7a:	e9c3 2200 	strd	r2, r2, [r3]
 800ef7e:	609a      	str	r2, [r3, #8]
 800ef80:	4620      	mov	r0, r4
 800ef82:	bd10      	pop	{r4, pc}
 800ef84:	2a24      	cmp	r2, #36	; 0x24
 800ef86:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800ef8a:	bf11      	iteee	ne
 800ef8c:	f100 0310 	addne.w	r3, r0, #16
 800ef90:	6101      	streq	r1, [r0, #16]
 800ef92:	f100 0318 	addeq.w	r3, r0, #24
 800ef96:	6141      	streq	r1, [r0, #20]
 800ef98:	e7ee      	b.n	800ef78 <_calloc_r+0x2c>
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	e7ec      	b.n	800ef78 <_calloc_r+0x2c>
 800ef9e:	2100      	movs	r1, #0
 800efa0:	f7fa fc50 	bl	8009844 <memset>
 800efa4:	e7ec      	b.n	800ef80 <_calloc_r+0x34>
	...

0800efa8 <_close_r>:
 800efa8:	b538      	push	{r3, r4, r5, lr}
 800efaa:	2300      	movs	r3, #0
 800efac:	4d05      	ldr	r5, [pc, #20]	; (800efc4 <_close_r+0x1c>)
 800efae:	4604      	mov	r4, r0
 800efb0:	4608      	mov	r0, r1
 800efb2:	602b      	str	r3, [r5, #0]
 800efb4:	f000 fa9c 	bl	800f4f0 <_close>
 800efb8:	1c43      	adds	r3, r0, #1
 800efba:	d102      	bne.n	800efc2 <_close_r+0x1a>
 800efbc:	682b      	ldr	r3, [r5, #0]
 800efbe:	b103      	cbz	r3, 800efc2 <_close_r+0x1a>
 800efc0:	6023      	str	r3, [r4, #0]
 800efc2:	bd38      	pop	{r3, r4, r5, pc}
 800efc4:	200012e0 	.word	0x200012e0

0800efc8 <_fclose_r>:
 800efc8:	b570      	push	{r4, r5, r6, lr}
 800efca:	4606      	mov	r6, r0
 800efcc:	460c      	mov	r4, r1
 800efce:	b911      	cbnz	r1, 800efd6 <_fclose_r+0xe>
 800efd0:	2500      	movs	r5, #0
 800efd2:	4628      	mov	r0, r5
 800efd4:	bd70      	pop	{r4, r5, r6, pc}
 800efd6:	b118      	cbz	r0, 800efe0 <_fclose_r+0x18>
 800efd8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800efda:	b90b      	cbnz	r3, 800efe0 <_fclose_r+0x18>
 800efdc:	f7fc ff68 	bl	800beb0 <__sinit>
 800efe0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800efe2:	07d8      	lsls	r0, r3, #31
 800efe4:	d405      	bmi.n	800eff2 <_fclose_r+0x2a>
 800efe6:	89a3      	ldrh	r3, [r4, #12]
 800efe8:	0599      	lsls	r1, r3, #22
 800efea:	d402      	bmi.n	800eff2 <_fclose_r+0x2a>
 800efec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800efee:	f7fd fa1f 	bl	800c430 <__retarget_lock_acquire_recursive>
 800eff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eff6:	b93b      	cbnz	r3, 800f008 <_fclose_r+0x40>
 800eff8:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800effa:	f015 0501 	ands.w	r5, r5, #1
 800effe:	d1e7      	bne.n	800efd0 <_fclose_r+0x8>
 800f000:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f002:	f7fd fa16 	bl	800c432 <__retarget_lock_release_recursive>
 800f006:	e7e4      	b.n	800efd2 <_fclose_r+0xa>
 800f008:	4621      	mov	r1, r4
 800f00a:	4630      	mov	r0, r6
 800f00c:	f7fc fe56 	bl	800bcbc <__sflush_r>
 800f010:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800f012:	4605      	mov	r5, r0
 800f014:	b133      	cbz	r3, 800f024 <_fclose_r+0x5c>
 800f016:	4630      	mov	r0, r6
 800f018:	69e1      	ldr	r1, [r4, #28]
 800f01a:	4798      	blx	r3
 800f01c:	2800      	cmp	r0, #0
 800f01e:	bfb8      	it	lt
 800f020:	f04f 35ff 	movlt.w	r5, #4294967295
 800f024:	89a3      	ldrh	r3, [r4, #12]
 800f026:	061a      	lsls	r2, r3, #24
 800f028:	d503      	bpl.n	800f032 <_fclose_r+0x6a>
 800f02a:	4630      	mov	r0, r6
 800f02c:	6921      	ldr	r1, [r4, #16]
 800f02e:	f7fc ffcf 	bl	800bfd0 <_free_r>
 800f032:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800f034:	b141      	cbz	r1, 800f048 <_fclose_r+0x80>
 800f036:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800f03a:	4299      	cmp	r1, r3
 800f03c:	d002      	beq.n	800f044 <_fclose_r+0x7c>
 800f03e:	4630      	mov	r0, r6
 800f040:	f7fc ffc6 	bl	800bfd0 <_free_r>
 800f044:	2300      	movs	r3, #0
 800f046:	6323      	str	r3, [r4, #48]	; 0x30
 800f048:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800f04a:	b121      	cbz	r1, 800f056 <_fclose_r+0x8e>
 800f04c:	4630      	mov	r0, r6
 800f04e:	f7fc ffbf 	bl	800bfd0 <_free_r>
 800f052:	2300      	movs	r3, #0
 800f054:	6463      	str	r3, [r4, #68]	; 0x44
 800f056:	f7fc ff13 	bl	800be80 <__sfp_lock_acquire>
 800f05a:	2300      	movs	r3, #0
 800f05c:	81a3      	strh	r3, [r4, #12]
 800f05e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f060:	07db      	lsls	r3, r3, #31
 800f062:	d402      	bmi.n	800f06a <_fclose_r+0xa2>
 800f064:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f066:	f7fd f9e4 	bl	800c432 <__retarget_lock_release_recursive>
 800f06a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f06c:	f7fd f9df 	bl	800c42e <__retarget_lock_close_recursive>
 800f070:	f7fc ff0c 	bl	800be8c <__sfp_lock_release>
 800f074:	e7ad      	b.n	800efd2 <_fclose_r+0xa>
	...

0800f078 <fiprintf>:
 800f078:	b40e      	push	{r1, r2, r3}
 800f07a:	b503      	push	{r0, r1, lr}
 800f07c:	4601      	mov	r1, r0
 800f07e:	ab03      	add	r3, sp, #12
 800f080:	4805      	ldr	r0, [pc, #20]	; (800f098 <fiprintf+0x20>)
 800f082:	f853 2b04 	ldr.w	r2, [r3], #4
 800f086:	6800      	ldr	r0, [r0, #0]
 800f088:	9301      	str	r3, [sp, #4]
 800f08a:	f7ff f9e5 	bl	800e458 <_vfiprintf_r>
 800f08e:	b002      	add	sp, #8
 800f090:	f85d eb04 	ldr.w	lr, [sp], #4
 800f094:	b003      	add	sp, #12
 800f096:	4770      	bx	lr
 800f098:	2000002c 	.word	0x2000002c

0800f09c <__fputwc>:
 800f09c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f0a0:	4680      	mov	r8, r0
 800f0a2:	460e      	mov	r6, r1
 800f0a4:	4615      	mov	r5, r2
 800f0a6:	f000 f885 	bl	800f1b4 <__locale_mb_cur_max>
 800f0aa:	2801      	cmp	r0, #1
 800f0ac:	4604      	mov	r4, r0
 800f0ae:	d11b      	bne.n	800f0e8 <__fputwc+0x4c>
 800f0b0:	1e73      	subs	r3, r6, #1
 800f0b2:	2bfe      	cmp	r3, #254	; 0xfe
 800f0b4:	d818      	bhi.n	800f0e8 <__fputwc+0x4c>
 800f0b6:	f88d 6004 	strb.w	r6, [sp, #4]
 800f0ba:	2700      	movs	r7, #0
 800f0bc:	f10d 0904 	add.w	r9, sp, #4
 800f0c0:	42a7      	cmp	r7, r4
 800f0c2:	d020      	beq.n	800f106 <__fputwc+0x6a>
 800f0c4:	68ab      	ldr	r3, [r5, #8]
 800f0c6:	f817 1009 	ldrb.w	r1, [r7, r9]
 800f0ca:	3b01      	subs	r3, #1
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	60ab      	str	r3, [r5, #8]
 800f0d0:	da04      	bge.n	800f0dc <__fputwc+0x40>
 800f0d2:	69aa      	ldr	r2, [r5, #24]
 800f0d4:	4293      	cmp	r3, r2
 800f0d6:	db1a      	blt.n	800f10e <__fputwc+0x72>
 800f0d8:	290a      	cmp	r1, #10
 800f0da:	d018      	beq.n	800f10e <__fputwc+0x72>
 800f0dc:	682b      	ldr	r3, [r5, #0]
 800f0de:	1c5a      	adds	r2, r3, #1
 800f0e0:	602a      	str	r2, [r5, #0]
 800f0e2:	7019      	strb	r1, [r3, #0]
 800f0e4:	3701      	adds	r7, #1
 800f0e6:	e7eb      	b.n	800f0c0 <__fputwc+0x24>
 800f0e8:	4632      	mov	r2, r6
 800f0ea:	4640      	mov	r0, r8
 800f0ec:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800f0f0:	a901      	add	r1, sp, #4
 800f0f2:	f000 f917 	bl	800f324 <_wcrtomb_r>
 800f0f6:	1c42      	adds	r2, r0, #1
 800f0f8:	4604      	mov	r4, r0
 800f0fa:	d1de      	bne.n	800f0ba <__fputwc+0x1e>
 800f0fc:	4606      	mov	r6, r0
 800f0fe:	89ab      	ldrh	r3, [r5, #12]
 800f100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f104:	81ab      	strh	r3, [r5, #12]
 800f106:	4630      	mov	r0, r6
 800f108:	b003      	add	sp, #12
 800f10a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f10e:	462a      	mov	r2, r5
 800f110:	4640      	mov	r0, r8
 800f112:	f7ff fe61 	bl	800edd8 <__swbuf_r>
 800f116:	1c43      	adds	r3, r0, #1
 800f118:	d1e4      	bne.n	800f0e4 <__fputwc+0x48>
 800f11a:	4606      	mov	r6, r0
 800f11c:	e7f3      	b.n	800f106 <__fputwc+0x6a>

0800f11e <_fputwc_r>:
 800f11e:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800f120:	b570      	push	{r4, r5, r6, lr}
 800f122:	07db      	lsls	r3, r3, #31
 800f124:	4605      	mov	r5, r0
 800f126:	460e      	mov	r6, r1
 800f128:	4614      	mov	r4, r2
 800f12a:	d405      	bmi.n	800f138 <_fputwc_r+0x1a>
 800f12c:	8993      	ldrh	r3, [r2, #12]
 800f12e:	0598      	lsls	r0, r3, #22
 800f130:	d402      	bmi.n	800f138 <_fputwc_r+0x1a>
 800f132:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800f134:	f7fd f97c 	bl	800c430 <__retarget_lock_acquire_recursive>
 800f138:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f13c:	0499      	lsls	r1, r3, #18
 800f13e:	d406      	bmi.n	800f14e <_fputwc_r+0x30>
 800f140:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800f144:	81a3      	strh	r3, [r4, #12]
 800f146:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f148:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800f14c:	6663      	str	r3, [r4, #100]	; 0x64
 800f14e:	4622      	mov	r2, r4
 800f150:	4628      	mov	r0, r5
 800f152:	4631      	mov	r1, r6
 800f154:	f7ff ffa2 	bl	800f09c <__fputwc>
 800f158:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f15a:	4605      	mov	r5, r0
 800f15c:	07da      	lsls	r2, r3, #31
 800f15e:	d405      	bmi.n	800f16c <_fputwc_r+0x4e>
 800f160:	89a3      	ldrh	r3, [r4, #12]
 800f162:	059b      	lsls	r3, r3, #22
 800f164:	d402      	bmi.n	800f16c <_fputwc_r+0x4e>
 800f166:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f168:	f7fd f963 	bl	800c432 <__retarget_lock_release_recursive>
 800f16c:	4628      	mov	r0, r5
 800f16e:	bd70      	pop	{r4, r5, r6, pc}

0800f170 <_fstat_r>:
 800f170:	b538      	push	{r3, r4, r5, lr}
 800f172:	2300      	movs	r3, #0
 800f174:	4d06      	ldr	r5, [pc, #24]	; (800f190 <_fstat_r+0x20>)
 800f176:	4604      	mov	r4, r0
 800f178:	4608      	mov	r0, r1
 800f17a:	4611      	mov	r1, r2
 800f17c:	602b      	str	r3, [r5, #0]
 800f17e:	f7f2 fb79 	bl	8001874 <_fstat>
 800f182:	1c43      	adds	r3, r0, #1
 800f184:	d102      	bne.n	800f18c <_fstat_r+0x1c>
 800f186:	682b      	ldr	r3, [r5, #0]
 800f188:	b103      	cbz	r3, 800f18c <_fstat_r+0x1c>
 800f18a:	6023      	str	r3, [r4, #0]
 800f18c:	bd38      	pop	{r3, r4, r5, pc}
 800f18e:	bf00      	nop
 800f190:	200012e0 	.word	0x200012e0

0800f194 <_isatty_r>:
 800f194:	b538      	push	{r3, r4, r5, lr}
 800f196:	2300      	movs	r3, #0
 800f198:	4d05      	ldr	r5, [pc, #20]	; (800f1b0 <_isatty_r+0x1c>)
 800f19a:	4604      	mov	r4, r0
 800f19c:	4608      	mov	r0, r1
 800f19e:	602b      	str	r3, [r5, #0]
 800f1a0:	f000 f9cc 	bl	800f53c <_isatty>
 800f1a4:	1c43      	adds	r3, r0, #1
 800f1a6:	d102      	bne.n	800f1ae <_isatty_r+0x1a>
 800f1a8:	682b      	ldr	r3, [r5, #0]
 800f1aa:	b103      	cbz	r3, 800f1ae <_isatty_r+0x1a>
 800f1ac:	6023      	str	r3, [r4, #0]
 800f1ae:	bd38      	pop	{r3, r4, r5, pc}
 800f1b0:	200012e0 	.word	0x200012e0

0800f1b4 <__locale_mb_cur_max>:
 800f1b4:	4b01      	ldr	r3, [pc, #4]	; (800f1bc <__locale_mb_cur_max+0x8>)
 800f1b6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800f1ba:	4770      	bx	lr
 800f1bc:	2000086c 	.word	0x2000086c

0800f1c0 <_lseek_r>:
 800f1c0:	b538      	push	{r3, r4, r5, lr}
 800f1c2:	4604      	mov	r4, r0
 800f1c4:	4608      	mov	r0, r1
 800f1c6:	4611      	mov	r1, r2
 800f1c8:	2200      	movs	r2, #0
 800f1ca:	4d05      	ldr	r5, [pc, #20]	; (800f1e0 <_lseek_r+0x20>)
 800f1cc:	602a      	str	r2, [r5, #0]
 800f1ce:	461a      	mov	r2, r3
 800f1d0:	f000 f97e 	bl	800f4d0 <_lseek>
 800f1d4:	1c43      	adds	r3, r0, #1
 800f1d6:	d102      	bne.n	800f1de <_lseek_r+0x1e>
 800f1d8:	682b      	ldr	r3, [r5, #0]
 800f1da:	b103      	cbz	r3, 800f1de <_lseek_r+0x1e>
 800f1dc:	6023      	str	r3, [r4, #0]
 800f1de:	bd38      	pop	{r3, r4, r5, pc}
 800f1e0:	200012e0 	.word	0x200012e0

0800f1e4 <__ascii_mbtowc>:
 800f1e4:	b082      	sub	sp, #8
 800f1e6:	b901      	cbnz	r1, 800f1ea <__ascii_mbtowc+0x6>
 800f1e8:	a901      	add	r1, sp, #4
 800f1ea:	b142      	cbz	r2, 800f1fe <__ascii_mbtowc+0x1a>
 800f1ec:	b14b      	cbz	r3, 800f202 <__ascii_mbtowc+0x1e>
 800f1ee:	7813      	ldrb	r3, [r2, #0]
 800f1f0:	600b      	str	r3, [r1, #0]
 800f1f2:	7812      	ldrb	r2, [r2, #0]
 800f1f4:	1e10      	subs	r0, r2, #0
 800f1f6:	bf18      	it	ne
 800f1f8:	2001      	movne	r0, #1
 800f1fa:	b002      	add	sp, #8
 800f1fc:	4770      	bx	lr
 800f1fe:	4610      	mov	r0, r2
 800f200:	e7fb      	b.n	800f1fa <__ascii_mbtowc+0x16>
 800f202:	f06f 0001 	mvn.w	r0, #1
 800f206:	e7f8      	b.n	800f1fa <__ascii_mbtowc+0x16>

0800f208 <_read_r>:
 800f208:	b538      	push	{r3, r4, r5, lr}
 800f20a:	4604      	mov	r4, r0
 800f20c:	4608      	mov	r0, r1
 800f20e:	4611      	mov	r1, r2
 800f210:	2200      	movs	r2, #0
 800f212:	4d05      	ldr	r5, [pc, #20]	; (800f228 <_read_r+0x20>)
 800f214:	602a      	str	r2, [r5, #0]
 800f216:	461a      	mov	r2, r3
 800f218:	f7f2 fbc6 	bl	80019a8 <_read>
 800f21c:	1c43      	adds	r3, r0, #1
 800f21e:	d102      	bne.n	800f226 <_read_r+0x1e>
 800f220:	682b      	ldr	r3, [r5, #0]
 800f222:	b103      	cbz	r3, 800f226 <_read_r+0x1e>
 800f224:	6023      	str	r3, [r4, #0]
 800f226:	bd38      	pop	{r3, r4, r5, pc}
 800f228:	200012e0 	.word	0x200012e0

0800f22c <__ssprint_r>:
 800f22c:	6893      	ldr	r3, [r2, #8]
 800f22e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f232:	4680      	mov	r8, r0
 800f234:	460c      	mov	r4, r1
 800f236:	4617      	mov	r7, r2
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d061      	beq.n	800f300 <__ssprint_r+0xd4>
 800f23c:	2300      	movs	r3, #0
 800f23e:	469b      	mov	fp, r3
 800f240:	f8d2 a000 	ldr.w	sl, [r2]
 800f244:	9301      	str	r3, [sp, #4]
 800f246:	f1bb 0f00 	cmp.w	fp, #0
 800f24a:	d02b      	beq.n	800f2a4 <__ssprint_r+0x78>
 800f24c:	68a6      	ldr	r6, [r4, #8]
 800f24e:	45b3      	cmp	fp, r6
 800f250:	d342      	bcc.n	800f2d8 <__ssprint_r+0xac>
 800f252:	89a2      	ldrh	r2, [r4, #12]
 800f254:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f258:	d03e      	beq.n	800f2d8 <__ssprint_r+0xac>
 800f25a:	6825      	ldr	r5, [r4, #0]
 800f25c:	6921      	ldr	r1, [r4, #16]
 800f25e:	eba5 0901 	sub.w	r9, r5, r1
 800f262:	6965      	ldr	r5, [r4, #20]
 800f264:	f109 0001 	add.w	r0, r9, #1
 800f268:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f26c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f270:	106d      	asrs	r5, r5, #1
 800f272:	4458      	add	r0, fp
 800f274:	4285      	cmp	r5, r0
 800f276:	bf38      	it	cc
 800f278:	4605      	movcc	r5, r0
 800f27a:	0553      	lsls	r3, r2, #21
 800f27c:	d545      	bpl.n	800f30a <__ssprint_r+0xde>
 800f27e:	4629      	mov	r1, r5
 800f280:	4640      	mov	r0, r8
 800f282:	f7fa f89d 	bl	80093c0 <_malloc_r>
 800f286:	4606      	mov	r6, r0
 800f288:	b9a0      	cbnz	r0, 800f2b4 <__ssprint_r+0x88>
 800f28a:	230c      	movs	r3, #12
 800f28c:	f8c8 3000 	str.w	r3, [r8]
 800f290:	89a3      	ldrh	r3, [r4, #12]
 800f292:	f04f 30ff 	mov.w	r0, #4294967295
 800f296:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f29a:	81a3      	strh	r3, [r4, #12]
 800f29c:	2300      	movs	r3, #0
 800f29e:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800f2a2:	e02f      	b.n	800f304 <__ssprint_r+0xd8>
 800f2a4:	f8da 3000 	ldr.w	r3, [sl]
 800f2a8:	f8da b004 	ldr.w	fp, [sl, #4]
 800f2ac:	9301      	str	r3, [sp, #4]
 800f2ae:	f10a 0a08 	add.w	sl, sl, #8
 800f2b2:	e7c8      	b.n	800f246 <__ssprint_r+0x1a>
 800f2b4:	464a      	mov	r2, r9
 800f2b6:	6921      	ldr	r1, [r4, #16]
 800f2b8:	f7fd f936 	bl	800c528 <memcpy>
 800f2bc:	89a2      	ldrh	r2, [r4, #12]
 800f2be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800f2c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f2c6:	81a2      	strh	r2, [r4, #12]
 800f2c8:	6126      	str	r6, [r4, #16]
 800f2ca:	444e      	add	r6, r9
 800f2cc:	6026      	str	r6, [r4, #0]
 800f2ce:	465e      	mov	r6, fp
 800f2d0:	6165      	str	r5, [r4, #20]
 800f2d2:	eba5 0509 	sub.w	r5, r5, r9
 800f2d6:	60a5      	str	r5, [r4, #8]
 800f2d8:	455e      	cmp	r6, fp
 800f2da:	bf28      	it	cs
 800f2dc:	465e      	movcs	r6, fp
 800f2de:	9901      	ldr	r1, [sp, #4]
 800f2e0:	4632      	mov	r2, r6
 800f2e2:	6820      	ldr	r0, [r4, #0]
 800f2e4:	f7fd f92e 	bl	800c544 <memmove>
 800f2e8:	68a2      	ldr	r2, [r4, #8]
 800f2ea:	1b92      	subs	r2, r2, r6
 800f2ec:	60a2      	str	r2, [r4, #8]
 800f2ee:	6822      	ldr	r2, [r4, #0]
 800f2f0:	4432      	add	r2, r6
 800f2f2:	6022      	str	r2, [r4, #0]
 800f2f4:	68ba      	ldr	r2, [r7, #8]
 800f2f6:	eba2 030b 	sub.w	r3, r2, fp
 800f2fa:	60bb      	str	r3, [r7, #8]
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d1d1      	bne.n	800f2a4 <__ssprint_r+0x78>
 800f300:	2000      	movs	r0, #0
 800f302:	6078      	str	r0, [r7, #4]
 800f304:	b003      	add	sp, #12
 800f306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f30a:	462a      	mov	r2, r5
 800f30c:	4640      	mov	r0, r8
 800f30e:	f7fd fc67 	bl	800cbe0 <_realloc_r>
 800f312:	4606      	mov	r6, r0
 800f314:	2800      	cmp	r0, #0
 800f316:	d1d7      	bne.n	800f2c8 <__ssprint_r+0x9c>
 800f318:	4640      	mov	r0, r8
 800f31a:	6921      	ldr	r1, [r4, #16]
 800f31c:	f7fc fe58 	bl	800bfd0 <_free_r>
 800f320:	e7b3      	b.n	800f28a <__ssprint_r+0x5e>
	...

0800f324 <_wcrtomb_r>:
 800f324:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f326:	4c09      	ldr	r4, [pc, #36]	; (800f34c <_wcrtomb_r+0x28>)
 800f328:	4605      	mov	r5, r0
 800f32a:	461e      	mov	r6, r3
 800f32c:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800f330:	b085      	sub	sp, #20
 800f332:	b909      	cbnz	r1, 800f338 <_wcrtomb_r+0x14>
 800f334:	460a      	mov	r2, r1
 800f336:	a901      	add	r1, sp, #4
 800f338:	47b8      	blx	r7
 800f33a:	1c43      	adds	r3, r0, #1
 800f33c:	bf01      	itttt	eq
 800f33e:	2300      	moveq	r3, #0
 800f340:	6033      	streq	r3, [r6, #0]
 800f342:	238a      	moveq	r3, #138	; 0x8a
 800f344:	602b      	streq	r3, [r5, #0]
 800f346:	b005      	add	sp, #20
 800f348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f34a:	bf00      	nop
 800f34c:	2000086c 	.word	0x2000086c

0800f350 <__ascii_wctomb>:
 800f350:	4603      	mov	r3, r0
 800f352:	4608      	mov	r0, r1
 800f354:	b141      	cbz	r1, 800f368 <__ascii_wctomb+0x18>
 800f356:	2aff      	cmp	r2, #255	; 0xff
 800f358:	d904      	bls.n	800f364 <__ascii_wctomb+0x14>
 800f35a:	228a      	movs	r2, #138	; 0x8a
 800f35c:	f04f 30ff 	mov.w	r0, #4294967295
 800f360:	601a      	str	r2, [r3, #0]
 800f362:	4770      	bx	lr
 800f364:	2001      	movs	r0, #1
 800f366:	700a      	strb	r2, [r1, #0]
 800f368:	4770      	bx	lr

0800f36a <abort>:
 800f36a:	2006      	movs	r0, #6
 800f36c:	b508      	push	{r3, lr}
 800f36e:	f000 f82d 	bl	800f3cc <raise>
 800f372:	2001      	movs	r0, #1
 800f374:	f7f2 fa72 	bl	800185c <_exit>

0800f378 <_raise_r>:
 800f378:	291f      	cmp	r1, #31
 800f37a:	b538      	push	{r3, r4, r5, lr}
 800f37c:	4604      	mov	r4, r0
 800f37e:	460d      	mov	r5, r1
 800f380:	d904      	bls.n	800f38c <_raise_r+0x14>
 800f382:	2316      	movs	r3, #22
 800f384:	6003      	str	r3, [r0, #0]
 800f386:	f04f 30ff 	mov.w	r0, #4294967295
 800f38a:	bd38      	pop	{r3, r4, r5, pc}
 800f38c:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800f390:	b112      	cbz	r2, 800f398 <_raise_r+0x20>
 800f392:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f396:	b94b      	cbnz	r3, 800f3ac <_raise_r+0x34>
 800f398:	4620      	mov	r0, r4
 800f39a:	f000 f831 	bl	800f400 <_getpid_r>
 800f39e:	462a      	mov	r2, r5
 800f3a0:	4601      	mov	r1, r0
 800f3a2:	4620      	mov	r0, r4
 800f3a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f3a8:	f000 b818 	b.w	800f3dc <_kill_r>
 800f3ac:	2b01      	cmp	r3, #1
 800f3ae:	d00a      	beq.n	800f3c6 <_raise_r+0x4e>
 800f3b0:	1c59      	adds	r1, r3, #1
 800f3b2:	d103      	bne.n	800f3bc <_raise_r+0x44>
 800f3b4:	2316      	movs	r3, #22
 800f3b6:	6003      	str	r3, [r0, #0]
 800f3b8:	2001      	movs	r0, #1
 800f3ba:	e7e6      	b.n	800f38a <_raise_r+0x12>
 800f3bc:	2400      	movs	r4, #0
 800f3be:	4628      	mov	r0, r5
 800f3c0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f3c4:	4798      	blx	r3
 800f3c6:	2000      	movs	r0, #0
 800f3c8:	e7df      	b.n	800f38a <_raise_r+0x12>
	...

0800f3cc <raise>:
 800f3cc:	4b02      	ldr	r3, [pc, #8]	; (800f3d8 <raise+0xc>)
 800f3ce:	4601      	mov	r1, r0
 800f3d0:	6818      	ldr	r0, [r3, #0]
 800f3d2:	f7ff bfd1 	b.w	800f378 <_raise_r>
 800f3d6:	bf00      	nop
 800f3d8:	2000002c 	.word	0x2000002c

0800f3dc <_kill_r>:
 800f3dc:	b538      	push	{r3, r4, r5, lr}
 800f3de:	2300      	movs	r3, #0
 800f3e0:	4d06      	ldr	r5, [pc, #24]	; (800f3fc <_kill_r+0x20>)
 800f3e2:	4604      	mov	r4, r0
 800f3e4:	4608      	mov	r0, r1
 800f3e6:	4611      	mov	r1, r2
 800f3e8:	602b      	str	r3, [r5, #0]
 800f3ea:	f7f2 fa59 	bl	80018a0 <_kill>
 800f3ee:	1c43      	adds	r3, r0, #1
 800f3f0:	d102      	bne.n	800f3f8 <_kill_r+0x1c>
 800f3f2:	682b      	ldr	r3, [r5, #0]
 800f3f4:	b103      	cbz	r3, 800f3f8 <_kill_r+0x1c>
 800f3f6:	6023      	str	r3, [r4, #0]
 800f3f8:	bd38      	pop	{r3, r4, r5, pc}
 800f3fa:	bf00      	nop
 800f3fc:	200012e0 	.word	0x200012e0

0800f400 <_getpid_r>:
 800f400:	f7f2 ba47 	b.w	8001892 <_getpid>

0800f404 <findslot>:
 800f404:	4b0a      	ldr	r3, [pc, #40]	; (800f430 <findslot+0x2c>)
 800f406:	b510      	push	{r4, lr}
 800f408:	4604      	mov	r4, r0
 800f40a:	6818      	ldr	r0, [r3, #0]
 800f40c:	b118      	cbz	r0, 800f416 <findslot+0x12>
 800f40e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800f410:	b90b      	cbnz	r3, 800f416 <findslot+0x12>
 800f412:	f7fc fd4d 	bl	800beb0 <__sinit>
 800f416:	2c13      	cmp	r4, #19
 800f418:	d807      	bhi.n	800f42a <findslot+0x26>
 800f41a:	4806      	ldr	r0, [pc, #24]	; (800f434 <findslot+0x30>)
 800f41c:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800f420:	3201      	adds	r2, #1
 800f422:	d002      	beq.n	800f42a <findslot+0x26>
 800f424:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800f428:	bd10      	pop	{r4, pc}
 800f42a:	2000      	movs	r0, #0
 800f42c:	e7fc      	b.n	800f428 <findslot+0x24>
 800f42e:	bf00      	nop
 800f430:	2000002c 	.word	0x2000002c
 800f434:	20000fb8 	.word	0x20000fb8

0800f438 <checkerror>:
 800f438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f43a:	1c43      	adds	r3, r0, #1
 800f43c:	4604      	mov	r4, r0
 800f43e:	d109      	bne.n	800f454 <checkerror+0x1c>
 800f440:	f7f9 ff8c 	bl	800935c <__errno>
 800f444:	2613      	movs	r6, #19
 800f446:	4605      	mov	r5, r0
 800f448:	2700      	movs	r7, #0
 800f44a:	4630      	mov	r0, r6
 800f44c:	4639      	mov	r1, r7
 800f44e:	beab      	bkpt	0x00ab
 800f450:	4606      	mov	r6, r0
 800f452:	602e      	str	r6, [r5, #0]
 800f454:	4620      	mov	r0, r4
 800f456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f458 <_swilseek>:
 800f458:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f45a:	460c      	mov	r4, r1
 800f45c:	4616      	mov	r6, r2
 800f45e:	f7ff ffd1 	bl	800f404 <findslot>
 800f462:	4605      	mov	r5, r0
 800f464:	b940      	cbnz	r0, 800f478 <_swilseek+0x20>
 800f466:	f7f9 ff79 	bl	800935c <__errno>
 800f46a:	2309      	movs	r3, #9
 800f46c:	6003      	str	r3, [r0, #0]
 800f46e:	f04f 34ff 	mov.w	r4, #4294967295
 800f472:	4620      	mov	r0, r4
 800f474:	b003      	add	sp, #12
 800f476:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f478:	2e02      	cmp	r6, #2
 800f47a:	d903      	bls.n	800f484 <_swilseek+0x2c>
 800f47c:	f7f9 ff6e 	bl	800935c <__errno>
 800f480:	2316      	movs	r3, #22
 800f482:	e7f3      	b.n	800f46c <_swilseek+0x14>
 800f484:	2e01      	cmp	r6, #1
 800f486:	d112      	bne.n	800f4ae <_swilseek+0x56>
 800f488:	6843      	ldr	r3, [r0, #4]
 800f48a:	18e4      	adds	r4, r4, r3
 800f48c:	d4f6      	bmi.n	800f47c <_swilseek+0x24>
 800f48e:	682b      	ldr	r3, [r5, #0]
 800f490:	260a      	movs	r6, #10
 800f492:	466f      	mov	r7, sp
 800f494:	e9cd 3400 	strd	r3, r4, [sp]
 800f498:	4630      	mov	r0, r6
 800f49a:	4639      	mov	r1, r7
 800f49c:	beab      	bkpt	0x00ab
 800f49e:	4606      	mov	r6, r0
 800f4a0:	4630      	mov	r0, r6
 800f4a2:	f7ff ffc9 	bl	800f438 <checkerror>
 800f4a6:	2800      	cmp	r0, #0
 800f4a8:	dbe1      	blt.n	800f46e <_swilseek+0x16>
 800f4aa:	606c      	str	r4, [r5, #4]
 800f4ac:	e7e1      	b.n	800f472 <_swilseek+0x1a>
 800f4ae:	2e02      	cmp	r6, #2
 800f4b0:	d1ed      	bne.n	800f48e <_swilseek+0x36>
 800f4b2:	6803      	ldr	r3, [r0, #0]
 800f4b4:	260c      	movs	r6, #12
 800f4b6:	466f      	mov	r7, sp
 800f4b8:	9300      	str	r3, [sp, #0]
 800f4ba:	4630      	mov	r0, r6
 800f4bc:	4639      	mov	r1, r7
 800f4be:	beab      	bkpt	0x00ab
 800f4c0:	4606      	mov	r6, r0
 800f4c2:	4630      	mov	r0, r6
 800f4c4:	f7ff ffb8 	bl	800f438 <checkerror>
 800f4c8:	1c43      	adds	r3, r0, #1
 800f4ca:	d0d0      	beq.n	800f46e <_swilseek+0x16>
 800f4cc:	4404      	add	r4, r0
 800f4ce:	e7de      	b.n	800f48e <_swilseek+0x36>

0800f4d0 <_lseek>:
 800f4d0:	f7ff bfc2 	b.w	800f458 <_swilseek>

0800f4d4 <_swiclose>:
 800f4d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f4d6:	2402      	movs	r4, #2
 800f4d8:	9001      	str	r0, [sp, #4]
 800f4da:	ad01      	add	r5, sp, #4
 800f4dc:	4620      	mov	r0, r4
 800f4de:	4629      	mov	r1, r5
 800f4e0:	beab      	bkpt	0x00ab
 800f4e2:	4604      	mov	r4, r0
 800f4e4:	4620      	mov	r0, r4
 800f4e6:	f7ff ffa7 	bl	800f438 <checkerror>
 800f4ea:	b003      	add	sp, #12
 800f4ec:	bd30      	pop	{r4, r5, pc}
	...

0800f4f0 <_close>:
 800f4f0:	b538      	push	{r3, r4, r5, lr}
 800f4f2:	4605      	mov	r5, r0
 800f4f4:	f7ff ff86 	bl	800f404 <findslot>
 800f4f8:	4604      	mov	r4, r0
 800f4fa:	b930      	cbnz	r0, 800f50a <_close+0x1a>
 800f4fc:	f7f9 ff2e 	bl	800935c <__errno>
 800f500:	2309      	movs	r3, #9
 800f502:	6003      	str	r3, [r0, #0]
 800f504:	f04f 30ff 	mov.w	r0, #4294967295
 800f508:	bd38      	pop	{r3, r4, r5, pc}
 800f50a:	3d01      	subs	r5, #1
 800f50c:	2d01      	cmp	r5, #1
 800f50e:	d809      	bhi.n	800f524 <_close+0x34>
 800f510:	4b09      	ldr	r3, [pc, #36]	; (800f538 <_close+0x48>)
 800f512:	689a      	ldr	r2, [r3, #8]
 800f514:	691b      	ldr	r3, [r3, #16]
 800f516:	429a      	cmp	r2, r3
 800f518:	d104      	bne.n	800f524 <_close+0x34>
 800f51a:	f04f 33ff 	mov.w	r3, #4294967295
 800f51e:	6003      	str	r3, [r0, #0]
 800f520:	2000      	movs	r0, #0
 800f522:	e7f1      	b.n	800f508 <_close+0x18>
 800f524:	6820      	ldr	r0, [r4, #0]
 800f526:	f7ff ffd5 	bl	800f4d4 <_swiclose>
 800f52a:	2800      	cmp	r0, #0
 800f52c:	d1ec      	bne.n	800f508 <_close+0x18>
 800f52e:	f04f 33ff 	mov.w	r3, #4294967295
 800f532:	6023      	str	r3, [r4, #0]
 800f534:	e7e8      	b.n	800f508 <_close+0x18>
 800f536:	bf00      	nop
 800f538:	20000fb8 	.word	0x20000fb8

0800f53c <_isatty>:
 800f53c:	b570      	push	{r4, r5, r6, lr}
 800f53e:	f7ff ff61 	bl	800f404 <findslot>
 800f542:	2509      	movs	r5, #9
 800f544:	4604      	mov	r4, r0
 800f546:	b920      	cbnz	r0, 800f552 <_isatty+0x16>
 800f548:	f7f9 ff08 	bl	800935c <__errno>
 800f54c:	6005      	str	r5, [r0, #0]
 800f54e:	4620      	mov	r0, r4
 800f550:	bd70      	pop	{r4, r5, r6, pc}
 800f552:	4628      	mov	r0, r5
 800f554:	4621      	mov	r1, r4
 800f556:	beab      	bkpt	0x00ab
 800f558:	4604      	mov	r4, r0
 800f55a:	2c01      	cmp	r4, #1
 800f55c:	d0f7      	beq.n	800f54e <_isatty+0x12>
 800f55e:	f7f9 fefd 	bl	800935c <__errno>
 800f562:	2400      	movs	r4, #0
 800f564:	4605      	mov	r5, r0
 800f566:	2613      	movs	r6, #19
 800f568:	4630      	mov	r0, r6
 800f56a:	4621      	mov	r1, r4
 800f56c:	beab      	bkpt	0x00ab
 800f56e:	4606      	mov	r6, r0
 800f570:	602e      	str	r6, [r5, #0]
 800f572:	e7ec      	b.n	800f54e <_isatty+0x12>

0800f574 <_init>:
 800f574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f576:	bf00      	nop
 800f578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f57a:	bc08      	pop	{r3}
 800f57c:	469e      	mov	lr, r3
 800f57e:	4770      	bx	lr

0800f580 <_fini>:
 800f580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f582:	bf00      	nop
 800f584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f586:	bc08      	pop	{r3}
 800f588:	469e      	mov	lr, r3
 800f58a:	4770      	bx	lr
