#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jul  1 18:28:18 2020
# Process ID: 8076
# Current directory: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6260 D:\GitHub\scr1-sdk_orig\fpga\arty\scr1\arty_scr1\arty_scr1.xpr
# Log file: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/vivado.log
# Journal file: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.xpr
open_bd_design {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/testb_ialu.sv
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tesb_ialu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
generate_target Simulation [get_files D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd]
export_ip_user_files -of_objects [get_files D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/sys_pll.bd] -directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files -ipstatic_source_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/modelsim} {questa=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/questa} {riviera=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/riviera} {activehdl=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
reset_run synth_1
reset_run sys_pll_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_simulation
source tesb_ialu.tcl
relaunch_sim
relaunch_sim
run 10 us
run 10 us
run 10 us
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
open_run impl_1
report_utilization -name utilization_1
source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_faddfsub_0_full_dsp_32_ip.tcl
source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fcmp_0_no_dsp_32_ip.tcl
source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_fmul_0_max_dsp_32_ip.tcl
source C:/Users/Oleg/Documents/GitHub/Course-project-SCR1-with-FPU/scr1_arty/arty_scr1/FPU_ap_sitofp_0_no_dsp_32_ip.tcl
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
open_run impl_1
report_utilization -name utilization_1
set_property -dict [list CONFIG.A_Precision_Type {Int32} CONFIG.C_A_Exponent_Width {32} CONFIG.C_A_Fraction_Width {0} CONFIG.Result_Precision_Type {Single} CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {6}] [get_ips FPU_ap_sitofp_0_no_dsp_32]
set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {8}] [get_ips FPU_ap_fmul_0_max_dsp_32]
generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci]
export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] -directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files -ipstatic_source_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/modelsim} {questa=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/questa} {riviera=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/riviera} {activehdl=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_Mult_Usage {No_Usage} CONFIG.C_Latency {12}] [get_ips FPU_ap_faddfsub_0_full_dsp_32]
generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci]
export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] -directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files -ipstatic_source_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/modelsim} {questa=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/questa} {riviera=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/riviera} {activehdl=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
report_utilization -name utilization_1
set_property -dict [list CONFIG.C_Latency {0}] [get_ips FPU_ap_faddfsub_0_full_dsp_32]
generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci]
export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/FPU_ap_faddfsub_0_full_dsp_32.xci] -directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files -ipstatic_source_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/modelsim} {questa=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/questa} {riviera=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/riviera} {activehdl=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_Latency {0}] [get_ips FPU_ap_fmul_0_max_dsp_32]
generate_target all [get_files  d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci]
export_ip_user_files -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/FPU_ap_fmul_0_max_dsp_32.xci] -directory D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files -ipstatic_source_dir D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/modelsim} {questa=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/questa} {riviera=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/riviera} {activehdl=D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/arty_scr1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_design
relaunch_sim
relaunch_sim
run 10 us
relaunch_sim
save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg
set_property xsim.view D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg
source tesb_ialu.tcl
open_run impl_1
report_utilization -name utilization_1
close_design
run 10 us
relaunch_sim
relaunch_sim
save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
relaunch_sim
relaunch_sim
open_run impl_1
report_utilization -name utilization_1
close_design
save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
restart
run all
relaunch_sim
save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
relaunch_sim
current_wave_config {tesb_ialu_behav.wcfg}
add_wave {{/tesb_ialu/scr1_pipe_ialu/agg_result_rd_i_ap_vld}} 
relaunch_sim
save_wave_config {D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/arty_scr1/tesb_ialu_behav.wcfg}
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
relaunch_sim
open_run impl_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
close_design
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
close_design
