// Seed: 2208472392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd12,
    parameter id_14 = 32'd86,
    parameter id_17 = 32'd0,
    parameter id_18 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    _id_17,
    _id_18
);
  inout wire _id_18;
  inout wire _id_17;
  output wire id_16;
  inout wire id_15;
  input wire _id_14;
  inout wire id_13;
  input wire _id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_15,
      id_9
  );
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_11 = id_9;
  wire [id_18 : id_14  ===  id_12] id_19;
  if (1) assign id_19 = id_14;
  else wire id_20;
  logic [7:0][id_17 : -1] id_21;
  ;
endmodule
