INFO: [VRFC 10-163] Analyzing VHDL file "C:/VHDL/TESINA/esercizio_4/esercizio_4.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VHDL/TESINA/esercizio_4/esercizio_4.srcs/sim_1/new/shift_register_structural_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register_structural_tb'
