(module "NLU1GT04AMUTCG" (layer F.Cu) (tedit 620D3666)
  (descr "NLU1GT04AMUTCG, UDFN-6 Inverters ROHS")
  (tags "UDFN-6 Inverters ROHS, Logic ICs, Inverters")
  (fp_text reference REF** (at 0 -2.950013) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value NLU1GT04AMUTCG (at 0 2.950013) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_arc (start 0.997892 0.999492) (end 0.899162 1.000762) (angle 1.473955) (layer F.SilkS) (width 0.254001))
  (fp_circle (center 0.500127 0.724917) (end 0.530124 0.724917) (layer F.SilkS) (width 0.059995))
  (fp_circle (center 0.635128 0.507899) (end 0.762129 0.507899) (layer F.Fab) (width 0.254001))
  (fp_line (start 0.5 0.950013) (end -0.5 0.950013) (layer F.SilkS) (width 0.2))
  (fp_line (start 0.5 -0.950013) (end -0.5 -0.950013) (layer F.SilkS) (width 0.2))
  (pad 1 smd rect (at 0.465151 0.5 90) (size 0.250013 0.7) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0.465151 0.000127 90) (size 0.250013 0.7) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.465151 -0.5 90) (size 0.250013 0.7) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at -0.464999 0.5 270) (size 0.250013 0.7) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -0.464999 0.000127 270) (size 0.250013 0.7) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at -0.464999 -0.5 270) (size 0.250013 0.7) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.950013) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/NLU1GT04AMUTCG.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)