
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+53 (git sha1 8216b23fb, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: protocol.sv
Parsing SystemVerilog input from `protocol.sv' to AST representation.
Storing AST representation for module `$abstract\Init'.
Storing AST representation for module `$abstract\send_AcquireBlock_toB'.
Storing AST representation for module `$abstract\send_AcquireBlock_toB_1'.
Storing AST representation for module `$abstract\send_AcquireBlock_toB_2'.
Storing AST representation for module `$abstract\send_AcquireBlock_toB_3'.
Storing AST representation for module `$abstract\send_AcquirePerm_toT'.
Storing AST representation for module `$abstract\send_AcquirePerm_toT_1'.
Storing AST representation for module `$abstract\send_AcquirePerm_toT_2'.
Storing AST representation for module `$abstract\send_AcquirePerm_toT_3'.
Storing AST representation for module `$abstract\send_AcquireBlock_toT'.
Storing AST representation for module `$abstract\send_AcquireBlock_toT_1'.
Storing AST representation for module `$abstract\send_AcquireBlock_toT_2'.
Storing AST representation for module `$abstract\send_AcquireBlock_toT_3'.
Storing AST representation for module `$abstract\send_Release_BtoN'.
Storing AST representation for module `$abstract\send_Release_BtoN_1'.
Storing AST representation for module `$abstract\send_Release_BtoN_2'.
Storing AST representation for module `$abstract\send_Release_BtoN_3'.
Storing AST representation for module `$abstract\send_Release_TtoN_1'.
Storing AST representation for module `$abstract\send_Release_TtoN_1_1'.
Storing AST representation for module `$abstract\send_Release_TtoN_1_2'.
Storing AST representation for module `$abstract\send_Release_TtoN_1_3'.
Storing AST representation for module `$abstract\respond_Grant_toT'.
Storing AST representation for module `$abstract\respond_Grant_toT_1'.
Storing AST representation for module `$abstract\respond_Grant_toT_2'.
Storing AST representation for module `$abstract\respond_Grant_toT_3'.
Storing AST representation for module `$abstract\respond_GrantData_toB'.
Storing AST representation for module `$abstract\respond_GrantData_toB_1'.
Storing AST representation for module `$abstract\respond_GrantData_toB_2'.
Storing AST representation for module `$abstract\respond_GrantData_toB_3'.
Storing AST representation for module `$abstract\respond_GrantData_toT'.
Storing AST representation for module `$abstract\respond_GrantData_toT_1'.
Storing AST representation for module `$abstract\respond_GrantData_toT_2'.
Storing AST representation for module `$abstract\respond_GrantData_toT_3'.
Storing AST representation for module `$abstract\respond_Probe_NtoN'.
Storing AST representation for module `$abstract\respond_Probe_NtoN_1'.
Storing AST representation for module `$abstract\respond_Probe_NtoN_2'.
Storing AST representation for module `$abstract\respond_Probe_NtoN_3'.
Storing AST representation for module `$abstract\respond_ProbePerm_BtoN'.
Storing AST representation for module `$abstract\respond_ProbePerm_BtoN_1'.
Storing AST representation for module `$abstract\respond_ProbePerm_BtoN_2'.
Storing AST representation for module `$abstract\respond_ProbePerm_BtoN_3'.
Storing AST representation for module `$abstract\respond_ProbeBlock_TtoN_1'.
Storing AST representation for module `$abstract\respond_ProbeBlock_TtoN_1_1'.
Storing AST representation for module `$abstract\respond_ProbeBlock_TtoN_1_2'.
Storing AST representation for module `$abstract\respond_ProbeBlock_TtoN_1_3'.
Storing AST representation for module `$abstract\respond_ProbeBlock_TtoN_2'.
Storing AST representation for module `$abstract\respond_ProbeBlock_TtoN_2_1'.
Storing AST representation for module `$abstract\respond_ProbeBlock_TtoN_2_2'.
Storing AST representation for module `$abstract\respond_ProbeBlock_TtoN_2_3'.
Storing AST representation for module `$abstract\respond_ProbeBlock_toB_1'.
Storing AST representation for module `$abstract\respond_ProbeBlock_toB_1_1'.
Storing AST representation for module `$abstract\respond_ProbeBlock_toB_1_2'.
Storing AST representation for module `$abstract\respond_ProbeBlock_toB_1_3'.
Storing AST representation for module `$abstract\respond_ProbeBlock_toB_2'.
Storing AST representation for module `$abstract\respond_ProbeBlock_toB_2_1'.
Storing AST representation for module `$abstract\respond_ProbeBlock_toB_2_2'.
Storing AST representation for module `$abstract\respond_ProbeBlock_toB_2_3'.
Storing AST representation for module `$abstract\receive_ReleaseAck'.
Storing AST representation for module `$abstract\receive_ReleaseAck_1'.
Storing AST representation for module `$abstract\receive_ReleaseAck_2'.
Storing AST representation for module `$abstract\receive_ReleaseAck_3'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_1'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_1_1'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_1_2'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_1_3'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_2'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_2_1'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_2_2'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_2_3'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_3'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_3_1'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_3_2'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_3_3'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_6'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_6_1'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_6_2'.
Storing AST representation for module `$abstract\Ln_receive_AcquirePerm_6_3'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_2'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_2_1'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_2_2'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_2_3'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_3'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_3_1'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_3_2'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_3_3'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_6'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_6_1'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_6_2'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_6_3'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_7'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_7_1'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_7_2'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_7_3'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_8'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_8_1'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_8_2'.
Storing AST representation for module `$abstract\Ln_receive_AcquireBlock_8_3'.
Storing AST representation for module `$abstract\Ln_receive_ProbeAck_1'.
Storing AST representation for module `$abstract\Ln_receive_ProbeAck_1_2'.
Storing AST representation for module `$abstract\Ln_receive_ProbeAck_2'.
Storing AST representation for module `$abstract\Ln_receive_ProbeAck_2_2'.
Storing AST representation for module `$abstract\Ln_receive_ProbeAck_3'.
Storing AST representation for module `$abstract\Ln_receive_ProbeAck_3_2'.
Storing AST representation for module `$abstract\Ln_receive_ProbeAckData_1'.
Storing AST representation for module `$abstract\Ln_receive_ProbeAckData_1_2'.
Storing AST representation for module `$abstract\Ln_receive_ProbeAckData_2'.
Storing AST representation for module `$abstract\Ln_receive_ProbeAckData_2_2'.
Storing AST representation for module `$abstract\Ln_receive_Release_1'.
Storing AST representation for module `$abstract\Ln_receive_Release_1_2'.
Storing AST representation for module `$abstract\Ln_receive_Release_2'.
Storing AST representation for module `$abstract\Ln_receive_Release_2_2'.
Storing AST representation for module `$abstract\Ln_receive_GrantAck'.
Storing AST representation for module `$abstract\Ln_receive_GrantAck_2'.
Storing AST representation for module `$abstract\Ln_send_Release_4'.
Storing AST representation for module `$abstract\Ln_send_Release_4_1'.
Storing AST representation for module `$abstract\Ln_send_Release_5'.
Storing AST representation for module `$abstract\Ln_send_Release_5_1'.
Storing AST representation for module `$abstract\L3_send_release_2'.
Storing AST representation for module `$abstract\L3_receive_AcquirePerm'.
Storing AST representation for module `$abstract\L3_receive_AcquirePerm_1'.
Storing AST representation for module `$abstract\L3_receive_AcquireBlock'.
Storing AST representation for module `$abstract\L3_receive_AcquireBlock_1'.
Storing AST representation for module `$abstract\system'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\system'.
Generating RTLIL representation for module `\system'.

2.2.1. Analyzing design hierarchy..
Top module:  \system

2.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\L3_receive_AcquireBlock_1'.
Generating RTLIL representation for module `\L3_receive_AcquireBlock_1'.

2.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\L3_receive_AcquireBlock'.
Generating RTLIL representation for module `\L3_receive_AcquireBlock'.

2.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\L3_receive_AcquirePerm_1'.
Generating RTLIL representation for module `\L3_receive_AcquirePerm_1'.

2.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\L3_receive_AcquirePerm'.
Generating RTLIL representation for module `\L3_receive_AcquirePerm'.

2.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\L3_send_release_2'.
Generating RTLIL representation for module `\L3_send_release_2'.

2.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_send_Release_5_1'.
Generating RTLIL representation for module `\Ln_send_Release_5_1'.

2.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_send_Release_5'.
Generating RTLIL representation for module `\Ln_send_Release_5'.

2.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_send_Release_4_1'.
Generating RTLIL representation for module `\Ln_send_Release_4_1'.

2.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_send_Release_4'.
Generating RTLIL representation for module `\Ln_send_Release_4'.

2.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_GrantAck_2'.
Generating RTLIL representation for module `\Ln_receive_GrantAck_2'.

2.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_GrantAck'.
Generating RTLIL representation for module `\Ln_receive_GrantAck'.

2.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_Release_2_2'.
Generating RTLIL representation for module `\Ln_receive_Release_2_2'.

2.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_Release_2'.
Generating RTLIL representation for module `\Ln_receive_Release_2'.

2.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_Release_1_2'.
Generating RTLIL representation for module `\Ln_receive_Release_1_2'.

2.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_Release_1'.
Generating RTLIL representation for module `\Ln_receive_Release_1'.

2.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_ProbeAckData_2_2'.
Generating RTLIL representation for module `\Ln_receive_ProbeAckData_2_2'.

2.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_ProbeAckData_2'.
Generating RTLIL representation for module `\Ln_receive_ProbeAckData_2'.

2.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_ProbeAckData_1_2'.
Generating RTLIL representation for module `\Ln_receive_ProbeAckData_1_2'.

2.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_ProbeAckData_1'.
Generating RTLIL representation for module `\Ln_receive_ProbeAckData_1'.

2.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_ProbeAck_3_2'.
Generating RTLIL representation for module `\Ln_receive_ProbeAck_3_2'.

2.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_ProbeAck_3'.
Generating RTLIL representation for module `\Ln_receive_ProbeAck_3'.

2.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_ProbeAck_2_2'.
Generating RTLIL representation for module `\Ln_receive_ProbeAck_2_2'.

2.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_ProbeAck_2'.
Generating RTLIL representation for module `\Ln_receive_ProbeAck_2'.

2.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_ProbeAck_1_2'.
Generating RTLIL representation for module `\Ln_receive_ProbeAck_1_2'.

2.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_ProbeAck_1'.
Generating RTLIL representation for module `\Ln_receive_ProbeAck_1'.

2.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_8_3'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_8_3'.

2.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_8_2'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_8_2'.

2.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_8_1'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_8_1'.

2.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_8'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_8'.

2.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_7_3'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_7_3'.

2.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_7_2'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_7_2'.

2.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_7_1'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_7_1'.

2.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_7'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_7'.

2.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_6_3'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_6_3'.

2.2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_6_2'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_6_2'.

2.2.37. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_6_1'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_6_1'.

2.2.38. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_6'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_6'.

2.2.39. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_3_3'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_3_3'.

2.2.40. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_3_2'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_3_2'.

2.2.41. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_3_1'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_3_1'.

2.2.42. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_3'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_3'.

2.2.43. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_2_3'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_2_3'.

2.2.44. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_2_2'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_2_2'.

2.2.45. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_2_1'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_2_1'.

2.2.46. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquireBlock_2'.
Generating RTLIL representation for module `\Ln_receive_AcquireBlock_2'.

2.2.47. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_6_3'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_6_3'.

2.2.48. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_6_2'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_6_2'.

2.2.49. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_6_1'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_6_1'.

2.2.50. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_6'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_6'.

2.2.51. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_3_3'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_3_3'.

2.2.52. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_3_2'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_3_2'.

2.2.53. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_3_1'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_3_1'.

2.2.54. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_3'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_3'.

2.2.55. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_2_3'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_2_3'.

2.2.56. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_2_2'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_2_2'.

2.2.57. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_2_1'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_2_1'.

2.2.58. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_2'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_2'.

2.2.59. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_1_3'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_1_3'.

2.2.60. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_1_2'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_1_2'.

2.2.61. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_1_1'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_1_1'.

2.2.62. Executing AST frontend in derive mode using pre-parsed AST for module `\Ln_receive_AcquirePerm_1'.
Generating RTLIL representation for module `\Ln_receive_AcquirePerm_1'.

2.2.63. Executing AST frontend in derive mode using pre-parsed AST for module `\receive_ReleaseAck_3'.
Generating RTLIL representation for module `\receive_ReleaseAck_3'.

2.2.64. Executing AST frontend in derive mode using pre-parsed AST for module `\receive_ReleaseAck_2'.
Generating RTLIL representation for module `\receive_ReleaseAck_2'.

2.2.65. Executing AST frontend in derive mode using pre-parsed AST for module `\receive_ReleaseAck_1'.
Generating RTLIL representation for module `\receive_ReleaseAck_1'.

2.2.66. Executing AST frontend in derive mode using pre-parsed AST for module `\receive_ReleaseAck'.
Generating RTLIL representation for module `\receive_ReleaseAck'.

2.2.67. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_toB_2_3'.
Generating RTLIL representation for module `\respond_ProbeBlock_toB_2_3'.

2.2.68. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_toB_2_2'.
Generating RTLIL representation for module `\respond_ProbeBlock_toB_2_2'.

2.2.69. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_toB_2_1'.
Generating RTLIL representation for module `\respond_ProbeBlock_toB_2_1'.

2.2.70. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_toB_2'.
Generating RTLIL representation for module `\respond_ProbeBlock_toB_2'.

2.2.71. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_toB_1_3'.
Generating RTLIL representation for module `\respond_ProbeBlock_toB_1_3'.

2.2.72. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_toB_1_2'.
Generating RTLIL representation for module `\respond_ProbeBlock_toB_1_2'.

2.2.73. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_toB_1_1'.
Generating RTLIL representation for module `\respond_ProbeBlock_toB_1_1'.

2.2.74. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_toB_1'.
Generating RTLIL representation for module `\respond_ProbeBlock_toB_1'.

2.2.75. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_TtoN_2_3'.
Generating RTLIL representation for module `\respond_ProbeBlock_TtoN_2_3'.

2.2.76. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_TtoN_2_2'.
Generating RTLIL representation for module `\respond_ProbeBlock_TtoN_2_2'.

2.2.77. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_TtoN_2_1'.
Generating RTLIL representation for module `\respond_ProbeBlock_TtoN_2_1'.

2.2.78. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_TtoN_2'.
Generating RTLIL representation for module `\respond_ProbeBlock_TtoN_2'.

2.2.79. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_TtoN_1_3'.
Generating RTLIL representation for module `\respond_ProbeBlock_TtoN_1_3'.

2.2.80. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_TtoN_1_2'.
Generating RTLIL representation for module `\respond_ProbeBlock_TtoN_1_2'.

2.2.81. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_TtoN_1_1'.
Generating RTLIL representation for module `\respond_ProbeBlock_TtoN_1_1'.

2.2.82. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbeBlock_TtoN_1'.
Generating RTLIL representation for module `\respond_ProbeBlock_TtoN_1'.

2.2.83. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbePerm_BtoN_3'.
Generating RTLIL representation for module `\respond_ProbePerm_BtoN_3'.

2.2.84. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbePerm_BtoN_2'.
Generating RTLIL representation for module `\respond_ProbePerm_BtoN_2'.

2.2.85. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbePerm_BtoN_1'.
Generating RTLIL representation for module `\respond_ProbePerm_BtoN_1'.

2.2.86. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_ProbePerm_BtoN'.
Generating RTLIL representation for module `\respond_ProbePerm_BtoN'.

2.2.87. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_Probe_NtoN_3'.
Generating RTLIL representation for module `\respond_Probe_NtoN_3'.

2.2.88. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_Probe_NtoN_2'.
Generating RTLIL representation for module `\respond_Probe_NtoN_2'.

2.2.89. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_Probe_NtoN_1'.
Generating RTLIL representation for module `\respond_Probe_NtoN_1'.

2.2.90. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_Probe_NtoN'.
Generating RTLIL representation for module `\respond_Probe_NtoN'.

2.2.91. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_GrantData_toT_3'.
Generating RTLIL representation for module `\respond_GrantData_toT_3'.

2.2.92. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_GrantData_toT_2'.
Generating RTLIL representation for module `\respond_GrantData_toT_2'.

2.2.93. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_GrantData_toT_1'.
Generating RTLIL representation for module `\respond_GrantData_toT_1'.

2.2.94. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_GrantData_toT'.
Generating RTLIL representation for module `\respond_GrantData_toT'.

2.2.95. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_GrantData_toB_3'.
Generating RTLIL representation for module `\respond_GrantData_toB_3'.

2.2.96. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_GrantData_toB_2'.
Generating RTLIL representation for module `\respond_GrantData_toB_2'.

2.2.97. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_GrantData_toB_1'.
Generating RTLIL representation for module `\respond_GrantData_toB_1'.

2.2.98. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_GrantData_toB'.
Generating RTLIL representation for module `\respond_GrantData_toB'.

2.2.99. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_Grant_toT_3'.
Generating RTLIL representation for module `\respond_Grant_toT_3'.

2.2.100. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_Grant_toT_2'.
Generating RTLIL representation for module `\respond_Grant_toT_2'.

2.2.101. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_Grant_toT_1'.
Generating RTLIL representation for module `\respond_Grant_toT_1'.

2.2.102. Executing AST frontend in derive mode using pre-parsed AST for module `\respond_Grant_toT'.
Generating RTLIL representation for module `\respond_Grant_toT'.

2.2.103. Executing AST frontend in derive mode using pre-parsed AST for module `\send_Release_TtoN_1_3'.
Generating RTLIL representation for module `\send_Release_TtoN_1_3'.

2.2.104. Executing AST frontend in derive mode using pre-parsed AST for module `\send_Release_TtoN_1_2'.
Generating RTLIL representation for module `\send_Release_TtoN_1_2'.

2.2.105. Executing AST frontend in derive mode using pre-parsed AST for module `\send_Release_TtoN_1_1'.
Generating RTLIL representation for module `\send_Release_TtoN_1_1'.

2.2.106. Executing AST frontend in derive mode using pre-parsed AST for module `\send_Release_TtoN_1'.
Generating RTLIL representation for module `\send_Release_TtoN_1'.

2.2.107. Executing AST frontend in derive mode using pre-parsed AST for module `\send_Release_BtoN_3'.
Generating RTLIL representation for module `\send_Release_BtoN_3'.

2.2.108. Executing AST frontend in derive mode using pre-parsed AST for module `\send_Release_BtoN_2'.
Generating RTLIL representation for module `\send_Release_BtoN_2'.

2.2.109. Executing AST frontend in derive mode using pre-parsed AST for module `\send_Release_BtoN_1'.
Generating RTLIL representation for module `\send_Release_BtoN_1'.

2.2.110. Executing AST frontend in derive mode using pre-parsed AST for module `\send_Release_BtoN'.
Generating RTLIL representation for module `\send_Release_BtoN'.

2.2.111. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquireBlock_toT_3'.
Generating RTLIL representation for module `\send_AcquireBlock_toT_3'.

2.2.112. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquireBlock_toT_2'.
Generating RTLIL representation for module `\send_AcquireBlock_toT_2'.

2.2.113. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquireBlock_toT_1'.
Generating RTLIL representation for module `\send_AcquireBlock_toT_1'.

2.2.114. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquireBlock_toT'.
Generating RTLIL representation for module `\send_AcquireBlock_toT'.

2.2.115. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquirePerm_toT_3'.
Generating RTLIL representation for module `\send_AcquirePerm_toT_3'.

2.2.116. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquirePerm_toT_2'.
Generating RTLIL representation for module `\send_AcquirePerm_toT_2'.

2.2.117. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquirePerm_toT_1'.
Generating RTLIL representation for module `\send_AcquirePerm_toT_1'.

2.2.118. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquirePerm_toT'.
Generating RTLIL representation for module `\send_AcquirePerm_toT'.

2.2.119. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquireBlock_toB_3'.
Generating RTLIL representation for module `\send_AcquireBlock_toB_3'.

2.2.120. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquireBlock_toB_2'.
Generating RTLIL representation for module `\send_AcquireBlock_toB_2'.

2.2.121. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquireBlock_toB_1'.
Generating RTLIL representation for module `\send_AcquireBlock_toB_1'.

2.2.122. Executing AST frontend in derive mode using pre-parsed AST for module `\send_AcquireBlock_toB'.
Generating RTLIL representation for module `\send_AcquireBlock_toB'.

2.2.123. Executing AST frontend in derive mode using pre-parsed AST for module `\Init'.
Generating RTLIL representation for module `\Init'.

2.2.124. Analyzing design hierarchy..
Top module:  \system
Used module:     \L3_receive_AcquireBlock_1
Used module:     \L3_receive_AcquireBlock
Used module:     \L3_receive_AcquirePerm_1
Used module:     \L3_receive_AcquirePerm
Used module:     \L3_send_release_2
Used module:     \Ln_send_Release_5_1
Used module:     \Ln_send_Release_5
Used module:     \Ln_send_Release_4_1
Used module:     \Ln_send_Release_4
Used module:     \Ln_receive_GrantAck_2
Used module:     \Ln_receive_GrantAck
Used module:     \Ln_receive_Release_2_2
Used module:     \Ln_receive_Release_2
Used module:     \Ln_receive_Release_1_2
Used module:     \Ln_receive_Release_1
Used module:     \Ln_receive_ProbeAckData_2_2
Used module:     \Ln_receive_ProbeAckData_2
Used module:     \Ln_receive_ProbeAckData_1_2
Used module:     \Ln_receive_ProbeAckData_1
Used module:     \Ln_receive_ProbeAck_3_2
Used module:     \Ln_receive_ProbeAck_3
Used module:     \Ln_receive_ProbeAck_2_2
Used module:     \Ln_receive_ProbeAck_2
Used module:     \Ln_receive_ProbeAck_1_2
Used module:     \Ln_receive_ProbeAck_1
Used module:     \Ln_receive_AcquireBlock_8_3
Used module:     \Ln_receive_AcquireBlock_8_2
Used module:     \Ln_receive_AcquireBlock_8_1
Used module:     \Ln_receive_AcquireBlock_8
Used module:     \Ln_receive_AcquireBlock_7_3
Used module:     \Ln_receive_AcquireBlock_7_2
Used module:     \Ln_receive_AcquireBlock_7_1
Used module:     \Ln_receive_AcquireBlock_7
Used module:     \Ln_receive_AcquireBlock_6_3
Used module:     \Ln_receive_AcquireBlock_6_2
Used module:     \Ln_receive_AcquireBlock_6_1
Used module:     \Ln_receive_AcquireBlock_6
Used module:     \Ln_receive_AcquireBlock_3_3
Used module:     \Ln_receive_AcquireBlock_3_2
Used module:     \Ln_receive_AcquireBlock_3_1
Used module:     \Ln_receive_AcquireBlock_3
Used module:     \Ln_receive_AcquireBlock_2_3
Used module:     \Ln_receive_AcquireBlock_2_2
Used module:     \Ln_receive_AcquireBlock_2_1
Used module:     \Ln_receive_AcquireBlock_2
Used module:     \Ln_receive_AcquirePerm_6_3
Used module:     \Ln_receive_AcquirePerm_6_2
Used module:     \Ln_receive_AcquirePerm_6_1
Used module:     \Ln_receive_AcquirePerm_6
Used module:     \Ln_receive_AcquirePerm_3_3
Used module:     \Ln_receive_AcquirePerm_3_2
Used module:     \Ln_receive_AcquirePerm_3_1
Used module:     \Ln_receive_AcquirePerm_3
Used module:     \Ln_receive_AcquirePerm_2_3
Used module:     \Ln_receive_AcquirePerm_2_2
Used module:     \Ln_receive_AcquirePerm_2_1
Used module:     \Ln_receive_AcquirePerm_2
Used module:     \Ln_receive_AcquirePerm_1_3
Used module:     \Ln_receive_AcquirePerm_1_2
Used module:     \Ln_receive_AcquirePerm_1_1
Used module:     \Ln_receive_AcquirePerm_1
Used module:     \receive_ReleaseAck_3
Used module:     \receive_ReleaseAck_2
Used module:     \receive_ReleaseAck_1
Used module:     \receive_ReleaseAck
Used module:     \respond_ProbeBlock_toB_2_3
Used module:     \respond_ProbeBlock_toB_2_2
Used module:     \respond_ProbeBlock_toB_2_1
Used module:     \respond_ProbeBlock_toB_2
Used module:     \respond_ProbeBlock_toB_1_3
Used module:     \respond_ProbeBlock_toB_1_2
Used module:     \respond_ProbeBlock_toB_1_1
Used module:     \respond_ProbeBlock_toB_1
Used module:     \respond_ProbeBlock_TtoN_2_3
Used module:     \respond_ProbeBlock_TtoN_2_2
Used module:     \respond_ProbeBlock_TtoN_2_1
Used module:     \respond_ProbeBlock_TtoN_2
Used module:     \respond_ProbeBlock_TtoN_1_3
Used module:     \respond_ProbeBlock_TtoN_1_2
Used module:     \respond_ProbeBlock_TtoN_1_1
Used module:     \respond_ProbeBlock_TtoN_1
Used module:     \respond_ProbePerm_BtoN_3
Used module:     \respond_ProbePerm_BtoN_2
Used module:     \respond_ProbePerm_BtoN_1
Used module:     \respond_ProbePerm_BtoN
Used module:     \respond_Probe_NtoN_3
Used module:     \respond_Probe_NtoN_2
Used module:     \respond_Probe_NtoN_1
Used module:     \respond_Probe_NtoN
Used module:     \respond_GrantData_toT_3
Used module:     \respond_GrantData_toT_2
Used module:     \respond_GrantData_toT_1
Used module:     \respond_GrantData_toT
Used module:     \respond_GrantData_toB_3
Used module:     \respond_GrantData_toB_2
Used module:     \respond_GrantData_toB_1
Used module:     \respond_GrantData_toB
Used module:     \respond_Grant_toT_3
Used module:     \respond_Grant_toT_2
Used module:     \respond_Grant_toT_1
Used module:     \respond_Grant_toT
Used module:     \send_Release_TtoN_1_3
Used module:     \send_Release_TtoN_1_2
Used module:     \send_Release_TtoN_1_1
Used module:     \send_Release_TtoN_1
Used module:     \send_Release_BtoN_3
Used module:     \send_Release_BtoN_2
Used module:     \send_Release_BtoN_1
Used module:     \send_Release_BtoN
Used module:     \send_AcquireBlock_toT_3
Used module:     \send_AcquireBlock_toT_2
Used module:     \send_AcquireBlock_toT_1
Used module:     \send_AcquireBlock_toT
Used module:     \send_AcquirePerm_toT_3
Used module:     \send_AcquirePerm_toT_2
Used module:     \send_AcquirePerm_toT_1
Used module:     \send_AcquirePerm_toT
Used module:     \send_AcquireBlock_toB_3
Used module:     \send_AcquireBlock_toB_2
Used module:     \send_AcquireBlock_toB_1
Used module:     \send_AcquireBlock_toB
Used module:     \Init

2.2.125. Analyzing design hierarchy..
Top module:  \system
Used module:     \L3_receive_AcquireBlock_1
Used module:     \L3_receive_AcquireBlock
Used module:     \L3_receive_AcquirePerm_1
Used module:     \L3_receive_AcquirePerm
Used module:     \L3_send_release_2
Used module:     \Ln_send_Release_5_1
Used module:     \Ln_send_Release_5
Used module:     \Ln_send_Release_4_1
Used module:     \Ln_send_Release_4
Used module:     \Ln_receive_GrantAck_2
Used module:     \Ln_receive_GrantAck
Used module:     \Ln_receive_Release_2_2
Used module:     \Ln_receive_Release_2
Used module:     \Ln_receive_Release_1_2
Used module:     \Ln_receive_Release_1
Used module:     \Ln_receive_ProbeAckData_2_2
Used module:     \Ln_receive_ProbeAckData_2
Used module:     \Ln_receive_ProbeAckData_1_2
Used module:     \Ln_receive_ProbeAckData_1
Used module:     \Ln_receive_ProbeAck_3_2
Used module:     \Ln_receive_ProbeAck_3
Used module:     \Ln_receive_ProbeAck_2_2
Used module:     \Ln_receive_ProbeAck_2
Used module:     \Ln_receive_ProbeAck_1_2
Used module:     \Ln_receive_ProbeAck_1
Used module:     \Ln_receive_AcquireBlock_8_3
Used module:     \Ln_receive_AcquireBlock_8_2
Used module:     \Ln_receive_AcquireBlock_8_1
Used module:     \Ln_receive_AcquireBlock_8
Used module:     \Ln_receive_AcquireBlock_7_3
Used module:     \Ln_receive_AcquireBlock_7_2
Used module:     \Ln_receive_AcquireBlock_7_1
Used module:     \Ln_receive_AcquireBlock_7
Used module:     \Ln_receive_AcquireBlock_6_3
Used module:     \Ln_receive_AcquireBlock_6_2
Used module:     \Ln_receive_AcquireBlock_6_1
Used module:     \Ln_receive_AcquireBlock_6
Used module:     \Ln_receive_AcquireBlock_3_3
Used module:     \Ln_receive_AcquireBlock_3_2
Used module:     \Ln_receive_AcquireBlock_3_1
Used module:     \Ln_receive_AcquireBlock_3
Used module:     \Ln_receive_AcquireBlock_2_3
Used module:     \Ln_receive_AcquireBlock_2_2
Used module:     \Ln_receive_AcquireBlock_2_1
Used module:     \Ln_receive_AcquireBlock_2
Used module:     \Ln_receive_AcquirePerm_6_3
Used module:     \Ln_receive_AcquirePerm_6_2
Used module:     \Ln_receive_AcquirePerm_6_1
Used module:     \Ln_receive_AcquirePerm_6
Used module:     \Ln_receive_AcquirePerm_3_3
Used module:     \Ln_receive_AcquirePerm_3_2
Used module:     \Ln_receive_AcquirePerm_3_1
Used module:     \Ln_receive_AcquirePerm_3
Used module:     \Ln_receive_AcquirePerm_2_3
Used module:     \Ln_receive_AcquirePerm_2_2
Used module:     \Ln_receive_AcquirePerm_2_1
Used module:     \Ln_receive_AcquirePerm_2
Used module:     \Ln_receive_AcquirePerm_1_3
Used module:     \Ln_receive_AcquirePerm_1_2
Used module:     \Ln_receive_AcquirePerm_1_1
Used module:     \Ln_receive_AcquirePerm_1
Used module:     \receive_ReleaseAck_3
Used module:     \receive_ReleaseAck_2
Used module:     \receive_ReleaseAck_1
Used module:     \receive_ReleaseAck
Used module:     \respond_ProbeBlock_toB_2_3
Used module:     \respond_ProbeBlock_toB_2_2
Used module:     \respond_ProbeBlock_toB_2_1
Used module:     \respond_ProbeBlock_toB_2
Used module:     \respond_ProbeBlock_toB_1_3
Used module:     \respond_ProbeBlock_toB_1_2
Used module:     \respond_ProbeBlock_toB_1_1
Used module:     \respond_ProbeBlock_toB_1
Used module:     \respond_ProbeBlock_TtoN_2_3
Used module:     \respond_ProbeBlock_TtoN_2_2
Used module:     \respond_ProbeBlock_TtoN_2_1
Used module:     \respond_ProbeBlock_TtoN_2
Used module:     \respond_ProbeBlock_TtoN_1_3
Used module:     \respond_ProbeBlock_TtoN_1_2
Used module:     \respond_ProbeBlock_TtoN_1_1
Used module:     \respond_ProbeBlock_TtoN_1
Used module:     \respond_ProbePerm_BtoN_3
Used module:     \respond_ProbePerm_BtoN_2
Used module:     \respond_ProbePerm_BtoN_1
Used module:     \respond_ProbePerm_BtoN
Used module:     \respond_Probe_NtoN_3
Used module:     \respond_Probe_NtoN_2
Used module:     \respond_Probe_NtoN_1
Used module:     \respond_Probe_NtoN
Used module:     \respond_GrantData_toT_3
Used module:     \respond_GrantData_toT_2
Used module:     \respond_GrantData_toT_1
Used module:     \respond_GrantData_toT
Used module:     \respond_GrantData_toB_3
Used module:     \respond_GrantData_toB_2
Used module:     \respond_GrantData_toB_1
Used module:     \respond_GrantData_toB
Used module:     \respond_Grant_toT_3
Used module:     \respond_Grant_toT_2
Used module:     \respond_Grant_toT_1
Used module:     \respond_Grant_toT
Used module:     \send_Release_TtoN_1_3
Used module:     \send_Release_TtoN_1_2
Used module:     \send_Release_TtoN_1_1
Used module:     \send_Release_TtoN_1
Used module:     \send_Release_BtoN_3
Used module:     \send_Release_BtoN_2
Used module:     \send_Release_BtoN_1
Used module:     \send_Release_BtoN
Used module:     \send_AcquireBlock_toT_3
Used module:     \send_AcquireBlock_toT_2
Used module:     \send_AcquireBlock_toT_1
Used module:     \send_AcquireBlock_toT
Used module:     \send_AcquirePerm_toT_3
Used module:     \send_AcquirePerm_toT_2
Used module:     \send_AcquirePerm_toT_1
Used module:     \send_AcquirePerm_toT
Used module:     \send_AcquireBlock_toB_3
Used module:     \send_AcquireBlock_toB_2
Used module:     \send_AcquireBlock_toB_1
Used module:     \send_AcquireBlock_toB
Used module:     \Init
Removing unused module `$abstract\system'.
Removing unused module `$abstract\L3_receive_AcquireBlock_1'.
Removing unused module `$abstract\L3_receive_AcquireBlock'.
Removing unused module `$abstract\L3_receive_AcquirePerm_1'.
Removing unused module `$abstract\L3_receive_AcquirePerm'.
Removing unused module `$abstract\L3_send_release_2'.
Removing unused module `$abstract\Ln_send_Release_5_1'.
Removing unused module `$abstract\Ln_send_Release_5'.
Removing unused module `$abstract\Ln_send_Release_4_1'.
Removing unused module `$abstract\Ln_send_Release_4'.
Removing unused module `$abstract\Ln_receive_GrantAck_2'.
Removing unused module `$abstract\Ln_receive_GrantAck'.
Removing unused module `$abstract\Ln_receive_Release_2_2'.
Removing unused module `$abstract\Ln_receive_Release_2'.
Removing unused module `$abstract\Ln_receive_Release_1_2'.
Removing unused module `$abstract\Ln_receive_Release_1'.
Removing unused module `$abstract\Ln_receive_ProbeAckData_2_2'.
Removing unused module `$abstract\Ln_receive_ProbeAckData_2'.
Removing unused module `$abstract\Ln_receive_ProbeAckData_1_2'.
Removing unused module `$abstract\Ln_receive_ProbeAckData_1'.
Removing unused module `$abstract\Ln_receive_ProbeAck_3_2'.
Removing unused module `$abstract\Ln_receive_ProbeAck_3'.
Removing unused module `$abstract\Ln_receive_ProbeAck_2_2'.
Removing unused module `$abstract\Ln_receive_ProbeAck_2'.
Removing unused module `$abstract\Ln_receive_ProbeAck_1_2'.
Removing unused module `$abstract\Ln_receive_ProbeAck_1'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_8_3'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_8_2'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_8_1'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_8'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_7_3'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_7_2'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_7_1'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_7'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_6_3'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_6_2'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_6_1'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_6'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_3_3'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_3_2'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_3_1'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_3'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_2_3'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_2_2'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_2_1'.
Removing unused module `$abstract\Ln_receive_AcquireBlock_2'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_6_3'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_6_2'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_6_1'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_6'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_3_3'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_3_2'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_3_1'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_3'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_2_3'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_2_2'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_2_1'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_2'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_1_3'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_1_2'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_1_1'.
Removing unused module `$abstract\Ln_receive_AcquirePerm_1'.
Removing unused module `$abstract\receive_ReleaseAck_3'.
Removing unused module `$abstract\receive_ReleaseAck_2'.
Removing unused module `$abstract\receive_ReleaseAck_1'.
Removing unused module `$abstract\receive_ReleaseAck'.
Removing unused module `$abstract\respond_ProbeBlock_toB_2_3'.
Removing unused module `$abstract\respond_ProbeBlock_toB_2_2'.
Removing unused module `$abstract\respond_ProbeBlock_toB_2_1'.
Removing unused module `$abstract\respond_ProbeBlock_toB_2'.
Removing unused module `$abstract\respond_ProbeBlock_toB_1_3'.
Removing unused module `$abstract\respond_ProbeBlock_toB_1_2'.
Removing unused module `$abstract\respond_ProbeBlock_toB_1_1'.
Removing unused module `$abstract\respond_ProbeBlock_toB_1'.
Removing unused module `$abstract\respond_ProbeBlock_TtoN_2_3'.
Removing unused module `$abstract\respond_ProbeBlock_TtoN_2_2'.
Removing unused module `$abstract\respond_ProbeBlock_TtoN_2_1'.
Removing unused module `$abstract\respond_ProbeBlock_TtoN_2'.
Removing unused module `$abstract\respond_ProbeBlock_TtoN_1_3'.
Removing unused module `$abstract\respond_ProbeBlock_TtoN_1_2'.
Removing unused module `$abstract\respond_ProbeBlock_TtoN_1_1'.
Removing unused module `$abstract\respond_ProbeBlock_TtoN_1'.
Removing unused module `$abstract\respond_ProbePerm_BtoN_3'.
Removing unused module `$abstract\respond_ProbePerm_BtoN_2'.
Removing unused module `$abstract\respond_ProbePerm_BtoN_1'.
Removing unused module `$abstract\respond_ProbePerm_BtoN'.
Removing unused module `$abstract\respond_Probe_NtoN_3'.
Removing unused module `$abstract\respond_Probe_NtoN_2'.
Removing unused module `$abstract\respond_Probe_NtoN_1'.
Removing unused module `$abstract\respond_Probe_NtoN'.
Removing unused module `$abstract\respond_GrantData_toT_3'.
Removing unused module `$abstract\respond_GrantData_toT_2'.
Removing unused module `$abstract\respond_GrantData_toT_1'.
Removing unused module `$abstract\respond_GrantData_toT'.
Removing unused module `$abstract\respond_GrantData_toB_3'.
Removing unused module `$abstract\respond_GrantData_toB_2'.
Removing unused module `$abstract\respond_GrantData_toB_1'.
Removing unused module `$abstract\respond_GrantData_toB'.
Removing unused module `$abstract\respond_Grant_toT_3'.
Removing unused module `$abstract\respond_Grant_toT_2'.
Removing unused module `$abstract\respond_Grant_toT_1'.
Removing unused module `$abstract\respond_Grant_toT'.
Removing unused module `$abstract\send_Release_TtoN_1_3'.
Removing unused module `$abstract\send_Release_TtoN_1_2'.
Removing unused module `$abstract\send_Release_TtoN_1_1'.
Removing unused module `$abstract\send_Release_TtoN_1'.
Removing unused module `$abstract\send_Release_BtoN_3'.
Removing unused module `$abstract\send_Release_BtoN_2'.
Removing unused module `$abstract\send_Release_BtoN_1'.
Removing unused module `$abstract\send_Release_BtoN'.
Removing unused module `$abstract\send_AcquireBlock_toT_3'.
Removing unused module `$abstract\send_AcquireBlock_toT_2'.
Removing unused module `$abstract\send_AcquireBlock_toT_1'.
Removing unused module `$abstract\send_AcquireBlock_toT'.
Removing unused module `$abstract\send_AcquirePerm_toT_3'.
Removing unused module `$abstract\send_AcquirePerm_toT_2'.
Removing unused module `$abstract\send_AcquirePerm_toT_1'.
Removing unused module `$abstract\send_AcquirePerm_toT'.
Removing unused module `$abstract\send_AcquireBlock_toB_3'.
Removing unused module `$abstract\send_AcquireBlock_toB_2'.
Removing unused module `$abstract\send_AcquireBlock_toB_1'.
Removing unused module `$abstract\send_AcquireBlock_toB'.
Removing unused module `$abstract\Init'.
Removed 123 unused modules.
Module system directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 768 switch rules as full_case in process $proc$protocol.sv:240660$27394 in module system.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 192 redundant assignments.
Promoted 6 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\system.$proc$protocol.sv:0$27422'.
  Set init value: $formal$protocol.sv:242812$6_EN = 1'0
Found init rule in `\system.$proc$protocol.sv:0$27420'.
  Set init value: $formal$protocol.sv:242808$5_EN = 1'0
Found init rule in `\system.$proc$protocol.sv:0$27418'.
  Set init value: $formal$protocol.sv:242804$4_EN = 1'0
Found init rule in `\system.$proc$protocol.sv:0$27416'.
  Set init value: $formal$protocol.sv:242800$3_EN = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~772 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\system.$proc$protocol.sv:0$27422'.
Creating decoders for process `\system.$proc$protocol.sv:0$27420'.
Creating decoders for process `\system.$proc$protocol.sv:0$27418'.
Creating decoders for process `\system.$proc$protocol.sv:0$27416'.
Creating decoders for process `\system.$proc$protocol.sv:0$27410'.
Creating decoders for process `\system.$proc$protocol.sv:242798$27395'.
     1/8: $0$formal$protocol.sv:242800$3_EN[0:0]$27397
     2/8: $0$formal$protocol.sv:242800$3_CHECK[0:0]$27396
     3/8: $0$formal$protocol.sv:242804$4_EN[0:0]$27399
     4/8: $0$formal$protocol.sv:242804$4_CHECK[0:0]$27398
     5/8: $0$formal$protocol.sv:242808$5_EN[0:0]$27401
     6/8: $0$formal$protocol.sv:242808$5_CHECK[0:0]$27400
     7/8: $0$formal$protocol.sv:242812$6_EN[0:0]$27403
     8/8: $0$formal$protocol.sv:242812$6_CHECK[0:0]$27402
Creating decoders for process `\system.$proc$protocol.sv:240660$27394'.
     1/192: $0\Tree_reg_3_link_2_5_para[3:0]
     2/192: $0\Tree_reg_3_link_2_5_opcode[3:0]
     3/192: $0\Tree_reg_3_link_2_4_para[3:0]
     4/192: $0\Tree_reg_3_link_2_4_opcode[3:0]
     5/192: $0\Tree_reg_3_link_2_3_para[3:0]
     6/192: $0\Tree_reg_3_link_2_3_opcode[3:0]
     7/192: $0\Tree_reg_3_link_2_2_para[3:0]
     8/192: $0\Tree_reg_3_link_2_2_opcode[3:0]
     9/192: $0\Tree_reg_3_link_2_1_para[3:0]
    10/192: $0\Tree_reg_3_link_2_1_opcode[3:0]
    11/192: $0\Tree_reg_3_link_2_0_para[3:0]
    12/192: $0\Tree_reg_3_link_2_0_opcode[3:0]
    13/192: $0\Tree_reg_3_link_1_5_para[3:0]
    14/192: $0\Tree_reg_3_link_1_5_opcode[3:0]
    15/192: $0\Tree_reg_3_link_1_4_para[3:0]
    16/192: $0\Tree_reg_3_link_1_4_opcode[3:0]
    17/192: $0\Tree_reg_3_link_1_3_para[3:0]
    18/192: $0\Tree_reg_3_link_1_3_opcode[3:0]
    19/192: $0\Tree_reg_3_link_1_2_para[3:0]
    20/192: $0\Tree_reg_3_link_1_2_opcode[3:0]
    21/192: $0\Tree_reg_3_link_1_1_para[3:0]
    22/192: $0\Tree_reg_3_link_1_1_opcode[3:0]
    23/192: $0\Tree_reg_3_link_1_0_para[3:0]
    24/192: $0\Tree_reg_3_link_1_0_opcode[3:0]
    25/192: $0\Tree_reg_3_link_0_5_para[3:0]
    26/192: $0\Tree_reg_3_link_0_5_opcode[3:0]
    27/192: $0\Tree_reg_3_link_0_4_para[3:0]
    28/192: $0\Tree_reg_3_link_0_4_opcode[3:0]
    29/192: $0\Tree_reg_3_link_0_3_para[3:0]
    30/192: $0\Tree_reg_3_link_0_3_opcode[3:0]
    31/192: $0\Tree_reg_3_link_0_2_para[3:0]
    32/192: $0\Tree_reg_3_link_0_2_opcode[3:0]
    33/192: $0\Tree_reg_3_link_0_1_para[3:0]
    34/192: $0\Tree_reg_3_link_0_1_opcode[3:0]
    35/192: $0\Tree_reg_3_link_0_0_para[3:0]
    36/192: $0\Tree_reg_3_link_0_0_opcode[3:0]
    37/192: $0\Tree_reg_3_master_pending[3:0]
    38/192: $0\Tree_reg_3_slave_pending_2[3:0]
    39/192: $0\Tree_reg_3_slave_pending_1[3:0]
    40/192: $0\Tree_reg_3_slave_pending_0[3:0]
    41/192: $0\Tree_reg_3_directory_2[1:0]
    42/192: $0\Tree_reg_3_directory_1[1:0]
    43/192: $0\Tree_reg_3_directory_0[1:0]
    44/192: $0\Tree_reg_3_sons_2[1:0]
    45/192: $0\Tree_reg_3_sons_1[1:0]
    46/192: $0\Tree_reg_3_sons_0[1:0]
    47/192: $0\Tree_reg_3_father[1:0]
    48/192: $0\Tree_reg_3_cache_state[1:0]
    49/192: $0\Tree_reg_2_link_2_5_para[3:0]
    50/192: $0\Tree_reg_2_link_2_5_opcode[3:0]
    51/192: $0\Tree_reg_2_link_2_4_para[3:0]
    52/192: $0\Tree_reg_2_link_2_4_opcode[3:0]
    53/192: $0\Tree_reg_2_link_2_3_para[3:0]
    54/192: $0\Tree_reg_2_link_2_3_opcode[3:0]
    55/192: $0\Tree_reg_2_link_2_2_para[3:0]
    56/192: $0\Tree_reg_2_link_2_2_opcode[3:0]
    57/192: $0\Tree_reg_2_link_2_1_para[3:0]
    58/192: $0\Tree_reg_2_link_2_1_opcode[3:0]
    59/192: $0\Tree_reg_2_link_2_0_para[3:0]
    60/192: $0\Tree_reg_2_link_2_0_opcode[3:0]
    61/192: $0\Tree_reg_2_link_1_5_para[3:0]
    62/192: $0\Tree_reg_2_link_1_5_opcode[3:0]
    63/192: $0\Tree_reg_2_link_1_4_para[3:0]
    64/192: $0\Tree_reg_2_link_1_4_opcode[3:0]
    65/192: $0\Tree_reg_2_link_1_3_para[3:0]
    66/192: $0\Tree_reg_2_link_1_3_opcode[3:0]
    67/192: $0\Tree_reg_2_link_1_2_para[3:0]
    68/192: $0\Tree_reg_2_link_1_2_opcode[3:0]
    69/192: $0\Tree_reg_2_link_1_1_para[3:0]
    70/192: $0\Tree_reg_2_link_1_1_opcode[3:0]
    71/192: $0\Tree_reg_2_link_1_0_para[3:0]
    72/192: $0\Tree_reg_2_link_1_0_opcode[3:0]
    73/192: $0\Tree_reg_2_link_0_5_para[3:0]
    74/192: $0\Tree_reg_2_link_0_5_opcode[3:0]
    75/192: $0\Tree_reg_2_link_0_4_para[3:0]
    76/192: $0\Tree_reg_2_link_0_4_opcode[3:0]
    77/192: $0\Tree_reg_2_link_0_3_para[3:0]
    78/192: $0\Tree_reg_2_link_0_3_opcode[3:0]
    79/192: $0\Tree_reg_2_link_0_2_para[3:0]
    80/192: $0\Tree_reg_2_link_0_2_opcode[3:0]
    81/192: $0\Tree_reg_2_link_0_1_para[3:0]
    82/192: $0\Tree_reg_2_link_0_1_opcode[3:0]
    83/192: $0\Tree_reg_2_link_0_0_para[3:0]
    84/192: $0\Tree_reg_2_link_0_0_opcode[3:0]
    85/192: $0\Tree_reg_2_master_pending[3:0]
    86/192: $0\Tree_reg_2_slave_pending_2[3:0]
    87/192: $0\Tree_reg_2_slave_pending_1[3:0]
    88/192: $0\Tree_reg_2_slave_pending_0[3:0]
    89/192: $0\Tree_reg_2_directory_2[1:0]
    90/192: $0\Tree_reg_2_directory_1[1:0]
    91/192: $0\Tree_reg_2_directory_0[1:0]
    92/192: $0\Tree_reg_2_sons_2[1:0]
    93/192: $0\Tree_reg_2_sons_1[1:0]
    94/192: $0\Tree_reg_2_sons_0[1:0]
    95/192: $0\Tree_reg_2_father[1:0]
    96/192: $0\Tree_reg_2_cache_state[1:0]
    97/192: $0\Tree_reg_1_link_2_5_para[3:0]
    98/192: $0\Tree_reg_1_link_2_5_opcode[3:0]
    99/192: $0\Tree_reg_1_link_2_4_para[3:0]
   100/192: $0\Tree_reg_1_link_2_4_opcode[3:0]
   101/192: $0\Tree_reg_1_link_2_3_para[3:0]
   102/192: $0\Tree_reg_1_link_2_3_opcode[3:0]
   103/192: $0\Tree_reg_1_link_2_2_para[3:0]
   104/192: $0\Tree_reg_1_link_2_2_opcode[3:0]
   105/192: $0\Tree_reg_1_link_2_1_para[3:0]
   106/192: $0\Tree_reg_1_link_2_1_opcode[3:0]
   107/192: $0\Tree_reg_1_link_2_0_para[3:0]
   108/192: $0\Tree_reg_1_link_2_0_opcode[3:0]
   109/192: $0\Tree_reg_1_link_1_5_para[3:0]
   110/192: $0\Tree_reg_1_link_1_5_opcode[3:0]
   111/192: $0\Tree_reg_1_link_1_4_para[3:0]
   112/192: $0\Tree_reg_1_link_1_4_opcode[3:0]
   113/192: $0\Tree_reg_1_link_1_3_para[3:0]
   114/192: $0\Tree_reg_1_link_1_3_opcode[3:0]
   115/192: $0\Tree_reg_1_link_1_2_para[3:0]
   116/192: $0\Tree_reg_1_link_1_2_opcode[3:0]
   117/192: $0\Tree_reg_1_link_1_1_para[3:0]
   118/192: $0\Tree_reg_1_link_1_1_opcode[3:0]
   119/192: $0\Tree_reg_1_link_1_0_para[3:0]
   120/192: $0\Tree_reg_1_link_1_0_opcode[3:0]
   121/192: $0\Tree_reg_1_link_0_5_para[3:0]
   122/192: $0\Tree_reg_1_link_0_5_opcode[3:0]
   123/192: $0\Tree_reg_1_link_0_4_para[3:0]
   124/192: $0\Tree_reg_1_link_0_4_opcode[3:0]
   125/192: $0\Tree_reg_1_link_0_3_para[3:0]
   126/192: $0\Tree_reg_1_link_0_3_opcode[3:0]
   127/192: $0\Tree_reg_1_link_0_2_para[3:0]
   128/192: $0\Tree_reg_1_link_0_2_opcode[3:0]
   129/192: $0\Tree_reg_1_link_0_1_para[3:0]
   130/192: $0\Tree_reg_1_link_0_1_opcode[3:0]
   131/192: $0\Tree_reg_1_link_0_0_para[3:0]
   132/192: $0\Tree_reg_1_link_0_0_opcode[3:0]
   133/192: $0\Tree_reg_1_master_pending[3:0]
   134/192: $0\Tree_reg_1_slave_pending_2[3:0]
   135/192: $0\Tree_reg_1_slave_pending_1[3:0]
   136/192: $0\Tree_reg_1_slave_pending_0[3:0]
   137/192: $0\Tree_reg_1_directory_2[1:0]
   138/192: $0\Tree_reg_1_directory_1[1:0]
   139/192: $0\Tree_reg_1_directory_0[1:0]
   140/192: $0\Tree_reg_1_sons_2[1:0]
   141/192: $0\Tree_reg_1_sons_1[1:0]
   142/192: $0\Tree_reg_1_sons_0[1:0]
   143/192: $0\Tree_reg_1_father[1:0]
   144/192: $0\Tree_reg_1_cache_state[1:0]
   145/192: $0\Tree_reg_0_link_2_5_para[3:0]
   146/192: $0\Tree_reg_0_link_2_5_opcode[3:0]
   147/192: $0\Tree_reg_0_link_2_4_para[3:0]
   148/192: $0\Tree_reg_0_link_2_4_opcode[3:0]
   149/192: $0\Tree_reg_0_link_2_3_para[3:0]
   150/192: $0\Tree_reg_0_link_2_3_opcode[3:0]
   151/192: $0\Tree_reg_0_link_2_2_para[3:0]
   152/192: $0\Tree_reg_0_link_2_2_opcode[3:0]
   153/192: $0\Tree_reg_0_link_2_1_para[3:0]
   154/192: $0\Tree_reg_0_link_2_1_opcode[3:0]
   155/192: $0\Tree_reg_0_link_2_0_para[3:0]
   156/192: $0\Tree_reg_0_link_2_0_opcode[3:0]
   157/192: $0\Tree_reg_0_link_1_5_para[3:0]
   158/192: $0\Tree_reg_0_link_1_5_opcode[3:0]
   159/192: $0\Tree_reg_0_link_1_4_para[3:0]
   160/192: $0\Tree_reg_0_link_1_4_opcode[3:0]
   161/192: $0\Tree_reg_0_link_1_3_para[3:0]
   162/192: $0\Tree_reg_0_link_1_3_opcode[3:0]
   163/192: $0\Tree_reg_0_link_1_2_para[3:0]
   164/192: $0\Tree_reg_0_link_1_2_opcode[3:0]
   165/192: $0\Tree_reg_0_link_1_1_para[3:0]
   166/192: $0\Tree_reg_0_link_1_1_opcode[3:0]
   167/192: $0\Tree_reg_0_link_1_0_para[3:0]
   168/192: $0\Tree_reg_0_link_1_0_opcode[3:0]
   169/192: $0\Tree_reg_0_link_0_5_para[3:0]
   170/192: $0\Tree_reg_0_link_0_5_opcode[3:0]
   171/192: $0\Tree_reg_0_link_0_4_para[3:0]
   172/192: $0\Tree_reg_0_link_0_4_opcode[3:0]
   173/192: $0\Tree_reg_0_link_0_3_para[3:0]
   174/192: $0\Tree_reg_0_link_0_3_opcode[3:0]
   175/192: $0\Tree_reg_0_link_0_2_para[3:0]
   176/192: $0\Tree_reg_0_link_0_2_opcode[3:0]
   177/192: $0\Tree_reg_0_link_0_1_para[3:0]
   178/192: $0\Tree_reg_0_link_0_1_opcode[3:0]
   179/192: $0\Tree_reg_0_link_0_0_para[3:0]
   180/192: $0\Tree_reg_0_link_0_0_opcode[3:0]
   181/192: $0\Tree_reg_0_master_pending[3:0]
   182/192: $0\Tree_reg_0_slave_pending_2[3:0]
   183/192: $0\Tree_reg_0_slave_pending_1[3:0]
   184/192: $0\Tree_reg_0_slave_pending_0[3:0]
   185/192: $0\Tree_reg_0_directory_2[1:0]
   186/192: $0\Tree_reg_0_directory_1[1:0]
   187/192: $0\Tree_reg_0_directory_0[1:0]
   188/192: $0\Tree_reg_0_sons_2[1:0]
   189/192: $0\Tree_reg_0_sons_1[1:0]
   190/192: $0\Tree_reg_0_sons_0[1:0]
   191/192: $0\Tree_reg_0_father[1:0]
   192/192: $0\Tree_reg_0_cache_state[1:0]

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\system.$formal$protocol.sv:242794$1_CHECK' from process `\system.$proc$protocol.sv:0$27410'.
No latch inferred for signal `\system.$formal$protocol.sv:242794$1_EN' from process `\system.$proc$protocol.sv:0$27410'.

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\system.$formal$protocol.sv:242800$3_CHECK' using process `\system.$proc$protocol.sv:242798$27395'.
  created $dff cell `$procdff$36422' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:242800$3_EN' using process `\system.$proc$protocol.sv:242798$27395'.
  created $dff cell `$procdff$36423' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:242804$4_CHECK' using process `\system.$proc$protocol.sv:242798$27395'.
  created $dff cell `$procdff$36424' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:242804$4_EN' using process `\system.$proc$protocol.sv:242798$27395'.
  created $dff cell `$procdff$36425' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:242808$5_CHECK' using process `\system.$proc$protocol.sv:242798$27395'.
  created $dff cell `$procdff$36426' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:242808$5_EN' using process `\system.$proc$protocol.sv:242798$27395'.
  created $dff cell `$procdff$36427' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:242812$6_CHECK' using process `\system.$proc$protocol.sv:242798$27395'.
  created $dff cell `$procdff$36428' with positive edge clock.
Creating register for signal `\system.$formal$protocol.sv:242812$6_EN' using process `\system.$proc$protocol.sv:242798$27395'.
  created $dff cell `$procdff$36429' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_cache_state' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36430' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_father' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36431' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_sons_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36432' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_sons_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36433' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_sons_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36434' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_directory_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36435' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_directory_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36436' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_directory_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36437' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_slave_pending_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36438' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_slave_pending_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36439' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_slave_pending_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36440' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_master_pending' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36441' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36442' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36443' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36444' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36445' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36446' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36447' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36448' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36449' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36450' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36451' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36452' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_0_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36453' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36454' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36455' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36456' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36457' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36458' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36459' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36460' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36461' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36462' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36463' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36464' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_1_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36465' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36466' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36467' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36468' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36469' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36470' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36471' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36472' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36473' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36474' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36475' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36476' with positive edge clock.
Creating register for signal `\system.\Tree_reg_0_link_2_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36477' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_cache_state' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36478' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_father' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36479' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_sons_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36480' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_sons_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36481' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_sons_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36482' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_directory_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36483' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_directory_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36484' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_directory_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36485' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_slave_pending_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36486' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_slave_pending_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36487' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_slave_pending_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36488' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_master_pending' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36489' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36490' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36491' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36492' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36493' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36494' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36495' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36496' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36497' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36498' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36499' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36500' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_0_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36501' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36502' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36503' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36504' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36505' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36506' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36507' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36508' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36509' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36510' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36511' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36512' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_1_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36513' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36514' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36515' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36516' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36517' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36518' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36519' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36520' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36521' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36522' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36523' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36524' with positive edge clock.
Creating register for signal `\system.\Tree_reg_1_link_2_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36525' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_cache_state' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36526' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_father' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36527' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_sons_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36528' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_sons_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36529' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_sons_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36530' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_directory_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36531' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_directory_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36532' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_directory_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36533' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_slave_pending_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36534' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_slave_pending_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36535' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_slave_pending_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36536' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_master_pending' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36537' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36538' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36539' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36540' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36541' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36542' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36543' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36544' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36545' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36546' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36547' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36548' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_0_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36549' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36550' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36551' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36552' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36553' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36554' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36555' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36556' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36557' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36558' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36559' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36560' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_1_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36561' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36562' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36563' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36564' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36565' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36566' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36567' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36568' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36569' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36570' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36571' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36572' with positive edge clock.
Creating register for signal `\system.\Tree_reg_2_link_2_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36573' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_cache_state' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36574' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_father' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36575' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_sons_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36576' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_sons_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36577' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_sons_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36578' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_directory_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36579' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_directory_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36580' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_directory_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36581' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_slave_pending_0' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36582' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_slave_pending_1' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36583' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_slave_pending_2' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36584' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_master_pending' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36585' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36586' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36587' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36588' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36589' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36590' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36591' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36592' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36593' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36594' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36595' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36596' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_0_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36597' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36598' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36599' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36600' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36601' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36602' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36603' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36604' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36605' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36606' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36607' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36608' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_1_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36609' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_0_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36610' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_0_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36611' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_1_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36612' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_1_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36613' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_2_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36614' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_2_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36615' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_3_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36616' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_3_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36617' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_4_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36618' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_4_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36619' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_5_opcode' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36620' with positive edge clock.
Creating register for signal `\system.\Tree_reg_3_link_2_5_para' using process `\system.$proc$protocol.sv:240660$27394'.
  created $dff cell `$procdff$36621' with positive edge clock.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `system.$proc$protocol.sv:0$27422'.
Removing empty process `system.$proc$protocol.sv:0$27420'.
Removing empty process `system.$proc$protocol.sv:0$27418'.
Removing empty process `system.$proc$protocol.sv:0$27416'.
Removing empty process `system.$proc$protocol.sv:0$27410'.
Found and cleaned up 4 empty switches in `\system.$proc$protocol.sv:242798$27395'.
Removing empty process `system.$proc$protocol.sv:242798$27395'.
Found and cleaned up 768 empty switches in `\system.$proc$protocol.sv:240660$27394'.
Removing empty process `system.$proc$protocol.sv:240660$27394'.
Cleaned up 772 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module Init.
Optimizing module send_AcquireBlock_toB.
<suppressed ~5 debug messages>
Optimizing module send_AcquireBlock_toB_1.
<suppressed ~5 debug messages>
Optimizing module send_AcquireBlock_toB_2.
<suppressed ~5 debug messages>
Optimizing module send_AcquireBlock_toB_3.
<suppressed ~5 debug messages>
Optimizing module send_AcquirePerm_toT.
Optimizing module send_AcquirePerm_toT_1.
Optimizing module send_AcquirePerm_toT_2.
Optimizing module send_AcquirePerm_toT_3.
Optimizing module send_AcquireBlock_toT.
<suppressed ~5 debug messages>
Optimizing module send_AcquireBlock_toT_1.
<suppressed ~5 debug messages>
Optimizing module send_AcquireBlock_toT_2.
<suppressed ~5 debug messages>
Optimizing module send_AcquireBlock_toT_3.
<suppressed ~5 debug messages>
Optimizing module send_Release_BtoN.
<suppressed ~6 debug messages>
Optimizing module send_Release_BtoN_1.
<suppressed ~6 debug messages>
Optimizing module send_Release_BtoN_2.
<suppressed ~6 debug messages>
Optimizing module send_Release_BtoN_3.
<suppressed ~6 debug messages>
Optimizing module send_Release_TtoN_1.
<suppressed ~6 debug messages>
Optimizing module send_Release_TtoN_1_1.
<suppressed ~6 debug messages>
Optimizing module send_Release_TtoN_1_2.
<suppressed ~6 debug messages>
Optimizing module send_Release_TtoN_1_3.
<suppressed ~6 debug messages>
Optimizing module respond_Grant_toT.
Optimizing module respond_Grant_toT_1.
Optimizing module respond_Grant_toT_2.
Optimizing module respond_Grant_toT_3.
Optimizing module respond_GrantData_toB.
Optimizing module respond_GrantData_toB_1.
Optimizing module respond_GrantData_toB_2.
Optimizing module respond_GrantData_toB_3.
Optimizing module respond_GrantData_toT.
Optimizing module respond_GrantData_toT_1.
Optimizing module respond_GrantData_toT_2.
Optimizing module respond_GrantData_toT_3.
Optimizing module respond_Probe_NtoN.
<suppressed ~12 debug messages>
Optimizing module respond_Probe_NtoN_1.
<suppressed ~12 debug messages>
Optimizing module respond_Probe_NtoN_2.
<suppressed ~12 debug messages>
Optimizing module respond_Probe_NtoN_3.
<suppressed ~12 debug messages>
Optimizing module respond_ProbePerm_BtoN.
<suppressed ~6 debug messages>
Optimizing module respond_ProbePerm_BtoN_1.
<suppressed ~6 debug messages>
Optimizing module respond_ProbePerm_BtoN_2.
<suppressed ~6 debug messages>
Optimizing module respond_ProbePerm_BtoN_3.
<suppressed ~6 debug messages>
Optimizing module respond_ProbeBlock_TtoN_1.
<suppressed ~6 debug messages>
Optimizing module respond_ProbeBlock_TtoN_1_1.
<suppressed ~6 debug messages>
Optimizing module respond_ProbeBlock_TtoN_1_2.
<suppressed ~6 debug messages>
Optimizing module respond_ProbeBlock_TtoN_1_3.
<suppressed ~6 debug messages>
Optimizing module respond_ProbeBlock_TtoN_2.
<suppressed ~6 debug messages>
Optimizing module respond_ProbeBlock_TtoN_2_1.
<suppressed ~6 debug messages>
Optimizing module respond_ProbeBlock_TtoN_2_2.
<suppressed ~6 debug messages>
Optimizing module respond_ProbeBlock_TtoN_2_3.
<suppressed ~6 debug messages>
Optimizing module respond_ProbeBlock_toB_1.
Optimizing module respond_ProbeBlock_toB_1_1.
Optimizing module respond_ProbeBlock_toB_1_2.
Optimizing module respond_ProbeBlock_toB_1_3.
Optimizing module respond_ProbeBlock_toB_2.
Optimizing module respond_ProbeBlock_toB_2_1.
Optimizing module respond_ProbeBlock_toB_2_2.
Optimizing module respond_ProbeBlock_toB_2_3.
Optimizing module receive_ReleaseAck.
Optimizing module receive_ReleaseAck_1.
Optimizing module receive_ReleaseAck_2.
Optimizing module receive_ReleaseAck_3.
Optimizing module Ln_receive_AcquirePerm_1.
<suppressed ~1 debug messages>
Optimizing module Ln_receive_AcquirePerm_1_1.
<suppressed ~1 debug messages>
Optimizing module Ln_receive_AcquirePerm_1_2.
<suppressed ~1 debug messages>
Optimizing module Ln_receive_AcquirePerm_1_3.
<suppressed ~1 debug messages>
Optimizing module Ln_receive_AcquirePerm_2.
<suppressed ~9 debug messages>
Optimizing module Ln_receive_AcquirePerm_2_1.
<suppressed ~9 debug messages>
Optimizing module Ln_receive_AcquirePerm_2_2.
<suppressed ~9 debug messages>
Optimizing module Ln_receive_AcquirePerm_2_3.
<suppressed ~9 debug messages>
Optimizing module Ln_receive_AcquirePerm_3.
Optimizing module Ln_receive_AcquirePerm_3_1.
Optimizing module Ln_receive_AcquirePerm_3_2.
Optimizing module Ln_receive_AcquirePerm_3_3.
Optimizing module Ln_receive_AcquirePerm_6.
Optimizing module Ln_receive_AcquirePerm_6_1.
Optimizing module Ln_receive_AcquirePerm_6_2.
Optimizing module Ln_receive_AcquirePerm_6_3.
Optimizing module Ln_receive_AcquireBlock_2.
Optimizing module Ln_receive_AcquireBlock_2_1.
Optimizing module Ln_receive_AcquireBlock_2_2.
Optimizing module Ln_receive_AcquireBlock_2_3.
Optimizing module Ln_receive_AcquireBlock_3.
Optimizing module Ln_receive_AcquireBlock_3_1.
Optimizing module Ln_receive_AcquireBlock_3_2.
Optimizing module Ln_receive_AcquireBlock_3_3.
Optimizing module Ln_receive_AcquireBlock_6.
<suppressed ~2 debug messages>
Optimizing module Ln_receive_AcquireBlock_6_1.
<suppressed ~2 debug messages>
Optimizing module Ln_receive_AcquireBlock_6_2.
<suppressed ~2 debug messages>
Optimizing module Ln_receive_AcquireBlock_6_3.
<suppressed ~2 debug messages>
Optimizing module Ln_receive_AcquireBlock_7.
Optimizing module Ln_receive_AcquireBlock_7_1.
Optimizing module Ln_receive_AcquireBlock_7_2.
Optimizing module Ln_receive_AcquireBlock_7_3.
Optimizing module Ln_receive_AcquireBlock_8.
Optimizing module Ln_receive_AcquireBlock_8_1.
Optimizing module Ln_receive_AcquireBlock_8_2.
Optimizing module Ln_receive_AcquireBlock_8_3.
Optimizing module Ln_receive_ProbeAck_1.
Optimizing module Ln_receive_ProbeAck_1_2.
Optimizing module Ln_receive_ProbeAck_2.
Optimizing module Ln_receive_ProbeAck_2_2.
Optimizing module Ln_receive_ProbeAck_3.
Optimizing module Ln_receive_ProbeAck_3_2.
Optimizing module Ln_receive_ProbeAckData_1.
Optimizing module Ln_receive_ProbeAckData_1_2.
Optimizing module Ln_receive_ProbeAckData_2.
Optimizing module Ln_receive_ProbeAckData_2_2.
Optimizing module Ln_receive_Release_1.
Optimizing module Ln_receive_Release_1_2.
Optimizing module Ln_receive_Release_2.
Optimizing module Ln_receive_Release_2_2.
Optimizing module Ln_receive_GrantAck.
Optimizing module Ln_receive_GrantAck_2.
Optimizing module Ln_send_Release_4.
Optimizing module Ln_send_Release_4_1.
Optimizing module Ln_send_Release_5.
Optimizing module Ln_send_Release_5_1.
Optimizing module L3_send_release_2.
<suppressed ~2 debug messages>
Optimizing module L3_receive_AcquirePerm.
<suppressed ~1 debug messages>
Optimizing module L3_receive_AcquirePerm_1.
<suppressed ~1 debug messages>
Optimizing module L3_receive_AcquireBlock.
<suppressed ~1 debug messages>
Optimizing module L3_receive_AcquireBlock_1.
<suppressed ~1 debug messages>
Optimizing module system.
<suppressed ~15 debug messages>

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module Init.
Optimizing module send_AcquireBlock_toB.
Optimizing module send_AcquireBlock_toB_1.
Optimizing module send_AcquireBlock_toB_2.
Optimizing module send_AcquireBlock_toB_3.
Optimizing module send_AcquirePerm_toT.
Optimizing module send_AcquirePerm_toT_1.
Optimizing module send_AcquirePerm_toT_2.
Optimizing module send_AcquirePerm_toT_3.
Optimizing module send_AcquireBlock_toT.
Optimizing module send_AcquireBlock_toT_1.
Optimizing module send_AcquireBlock_toT_2.
Optimizing module send_AcquireBlock_toT_3.
Optimizing module send_Release_BtoN.
Optimizing module send_Release_BtoN_1.
Optimizing module send_Release_BtoN_2.
Optimizing module send_Release_BtoN_3.
Optimizing module send_Release_TtoN_1.
Optimizing module send_Release_TtoN_1_1.
Optimizing module send_Release_TtoN_1_2.
Optimizing module send_Release_TtoN_1_3.
Optimizing module respond_Grant_toT.
Optimizing module respond_Grant_toT_1.
Optimizing module respond_Grant_toT_2.
Optimizing module respond_Grant_toT_3.
Optimizing module respond_GrantData_toB.
Optimizing module respond_GrantData_toB_1.
Optimizing module respond_GrantData_toB_2.
Optimizing module respond_GrantData_toB_3.
Optimizing module respond_GrantData_toT.
Optimizing module respond_GrantData_toT_1.
Optimizing module respond_GrantData_toT_2.
Optimizing module respond_GrantData_toT_3.
Optimizing module respond_Probe_NtoN.
Optimizing module respond_Probe_NtoN_1.
Optimizing module respond_Probe_NtoN_2.
Optimizing module respond_Probe_NtoN_3.
Optimizing module respond_ProbePerm_BtoN.
Optimizing module respond_ProbePerm_BtoN_1.
Optimizing module respond_ProbePerm_BtoN_2.
Optimizing module respond_ProbePerm_BtoN_3.
Optimizing module respond_ProbeBlock_TtoN_1.
Optimizing module respond_ProbeBlock_TtoN_1_1.
Optimizing module respond_ProbeBlock_TtoN_1_2.
Optimizing module respond_ProbeBlock_TtoN_1_3.
Optimizing module respond_ProbeBlock_TtoN_2.
Optimizing module respond_ProbeBlock_TtoN_2_1.
Optimizing module respond_ProbeBlock_TtoN_2_2.
Optimizing module respond_ProbeBlock_TtoN_2_3.
Optimizing module respond_ProbeBlock_toB_1.
Optimizing module respond_ProbeBlock_toB_1_1.
Optimizing module respond_ProbeBlock_toB_1_2.
Optimizing module respond_ProbeBlock_toB_1_3.
Optimizing module respond_ProbeBlock_toB_2.
Optimizing module respond_ProbeBlock_toB_2_1.
Optimizing module respond_ProbeBlock_toB_2_2.
Optimizing module respond_ProbeBlock_toB_2_3.
Optimizing module receive_ReleaseAck.
Optimizing module receive_ReleaseAck_1.
Optimizing module receive_ReleaseAck_2.
Optimizing module receive_ReleaseAck_3.
Optimizing module Ln_receive_AcquirePerm_1.
Optimizing module Ln_receive_AcquirePerm_1_1.
Optimizing module Ln_receive_AcquirePerm_1_2.
Optimizing module Ln_receive_AcquirePerm_1_3.
Optimizing module Ln_receive_AcquirePerm_2.
Optimizing module Ln_receive_AcquirePerm_2_1.
Optimizing module Ln_receive_AcquirePerm_2_2.
Optimizing module Ln_receive_AcquirePerm_2_3.
Optimizing module Ln_receive_AcquirePerm_3.
Optimizing module Ln_receive_AcquirePerm_3_1.
Optimizing module Ln_receive_AcquirePerm_3_2.
Optimizing module Ln_receive_AcquirePerm_3_3.
Optimizing module Ln_receive_AcquirePerm_6.
Optimizing module Ln_receive_AcquirePerm_6_1.
Optimizing module Ln_receive_AcquirePerm_6_2.
Optimizing module Ln_receive_AcquirePerm_6_3.
Optimizing module Ln_receive_AcquireBlock_2.
Optimizing module Ln_receive_AcquireBlock_2_1.
Optimizing module Ln_receive_AcquireBlock_2_2.
Optimizing module Ln_receive_AcquireBlock_2_3.
Optimizing module Ln_receive_AcquireBlock_3.
Optimizing module Ln_receive_AcquireBlock_3_1.
Optimizing module Ln_receive_AcquireBlock_3_2.
Optimizing module Ln_receive_AcquireBlock_3_3.
Optimizing module Ln_receive_AcquireBlock_6.
Optimizing module Ln_receive_AcquireBlock_6_1.
Optimizing module Ln_receive_AcquireBlock_6_2.
Optimizing module Ln_receive_AcquireBlock_6_3.
Optimizing module Ln_receive_AcquireBlock_7.
Optimizing module Ln_receive_AcquireBlock_7_1.
Optimizing module Ln_receive_AcquireBlock_7_2.
Optimizing module Ln_receive_AcquireBlock_7_3.
Optimizing module Ln_receive_AcquireBlock_8.
Optimizing module Ln_receive_AcquireBlock_8_1.
Optimizing module Ln_receive_AcquireBlock_8_2.
Optimizing module Ln_receive_AcquireBlock_8_3.
Optimizing module Ln_receive_ProbeAck_1.
Optimizing module Ln_receive_ProbeAck_1_2.
Optimizing module Ln_receive_ProbeAck_2.
Optimizing module Ln_receive_ProbeAck_2_2.
Optimizing module Ln_receive_ProbeAck_3.
Optimizing module Ln_receive_ProbeAck_3_2.
Optimizing module Ln_receive_ProbeAckData_1.
Optimizing module Ln_receive_ProbeAckData_1_2.
Optimizing module Ln_receive_ProbeAckData_2.
Optimizing module Ln_receive_ProbeAckData_2_2.
Optimizing module Ln_receive_Release_1.
Optimizing module Ln_receive_Release_1_2.
Optimizing module Ln_receive_Release_2.
Optimizing module Ln_receive_Release_2_2.
Optimizing module Ln_receive_GrantAck.
Optimizing module Ln_receive_GrantAck_2.
Optimizing module Ln_send_Release_4.
Optimizing module Ln_send_Release_4_1.
Optimizing module Ln_send_Release_5.
Optimizing module Ln_send_Release_5_1.
Optimizing module L3_send_release_2.
Optimizing module L3_receive_AcquirePerm.
Optimizing module L3_receive_AcquirePerm_1.
Optimizing module L3_receive_AcquireBlock.
Optimizing module L3_receive_AcquireBlock_1.
Optimizing module system.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Init..
Finding unused cells or wires in module \send_AcquireBlock_toB..
Finding unused cells or wires in module \send_AcquireBlock_toB_1..
Finding unused cells or wires in module \send_AcquireBlock_toB_2..
Finding unused cells or wires in module \send_AcquireBlock_toB_3..
Finding unused cells or wires in module \send_AcquirePerm_toT..
Finding unused cells or wires in module \send_AcquirePerm_toT_1..
Finding unused cells or wires in module \send_AcquirePerm_toT_2..
Finding unused cells or wires in module \send_AcquirePerm_toT_3..
Finding unused cells or wires in module \send_AcquireBlock_toT..
Finding unused cells or wires in module \send_AcquireBlock_toT_1..
Finding unused cells or wires in module \send_AcquireBlock_toT_2..
Finding unused cells or wires in module \send_AcquireBlock_toT_3..
Finding unused cells or wires in module \send_Release_BtoN..
Finding unused cells or wires in module \send_Release_BtoN_1..
Finding unused cells or wires in module \send_Release_BtoN_2..
Finding unused cells or wires in module \send_Release_BtoN_3..
Finding unused cells or wires in module \send_Release_TtoN_1..
Finding unused cells or wires in module \send_Release_TtoN_1_1..
Finding unused cells or wires in module \send_Release_TtoN_1_2..
Finding unused cells or wires in module \send_Release_TtoN_1_3..
Finding unused cells or wires in module \respond_Grant_toT..
Finding unused cells or wires in module \respond_Grant_toT_1..
Finding unused cells or wires in module \respond_Grant_toT_2..
Finding unused cells or wires in module \respond_Grant_toT_3..
Finding unused cells or wires in module \respond_GrantData_toB..
Finding unused cells or wires in module \respond_GrantData_toB_1..
Finding unused cells or wires in module \respond_GrantData_toB_2..
Finding unused cells or wires in module \respond_GrantData_toB_3..
Finding unused cells or wires in module \respond_GrantData_toT..
Finding unused cells or wires in module \respond_GrantData_toT_1..
Finding unused cells or wires in module \respond_GrantData_toT_2..
Finding unused cells or wires in module \respond_GrantData_toT_3..
Finding unused cells or wires in module \respond_Probe_NtoN..
Finding unused cells or wires in module \respond_Probe_NtoN_1..
Finding unused cells or wires in module \respond_Probe_NtoN_2..
Finding unused cells or wires in module \respond_Probe_NtoN_3..
Finding unused cells or wires in module \respond_ProbePerm_BtoN..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_1..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_2..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_3..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_3..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_3..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_3..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_3..
Finding unused cells or wires in module \receive_ReleaseAck..
Finding unused cells or wires in module \receive_ReleaseAck_1..
Finding unused cells or wires in module \receive_ReleaseAck_2..
Finding unused cells or wires in module \receive_ReleaseAck_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_3..
Finding unused cells or wires in module \Ln_receive_ProbeAck_1..
Finding unused cells or wires in module \Ln_receive_ProbeAck_1_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_2_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_3..
Finding unused cells or wires in module \Ln_receive_ProbeAck_3_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_1..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_1_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_2_2..
Finding unused cells or wires in module \Ln_receive_Release_1..
Finding unused cells or wires in module \Ln_receive_Release_1_2..
Finding unused cells or wires in module \Ln_receive_Release_2..
Finding unused cells or wires in module \Ln_receive_Release_2_2..
Finding unused cells or wires in module \Ln_receive_GrantAck..
Finding unused cells or wires in module \Ln_receive_GrantAck_2..
Finding unused cells or wires in module \Ln_send_Release_4..
Finding unused cells or wires in module \Ln_send_Release_4_1..
Finding unused cells or wires in module \Ln_send_Release_5..
Finding unused cells or wires in module \Ln_send_Release_5_1..
Finding unused cells or wires in module \L3_send_release_2..
Finding unused cells or wires in module \L3_receive_AcquirePerm..
Finding unused cells or wires in module \L3_receive_AcquirePerm_1..
Finding unused cells or wires in module \L3_receive_AcquireBlock..
Finding unused cells or wires in module \L3_receive_AcquireBlock_1..
Finding unused cells or wires in module \system..
Removed 2 unused cells and 29751 unused wires.
<suppressed ~126 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module Init...
Checking module L3_receive_AcquireBlock...
Checking module L3_receive_AcquireBlock_1...
Checking module L3_receive_AcquirePerm...
Checking module L3_receive_AcquirePerm_1...
Checking module L3_send_release_2...
Checking module Ln_receive_AcquireBlock_2...
Checking module Ln_receive_AcquireBlock_2_1...
Checking module Ln_receive_AcquireBlock_2_2...
Checking module Ln_receive_AcquireBlock_2_3...
Checking module Ln_receive_AcquireBlock_3...
Checking module Ln_receive_AcquireBlock_3_1...
Checking module Ln_receive_AcquireBlock_3_2...
Checking module Ln_receive_AcquireBlock_3_3...
Checking module Ln_receive_AcquireBlock_6...
Checking module Ln_receive_AcquireBlock_6_1...
Checking module Ln_receive_AcquireBlock_6_2...
Checking module Ln_receive_AcquireBlock_6_3...
Checking module Ln_receive_AcquireBlock_7...
Checking module Ln_receive_AcquireBlock_7_1...
Checking module Ln_receive_AcquireBlock_7_2...
Checking module Ln_receive_AcquireBlock_7_3...
Checking module Ln_receive_AcquireBlock_8...
Checking module Ln_receive_AcquireBlock_8_1...
Checking module Ln_receive_AcquireBlock_8_2...
Checking module Ln_receive_AcquireBlock_8_3...
Checking module Ln_receive_AcquirePerm_1...
Checking module Ln_receive_AcquirePerm_1_1...
Checking module Ln_receive_AcquirePerm_1_2...
Checking module Ln_receive_AcquirePerm_1_3...
Checking module Ln_receive_AcquirePerm_2...
Checking module Ln_receive_AcquirePerm_2_1...
Checking module Ln_receive_AcquirePerm_2_2...
Checking module Ln_receive_AcquirePerm_2_3...
Checking module Ln_receive_AcquirePerm_3...
Checking module Ln_receive_AcquirePerm_3_1...
Checking module Ln_receive_AcquirePerm_3_2...
Checking module Ln_receive_AcquirePerm_3_3...
Checking module Ln_receive_AcquirePerm_6...
Checking module Ln_receive_AcquirePerm_6_1...
Checking module Ln_receive_AcquirePerm_6_2...
Checking module Ln_receive_AcquirePerm_6_3...
Checking module Ln_receive_GrantAck...
Checking module Ln_receive_GrantAck_2...
Checking module Ln_receive_ProbeAckData_1...
Checking module Ln_receive_ProbeAckData_1_2...
Checking module Ln_receive_ProbeAckData_2...
Checking module Ln_receive_ProbeAckData_2_2...
Checking module Ln_receive_ProbeAck_1...
Checking module Ln_receive_ProbeAck_1_2...
Checking module Ln_receive_ProbeAck_2...
Checking module Ln_receive_ProbeAck_2_2...
Checking module Ln_receive_ProbeAck_3...
Checking module Ln_receive_ProbeAck_3_2...
Checking module Ln_receive_Release_1...
Checking module Ln_receive_Release_1_2...
Checking module Ln_receive_Release_2...
Checking module Ln_receive_Release_2_2...
Checking module Ln_send_Release_4...
Checking module Ln_send_Release_4_1...
Checking module Ln_send_Release_5...
Checking module Ln_send_Release_5_1...
Checking module receive_ReleaseAck...
Checking module receive_ReleaseAck_1...
Checking module receive_ReleaseAck_2...
Checking module receive_ReleaseAck_3...
Checking module respond_GrantData_toB...
Checking module respond_GrantData_toB_1...
Checking module respond_GrantData_toB_2...
Checking module respond_GrantData_toB_3...
Checking module respond_GrantData_toT...
Checking module respond_GrantData_toT_1...
Checking module respond_GrantData_toT_2...
Checking module respond_GrantData_toT_3...
Checking module respond_Grant_toT...
Checking module respond_Grant_toT_1...
Checking module respond_Grant_toT_2...
Checking module respond_Grant_toT_3...
Checking module respond_ProbeBlock_TtoN_1...
Checking module respond_ProbeBlock_TtoN_1_1...
Checking module respond_ProbeBlock_TtoN_1_2...
Checking module respond_ProbeBlock_TtoN_1_3...
Checking module respond_ProbeBlock_TtoN_2...
Checking module respond_ProbeBlock_TtoN_2_1...
Checking module respond_ProbeBlock_TtoN_2_2...
Checking module respond_ProbeBlock_TtoN_2_3...
Checking module respond_ProbeBlock_toB_1...
Checking module respond_ProbeBlock_toB_1_1...
Checking module respond_ProbeBlock_toB_1_2...
Checking module respond_ProbeBlock_toB_1_3...
Checking module respond_ProbeBlock_toB_2...
Checking module respond_ProbeBlock_toB_2_1...
Checking module respond_ProbeBlock_toB_2_2...
Checking module respond_ProbeBlock_toB_2_3...
Checking module respond_ProbePerm_BtoN...
Checking module respond_ProbePerm_BtoN_1...
Checking module respond_ProbePerm_BtoN_2...
Checking module respond_ProbePerm_BtoN_3...
Checking module respond_Probe_NtoN...
Checking module respond_Probe_NtoN_1...
Checking module respond_Probe_NtoN_2...
Checking module respond_Probe_NtoN_3...
Checking module send_AcquireBlock_toB...
Checking module send_AcquireBlock_toB_1...
Checking module send_AcquireBlock_toB_2...
Checking module send_AcquireBlock_toB_3...
Checking module send_AcquireBlock_toT...
Checking module send_AcquireBlock_toT_1...
Checking module send_AcquireBlock_toT_2...
Checking module send_AcquireBlock_toT_3...
Checking module send_AcquirePerm_toT...
Checking module send_AcquirePerm_toT_1...
Checking module send_AcquirePerm_toT_2...
Checking module send_AcquirePerm_toT_3...
Checking module send_Release_BtoN...
Checking module send_Release_BtoN_1...
Checking module send_Release_BtoN_2...
Checking module send_Release_BtoN_3...
Checking module send_Release_TtoN_1...
Checking module send_Release_TtoN_1_1...
Checking module send_Release_TtoN_1_2...
Checking module send_Release_TtoN_1_3...
Checking module system...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Init.
Optimizing module L3_receive_AcquireBlock.
Optimizing module L3_receive_AcquireBlock_1.
Optimizing module L3_receive_AcquirePerm.
Optimizing module L3_receive_AcquirePerm_1.
Optimizing module L3_send_release_2.
Optimizing module Ln_receive_AcquireBlock_2.
Optimizing module Ln_receive_AcquireBlock_2_1.
Optimizing module Ln_receive_AcquireBlock_2_2.
Optimizing module Ln_receive_AcquireBlock_2_3.
Optimizing module Ln_receive_AcquireBlock_3.
Optimizing module Ln_receive_AcquireBlock_3_1.
Optimizing module Ln_receive_AcquireBlock_3_2.
Optimizing module Ln_receive_AcquireBlock_3_3.
Optimizing module Ln_receive_AcquireBlock_6.
Optimizing module Ln_receive_AcquireBlock_6_1.
Optimizing module Ln_receive_AcquireBlock_6_2.
Optimizing module Ln_receive_AcquireBlock_6_3.
Optimizing module Ln_receive_AcquireBlock_7.
Optimizing module Ln_receive_AcquireBlock_7_1.
Optimizing module Ln_receive_AcquireBlock_7_2.
Optimizing module Ln_receive_AcquireBlock_7_3.
Optimizing module Ln_receive_AcquireBlock_8.
Optimizing module Ln_receive_AcquireBlock_8_1.
Optimizing module Ln_receive_AcquireBlock_8_2.
Optimizing module Ln_receive_AcquireBlock_8_3.
Optimizing module Ln_receive_AcquirePerm_1.
Optimizing module Ln_receive_AcquirePerm_1_1.
Optimizing module Ln_receive_AcquirePerm_1_2.
Optimizing module Ln_receive_AcquirePerm_1_3.
Optimizing module Ln_receive_AcquirePerm_2.
Optimizing module Ln_receive_AcquirePerm_2_1.
Optimizing module Ln_receive_AcquirePerm_2_2.
Optimizing module Ln_receive_AcquirePerm_2_3.
Optimizing module Ln_receive_AcquirePerm_3.
Optimizing module Ln_receive_AcquirePerm_3_1.
Optimizing module Ln_receive_AcquirePerm_3_2.
Optimizing module Ln_receive_AcquirePerm_3_3.
Optimizing module Ln_receive_AcquirePerm_6.
Optimizing module Ln_receive_AcquirePerm_6_1.
Optimizing module Ln_receive_AcquirePerm_6_2.
Optimizing module Ln_receive_AcquirePerm_6_3.
Optimizing module Ln_receive_GrantAck.
Optimizing module Ln_receive_GrantAck_2.
Optimizing module Ln_receive_ProbeAckData_1.
Optimizing module Ln_receive_ProbeAckData_1_2.
Optimizing module Ln_receive_ProbeAckData_2.
Optimizing module Ln_receive_ProbeAckData_2_2.
Optimizing module Ln_receive_ProbeAck_1.
Optimizing module Ln_receive_ProbeAck_1_2.
Optimizing module Ln_receive_ProbeAck_2.
Optimizing module Ln_receive_ProbeAck_2_2.
Optimizing module Ln_receive_ProbeAck_3.
Optimizing module Ln_receive_ProbeAck_3_2.
Optimizing module Ln_receive_Release_1.
Optimizing module Ln_receive_Release_1_2.
Optimizing module Ln_receive_Release_2.
Optimizing module Ln_receive_Release_2_2.
Optimizing module Ln_send_Release_4.
Optimizing module Ln_send_Release_4_1.
Optimizing module Ln_send_Release_5.
Optimizing module Ln_send_Release_5_1.
Optimizing module receive_ReleaseAck.
Optimizing module receive_ReleaseAck_1.
Optimizing module receive_ReleaseAck_2.
Optimizing module receive_ReleaseAck_3.
Optimizing module respond_GrantData_toB.
Optimizing module respond_GrantData_toB_1.
Optimizing module respond_GrantData_toB_2.
Optimizing module respond_GrantData_toB_3.
Optimizing module respond_GrantData_toT.
Optimizing module respond_GrantData_toT_1.
Optimizing module respond_GrantData_toT_2.
Optimizing module respond_GrantData_toT_3.
Optimizing module respond_Grant_toT.
Optimizing module respond_Grant_toT_1.
Optimizing module respond_Grant_toT_2.
Optimizing module respond_Grant_toT_3.
Optimizing module respond_ProbeBlock_TtoN_1.
Optimizing module respond_ProbeBlock_TtoN_1_1.
Optimizing module respond_ProbeBlock_TtoN_1_2.
Optimizing module respond_ProbeBlock_TtoN_1_3.
Optimizing module respond_ProbeBlock_TtoN_2.
Optimizing module respond_ProbeBlock_TtoN_2_1.
Optimizing module respond_ProbeBlock_TtoN_2_2.
Optimizing module respond_ProbeBlock_TtoN_2_3.
Optimizing module respond_ProbeBlock_toB_1.
Optimizing module respond_ProbeBlock_toB_1_1.
Optimizing module respond_ProbeBlock_toB_1_2.
Optimizing module respond_ProbeBlock_toB_1_3.
Optimizing module respond_ProbeBlock_toB_2.
Optimizing module respond_ProbeBlock_toB_2_1.
Optimizing module respond_ProbeBlock_toB_2_2.
Optimizing module respond_ProbeBlock_toB_2_3.
Optimizing module respond_ProbePerm_BtoN.
Optimizing module respond_ProbePerm_BtoN_1.
Optimizing module respond_ProbePerm_BtoN_2.
Optimizing module respond_ProbePerm_BtoN_3.
Optimizing module respond_Probe_NtoN.
Optimizing module respond_Probe_NtoN_1.
Optimizing module respond_Probe_NtoN_2.
Optimizing module respond_Probe_NtoN_3.
Optimizing module send_AcquireBlock_toB.
Optimizing module send_AcquireBlock_toB_1.
Optimizing module send_AcquireBlock_toB_2.
Optimizing module send_AcquireBlock_toB_3.
Optimizing module send_AcquireBlock_toT.
Optimizing module send_AcquireBlock_toT_1.
Optimizing module send_AcquireBlock_toT_2.
Optimizing module send_AcquireBlock_toT_3.
Optimizing module send_AcquirePerm_toT.
Optimizing module send_AcquirePerm_toT_1.
Optimizing module send_AcquirePerm_toT_2.
Optimizing module send_AcquirePerm_toT_3.
Optimizing module send_Release_BtoN.
Optimizing module send_Release_BtoN_1.
Optimizing module send_Release_BtoN_2.
Optimizing module send_Release_BtoN_3.
Optimizing module send_Release_TtoN_1.
Optimizing module send_Release_TtoN_1_1.
Optimizing module send_Release_TtoN_1_2.
Optimizing module send_Release_TtoN_1_3.
Optimizing module system.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Init'.
Finding identical cells in module `\L3_receive_AcquireBlock'.
Finding identical cells in module `\L3_receive_AcquireBlock_1'.
Finding identical cells in module `\L3_receive_AcquirePerm'.
Finding identical cells in module `\L3_receive_AcquirePerm_1'.
Finding identical cells in module `\L3_send_release_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2'.
<suppressed ~195 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_2_1'.
<suppressed ~195 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_2_2'.
<suppressed ~195 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_2_3'.
<suppressed ~195 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_3'.
<suppressed ~39 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_3_1'.
<suppressed ~39 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_3_2'.
<suppressed ~39 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_3_3'.
<suppressed ~39 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_6'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_6_1'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_6_2'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_6_3'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_7'.
<suppressed ~72 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_7_1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_7_2'.
<suppressed ~72 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_7_3'.
<suppressed ~72 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_8'.
<suppressed ~57 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_8_1'.
<suppressed ~57 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_8_2'.
<suppressed ~57 debug messages>
Finding identical cells in module `\Ln_receive_AcquireBlock_8_3'.
<suppressed ~57 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_1'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_1_1'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_1_2'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_1_3'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_2'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_2_1'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_2_2'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_2_3'.
<suppressed ~168 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_3'.
<suppressed ~48 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_3_1'.
<suppressed ~48 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_3_2'.
<suppressed ~48 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_3_3'.
<suppressed ~48 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_6'.
<suppressed ~180 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_6_1'.
<suppressed ~180 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_6_2'.
<suppressed ~180 debug messages>
Finding identical cells in module `\Ln_receive_AcquirePerm_6_3'.
<suppressed ~180 debug messages>
Finding identical cells in module `\Ln_receive_GrantAck'.
<suppressed ~3 debug messages>
Finding identical cells in module `\Ln_receive_GrantAck_2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\Ln_receive_ProbeAckData_1'.
<suppressed ~27 debug messages>
Finding identical cells in module `\Ln_receive_ProbeAckData_1_2'.
<suppressed ~27 debug messages>
Finding identical cells in module `\Ln_receive_ProbeAckData_2'.
<suppressed ~27 debug messages>
Finding identical cells in module `\Ln_receive_ProbeAckData_2_2'.
<suppressed ~27 debug messages>
Finding identical cells in module `\Ln_receive_ProbeAck_1'.
<suppressed ~30 debug messages>
Finding identical cells in module `\Ln_receive_ProbeAck_1_2'.
<suppressed ~30 debug messages>
Finding identical cells in module `\Ln_receive_ProbeAck_2'.
<suppressed ~27 debug messages>
Finding identical cells in module `\Ln_receive_ProbeAck_2_2'.
<suppressed ~27 debug messages>
Finding identical cells in module `\Ln_receive_ProbeAck_3'.
<suppressed ~27 debug messages>
Finding identical cells in module `\Ln_receive_ProbeAck_3_2'.
<suppressed ~27 debug messages>
Finding identical cells in module `\Ln_receive_Release_1'.
<suppressed ~54 debug messages>
Finding identical cells in module `\Ln_receive_Release_1_2'.
<suppressed ~54 debug messages>
Finding identical cells in module `\Ln_receive_Release_2'.
<suppressed ~75 debug messages>
Finding identical cells in module `\Ln_receive_Release_2_2'.
<suppressed ~75 debug messages>
Finding identical cells in module `\Ln_send_Release_4'.
<suppressed ~228 debug messages>
Finding identical cells in module `\Ln_send_Release_4_1'.
<suppressed ~228 debug messages>
Finding identical cells in module `\Ln_send_Release_5'.
<suppressed ~144 debug messages>
Finding identical cells in module `\Ln_send_Release_5_1'.
<suppressed ~144 debug messages>
Finding identical cells in module `\receive_ReleaseAck'.
<suppressed ~9 debug messages>
Finding identical cells in module `\receive_ReleaseAck_1'.
<suppressed ~9 debug messages>
Finding identical cells in module `\receive_ReleaseAck_2'.
<suppressed ~9 debug messages>
Finding identical cells in module `\receive_ReleaseAck_3'.
<suppressed ~9 debug messages>
Finding identical cells in module `\respond_GrantData_toB'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_GrantData_toB_1'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_GrantData_toB_2'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_GrantData_toB_3'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_GrantData_toT'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_GrantData_toT_1'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_GrantData_toT_2'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_GrantData_toT_3'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_Grant_toT'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_Grant_toT_1'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_Grant_toT_2'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_Grant_toT_3'.
<suppressed ~90 debug messages>
Finding identical cells in module `\respond_ProbeBlock_TtoN_1'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_1'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_2'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_3'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_ProbeBlock_TtoN_2'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_1'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_2'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_3'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_ProbeBlock_toB_1'.
<suppressed ~105 debug messages>
Finding identical cells in module `\respond_ProbeBlock_toB_1_1'.
<suppressed ~105 debug messages>
Finding identical cells in module `\respond_ProbeBlock_toB_1_2'.
<suppressed ~105 debug messages>
Finding identical cells in module `\respond_ProbeBlock_toB_1_3'.
<suppressed ~105 debug messages>
Finding identical cells in module `\respond_ProbeBlock_toB_2'.
<suppressed ~105 debug messages>
Finding identical cells in module `\respond_ProbeBlock_toB_2_1'.
<suppressed ~105 debug messages>
Finding identical cells in module `\respond_ProbeBlock_toB_2_2'.
<suppressed ~105 debug messages>
Finding identical cells in module `\respond_ProbeBlock_toB_2_3'.
<suppressed ~105 debug messages>
Finding identical cells in module `\respond_ProbePerm_BtoN'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_ProbePerm_BtoN_1'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_ProbePerm_BtoN_2'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_ProbePerm_BtoN_3'.
<suppressed ~135 debug messages>
Finding identical cells in module `\respond_Probe_NtoN'.
<suppressed ~195 debug messages>
Finding identical cells in module `\respond_Probe_NtoN_1'.
<suppressed ~195 debug messages>
Finding identical cells in module `\respond_Probe_NtoN_2'.
<suppressed ~195 debug messages>
Finding identical cells in module `\respond_Probe_NtoN_3'.
<suppressed ~195 debug messages>
Finding identical cells in module `\send_AcquireBlock_toB'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_AcquireBlock_toB_1'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_AcquireBlock_toB_2'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_AcquireBlock_toB_3'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_AcquireBlock_toT'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_AcquireBlock_toT_1'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_AcquireBlock_toT_2'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_AcquireBlock_toT_3'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_AcquirePerm_toT'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_AcquirePerm_toT_1'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_AcquirePerm_toT_2'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_AcquirePerm_toT_3'.
<suppressed ~108 debug messages>
Finding identical cells in module `\send_Release_BtoN'.
<suppressed ~165 debug messages>
Finding identical cells in module `\send_Release_BtoN_1'.
<suppressed ~165 debug messages>
Finding identical cells in module `\send_Release_BtoN_2'.
<suppressed ~165 debug messages>
Finding identical cells in module `\send_Release_BtoN_3'.
<suppressed ~165 debug messages>
Finding identical cells in module `\send_Release_TtoN_1'.
<suppressed ~165 debug messages>
Finding identical cells in module `\send_Release_TtoN_1_1'.
<suppressed ~165 debug messages>
Finding identical cells in module `\send_Release_TtoN_1_2'.
<suppressed ~165 debug messages>
Finding identical cells in module `\send_Release_TtoN_1_3'.
<suppressed ~165 debug messages>
Finding identical cells in module `\system'.
<suppressed ~444 debug messages>
Removed a total of 4360 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Init..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \L3_receive_AcquireBlock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \L3_receive_AcquireBlock_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \L3_receive_AcquirePerm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \L3_receive_AcquirePerm_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \L3_send_release_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:46364$29383.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:46965$29294.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:47566$29205.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_2_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:48167$29116.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_3_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_3_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:51140$28888.
    dead port 2/2 on $mux $ternary$protocol.sv:51142$28897.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_6_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:51746$28799.
    dead port 2/2 on $mux $ternary$protocol.sv:51748$28808.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_6_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:52352$28710.
    dead port 2/2 on $mux $ternary$protocol.sv:52354$28719.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_6_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:52958$28621.
    dead port 2/2 on $mux $ternary$protocol.sv:52960$28630.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:53558$28550.
    dead port 2/2 on $mux $ternary$protocol.sv:53559$28557.
    dead port 2/2 on $mux $ternary$protocol.sv:53562$28558.
    dead port 2/2 on $mux $ternary$protocol.sv:53563$28565.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_7_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:54157$28500.
    dead port 2/2 on $mux $ternary$protocol.sv:54158$28507.
    dead port 2/2 on $mux $ternary$protocol.sv:54161$28508.
    dead port 2/2 on $mux $ternary$protocol.sv:54162$28515.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_7_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:54756$28450.
    dead port 2/2 on $mux $ternary$protocol.sv:54757$28451.
    dead port 2/2 on $mux $ternary$protocol.sv:54758$28458.
    dead port 2/2 on $mux $ternary$protocol.sv:54762$28466.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_7_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:55355$28400.
    dead port 2/2 on $mux $ternary$protocol.sv:55356$28401.
    dead port 2/2 on $mux $ternary$protocol.sv:55357$28408.
    dead port 2/2 on $mux $ternary$protocol.sv:55361$28416.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:55955$28358.
    dead port 2/2 on $mux $ternary$protocol.sv:55956$28365.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_8_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:56551$28315.
    dead port 2/2 on $mux $ternary$protocol.sv:56552$28322.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_8_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:57147$28272.
    dead port 2/2 on $mux $ternary$protocol.sv:57149$28280.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_8_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:57743$28229.
    dead port 2/2 on $mux $ternary$protocol.sv:57745$28237.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:36710$30632.
    dead port 2/2 on $mux $ternary$protocol.sv:36712$30641.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:37313$30545.
    dead port 2/2 on $mux $ternary$protocol.sv:37315$30554.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:37916$30458.
    dead port 2/2 on $mux $ternary$protocol.sv:37918$30467.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:38519$30371.
    dead port 2/2 on $mux $ternary$protocol.sv:38521$30380.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:39122$30284.
    dead port 2/2 on $mux $ternary$protocol.sv:39124$30293.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:39724$30197.
    dead port 2/2 on $mux $ternary$protocol.sv:39726$30206.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:40326$30110.
    dead port 2/2 on $mux $ternary$protocol.sv:40328$30119.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_2_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:40928$30023.
    dead port 2/2 on $mux $ternary$protocol.sv:40930$30032.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:41526$29964.
    dead port 2/2 on $mux $ternary$protocol.sv:41527$29969.
    dead port 2/2 on $mux $ternary$protocol.sv:41529$29970.
    dead port 2/2 on $mux $ternary$protocol.sv:41530$29975.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:42123$29924.
    dead port 2/2 on $mux $ternary$protocol.sv:42124$29929.
    dead port 2/2 on $mux $ternary$protocol.sv:42126$29930.
    dead port 2/2 on $mux $ternary$protocol.sv:42127$29935.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_3_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:42720$29884.
    dead port 2/2 on $mux $ternary$protocol.sv:42721$29885.
    dead port 2/2 on $mux $ternary$protocol.sv:42722$29890.
    dead port 2/2 on $mux $ternary$protocol.sv:42725$29896.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_3_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:43317$29844.
    dead port 2/2 on $mux $ternary$protocol.sv:43318$29845.
    dead port 2/2 on $mux $ternary$protocol.sv:43319$29850.
    dead port 2/2 on $mux $ternary$protocol.sv:43322$29856.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:43912$29746.
    dead port 2/2 on $mux $ternary$protocol.sv:43918$29766.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_6_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:44524$29648.
    dead port 2/2 on $mux $ternary$protocol.sv:44530$29668.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_6_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:45136$29550.
    dead port 2/2 on $mux $ternary$protocol.sv:45142$29570.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_6_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:45748$29452.
    dead port 2/2 on $mux $ternary$protocol.sv:45754$29472.
Running muxtree optimizer on module \Ln_receive_GrantAck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_GrantAck_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAckData_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAckData_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAckData_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAckData_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_3_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_Release_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:64218$28001.
    dead port 2/2 on $mux $ternary$protocol.sv:64219$28005.
Running muxtree optimizer on module \Ln_receive_Release_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:64811$27968.
    dead port 2/2 on $mux $ternary$protocol.sv:64812$27972.
Running muxtree optimizer on module \Ln_receive_Release_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:65402$27930.
    dead port 2/2 on $mux $ternary$protocol.sv:65404$27936.
Running muxtree optimizer on module \Ln_receive_Release_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:65995$27890.
    dead port 2/2 on $mux $ternary$protocol.sv:65997$27896.
Running muxtree optimizer on module \Ln_send_Release_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:67751$27751.
    dead port 2/2 on $mux $ternary$protocol.sv:67753$27758.
    dead port 2/2 on $mux $ternary$protocol.sv:67757$27770.
    dead port 2/2 on $mux $ternary$protocol.sv:67763$27789.
Running muxtree optimizer on module \Ln_send_Release_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:68370$27632.
    dead port 2/2 on $mux $ternary$protocol.sv:68372$27639.
    dead port 2/2 on $mux $ternary$protocol.sv:68376$27651.
    dead port 2/2 on $mux $ternary$protocol.sv:68382$27670.
Running muxtree optimizer on module \Ln_send_Release_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:68989$27546.
    dead port 2/2 on $mux $ternary$protocol.sv:68995$27563.
Running muxtree optimizer on module \Ln_send_Release_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:69596$27460.
    dead port 2/2 on $mux $ternary$protocol.sv:69602$27477.
Running muxtree optimizer on module \receive_ReleaseAck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \receive_ReleaseAck_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \receive_ReleaseAck_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \receive_ReleaseAck_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_GrantData_toB..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:15282$32621.
    dead port 2/2 on $mux $ternary$protocol.sv:15284$32627.
Running muxtree optimizer on module \respond_GrantData_toB_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:15877$32574.
    dead port 2/2 on $mux $ternary$protocol.sv:15879$32580.
Running muxtree optimizer on module \respond_GrantData_toB_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:16472$32527.
    dead port 2/2 on $mux $ternary$protocol.sv:16474$32533.
Running muxtree optimizer on module \respond_GrantData_toB_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:17067$32480.
    dead port 2/2 on $mux $ternary$protocol.sv:17069$32486.
Running muxtree optimizer on module \respond_GrantData_toT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:17662$32433.
    dead port 2/2 on $mux $ternary$protocol.sv:17664$32439.
Running muxtree optimizer on module \respond_GrantData_toT_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:18257$32386.
    dead port 2/2 on $mux $ternary$protocol.sv:18259$32392.
Running muxtree optimizer on module \respond_GrantData_toT_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:18852$32339.
    dead port 2/2 on $mux $ternary$protocol.sv:18854$32345.
Running muxtree optimizer on module \respond_GrantData_toT_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:19447$32292.
    dead port 2/2 on $mux $ternary$protocol.sv:19449$32298.
Running muxtree optimizer on module \respond_Grant_toT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:12902$32809.
    dead port 2/2 on $mux $ternary$protocol.sv:12904$32815.
Running muxtree optimizer on module \respond_Grant_toT_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:13497$32762.
    dead port 2/2 on $mux $ternary$protocol.sv:13499$32768.
Running muxtree optimizer on module \respond_Grant_toT_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:14092$32715.
    dead port 2/2 on $mux $ternary$protocol.sv:14094$32721.
Running muxtree optimizer on module \respond_Grant_toT_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:14687$32668.
    dead port 2/2 on $mux $ternary$protocol.sv:14689$32674.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:24832$31606.
    dead port 2/2 on $mux $ternary$protocol.sv:24834$31616.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:25430$31542.
    dead port 2/2 on $mux $ternary$protocol.sv:25432$31552.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:26028$31478.
    dead port 2/2 on $mux $ternary$protocol.sv:26030$31488.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:26626$31414.
    dead port 2/2 on $mux $ternary$protocol.sv:26628$31424.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:27224$31350.
    dead port 2/2 on $mux $ternary$protocol.sv:27226$31360.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:27822$31286.
    dead port 2/2 on $mux $ternary$protocol.sv:27824$31296.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:28420$31222.
    dead port 2/2 on $mux $ternary$protocol.sv:28422$31232.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_2_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:29018$31158.
    dead port 2/2 on $mux $ternary$protocol.sv:29020$31168.
Running muxtree optimizer on module \respond_ProbeBlock_toB_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:29616$31104.
    dead port 2/2 on $mux $ternary$protocol.sv:29618$31112.
Running muxtree optimizer on module \respond_ProbeBlock_toB_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:30210$31052.
    dead port 2/2 on $mux $ternary$protocol.sv:30212$31060.
Running muxtree optimizer on module \respond_ProbeBlock_toB_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:30804$31000.
    dead port 2/2 on $mux $ternary$protocol.sv:30806$31008.
Running muxtree optimizer on module \respond_ProbeBlock_toB_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:31398$30948.
    dead port 2/2 on $mux $ternary$protocol.sv:31400$30956.
Running muxtree optimizer on module \respond_ProbeBlock_toB_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:31992$30896.
    dead port 2/2 on $mux $ternary$protocol.sv:31994$30904.
Running muxtree optimizer on module \respond_ProbeBlock_toB_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:32586$30844.
    dead port 2/2 on $mux $ternary$protocol.sv:32588$30852.
Running muxtree optimizer on module \respond_ProbeBlock_toB_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:33180$30792.
    dead port 2/2 on $mux $ternary$protocol.sv:33182$30800.
Running muxtree optimizer on module \respond_ProbeBlock_toB_2_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:33774$30740.
    dead port 2/2 on $mux $ternary$protocol.sv:33776$30748.
Running muxtree optimizer on module \respond_ProbePerm_BtoN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:22440$31862.
    dead port 2/2 on $mux $ternary$protocol.sv:22442$31872.
Running muxtree optimizer on module \respond_ProbePerm_BtoN_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:23038$31798.
    dead port 2/2 on $mux $ternary$protocol.sv:23040$31808.
Running muxtree optimizer on module \respond_ProbePerm_BtoN_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:23636$31734.
    dead port 2/2 on $mux $ternary$protocol.sv:23638$31744.
Running muxtree optimizer on module \respond_ProbePerm_BtoN_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:24234$31670.
    dead port 2/2 on $mux $ternary$protocol.sv:24236$31680.
Running muxtree optimizer on module \respond_Probe_NtoN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:20036$32194.
    dead port 2/2 on $mux $ternary$protocol.sv:20039$32208.
Running muxtree optimizer on module \respond_Probe_NtoN_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:20637$32106.
    dead port 2/2 on $mux $ternary$protocol.sv:20640$32120.
Running muxtree optimizer on module \respond_Probe_NtoN_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:21238$32018.
    dead port 2/2 on $mux $ternary$protocol.sv:21241$32032.
Running muxtree optimizer on module \respond_Probe_NtoN_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:21839$31930.
    dead port 2/2 on $mux $ternary$protocol.sv:21842$31944.
Running muxtree optimizer on module \send_AcquireBlock_toB..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:968$34033.
    dead port 2/2 on $mux $ternary$protocol.sv:970$34043.
Running muxtree optimizer on module \send_AcquireBlock_toB_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:1563$33980.
    dead port 2/2 on $mux $ternary$protocol.sv:1565$33990.
Running muxtree optimizer on module \send_AcquireBlock_toB_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:2158$33927.
    dead port 2/2 on $mux $ternary$protocol.sv:2160$33937.
Running muxtree optimizer on module \send_AcquireBlock_toB_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:2753$33874.
    dead port 2/2 on $mux $ternary$protocol.sv:2755$33884.
Running muxtree optimizer on module \send_AcquireBlock_toT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:5728$33609.
    dead port 2/2 on $mux $ternary$protocol.sv:5730$33619.
Running muxtree optimizer on module \send_AcquireBlock_toT_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:6323$33556.
    dead port 2/2 on $mux $ternary$protocol.sv:6325$33566.
Running muxtree optimizer on module \send_AcquireBlock_toT_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:6918$33503.
    dead port 2/2 on $mux $ternary$protocol.sv:6920$33513.
Running muxtree optimizer on module \send_AcquireBlock_toT_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:7513$33450.
    dead port 2/2 on $mux $ternary$protocol.sv:7515$33460.
Running muxtree optimizer on module \send_AcquirePerm_toT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:3348$33821.
    dead port 2/2 on $mux $ternary$protocol.sv:3350$33831.
Running muxtree optimizer on module \send_AcquirePerm_toT_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:3943$33768.
    dead port 2/2 on $mux $ternary$protocol.sv:3945$33778.
Running muxtree optimizer on module \send_AcquirePerm_toT_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:4538$33715.
    dead port 2/2 on $mux $ternary$protocol.sv:4540$33725.
Running muxtree optimizer on module \send_AcquirePerm_toT_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:5133$33662.
    dead port 2/2 on $mux $ternary$protocol.sv:5135$33672.
Running muxtree optimizer on module \send_Release_BtoN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:8108$33376.
    dead port 2/2 on $mux $ternary$protocol.sv:8111$33388.
Running muxtree optimizer on module \send_Release_BtoN_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:8706$33300.
    dead port 2/2 on $mux $ternary$protocol.sv:8709$33312.
Running muxtree optimizer on module \send_Release_BtoN_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:9304$33224.
    dead port 2/2 on $mux $ternary$protocol.sv:9307$33236.
Running muxtree optimizer on module \send_Release_BtoN_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:9902$33148.
    dead port 2/2 on $mux $ternary$protocol.sv:9905$33160.
Running muxtree optimizer on module \send_Release_TtoN_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:10500$33072.
    dead port 2/2 on $mux $ternary$protocol.sv:10503$33084.
Running muxtree optimizer on module \send_Release_TtoN_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:11099$32996.
    dead port 2/2 on $mux $ternary$protocol.sv:11102$33008.
Running muxtree optimizer on module \send_Release_TtoN_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:11698$32920.
    dead port 2/2 on $mux $ternary$protocol.sv:11701$32932.
Running muxtree optimizer on module \send_Release_TtoN_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $ternary$protocol.sv:12297$32844.
    dead port 2/2 on $mux $ternary$protocol.sv:12300$32856.
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 208 multiplexer ports.
<suppressed ~720 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Init.
  Optimizing cells in module \L3_receive_AcquireBlock.
  Optimizing cells in module \L3_receive_AcquireBlock_1.
  Optimizing cells in module \L3_receive_AcquirePerm.
  Optimizing cells in module \L3_receive_AcquirePerm_1.
  Optimizing cells in module \L3_send_release_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_2_1.
  Optimizing cells in module \Ln_receive_AcquireBlock_2_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_2_3.
  Optimizing cells in module \Ln_receive_AcquireBlock_3.
  Optimizing cells in module \Ln_receive_AcquireBlock_3_1.
  Optimizing cells in module \Ln_receive_AcquireBlock_3_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_3_3.
  Optimizing cells in module \Ln_receive_AcquireBlock_6.
  Optimizing cells in module \Ln_receive_AcquireBlock_6_1.
  Optimizing cells in module \Ln_receive_AcquireBlock_6_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_6_3.
  Optimizing cells in module \Ln_receive_AcquireBlock_7.
  Optimizing cells in module \Ln_receive_AcquireBlock_7_1.
  Optimizing cells in module \Ln_receive_AcquireBlock_7_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_7_3.
  Optimizing cells in module \Ln_receive_AcquireBlock_8.
  Optimizing cells in module \Ln_receive_AcquireBlock_8_1.
  Optimizing cells in module \Ln_receive_AcquireBlock_8_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_8_3.
  Optimizing cells in module \Ln_receive_AcquirePerm_1.
  Optimizing cells in module \Ln_receive_AcquirePerm_1_1.
  Optimizing cells in module \Ln_receive_AcquirePerm_1_2.
  Optimizing cells in module \Ln_receive_AcquirePerm_1_3.
  Optimizing cells in module \Ln_receive_AcquirePerm_2.
  Optimizing cells in module \Ln_receive_AcquirePerm_2_1.
  Optimizing cells in module \Ln_receive_AcquirePerm_2_2.
  Optimizing cells in module \Ln_receive_AcquirePerm_2_3.
  Optimizing cells in module \Ln_receive_AcquirePerm_3.
  Optimizing cells in module \Ln_receive_AcquirePerm_3_1.
  Optimizing cells in module \Ln_receive_AcquirePerm_3_2.
  Optimizing cells in module \Ln_receive_AcquirePerm_3_3.
  Optimizing cells in module \Ln_receive_AcquirePerm_6.
  Optimizing cells in module \Ln_receive_AcquirePerm_6.
  Optimizing cells in module \Ln_receive_AcquirePerm_6_1.
  Optimizing cells in module \Ln_receive_AcquirePerm_6_1.
  Optimizing cells in module \Ln_receive_AcquirePerm_6_2.
  Optimizing cells in module \Ln_receive_AcquirePerm_6_2.
  Optimizing cells in module \Ln_receive_AcquirePerm_6_3.
  Optimizing cells in module \Ln_receive_AcquirePerm_6_3.
  Optimizing cells in module \Ln_receive_GrantAck.
  Optimizing cells in module \Ln_receive_GrantAck_2.
  Optimizing cells in module \Ln_receive_ProbeAckData_1.
  Optimizing cells in module \Ln_receive_ProbeAckData_1_2.
  Optimizing cells in module \Ln_receive_ProbeAckData_2.
  Optimizing cells in module \Ln_receive_ProbeAckData_2_2.
  Optimizing cells in module \Ln_receive_ProbeAck_1.
  Optimizing cells in module \Ln_receive_ProbeAck_1_2.
  Optimizing cells in module \Ln_receive_ProbeAck_2.
  Optimizing cells in module \Ln_receive_ProbeAck_2_2.
  Optimizing cells in module \Ln_receive_ProbeAck_3.
  Optimizing cells in module \Ln_receive_ProbeAck_3_2.
  Optimizing cells in module \Ln_receive_Release_1.
  Optimizing cells in module \Ln_receive_Release_1_2.
  Optimizing cells in module \Ln_receive_Release_2.
  Optimizing cells in module \Ln_receive_Release_2_2.
  Optimizing cells in module \Ln_send_Release_4.
  Optimizing cells in module \Ln_send_Release_4.
  Optimizing cells in module \Ln_send_Release_4_1.
  Optimizing cells in module \Ln_send_Release_4_1.
  Optimizing cells in module \Ln_send_Release_5.
  Optimizing cells in module \Ln_send_Release_5.
  Optimizing cells in module \Ln_send_Release_5_1.
  Optimizing cells in module \Ln_send_Release_5_1.
  Optimizing cells in module \receive_ReleaseAck.
  Optimizing cells in module \receive_ReleaseAck_1.
  Optimizing cells in module \receive_ReleaseAck_2.
  Optimizing cells in module \receive_ReleaseAck_3.
  Optimizing cells in module \respond_GrantData_toB.
  Optimizing cells in module \respond_GrantData_toB_1.
  Optimizing cells in module \respond_GrantData_toB_2.
  Optimizing cells in module \respond_GrantData_toB_3.
  Optimizing cells in module \respond_GrantData_toT.
  Optimizing cells in module \respond_GrantData_toT_1.
  Optimizing cells in module \respond_GrantData_toT_2.
  Optimizing cells in module \respond_GrantData_toT_3.
  Optimizing cells in module \respond_Grant_toT.
  Optimizing cells in module \respond_Grant_toT_1.
  Optimizing cells in module \respond_Grant_toT_2.
  Optimizing cells in module \respond_Grant_toT_3.
  Optimizing cells in module \respond_ProbeBlock_TtoN_1.
  Optimizing cells in module \respond_ProbeBlock_TtoN_1_1.
  Optimizing cells in module \respond_ProbeBlock_TtoN_1_2.
  Optimizing cells in module \respond_ProbeBlock_TtoN_1_3.
  Optimizing cells in module \respond_ProbeBlock_TtoN_2.
  Optimizing cells in module \respond_ProbeBlock_TtoN_2_1.
  Optimizing cells in module \respond_ProbeBlock_TtoN_2_2.
  Optimizing cells in module \respond_ProbeBlock_TtoN_2_3.
  Optimizing cells in module \respond_ProbeBlock_toB_1.
  Optimizing cells in module \respond_ProbeBlock_toB_1_1.
  Optimizing cells in module \respond_ProbeBlock_toB_1_2.
  Optimizing cells in module \respond_ProbeBlock_toB_1_3.
  Optimizing cells in module \respond_ProbeBlock_toB_2.
  Optimizing cells in module \respond_ProbeBlock_toB_2_1.
  Optimizing cells in module \respond_ProbeBlock_toB_2_2.
  Optimizing cells in module \respond_ProbeBlock_toB_2_3.
  Optimizing cells in module \respond_ProbePerm_BtoN.
  Optimizing cells in module \respond_ProbePerm_BtoN_1.
  Optimizing cells in module \respond_ProbePerm_BtoN_2.
  Optimizing cells in module \respond_ProbePerm_BtoN_3.
  Optimizing cells in module \respond_Probe_NtoN.
  Optimizing cells in module \respond_Probe_NtoN_1.
  Optimizing cells in module \respond_Probe_NtoN_2.
  Optimizing cells in module \respond_Probe_NtoN_3.
  Optimizing cells in module \send_AcquireBlock_toB.
  Optimizing cells in module \send_AcquireBlock_toB_1.
  Optimizing cells in module \send_AcquireBlock_toB_2.
  Optimizing cells in module \send_AcquireBlock_toB_3.
  Optimizing cells in module \send_AcquireBlock_toT.
  Optimizing cells in module \send_AcquireBlock_toT_1.
  Optimizing cells in module \send_AcquireBlock_toT_2.
  Optimizing cells in module \send_AcquireBlock_toT_3.
  Optimizing cells in module \send_AcquirePerm_toT.
  Optimizing cells in module \send_AcquirePerm_toT_1.
  Optimizing cells in module \send_AcquirePerm_toT_2.
  Optimizing cells in module \send_AcquirePerm_toT_3.
  Optimizing cells in module \send_Release_BtoN.
  Optimizing cells in module \send_Release_BtoN_1.
  Optimizing cells in module \send_Release_BtoN_2.
  Optimizing cells in module \send_Release_BtoN_3.
  Optimizing cells in module \send_Release_TtoN_1.
  Optimizing cells in module \send_Release_TtoN_1_1.
  Optimizing cells in module \send_Release_TtoN_1_2.
  Optimizing cells in module \send_Release_TtoN_1_3.
  Optimizing cells in module \system.
Performed a total of 10 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Init'.
Finding identical cells in module `\L3_receive_AcquireBlock'.
Finding identical cells in module `\L3_receive_AcquireBlock_1'.
Finding identical cells in module `\L3_receive_AcquirePerm'.
Finding identical cells in module `\L3_receive_AcquirePerm_1'.
Finding identical cells in module `\L3_send_release_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6_3'.
Finding identical cells in module `\Ln_receive_GrantAck'.
Finding identical cells in module `\Ln_receive_GrantAck_2'.
Finding identical cells in module `\Ln_receive_ProbeAckData_1'.
Finding identical cells in module `\Ln_receive_ProbeAckData_1_2'.
Finding identical cells in module `\Ln_receive_ProbeAckData_2'.
Finding identical cells in module `\Ln_receive_ProbeAckData_2_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_1'.
Finding identical cells in module `\Ln_receive_ProbeAck_1_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_2_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_3'.
Finding identical cells in module `\Ln_receive_ProbeAck_3_2'.
Finding identical cells in module `\Ln_receive_Release_1'.
Finding identical cells in module `\Ln_receive_Release_1_2'.
Finding identical cells in module `\Ln_receive_Release_2'.
Finding identical cells in module `\Ln_receive_Release_2_2'.
Finding identical cells in module `\Ln_send_Release_4'.
Finding identical cells in module `\Ln_send_Release_4_1'.
Finding identical cells in module `\Ln_send_Release_5'.
Finding identical cells in module `\Ln_send_Release_5_1'.
Finding identical cells in module `\receive_ReleaseAck'.
Finding identical cells in module `\receive_ReleaseAck_1'.
Finding identical cells in module `\receive_ReleaseAck_2'.
Finding identical cells in module `\receive_ReleaseAck_3'.
Finding identical cells in module `\respond_GrantData_toB'.
Finding identical cells in module `\respond_GrantData_toB_1'.
Finding identical cells in module `\respond_GrantData_toB_2'.
Finding identical cells in module `\respond_GrantData_toB_3'.
Finding identical cells in module `\respond_GrantData_toT'.
Finding identical cells in module `\respond_GrantData_toT_1'.
Finding identical cells in module `\respond_GrantData_toT_2'.
Finding identical cells in module `\respond_GrantData_toT_3'.
Finding identical cells in module `\respond_Grant_toT'.
Finding identical cells in module `\respond_Grant_toT_1'.
Finding identical cells in module `\respond_Grant_toT_2'.
Finding identical cells in module `\respond_Grant_toT_3'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_1'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_2'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_3'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_1'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_2'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_3'.
Finding identical cells in module `\respond_ProbeBlock_toB_1'.
Finding identical cells in module `\respond_ProbeBlock_toB_1_1'.
Finding identical cells in module `\respond_ProbeBlock_toB_1_2'.
Finding identical cells in module `\respond_ProbeBlock_toB_1_3'.
Finding identical cells in module `\respond_ProbeBlock_toB_2'.
Finding identical cells in module `\respond_ProbeBlock_toB_2_1'.
Finding identical cells in module `\respond_ProbeBlock_toB_2_2'.
Finding identical cells in module `\respond_ProbeBlock_toB_2_3'.
Finding identical cells in module `\respond_ProbePerm_BtoN'.
Finding identical cells in module `\respond_ProbePerm_BtoN_1'.
Finding identical cells in module `\respond_ProbePerm_BtoN_2'.
Finding identical cells in module `\respond_ProbePerm_BtoN_3'.
Finding identical cells in module `\respond_Probe_NtoN'.
Finding identical cells in module `\respond_Probe_NtoN_1'.
Finding identical cells in module `\respond_Probe_NtoN_2'.
Finding identical cells in module `\respond_Probe_NtoN_3'.
Finding identical cells in module `\send_AcquireBlock_toB'.
Finding identical cells in module `\send_AcquireBlock_toB_1'.
Finding identical cells in module `\send_AcquireBlock_toB_2'.
Finding identical cells in module `\send_AcquireBlock_toB_3'.
Finding identical cells in module `\send_AcquireBlock_toT'.
Finding identical cells in module `\send_AcquireBlock_toT_1'.
Finding identical cells in module `\send_AcquireBlock_toT_2'.
Finding identical cells in module `\send_AcquireBlock_toT_3'.
Finding identical cells in module `\send_AcquirePerm_toT'.
Finding identical cells in module `\send_AcquirePerm_toT_1'.
Finding identical cells in module `\send_AcquirePerm_toT_2'.
Finding identical cells in module `\send_AcquirePerm_toT_3'.
Finding identical cells in module `\send_Release_BtoN'.
Finding identical cells in module `\send_Release_BtoN_1'.
Finding identical cells in module `\send_Release_BtoN_2'.
Finding identical cells in module `\send_Release_BtoN_3'.
Finding identical cells in module `\send_Release_TtoN_1'.
Finding identical cells in module `\send_Release_TtoN_1_1'.
Finding identical cells in module `\send_Release_TtoN_1_2'.
Finding identical cells in module `\send_Release_TtoN_1_3'.
Finding identical cells in module `\system'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Init..
Finding unused cells or wires in module \L3_receive_AcquireBlock..
Finding unused cells or wires in module \L3_receive_AcquireBlock_1..
Finding unused cells or wires in module \L3_receive_AcquirePerm..
Finding unused cells or wires in module \L3_receive_AcquirePerm_1..
Finding unused cells or wires in module \L3_send_release_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_3..
Finding unused cells or wires in module \Ln_receive_GrantAck..
Finding unused cells or wires in module \Ln_receive_GrantAck_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_1..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_1_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_2_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_1..
Finding unused cells or wires in module \Ln_receive_ProbeAck_1_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_2_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_3..
Finding unused cells or wires in module \Ln_receive_ProbeAck_3_2..
Finding unused cells or wires in module \Ln_receive_Release_1..
Finding unused cells or wires in module \Ln_receive_Release_1_2..
Finding unused cells or wires in module \Ln_receive_Release_2..
Finding unused cells or wires in module \Ln_receive_Release_2_2..
Finding unused cells or wires in module \Ln_send_Release_4..
Finding unused cells or wires in module \Ln_send_Release_4_1..
Finding unused cells or wires in module \Ln_send_Release_5..
Finding unused cells or wires in module \Ln_send_Release_5_1..
Finding unused cells or wires in module \receive_ReleaseAck..
Finding unused cells or wires in module \receive_ReleaseAck_1..
Finding unused cells or wires in module \receive_ReleaseAck_2..
Finding unused cells or wires in module \receive_ReleaseAck_3..
Finding unused cells or wires in module \respond_GrantData_toB..
Finding unused cells or wires in module \respond_GrantData_toB_1..
Finding unused cells or wires in module \respond_GrantData_toB_2..
Finding unused cells or wires in module \respond_GrantData_toB_3..
Finding unused cells or wires in module \respond_GrantData_toT..
Finding unused cells or wires in module \respond_GrantData_toT_1..
Finding unused cells or wires in module \respond_GrantData_toT_2..
Finding unused cells or wires in module \respond_GrantData_toT_3..
Finding unused cells or wires in module \respond_Grant_toT..
Finding unused cells or wires in module \respond_Grant_toT_1..
Finding unused cells or wires in module \respond_Grant_toT_2..
Finding unused cells or wires in module \respond_Grant_toT_3..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_3..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_3..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_3..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_3..
Finding unused cells or wires in module \respond_ProbePerm_BtoN..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_1..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_2..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_3..
Finding unused cells or wires in module \respond_Probe_NtoN..
Finding unused cells or wires in module \respond_Probe_NtoN_1..
Finding unused cells or wires in module \respond_Probe_NtoN_2..
Finding unused cells or wires in module \respond_Probe_NtoN_3..
Finding unused cells or wires in module \send_AcquireBlock_toB..
Finding unused cells or wires in module \send_AcquireBlock_toB_1..
Finding unused cells or wires in module \send_AcquireBlock_toB_2..
Finding unused cells or wires in module \send_AcquireBlock_toB_3..
Finding unused cells or wires in module \send_AcquireBlock_toT..
Finding unused cells or wires in module \send_AcquireBlock_toT_1..
Finding unused cells or wires in module \send_AcquireBlock_toT_2..
Finding unused cells or wires in module \send_AcquireBlock_toT_3..
Finding unused cells or wires in module \send_AcquirePerm_toT..
Finding unused cells or wires in module \send_AcquirePerm_toT_1..
Finding unused cells or wires in module \send_AcquirePerm_toT_2..
Finding unused cells or wires in module \send_AcquirePerm_toT_3..
Finding unused cells or wires in module \send_Release_BtoN..
Finding unused cells or wires in module \send_Release_BtoN_1..
Finding unused cells or wires in module \send_Release_BtoN_2..
Finding unused cells or wires in module \send_Release_BtoN_3..
Finding unused cells or wires in module \send_Release_TtoN_1..
Finding unused cells or wires in module \send_Release_TtoN_1_1..
Finding unused cells or wires in module \send_Release_TtoN_1_2..
Finding unused cells or wires in module \send_Release_TtoN_1_3..
Finding unused cells or wires in module \system..
Removed 0 unused cells and 4221 unused wires.
<suppressed ~117 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module Init.
Optimizing module L3_receive_AcquireBlock.
Optimizing module L3_receive_AcquireBlock_1.
Optimizing module L3_receive_AcquirePerm.
Optimizing module L3_receive_AcquirePerm_1.
Optimizing module L3_send_release_2.
Optimizing module Ln_receive_AcquireBlock_2.
Optimizing module Ln_receive_AcquireBlock_2_1.
Optimizing module Ln_receive_AcquireBlock_2_2.
Optimizing module Ln_receive_AcquireBlock_2_3.
Optimizing module Ln_receive_AcquireBlock_3.
Optimizing module Ln_receive_AcquireBlock_3_1.
Optimizing module Ln_receive_AcquireBlock_3_2.
Optimizing module Ln_receive_AcquireBlock_3_3.
Optimizing module Ln_receive_AcquireBlock_6.
Optimizing module Ln_receive_AcquireBlock_6_1.
Optimizing module Ln_receive_AcquireBlock_6_2.
Optimizing module Ln_receive_AcquireBlock_6_3.
Optimizing module Ln_receive_AcquireBlock_7.
Optimizing module Ln_receive_AcquireBlock_7_1.
Optimizing module Ln_receive_AcquireBlock_7_2.
Optimizing module Ln_receive_AcquireBlock_7_3.
Optimizing module Ln_receive_AcquireBlock_8.
Optimizing module Ln_receive_AcquireBlock_8_1.
Optimizing module Ln_receive_AcquireBlock_8_2.
Optimizing module Ln_receive_AcquireBlock_8_3.
Optimizing module Ln_receive_AcquirePerm_1.
Optimizing module Ln_receive_AcquirePerm_1_1.
Optimizing module Ln_receive_AcquirePerm_1_2.
Optimizing module Ln_receive_AcquirePerm_1_3.
Optimizing module Ln_receive_AcquirePerm_2.
Optimizing module Ln_receive_AcquirePerm_2_1.
Optimizing module Ln_receive_AcquirePerm_2_2.
Optimizing module Ln_receive_AcquirePerm_2_3.
Optimizing module Ln_receive_AcquirePerm_3.
Optimizing module Ln_receive_AcquirePerm_3_1.
Optimizing module Ln_receive_AcquirePerm_3_2.
Optimizing module Ln_receive_AcquirePerm_3_3.
Optimizing module Ln_receive_AcquirePerm_6.
Optimizing module Ln_receive_AcquirePerm_6_1.
Optimizing module Ln_receive_AcquirePerm_6_2.
Optimizing module Ln_receive_AcquirePerm_6_3.
Optimizing module Ln_receive_GrantAck.
Optimizing module Ln_receive_GrantAck_2.
Optimizing module Ln_receive_ProbeAckData_1.
Optimizing module Ln_receive_ProbeAckData_1_2.
Optimizing module Ln_receive_ProbeAckData_2.
Optimizing module Ln_receive_ProbeAckData_2_2.
Optimizing module Ln_receive_ProbeAck_1.
Optimizing module Ln_receive_ProbeAck_1_2.
Optimizing module Ln_receive_ProbeAck_2.
Optimizing module Ln_receive_ProbeAck_2_2.
Optimizing module Ln_receive_ProbeAck_3.
Optimizing module Ln_receive_ProbeAck_3_2.
Optimizing module Ln_receive_Release_1.
Optimizing module Ln_receive_Release_1_2.
Optimizing module Ln_receive_Release_2.
Optimizing module Ln_receive_Release_2_2.
Optimizing module Ln_send_Release_4.
Optimizing module Ln_send_Release_4_1.
Optimizing module Ln_send_Release_5.
Optimizing module Ln_send_Release_5_1.
Optimizing module receive_ReleaseAck.
Optimizing module receive_ReleaseAck_1.
Optimizing module receive_ReleaseAck_2.
Optimizing module receive_ReleaseAck_3.
Optimizing module respond_GrantData_toB.
Optimizing module respond_GrantData_toB_1.
Optimizing module respond_GrantData_toB_2.
Optimizing module respond_GrantData_toB_3.
Optimizing module respond_GrantData_toT.
Optimizing module respond_GrantData_toT_1.
Optimizing module respond_GrantData_toT_2.
Optimizing module respond_GrantData_toT_3.
Optimizing module respond_Grant_toT.
Optimizing module respond_Grant_toT_1.
Optimizing module respond_Grant_toT_2.
Optimizing module respond_Grant_toT_3.
Optimizing module respond_ProbeBlock_TtoN_1.
Optimizing module respond_ProbeBlock_TtoN_1_1.
Optimizing module respond_ProbeBlock_TtoN_1_2.
Optimizing module respond_ProbeBlock_TtoN_1_3.
Optimizing module respond_ProbeBlock_TtoN_2.
Optimizing module respond_ProbeBlock_TtoN_2_1.
Optimizing module respond_ProbeBlock_TtoN_2_2.
Optimizing module respond_ProbeBlock_TtoN_2_3.
Optimizing module respond_ProbeBlock_toB_1.
Optimizing module respond_ProbeBlock_toB_1_1.
Optimizing module respond_ProbeBlock_toB_1_2.
Optimizing module respond_ProbeBlock_toB_1_3.
Optimizing module respond_ProbeBlock_toB_2.
Optimizing module respond_ProbeBlock_toB_2_1.
Optimizing module respond_ProbeBlock_toB_2_2.
Optimizing module respond_ProbeBlock_toB_2_3.
Optimizing module respond_ProbePerm_BtoN.
Optimizing module respond_ProbePerm_BtoN_1.
Optimizing module respond_ProbePerm_BtoN_2.
Optimizing module respond_ProbePerm_BtoN_3.
Optimizing module respond_Probe_NtoN.
Optimizing module respond_Probe_NtoN_1.
Optimizing module respond_Probe_NtoN_2.
Optimizing module respond_Probe_NtoN_3.
Optimizing module send_AcquireBlock_toB.
Optimizing module send_AcquireBlock_toB_1.
Optimizing module send_AcquireBlock_toB_2.
Optimizing module send_AcquireBlock_toB_3.
Optimizing module send_AcquireBlock_toT.
Optimizing module send_AcquireBlock_toT_1.
Optimizing module send_AcquireBlock_toT_2.
Optimizing module send_AcquireBlock_toT_3.
Optimizing module send_AcquirePerm_toT.
Optimizing module send_AcquirePerm_toT_1.
Optimizing module send_AcquirePerm_toT_2.
Optimizing module send_AcquirePerm_toT_3.
Optimizing module send_Release_BtoN.
Optimizing module send_Release_BtoN_1.
Optimizing module send_Release_BtoN_2.
Optimizing module send_Release_BtoN_3.
Optimizing module send_Release_TtoN_1.
Optimizing module send_Release_TtoN_1_1.
Optimizing module send_Release_TtoN_1_2.
Optimizing module send_Release_TtoN_1_3.
Optimizing module system.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Init..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \L3_receive_AcquireBlock..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \L3_receive_AcquireBlock_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \L3_receive_AcquirePerm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \L3_receive_AcquirePerm_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \L3_send_release_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_2_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_3_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_3_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_6_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_6_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_6_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_7..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_7_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_7_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_7_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_8..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_8_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_8_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquireBlock_8_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_2_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_3_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_3_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_3_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_6..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_6_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_6_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_AcquirePerm_6_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_GrantAck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_GrantAck_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAckData_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAckData_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAckData_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAckData_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_ProbeAck_3_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_Release_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_Release_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_Release_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_receive_Release_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_send_Release_4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_send_Release_4_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_send_Release_5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Ln_send_Release_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \receive_ReleaseAck..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \receive_ReleaseAck_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \receive_ReleaseAck_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \receive_ReleaseAck_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_GrantData_toB..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_GrantData_toB_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_GrantData_toB_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_GrantData_toB_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_GrantData_toT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_GrantData_toT_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_GrantData_toT_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_GrantData_toT_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_Grant_toT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_Grant_toT_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_Grant_toT_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_Grant_toT_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_TtoN_2_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_toB_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_toB_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_toB_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_toB_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_toB_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_toB_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_toB_2_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbeBlock_toB_2_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbePerm_BtoN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbePerm_BtoN_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbePerm_BtoN_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_ProbePerm_BtoN_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_Probe_NtoN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_Probe_NtoN_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_Probe_NtoN_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \respond_Probe_NtoN_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquireBlock_toB..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquireBlock_toB_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquireBlock_toB_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquireBlock_toB_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquireBlock_toT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquireBlock_toT_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquireBlock_toT_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquireBlock_toT_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquirePerm_toT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquirePerm_toT_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquirePerm_toT_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_AcquirePerm_toT_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_Release_BtoN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_Release_BtoN_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_Release_BtoN_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_Release_BtoN_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_Release_TtoN_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_Release_TtoN_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_Release_TtoN_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \send_Release_TtoN_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \system..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~707 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Init.
  Optimizing cells in module \L3_receive_AcquireBlock.
  Optimizing cells in module \L3_receive_AcquireBlock_1.
  Optimizing cells in module \L3_receive_AcquirePerm.
  Optimizing cells in module \L3_receive_AcquirePerm_1.
  Optimizing cells in module \L3_send_release_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_2_1.
  Optimizing cells in module \Ln_receive_AcquireBlock_2_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_2_3.
  Optimizing cells in module \Ln_receive_AcquireBlock_3.
  Optimizing cells in module \Ln_receive_AcquireBlock_3_1.
  Optimizing cells in module \Ln_receive_AcquireBlock_3_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_3_3.
  Optimizing cells in module \Ln_receive_AcquireBlock_6.
  Optimizing cells in module \Ln_receive_AcquireBlock_6_1.
  Optimizing cells in module \Ln_receive_AcquireBlock_6_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_6_3.
  Optimizing cells in module \Ln_receive_AcquireBlock_7.
  Optimizing cells in module \Ln_receive_AcquireBlock_7_1.
  Optimizing cells in module \Ln_receive_AcquireBlock_7_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_7_3.
  Optimizing cells in module \Ln_receive_AcquireBlock_8.
  Optimizing cells in module \Ln_receive_AcquireBlock_8_1.
  Optimizing cells in module \Ln_receive_AcquireBlock_8_2.
  Optimizing cells in module \Ln_receive_AcquireBlock_8_3.
  Optimizing cells in module \Ln_receive_AcquirePerm_1.
  Optimizing cells in module \Ln_receive_AcquirePerm_1_1.
  Optimizing cells in module \Ln_receive_AcquirePerm_1_2.
  Optimizing cells in module \Ln_receive_AcquirePerm_1_3.
  Optimizing cells in module \Ln_receive_AcquirePerm_2.
  Optimizing cells in module \Ln_receive_AcquirePerm_2_1.
  Optimizing cells in module \Ln_receive_AcquirePerm_2_2.
  Optimizing cells in module \Ln_receive_AcquirePerm_2_3.
  Optimizing cells in module \Ln_receive_AcquirePerm_3.
  Optimizing cells in module \Ln_receive_AcquirePerm_3_1.
  Optimizing cells in module \Ln_receive_AcquirePerm_3_2.
  Optimizing cells in module \Ln_receive_AcquirePerm_3_3.
  Optimizing cells in module \Ln_receive_AcquirePerm_6.
  Optimizing cells in module \Ln_receive_AcquirePerm_6_1.
  Optimizing cells in module \Ln_receive_AcquirePerm_6_2.
  Optimizing cells in module \Ln_receive_AcquirePerm_6_3.
  Optimizing cells in module \Ln_receive_GrantAck.
  Optimizing cells in module \Ln_receive_GrantAck_2.
  Optimizing cells in module \Ln_receive_ProbeAckData_1.
  Optimizing cells in module \Ln_receive_ProbeAckData_1_2.
  Optimizing cells in module \Ln_receive_ProbeAckData_2.
  Optimizing cells in module \Ln_receive_ProbeAckData_2_2.
  Optimizing cells in module \Ln_receive_ProbeAck_1.
  Optimizing cells in module \Ln_receive_ProbeAck_1_2.
  Optimizing cells in module \Ln_receive_ProbeAck_2.
  Optimizing cells in module \Ln_receive_ProbeAck_2_2.
  Optimizing cells in module \Ln_receive_ProbeAck_3.
  Optimizing cells in module \Ln_receive_ProbeAck_3_2.
  Optimizing cells in module \Ln_receive_Release_1.
  Optimizing cells in module \Ln_receive_Release_1_2.
  Optimizing cells in module \Ln_receive_Release_2.
  Optimizing cells in module \Ln_receive_Release_2_2.
  Optimizing cells in module \Ln_send_Release_4.
  Optimizing cells in module \Ln_send_Release_4_1.
  Optimizing cells in module \Ln_send_Release_5.
  Optimizing cells in module \Ln_send_Release_5_1.
  Optimizing cells in module \receive_ReleaseAck.
  Optimizing cells in module \receive_ReleaseAck_1.
  Optimizing cells in module \receive_ReleaseAck_2.
  Optimizing cells in module \receive_ReleaseAck_3.
  Optimizing cells in module \respond_GrantData_toB.
  Optimizing cells in module \respond_GrantData_toB_1.
  Optimizing cells in module \respond_GrantData_toB_2.
  Optimizing cells in module \respond_GrantData_toB_3.
  Optimizing cells in module \respond_GrantData_toT.
  Optimizing cells in module \respond_GrantData_toT_1.
  Optimizing cells in module \respond_GrantData_toT_2.
  Optimizing cells in module \respond_GrantData_toT_3.
  Optimizing cells in module \respond_Grant_toT.
  Optimizing cells in module \respond_Grant_toT_1.
  Optimizing cells in module \respond_Grant_toT_2.
  Optimizing cells in module \respond_Grant_toT_3.
  Optimizing cells in module \respond_ProbeBlock_TtoN_1.
  Optimizing cells in module \respond_ProbeBlock_TtoN_1_1.
  Optimizing cells in module \respond_ProbeBlock_TtoN_1_2.
  Optimizing cells in module \respond_ProbeBlock_TtoN_1_3.
  Optimizing cells in module \respond_ProbeBlock_TtoN_2.
  Optimizing cells in module \respond_ProbeBlock_TtoN_2_1.
  Optimizing cells in module \respond_ProbeBlock_TtoN_2_2.
  Optimizing cells in module \respond_ProbeBlock_TtoN_2_3.
  Optimizing cells in module \respond_ProbeBlock_toB_1.
  Optimizing cells in module \respond_ProbeBlock_toB_1_1.
  Optimizing cells in module \respond_ProbeBlock_toB_1_2.
  Optimizing cells in module \respond_ProbeBlock_toB_1_3.
  Optimizing cells in module \respond_ProbeBlock_toB_2.
  Optimizing cells in module \respond_ProbeBlock_toB_2_1.
  Optimizing cells in module \respond_ProbeBlock_toB_2_2.
  Optimizing cells in module \respond_ProbeBlock_toB_2_3.
  Optimizing cells in module \respond_ProbePerm_BtoN.
  Optimizing cells in module \respond_ProbePerm_BtoN_1.
  Optimizing cells in module \respond_ProbePerm_BtoN_2.
  Optimizing cells in module \respond_ProbePerm_BtoN_3.
  Optimizing cells in module \respond_Probe_NtoN.
  Optimizing cells in module \respond_Probe_NtoN_1.
  Optimizing cells in module \respond_Probe_NtoN_2.
  Optimizing cells in module \respond_Probe_NtoN_3.
  Optimizing cells in module \send_AcquireBlock_toB.
  Optimizing cells in module \send_AcquireBlock_toB_1.
  Optimizing cells in module \send_AcquireBlock_toB_2.
  Optimizing cells in module \send_AcquireBlock_toB_3.
  Optimizing cells in module \send_AcquireBlock_toT.
  Optimizing cells in module \send_AcquireBlock_toT_1.
  Optimizing cells in module \send_AcquireBlock_toT_2.
  Optimizing cells in module \send_AcquireBlock_toT_3.
  Optimizing cells in module \send_AcquirePerm_toT.
  Optimizing cells in module \send_AcquirePerm_toT_1.
  Optimizing cells in module \send_AcquirePerm_toT_2.
  Optimizing cells in module \send_AcquirePerm_toT_3.
  Optimizing cells in module \send_Release_BtoN.
  Optimizing cells in module \send_Release_BtoN_1.
  Optimizing cells in module \send_Release_BtoN_2.
  Optimizing cells in module \send_Release_BtoN_3.
  Optimizing cells in module \send_Release_TtoN_1.
  Optimizing cells in module \send_Release_TtoN_1_1.
  Optimizing cells in module \send_Release_TtoN_1_2.
  Optimizing cells in module \send_Release_TtoN_1_3.
  Optimizing cells in module \system.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Init'.
Finding identical cells in module `\L3_receive_AcquireBlock'.
Finding identical cells in module `\L3_receive_AcquireBlock_1'.
Finding identical cells in module `\L3_receive_AcquirePerm'.
Finding identical cells in module `\L3_receive_AcquirePerm_1'.
Finding identical cells in module `\L3_send_release_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6_3'.
Finding identical cells in module `\Ln_receive_GrantAck'.
Finding identical cells in module `\Ln_receive_GrantAck_2'.
Finding identical cells in module `\Ln_receive_ProbeAckData_1'.
Finding identical cells in module `\Ln_receive_ProbeAckData_1_2'.
Finding identical cells in module `\Ln_receive_ProbeAckData_2'.
Finding identical cells in module `\Ln_receive_ProbeAckData_2_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_1'.
Finding identical cells in module `\Ln_receive_ProbeAck_1_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_2_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_3'.
Finding identical cells in module `\Ln_receive_ProbeAck_3_2'.
Finding identical cells in module `\Ln_receive_Release_1'.
Finding identical cells in module `\Ln_receive_Release_1_2'.
Finding identical cells in module `\Ln_receive_Release_2'.
Finding identical cells in module `\Ln_receive_Release_2_2'.
Finding identical cells in module `\Ln_send_Release_4'.
Finding identical cells in module `\Ln_send_Release_4_1'.
Finding identical cells in module `\Ln_send_Release_5'.
Finding identical cells in module `\Ln_send_Release_5_1'.
Finding identical cells in module `\receive_ReleaseAck'.
Finding identical cells in module `\receive_ReleaseAck_1'.
Finding identical cells in module `\receive_ReleaseAck_2'.
Finding identical cells in module `\receive_ReleaseAck_3'.
Finding identical cells in module `\respond_GrantData_toB'.
Finding identical cells in module `\respond_GrantData_toB_1'.
Finding identical cells in module `\respond_GrantData_toB_2'.
Finding identical cells in module `\respond_GrantData_toB_3'.
Finding identical cells in module `\respond_GrantData_toT'.
Finding identical cells in module `\respond_GrantData_toT_1'.
Finding identical cells in module `\respond_GrantData_toT_2'.
Finding identical cells in module `\respond_GrantData_toT_3'.
Finding identical cells in module `\respond_Grant_toT'.
Finding identical cells in module `\respond_Grant_toT_1'.
Finding identical cells in module `\respond_Grant_toT_2'.
Finding identical cells in module `\respond_Grant_toT_3'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_1'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_2'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_3'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_1'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_2'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_3'.
Finding identical cells in module `\respond_ProbeBlock_toB_1'.
Finding identical cells in module `\respond_ProbeBlock_toB_1_1'.
Finding identical cells in module `\respond_ProbeBlock_toB_1_2'.
Finding identical cells in module `\respond_ProbeBlock_toB_1_3'.
Finding identical cells in module `\respond_ProbeBlock_toB_2'.
Finding identical cells in module `\respond_ProbeBlock_toB_2_1'.
Finding identical cells in module `\respond_ProbeBlock_toB_2_2'.
Finding identical cells in module `\respond_ProbeBlock_toB_2_3'.
Finding identical cells in module `\respond_ProbePerm_BtoN'.
Finding identical cells in module `\respond_ProbePerm_BtoN_1'.
Finding identical cells in module `\respond_ProbePerm_BtoN_2'.
Finding identical cells in module `\respond_ProbePerm_BtoN_3'.
Finding identical cells in module `\respond_Probe_NtoN'.
Finding identical cells in module `\respond_Probe_NtoN_1'.
Finding identical cells in module `\respond_Probe_NtoN_2'.
Finding identical cells in module `\respond_Probe_NtoN_3'.
Finding identical cells in module `\send_AcquireBlock_toB'.
Finding identical cells in module `\send_AcquireBlock_toB_1'.
Finding identical cells in module `\send_AcquireBlock_toB_2'.
Finding identical cells in module `\send_AcquireBlock_toB_3'.
Finding identical cells in module `\send_AcquireBlock_toT'.
Finding identical cells in module `\send_AcquireBlock_toT_1'.
Finding identical cells in module `\send_AcquireBlock_toT_2'.
Finding identical cells in module `\send_AcquireBlock_toT_3'.
Finding identical cells in module `\send_AcquirePerm_toT'.
Finding identical cells in module `\send_AcquirePerm_toT_1'.
Finding identical cells in module `\send_AcquirePerm_toT_2'.
Finding identical cells in module `\send_AcquirePerm_toT_3'.
Finding identical cells in module `\send_Release_BtoN'.
Finding identical cells in module `\send_Release_BtoN_1'.
Finding identical cells in module `\send_Release_BtoN_2'.
Finding identical cells in module `\send_Release_BtoN_3'.
Finding identical cells in module `\send_Release_TtoN_1'.
Finding identical cells in module `\send_Release_TtoN_1_1'.
Finding identical cells in module `\send_Release_TtoN_1_2'.
Finding identical cells in module `\send_Release_TtoN_1_3'.
Finding identical cells in module `\system'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Init..
Finding unused cells or wires in module \L3_receive_AcquireBlock..
Finding unused cells or wires in module \L3_receive_AcquireBlock_1..
Finding unused cells or wires in module \L3_receive_AcquirePerm..
Finding unused cells or wires in module \L3_receive_AcquirePerm_1..
Finding unused cells or wires in module \L3_send_release_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_3..
Finding unused cells or wires in module \Ln_receive_GrantAck..
Finding unused cells or wires in module \Ln_receive_GrantAck_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_1..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_1_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_2_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_1..
Finding unused cells or wires in module \Ln_receive_ProbeAck_1_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_2_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_3..
Finding unused cells or wires in module \Ln_receive_ProbeAck_3_2..
Finding unused cells or wires in module \Ln_receive_Release_1..
Finding unused cells or wires in module \Ln_receive_Release_1_2..
Finding unused cells or wires in module \Ln_receive_Release_2..
Finding unused cells or wires in module \Ln_receive_Release_2_2..
Finding unused cells or wires in module \Ln_send_Release_4..
Finding unused cells or wires in module \Ln_send_Release_4_1..
Finding unused cells or wires in module \Ln_send_Release_5..
Finding unused cells or wires in module \Ln_send_Release_5_1..
Finding unused cells or wires in module \receive_ReleaseAck..
Finding unused cells or wires in module \receive_ReleaseAck_1..
Finding unused cells or wires in module \receive_ReleaseAck_2..
Finding unused cells or wires in module \receive_ReleaseAck_3..
Finding unused cells or wires in module \respond_GrantData_toB..
Finding unused cells or wires in module \respond_GrantData_toB_1..
Finding unused cells or wires in module \respond_GrantData_toB_2..
Finding unused cells or wires in module \respond_GrantData_toB_3..
Finding unused cells or wires in module \respond_GrantData_toT..
Finding unused cells or wires in module \respond_GrantData_toT_1..
Finding unused cells or wires in module \respond_GrantData_toT_2..
Finding unused cells or wires in module \respond_GrantData_toT_3..
Finding unused cells or wires in module \respond_Grant_toT..
Finding unused cells or wires in module \respond_Grant_toT_1..
Finding unused cells or wires in module \respond_Grant_toT_2..
Finding unused cells or wires in module \respond_Grant_toT_3..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_3..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_3..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_3..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_3..
Finding unused cells or wires in module \respond_ProbePerm_BtoN..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_1..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_2..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_3..
Finding unused cells or wires in module \respond_Probe_NtoN..
Finding unused cells or wires in module \respond_Probe_NtoN_1..
Finding unused cells or wires in module \respond_Probe_NtoN_2..
Finding unused cells or wires in module \respond_Probe_NtoN_3..
Finding unused cells or wires in module \send_AcquireBlock_toB..
Finding unused cells or wires in module \send_AcquireBlock_toB_1..
Finding unused cells or wires in module \send_AcquireBlock_toB_2..
Finding unused cells or wires in module \send_AcquireBlock_toB_3..
Finding unused cells or wires in module \send_AcquireBlock_toT..
Finding unused cells or wires in module \send_AcquireBlock_toT_1..
Finding unused cells or wires in module \send_AcquireBlock_toT_2..
Finding unused cells or wires in module \send_AcquireBlock_toT_3..
Finding unused cells or wires in module \send_AcquirePerm_toT..
Finding unused cells or wires in module \send_AcquirePerm_toT_1..
Finding unused cells or wires in module \send_AcquirePerm_toT_2..
Finding unused cells or wires in module \send_AcquirePerm_toT_3..
Finding unused cells or wires in module \send_Release_BtoN..
Finding unused cells or wires in module \send_Release_BtoN_1..
Finding unused cells or wires in module \send_Release_BtoN_2..
Finding unused cells or wires in module \send_Release_BtoN_3..
Finding unused cells or wires in module \send_Release_TtoN_1..
Finding unused cells or wires in module \send_Release_TtoN_1_1..
Finding unused cells or wires in module \send_Release_TtoN_1_2..
Finding unused cells or wires in module \send_Release_TtoN_1_3..
Finding unused cells or wires in module \system..

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module Init.
Optimizing module L3_receive_AcquireBlock.
Optimizing module L3_receive_AcquireBlock_1.
Optimizing module L3_receive_AcquirePerm.
Optimizing module L3_receive_AcquirePerm_1.
Optimizing module L3_send_release_2.
Optimizing module Ln_receive_AcquireBlock_2.
Optimizing module Ln_receive_AcquireBlock_2_1.
Optimizing module Ln_receive_AcquireBlock_2_2.
Optimizing module Ln_receive_AcquireBlock_2_3.
Optimizing module Ln_receive_AcquireBlock_3.
Optimizing module Ln_receive_AcquireBlock_3_1.
Optimizing module Ln_receive_AcquireBlock_3_2.
Optimizing module Ln_receive_AcquireBlock_3_3.
Optimizing module Ln_receive_AcquireBlock_6.
Optimizing module Ln_receive_AcquireBlock_6_1.
Optimizing module Ln_receive_AcquireBlock_6_2.
Optimizing module Ln_receive_AcquireBlock_6_3.
Optimizing module Ln_receive_AcquireBlock_7.
Optimizing module Ln_receive_AcquireBlock_7_1.
Optimizing module Ln_receive_AcquireBlock_7_2.
Optimizing module Ln_receive_AcquireBlock_7_3.
Optimizing module Ln_receive_AcquireBlock_8.
Optimizing module Ln_receive_AcquireBlock_8_1.
Optimizing module Ln_receive_AcquireBlock_8_2.
Optimizing module Ln_receive_AcquireBlock_8_3.
Optimizing module Ln_receive_AcquirePerm_1.
Optimizing module Ln_receive_AcquirePerm_1_1.
Optimizing module Ln_receive_AcquirePerm_1_2.
Optimizing module Ln_receive_AcquirePerm_1_3.
Optimizing module Ln_receive_AcquirePerm_2.
Optimizing module Ln_receive_AcquirePerm_2_1.
Optimizing module Ln_receive_AcquirePerm_2_2.
Optimizing module Ln_receive_AcquirePerm_2_3.
Optimizing module Ln_receive_AcquirePerm_3.
Optimizing module Ln_receive_AcquirePerm_3_1.
Optimizing module Ln_receive_AcquirePerm_3_2.
Optimizing module Ln_receive_AcquirePerm_3_3.
Optimizing module Ln_receive_AcquirePerm_6.
Optimizing module Ln_receive_AcquirePerm_6_1.
Optimizing module Ln_receive_AcquirePerm_6_2.
Optimizing module Ln_receive_AcquirePerm_6_3.
Optimizing module Ln_receive_GrantAck.
Optimizing module Ln_receive_GrantAck_2.
Optimizing module Ln_receive_ProbeAckData_1.
Optimizing module Ln_receive_ProbeAckData_1_2.
Optimizing module Ln_receive_ProbeAckData_2.
Optimizing module Ln_receive_ProbeAckData_2_2.
Optimizing module Ln_receive_ProbeAck_1.
Optimizing module Ln_receive_ProbeAck_1_2.
Optimizing module Ln_receive_ProbeAck_2.
Optimizing module Ln_receive_ProbeAck_2_2.
Optimizing module Ln_receive_ProbeAck_3.
Optimizing module Ln_receive_ProbeAck_3_2.
Optimizing module Ln_receive_Release_1.
Optimizing module Ln_receive_Release_1_2.
Optimizing module Ln_receive_Release_2.
Optimizing module Ln_receive_Release_2_2.
Optimizing module Ln_send_Release_4.
Optimizing module Ln_send_Release_4_1.
Optimizing module Ln_send_Release_5.
Optimizing module Ln_send_Release_5_1.
Optimizing module receive_ReleaseAck.
Optimizing module receive_ReleaseAck_1.
Optimizing module receive_ReleaseAck_2.
Optimizing module receive_ReleaseAck_3.
Optimizing module respond_GrantData_toB.
Optimizing module respond_GrantData_toB_1.
Optimizing module respond_GrantData_toB_2.
Optimizing module respond_GrantData_toB_3.
Optimizing module respond_GrantData_toT.
Optimizing module respond_GrantData_toT_1.
Optimizing module respond_GrantData_toT_2.
Optimizing module respond_GrantData_toT_3.
Optimizing module respond_Grant_toT.
Optimizing module respond_Grant_toT_1.
Optimizing module respond_Grant_toT_2.
Optimizing module respond_Grant_toT_3.
Optimizing module respond_ProbeBlock_TtoN_1.
Optimizing module respond_ProbeBlock_TtoN_1_1.
Optimizing module respond_ProbeBlock_TtoN_1_2.
Optimizing module respond_ProbeBlock_TtoN_1_3.
Optimizing module respond_ProbeBlock_TtoN_2.
Optimizing module respond_ProbeBlock_TtoN_2_1.
Optimizing module respond_ProbeBlock_TtoN_2_2.
Optimizing module respond_ProbeBlock_TtoN_2_3.
Optimizing module respond_ProbeBlock_toB_1.
Optimizing module respond_ProbeBlock_toB_1_1.
Optimizing module respond_ProbeBlock_toB_1_2.
Optimizing module respond_ProbeBlock_toB_1_3.
Optimizing module respond_ProbeBlock_toB_2.
Optimizing module respond_ProbeBlock_toB_2_1.
Optimizing module respond_ProbeBlock_toB_2_2.
Optimizing module respond_ProbeBlock_toB_2_3.
Optimizing module respond_ProbePerm_BtoN.
Optimizing module respond_ProbePerm_BtoN_1.
Optimizing module respond_ProbePerm_BtoN_2.
Optimizing module respond_ProbePerm_BtoN_3.
Optimizing module respond_Probe_NtoN.
Optimizing module respond_Probe_NtoN_1.
Optimizing module respond_Probe_NtoN_2.
Optimizing module respond_Probe_NtoN_3.
Optimizing module send_AcquireBlock_toB.
Optimizing module send_AcquireBlock_toB_1.
Optimizing module send_AcquireBlock_toB_2.
Optimizing module send_AcquireBlock_toB_3.
Optimizing module send_AcquireBlock_toT.
Optimizing module send_AcquireBlock_toT_1.
Optimizing module send_AcquireBlock_toT_2.
Optimizing module send_AcquireBlock_toT_3.
Optimizing module send_AcquirePerm_toT.
Optimizing module send_AcquirePerm_toT_1.
Optimizing module send_AcquirePerm_toT_2.
Optimizing module send_AcquirePerm_toT_3.
Optimizing module send_Release_BtoN.
Optimizing module send_Release_BtoN_1.
Optimizing module send_Release_BtoN_2.
Optimizing module send_Release_BtoN_3.
Optimizing module send_Release_TtoN_1.
Optimizing module send_Release_TtoN_1_1.
Optimizing module send_Release_TtoN_1_2.
Optimizing module send_Release_TtoN_1_3.
Optimizing module system.

2.7.14. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell L3_receive_AcquireBlock.$eq$protocol.sv:71948$27429 ($eq).
Removed top 3 bits (of 4) from port B of cell L3_receive_AcquireBlock_1.$eq$protocol.sv:72530$27424 ($eq).
Removed top 2 bits (of 4) from port B of cell L3_receive_AcquirePerm.$eq$protocol.sv:70784$27439 ($eq).
Removed top 2 bits (of 4) from port B of cell L3_receive_AcquirePerm_1.$eq$protocol.sv:71366$27434 ($eq).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2.$eq$protocol.sv:46360$29356 ($eq).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2.$eq$protocol.sv:46360$29357 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2.$ne$protocol.sv:46362$29362 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2.$ne$protocol.sv:46362$29363 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_1.$eq$protocol.sv:46961$29267 ($eq).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_1.$eq$protocol.sv:46961$29268 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_1.$ne$protocol.sv:46963$29273 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_1.$ne$protocol.sv:46963$29274 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_2.$eq$protocol.sv:47562$29178 ($eq).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_2.$eq$protocol.sv:47562$29179 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_2.$ne$protocol.sv:47564$29184 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_2.$ne$protocol.sv:47564$29185 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_3.$eq$protocol.sv:48163$29089 ($eq).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_3.$eq$protocol.sv:48163$29090 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_3.$ne$protocol.sv:48165$29095 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_2_3.$ne$protocol.sv:48165$29096 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3.$ne$protocol.sv:48765$29056 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3.$ne$protocol.sv:48765$29057 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3.$eq$protocol.sv:48770$29065 ($eq).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3.$eq$protocol.sv:48770$29066 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquireBlock_3.$eq$protocol.sv:48771$29067 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_1.$ne$protocol.sv:49357$29021 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_1.$ne$protocol.sv:49357$29022 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_1.$eq$protocol.sv:49362$29030 ($eq).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_1.$eq$protocol.sv:49362$29031 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquireBlock_3_1.$eq$protocol.sv:49363$29032 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_2.$ne$protocol.sv:49949$28986 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_2.$ne$protocol.sv:49949$28987 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_2.$eq$protocol.sv:49954$28995 ($eq).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_2.$eq$protocol.sv:49954$28996 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquireBlock_3_2.$eq$protocol.sv:49955$28997 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_3.$ne$protocol.sv:50541$28951 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_3.$ne$protocol.sv:50541$28952 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_3.$eq$protocol.sv:50546$28960 ($eq).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquireBlock_3_3.$eq$protocol.sv:50546$28961 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquireBlock_3_3.$eq$protocol.sv:50547$28962 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6.$ne$protocol.sv:51132$28861 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6.$ne$protocol.sv:51132$28862 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6.$ne$protocol.sv:51134$28866 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6.$ne$protocol.sv:51135$28867 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6.$eq$protocol.sv:51137$28871 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6.$eq$protocol.sv:51137$28872 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_1.$ne$protocol.sv:51738$28772 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_1.$ne$protocol.sv:51738$28773 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_1.$ne$protocol.sv:51740$28777 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_1.$ne$protocol.sv:51741$28778 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_1.$eq$protocol.sv:51743$28782 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_1.$eq$protocol.sv:51743$28783 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_2.$ne$protocol.sv:52344$28683 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_2.$ne$protocol.sv:52344$28684 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_2.$ne$protocol.sv:52346$28688 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_2.$ne$protocol.sv:52347$28689 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_2.$eq$protocol.sv:52349$28693 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_2.$eq$protocol.sv:52349$28694 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_3.$ne$protocol.sv:52950$28594 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_3.$ne$protocol.sv:52950$28595 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_3.$ne$protocol.sv:52952$28599 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_3.$ne$protocol.sv:52953$28600 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_3.$eq$protocol.sv:52955$28604 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_6_3.$eq$protocol.sv:52955$28605 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7.$ne$protocol.sv:53556$28544 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7.$ne$protocol.sv:53556$28545 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7.$eq$protocol.sv:53559$28551 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7.$eq$protocol.sv:53559$28552 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_1.$ne$protocol.sv:54155$28494 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_1.$ne$protocol.sv:54155$28495 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_1.$eq$protocol.sv:54158$28501 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_1.$eq$protocol.sv:54158$28502 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_2.$ne$protocol.sv:54754$28444 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_2.$ne$protocol.sv:54754$28445 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_2.$eq$protocol.sv:54758$28452 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_2.$eq$protocol.sv:54758$28453 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_3.$ne$protocol.sv:55353$28394 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_3.$ne$protocol.sv:55353$28395 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_3.$eq$protocol.sv:55357$28402 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_7_3.$eq$protocol.sv:55357$28403 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8.$ne$protocol.sv:55953$28352 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8.$ne$protocol.sv:55953$28353 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8.$eq$protocol.sv:55956$28359 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8.$eq$protocol.sv:55956$28360 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquireBlock_8.$eq$protocol.sv:55956$28361 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_1.$ne$protocol.sv:56549$28309 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_1.$ne$protocol.sv:56549$28310 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_1.$eq$protocol.sv:56552$28316 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_1.$eq$protocol.sv:56552$28317 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquireBlock_8_1.$eq$protocol.sv:56552$28318 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_2.$ne$protocol.sv:57145$28266 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_2.$ne$protocol.sv:57145$28267 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_2.$eq$protocol.sv:57149$28274 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_2.$eq$protocol.sv:57149$28275 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquireBlock_8_2.$eq$protocol.sv:57149$28276 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_3.$ne$protocol.sv:57741$28223 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_3.$ne$protocol.sv:57741$28224 ($ne).
Removed top 3 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_3.$eq$protocol.sv:57745$28231 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquireBlock_8_3.$eq$protocol.sv:57745$28232 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquireBlock_8_3.$eq$protocol.sv:57745$28233 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1.$ne$protocol.sv:36704$30606 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1.$ne$protocol.sv:36704$30607 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1.$ne$protocol.sv:36705$30610 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1.$ne$protocol.sv:36706$30611 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1.$eq$protocol.sv:36708$30615 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_1.$ne$protocol.sv:37307$30519 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_1.$ne$protocol.sv:37307$30520 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_1.$ne$protocol.sv:37308$30523 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_1.$ne$protocol.sv:37309$30524 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_1.$eq$protocol.sv:37311$30528 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_2.$ne$protocol.sv:37910$30433 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_2.$ne$protocol.sv:37910$30434 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_2.$ne$protocol.sv:37912$30437 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_2.$ne$protocol.sv:37912$30438 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_2.$eq$protocol.sv:37914$30441 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_3.$ne$protocol.sv:38513$30346 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_3.$ne$protocol.sv:38513$30347 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_3.$ne$protocol.sv:38515$30350 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_3.$ne$protocol.sv:38515$30351 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_1_3.$eq$protocol.sv:38517$30354 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2.$ne$protocol.sv:39116$30258 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2.$ne$protocol.sv:39116$30259 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2.$ne$protocol.sv:39117$30262 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2.$ne$protocol.sv:39118$30263 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2.$eq$protocol.sv:39120$30267 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_1.$ne$protocol.sv:39718$30171 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_1.$ne$protocol.sv:39718$30172 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_1.$ne$protocol.sv:39719$30175 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_1.$ne$protocol.sv:39720$30176 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_1.$eq$protocol.sv:39722$30180 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_2.$ne$protocol.sv:40320$30085 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_2.$ne$protocol.sv:40320$30086 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_2.$ne$protocol.sv:40322$30089 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_2.$ne$protocol.sv:40322$30090 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_2.$eq$protocol.sv:40324$30093 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_3.$ne$protocol.sv:40922$29998 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_3.$ne$protocol.sv:40922$29999 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_3.$ne$protocol.sv:40924$30002 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_3.$ne$protocol.sv:40924$30003 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_2_3.$eq$protocol.sv:40926$30006 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3.$ne$protocol.sv:41524$29958 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3.$ne$protocol.sv:41524$29959 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3.$eq$protocol.sv:41527$29965 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3_1.$ne$protocol.sv:42121$29918 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3_1.$ne$protocol.sv:42121$29919 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3_1.$eq$protocol.sv:42124$29925 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3_2.$ne$protocol.sv:42718$29878 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3_2.$ne$protocol.sv:42718$29879 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3_2.$eq$protocol.sv:42722$29886 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3_3.$ne$protocol.sv:43315$29838 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3_3.$ne$protocol.sv:43315$29839 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_3_3.$eq$protocol.sv:43319$29846 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6.$ne$protocol.sv:43912$29740 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6.$ne$protocol.sv:43913$29741 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6.$ne$protocol.sv:43916$29756 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6.$ne$protocol.sv:43917$29757 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6.$eq$protocol.sv:43918$29763 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquirePerm_6.$eq$protocol.sv:43918$29764 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_1.$ne$protocol.sv:44524$29642 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_1.$ne$protocol.sv:44525$29643 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_1.$ne$protocol.sv:44528$29658 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_1.$ne$protocol.sv:44529$29659 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_1.$eq$protocol.sv:44530$29665 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquirePerm_6_1.$eq$protocol.sv:44530$29666 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_2.$ne$protocol.sv:45136$29544 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_2.$ne$protocol.sv:45137$29545 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_2.$ne$protocol.sv:45140$29560 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_2.$ne$protocol.sv:45141$29561 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_2.$eq$protocol.sv:45142$29567 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquirePerm_6_2.$eq$protocol.sv:45142$29568 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_3.$ne$protocol.sv:45748$29446 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_3.$ne$protocol.sv:45749$29447 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_3.$ne$protocol.sv:45752$29462 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_3.$ne$protocol.sv:45753$29463 ($ne).
Removed top 2 bits (of 4) from port B of cell Ln_receive_AcquirePerm_6_3.$eq$protocol.sv:45754$29469 ($eq).
Removed top 1 bits (of 2) from port B of cell Ln_receive_AcquirePerm_6_3.$eq$protocol.sv:45754$29470 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAckData_1.$eq$protocol.sv:61860$28079 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAckData_1.$eq$protocol.sv:61860$28080 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAckData_1_2.$eq$protocol.sv:62448$28059 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAckData_1_2.$eq$protocol.sv:62448$28060 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAckData_2.$eq$protocol.sv:63036$28039 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAckData_2.$eq$protocol.sv:63036$28040 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAckData_2_2.$eq$protocol.sv:63624$28019 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAckData_2_2.$eq$protocol.sv:63624$28020 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAck_1.$eq$protocol.sv:58336$28200 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAck_1_2.$eq$protocol.sv:58922$28179 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAck_2.$eq$protocol.sv:59508$28159 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAck_2.$eq$protocol.sv:59508$28160 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAck_2_2.$eq$protocol.sv:60096$28139 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAck_2_2.$eq$protocol.sv:60096$28140 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAck_3.$eq$protocol.sv:60684$28119 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAck_3.$eq$protocol.sv:60684$28120 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAck_3_2.$eq$protocol.sv:61272$28099 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_ProbeAck_3_2.$eq$protocol.sv:61272$28100 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_Release_1.$eq$protocol.sv:64212$27987 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_receive_Release_1_2.$eq$protocol.sv:64805$27954 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_4.$ne$protocol.sv:67751$27745 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_4.$ne$protocol.sv:67751$27746 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_4.$ne$protocol.sv:67755$27759 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_4.$ne$protocol.sv:67755$27760 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_4_1.$ne$protocol.sv:68370$27626 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_4_1.$ne$protocol.sv:68370$27627 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_4_1.$ne$protocol.sv:68374$27640 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_4_1.$ne$protocol.sv:68374$27641 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_5.$ne$protocol.sv:68989$27540 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_5.$ne$protocol.sv:68989$27541 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_5.$ne$protocol.sv:68993$27554 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_5.$ne$protocol.sv:68993$27555 ($ne).
Removed top 1 bits (of 2) from port B of cell Ln_send_Release_5.$eq$protocol.sv:68995$27561 ($eq).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_5_1.$ne$protocol.sv:69596$27454 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_5_1.$ne$protocol.sv:69596$27455 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_5_1.$ne$protocol.sv:69600$27468 ($ne).
Removed top 1 bits (of 4) from port B of cell Ln_send_Release_5_1.$ne$protocol.sv:69600$27469 ($ne).
Removed top 1 bits (of 2) from port B of cell Ln_send_Release_5_1.$eq$protocol.sv:69602$27475 ($eq).
Removed top 3 bits (of 4) from port B of cell respond_GrantData_toB.$eq$protocol.sv:15276$32600 ($eq).
Removed top 3 bits (of 4) from port B of cell respond_GrantData_toB_1.$eq$protocol.sv:15871$32553 ($eq).
Removed top 3 bits (of 4) from port B of cell respond_GrantData_toB_2.$eq$protocol.sv:16466$32506 ($eq).
Removed top 3 bits (of 4) from port B of cell respond_GrantData_toB_3.$eq$protocol.sv:17061$32459 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_GrantData_toT.$eq$protocol.sv:17656$32412 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_GrantData_toT_1.$eq$protocol.sv:18251$32365 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_GrantData_toT_2.$eq$protocol.sv:18846$32318 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_GrantData_toT_3.$eq$protocol.sv:19441$32271 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_Grant_toT.$eq$protocol.sv:12896$32787 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_Grant_toT.$eq$protocol.sv:12896$32788 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_Grant_toT_1.$eq$protocol.sv:13491$32740 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_Grant_toT_1.$eq$protocol.sv:13491$32741 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_Grant_toT_2.$eq$protocol.sv:14086$32693 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_Grant_toT_2.$eq$protocol.sv:14086$32694 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_Grant_toT_3.$eq$protocol.sv:14681$32646 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_Grant_toT_3.$eq$protocol.sv:14681$32647 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_TtoN_1.$eq$protocol.sv:24832$31599 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_TtoN_1_1.$eq$protocol.sv:25430$31535 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_TtoN_1_2.$eq$protocol.sv:26028$31471 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_TtoN_1_3.$eq$protocol.sv:26626$31407 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_TtoN_2.$eq$protocol.sv:27224$31343 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_TtoN_2_1.$eq$protocol.sv:27822$31279 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_TtoN_2_2.$eq$protocol.sv:28420$31215 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_TtoN_2_3.$eq$protocol.sv:29018$31151 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_toB_1.$eq$protocol.sv:29616$31099 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_toB_1_1.$eq$protocol.sv:30210$31047 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_toB_1_2.$eq$protocol.sv:30804$30995 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_toB_1_3.$eq$protocol.sv:31398$30943 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_toB_2.$eq$protocol.sv:31992$30891 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_toB_2_1.$eq$protocol.sv:32586$30839 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_toB_2_2.$eq$protocol.sv:33180$30787 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_ProbeBlock_toB_2_3.$eq$protocol.sv:33774$30735 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_ProbePerm_BtoN.$eq$protocol.sv:22440$31855 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_ProbePerm_BtoN_1.$eq$protocol.sv:23038$31791 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_ProbePerm_BtoN_2.$eq$protocol.sv:23636$31727 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_ProbePerm_BtoN_3.$eq$protocol.sv:24234$31663 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_Probe_NtoN.$eq$protocol.sv:20037$32183 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_Probe_NtoN.$eq$protocol.sv:20037$32184 ($eq).
Removed top 3 bits (of 4) from port B of cell respond_Probe_NtoN.$eq$protocol.sv:20038$32187 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_Probe_NtoN_1.$eq$protocol.sv:20638$32095 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_Probe_NtoN_1.$eq$protocol.sv:20638$32096 ($eq).
Removed top 3 bits (of 4) from port B of cell respond_Probe_NtoN_1.$eq$protocol.sv:20639$32099 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_Probe_NtoN_2.$eq$protocol.sv:21239$32007 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_Probe_NtoN_2.$eq$protocol.sv:21239$32008 ($eq).
Removed top 3 bits (of 4) from port B of cell respond_Probe_NtoN_2.$eq$protocol.sv:21240$32011 ($eq).
Removed top 1 bits (of 4) from port B of cell respond_Probe_NtoN_3.$eq$protocol.sv:21840$31919 ($eq).
Removed top 2 bits (of 4) from port B of cell respond_Probe_NtoN_3.$eq$protocol.sv:21840$31920 ($eq).
Removed top 3 bits (of 4) from port B of cell respond_Probe_NtoN_3.$eq$protocol.sv:21841$31923 ($eq).
Removed top 1 bits (of 4) from port B of cell send_AcquireBlock_toB.$ne$protocol.sv:969$34027 ($ne).
Removed top 1 bits (of 4) from port B of cell send_AcquireBlock_toB_1.$ne$protocol.sv:1564$33974 ($ne).
Removed top 1 bits (of 4) from port B of cell send_AcquireBlock_toB_2.$ne$protocol.sv:2159$33921 ($ne).
Removed top 1 bits (of 4) from port B of cell send_AcquireBlock_toB_3.$ne$protocol.sv:2754$33868 ($ne).
Removed top 1 bits (of 4) from port B of cell send_AcquireBlock_toT.$ne$protocol.sv:5729$33603 ($ne).
Removed top 1 bits (of 4) from port B of cell send_AcquireBlock_toT_1.$ne$protocol.sv:6324$33550 ($ne).
Removed top 1 bits (of 4) from port B of cell send_AcquireBlock_toT_2.$ne$protocol.sv:6919$33497 ($ne).
Removed top 1 bits (of 4) from port B of cell send_AcquireBlock_toT_3.$ne$protocol.sv:7514$33444 ($ne).
Removed top 1 bits (of 4) from port B of cell send_AcquirePerm_toT.$ne$protocol.sv:3349$33815 ($ne).
Removed top 1 bits (of 4) from port B of cell send_AcquirePerm_toT_1.$ne$protocol.sv:3944$33762 ($ne).
Removed top 1 bits (of 4) from port B of cell send_AcquirePerm_toT_2.$ne$protocol.sv:4539$33709 ($ne).
Removed top 1 bits (of 4) from port B of cell send_AcquirePerm_toT_3.$ne$protocol.sv:5134$33656 ($ne).
Removed top 1 bits (of 4) from port B of cell send_Release_BtoN.$ne$protocol.sv:8109$33369 ($ne).
Removed top 1 bits (of 4) from port B of cell send_Release_BtoN_1.$ne$protocol.sv:8707$33293 ($ne).
Removed top 1 bits (of 4) from port B of cell send_Release_BtoN_2.$ne$protocol.sv:9305$33217 ($ne).
Removed top 1 bits (of 4) from port B of cell send_Release_BtoN_3.$ne$protocol.sv:9903$33141 ($ne).
Removed top 1 bits (of 4) from port B of cell send_Release_TtoN_1.$ne$protocol.sv:10501$33065 ($ne).
Removed top 1 bits (of 4) from port B of cell send_Release_TtoN_1_1.$ne$protocol.sv:11100$32989 ($ne).
Removed top 1 bits (of 4) from port B of cell send_Release_TtoN_1_2.$ne$protocol.sv:11699$32913 ($ne).
Removed top 1 bits (of 4) from port B of cell send_Release_TtoN_1_3.$ne$protocol.sv:12298$32837 ($ne).
Removed top 7 bits (of 8) from port B of cell system.$eq$protocol.sv:129326$200 ($eq).
Removed top 6 bits (of 8) from port B of cell system.$eq$protocol.sv:129519$393 ($eq).
Removed top 6 bits (of 8) from port B of cell system.$eq$protocol.sv:129712$586 ($eq).
Removed top 5 bits (of 8) from port B of cell system.$eq$protocol.sv:129905$779 ($eq).
Removed top 5 bits (of 8) from port B of cell system.$eq$protocol.sv:130098$972 ($eq).
Removed top 5 bits (of 8) from port B of cell system.$eq$protocol.sv:130291$1165 ($eq).
Removed top 5 bits (of 8) from port B of cell system.$eq$protocol.sv:130484$1358 ($eq).
Removed top 4 bits (of 8) from port B of cell system.$eq$protocol.sv:130677$1551 ($eq).
Removed top 4 bits (of 8) from port B of cell system.$eq$protocol.sv:130870$1744 ($eq).
Removed top 4 bits (of 8) from port B of cell system.$eq$protocol.sv:131063$1937 ($eq).
Removed top 4 bits (of 8) from port B of cell system.$eq$protocol.sv:131256$2130 ($eq).
Removed top 4 bits (of 8) from port B of cell system.$eq$protocol.sv:131449$2323 ($eq).
Removed top 4 bits (of 8) from port B of cell system.$eq$protocol.sv:131642$2516 ($eq).
Removed top 4 bits (of 8) from port B of cell system.$eq$protocol.sv:131835$2709 ($eq).
Removed top 4 bits (of 8) from port B of cell system.$eq$protocol.sv:132028$2902 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:132221$3095 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:132414$3288 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:132607$3481 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:132800$3674 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:132993$3867 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:133186$4060 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:133379$4253 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:133572$4446 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:133765$4639 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:133958$4832 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:134151$5025 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:134344$5218 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:134537$5411 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:134730$5604 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:134923$5797 ($eq).
Removed top 3 bits (of 8) from port B of cell system.$eq$protocol.sv:135116$5990 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:135309$6183 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:135502$6376 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:135695$6569 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:135888$6762 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:136081$6955 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:136274$7148 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:136467$7341 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:136660$7534 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:136853$7727 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:137046$7920 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:137239$8113 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:137432$8306 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:137625$8499 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:137818$8692 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:138011$8885 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:138204$9078 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:138397$9271 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:138590$9464 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:138783$9657 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:138976$9850 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:139169$10043 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:139362$10236 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:139555$10429 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:139748$10622 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:139941$10815 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:140134$11008 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:140327$11201 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:140520$11394 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:140713$11587 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:140906$11780 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:141099$11973 ($eq).
Removed top 2 bits (of 8) from port B of cell system.$eq$protocol.sv:141292$12166 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:141485$12359 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:141678$12552 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:141871$12745 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:142064$12938 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:142257$13131 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:142450$13324 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:142643$13517 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:142836$13710 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:143029$13903 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:143222$14096 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:143415$14289 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:143608$14482 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:143801$14675 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:143994$14868 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:144187$15061 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:144380$15254 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:144573$15447 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:144766$15640 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:144959$15833 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:145152$16026 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:145345$16219 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:145538$16412 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:145731$16605 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:145924$16798 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:146117$16991 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:146310$17184 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:146503$17377 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:146696$17570 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:146889$17763 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:147082$17956 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:147275$18149 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:147468$18342 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:147661$18535 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:147854$18728 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:148047$18921 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:148240$19114 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:148433$19307 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:148626$19500 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:148819$19693 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:149012$19886 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:149205$20079 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:149398$20272 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:149591$20465 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:149784$20658 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:149977$20851 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:150170$21044 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:150363$21237 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:150556$21430 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:150749$21623 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:150942$21816 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:151135$22009 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:151328$22202 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:151521$22395 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:151714$22588 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:151907$22781 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:152100$22974 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:152293$23167 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:152486$23360 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:152679$23553 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:152872$23746 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:153065$23939 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:153258$24132 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:153451$24325 ($eq).
Removed top 1 bits (of 8) from port B of cell system.$eq$protocol.sv:153644$24518 ($eq).
Removed top 1 bits (of 2) from port B of cell system.$eq$protocol.sv:156355$27231 ($eq).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Init..
Finding unused cells or wires in module \L3_receive_AcquireBlock..
Finding unused cells or wires in module \L3_receive_AcquireBlock_1..
Finding unused cells or wires in module \L3_receive_AcquirePerm..
Finding unused cells or wires in module \L3_receive_AcquirePerm_1..
Finding unused cells or wires in module \L3_send_release_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_3..
Finding unused cells or wires in module \Ln_receive_GrantAck..
Finding unused cells or wires in module \Ln_receive_GrantAck_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_1..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_1_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_2_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_1..
Finding unused cells or wires in module \Ln_receive_ProbeAck_1_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_2_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_3..
Finding unused cells or wires in module \Ln_receive_ProbeAck_3_2..
Finding unused cells or wires in module \Ln_receive_Release_1..
Finding unused cells or wires in module \Ln_receive_Release_1_2..
Finding unused cells or wires in module \Ln_receive_Release_2..
Finding unused cells or wires in module \Ln_receive_Release_2_2..
Finding unused cells or wires in module \Ln_send_Release_4..
Finding unused cells or wires in module \Ln_send_Release_4_1..
Finding unused cells or wires in module \Ln_send_Release_5..
Finding unused cells or wires in module \Ln_send_Release_5_1..
Finding unused cells or wires in module \receive_ReleaseAck..
Finding unused cells or wires in module \receive_ReleaseAck_1..
Finding unused cells or wires in module \receive_ReleaseAck_2..
Finding unused cells or wires in module \receive_ReleaseAck_3..
Finding unused cells or wires in module \respond_GrantData_toB..
Finding unused cells or wires in module \respond_GrantData_toB_1..
Finding unused cells or wires in module \respond_GrantData_toB_2..
Finding unused cells or wires in module \respond_GrantData_toB_3..
Finding unused cells or wires in module \respond_GrantData_toT..
Finding unused cells or wires in module \respond_GrantData_toT_1..
Finding unused cells or wires in module \respond_GrantData_toT_2..
Finding unused cells or wires in module \respond_GrantData_toT_3..
Finding unused cells or wires in module \respond_Grant_toT..
Finding unused cells or wires in module \respond_Grant_toT_1..
Finding unused cells or wires in module \respond_Grant_toT_2..
Finding unused cells or wires in module \respond_Grant_toT_3..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_3..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_3..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_3..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_3..
Finding unused cells or wires in module \respond_ProbePerm_BtoN..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_1..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_2..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_3..
Finding unused cells or wires in module \respond_Probe_NtoN..
Finding unused cells or wires in module \respond_Probe_NtoN_1..
Finding unused cells or wires in module \respond_Probe_NtoN_2..
Finding unused cells or wires in module \respond_Probe_NtoN_3..
Finding unused cells or wires in module \send_AcquireBlock_toB..
Finding unused cells or wires in module \send_AcquireBlock_toB_1..
Finding unused cells or wires in module \send_AcquireBlock_toB_2..
Finding unused cells or wires in module \send_AcquireBlock_toB_3..
Finding unused cells or wires in module \send_AcquireBlock_toT..
Finding unused cells or wires in module \send_AcquireBlock_toT_1..
Finding unused cells or wires in module \send_AcquireBlock_toT_2..
Finding unused cells or wires in module \send_AcquireBlock_toT_3..
Finding unused cells or wires in module \send_AcquirePerm_toT..
Finding unused cells or wires in module \send_AcquirePerm_toT_1..
Finding unused cells or wires in module \send_AcquirePerm_toT_2..
Finding unused cells or wires in module \send_AcquirePerm_toT_3..
Finding unused cells or wires in module \send_Release_BtoN..
Finding unused cells or wires in module \send_Release_BtoN_1..
Finding unused cells or wires in module \send_Release_BtoN_2..
Finding unused cells or wires in module \send_Release_BtoN_3..
Finding unused cells or wires in module \send_Release_TtoN_1..
Finding unused cells or wires in module \send_Release_TtoN_1_1..
Finding unused cells or wires in module \send_Release_TtoN_1_2..
Finding unused cells or wires in module \send_Release_TtoN_1_3..
Finding unused cells or wires in module \system..

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Init.
Optimizing module L3_receive_AcquireBlock.
Optimizing module L3_receive_AcquireBlock_1.
Optimizing module L3_receive_AcquirePerm.
Optimizing module L3_receive_AcquirePerm_1.
Optimizing module L3_send_release_2.
Optimizing module Ln_receive_AcquireBlock_2.
Optimizing module Ln_receive_AcquireBlock_2_1.
Optimizing module Ln_receive_AcquireBlock_2_2.
Optimizing module Ln_receive_AcquireBlock_2_3.
Optimizing module Ln_receive_AcquireBlock_3.
Optimizing module Ln_receive_AcquireBlock_3_1.
Optimizing module Ln_receive_AcquireBlock_3_2.
Optimizing module Ln_receive_AcquireBlock_3_3.
Optimizing module Ln_receive_AcquireBlock_6.
Optimizing module Ln_receive_AcquireBlock_6_1.
Optimizing module Ln_receive_AcquireBlock_6_2.
Optimizing module Ln_receive_AcquireBlock_6_3.
Optimizing module Ln_receive_AcquireBlock_7.
Optimizing module Ln_receive_AcquireBlock_7_1.
Optimizing module Ln_receive_AcquireBlock_7_2.
Optimizing module Ln_receive_AcquireBlock_7_3.
Optimizing module Ln_receive_AcquireBlock_8.
Optimizing module Ln_receive_AcquireBlock_8_1.
Optimizing module Ln_receive_AcquireBlock_8_2.
Optimizing module Ln_receive_AcquireBlock_8_3.
Optimizing module Ln_receive_AcquirePerm_1.
Optimizing module Ln_receive_AcquirePerm_1_1.
Optimizing module Ln_receive_AcquirePerm_1_2.
Optimizing module Ln_receive_AcquirePerm_1_3.
Optimizing module Ln_receive_AcquirePerm_2.
Optimizing module Ln_receive_AcquirePerm_2_1.
Optimizing module Ln_receive_AcquirePerm_2_2.
Optimizing module Ln_receive_AcquirePerm_2_3.
Optimizing module Ln_receive_AcquirePerm_3.
Optimizing module Ln_receive_AcquirePerm_3_1.
Optimizing module Ln_receive_AcquirePerm_3_2.
Optimizing module Ln_receive_AcquirePerm_3_3.
Optimizing module Ln_receive_AcquirePerm_6.
Optimizing module Ln_receive_AcquirePerm_6_1.
Optimizing module Ln_receive_AcquirePerm_6_2.
Optimizing module Ln_receive_AcquirePerm_6_3.
Optimizing module Ln_receive_GrantAck.
Optimizing module Ln_receive_GrantAck_2.
Optimizing module Ln_receive_ProbeAckData_1.
Optimizing module Ln_receive_ProbeAckData_1_2.
Optimizing module Ln_receive_ProbeAckData_2.
Optimizing module Ln_receive_ProbeAckData_2_2.
Optimizing module Ln_receive_ProbeAck_1.
Optimizing module Ln_receive_ProbeAck_1_2.
Optimizing module Ln_receive_ProbeAck_2.
Optimizing module Ln_receive_ProbeAck_2_2.
Optimizing module Ln_receive_ProbeAck_3.
Optimizing module Ln_receive_ProbeAck_3_2.
Optimizing module Ln_receive_Release_1.
Optimizing module Ln_receive_Release_1_2.
Optimizing module Ln_receive_Release_2.
Optimizing module Ln_receive_Release_2_2.
Optimizing module Ln_send_Release_4.
Optimizing module Ln_send_Release_4_1.
Optimizing module Ln_send_Release_5.
Optimizing module Ln_send_Release_5_1.
Optimizing module receive_ReleaseAck.
Optimizing module receive_ReleaseAck_1.
Optimizing module receive_ReleaseAck_2.
Optimizing module receive_ReleaseAck_3.
Optimizing module respond_GrantData_toB.
Optimizing module respond_GrantData_toB_1.
Optimizing module respond_GrantData_toB_2.
Optimizing module respond_GrantData_toB_3.
Optimizing module respond_GrantData_toT.
Optimizing module respond_GrantData_toT_1.
Optimizing module respond_GrantData_toT_2.
Optimizing module respond_GrantData_toT_3.
Optimizing module respond_Grant_toT.
Optimizing module respond_Grant_toT_1.
Optimizing module respond_Grant_toT_2.
Optimizing module respond_Grant_toT_3.
Optimizing module respond_ProbeBlock_TtoN_1.
Optimizing module respond_ProbeBlock_TtoN_1_1.
Optimizing module respond_ProbeBlock_TtoN_1_2.
Optimizing module respond_ProbeBlock_TtoN_1_3.
Optimizing module respond_ProbeBlock_TtoN_2.
Optimizing module respond_ProbeBlock_TtoN_2_1.
Optimizing module respond_ProbeBlock_TtoN_2_2.
Optimizing module respond_ProbeBlock_TtoN_2_3.
Optimizing module respond_ProbeBlock_toB_1.
Optimizing module respond_ProbeBlock_toB_1_1.
Optimizing module respond_ProbeBlock_toB_1_2.
Optimizing module respond_ProbeBlock_toB_1_3.
Optimizing module respond_ProbeBlock_toB_2.
Optimizing module respond_ProbeBlock_toB_2_1.
Optimizing module respond_ProbeBlock_toB_2_2.
Optimizing module respond_ProbeBlock_toB_2_3.
Optimizing module respond_ProbePerm_BtoN.
Optimizing module respond_ProbePerm_BtoN_1.
Optimizing module respond_ProbePerm_BtoN_2.
Optimizing module respond_ProbePerm_BtoN_3.
Optimizing module respond_Probe_NtoN.
Optimizing module respond_Probe_NtoN_1.
Optimizing module respond_Probe_NtoN_2.
Optimizing module respond_Probe_NtoN_3.
Optimizing module send_AcquireBlock_toB.
Optimizing module send_AcquireBlock_toB_1.
Optimizing module send_AcquireBlock_toB_2.
Optimizing module send_AcquireBlock_toB_3.
Optimizing module send_AcquireBlock_toT.
Optimizing module send_AcquireBlock_toT_1.
Optimizing module send_AcquireBlock_toT_2.
Optimizing module send_AcquireBlock_toT_3.
Optimizing module send_AcquirePerm_toT.
Optimizing module send_AcquirePerm_toT_1.
Optimizing module send_AcquirePerm_toT_2.
Optimizing module send_AcquirePerm_toT_3.
Optimizing module send_Release_BtoN.
Optimizing module send_Release_BtoN_1.
Optimizing module send_Release_BtoN_2.
Optimizing module send_Release_BtoN_3.
Optimizing module send_Release_TtoN_1.
Optimizing module send_Release_TtoN_1_1.
Optimizing module send_Release_TtoN_1_2.
Optimizing module send_Release_TtoN_1_3.
Optimizing module system.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Init'.
Finding identical cells in module `\L3_receive_AcquireBlock'.
Finding identical cells in module `\L3_receive_AcquireBlock_1'.
Finding identical cells in module `\L3_receive_AcquirePerm'.
Finding identical cells in module `\L3_receive_AcquirePerm_1'.
Finding identical cells in module `\L3_send_release_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_2_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_3_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_6_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_7_3'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8_1'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8_2'.
Finding identical cells in module `\Ln_receive_AcquireBlock_8_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_1_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_2_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_3_3'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6_1'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6_2'.
Finding identical cells in module `\Ln_receive_AcquirePerm_6_3'.
Finding identical cells in module `\Ln_receive_GrantAck'.
Finding identical cells in module `\Ln_receive_GrantAck_2'.
Finding identical cells in module `\Ln_receive_ProbeAckData_1'.
Finding identical cells in module `\Ln_receive_ProbeAckData_1_2'.
Finding identical cells in module `\Ln_receive_ProbeAckData_2'.
Finding identical cells in module `\Ln_receive_ProbeAckData_2_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_1'.
Finding identical cells in module `\Ln_receive_ProbeAck_1_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_2_2'.
Finding identical cells in module `\Ln_receive_ProbeAck_3'.
Finding identical cells in module `\Ln_receive_ProbeAck_3_2'.
Finding identical cells in module `\Ln_receive_Release_1'.
Finding identical cells in module `\Ln_receive_Release_1_2'.
Finding identical cells in module `\Ln_receive_Release_2'.
Finding identical cells in module `\Ln_receive_Release_2_2'.
Finding identical cells in module `\Ln_send_Release_4'.
Finding identical cells in module `\Ln_send_Release_4_1'.
Finding identical cells in module `\Ln_send_Release_5'.
Finding identical cells in module `\Ln_send_Release_5_1'.
Finding identical cells in module `\receive_ReleaseAck'.
Finding identical cells in module `\receive_ReleaseAck_1'.
Finding identical cells in module `\receive_ReleaseAck_2'.
Finding identical cells in module `\receive_ReleaseAck_3'.
Finding identical cells in module `\respond_GrantData_toB'.
Finding identical cells in module `\respond_GrantData_toB_1'.
Finding identical cells in module `\respond_GrantData_toB_2'.
Finding identical cells in module `\respond_GrantData_toB_3'.
Finding identical cells in module `\respond_GrantData_toT'.
Finding identical cells in module `\respond_GrantData_toT_1'.
Finding identical cells in module `\respond_GrantData_toT_2'.
Finding identical cells in module `\respond_GrantData_toT_3'.
Finding identical cells in module `\respond_Grant_toT'.
Finding identical cells in module `\respond_Grant_toT_1'.
Finding identical cells in module `\respond_Grant_toT_2'.
Finding identical cells in module `\respond_Grant_toT_3'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_1'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_2'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_1_3'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_1'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_2'.
Finding identical cells in module `\respond_ProbeBlock_TtoN_2_3'.
Finding identical cells in module `\respond_ProbeBlock_toB_1'.
Finding identical cells in module `\respond_ProbeBlock_toB_1_1'.
Finding identical cells in module `\respond_ProbeBlock_toB_1_2'.
Finding identical cells in module `\respond_ProbeBlock_toB_1_3'.
Finding identical cells in module `\respond_ProbeBlock_toB_2'.
Finding identical cells in module `\respond_ProbeBlock_toB_2_1'.
Finding identical cells in module `\respond_ProbeBlock_toB_2_2'.
Finding identical cells in module `\respond_ProbeBlock_toB_2_3'.
Finding identical cells in module `\respond_ProbePerm_BtoN'.
Finding identical cells in module `\respond_ProbePerm_BtoN_1'.
Finding identical cells in module `\respond_ProbePerm_BtoN_2'.
Finding identical cells in module `\respond_ProbePerm_BtoN_3'.
Finding identical cells in module `\respond_Probe_NtoN'.
Finding identical cells in module `\respond_Probe_NtoN_1'.
Finding identical cells in module `\respond_Probe_NtoN_2'.
Finding identical cells in module `\respond_Probe_NtoN_3'.
Finding identical cells in module `\send_AcquireBlock_toB'.
Finding identical cells in module `\send_AcquireBlock_toB_1'.
Finding identical cells in module `\send_AcquireBlock_toB_2'.
Finding identical cells in module `\send_AcquireBlock_toB_3'.
Finding identical cells in module `\send_AcquireBlock_toT'.
Finding identical cells in module `\send_AcquireBlock_toT_1'.
Finding identical cells in module `\send_AcquireBlock_toT_2'.
Finding identical cells in module `\send_AcquireBlock_toT_3'.
Finding identical cells in module `\send_AcquirePerm_toT'.
Finding identical cells in module `\send_AcquirePerm_toT_1'.
Finding identical cells in module `\send_AcquirePerm_toT_2'.
Finding identical cells in module `\send_AcquirePerm_toT_3'.
Finding identical cells in module `\send_Release_BtoN'.
Finding identical cells in module `\send_Release_BtoN_1'.
Finding identical cells in module `\send_Release_BtoN_2'.
Finding identical cells in module `\send_Release_BtoN_3'.
Finding identical cells in module `\send_Release_TtoN_1'.
Finding identical cells in module `\send_Release_TtoN_1_1'.
Finding identical cells in module `\send_Release_TtoN_1_2'.
Finding identical cells in module `\send_Release_TtoN_1_3'.
Finding identical cells in module `\system'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Init..
Finding unused cells or wires in module \L3_receive_AcquireBlock..
Finding unused cells or wires in module \L3_receive_AcquireBlock_1..
Finding unused cells or wires in module \L3_receive_AcquirePerm..
Finding unused cells or wires in module \L3_receive_AcquirePerm_1..
Finding unused cells or wires in module \L3_send_release_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_2_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_3_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_6_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_7_3..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_1..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_2..
Finding unused cells or wires in module \Ln_receive_AcquireBlock_8_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_1_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_2_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_3_3..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_1..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_2..
Finding unused cells or wires in module \Ln_receive_AcquirePerm_6_3..
Finding unused cells or wires in module \Ln_receive_GrantAck..
Finding unused cells or wires in module \Ln_receive_GrantAck_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_1..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_1_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_2..
Finding unused cells or wires in module \Ln_receive_ProbeAckData_2_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_1..
Finding unused cells or wires in module \Ln_receive_ProbeAck_1_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_2_2..
Finding unused cells or wires in module \Ln_receive_ProbeAck_3..
Finding unused cells or wires in module \Ln_receive_ProbeAck_3_2..
Finding unused cells or wires in module \Ln_receive_Release_1..
Finding unused cells or wires in module \Ln_receive_Release_1_2..
Finding unused cells or wires in module \Ln_receive_Release_2..
Finding unused cells or wires in module \Ln_receive_Release_2_2..
Finding unused cells or wires in module \Ln_send_Release_4..
Finding unused cells or wires in module \Ln_send_Release_4_1..
Finding unused cells or wires in module \Ln_send_Release_5..
Finding unused cells or wires in module \Ln_send_Release_5_1..
Finding unused cells or wires in module \receive_ReleaseAck..
Finding unused cells or wires in module \receive_ReleaseAck_1..
Finding unused cells or wires in module \receive_ReleaseAck_2..
Finding unused cells or wires in module \receive_ReleaseAck_3..
Finding unused cells or wires in module \respond_GrantData_toB..
Finding unused cells or wires in module \respond_GrantData_toB_1..
Finding unused cells or wires in module \respond_GrantData_toB_2..
Finding unused cells or wires in module \respond_GrantData_toB_3..
Finding unused cells or wires in module \respond_GrantData_toT..
Finding unused cells or wires in module \respond_GrantData_toT_1..
Finding unused cells or wires in module \respond_GrantData_toT_2..
Finding unused cells or wires in module \respond_GrantData_toT_3..
Finding unused cells or wires in module \respond_Grant_toT..
Finding unused cells or wires in module \respond_Grant_toT_1..
Finding unused cells or wires in module \respond_Grant_toT_2..
Finding unused cells or wires in module \respond_Grant_toT_3..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_1_3..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_1..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_2..
Finding unused cells or wires in module \respond_ProbeBlock_TtoN_2_3..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_1_3..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_1..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_2..
Finding unused cells or wires in module \respond_ProbeBlock_toB_2_3..
Finding unused cells or wires in module \respond_ProbePerm_BtoN..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_1..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_2..
Finding unused cells or wires in module \respond_ProbePerm_BtoN_3..
Finding unused cells or wires in module \respond_Probe_NtoN..
Finding unused cells or wires in module \respond_Probe_NtoN_1..
Finding unused cells or wires in module \respond_Probe_NtoN_2..
Finding unused cells or wires in module \respond_Probe_NtoN_3..
Finding unused cells or wires in module \send_AcquireBlock_toB..
Finding unused cells or wires in module \send_AcquireBlock_toB_1..
Finding unused cells or wires in module \send_AcquireBlock_toB_2..
Finding unused cells or wires in module \send_AcquireBlock_toB_3..
Finding unused cells or wires in module \send_AcquireBlock_toT..
Finding unused cells or wires in module \send_AcquireBlock_toT_1..
Finding unused cells or wires in module \send_AcquireBlock_toT_2..
Finding unused cells or wires in module \send_AcquireBlock_toT_3..
Finding unused cells or wires in module \send_AcquirePerm_toT..
Finding unused cells or wires in module \send_AcquirePerm_toT_1..
Finding unused cells or wires in module \send_AcquirePerm_toT_2..
Finding unused cells or wires in module \send_AcquirePerm_toT_3..
Finding unused cells or wires in module \send_Release_BtoN..
Finding unused cells or wires in module \send_Release_BtoN_1..
Finding unused cells or wires in module \send_Release_BtoN_2..
Finding unused cells or wires in module \send_Release_BtoN_3..
Finding unused cells or wires in module \send_Release_TtoN_1..
Finding unused cells or wires in module \send_Release_TtoN_1_1..
Finding unused cells or wires in module \send_Release_TtoN_1_2..
Finding unused cells or wires in module \send_Release_TtoN_1_3..
Finding unused cells or wires in module \system..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== Init ===

   Number of wires:                385
   Number of wire bits:           1409
   Number of public wires:         385
   Number of public wire bits:    1409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     $mux                           25

=== L3_receive_AcquireBlock ===

   Number of wires:                389
   Number of wire bits:           1414
   Number of public wires:         386
   Number of public wire bits:    1411
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and                            1
     $eq                             1
     $logic_not                      1
     $mux                            2

=== L3_receive_AcquireBlock_1 ===

   Number of wires:                389
   Number of wire bits:           1414
   Number of public wires:         386
   Number of public wire bits:    1411
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and                            1
     $eq                             1
     $logic_not                      1
     $mux                            2

=== L3_receive_AcquirePerm ===

   Number of wires:                389
   Number of wire bits:           1414
   Number of public wires:         386
   Number of public wire bits:    1411
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and                            1
     $eq                             1
     $logic_not                      1
     $mux                            2

=== L3_receive_AcquirePerm_1 ===

   Number of wires:                389
   Number of wire bits:           1414
   Number of public wires:         386
   Number of public wire bits:    1411
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $and                            1
     $eq                             1
     $logic_not                      1
     $mux                            2

=== L3_send_release_2 ===

   Number of wires:                391
   Number of wire bits:           1416
   Number of public wires:         389
   Number of public wire bits:    1414
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and                            2
     $eq                             1
     $logic_not                      2
     $mux                            2

=== Ln_receive_AcquireBlock_2 ===

   Number of wires:                404
   Number of wire bits:           1444
   Number of public wires:         391
   Number of public wire bits:    1431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $and                            5
     $eq                             4
     $mux                           10
     $ne                             3
     $or                             1

=== Ln_receive_AcquireBlock_2_1 ===

   Number of wires:                404
   Number of wire bits:           1444
   Number of public wires:         391
   Number of public wire bits:    1431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $and                            5
     $eq                             4
     $mux                           10
     $ne                             3
     $or                             1

=== Ln_receive_AcquireBlock_2_2 ===

   Number of wires:                404
   Number of wire bits:           1444
   Number of public wires:         391
   Number of public wire bits:    1431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $and                            5
     $eq                             4
     $mux                           10
     $ne                             3
     $or                             1

=== Ln_receive_AcquireBlock_2_3 ===

   Number of wires:                404
   Number of wire bits:           1444
   Number of public wires:         391
   Number of public wire bits:    1431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 23
     $and                            5
     $eq                             4
     $mux                           10
     $ne                             3
     $or                             1

=== Ln_receive_AcquireBlock_3 ===

   Number of wires:                404
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquireBlock_3_1 ===

   Number of wires:                404
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquireBlock_3_2 ===

   Number of wires:                404
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquireBlock_3_3 ===

   Number of wires:                404
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1435
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquireBlock_6 ===

   Number of wires:                413
   Number of wire bits:           1458
   Number of public wires:         397
   Number of public wire bits:    1442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $and                            9
     $eq                             3
     $logic_not                      2
     $mux                           12
     $ne                             5

=== Ln_receive_AcquireBlock_6_1 ===

   Number of wires:                413
   Number of wire bits:           1458
   Number of public wires:         397
   Number of public wire bits:    1442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $and                            9
     $eq                             3
     $logic_not                      2
     $mux                           12
     $ne                             5

=== Ln_receive_AcquireBlock_6_2 ===

   Number of wires:                413
   Number of wire bits:           1458
   Number of public wires:         397
   Number of public wire bits:    1442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $and                            9
     $eq                             3
     $logic_not                      2
     $mux                           12
     $ne                             5

=== Ln_receive_AcquireBlock_6_3 ===

   Number of wires:                413
   Number of wire bits:           1458
   Number of public wires:         397
   Number of public wire bits:    1442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $and                            9
     $eq                             3
     $logic_not                      2
     $mux                           12
     $ne                             5

=== Ln_receive_AcquireBlock_7 ===

   Number of wires:                410
   Number of wire bits:           1462
   Number of public wires:         398
   Number of public wire bits:    1450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquireBlock_7_1 ===

   Number of wires:                410
   Number of wire bits:           1462
   Number of public wires:         398
   Number of public wire bits:    1450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquireBlock_7_2 ===

   Number of wires:                410
   Number of wire bits:           1462
   Number of public wires:         398
   Number of public wire bits:    1450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquireBlock_7_3 ===

   Number of wires:                410
   Number of wire bits:           1462
   Number of public wires:         398
   Number of public wire bits:    1450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquireBlock_8 ===

   Number of wires:                407
   Number of wire bits:           1452
   Number of public wires:         396
   Number of public wire bits:    1441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquireBlock_8_1 ===

   Number of wires:                407
   Number of wire bits:           1452
   Number of public wires:         396
   Number of public wire bits:    1441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquireBlock_8_2 ===

   Number of wires:                407
   Number of wire bits:           1452
   Number of public wires:         396
   Number of public wire bits:    1441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquireBlock_8_3 ===

   Number of wires:                407
   Number of wire bits:           1452
   Number of public wires:         396
   Number of public wire bits:    1441
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $and                            6
     $eq                             4
     $mux                            9
     $ne                             3

=== Ln_receive_AcquirePerm_1 ===

   Number of wires:                412
   Number of wire bits:           1459
   Number of public wires:         398
   Number of public wire bits:    1445
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $and                            8
     $eq                             3
     $logic_not                      1
     $mux                           12
     $ne                             5

=== Ln_receive_AcquirePerm_1_1 ===

   Number of wires:                412
   Number of wire bits:           1459
   Number of public wires:         398
   Number of public wire bits:    1445
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $and                            8
     $eq                             3
     $logic_not                      1
     $mux                           12
     $ne                             5

=== Ln_receive_AcquirePerm_1_2 ===

   Number of wires:                412
   Number of wire bits:           1459
   Number of public wires:         398
   Number of public wire bits:    1445
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $and                            8
     $eq                             3
     $logic_not                      1
     $mux                           12
     $ne                             5

=== Ln_receive_AcquirePerm_1_3 ===

   Number of wires:                412
   Number of wire bits:           1459
   Number of public wires:         398
   Number of public wire bits:    1445
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $and                            8
     $eq                             3
     $logic_not                      1
     $mux                           12
     $ne                             5

=== Ln_receive_AcquirePerm_2 ===

   Number of wires:                411
   Number of wire bits:           1456
   Number of public wires:         397
   Number of public wire bits:    1442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $and                            8
     $eq                             2
     $logic_not                      2
     $mux                           12
     $ne                             5

=== Ln_receive_AcquirePerm_2_1 ===

   Number of wires:                411
   Number of wire bits:           1456
   Number of public wires:         397
   Number of public wire bits:    1442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $and                            8
     $eq                             2
     $logic_not                      2
     $mux                           12
     $ne                             5

=== Ln_receive_AcquirePerm_2_2 ===

   Number of wires:                411
   Number of wire bits:           1456
   Number of public wires:         397
   Number of public wire bits:    1442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $and                            8
     $eq                             2
     $logic_not                      2
     $mux                           12
     $ne                             5

=== Ln_receive_AcquirePerm_2_3 ===

   Number of wires:                411
   Number of wire bits:           1456
   Number of public wires:         397
   Number of public wire bits:    1442
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $and                            8
     $eq                             2
     $logic_not                      2
     $mux                           12
     $ne                             5

=== Ln_receive_AcquirePerm_3 ===

   Number of wires:                408
   Number of wire bits:           1460
   Number of public wires:         398
   Number of public wire bits:    1450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $and                            5
     $eq                             3
     $mux                            9
     $ne                             3

=== Ln_receive_AcquirePerm_3_1 ===

   Number of wires:                408
   Number of wire bits:           1460
   Number of public wires:         398
   Number of public wire bits:    1450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $and                            5
     $eq                             3
     $mux                            9
     $ne                             3

=== Ln_receive_AcquirePerm_3_2 ===

   Number of wires:                408
   Number of wire bits:           1460
   Number of public wires:         398
   Number of public wire bits:    1450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $and                            5
     $eq                             3
     $mux                            9
     $ne                             3

=== Ln_receive_AcquirePerm_3_3 ===

   Number of wires:                408
   Number of wire bits:           1460
   Number of public wires:         398
   Number of public wire bits:    1450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $and                            5
     $eq                             3
     $mux                            9
     $ne                             3

=== Ln_receive_AcquirePerm_6 ===

   Number of wires:                418
   Number of wire bits:           1481
   Number of public wires:         401
   Number of public wire bits:    1464
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $and                            7
     $eq                             4
     $mux                           18
     $ne                             6

=== Ln_receive_AcquirePerm_6_1 ===

   Number of wires:                418
   Number of wire bits:           1481
   Number of public wires:         401
   Number of public wire bits:    1464
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $and                            7
     $eq                             4
     $mux                           18
     $ne                             6

=== Ln_receive_AcquirePerm_6_2 ===

   Number of wires:                418
   Number of wire bits:           1481
   Number of public wires:         401
   Number of public wire bits:    1464
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $and                            7
     $eq                             4
     $mux                           18
     $ne                             6

=== Ln_receive_AcquirePerm_6_3 ===

   Number of wires:                418
   Number of wire bits:           1481
   Number of public wires:         401
   Number of public wire bits:    1464
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $and                            7
     $eq                             4
     $mux                           18
     $ne                             6

=== Ln_receive_GrantAck ===

   Number of wires:                388
   Number of wire bits:           1418
   Number of public wires:         387
   Number of public wire bits:    1417
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $eq                             1
     $mux                            4

=== Ln_receive_GrantAck_2 ===

   Number of wires:                388
   Number of wire bits:           1418
   Number of public wires:         387
   Number of public wire bits:    1417
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $eq                             1
     $mux                            4

=== Ln_receive_ProbeAckData_1 ===

   Number of wires:                392
   Number of wire bits:           1424
   Number of public wires:         389
   Number of public wire bits:    1421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            1
     $eq                             2
     $mux                            8

=== Ln_receive_ProbeAckData_1_2 ===

   Number of wires:                392
   Number of wire bits:           1424
   Number of public wires:         389
   Number of public wire bits:    1421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            1
     $eq                             2
     $mux                            8

=== Ln_receive_ProbeAckData_2 ===

   Number of wires:                392
   Number of wire bits:           1424
   Number of public wires:         389
   Number of public wire bits:    1421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            1
     $eq                             2
     $mux                            8

=== Ln_receive_ProbeAckData_2_2 ===

   Number of wires:                392
   Number of wire bits:           1424
   Number of public wires:         389
   Number of public wire bits:    1421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            1
     $eq                             2
     $mux                            8

=== Ln_receive_ProbeAck_1 ===

   Number of wires:                393
   Number of wire bits:           1424
   Number of public wires:         388
   Number of public wire bits:    1419
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            1
     $eq                             3
     $mux                            6
     $or                             1

=== Ln_receive_ProbeAck_1_2 ===

   Number of wires:                393
   Number of wire bits:           1424
   Number of public wires:         388
   Number of public wire bits:    1419
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            1
     $eq                             3
     $mux                            6
     $or                             1

=== Ln_receive_ProbeAck_2 ===

   Number of wires:                392
   Number of wire bits:           1424
   Number of public wires:         389
   Number of public wire bits:    1421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            1
     $eq                             2
     $mux                            8

=== Ln_receive_ProbeAck_2_2 ===

   Number of wires:                392
   Number of wire bits:           1424
   Number of public wires:         389
   Number of public wire bits:    1421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            1
     $eq                             2
     $mux                            8

=== Ln_receive_ProbeAck_3 ===

   Number of wires:                392
   Number of wire bits:           1424
   Number of public wires:         389
   Number of public wire bits:    1421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            1
     $eq                             2
     $mux                            8

=== Ln_receive_ProbeAck_3_2 ===

   Number of wires:                392
   Number of wire bits:           1424
   Number of public wires:         389
   Number of public wire bits:    1421
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $and                            1
     $eq                             2
     $mux                            8

=== Ln_receive_Release_1 ===

   Number of wires:                396
   Number of wire bits:           1439
   Number of public wires:         393
   Number of public wire bits:    1436
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and                            1
     $eq                             2
     $mux                           10

=== Ln_receive_Release_1_2 ===

   Number of wires:                396
   Number of wire bits:           1439
   Number of public wires:         393
   Number of public wire bits:    1436
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and                            1
     $eq                             2
     $mux                           10

=== Ln_receive_Release_2 ===

   Number of wires:                397
   Number of wire bits:           1439
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and                            1
     $eq                             3
     $mux                            8
     $or                             1

=== Ln_receive_Release_2_2 ===

   Number of wires:                397
   Number of wire bits:           1439
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     $and                            1
     $eq                             3
     $mux                            8
     $or                             1

=== Ln_send_Release_4 ===

   Number of wires:                424
   Number of wire bits:           1496
   Number of public wires:         408
   Number of public wire bits:    1480
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $and                            7
     $eq                             4
     $mux                           18
     $ne                             6
     $or                             2

=== Ln_send_Release_4_1 ===

   Number of wires:                424
   Number of wire bits:           1496
   Number of public wires:         408
   Number of public wire bits:    1480
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $and                            7
     $eq                             4
     $mux                           18
     $ne                             6
     $or                             2

=== Ln_send_Release_5 ===

   Number of wires:                418
   Number of wire bits:           1481
   Number of public wires:         404
   Number of public wire bits:    1467
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $and                            7
     $eq                             3
     $mux                           18
     $ne                             6
     $or                             1

=== Ln_send_Release_5_1 ===

   Number of wires:                418
   Number of wire bits:           1481
   Number of public wires:         404
   Number of public wire bits:    1467
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $and                            7
     $eq                             3
     $mux                           18
     $ne                             6
     $or                             1

=== receive_ReleaseAck ===

   Number of wires:                390
   Number of wire bits:           1420
   Number of public wires:         387
   Number of public wire bits:    1417
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and                            1
     $eq                             2
     $mux                            4

=== receive_ReleaseAck_1 ===

   Number of wires:                390
   Number of wire bits:           1420
   Number of public wires:         387
   Number of public wire bits:    1417
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and                            1
     $eq                             2
     $mux                            4

=== receive_ReleaseAck_2 ===

   Number of wires:                390
   Number of wire bits:           1420
   Number of public wires:         387
   Number of public wire bits:    1417
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and                            1
     $eq                             2
     $mux                            4

=== receive_ReleaseAck_3 ===

   Number of wires:                390
   Number of wire bits:           1420
   Number of public wires:         387
   Number of public wire bits:    1417
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $and                            1
     $eq                             2
     $mux                            4

=== respond_GrantData_toB ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_GrantData_toB_1 ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_GrantData_toB_2 ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_GrantData_toB_3 ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_GrantData_toT ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_GrantData_toT_1 ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_GrantData_toT_2 ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_GrantData_toT_3 ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_Grant_toT ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_Grant_toT_1 ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_Grant_toT_2 ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_Grant_toT_3 ===

   Number of wires:                398
   Number of wire bits:           1443
   Number of public wires:         393
   Number of public wire bits:    1438
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            2
     $eq                             3
     $mux                           10

=== respond_ProbeBlock_TtoN_1 ===

   Number of wires:                402
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_TtoN_1_1 ===

   Number of wires:                402
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_TtoN_1_2 ===

   Number of wires:                402
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_TtoN_1_3 ===

   Number of wires:                402
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_TtoN_2 ===

   Number of wires:                402
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_TtoN_2_1 ===

   Number of wires:                402
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_TtoN_2_2 ===

   Number of wires:                402
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_TtoN_2_3 ===

   Number of wires:                402
   Number of wire bits:           1446
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_toB_1 ===

   Number of wires:                400
   Number of wire bits:           1444
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            3
     $eq                             3
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_toB_1_1 ===

   Number of wires:                400
   Number of wire bits:           1444
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            3
     $eq                             3
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_toB_1_2 ===

   Number of wires:                400
   Number of wire bits:           1444
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            3
     $eq                             3
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_toB_1_3 ===

   Number of wires:                400
   Number of wire bits:           1444
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            3
     $eq                             3
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_toB_2 ===

   Number of wires:                400
   Number of wire bits:           1444
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            3
     $eq                             3
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_toB_2_1 ===

   Number of wires:                400
   Number of wire bits:           1444
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            3
     $eq                             3
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_toB_2_2 ===

   Number of wires:                400
   Number of wire bits:           1444
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            3
     $eq                             3
     $mux                            8
     $ne                             1

=== respond_ProbeBlock_toB_2_3 ===

   Number of wires:                400
   Number of wire bits:           1444
   Number of public wires:         393
   Number of public wire bits:    1437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            3
     $eq                             3
     $mux                            8
     $ne                             1

=== respond_ProbePerm_BtoN ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_ProbePerm_BtoN_1 ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_ProbePerm_BtoN_2 ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_ProbePerm_BtoN_3 ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $and                            4
     $eq                             3
     $logic_not                      1
     $mux                            8
     $ne                             1

=== respond_Probe_NtoN ===

   Number of wires:                405
   Number of wire bits:           1447
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            4
     $eq                             4
     $logic_not                      2
     $mux                            8
     $ne                             1
     $or                             2

=== respond_Probe_NtoN_1 ===

   Number of wires:                405
   Number of wire bits:           1447
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            4
     $eq                             4
     $logic_not                      2
     $mux                            8
     $ne                             1
     $or                             2

=== respond_Probe_NtoN_2 ===

   Number of wires:                405
   Number of wire bits:           1447
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            4
     $eq                             4
     $logic_not                      2
     $mux                            8
     $ne                             1
     $or                             2

=== respond_Probe_NtoN_3 ===

   Number of wires:                405
   Number of wire bits:           1447
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 21
     $and                            4
     $eq                             4
     $logic_not                      2
     $mux                            8
     $ne                             1
     $or                             2

=== send_AcquireBlock_toB ===

   Number of wires:                401
   Number of wire bits:           1442
   Number of public wires:         392
   Number of public wire bits:    1433
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             1
     $logic_not                      1
     $mux                            6
     $ne                             3

=== send_AcquireBlock_toB_1 ===

   Number of wires:                401
   Number of wire bits:           1442
   Number of public wires:         392
   Number of public wire bits:    1433
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             1
     $logic_not                      1
     $mux                            6
     $ne                             3

=== send_AcquireBlock_toB_2 ===

   Number of wires:                401
   Number of wire bits:           1442
   Number of public wires:         392
   Number of public wire bits:    1433
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             1
     $logic_not                      1
     $mux                            6
     $ne                             3

=== send_AcquireBlock_toB_3 ===

   Number of wires:                401
   Number of wire bits:           1442
   Number of public wires:         392
   Number of public wire bits:    1433
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             1
     $logic_not                      1
     $mux                            6
     $ne                             3

=== send_AcquireBlock_toT ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             1
     $logic_not                      1
     $mux                            6
     $ne                             3

=== send_AcquireBlock_toT_1 ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             1
     $logic_not                      1
     $mux                            6
     $ne                             3

=== send_AcquireBlock_toT_2 ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             1
     $logic_not                      1
     $mux                            6
     $ne                             3

=== send_AcquireBlock_toT_3 ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             1
     $logic_not                      1
     $mux                            6
     $ne                             3

=== send_AcquirePerm_toT ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             2
     $mux                            6
     $ne                             3

=== send_AcquirePerm_toT_1 ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             2
     $mux                            6
     $ne                             3

=== send_AcquirePerm_toT_2 ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             2
     $mux                            6
     $ne                             3

=== send_AcquirePerm_toT_3 ===

   Number of wires:                401
   Number of wire bits:           1443
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $eq                             2
     $mux                            6
     $ne                             3

=== send_Release_BtoN ===

   Number of wires:                402
   Number of wire bits:           1442
   Number of public wires:         391
   Number of public wire bits:    1431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and                            5
     $eq                             2
     $logic_not                      1
     $mux                            8
     $ne                             3

=== send_Release_BtoN_1 ===

   Number of wires:                402
   Number of wire bits:           1442
   Number of public wires:         391
   Number of public wire bits:    1431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and                            5
     $eq                             2
     $logic_not                      1
     $mux                            8
     $ne                             3

=== send_Release_BtoN_2 ===

   Number of wires:                402
   Number of wire bits:           1442
   Number of public wires:         391
   Number of public wire bits:    1431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and                            5
     $eq                             2
     $logic_not                      1
     $mux                            8
     $ne                             3

=== send_Release_BtoN_3 ===

   Number of wires:                402
   Number of wire bits:           1442
   Number of public wires:         391
   Number of public wire bits:    1431
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and                            5
     $eq                             2
     $logic_not                      1
     $mux                            8
     $ne                             3

=== send_Release_TtoN_1 ===

   Number of wires:                403
   Number of wire bits:           1445
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and                            5
     $eq                             2
     $logic_not                      1
     $mux                            8
     $ne                             3

=== send_Release_TtoN_1_1 ===

   Number of wires:                403
   Number of wire bits:           1445
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and                            5
     $eq                             2
     $logic_not                      1
     $mux                            8
     $ne                             3

=== send_Release_TtoN_1_2 ===

   Number of wires:                403
   Number of wire bits:           1445
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and                            5
     $eq                             2
     $logic_not                      1
     $mux                            8
     $ne                             3

=== send_Release_TtoN_1_3 ===

   Number of wires:                403
   Number of wire bits:           1445
   Number of public wires:         392
   Number of public wire bits:    1434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $and                            5
     $eq                             2
     $logic_not                      1
     $mux                            8
     $ne                             3

=== system ===

   Number of wires:              84231
   Number of wire bits:         307982
   Number of public wires:       83446
   Number of public wire bits:  305149
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              28361
     $and                            3
     $assert                         4
     $assume                         1
     $dff                          197
     $eq                           148
     $initstate                      1
     $logic_and                      1
     $logic_not                      4
     $mux                        27845
     $ne                             4
     $not                            3
     $or                             5
     Init                            1
     L3_receive_AcquireBlock         1
     L3_receive_AcquireBlock_1       1
     L3_receive_AcquirePerm          1
     L3_receive_AcquirePerm_1        1
     L3_send_release_2               4
     Ln_receive_AcquireBlock_2       1
     Ln_receive_AcquireBlock_2_1      1
     Ln_receive_AcquireBlock_2_2      1
     Ln_receive_AcquireBlock_2_3      1
     Ln_receive_AcquireBlock_3       1
     Ln_receive_AcquireBlock_3_1      1
     Ln_receive_AcquireBlock_3_2      1
     Ln_receive_AcquireBlock_3_3      1
     Ln_receive_AcquireBlock_6       1
     Ln_receive_AcquireBlock_6_1      1
     Ln_receive_AcquireBlock_6_2      1
     Ln_receive_AcquireBlock_6_3      1
     Ln_receive_AcquireBlock_7       1
     Ln_receive_AcquireBlock_7_1      1
     Ln_receive_AcquireBlock_7_2      1
     Ln_receive_AcquireBlock_7_3      1
     Ln_receive_AcquireBlock_8       1
     Ln_receive_AcquireBlock_8_1      1
     Ln_receive_AcquireBlock_8_2      1
     Ln_receive_AcquireBlock_8_3      1
     Ln_receive_AcquirePerm_1        1
     Ln_receive_AcquirePerm_1_1      1
     Ln_receive_AcquirePerm_1_2      1
     Ln_receive_AcquirePerm_1_3      1
     Ln_receive_AcquirePerm_2        1
     Ln_receive_AcquirePerm_2_1      1
     Ln_receive_AcquirePerm_2_2      1
     Ln_receive_AcquirePerm_2_3      1
     Ln_receive_AcquirePerm_3        1
     Ln_receive_AcquirePerm_3_1      1
     Ln_receive_AcquirePerm_3_2      1
     Ln_receive_AcquirePerm_3_3      1
     Ln_receive_AcquirePerm_6        1
     Ln_receive_AcquirePerm_6_1      1
     Ln_receive_AcquirePerm_6_2      1
     Ln_receive_AcquirePerm_6_3      1
     Ln_receive_GrantAck             2
     Ln_receive_GrantAck_2           2
     Ln_receive_ProbeAckData_1       2
     Ln_receive_ProbeAckData_1_2      2
     Ln_receive_ProbeAckData_2       2
     Ln_receive_ProbeAckData_2_2      2
     Ln_receive_ProbeAck_1           2
     Ln_receive_ProbeAck_1_2         2
     Ln_receive_ProbeAck_2           2
     Ln_receive_ProbeAck_2_2         2
     Ln_receive_ProbeAck_3           2
     Ln_receive_ProbeAck_3_2         2
     Ln_receive_Release_1            2
     Ln_receive_Release_1_2          2
     Ln_receive_Release_2            2
     Ln_receive_Release_2_2          2
     Ln_send_Release_4               2
     Ln_send_Release_4_1             2
     Ln_send_Release_5               2
     Ln_send_Release_5_1             2
     receive_ReleaseAck              1
     receive_ReleaseAck_1            1
     receive_ReleaseAck_2            1
     receive_ReleaseAck_3            1
     respond_GrantData_toB           1
     respond_GrantData_toB_1         1
     respond_GrantData_toB_2         1
     respond_GrantData_toB_3         1
     respond_GrantData_toT           1
     respond_GrantData_toT_1         1
     respond_GrantData_toT_2         1
     respond_GrantData_toT_3         1
     respond_Grant_toT               1
     respond_Grant_toT_1             1
     respond_Grant_toT_2             1
     respond_Grant_toT_3             1
     respond_ProbeBlock_TtoN_1       1
     respond_ProbeBlock_TtoN_1_1      1
     respond_ProbeBlock_TtoN_1_2      1
     respond_ProbeBlock_TtoN_1_3      1
     respond_ProbeBlock_TtoN_2       1
     respond_ProbeBlock_TtoN_2_1      1
     respond_ProbeBlock_TtoN_2_2      1
     respond_ProbeBlock_TtoN_2_3      1
     respond_ProbeBlock_toB_1        1
     respond_ProbeBlock_toB_1_1      1
     respond_ProbeBlock_toB_1_2      1
     respond_ProbeBlock_toB_1_3      1
     respond_ProbeBlock_toB_2        1
     respond_ProbeBlock_toB_2_1      1
     respond_ProbeBlock_toB_2_2      1
     respond_ProbeBlock_toB_2_3      1
     respond_ProbePerm_BtoN          1
     respond_ProbePerm_BtoN_1        1
     respond_ProbePerm_BtoN_2        1
     respond_ProbePerm_BtoN_3        1
     respond_Probe_NtoN              1
     respond_Probe_NtoN_1            1
     respond_Probe_NtoN_2            1
     respond_Probe_NtoN_3            1
     send_AcquireBlock_toB           1
     send_AcquireBlock_toB_1         1
     send_AcquireBlock_toB_2         1
     send_AcquireBlock_toB_3         1
     send_AcquireBlock_toT           1
     send_AcquireBlock_toT_1         1
     send_AcquireBlock_toT_2         1
     send_AcquireBlock_toT_3         1
     send_AcquirePerm_toT            1
     send_AcquirePerm_toT_1          1
     send_AcquirePerm_toT_2          1
     send_AcquirePerm_toT_3          1
     send_Release_BtoN               1
     send_Release_BtoN_1             1
     send_Release_BtoN_2             1
     send_Release_BtoN_3             1
     send_Release_TtoN_1             1
     send_Release_TtoN_1_1           1
     send_Release_TtoN_1_2           1
     send_Release_TtoN_1_3           1

=== design hierarchy ===

   system                            1
     Init                            1
     L3_receive_AcquireBlock         1
     L3_receive_AcquireBlock_1       1
     L3_receive_AcquirePerm          1
     L3_receive_AcquirePerm_1        1
     L3_send_release_2               4
     Ln_receive_AcquireBlock_2       1
     Ln_receive_AcquireBlock_2_1      1
     Ln_receive_AcquireBlock_2_2      1
     Ln_receive_AcquireBlock_2_3      1
     Ln_receive_AcquireBlock_3       1
     Ln_receive_AcquireBlock_3_1      1
     Ln_receive_AcquireBlock_3_2      1
     Ln_receive_AcquireBlock_3_3      1
     Ln_receive_AcquireBlock_6       1
     Ln_receive_AcquireBlock_6_1      1
     Ln_receive_AcquireBlock_6_2      1
     Ln_receive_AcquireBlock_6_3      1
     Ln_receive_AcquireBlock_7       1
     Ln_receive_AcquireBlock_7_1      1
     Ln_receive_AcquireBlock_7_2      1
     Ln_receive_AcquireBlock_7_3      1
     Ln_receive_AcquireBlock_8       1
     Ln_receive_AcquireBlock_8_1      1
     Ln_receive_AcquireBlock_8_2      1
     Ln_receive_AcquireBlock_8_3      1
     Ln_receive_AcquirePerm_1        1
     Ln_receive_AcquirePerm_1_1      1
     Ln_receive_AcquirePerm_1_2      1
     Ln_receive_AcquirePerm_1_3      1
     Ln_receive_AcquirePerm_2        1
     Ln_receive_AcquirePerm_2_1      1
     Ln_receive_AcquirePerm_2_2      1
     Ln_receive_AcquirePerm_2_3      1
     Ln_receive_AcquirePerm_3        1
     Ln_receive_AcquirePerm_3_1      1
     Ln_receive_AcquirePerm_3_2      1
     Ln_receive_AcquirePerm_3_3      1
     Ln_receive_AcquirePerm_6        1
     Ln_receive_AcquirePerm_6_1      1
     Ln_receive_AcquirePerm_6_2      1
     Ln_receive_AcquirePerm_6_3      1
     Ln_receive_GrantAck             2
     Ln_receive_GrantAck_2           2
     Ln_receive_ProbeAckData_1       2
     Ln_receive_ProbeAckData_1_2      2
     Ln_receive_ProbeAckData_2       2
     Ln_receive_ProbeAckData_2_2      2
     Ln_receive_ProbeAck_1           2
     Ln_receive_ProbeAck_1_2         2
     Ln_receive_ProbeAck_2           2
     Ln_receive_ProbeAck_2_2         2
     Ln_receive_ProbeAck_3           2
     Ln_receive_ProbeAck_3_2         2
     Ln_receive_Release_1            2
     Ln_receive_Release_1_2          2
     Ln_receive_Release_2            2
     Ln_receive_Release_2_2          2
     Ln_send_Release_4               2
     Ln_send_Release_4_1             2
     Ln_send_Release_5               2
     Ln_send_Release_5_1             2
     receive_ReleaseAck              1
     receive_ReleaseAck_1            1
     receive_ReleaseAck_2            1
     receive_ReleaseAck_3            1
     respond_GrantData_toB           1
     respond_GrantData_toB_1         1
     respond_GrantData_toB_2         1
     respond_GrantData_toB_3         1
     respond_GrantData_toT           1
     respond_GrantData_toT_1         1
     respond_GrantData_toT_2         1
     respond_GrantData_toT_3         1
     respond_Grant_toT               1
     respond_Grant_toT_1             1
     respond_Grant_toT_2             1
     respond_Grant_toT_3             1
     respond_ProbeBlock_TtoN_1       1
     respond_ProbeBlock_TtoN_1_1      1
     respond_ProbeBlock_TtoN_1_2      1
     respond_ProbeBlock_TtoN_1_3      1
     respond_ProbeBlock_TtoN_2       1
     respond_ProbeBlock_TtoN_2_1      1
     respond_ProbeBlock_TtoN_2_2      1
     respond_ProbeBlock_TtoN_2_3      1
     respond_ProbeBlock_toB_1        1
     respond_ProbeBlock_toB_1_1      1
     respond_ProbeBlock_toB_1_2      1
     respond_ProbeBlock_toB_1_3      1
     respond_ProbeBlock_toB_2        1
     respond_ProbeBlock_toB_2_1      1
     respond_ProbeBlock_toB_2_2      1
     respond_ProbeBlock_toB_2_3      1
     respond_ProbePerm_BtoN          1
     respond_ProbePerm_BtoN_1        1
     respond_ProbePerm_BtoN_2        1
     respond_ProbePerm_BtoN_3        1
     respond_Probe_NtoN              1
     respond_Probe_NtoN_1            1
     respond_Probe_NtoN_2            1
     respond_Probe_NtoN_3            1
     send_AcquireBlock_toB           1
     send_AcquireBlock_toB_1         1
     send_AcquireBlock_toB_2         1
     send_AcquireBlock_toB_3         1
     send_AcquireBlock_toT           1
     send_AcquireBlock_toT_1         1
     send_AcquireBlock_toT_2         1
     send_AcquireBlock_toT_3         1
     send_AcquirePerm_toT            1
     send_AcquirePerm_toT_1          1
     send_AcquirePerm_toT_2          1
     send_AcquirePerm_toT_3          1
     send_Release_BtoN               1
     send_Release_BtoN_1             1
     send_Release_BtoN_2             1
     send_Release_BtoN_3             1
     send_Release_TtoN_1             1
     send_Release_TtoN_1_1           1
     send_Release_TtoN_1_2           1
     send_Release_TtoN_1_3           1

   Number of wires:             142428
   Number of wire bits:         517291
   Number of public wires:      140443
   Number of public wire bits:  513258
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              30801
     $and                          543
     $assert                         4
     $assume                         1
     $dff                          197
     $eq                           528
     $initstate                      1
     $logic_and                      1
     $logic_not                     72
     $mux                        29134
     $ne                           280
     $not                            3
     $or                            37

2.13. Executing CHECK pass (checking for obvious problems).
Checking module Init...
Checking module L3_receive_AcquireBlock...
Checking module L3_receive_AcquireBlock_1...
Checking module L3_receive_AcquirePerm...
Checking module L3_receive_AcquirePerm_1...
Checking module L3_send_release_2...
Checking module Ln_receive_AcquireBlock_2...
Checking module Ln_receive_AcquireBlock_2_1...
Checking module Ln_receive_AcquireBlock_2_2...
Checking module Ln_receive_AcquireBlock_2_3...
Checking module Ln_receive_AcquireBlock_3...
Checking module Ln_receive_AcquireBlock_3_1...
Checking module Ln_receive_AcquireBlock_3_2...
Checking module Ln_receive_AcquireBlock_3_3...
Checking module Ln_receive_AcquireBlock_6...
Checking module Ln_receive_AcquireBlock_6_1...
Checking module Ln_receive_AcquireBlock_6_2...
Checking module Ln_receive_AcquireBlock_6_3...
Checking module Ln_receive_AcquireBlock_7...
Checking module Ln_receive_AcquireBlock_7_1...
Checking module Ln_receive_AcquireBlock_7_2...
Checking module Ln_receive_AcquireBlock_7_3...
Checking module Ln_receive_AcquireBlock_8...
Checking module Ln_receive_AcquireBlock_8_1...
Checking module Ln_receive_AcquireBlock_8_2...
Checking module Ln_receive_AcquireBlock_8_3...
Checking module Ln_receive_AcquirePerm_1...
Checking module Ln_receive_AcquirePerm_1_1...
Checking module Ln_receive_AcquirePerm_1_2...
Checking module Ln_receive_AcquirePerm_1_3...
Checking module Ln_receive_AcquirePerm_2...
Checking module Ln_receive_AcquirePerm_2_1...
Checking module Ln_receive_AcquirePerm_2_2...
Checking module Ln_receive_AcquirePerm_2_3...
Checking module Ln_receive_AcquirePerm_3...
Checking module Ln_receive_AcquirePerm_3_1...
Checking module Ln_receive_AcquirePerm_3_2...
Checking module Ln_receive_AcquirePerm_3_3...
Checking module Ln_receive_AcquirePerm_6...
Checking module Ln_receive_AcquirePerm_6_1...
Checking module Ln_receive_AcquirePerm_6_2...
Checking module Ln_receive_AcquirePerm_6_3...
Checking module Ln_receive_GrantAck...
Checking module Ln_receive_GrantAck_2...
Checking module Ln_receive_ProbeAckData_1...
Checking module Ln_receive_ProbeAckData_1_2...
Checking module Ln_receive_ProbeAckData_2...
Checking module Ln_receive_ProbeAckData_2_2...
Checking module Ln_receive_ProbeAck_1...
Checking module Ln_receive_ProbeAck_1_2...
Checking module Ln_receive_ProbeAck_2...
Checking module Ln_receive_ProbeAck_2_2...
Checking module Ln_receive_ProbeAck_3...
Checking module Ln_receive_ProbeAck_3_2...
Checking module Ln_receive_Release_1...
Checking module Ln_receive_Release_1_2...
Checking module Ln_receive_Release_2...
Checking module Ln_receive_Release_2_2...
Checking module Ln_send_Release_4...
Checking module Ln_send_Release_4_1...
Checking module Ln_send_Release_5...
Checking module Ln_send_Release_5_1...
Checking module receive_ReleaseAck...
Checking module receive_ReleaseAck_1...
Checking module receive_ReleaseAck_2...
Checking module receive_ReleaseAck_3...
Checking module respond_GrantData_toB...
Checking module respond_GrantData_toB_1...
Checking module respond_GrantData_toB_2...
Checking module respond_GrantData_toB_3...
Checking module respond_GrantData_toT...
Checking module respond_GrantData_toT_1...
Checking module respond_GrantData_toT_2...
Checking module respond_GrantData_toT_3...
Checking module respond_Grant_toT...
Checking module respond_Grant_toT_1...
Checking module respond_Grant_toT_2...
Checking module respond_Grant_toT_3...
Checking module respond_ProbeBlock_TtoN_1...
Checking module respond_ProbeBlock_TtoN_1_1...
Checking module respond_ProbeBlock_TtoN_1_2...
Checking module respond_ProbeBlock_TtoN_1_3...
Checking module respond_ProbeBlock_TtoN_2...
Checking module respond_ProbeBlock_TtoN_2_1...
Checking module respond_ProbeBlock_TtoN_2_2...
Checking module respond_ProbeBlock_TtoN_2_3...
Checking module respond_ProbeBlock_toB_1...
Checking module respond_ProbeBlock_toB_1_1...
Checking module respond_ProbeBlock_toB_1_2...
Checking module respond_ProbeBlock_toB_1_3...
Checking module respond_ProbeBlock_toB_2...
Checking module respond_ProbeBlock_toB_2_1...
Checking module respond_ProbeBlock_toB_2_2...
Checking module respond_ProbeBlock_toB_2_3...
Checking module respond_ProbePerm_BtoN...
Checking module respond_ProbePerm_BtoN_1...
Checking module respond_ProbePerm_BtoN_2...
Checking module respond_ProbePerm_BtoN_3...
Checking module respond_Probe_NtoN...
Checking module respond_Probe_NtoN_1...
Checking module respond_Probe_NtoN_2...
Checking module respond_Probe_NtoN_3...
Checking module send_AcquireBlock_toB...
Checking module send_AcquireBlock_toB_1...
Checking module send_AcquireBlock_toB_2...
Checking module send_AcquireBlock_toB_3...
Checking module send_AcquireBlock_toT...
Checking module send_AcquireBlock_toT_1...
Checking module send_AcquireBlock_toT_2...
Checking module send_AcquireBlock_toT_3...
Checking module send_AcquirePerm_toT...
Checking module send_AcquirePerm_toT_1...
Checking module send_AcquirePerm_toT_2...
Checking module send_AcquirePerm_toT_3...
Checking module send_Release_BtoN...
Checking module send_Release_BtoN_1...
Checking module send_Release_BtoN_2...
Checking module send_Release_BtoN_3...
Checking module send_Release_TtoN_1...
Checking module send_Release_TtoN_1_1...
Checking module send_Release_TtoN_1_2...
Checking module send_Release_TtoN_1_3...
Checking module system...
Found and reported 0 problems.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \system
Used module:     \Init
Used module:     \send_AcquireBlock_toB
Used module:     \send_AcquireBlock_toT_1
Used module:     \Ln_receive_ProbeAck_1_2
Used module:     \Ln_receive_ProbeAck_2
Used module:     \Ln_receive_ProbeAck_2_2
Used module:     \Ln_receive_ProbeAck_3
Used module:     \Ln_receive_ProbeAck_3_2
Used module:     \Ln_receive_ProbeAckData_1
Used module:     \send_AcquireBlock_toT_2
Used module:     \Ln_receive_ProbeAckData_1_2
Used module:     \Ln_receive_ProbeAckData_2
Used module:     \Ln_receive_ProbeAckData_2_2
Used module:     \Ln_receive_Release_1
Used module:     \Ln_receive_Release_1_2
Used module:     \send_AcquireBlock_toT_3
Used module:     \Ln_receive_Release_2
Used module:     \Ln_receive_Release_2_2
Used module:     \Ln_receive_GrantAck
Used module:     \Ln_receive_GrantAck_2
Used module:     \Ln_send_Release_4
Used module:     \send_Release_BtoN
Used module:     \Ln_send_Release_4_1
Used module:     \Ln_send_Release_5
Used module:     \Ln_send_Release_5_1
Used module:     \L3_send_release_2
Used module:     \send_Release_BtoN_1
Used module:     \L3_receive_AcquirePerm
Used module:     \L3_receive_AcquirePerm_1
Used module:     \L3_receive_AcquireBlock
Used module:     \L3_receive_AcquireBlock_1
Used module:     \send_Release_BtoN_2
Used module:     \send_Release_BtoN_3
Used module:     \send_Release_TtoN_1
Used module:     \send_Release_TtoN_1_1
Used module:     \send_Release_TtoN_1_2
Used module:     \send_AcquireBlock_toB_1
Used module:     \send_Release_TtoN_1_3
Used module:     \respond_Grant_toT
Used module:     \respond_Grant_toT_1
Used module:     \respond_Grant_toT_2
Used module:     \respond_Grant_toT_3
Used module:     \respond_GrantData_toB
Used module:     \respond_GrantData_toB_1
Used module:     \respond_GrantData_toB_2
Used module:     \respond_GrantData_toB_3
Used module:     \respond_GrantData_toT
Used module:     \send_AcquireBlock_toB_2
Used module:     \respond_GrantData_toT_1
Used module:     \respond_GrantData_toT_2
Used module:     \respond_GrantData_toT_3
Used module:     \respond_Probe_NtoN
Used module:     \respond_Probe_NtoN_1
Used module:     \respond_Probe_NtoN_2
Used module:     \respond_Probe_NtoN_3
Used module:     \respond_ProbePerm_BtoN
Used module:     \respond_ProbePerm_BtoN_1
Used module:     \respond_ProbePerm_BtoN_2
Used module:     \send_AcquireBlock_toB_3
Used module:     \respond_ProbePerm_BtoN_3
Used module:     \respond_ProbeBlock_TtoN_1
Used module:     \respond_ProbeBlock_TtoN_1_1
Used module:     \respond_ProbeBlock_TtoN_1_2
Used module:     \respond_ProbeBlock_TtoN_1_3
Used module:     \respond_ProbeBlock_TtoN_2
Used module:     \respond_ProbeBlock_TtoN_2_1
Used module:     \respond_ProbeBlock_TtoN_2_2
Used module:     \respond_ProbeBlock_TtoN_2_3
Used module:     \respond_ProbeBlock_toB_1
Used module:     \send_AcquirePerm_toT
Used module:     \respond_ProbeBlock_toB_1_1
Used module:     \respond_ProbeBlock_toB_1_2
Used module:     \respond_ProbeBlock_toB_1_3
Used module:     \respond_ProbeBlock_toB_2
Used module:     \respond_ProbeBlock_toB_2_1
Used module:     \respond_ProbeBlock_toB_2_2
Used module:     \respond_ProbeBlock_toB_2_3
Used module:     \receive_ReleaseAck
Used module:     \receive_ReleaseAck_1
Used module:     \receive_ReleaseAck_2
Used module:     \send_AcquirePerm_toT_1
Used module:     \receive_ReleaseAck_3
Used module:     \Ln_receive_AcquirePerm_1
Used module:     \Ln_receive_AcquirePerm_1_1
Used module:     \Ln_receive_AcquirePerm_1_2
Used module:     \Ln_receive_AcquirePerm_1_3
Used module:     \Ln_receive_AcquirePerm_2
Used module:     \Ln_receive_AcquirePerm_2_1
Used module:     \Ln_receive_AcquirePerm_2_2
Used module:     \Ln_receive_AcquirePerm_2_3
Used module:     \Ln_receive_AcquirePerm_3
Used module:     \send_AcquirePerm_toT_2
Used module:     \Ln_receive_AcquirePerm_3_1
Used module:     \Ln_receive_AcquirePerm_3_2
Used module:     \Ln_receive_AcquirePerm_3_3
Used module:     \Ln_receive_AcquirePerm_6
Used module:     \Ln_receive_AcquirePerm_6_1
Used module:     \Ln_receive_AcquirePerm_6_2
Used module:     \Ln_receive_AcquirePerm_6_3
Used module:     \Ln_receive_AcquireBlock_2
Used module:     \Ln_receive_AcquireBlock_2_1
Used module:     \Ln_receive_AcquireBlock_2_2
Used module:     \send_AcquirePerm_toT_3
Used module:     \Ln_receive_AcquireBlock_2_3
Used module:     \Ln_receive_AcquireBlock_3
Used module:     \Ln_receive_AcquireBlock_3_1
Used module:     \Ln_receive_AcquireBlock_3_2
Used module:     \Ln_receive_AcquireBlock_3_3
Used module:     \Ln_receive_AcquireBlock_6
Used module:     \Ln_receive_AcquireBlock_6_1
Used module:     \Ln_receive_AcquireBlock_6_2
Used module:     \Ln_receive_AcquireBlock_6_3
Used module:     \Ln_receive_AcquireBlock_7
Used module:     \send_AcquireBlock_toT
Used module:     \Ln_receive_AcquireBlock_7_1
Used module:     \Ln_receive_AcquireBlock_7_2
Used module:     \Ln_receive_AcquireBlock_7_3
Used module:     \Ln_receive_AcquireBlock_8
Used module:     \Ln_receive_AcquireBlock_8_1
Used module:     \Ln_receive_AcquireBlock_8_2
Used module:     \Ln_receive_AcquireBlock_8_3
Used module:     \Ln_receive_ProbeAck_1

3.2. Analyzing design hierarchy..
Top module:  \system
Used module:     \Init
Used module:     \send_AcquireBlock_toB
Used module:     \send_AcquireBlock_toT_1
Used module:     \Ln_receive_ProbeAck_1_2
Used module:     \Ln_receive_ProbeAck_2
Used module:     \Ln_receive_ProbeAck_2_2
Used module:     \Ln_receive_ProbeAck_3
Used module:     \Ln_receive_ProbeAck_3_2
Used module:     \Ln_receive_ProbeAckData_1
Used module:     \send_AcquireBlock_toT_2
Used module:     \Ln_receive_ProbeAckData_1_2
Used module:     \Ln_receive_ProbeAckData_2
Used module:     \Ln_receive_ProbeAckData_2_2
Used module:     \Ln_receive_Release_1
Used module:     \Ln_receive_Release_1_2
Used module:     \send_AcquireBlock_toT_3
Used module:     \Ln_receive_Release_2
Used module:     \Ln_receive_Release_2_2
Used module:     \Ln_receive_GrantAck
Used module:     \Ln_receive_GrantAck_2
Used module:     \Ln_send_Release_4
Used module:     \send_Release_BtoN
Used module:     \Ln_send_Release_4_1
Used module:     \Ln_send_Release_5
Used module:     \Ln_send_Release_5_1
Used module:     \L3_send_release_2
Used module:     \send_Release_BtoN_1
Used module:     \L3_receive_AcquirePerm
Used module:     \L3_receive_AcquirePerm_1
Used module:     \L3_receive_AcquireBlock
Used module:     \L3_receive_AcquireBlock_1
Used module:     \send_Release_BtoN_2
Used module:     \send_Release_BtoN_3
Used module:     \send_Release_TtoN_1
Used module:     \send_Release_TtoN_1_1
Used module:     \send_Release_TtoN_1_2
Used module:     \send_AcquireBlock_toB_1
Used module:     \send_Release_TtoN_1_3
Used module:     \respond_Grant_toT
Used module:     \respond_Grant_toT_1
Used module:     \respond_Grant_toT_2
Used module:     \respond_Grant_toT_3
Used module:     \respond_GrantData_toB
Used module:     \respond_GrantData_toB_1
Used module:     \respond_GrantData_toB_2
Used module:     \respond_GrantData_toB_3
Used module:     \respond_GrantData_toT
Used module:     \send_AcquireBlock_toB_2
Used module:     \respond_GrantData_toT_1
Used module:     \respond_GrantData_toT_2
Used module:     \respond_GrantData_toT_3
Used module:     \respond_Probe_NtoN
Used module:     \respond_Probe_NtoN_1
Used module:     \respond_Probe_NtoN_2
Used module:     \respond_Probe_NtoN_3
Used module:     \respond_ProbePerm_BtoN
Used module:     \respond_ProbePerm_BtoN_1
Used module:     \respond_ProbePerm_BtoN_2
Used module:     \send_AcquireBlock_toB_3
Used module:     \respond_ProbePerm_BtoN_3
Used module:     \respond_ProbeBlock_TtoN_1
Used module:     \respond_ProbeBlock_TtoN_1_1
Used module:     \respond_ProbeBlock_TtoN_1_2
Used module:     \respond_ProbeBlock_TtoN_1_3
Used module:     \respond_ProbeBlock_TtoN_2
Used module:     \respond_ProbeBlock_TtoN_2_1
Used module:     \respond_ProbeBlock_TtoN_2_2
Used module:     \respond_ProbeBlock_TtoN_2_3
Used module:     \respond_ProbeBlock_toB_1
Used module:     \send_AcquirePerm_toT
Used module:     \respond_ProbeBlock_toB_1_1
Used module:     \respond_ProbeBlock_toB_1_2
Used module:     \respond_ProbeBlock_toB_1_3
Used module:     \respond_ProbeBlock_toB_2
Used module:     \respond_ProbeBlock_toB_2_1
Used module:     \respond_ProbeBlock_toB_2_2
Used module:     \respond_ProbeBlock_toB_2_3
Used module:     \receive_ReleaseAck
Used module:     \receive_ReleaseAck_1
Used module:     \receive_ReleaseAck_2
Used module:     \send_AcquirePerm_toT_1
Used module:     \receive_ReleaseAck_3
Used module:     \Ln_receive_AcquirePerm_1
Used module:     \Ln_receive_AcquirePerm_1_1
Used module:     \Ln_receive_AcquirePerm_1_2
Used module:     \Ln_receive_AcquirePerm_1_3
Used module:     \Ln_receive_AcquirePerm_2
Used module:     \Ln_receive_AcquirePerm_2_1
Used module:     \Ln_receive_AcquirePerm_2_2
Used module:     \Ln_receive_AcquirePerm_2_3
Used module:     \Ln_receive_AcquirePerm_3
Used module:     \send_AcquirePerm_toT_2
Used module:     \Ln_receive_AcquirePerm_3_1
Used module:     \Ln_receive_AcquirePerm_3_2
Used module:     \Ln_receive_AcquirePerm_3_3
Used module:     \Ln_receive_AcquirePerm_6
Used module:     \Ln_receive_AcquirePerm_6_1
Used module:     \Ln_receive_AcquirePerm_6_2
Used module:     \Ln_receive_AcquirePerm_6_3
Used module:     \Ln_receive_AcquireBlock_2
Used module:     \Ln_receive_AcquireBlock_2_1
Used module:     \Ln_receive_AcquireBlock_2_2
Used module:     \send_AcquirePerm_toT_3
Used module:     \Ln_receive_AcquireBlock_2_3
Used module:     \Ln_receive_AcquireBlock_3
Used module:     \Ln_receive_AcquireBlock_3_1
Used module:     \Ln_receive_AcquireBlock_3_2
Used module:     \Ln_receive_AcquireBlock_3_3
Used module:     \Ln_receive_AcquireBlock_6
Used module:     \Ln_receive_AcquireBlock_6_1
Used module:     \Ln_receive_AcquireBlock_6_2
Used module:     \Ln_receive_AcquireBlock_6_3
Used module:     \Ln_receive_AcquireBlock_7
Used module:     \send_AcquireBlock_toT
Used module:     \Ln_receive_AcquireBlock_7_1
Used module:     \Ln_receive_AcquireBlock_7_2
Used module:     \Ln_receive_AcquireBlock_7_3
Used module:     \Ln_receive_AcquireBlock_8
Used module:     \Ln_receive_AcquireBlock_8_1
Used module:     \Ln_receive_AcquireBlock_8_2
Used module:     \Ln_receive_AcquireBlock_8_3
Used module:     \Ln_receive_ProbeAck_1
Removed 0 unused modules.
Module system directly or indirectly contains formal properties -> setting "keep" attribute.

4. Executing jny backend.

5. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: b5d47e4d56, CPU: user 14.94s system 0.14s, MEM: 992.22 MB peak
Yosys 0.26+53 (git sha1 8216b23fb, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 29% 2x hierarchy (4 sec), 20% 5x opt_clean (3 sec), ...
