// Seed: 2160335358
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  rtran (1, 1, id_0);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    output uwire id_3,
    input wor id_4,
    input tri0 id_5
);
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  module_0(
      id_5, id_4
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri1 id_1,
    output tri id_2,
    output wire id_3,
    output wand id_4,
    input tri0 id_5,
    input tri id_6,
    input uwire id_7,
    input supply0 id_8
    , id_15,
    input wire id_9,
    output tri0 id_10,
    output wor id_11,
    input wand id_12,
    input tri0 id_13
);
  assign id_2 = 1 ? 1 & 1 : 1;
  module_0(
      id_8, id_6
  );
endmodule
