---
title: "System Verilog"
date: "2025-07-16"
thumbnail: "/assets/img/thumbnail/sv.jpg"
---

# Root Raised Cosine ( RRC )
---
## Finite Impulse Response ( FIR )
![alt text](<../../../assets/img/system verilog/0716/스크린샷 2025-07-16 102322.png>)

## Filter Coefficient
![alt text](<../../../assets/img/system verilog/0716/스크린샷 2025-07-16 102249.png>)

## rrc_filter.sv
```
`timescale 1ns/1ps

module rrc_filter #(
        parameter WIDTH = 7
)(
        input clk,
        input rstn,
        input [WIDTH-1:0] data_in,
        output logic signed [WIDTH-1:0] data_out
);

logic signed [WIDTH+9-1:0] mul_00, mul_01, mul_02, mul_03;
logic signed [WIDTH+9-1:0] mul_04, mul_05, mul_06, mul_07;
logic signed [WIDTH+9-1:0] mul_08, mul_09, mul_10, mul_11;
logic signed [WIDTH+9-1:0] mul_12, mul_13, mul_14, mul_15;
logic signed [WIDTH+9-1:0] mul_16, mul_17, mul_18, mul_19;
logic signed [WIDTH+9-1:0] mul_20, mul_21, mul_22, mul_23;
logic signed [WIDTH+9-1:0] mul_24, mul_25, mul_26, mul_27;
logic signed [WIDTH+9-1:0] mul_28, mul_29, mul_30, mul_31;
logic signed [WIDTH+9-1:0] mul_32;

logic signed [WIDTH-1:0] shift_din [32:0];
integer i;
always @(posedge clk or negedge rstn) begin
        if (~rstn) begin
                for (i=32; i>=0; i=i-1) begin
                        shift_din[i] <= 0;
                end
        end
        else begin
                for ( i=32; i>0; i=i-1) begin
                        shift_din[i] <= shift_din[i-1];
                end
                shift_din[0] <= data_in;
        end
end

always @(*) begin
        mul_00 = shift_din[00]*0;
        mul_01 = shift_din[01]*-1;
        mul_02 = shift_din[02]*1;
        mul_03 = shift_din[03]*0;
        mul_04 = shift_din[04]*-1;
        mul_05 = shift_din[05]*2;
        mul_06 = shift_din[06]*0;
        mul_07 = shift_din[07]*-2;
        mul_08 = shift_din[08]*2;
        mul_09 = shift_din[09]*0;
        mul_10 = shift_din[10]*-6;
        mul_11 = shift_din[11]*8;
        mul_12 = shift_din[12]*10;
        mul_13 = shift_din[13]*-28;
        mul_14 = shift_din[14]*-14;
        mul_15 = shift_din[15]*111;
        mul_16 = shift_din[16]*196;
        mul_17 = shift_din[17]*111;
        mul_18 = shift_din[18]*-14;
        mul_19 = shift_din[19]*-28;
        mul_20 = shift_din[20]*10;
        mul_21 = shift_din[21]*8;
        mul_22 = shift_din[22]*-6;
        mul_23 = shift_din[23]*0;
        mul_24 = shift_din[24]*2;
        mul_25 = shift_din[25]*-2;
        mul_26 = shift_din[26]*0;
        mul_27 = shift_din[27]*2;
        mul_28 = shift_din[28]*-1;
        mul_29 = shift_din[29]*0;
        mul_30 = shift_din[30]*1;
        mul_31 = shift_din[31]*-1;
        mul_32 = shift_din[32]*0;
end

logic signed [WIDTH+16-1:0] filter_sum;
always @(*) begin
        filter_sum = mul_00 + mul_01 + mul_02 + mul_03 +
                mul_04 + mul_05 + mul_06 + mul_07 +
                mul_08 + mul_09 + mul_10 + mul_11 +
                mul_12 + mul_13 + mul_14 + mul_15 +
                mul_16 + mul_17 + mul_18 + mul_19 +
                mul_20 + mul_21 + mul_22 + mul_23 +
                mul_24 + mul_25 + mul_26 + mul_27 +
                mul_28 + mul_29 + mul_30 + mul_31 +
                mul_32;
end

logic signed [WIDTH+8-1:0] trunc_filter_sum;
assign trunc_filter_sum = filter_sum[WIDTH+16-1:8];

always_ff @(posedge clk or negedge rstn) begin
        if (~rstn)
                data_out <= 'h0;
        else if (trunc_filter_sum >= 63)
                data_out <= 63;
        else if (trunc_filter_sum < -64)
                data_out <= -64;
        else
                data_out <= trunc_filter_sum[WIDTH-1:0];
end

endmodule
```

## tb_rrc_filter.sv
```
`timescale 1ns/10ps

module tb_rrc_filter();

logic clk, rstn;
logic signed [6:0] data_in;
logic signed [6:0] data_out;
logic signed [6:0] adc_data_in [0:93695];

initial begin
        clk <= 1'b1;
        rstn <= 1'b0;
        #55 rstn <= 1'b1;
        // #500000 $finish;
end

always #5 clk <= ~clk;

integer fd_adc_di;
integer fd_rrc_do;
integer i;
int data;

initial begin
        fd_adc_di=$fopen("./ofdm_i_adc_serial_out_fixed_30dB.txt", "r");
        //fd_adc_di=$fopen("./ofdm_adc_serial_out_fixed_30dB.txt", "r");
        fd_rrc_do=$fopen("./rrc_do.txt", "w");
        i=0;
        while (!$feof(fd_adc_di)) begin
                void'($fscanf(fd_adc_di, "%d\n",data));
                adc_data_in[i] = data;
                i=i+1;
        end
        #800000 $finish;
        $fclose(fd_rrc_do);
end

logic [23:0] adc_dcnt;

always_ff @(posedge clk or negedge rstn) begin
        if (~rstn)
                adc_dcnt <= 'h0;
        else
                adc_dcnt <= adc_dcnt + 1'b1;
end


logic [6:0] tmp_data_in;
assign tmp_data_in = adc_data_in[adc_dcnt];
logic [6:0] data_in;

always_ff @(posedge clk or negedge rstn) begin
        if (~rstn)
                data_in <= 'h0;
        else
                data_in <= tmp_data_in;
end

always_ff @(negedge clk) begin
        //fd_rrc_do=$fopen("./rrc_do.txt", "w");
        $fwrite(fd_rrc_do, "%0d\n", data_out);
end

rrc_filter #(.WIDTH(7)) i_rrc_filter(
        .clk(clk),
        .rstn(rstn),
        .data_in(data_in),
        .data_out(data_out));

endmodule
```

## rrc_filter_filelist
```
./rrc_filter.sv
./tb_rrc_filter.sv
```

## run_rrc_filter
```
vcs -sverilog -full64 -debug_all \
rrc_filter.sv tb_rrc_filter.sv \
-o simv && ./simv
```

## run_rrc_filter_verdi
```
vcs -full64 -sverilog -kdb -debug_access+all+reverse -f rrc_filter_filelist
./simv -verdi &
```

## rrc_do.txt
```

```

## matlab_dump_analysis_stu.m
```
% Created on 2025/07/02 by jihan

clc;

% fixed_mode = 0; % '0' = floating
fixed_mode = 1;   % '1' = fixed

[FileName, PathName] = uigetfile('*.txt', 'select the capture binary file');
[FID, message] = fopen(FileName, 'r');

if (fixed_mode)
    waveform = fscanf(FID, '%d', [1 Inf]);
else
    waveform = fscanf(FID, '%f', [1 Inf]);
end

Iwave = waveform(1, :);

figure;
pwelch(double(Iwave));
```

## Matlab Wave Form
>![alt text](<../../../assets/img/system verilog/0716/matlab_wave.png>)

## rrc_filter.sdc
```
#-----------------------------------------------------------------------
#  case &  clock definition
#-----------------------------------------------------------------------
## FF to FF clock period margin
set CLK_MGN  0.7
## REGIN, REGOUT setup/hold margin
#set io_dly   0.15
set io_dly   0.05


#set per200  "5.00";  # ns -> 200 MHz
#set per200  "5000.00";  # ps -> 200 MHz
#set per1000  "1000.00";  # ps -> 200 MHz
set per1250  "800.00";  # ps -> 1.25 GHz

#set dont_care   "2";
#set min_delay   "0.3";

#set clcon_clk_name "CLK"
#set cnt_clk_period "[expr {$per200*$CLK_MGN}]"
#set cnt_clk_period "[expr {$per1000*$CLK_MGN}]"
set cnt_clk_period "[expr {$per1250*$CLK_MGN}]"
set cnt_clk_period_h "[expr {$cnt_clk_period/2.0}]"

### I/O DELAY per clock speed
#set cnt_clk_delay         [expr "$per200 * $CLK_MGN * $io_dly"]
#set cnt_clk_delay         [expr "$per1000 * $CLK_MGN * $io_dly"]
set cnt_clk_delay         [expr "$per1250 * $CLK_MGN * $io_dly"]

#-----------------------------------------------------------------------
#  Create  Clock(s)
#-----------------------------------------------------------------------
#create_clock -name clcon_clk     -period [expr "$per875 * $CLK_MGN"] [get_ports {$clcon_clk_name}]
#create_clock -name clcon_clk     -period $clcon_clk_period -waveform "0 $clcon_clk_period_h" [get_ports {$clcon_clk_name}]
create_clock -name cnt_clk       -period $cnt_clk_period   -waveform "0 $cnt_clk_period_h" [get_ports clk]

#LANE 1 RX CLOCK
#create_generated_clock  -name GC_rxck1_org       -source [get_ports I_A_L1_RX_CLKP ] -divide_by 1 [get_pins u_L1_Rswap/U_CM2X1_nand/ZN]
#create_generated_clock  -name GC_rxck1_swp  -add -source [get_ports I_A_L0_RX_CLKP ] -divide_by 1 [get_pins u_L1_Rswap/U_CM2X1_nand/ZN]


#set_clock_uncertainty -setup 0.05 [all_clocks]
set_clock_uncertainty -setup 50 [all_clocks]
#set_clock_uncertainty -hold  0.05 [all_clocks]
set_clock_uncertainty -hold  50 [all_clocks]

# -------------------------------------
#set_driving_cell -no_design_rule -lib_cell BUFFD1BWP35P140 -pin Z  [all_inputs]

set_load            0.2 [all_outputs]
set_max_transition  0.3 [current_design]
set_max_transition  0.15 -clock_path [all_clocks]
set_max_fanout 64       [current_design]

#-----------------------------------------------------------------------
# IO delay define
#-----------------------------------------------------------------------
#(SKW_I2C  )  --> Provide FF list. WILL BE DONE at PINES
#(SKW_REG  )  --> Provide FF list. WILL BE DONE at PINES
#(RXPR,TXPR)  --> Provide FF list. WILL BE DONE at PINES
# -0.7ns is the clock network delay(clk skew). Delay from clock start to FF clk input.
#set_output_delay   -0.7    -clock cnt_clk  [get_ports clk]
#set_output_delay   -700    -clock cnt_clk  [get_ports clk]
#set_output_delay   700    -clock cnt_clk  [get_ports clk]

#(RXDIN  )  -- Setup/Hold
#set_input_delay     0.5    -clock cnt_clk  [get_ports clk]
set_input_delay     500    -clock cnt_clk  [get_ports clk]

#-----------------------------------------------------------
# DONT TOUCH LIST
#-----------------------------------------------------------
##set_dont_touch [ get_designs BUFFD*  ]
##set_dont_touch [ get_designs CKLNQ*  ]
##set_dont_touch [ get_designs U_DLY* ]
#set_dont_touch U_*
#set_dont_touch I2c_reg_MISC*/U_i2cregclk
#set_dont_touch reg_hostreg/U_i2cregclk
#set_dont_touch reg_onedtop/U_i2cregclk
#set_dont_touch dtop_l*/i2c_reg_*/U_i2cregclk
#set_dont_touch dtop_l*/prcon_caltop/i2c_reg_prc_cal/U_i2cregclk

#set_dont_use [get_lib_cells */TIE*]
```

## rrc_filter.list
```
lappend search_path  ../verilog
set net_list "\
../verilog/rrc_filter.sv\
"
 analyze -format sverilog -library WORK $net_list
```

## rrc_filter.tcl
```
#operation condition : BC / TC / WC
set min_cond "BC"
set max_cond "WC"
set used_vt  {"hvt" "svt" "lvt"}
set designName "rrc_filter"
set revName     "rrc_filter_0"
set outputName "${revName}"
set file_script  "rrc_filter.tcl"
set file_sdc_input "rrc_filter.sdc"
set file_hdl_list "rrc_filter.list"
source scripts/set_var.tcl
set file_script_bak [list $file_script $file_sdc_input]
source scripts/file_works.tcl
define_design_lib WORK -path $dir_out/work
source scripts/env.tcl
#source $file_analyze
source $file_hdl_list
#source scr/analyze_list
DATE_STAMP "start" $file_stamp
elaborate $designName
  source scripts/condition.tcl
  source $file_sdc_input
  set_svf $file_svf
  set_host_options -max_cores 6
  #write_sdc $file_sdc_syn.0
  #echo "------------------------------" >> $file_check
  check_design >> ${file_check_design}.pre
  check_timing >> ${file_check_timing}.pre
compile_ultra -scan -gate_clock -no_autoungroup
DATE_STAMP "  end : synth of TOP" $file_stamp
source scripts/report.tcl
DATE_STAMP "end" $file_stamp

#exit
```

## run_rrc_filter.dc
```
dc_shell -f rrc_filter.tcl | tee run.log
```

## rrc_filter_0.timing_min.rpt
```
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : rrc_filter
Version: V-2023.12-SP5-4
Date   : Thu Jul 17 09:28:47 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: shift_din_reg_28__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: shift_din_reg_29__4_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shift_din_reg_28__4_/CLK (SC7P5T_DFFRQX4_S_CSC20L)      0.00       0.00 r
  shift_din_reg_28__4_/Q (SC7P5T_DFFRQX4_S_CSC20L)       49.05      49.05 f
  shift_din_reg_29__4_/D (SC7P5T_DFFRQX1_AS_CSC20L)       0.00      49.05 f
  data arrival time                                                 49.05

  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      50.00      50.00
  shift_din_reg_29__4_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)     0.00      50.00 r
  library hold time                                      12.80      62.80
  data required time                                                62.80
  --------------------------------------------------------------------------
  data required time                                                62.80
  data arrival time                                                -49.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -13.75

```

## rrc_filter_0.timing_max.rpt
```
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rrc_filter
Version: V-2023.12-SP5-4
Date   : Thu Jul 17 09:28:47 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: shift_din_reg_25__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: data_out_reg_6_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shift_din_reg_25__0_/CLK (SC7P5T_DFFRQX4_S_CSC20L)      0.00       0.00 r
  shift_din_reg_25__0_/Q (SC7P5T_DFFRQX4_S_CSC20L)       48.63      48.63 f
  U119/Z (SC7P5T_BUFX8_A_CSC20L)                         16.75      65.39 f
  U185/Z (SC7P5T_OR2X6_CSC20L)                           20.44      85.83 f
  U520/Z (SC7P5T_INVX6_CSC20L)                            7.07      92.90 r
  U231/Z (SC7P5T_AN2X2_CSC20L)                           19.87     112.77 r
  U232/Z (SC7P5T_INVX2_CSC20L)                            7.49     120.26 f
  U229/Z (SC7P5T_INVX3_CSC20L)                            8.47     128.74 r
  U230/Z (SC7P5T_INVX6_CSC20L)                            7.81     136.54 f
  U113/Z (SC7P5T_NR2X4_CSC20L)                           12.42     148.96 r
  U108/Z (SC7P5T_AN2X2_A_CSC20L)                         24.29     173.25 r
  U218/Z (SC7P5T_INVX4_CSC20L)                            7.58     180.83 f
  U191/Z (SC7P5T_OR2X4_A_CSC20L)                         18.98     199.82 f
  U190/Z (SC7P5T_INVX6_CSC20L)                            7.27     207.09 r
  U376/Z (SC7P5T_AO21X2_CSC20L)                          15.26     222.35 r
  U262/Z (SC7P5T_INVX2_CSC20L)                            7.90     230.25 f
  U387/CO (SC7P5T_FAX2_A_CSC20L)                         31.69     261.93 f
  U386/CO (SC7P5T_FAX2_A_CSC20L)                         37.38     299.32 f
  U405/S (SC7P5T_FAX2_A_CSC20L)                          56.86     356.18 r
  U348/S (SC7P5T_FAX2_A_CSC20L)                          53.96     410.14 f
  U511/S (SC7P5T_FAX2_A_CSC20L)                          54.57     464.71 r
  U54/S (SC7P5T_FAX4_P_CSC20L)                           71.64     536.35 f
  U239/Z (SC7P5T_INVX4_CSC20L)                            9.02     545.36 r
  U63/Z (SC7P5T_INVX4_CSC20L)                             6.82     552.18 f
  U55/Z (SC7P5T_AN2X4_A_CSC20L)                          15.01     567.19 f
  U233/Z (SC7P5T_INVX4_CSC20L)                            7.05     574.24 r
  U165/Z (SC7P5T_OAI21X2_CSC20L)                         11.02     585.25 f
  U160/Z (SC7P5T_AO21X4_P_CSC20L)                        30.58     615.84 f
  U50/Z (SC7P5T_AO21X2_CSC20L)                           23.76     639.59 f
  U49/Z (SC7P5T_INVX2_CSC20L)                             7.39     646.99 r
  U189/Z (SC7P5T_OA21X2_CSC20L)                          22.82     669.81 r
  U47/Z (SC7P5T_INVX2_CSC20L)                             7.85     677.65 f
  U674/Z (SC7P5T_AOI21X1_MR_CSC20L)                      14.49     692.15 r
  U675/Z (SC7P5T_XOR2X2_CSC20L)                          27.47     719.61 r
  U294/Z (SC7P5T_OA21IAX2_CSC20L)                        19.48     739.09 r
  data_out_reg_6_/D (SC7P5T_SDFFRQX4_CSC20L)              0.00     739.09 r
  data arrival time                                                739.09

  clock cnt_clk (rise edge)                             875.00     875.00
  clock network delay (ideal)                             0.00     875.00
  clock uncertainty                                     -50.00     825.00
  data_out_reg_6_/CLK (SC7P5T_SDFFRQX4_CSC20L)            0.00     825.00 r
  library setup time                                    -53.06     771.94
  data required time                                               771.94
  --------------------------------------------------------------------------
  data required time                                               771.94
  data arrival time                                               -739.09
  --------------------------------------------------------------------------
  slack (MET)                                                       32.84

```