Loading plugins phase: Elapsed time ==> 0s.750ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\Milestone_1.cyprj -d CY8C5868AXI-LP035 -s C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.346ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Milestone_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\Milestone_1.cyprj -dcpsoc3 Milestone_1.v -verilog
======================================================================

======================================================================
Compiling:  Milestone_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\Milestone_1.cyprj -dcpsoc3 Milestone_1.v -verilog
======================================================================

======================================================================
Compiling:  Milestone_1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\Milestone_1.cyprj -dcpsoc3 -verilog Milestone_1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Sep 14 09:01:11 2017


======================================================================
Compiling:  Milestone_1.v
Program  :   vpp
Options  :    -yv2 -q10 Milestone_1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Sep 14 09:01:11 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Milestone_1.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Milestone_1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\Milestone_1.cyprj -dcpsoc3 -verilog Milestone_1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Sep 14 09:01:12 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\codegentemp\Milestone_1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\codegentemp\Milestone_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Milestone_1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\Milestone_1.cyprj -dcpsoc3 -verilog Milestone_1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Sep 14 09:01:12 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\codegentemp\Milestone_1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\codegentemp\Milestone_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CapSense:CompCH0:Net_9\
	\CapSense:IdacCH0:Net_194\
	\CapSense:MeasureCH0:cmp_in_inv\
	\CapSense:ClockGen:cs_addr_2\
	\CapSense:ClockGen:cs_addr_1\
	\CapSense:ClockGen:cs_addr_0\
	\CapSense:ShieldSignal\
	\CapSense:Net_1358\
	\CapSense:ClockGen:ch1en\
	\CapSense:Net_374\
	\CapSense:Net_458\
	Net_4
	Net_2
	\FreqDiv:MODULE_1:b_31\
	\FreqDiv:MODULE_1:b_30\
	\FreqDiv:MODULE_1:b_29\
	\FreqDiv:MODULE_1:b_28\
	\FreqDiv:MODULE_1:b_27\
	\FreqDiv:MODULE_1:b_26\
	\FreqDiv:MODULE_1:b_25\
	\FreqDiv:MODULE_1:b_24\
	\FreqDiv:MODULE_1:b_23\
	\FreqDiv:MODULE_1:b_22\
	\FreqDiv:MODULE_1:b_21\
	\FreqDiv:MODULE_1:b_20\
	\FreqDiv:MODULE_1:b_19\
	\FreqDiv:MODULE_1:b_18\
	\FreqDiv:MODULE_1:b_17\
	\FreqDiv:MODULE_1:b_16\
	\FreqDiv:MODULE_1:b_15\
	\FreqDiv:MODULE_1:b_14\
	\FreqDiv:MODULE_1:b_13\
	\FreqDiv:MODULE_1:b_12\
	\FreqDiv:MODULE_1:b_11\
	\FreqDiv:MODULE_1:b_10\
	\FreqDiv:MODULE_1:b_9\
	\FreqDiv:MODULE_1:b_8\
	\FreqDiv:MODULE_1:b_7\
	\FreqDiv:MODULE_1:b_6\
	\FreqDiv:MODULE_1:b_5\
	\FreqDiv:MODULE_1:b_4\
	\FreqDiv:MODULE_1:b_3\
	\FreqDiv:MODULE_1:b_2\
	\FreqDiv:MODULE_1:b_1\
	\FreqDiv:MODULE_1:b_0\
	\FreqDiv:MODULE_1:g2:a0:a_31\
	\FreqDiv:MODULE_1:g2:a0:a_30\
	\FreqDiv:MODULE_1:g2:a0:a_29\
	\FreqDiv:MODULE_1:g2:a0:a_28\
	\FreqDiv:MODULE_1:g2:a0:a_27\
	\FreqDiv:MODULE_1:g2:a0:a_26\
	\FreqDiv:MODULE_1:g2:a0:a_25\
	\FreqDiv:MODULE_1:g2:a0:a_24\
	\FreqDiv:MODULE_1:g2:a0:b_31\
	\FreqDiv:MODULE_1:g2:a0:b_30\
	\FreqDiv:MODULE_1:g2:a0:b_29\
	\FreqDiv:MODULE_1:g2:a0:b_28\
	\FreqDiv:MODULE_1:g2:a0:b_27\
	\FreqDiv:MODULE_1:g2:a0:b_26\
	\FreqDiv:MODULE_1:g2:a0:b_25\
	\FreqDiv:MODULE_1:g2:a0:b_24\
	\FreqDiv:MODULE_1:g2:a0:b_23\
	\FreqDiv:MODULE_1:g2:a0:b_22\
	\FreqDiv:MODULE_1:g2:a0:b_21\
	\FreqDiv:MODULE_1:g2:a0:b_20\
	\FreqDiv:MODULE_1:g2:a0:b_19\
	\FreqDiv:MODULE_1:g2:a0:b_18\
	\FreqDiv:MODULE_1:g2:a0:b_17\
	\FreqDiv:MODULE_1:g2:a0:b_16\
	\FreqDiv:MODULE_1:g2:a0:b_15\
	\FreqDiv:MODULE_1:g2:a0:b_14\
	\FreqDiv:MODULE_1:g2:a0:b_13\
	\FreqDiv:MODULE_1:g2:a0:b_12\
	\FreqDiv:MODULE_1:g2:a0:b_11\
	\FreqDiv:MODULE_1:g2:a0:b_10\
	\FreqDiv:MODULE_1:g2:a0:b_9\
	\FreqDiv:MODULE_1:g2:a0:b_8\
	\FreqDiv:MODULE_1:g2:a0:b_7\
	\FreqDiv:MODULE_1:g2:a0:b_6\
	\FreqDiv:MODULE_1:g2:a0:b_5\
	\FreqDiv:MODULE_1:g2:a0:b_4\
	\FreqDiv:MODULE_1:g2:a0:b_3\
	\FreqDiv:MODULE_1:g2:a0:b_2\
	\FreqDiv:MODULE_1:g2:a0:b_1\
	\FreqDiv:MODULE_1:g2:a0:b_0\
	\FreqDiv:MODULE_1:g2:a0:s_31\
	\FreqDiv:MODULE_1:g2:a0:s_30\
	\FreqDiv:MODULE_1:g2:a0:s_29\
	\FreqDiv:MODULE_1:g2:a0:s_28\
	\FreqDiv:MODULE_1:g2:a0:s_27\
	\FreqDiv:MODULE_1:g2:a0:s_26\
	\FreqDiv:MODULE_1:g2:a0:s_25\
	\FreqDiv:MODULE_1:g2:a0:s_24\
	\FreqDiv:MODULE_1:g2:a0:s_23\
	\FreqDiv:MODULE_1:g2:a0:s_22\
	\FreqDiv:MODULE_1:g2:a0:s_21\
	\FreqDiv:MODULE_1:g2:a0:s_20\
	\FreqDiv:MODULE_1:g2:a0:s_19\
	\FreqDiv:MODULE_1:g2:a0:s_18\
	\FreqDiv:MODULE_1:g2:a0:s_17\
	\FreqDiv:MODULE_1:g2:a0:s_16\
	\FreqDiv:MODULE_1:g2:a0:s_15\
	\FreqDiv:MODULE_1:g2:a0:s_14\
	\FreqDiv:MODULE_1:g2:a0:s_13\
	\FreqDiv:MODULE_1:g2:a0:s_12\
	\FreqDiv:MODULE_1:g2:a0:s_11\
	\FreqDiv:MODULE_1:g2:a0:s_10\
	\FreqDiv:MODULE_1:g2:a0:s_9\
	\FreqDiv:MODULE_1:g2:a0:s_8\
	\FreqDiv:MODULE_1:g2:a0:s_7\
	\FreqDiv:MODULE_1:g2:a0:s_6\
	\FreqDiv:MODULE_1:g2:a0:s_5\
	\FreqDiv:MODULE_1:g2:a0:s_4\
	\FreqDiv:MODULE_1:g2:a0:s_3\
	\FreqDiv:MODULE_1:g2:a0:s_2\
	\FreqDiv:MODULE_1:g2:a0:s_1\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_210
	Net_207
	\PWM:Net_114\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\Tone_F:PWMUDB:km_run\
	\Tone_F:PWMUDB:ctrl_cmpmode2_2\
	\Tone_F:PWMUDB:ctrl_cmpmode2_1\
	\Tone_F:PWMUDB:ctrl_cmpmode2_0\
	\Tone_F:PWMUDB:ctrl_cmpmode1_2\
	\Tone_F:PWMUDB:ctrl_cmpmode1_1\
	\Tone_F:PWMUDB:ctrl_cmpmode1_0\
	\Tone_F:PWMUDB:capt_rising\
	\Tone_F:PWMUDB:capt_falling\
	\Tone_F:PWMUDB:trig_rise\
	\Tone_F:PWMUDB:trig_fall\
	\Tone_F:PWMUDB:sc_kill\
	\Tone_F:PWMUDB:min_kill\
	\Tone_F:PWMUDB:km_tc\
	\Tone_F:PWMUDB:db_tc\
	\Tone_F:PWMUDB:dith_sel\
	\Tone_F:PWMUDB:compare2\
	\Tone_F:Net_101\
	Net_571
	Net_572
	\Tone_F:PWMUDB:MODULE_2:b_31\
	\Tone_F:PWMUDB:MODULE_2:b_30\
	\Tone_F:PWMUDB:MODULE_2:b_29\
	\Tone_F:PWMUDB:MODULE_2:b_28\
	\Tone_F:PWMUDB:MODULE_2:b_27\
	\Tone_F:PWMUDB:MODULE_2:b_26\
	\Tone_F:PWMUDB:MODULE_2:b_25\
	\Tone_F:PWMUDB:MODULE_2:b_24\
	\Tone_F:PWMUDB:MODULE_2:b_23\
	\Tone_F:PWMUDB:MODULE_2:b_22\
	\Tone_F:PWMUDB:MODULE_2:b_21\
	\Tone_F:PWMUDB:MODULE_2:b_20\
	\Tone_F:PWMUDB:MODULE_2:b_19\
	\Tone_F:PWMUDB:MODULE_2:b_18\
	\Tone_F:PWMUDB:MODULE_2:b_17\
	\Tone_F:PWMUDB:MODULE_2:b_16\
	\Tone_F:PWMUDB:MODULE_2:b_15\
	\Tone_F:PWMUDB:MODULE_2:b_14\
	\Tone_F:PWMUDB:MODULE_2:b_13\
	\Tone_F:PWMUDB:MODULE_2:b_12\
	\Tone_F:PWMUDB:MODULE_2:b_11\
	\Tone_F:PWMUDB:MODULE_2:b_10\
	\Tone_F:PWMUDB:MODULE_2:b_9\
	\Tone_F:PWMUDB:MODULE_2:b_8\
	\Tone_F:PWMUDB:MODULE_2:b_7\
	\Tone_F:PWMUDB:MODULE_2:b_6\
	\Tone_F:PWMUDB:MODULE_2:b_5\
	\Tone_F:PWMUDB:MODULE_2:b_4\
	\Tone_F:PWMUDB:MODULE_2:b_3\
	\Tone_F:PWMUDB:MODULE_2:b_2\
	\Tone_F:PWMUDB:MODULE_2:b_1\
	\Tone_F:PWMUDB:MODULE_2:b_0\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:a_31\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:a_30\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:a_29\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:a_28\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:a_27\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:a_26\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:a_25\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:a_24\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_31\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_30\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_29\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_28\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_27\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_26\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_25\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_24\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_23\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_22\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_21\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_20\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_19\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_18\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_17\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_16\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_15\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_14\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_13\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_12\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_11\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_10\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_9\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_8\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_7\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_6\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_5\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_4\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_3\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_2\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_1\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:b_0\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_31\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_30\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_29\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_28\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_27\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_26\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_25\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_24\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_23\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_22\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_21\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_20\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_19\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_18\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_17\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_16\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_15\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_14\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_13\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_12\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_11\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_10\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_9\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_8\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_7\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_6\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_5\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_4\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_3\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:s_2\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_573
	Net_570
	\Tone_F:Net_113\
	\Tone_F:Net_107\
	\Tone_F:Net_114\
	Net_583
	\Tone_D:Net_49\
	\Tone_D:Net_82\
	\Tone_D:Net_95\
	\Tone_D:Net_91\
	\Tone_D:Net_102\
	\Tone_D:CounterUDB:ctrl_cmod_2\
	\Tone_D:CounterUDB:ctrl_cmod_1\
	\Tone_D:CounterUDB:ctrl_cmod_0\
	Net_584

    Synthesized names
	\FreqDiv:add_vi_vv_MODGEN_1_31\
	\FreqDiv:add_vi_vv_MODGEN_1_30\
	\FreqDiv:add_vi_vv_MODGEN_1_29\
	\FreqDiv:add_vi_vv_MODGEN_1_28\
	\FreqDiv:add_vi_vv_MODGEN_1_27\
	\FreqDiv:add_vi_vv_MODGEN_1_26\
	\FreqDiv:add_vi_vv_MODGEN_1_25\
	\FreqDiv:add_vi_vv_MODGEN_1_24\
	\FreqDiv:add_vi_vv_MODGEN_1_23\
	\FreqDiv:add_vi_vv_MODGEN_1_22\
	\FreqDiv:add_vi_vv_MODGEN_1_21\
	\FreqDiv:add_vi_vv_MODGEN_1_20\
	\FreqDiv:add_vi_vv_MODGEN_1_19\
	\FreqDiv:add_vi_vv_MODGEN_1_18\
	\FreqDiv:add_vi_vv_MODGEN_1_17\
	\FreqDiv:add_vi_vv_MODGEN_1_16\
	\FreqDiv:add_vi_vv_MODGEN_1_15\
	\FreqDiv:add_vi_vv_MODGEN_1_14\
	\FreqDiv:add_vi_vv_MODGEN_1_13\
	\FreqDiv:add_vi_vv_MODGEN_1_12\
	\FreqDiv:add_vi_vv_MODGEN_1_11\
	\FreqDiv:add_vi_vv_MODGEN_1_10\
	\FreqDiv:add_vi_vv_MODGEN_1_9\
	\FreqDiv:add_vi_vv_MODGEN_1_8\
	\FreqDiv:add_vi_vv_MODGEN_1_7\
	\FreqDiv:add_vi_vv_MODGEN_1_6\
	\FreqDiv:add_vi_vv_MODGEN_1_5\
	\FreqDiv:add_vi_vv_MODGEN_1_4\
	\FreqDiv:add_vi_vv_MODGEN_1_3\
	\FreqDiv:add_vi_vv_MODGEN_1_2\
	\FreqDiv:add_vi_vv_MODGEN_1_1\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Tone_F:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 286 User equations/components.
Deleted 61 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CapSense:CompCH0:clock\ to zero
Aliasing \CapSense:IdacCH0:Net_125\ to zero
Aliasing \CapSense:IdacCH0:Net_195\ to zero
Aliasing one to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \CapSense:tmpOE__PortCH0_net_0\ to zero
Aliasing \CapSense:Net_375\ to zero
Aliasing \CapSense:Net_373\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \CapSense:Net_371\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \CapSense:ClockGen:prs_cs_addr_1\ to zero
Aliasing tmpOE__RST_net_0 to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing tmpOE__Tone_net_0 to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_6\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing Net_598 to zero
Aliasing Net_596 to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \FreqDiv:MODULE_1:g2:a0:a_23\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_22\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_21\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_20\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_19\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_18\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_17\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_16\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_15\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_14\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_13\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_12\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_11\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_10\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_9\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_8\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_7\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_6\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_5\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_4\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_3\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_2\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:a_1\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing Net_594 to zero
Aliasing \PWM:Net_113\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing Net_205 to zero
Aliasing Net_212 to zero
Aliasing tmpOE__Motor_net_0 to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \USBUART:tmpOE__Dm_net_0\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \Tone_F:PWMUDB:hwCapture\ to zero
Aliasing \Tone_F:PWMUDB:trig_out\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing Net_347 to zero
Aliasing \Tone_F:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Tone_F:PWMUDB:ltch_kill_reg\\R\ to \Tone_F:PWMUDB:runmode_enable\\R\
Aliasing \Tone_F:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Tone_F:PWMUDB:min_kill_reg\\R\ to \Tone_F:PWMUDB:runmode_enable\\R\
Aliasing \Tone_F:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Tone_F:PWMUDB:final_kill\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \Tone_F:PWMUDB:dith_count_1\\R\ to \Tone_F:PWMUDB:runmode_enable\\R\
Aliasing \Tone_F:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Tone_F:PWMUDB:dith_count_0\\R\ to \Tone_F:PWMUDB:runmode_enable\\R\
Aliasing \Tone_F:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Tone_F:PWMUDB:status_6\ to zero
Aliasing \Tone_F:PWMUDB:status_4\ to zero
Aliasing \Tone_F:PWMUDB:cmp2\ to zero
Aliasing \Tone_F:PWMUDB:cmp1_status_reg\\R\ to \Tone_F:PWMUDB:runmode_enable\\R\
Aliasing \Tone_F:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Tone_F:PWMUDB:cmp2_status_reg\\R\ to \Tone_F:PWMUDB:runmode_enable\\R\
Aliasing \Tone_F:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Tone_F:PWMUDB:final_kill_reg\\R\ to \Tone_F:PWMUDB:runmode_enable\\R\
Aliasing \Tone_F:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Tone_F:PWMUDB:cs_addr_0\ to \Tone_F:PWMUDB:runmode_enable\\R\
Aliasing \Tone_F:PWMUDB:pwm1_i\ to zero
Aliasing \Tone_F:PWMUDB:pwm2_i\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing tmpOE__LED_net_0 to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \Tone_D:Net_89\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \Tone_D:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Tone_D:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Tone_D:CounterUDB:capt_rising\ to zero
Aliasing \Tone_D:CounterUDB:tc_i\ to \Tone_D:CounterUDB:reload_tc\
Aliasing \CapSense:ClockGen:tmp_ppulse_dly\\D\ to \CapSense:ClockGen:prescaler\
Aliasing \Tone_F:PWMUDB:min_kill_reg\\D\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \Tone_F:PWMUDB:prevCapture\\D\ to zero
Aliasing \Tone_F:PWMUDB:trig_last\\D\ to zero
Aliasing \Tone_F:PWMUDB:ltch_kill_reg\\D\ to \CapSense:tmpOE__CmodCH0_net_0\
Aliasing \Tone_F:PWMUDB:prevCompare1\\D\ to \Tone_F:PWMUDB:pwm_temp\
Aliasing \Tone_F:PWMUDB:tc_i_reg\\D\ to \Tone_F:PWMUDB:status_2\
Aliasing \Tone_D:CounterUDB:prevCapture\\D\ to zero
Aliasing \Tone_D:CounterUDB:cmp_out_reg_i\\D\ to \Tone_D:CounterUDB:prevCompare\\D\
Removing Lhs of wire \CapSense:CompCH0:clock\[8] = zero[4]
Removing Rhs of wire \CapSense:Cmp_CH0\[10] = \CapSense:CompCH0:Net_1\[9]
Removing Lhs of wire \CapSense:IdacCH0:Net_125\[13] = zero[4]
Removing Lhs of wire \CapSense:IdacCH0:Net_158\[14] = zero[4]
Removing Rhs of wire \CapSense:IdacCH0:Net_123\[15] = \CapSense:IdacCH0:Net_157\[18]
Removing Lhs of wire \CapSense:IdacCH0:Net_195\[21] = zero[4]
Removing Rhs of wire one[29] = \CapSense:tmpOE__CmodCH0_net_0\[24]
Removing Lhs of wire \CapSense:tmpOE__PortCH0_net_0\[32] = zero[4]
Removing Rhs of wire \CapSense:PreChargeClk\[40] = \CapSense:ClockGen:tmp_pclk\[260]
Removing Lhs of wire \CapSense:Net_375\[45] = zero[4]
Removing Rhs of wire \CapSense:clk\[47] = \CapSense:Net_1644\[269]
Removing Lhs of wire \CapSense:Net_373\[48] = one[29]
Removing Rhs of wire \CapSense:DigitalClk\[51] = \CapSense:ClockGen:tmp_dpulse\[158]
Removing Rhs of wire \CapSense:mrst\[128] = \CapSense:ClockGen:cstate_1\[250]
Removing Lhs of wire \CapSense:MeasureCH0:load_enable\[134] = \CapSense:MeasureCH0:wndState_0\[131]
Removing Rhs of wire \CapSense:Net_1603\[138] = \CapSense:MeasureCH0:wndState_3\[127]
Removing Lhs of wire \CapSense:Net_371\[140] = one[29]
Removing Rhs of wire \CapSense:ClockGen:inter_reset\[157] = \CapSense:ClockGen:cstate_0\[251]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_2\[162] = \CapSense:ClockGen:inter_reset\[157]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_1\[163] = zero[4]
Removing Lhs of wire \CapSense:ClockGen:prs_cs_addr_0\[164] = \CapSense:ClockGen:clock_detect_reg\[145]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse\[247] = \CapSense:ClockGen:tmp_ppulse_reg\[245]
Removing Lhs of wire \CapSense:ClockGen:mesen\[252] = \CapSense:ClockGen:control_1\[154]
Removing Lhs of wire \CapSense:ClockGen:syncen\[253] = \CapSense:ClockGen:control_0\[155]
Removing Lhs of wire \CapSense:ClockGen:prescaler\[254] = \CapSense:ClockGen:tmp_ppulse_reg\[245]
Removing Lhs of wire \CapSense:ClockGen:bitstream\[259] = \CapSense:ClockGen:cmsb_reg\[239]
Removing Lhs of wire \CapSense:ClockGen:work_en\[262] = \CapSense:ClockGen:cstate_2\[249]
Removing Lhs of wire \CapSense:ClockGen:ch0en\[263] = \CapSense:ClockGen:control_2\[153]
Removing Lhs of wire tmpOE__RST_net_0[303] = one[29]
Removing Lhs of wire tmpOE__Tone_net_0[310] = one[29]
Removing Rhs of wire Net_357[311] = \Tone_F:Net_96\[811]
Removing Rhs of wire Net_357[311] = \Tone_F:PWMUDB:pwm_i_reg\[803]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[318] = one[29]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[319] = one[29]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[320] = one[29]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[321] = one[29]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[322] = one[29]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[323] = one[29]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[324] = one[29]
Removing Rhs of wire Net_595[348] = \Tone_D:Net_43\[1026]
Removing Lhs of wire Net_598[351] = zero[4]
Removing Lhs of wire Net_596[352] = one[29]
Removing Lhs of wire \FreqDiv:add_vi_vv_MODGEN_1_0\[355] = \FreqDiv:MODULE_1:g2:a0:s_0\[515]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_23\[396] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_22\[397] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_21\[398] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_20\[399] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_19\[400] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_18\[401] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_17\[402] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_16\[403] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_15\[404] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_14\[405] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_13\[406] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_12\[407] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_11\[408] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_10\[409] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_9\[410] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_8\[411] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_7\[412] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_6\[413] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_5\[414] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_4\[415] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_3\[416] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_2\[417] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_1\[418] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:a_0\[419] = \FreqDiv:MODIN1_0\[420]
Removing Lhs of wire \FreqDiv:MODIN1_0\[420] = \FreqDiv:count_0\[354]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[553] = one[29]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[554] = one[29]
Removing Lhs of wire Net_594[555] = zero[4]
Removing Lhs of wire \PWM:Net_107\[559] = zero[4]
Removing Lhs of wire \PWM:Net_113\[560] = one[29]
Removing Lhs of wire Net_205[561] = zero[4]
Removing Rhs of wire Net_216[565] = \PWM:Net_57\[563]
Removing Lhs of wire Net_212[568] = zero[4]
Removing Lhs of wire tmpOE__Motor_net_0[572] = one[29]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[580] = one[29]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[587] = one[29]
Removing Lhs of wire \Tone_F:PWMUDB:ctrl_enable\[652] = \Tone_F:PWMUDB:control_7\[644]
Removing Lhs of wire \Tone_F:PWMUDB:hwCapture\[662] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:hwEnable\[663] = \Tone_F:PWMUDB:control_7\[644]
Removing Lhs of wire \Tone_F:PWMUDB:trig_out\[667] = one[29]
Removing Lhs of wire \Tone_F:PWMUDB:runmode_enable\\R\[669] = zero[4]
Removing Lhs of wire Net_347[670] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:runmode_enable\\S\[671] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:final_enable\[672] = \Tone_F:PWMUDB:runmode_enable\[668]
Removing Lhs of wire \Tone_F:PWMUDB:ltch_kill_reg\\R\[676] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:ltch_kill_reg\\S\[677] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:min_kill_reg\\R\[678] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:min_kill_reg\\S\[679] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:final_kill\[682] = one[29]
Removing Lhs of wire \Tone_F:PWMUDB:add_vi_vv_MODGEN_2_1\[686] = \Tone_F:PWMUDB:MODULE_2:g2:a0:s_1\[973]
Removing Lhs of wire \Tone_F:PWMUDB:add_vi_vv_MODGEN_2_0\[688] = \Tone_F:PWMUDB:MODULE_2:g2:a0:s_0\[974]
Removing Lhs of wire \Tone_F:PWMUDB:dith_count_1\\R\[689] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:dith_count_1\\S\[690] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:dith_count_0\\R\[691] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:dith_count_0\\S\[692] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:status_6\[695] = zero[4]
Removing Rhs of wire \Tone_F:PWMUDB:status_5\[696] = \Tone_F:PWMUDB:final_kill_reg\[710]
Removing Lhs of wire \Tone_F:PWMUDB:status_4\[697] = zero[4]
Removing Rhs of wire \Tone_F:PWMUDB:status_3\[698] = \Tone_F:PWMUDB:fifo_full\[717]
Removing Rhs of wire \Tone_F:PWMUDB:status_1\[700] = \Tone_F:PWMUDB:cmp2_status_reg\[709]
Removing Rhs of wire \Tone_F:PWMUDB:status_0\[701] = \Tone_F:PWMUDB:cmp1_status_reg\[708]
Removing Lhs of wire \Tone_F:PWMUDB:cmp2_status\[706] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:cmp2\[707] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:cmp1_status_reg\\R\[711] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:cmp1_status_reg\\S\[712] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:cmp2_status_reg\\R\[713] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:cmp2_status_reg\\S\[714] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:final_kill_reg\\R\[715] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:final_kill_reg\\S\[716] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:cs_addr_2\[718] = \Tone_F:PWMUDB:tc_i\[674]
Removing Lhs of wire \Tone_F:PWMUDB:cs_addr_1\[719] = \Tone_F:PWMUDB:runmode_enable\[668]
Removing Lhs of wire \Tone_F:PWMUDB:cs_addr_0\[720] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:compare1\[801] = \Tone_F:PWMUDB:cmp1_less\[772]
Removing Lhs of wire \Tone_F:PWMUDB:pwm1_i\[806] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:pwm2_i\[808] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:pwm_temp\[814] = \Tone_F:PWMUDB:cmp1\[704]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_23\[855] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_22\[856] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_21\[857] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_20\[858] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_19\[859] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_18\[860] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_17\[861] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_16\[862] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_15\[863] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_14\[864] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_13\[865] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_12\[866] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_11\[867] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_10\[868] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_9\[869] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_8\[870] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_7\[871] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_6\[872] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_5\[873] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_4\[874] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_3\[875] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_2\[876] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_1\[877] = \Tone_F:PWMUDB:MODIN2_1\[878]
Removing Lhs of wire \Tone_F:PWMUDB:MODIN2_1\[878] = \Tone_F:PWMUDB:dith_count_1\[685]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:a_0\[879] = \Tone_F:PWMUDB:MODIN2_0\[880]
Removing Lhs of wire \Tone_F:PWMUDB:MODIN2_0\[880] = \Tone_F:PWMUDB:dith_count_0\[687]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1012] = one[29]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1013] = one[29]
Removing Lhs of wire tmpOE__LED_net_0[1021] = one[29]
Removing Lhs of wire \Tone_D:Net_89\[1030] = one[29]
Removing Lhs of wire \Tone_D:CounterUDB:ctrl_capmode_1\[1039] = zero[4]
Removing Lhs of wire \Tone_D:CounterUDB:ctrl_capmode_0\[1040] = zero[4]
Removing Lhs of wire \Tone_D:CounterUDB:ctrl_enable\[1052] = \Tone_D:CounterUDB:control_7\[1044]
Removing Lhs of wire \Tone_D:CounterUDB:capt_rising\[1054] = zero[4]
Removing Lhs of wire \Tone_D:CounterUDB:capt_falling\[1055] = \Tone_D:CounterUDB:prevCapture\[1053]
Removing Lhs of wire \Tone_D:CounterUDB:final_enable\[1060] = \Tone_D:CounterUDB:control_7\[1044]
Removing Lhs of wire \Tone_D:CounterUDB:counter_enable\[1061] = \Tone_D:CounterUDB:control_7\[1044]
Removing Rhs of wire \Tone_D:CounterUDB:status_0\[1062] = \Tone_D:CounterUDB:cmp_out_status\[1063]
Removing Rhs of wire \Tone_D:CounterUDB:status_1\[1064] = \Tone_D:CounterUDB:per_zero\[1065]
Removing Rhs of wire \Tone_D:CounterUDB:status_2\[1066] = \Tone_D:CounterUDB:overflow_status\[1067]
Removing Rhs of wire \Tone_D:CounterUDB:status_3\[1068] = \Tone_D:CounterUDB:underflow_status\[1069]
Removing Lhs of wire \Tone_D:CounterUDB:status_4\[1070] = \Tone_D:CounterUDB:hwCapture\[1057]
Removing Rhs of wire \Tone_D:CounterUDB:status_5\[1071] = \Tone_D:CounterUDB:fifo_full\[1072]
Removing Rhs of wire \Tone_D:CounterUDB:status_6\[1073] = \Tone_D:CounterUDB:fifo_nempty\[1074]
Removing Lhs of wire \Tone_D:CounterUDB:dp_dir\[1077] = one[29]
Removing Lhs of wire \Tone_D:CounterUDB:tc_i\[1082] = \Tone_D:CounterUDB:reload_tc\[1059]
Removing Rhs of wire \Tone_D:CounterUDB:cmp_out_i\[1084] = \Tone_D:CounterUDB:cmp_less\[1085]
Removing Lhs of wire \Tone_D:CounterUDB:cs_addr_2\[1091] = one[29]
Removing Lhs of wire \Tone_D:CounterUDB:cs_addr_1\[1092] = \Tone_D:CounterUDB:count_enable\[1090]
Removing Lhs of wire \Tone_D:CounterUDB:cs_addr_0\[1093] = \Tone_D:CounterUDB:reload\[1058]
Removing Lhs of wire \CapSense:ClockGen:clock_detect_reg\\D\[1174] = \CapSense:ClockGen:clock_detect\[248]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse_reg\\D\[1175] = \CapSense:ClockGen:tmp_ppulse_ff\[160]
Removing Lhs of wire \CapSense:ClockGen:tmp_ppulse_dly\\D\[1176] = \CapSense:ClockGen:tmp_ppulse_reg\[245]
Removing Lhs of wire \Tone_F:PWMUDB:min_kill_reg\\D\[1183] = one[29]
Removing Lhs of wire \Tone_F:PWMUDB:prevCapture\\D\[1184] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:trig_last\\D\[1185] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:ltch_kill_reg\\D\[1188] = one[29]
Removing Lhs of wire \Tone_F:PWMUDB:prevCompare1\\D\[1191] = \Tone_F:PWMUDB:cmp1\[704]
Removing Lhs of wire \Tone_F:PWMUDB:cmp1_status_reg\\D\[1192] = \Tone_F:PWMUDB:cmp1_status\[705]
Removing Lhs of wire \Tone_F:PWMUDB:cmp2_status_reg\\D\[1193] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:pwm_i_reg\\D\[1195] = \Tone_F:PWMUDB:pwm_i\[804]
Removing Lhs of wire \Tone_F:PWMUDB:pwm1_i_reg\\D\[1196] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:pwm2_i_reg\\D\[1197] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:tc_i_reg\\D\[1198] = \Tone_F:PWMUDB:status_2\[699]
Removing Lhs of wire \Tone_D:CounterUDB:prevCapture\\D\[1199] = zero[4]
Removing Lhs of wire \Tone_D:CounterUDB:overflow_reg_i\\D\[1200] = \Tone_D:CounterUDB:overflow\[1076]
Removing Lhs of wire \Tone_D:CounterUDB:underflow_reg_i\\D\[1201] = \Tone_D:CounterUDB:underflow\[1079]
Removing Lhs of wire \Tone_D:CounterUDB:tc_reg_i\\D\[1202] = \Tone_D:CounterUDB:reload_tc\[1059]
Removing Lhs of wire \Tone_D:CounterUDB:prevCompare\\D\[1203] = \Tone_D:CounterUDB:cmp_out_i\[1084]
Removing Lhs of wire \Tone_D:CounterUDB:cmp_out_reg_i\\D\[1204] = \Tone_D:CounterUDB:cmp_out_i\[1084]
Removing Lhs of wire \Tone_D:CounterUDB:count_stored_i\\D\[1205] = Net_600[353]

------------------------------------------------------
Aliased 0 equations, 190 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\CapSense:Ioff_CH0\' (cost = 0):
\CapSense:Ioff_CH0\ <= (not \CapSense:MeasureCH0:cmp_in_reg\);

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:int\' (cost = 5):
\CapSense:MeasureCH0:int\ <= ((\CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CapSense:Net_1350\' (cost = 2):
\CapSense:Net_1350\ <= ((\CapSense:ClockGen:control_2\ and \CapSense:ClockGen:cstate_2\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv:count_0\);

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv:count_0\);

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:cmp1\' (cost = 0):
\Tone_F:PWMUDB:cmp1\ <= (\Tone_F:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Tone_F:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Tone_F:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Tone_F:PWMUDB:dith_count_1\ and \Tone_F:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Tone_D:CounterUDB:capt_either_edge\' (cost = 0):
\Tone_D:CounterUDB:capt_either_edge\ <= (\Tone_D:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Tone_D:CounterUDB:overflow\' (cost = 0):
\Tone_D:CounterUDB:overflow\ <= (\Tone_D:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Tone_D:CounterUDB:underflow\' (cost = 0):
\Tone_D:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:win_enable\' (cost = 8):
\CapSense:MeasureCH0:win_enable\ <= ((not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CapSense:MeasureCH0:cnt_enable\' (cost = 6):
\CapSense:MeasureCH0:cnt_enable\ <= ((not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw0\ and \CapSense:MeasureCH0:wndState_2\)
	OR (not \CapSense:MeasureCH0:cmp_in_reg\ and not \CapSense:MeasureCH0:zw1\ and \CapSense:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Tone_F:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Tone_F:PWMUDB:dith_count_0\ and \Tone_F:PWMUDB:dith_count_1\)
	OR (not \Tone_F:PWMUDB:dith_count_1\ and \Tone_F:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_D:CounterUDB:reload_tc\' (cost = 0):
\Tone_D:CounterUDB:reload_tc\ <= (\Tone_D:CounterUDB:per_equal\);


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 57 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Tone_F:PWMUDB:final_capture\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Tone_D:CounterUDB:hwCapture\ to zero
Aliasing \Tone_D:CounterUDB:status_3\ to zero
Aliasing \Tone_D:CounterUDB:underflow\ to zero
Aliasing \FreqDiv:not_last_reset\\D\ to one
Aliasing \Tone_F:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \CapSense:IdacCH0:Net_123\[15] = \CapSense:MeasureCH0:cmp_in_reg\[54]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[524] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[534] = zero[4]
Removing Lhs of wire \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[544] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:final_capture\[722] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[983] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[993] = zero[4]
Removing Lhs of wire \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1003] = zero[4]
Removing Lhs of wire \Tone_D:CounterUDB:hwCapture\[1057] = zero[4]
Removing Rhs of wire \Tone_D:CounterUDB:reload\[1058] = \Tone_D:CounterUDB:per_equal\[1078]
Removing Lhs of wire \Tone_D:CounterUDB:status_3\[1068] = zero[4]
Removing Lhs of wire \Tone_D:CounterUDB:underflow\[1079] = zero[4]
Removing Lhs of wire \FreqDiv:not_last_reset\\D\[1180] = one[29]
Removing Lhs of wire \Tone_F:PWMUDB:runmode_enable\\D\[1186] = \Tone_F:PWMUDB:control_7\[644]
Removing Lhs of wire \Tone_F:PWMUDB:final_kill_reg\\D\[1194] = zero[4]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\Milestone_1.cyprj -dcpsoc3 Milestone_1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.079ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Thursday, 14 September 2017 09:01:13
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\Milestone_1.cyprj -d CY8C5868AXI-LP035 Milestone_1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Tone_F:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Tone_F:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Tone_F:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Tone_F:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \Tone_F:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Tone_F:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Tone_F:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Tone_D:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Tone_D:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock CapSense_Clock_tmp to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CapSense_IntClock'. Fanout=6, Signal=\CapSense:clk\
    Digital Clock 1: Automatic-assigning  clock 'PWM_CLK'. Fanout=1, Signal=Net_206
    Digital Clock 2: Automatic-assigning  clock 'Tone_F_CLK'. Fanout=1, Signal=Net_348
    Digital Clock 3: Automatic-assigning  clock 'Tone_D_CLK'. Fanout=5, Signal=Net_187
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CapSense:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: \CapSense:ClockGen:ScanSpeed\:count7cell.tc
    UDB Clk/Enable \CapSense:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CapSense_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense:ClockGen:clock_detect_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CapSense_IntClock, EnableOut: \CapSense:ClockGen:clock_detect_reg\:macrocell.q
    UDB Clk/Enable \Tone_F:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Tone_F_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Tone_F_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Tone_D:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Tone_D_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Tone_D_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Tone_D:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Tone_D_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Tone_D_CLK, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \CapSense:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:CmodCH0(0)\__PA ,
            analog_term => \CapSense:Net_1917\ ,
            pad => \CapSense:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(0)\
        Attributes:
            Alias: Right__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(0)\__PA ,
            pad => \CapSense:PortCH0(0)_PAD\ ,
            analog_term => \CapSense:Net_1410_0\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(1)\
        Attributes:
            Alias: Left__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(1)\__PA ,
            pad => \CapSense:PortCH0(1)_PAD\ ,
            analog_term => \CapSense:Net_1410_1\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(2)\
        Attributes:
            Alias: Slider_e0__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(2)\__PA ,
            pad => \CapSense:PortCH0(2)_PAD\ ,
            analog_term => \CapSense:Net_1410_2\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(3)\
        Attributes:
            Alias: Slider_e1__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(3)\__PA ,
            pad => \CapSense:PortCH0(3)_PAD\ ,
            analog_term => \CapSense:Net_1410_3\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(4)\
        Attributes:
            Alias: Slider_e2__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(4)\__PA ,
            pad => \CapSense:PortCH0(4)_PAD\ ,
            analog_term => \CapSense:Net_1410_4\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(5)\
        Attributes:
            Alias: Slider_e3__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(5)\__PA ,
            pad => \CapSense:PortCH0(5)_PAD\ ,
            analog_term => \CapSense:Net_1410_5\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:PortCH0(6)\
        Attributes:
            Alias: Slider_e4__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:PortCH0(6)\__PA ,
            pad => \CapSense:PortCH0(6)_PAD\ ,
            analog_term => \CapSense:Net_1410_6\ );
        Properties:
        {
        }

    Pin : Name = RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RST(0)__PA ,
            annotation => Net_18 ,
            pad => RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tone(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tone(0)__PA ,
            pin_input => Net_357 ,
            annotation => Net_368 ,
            pad => Tone(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Motor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Motor(0)__PA ,
            pin_input => Net_216 ,
            pad => Motor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:zw1\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:zw0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CapSense:PreChargeClk\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:ClockGen:control_4\ * 
              \CapSense:ClockGen:tmp_ppulse_reg\
            + \CapSense:ClockGen:control_4\ * \CapSense:ClockGen:cmsb_reg\
        );
        Output = \CapSense:PreChargeClk\ (fanout=1)

    MacroCell: Name=\Tone_F:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_F:PWMUDB:runmode_enable\ * \Tone_F:PWMUDB:tc_i\
        );
        Output = \Tone_F:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Tone_D:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_D:CounterUDB:cmp_out_i\ * 
              !\Tone_D:CounterUDB:prevCompare\
        );
        Output = \Tone_D:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Tone_D:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_D:CounterUDB:reload\ * 
              !\Tone_D:CounterUDB:overflow_reg_i\
        );
        Output = \Tone_D:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Tone_D:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_600 * \Tone_D:CounterUDB:control_7\ * 
              !\Tone_D:CounterUDB:count_stored_i\
        );
        Output = \Tone_D:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\CapSense:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * \CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:Net_1603\ (fanout=5)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw0\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw1\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              \CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CapSense:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CapSense:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense:ClockGen:clock_detect_reg\ (fanout=2)

    MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_ff\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_reg\ (fanout=3)

    MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CapSense:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * \CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * \CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CapSense:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * !\CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:mrst\ (fanout=7)

    MacroCell: Name=\CapSense:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:inter_reset\ (fanout=7)

    MacroCell: Name=\FreqDiv:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv:not_last_reset\ (fanout=2)

    MacroCell: Name=Net_600, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv:not_last_reset\ * !\FreqDiv:count_0\
        );
        Output = Net_600 (fanout=2)

    MacroCell: Name=\FreqDiv:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\
        );
        Output = \FreqDiv:count_0\ (fanout=1)

    MacroCell: Name=\Tone_F:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_348) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_F:PWMUDB:control_7\
        );
        Output = \Tone_F:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\Tone_F:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_348) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_F:PWMUDB:cmp1_less\
        );
        Output = \Tone_F:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Tone_F:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_348) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tone_F:PWMUDB:prevCompare1\ * \Tone_F:PWMUDB:cmp1_less\
        );
        Output = \Tone_F:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_357, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_348) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_F:PWMUDB:runmode_enable\ * \Tone_F:PWMUDB:cmp1_less\
        );
        Output = Net_357 (fanout=1)

    MacroCell: Name=\Tone_D:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_D:CounterUDB:reload\
        );
        Output = \Tone_D:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Tone_D:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_D:CounterUDB:cmp_out_i\
        );
        Output = \Tone_D:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Tone_D:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_600
        );
        Output = \Tone_D:CounterUDB:count_stored_i\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CapSense:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CapSense:MeasureCH0:zw0\ ,
            z1_comb => \CapSense:MeasureCH0:zw1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CapSense:MeasureCH0:zc0\ ,
            z1_comb => \CapSense:MeasureCH0:zc1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u0\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
            chain_out => \CapSense:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CapSense:ClockGen:sC16:PRSdp:u1\

    datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u1\
        PORT MAP (
            clock => \CapSense:clk\ ,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CapSense:ClockGen:cmsb_reg\ ,
            chain_in => \CapSense:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CapSense:ClockGen:sC16:PRSdp:u0\

    datapathcell: Name =\Tone_F:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_348 ,
            cs_addr_2 => \Tone_F:PWMUDB:tc_i\ ,
            cs_addr_1 => \Tone_F:PWMUDB:runmode_enable\ ,
            chain_out => \Tone_F:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Tone_F:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Tone_F:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_348 ,
            cs_addr_2 => \Tone_F:PWMUDB:tc_i\ ,
            cs_addr_1 => \Tone_F:PWMUDB:runmode_enable\ ,
            cl0_comb => \Tone_F:PWMUDB:cmp1_less\ ,
            z0_comb => \Tone_F:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \Tone_F:PWMUDB:status_3\ ,
            chain_in => \Tone_F:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Tone_F:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Tone_D:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_187 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Tone_D:CounterUDB:count_enable\ ,
            cs_addr_0 => \Tone_D:CounterUDB:reload\ ,
            chain_out => \Tone_D:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Tone_D:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Tone_D:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_187 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Tone_D:CounterUDB:count_enable\ ,
            cs_addr_0 => \Tone_D:CounterUDB:reload\ ,
            ce0_comb => \Tone_D:CounterUDB:reload\ ,
            z0_comb => \Tone_D:CounterUDB:status_1\ ,
            cl1_comb => \Tone_D:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Tone_D:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Tone_D:CounterUDB:status_5\ ,
            chain_in => \Tone_D:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Tone_D:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Tone_F:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_348 ,
            status_3 => \Tone_F:PWMUDB:status_3\ ,
            status_2 => \Tone_F:PWMUDB:status_2\ ,
            status_0 => \Tone_F:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Tone_D:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_187 ,
            status_6 => \Tone_D:CounterUDB:status_6\ ,
            status_5 => \Tone_D:CounterUDB:status_5\ ,
            status_2 => \Tone_D:CounterUDB:status_2\ ,
            status_1 => \Tone_D:CounterUDB:status_1\ ,
            status_0 => \Tone_D:CounterUDB:status_0\ ,
            interrupt => Net_595 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\CapSense:MeasureCH0:genblk1:SyncCMPR\
        PORT MAP (
            clock => \CapSense:clk\ ,
            in => \CapSense:Cmp_CH0\ ,
            out => \CapSense:IdacCH0:Net_123\ ,
            clk_en => \CapSense:DigitalClk\ );
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CapSense:DigitalClk\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CapSense:ClockGen:SyncCtrl:CtrlReg\
        PORT MAP (
            clock => \CapSense:clk\ ,
            control_7 => \CapSense:ClockGen:control_7\ ,
            control_6 => \CapSense:ClockGen:control_6\ ,
            control_5 => \CapSense:ClockGen:control_5\ ,
            control_4 => \CapSense:ClockGen:control_4\ ,
            control_3 => \CapSense:ClockGen:control_3\ ,
            control_2 => \CapSense:ClockGen:control_2\ ,
            control_1 => \CapSense:ClockGen:control_1\ ,
            control_0 => \CapSense:ClockGen:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Tone_F:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_348 ,
            control_7 => \Tone_F:PWMUDB:control_7\ ,
            control_6 => \Tone_F:PWMUDB:control_6\ ,
            control_5 => \Tone_F:PWMUDB:control_5\ ,
            control_4 => \Tone_F:PWMUDB:control_4\ ,
            control_3 => \Tone_F:PWMUDB:control_3\ ,
            control_2 => \Tone_F:PWMUDB:control_2\ ,
            control_1 => \Tone_F:PWMUDB:control_1\ ,
            control_0 => \Tone_F:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Tone_D:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_187 ,
            control_7 => \Tone_D:CounterUDB:control_7\ ,
            control_6 => \Tone_D:CounterUDB:control_6\ ,
            control_5 => \Tone_D:CounterUDB:control_5\ ,
            control_4 => \Tone_D:CounterUDB:control_4\ ,
            control_3 => \Tone_D:CounterUDB:control_3\ ,
            control_2 => \Tone_D:CounterUDB:control_2\ ,
            control_1 => \Tone_D:CounterUDB:control_1\ ,
            control_0 => \Tone_D:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CapSense:ClockGen:ScanSpeed\
        PORT MAP (
            clock => \CapSense:clk\ ,
            reset => \CapSense:ClockGen:inter_reset\ ,
            tc => \CapSense:DigitalClk\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense:IsrCH0\
        PORT MAP (
            interrupt => \CapSense:Net_1603\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Tone_Int
        PORT MAP (
            interrupt => Net_595 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_260 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    1 :    1 :    2 : 50.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   24 :   48 :   72 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   32 :  160 :  192 : 16.67 %
  Unique P-terms              :   42 :  342 :  384 : 10.94 %
  Total P-terms               :   43 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.109ms
Tech Mapping phase: Elapsed time ==> 0s.172ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(6)][IoId=(3)] : LED(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Motor(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : RST(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Tone(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : \CapSense:CmodCH0(0)\ (fixed)
IO_5@[IOP=(5)][IoId=(5)] : \CapSense:PortCH0(0)\ (fixed)
IO_6@[IOP=(5)][IoId=(6)] : \CapSense:PortCH0(1)\ (fixed)
IO_0@[IOP=(5)][IoId=(0)] : \CapSense:PortCH0(2)\ (fixed)
IO_1@[IOP=(5)][IoId=(1)] : \CapSense:PortCH0(3)\ (fixed)
IO_2@[IOP=(5)][IoId=(2)] : \CapSense:PortCH0(4)\ (fixed)
IO_3@[IOP=(5)][IoId=(3)] : \CapSense:PortCH0(5)\ (fixed)
IO_4@[IOP=(5)][IoId=(4)] : \CapSense:PortCH0(6)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense:BufCH0\
Comparator[2]@[FFB(Comparator,2)] : \CapSense:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \CapSense:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense:VrefRefCH0\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Log: apr.M0058: The analog placement iterative improvement is 56% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 80% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(6)][IoId=(3)] : LED(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Motor(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : RST(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Tone(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : \CapSense:CmodCH0(0)\ (fixed)
IO_5@[IOP=(5)][IoId=(5)] : \CapSense:PortCH0(0)\ (fixed)
IO_6@[IOP=(5)][IoId=(6)] : \CapSense:PortCH0(1)\ (fixed)
IO_0@[IOP=(5)][IoId=(0)] : \CapSense:PortCH0(2)\ (fixed)
IO_1@[IOP=(5)][IoId=(1)] : \CapSense:PortCH0(3)\ (fixed)
IO_2@[IOP=(5)][IoId=(2)] : \CapSense:PortCH0(4)\ (fixed)
IO_3@[IOP=(5)][IoId=(3)] : \CapSense:PortCH0(5)\ (fixed)
IO_4@[IOP=(5)][IoId=(4)] : \CapSense:PortCH0(6)\ (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense:BufCH0\
Comparator[1]@[FFB(Comparator,1)] : \CapSense:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \CapSense:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense:VrefRefCH0\
USB[0]@[FFB(USB,0)] : \USBUART:USB\

Analog Placement phase: Elapsed time ==> 6s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense:Net_2072\ {
    amuxbusl
  }
  Net: \CapSense:Net_1410_0\ {
    p5_5
  }
  Net: \CapSense:Net_1410_1\ {
    p5_6
  }
  Net: \CapSense:Net_1410_2\ {
    p5_0
  }
  Net: \CapSense:Net_1410_3\ {
    p5_1
  }
  Net: \CapSense:Net_1410_4\ {
    p5_2
  }
  Net: \CapSense:Net_1410_5\ {
    p5_3
  }
  Net: \CapSense:Net_1410_6\ {
    p5_4
  }
  Net: \CapSense:Net_1917\ {
    p6_4
    agl0_x_p6_4
    agl0
    agl0_x_capsense_0_vin
    capsense_0_vin
  }
  Net: \CapSense:Net_282\ {
    comp_1_vplus
  }
  Net: \CapSense:Net_1425\ {
    vidac_0_iout
  }
  Net: Net_3 {
    common_vref_1024
    capsense_0_vref_1024
    capsense_0_vref_x_capsense_0_vref_1024
    capsense_0_vref
    comp_13_vref_1024
    comp_1_vminus_x_comp_13_vref_1024
    comp_1_vminus
  }
  Net: \CapSense:IdacCH0:Net_124\ {
  }
  Net: AmuxNet::\CapSense:AMuxCH0\ {
    amuxbusl
    amuxbusl_x_amuxbusr
    amuxbusr
    amuxbusr_x_comp_1_vplus
    amuxbusl_x_vidac_0_iout
    amuxbusr_x_p5_6
    amuxbusr_x_p5_5
    amuxbusr_x_p5_0
    amuxbusr_x_p5_3
    amuxbusr_x_p5_4
    amuxbusr_x_p5_1
    amuxbusr_x_p5_2
    amuxbusl_x_p6_4
    comp_1_vplus
    vidac_0_iout
    p5_6
    p5_5
    p5_0
    p5_3
    p5_4
    p5_1
    p5_2
    p6_4
  }
}
Map of item to net {
  p6_4                                             -> \CapSense:Net_1917\
  agl0_x_p6_4                                      -> \CapSense:Net_1917\
  agl0                                             -> \CapSense:Net_1917\
  agl0_x_capsense_0_vin                            -> \CapSense:Net_1917\
  capsense_0_vin                                   -> \CapSense:Net_1917\
  common_vref_1024                                 -> Net_3
  capsense_0_vref_1024                             -> Net_3
  capsense_0_vref_x_capsense_0_vref_1024           -> Net_3
  capsense_0_vref                                  -> Net_3
  comp_13_vref_1024                                -> Net_3
  comp_1_vminus_x_comp_13_vref_1024                -> Net_3
  comp_1_vminus                                    -> Net_3
  amuxbusl                                         -> \CapSense:Net_2072\
  p5_5                                             -> \CapSense:Net_1410_0\
  p5_6                                             -> \CapSense:Net_1410_1\
  p5_0                                             -> \CapSense:Net_1410_2\
  p5_1                                             -> \CapSense:Net_1410_3\
  p5_2                                             -> \CapSense:Net_1410_4\
  p5_3                                             -> \CapSense:Net_1410_5\
  p5_4                                             -> \CapSense:Net_1410_6\
  comp_1_vplus                                     -> \CapSense:Net_282\
  vidac_0_iout                                     -> \CapSense:Net_1425\
  amuxbusl_x_amuxbusr                              -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr                                         -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_comp_1_vplus                          -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusl_x_vidac_0_iout                          -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_6                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_5                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_0                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_3                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_4                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_1                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusr_x_p5_2                                  -> AmuxNet::\CapSense:AMuxCH0\
  amuxbusl_x_p6_4                                  -> AmuxNet::\CapSense:AMuxCH0\
}
Mux Info {
  Mux: \CapSense:AMuxCH0\ {
     Mouth: \CapSense:Net_2072\
     Guts:  AmuxNet::\CapSense:AMuxCH0\
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \CapSense:Net_1410_0\
      Outer: amuxbusr_x_p5_5
      Inner: __open__
      Path {
        p5_5
        amuxbusr_x_p5_5
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_1410_1\
      Outer: amuxbusr_x_p5_6
      Inner: __open__
      Path {
        p5_6
        amuxbusr_x_p5_6
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 2 {
      Net:   \CapSense:Net_1410_2\
      Outer: amuxbusr_x_p5_0
      Inner: __open__
      Path {
        p5_0
        amuxbusr_x_p5_0
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 3 {
      Net:   \CapSense:Net_1410_3\
      Outer: amuxbusr_x_p5_1
      Inner: __open__
      Path {
        p5_1
        amuxbusr_x_p5_1
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 4 {
      Net:   \CapSense:Net_1410_4\
      Outer: amuxbusr_x_p5_2
      Inner: __open__
      Path {
        p5_2
        amuxbusr_x_p5_2
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 5 {
      Net:   \CapSense:Net_1410_5\
      Outer: amuxbusr_x_p5_3
      Inner: __open__
      Path {
        p5_3
        amuxbusr_x_p5_3
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 6 {
      Net:   \CapSense:Net_1410_6\
      Outer: amuxbusr_x_p5_4
      Inner: __open__
      Path {
        p5_4
        amuxbusr_x_p5_4
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 7 {
      Net:   \CapSense:Net_1917\
      Outer: amuxbusl_x_p6_4
      Inner: __open__
      Path {
        p6_4
        amuxbusl_x_p6_4
        amuxbusl
      }
    }
    Arm: 8 {
      Net:   \CapSense:Net_282\
      Outer: amuxbusr_x_comp_1_vplus
      Inner: __open__
      Path {
        comp_1_vplus
        amuxbusr_x_comp_1_vplus
        amuxbusr
        amuxbusl_x_amuxbusr
        amuxbusl
      }
    }
    Arm: 9 {
      Net:   \CapSense:Net_1425\
      Outer: amuxbusl_x_vidac_0_iout
      Inner: __open__
      Path {
        vidac_0_iout
        amuxbusl_x_vidac_0_iout
        amuxbusl
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.77
                   Pterms :            3.23
               Macrocells :            2.46
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       6.13 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_357, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_348) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_F:PWMUDB:runmode_enable\ * \Tone_F:PWMUDB:cmp1_less\
        );
        Output = Net_357 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Tone_F:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_348 ,
        cs_addr_2 => \Tone_F:PWMUDB:tc_i\ ,
        cs_addr_1 => \Tone_F:PWMUDB:runmode_enable\ ,
        chain_out => \Tone_F:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Tone_F:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Tone_F:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_348) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_F:PWMUDB:control_7\
        );
        Output = \Tone_F:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Tone_F:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_348) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_F:PWMUDB:cmp1_less\
        );
        Output = \Tone_F:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Tone_F:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_348) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Tone_F:PWMUDB:prevCompare1\ * \Tone_F:PWMUDB:cmp1_less\
        );
        Output = \Tone_F:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Tone_F:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_F:PWMUDB:runmode_enable\ * \Tone_F:PWMUDB:tc_i\
        );
        Output = \Tone_F:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Tone_F:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_348 ,
        cs_addr_2 => \Tone_F:PWMUDB:tc_i\ ,
        cs_addr_1 => \Tone_F:PWMUDB:runmode_enable\ ,
        cl0_comb => \Tone_F:PWMUDB:cmp1_less\ ,
        z0_comb => \Tone_F:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \Tone_F:PWMUDB:status_3\ ,
        chain_in => \Tone_F:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Tone_F:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Tone_F:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_348 ,
        status_3 => \Tone_F:PWMUDB:status_3\ ,
        status_2 => \Tone_F:PWMUDB:status_2\ ,
        status_0 => \Tone_F:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Tone_F:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_348 ,
        control_7 => \Tone_F:PWMUDB:control_7\ ,
        control_6 => \Tone_F:PWMUDB:control_6\ ,
        control_5 => \Tone_F:PWMUDB:control_5\ ,
        control_4 => \Tone_F:PWMUDB:control_4\ ,
        control_3 => \Tone_F:PWMUDB:control_3\ ,
        control_2 => \Tone_F:PWMUDB:control_2\ ,
        control_1 => \Tone_F:PWMUDB:control_1\ ,
        control_0 => \Tone_F:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:ClockGen:clock_detect_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense:ClockGen:clock_detect_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_ff\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:ClockGen:tmp_ppulse_dly\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense:ClockGen:tmp_ppulse_dly\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u0\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
        chain_out => \CapSense:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CapSense:ClockGen:sC16:PRSdp:u1\

count7cell: Name =\CapSense:ClockGen:ScanSpeed\
    PORT MAP (
        clock => \CapSense:clk\ ,
        reset => \CapSense:ClockGen:inter_reset\ ,
        tc => \CapSense:DigitalClk\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\FreqDiv:not_last_reset\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv:not_last_reset\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv:count_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv:not_last_reset\
        );
        Output = \FreqDiv:count_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CapSense:MeasureCH0:zw0\ ,
        z1_comb => \CapSense:MeasureCH0:zw1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Tone_D:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_600 * \Tone_D:CounterUDB:control_7\ * 
              !\Tone_D:CounterUDB:count_stored_i\
        );
        Output = \Tone_D:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_600, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FreqDiv:not_last_reset\ * !\FreqDiv:count_0\
        );
        Output = Net_600 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Tone_D:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_D:CounterUDB:cmp_out_i\
        );
        Output = \Tone_D:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Tone_D:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_600
        );
        Output = \Tone_D:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Tone_D:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_D:CounterUDB:cmp_out_i\ * 
              !\Tone_D:CounterUDB:prevCompare\
        );
        Output = \Tone_D:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Tone_D:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_187) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_D:CounterUDB:reload\
        );
        Output = \Tone_D:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Tone_D:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Tone_D:CounterUDB:reload\ * 
              !\Tone_D:CounterUDB:overflow_reg_i\
        );
        Output = \Tone_D:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Tone_D:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_187 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Tone_D:CounterUDB:count_enable\ ,
        cs_addr_0 => \Tone_D:CounterUDB:reload\ ,
        ce0_comb => \Tone_D:CounterUDB:reload\ ,
        z0_comb => \Tone_D:CounterUDB:status_1\ ,
        cl1_comb => \Tone_D:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Tone_D:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Tone_D:CounterUDB:status_5\ ,
        chain_in => \Tone_D:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Tone_D:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Tone_D:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_187 ,
        status_6 => \Tone_D:CounterUDB:status_6\ ,
        status_5 => \Tone_D:CounterUDB:status_5\ ,
        status_2 => \Tone_D:CounterUDB:status_2\ ,
        status_1 => \Tone_D:CounterUDB:status_1\ ,
        status_0 => \Tone_D:CounterUDB:status_0\ ,
        interrupt => Net_595 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Tone_D:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_187 ,
        control_7 => \Tone_D:CounterUDB:control_7\ ,
        control_6 => \Tone_D:CounterUDB:control_6\ ,
        control_5 => \Tone_D:CounterUDB:control_5\ ,
        control_4 => \Tone_D:CounterUDB:control_4\ ,
        control_3 => \Tone_D:CounterUDB:control_3\ ,
        control_2 => \Tone_D:CounterUDB:control_2\ ,
        control_1 => \Tone_D:CounterUDB:control_1\ ,
        control_0 => \Tone_D:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:PreChargeClk\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:ClockGen:control_4\ * 
              \CapSense:ClockGen:tmp_ppulse_reg\
            + \CapSense:ClockGen:control_4\ * \CapSense:ClockGen:cmsb_reg\
        );
        Output = \CapSense:PreChargeClk\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense:ClockGen:inter_reset\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:inter_reset\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense:ClockGen:cstate_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:control_0\ * 
              !\CapSense:ClockGen:inter_reset\ * \CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * \CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:ClockGen:cstate_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense:mrst\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:mrst\ * \CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
            + \CapSense:mrst\ * !\CapSense:ClockGen:control_1\ * 
              !\CapSense:ClockGen:inter_reset\ * 
              !\CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:mrst\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:Net_1603\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              !\CapSense:mrst\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * \CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:Net_1603\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw0\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:MeasureCH0:zw1\ * !\CapSense:mrst\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
            + !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              \CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense:ClockGen:sC16:PRSdp:u1\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CapSense:ClockGen:cmsb_reg\ ,
        chain_in => \CapSense:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CapSense:ClockGen:sC16:PRSdp:u0\

controlcell: Name =\CapSense:ClockGen:SyncCtrl:CtrlReg\
    PORT MAP (
        clock => \CapSense:clk\ ,
        control_7 => \CapSense:ClockGen:control_7\ ,
        control_6 => \CapSense:ClockGen:control_6\ ,
        control_5 => \CapSense:ClockGen:control_5\ ,
        control_4 => \CapSense:ClockGen:control_4\ ,
        control_3 => \CapSense:ClockGen:control_3\ ,
        control_2 => \CapSense:ClockGen:control_2\ ,
        control_1 => \CapSense:ClockGen:control_1\ ,
        control_0 => \CapSense:ClockGen:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:MeasureCH0:zw1\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense:mrst\ * !\CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\ * 
              \CapSense:ClockGen:control_2\ * \CapSense:ClockGen:cstate_2\
        );
        Output = \CapSense:MeasureCH0:wndState_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:MeasureCH0:zw0\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:MeasureCH0:zw0\ * \CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_win_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc0\ * \CapSense:MeasureCH0:wndState_2\ * 
              !\CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw0\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + !\CapSense:IdacCH0:Net_123\ * !\CapSense:MeasureCH0:zw1\ * 
              \CapSense:MeasureCH0:zc1\ * \CapSense:MeasureCH0:wndState_2\
            + \CapSense:MeasureCH0:wndState_0\
        );
        Output = \CapSense:MeasureCH0:cs_addr_cnt_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense:MeasureCH0:wndState_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense:DigitalClk\ * !\CapSense:mrst\ * 
              !\CapSense:MeasureCH0:wndState_2\ * 
              \CapSense:MeasureCH0:wndState_1\ * 
              !\CapSense:MeasureCH0:wndState_0\ * !\CapSense:Net_1603\
        );
        Output = \CapSense:MeasureCH0:wndState_2\ (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clock => \CapSense:clk\ ,
        cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CapSense:MeasureCH0:zc0\ ,
        z1_comb => \CapSense:MeasureCH0:zc1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\CapSense:MeasureCH0:genblk1:SyncCMPR\
    PORT MAP (
        clock => \CapSense:clk\ ,
        in => \CapSense:Cmp_CH0\ ,
        out => \CapSense:IdacCH0:Net_123\ ,
        clk_en => \CapSense:DigitalClk\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CapSense:DigitalClk\)

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Tone_D:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_187 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Tone_D:CounterUDB:count_enable\ ,
        cs_addr_0 => \Tone_D:CounterUDB:reload\ ,
        chain_out => \Tone_D:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Tone_D:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Tone_Int
        PORT MAP (
            interrupt => Net_595 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\CapSense:IsrCH0\
        PORT MAP (
            interrupt => \CapSense:Net_1603\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_260 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:PortCH0(2)\
    Attributes:
        Alias: Slider_e0__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(2)\__PA ,
        pad => \CapSense:PortCH0(2)_PAD\ ,
        analog_term => \CapSense:Net_1410_2\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:PortCH0(3)\
    Attributes:
        Alias: Slider_e1__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(3)\__PA ,
        pad => \CapSense:PortCH0(3)_PAD\ ,
        analog_term => \CapSense:Net_1410_3\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:PortCH0(4)\
    Attributes:
        Alias: Slider_e2__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(4)\__PA ,
        pad => \CapSense:PortCH0(4)_PAD\ ,
        analog_term => \CapSense:Net_1410_4\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:PortCH0(5)\
    Attributes:
        Alias: Slider_e3__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(5)\__PA ,
        pad => \CapSense:PortCH0(5)_PAD\ ,
        analog_term => \CapSense:Net_1410_5\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:PortCH0(6)\
    Attributes:
        Alias: Slider_e4__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(6)\__PA ,
        pad => \CapSense:PortCH0(6)_PAD\ ,
        analog_term => \CapSense:Net_1410_6\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:PortCH0(0)\
    Attributes:
        Alias: Right__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(0)\__PA ,
        pad => \CapSense:PortCH0(0)_PAD\ ,
        analog_term => \CapSense:Net_1410_0\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense:PortCH0(1)\
    Attributes:
        Alias: Left__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:PortCH0(1)\__PA ,
        pad => \CapSense:PortCH0(1)_PAD\ ,
        analog_term => \CapSense:Net_1410_1\ );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RST(0)__PA ,
        annotation => Net_18 ,
        pad => RST(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:CmodCH0(0)\__PA ,
        analog_term => \CapSense:Net_1917\ ,
        pad => \CapSense:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = Tone(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tone(0)__PA ,
        pin_input => Net_357 ,
        annotation => Net_368 ,
        pad => Tone(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Motor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Motor(0)__PA ,
        pin_input => Net_216 ,
        pad => Motor(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: 
    CapSense Block @ F(CapSense,0): 
    capsensecell: Name =CapSense
        PORT MAP (
            rt => \CapSense:PreChargeClk\ );
        Properties:
        {
        }
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \CapSense:clk\ ,
            dclk_0 => \CapSense:clk_local\ ,
            dclk_glb_1 => Net_206 ,
            dclk_1 => Net_206_local ,
            dclk_glb_2 => Net_348 ,
            dclk_2 => Net_348_local ,
            dclk_glb_3 => Net_187 ,
            dclk_3 => Net_187_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,1): 
    comparatorcell: Name =\CapSense:CompCH0:ctComp\
        PORT MAP (
            vplus => \CapSense:Net_282\ ,
            vminus => Net_3 ,
            out => \CapSense:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\CapSense:ClockGen:FF:Prescaler\
        PORT MAP (
            clock => \CapSense:clk\ ,
            enable => __ONE__ ,
            timer_reset => \CapSense:ClockGen:inter_reset\ ,
            cmp => \CapSense:ClockGen:tmp_ppulse_ff\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\PWM:PWMHW\
        PORT MAP (
            clock => Net_206 ,
            enable => __ONE__ ,
            tc => \PWM:Net_63\ ,
            cmp => Net_216 ,
            irq => \PWM:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_260 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\CapSense:IdacCH0:viDAC8\
        PORT MAP (
            ioff => \CapSense:IdacCH0:Net_123\ ,
            vout => \CapSense:IdacCH0:Net_124\ ,
            iout => \CapSense:Net_1425\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: 
    CapSense Buffer @ F(CsAbuf,0): 
    csabufcell: Name =\CapSense:BufCH0\
        PORT MAP (
            vchan => \CapSense:Net_1917\ ,
            vref => Net_3 ,
            vout => \CapSense:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\CapSense:VrefRefCH0\
        PORT MAP (
            vout => Net_3 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:AMuxCH0\
        PORT MAP (
            muxin_9 => \CapSense:Net_1425\ ,
            muxin_8 => \CapSense:Net_282\ ,
            muxin_7 => \CapSense:Net_1917\ ,
            muxin_6 => \CapSense:Net_1410_6\ ,
            muxin_5 => \CapSense:Net_1410_5\ ,
            muxin_4 => \CapSense:Net_1410_4\ ,
            muxin_3 => \CapSense:Net_1410_3\ ,
            muxin_2 => \CapSense:Net_1410_2\ ,
            muxin_1 => \CapSense:Net_1410_1\ ,
            muxin_0 => \CapSense:Net_1410_0\ ,
            vout => \CapSense:Net_2072\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000000000"
            muxin_width = 10
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |      \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(2)\ | Analog(\CapSense:Net_1410_2\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(3)\ | Analog(\CapSense:Net_1410_3\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(4)\ | Analog(\CapSense:Net_1410_4\)
     |   3 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(5)\ | Analog(\CapSense:Net_1410_5\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(6)\ | Analog(\CapSense:Net_1410_6\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(0)\ | Analog(\CapSense:Net_1410_0\)
     |   6 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense:PortCH0(1)\ | Analog(\CapSense:Net_1410_1\)
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
   6 |   1 |     * |      NONE |      RES_PULL_UP |                RST(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                LED(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG | \CapSense:CmodCH0(0)\ | Analog(\CapSense:Net_1917\)
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
  12 |   4 |     * |      NONE |         CMOS_OUT |               Tone(0) | In(Net_357)
     |   5 |     * |      NONE |         CMOS_OUT |              Motor(0) | In(Net_216)
-----+-----+-------+-----------+------------------+-----------------------+------------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |       \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |       \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
---------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 1s.360ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Milestone_1_r.vh2" --pcf-path "Milestone_1.pco" --des-name "Milestone_1" --dsf-path "Milestone_1.dsf" --sdc-path "Milestone_1.sdc" --lib-path "Milestone_1_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.579ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Milestone_1_timing.html: Warning-1350: Asynchronous path(s) exist from "CapSense_IntClock(fixed-function)" to "CapSense_IntClock". See the timing report for details. (File=C:\Users\henrichsc\Desktop\School\Senior_year\fall\CE4920\lab\Milestone_1.cydsn\Milestone_1_timing.html)
Timing report is in Milestone_1_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.531ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.521ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.521ms
API generation phase: Elapsed time ==> 4s.174ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.000ms
