/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [11:0] _04_;
  wire [11:0] _05_;
  wire [9:0] _06_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [26:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [16:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [9:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [29:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire [8:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [22:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [29:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_61z = celloutsig_0_45z | ~(celloutsig_0_2z[10]);
  assign celloutsig_1_11z = in_data[166] | ~(celloutsig_1_5z);
  assign celloutsig_0_15z = _01_ | ~(celloutsig_0_2z[11]);
  assign celloutsig_0_46z = celloutsig_0_20z[14] | celloutsig_0_27z;
  assign celloutsig_0_48z = celloutsig_0_27z | celloutsig_0_37z;
  assign celloutsig_1_19z = _03_ | celloutsig_1_14z[3];
  assign celloutsig_1_6z = in_data[128:124] + { in_data[178:177], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_1z[5], celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_16z } + { celloutsig_1_2z[6:4], celloutsig_1_13z };
  reg [11:0] _15_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _15_ <= 12'h000;
    else _15_ <= { _04_[11], _01_, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_0z };
  assign { _05_[11], _00_, _05_[9:0] } = _15_;
  reg [9:0] _16_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _16_ <= 10'h000;
    else _16_ <= in_data[142:133];
  assign { _06_[9:3], _03_, _06_[1:0] } = _16_;
  reg [2:0] _17_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _17_ <= 3'h0;
    else _17_ <= celloutsig_0_6z[5:3];
  assign { _04_[11], _01_, _02_ } = _17_;
  assign celloutsig_0_0z = in_data[82:77] / { 1'h1, in_data[15:11] };
  assign celloutsig_0_4z = { celloutsig_0_3z[9:1], celloutsig_0_1z } / { 1'h1, in_data[68:60] };
  assign celloutsig_1_1z = in_data[165:157] / { 1'h1, _06_[8:3], _03_, _06_[1] };
  assign celloutsig_1_4z = { _03_, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, in_data[142:114] };
  assign celloutsig_0_7z = in_data[88:83] / { 1'h1, celloutsig_0_0z[4:1], celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_0z[4:1], celloutsig_0_7z, celloutsig_0_5z } / { 1'h1, in_data[75:65], celloutsig_0_1z, _04_[11], _01_, _02_ };
  assign celloutsig_0_24z = { celloutsig_0_12z[21:6], celloutsig_0_19z } / { 1'h1, celloutsig_0_12z[15:6], celloutsig_0_7z };
  assign celloutsig_1_3z = { celloutsig_1_1z[0], celloutsig_1_1z } == { _06_[9:3], _03_, _06_[1:0] };
  assign celloutsig_1_5z = celloutsig_1_1z[7:0] == { in_data[145:139], celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_4z[24:7] == { in_data[175], celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_19z = celloutsig_0_8z[10:7] == in_data[4:1];
  assign celloutsig_0_28z = { celloutsig_0_12z[12:10], celloutsig_0_0z, celloutsig_0_27z } == { celloutsig_0_8z[18:10], celloutsig_0_16z };
  assign celloutsig_0_37z = celloutsig_0_26z & ~(celloutsig_0_1z);
  assign celloutsig_0_45z = celloutsig_0_0z[5] & ~(celloutsig_0_31z[8]);
  assign celloutsig_1_16z = celloutsig_1_4z[25] & ~(celloutsig_1_13z);
  assign celloutsig_0_10z = celloutsig_0_2z[9] & ~(celloutsig_0_4z[7]);
  assign celloutsig_0_1z = celloutsig_0_0z[0] & ~(in_data[81]);
  assign celloutsig_0_14z = celloutsig_0_4z[9] & ~(celloutsig_0_4z[7]);
  assign celloutsig_0_16z = celloutsig_0_13z[0] & ~(celloutsig_0_2z[8]);
  assign celloutsig_0_23z = celloutsig_0_4z[9] & ~(celloutsig_0_22z);
  assign celloutsig_0_27z = celloutsig_0_2z[11] & ~(celloutsig_0_5z[0]);
  assign celloutsig_1_9z = celloutsig_1_2z[6:3] % { 1'h1, celloutsig_1_1z[3:1] };
  assign celloutsig_0_8z = { in_data[4:3], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z } % { 1'h1, in_data[86:75], celloutsig_0_4z };
  assign celloutsig_0_34z = { celloutsig_0_7z[3], celloutsig_0_1z, celloutsig_0_15z } % { 1'h1, celloutsig_0_17z[1:0] };
  assign celloutsig_0_6z = celloutsig_0_3z[8:0] % { 1'h1, celloutsig_0_3z[7:1], in_data[0] };
  assign celloutsig_1_8z = { celloutsig_1_4z[26:24], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z } % { 1'h1, celloutsig_1_6z[2:1], celloutsig_1_6z };
  assign celloutsig_0_5z = in_data[24] ? celloutsig_0_2z[12:7] : in_data[14:9];
  assign celloutsig_1_10z = celloutsig_1_7z ? { celloutsig_1_2z[7:0], celloutsig_1_9z, 1'h1, celloutsig_1_3z, celloutsig_1_3z, 1'h1 } : { celloutsig_1_4z[17:12], 1'h0, celloutsig_1_1z };
  assign celloutsig_0_12z = celloutsig_0_4z[5] ? in_data[41:15] : { celloutsig_0_4z[9:6], 1'h0, celloutsig_0_4z[4:1], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_7z = { in_data[146], celloutsig_1_1z } != { celloutsig_1_2z[6], celloutsig_1_2z };
  assign celloutsig_1_12z = { _06_[5:3], _03_, _06_[1], celloutsig_1_6z } != { celloutsig_1_4z[13:5], celloutsig_1_7z };
  assign celloutsig_0_9z = { celloutsig_0_3z[9:2], celloutsig_0_7z, celloutsig_0_1z } != { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_26z = celloutsig_0_24z[13:7] != { celloutsig_0_8z[12:7], celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_3z[7:4], celloutsig_0_9z } !== celloutsig_0_13z[15:11];
  assign celloutsig_0_3z = celloutsig_0_2z[10:1] | { in_data[47:44], celloutsig_0_0z };
  assign celloutsig_0_60z = { celloutsig_0_41z, celloutsig_0_24z, _05_[11], _00_, _05_[9:0] } | { celloutsig_0_48z, _05_[11], _00_, _05_[9:0], celloutsig_0_46z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_34z };
  assign celloutsig_1_2z = celloutsig_1_1z | { _06_[8:3], _03_, _06_[1:0] };
  assign celloutsig_1_14z = { celloutsig_1_10z[13:0], celloutsig_1_11z } | { celloutsig_1_8z[4:0], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_20z = { celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_14z } | { in_data[46:40], celloutsig_0_6z };
  assign celloutsig_0_2z = { in_data[85:74], celloutsig_0_1z } | { celloutsig_0_0z[5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_41z = & { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_0z[2:0] };
  assign celloutsig_1_17z = ~^ { celloutsig_1_4z[27:13], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_8z[18:17], celloutsig_0_18z };
  assign celloutsig_0_30z = ~^ { celloutsig_0_8z[21:3], celloutsig_0_28z };
  assign celloutsig_0_17z = celloutsig_0_7z[5:1] >> celloutsig_0_4z[9:5];
  assign celloutsig_0_31z = { in_data[88:79], celloutsig_0_18z, _04_[11], _01_, _02_ } >> { celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_1z, _04_[11], _01_, _02_, celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_7z };
  assign _04_[10:0] = { _01_, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_0z };
  assign _05_[10] = _00_;
  assign _06_[2] = _03_;
  assign { out_data[131:128], out_data[96], out_data[61:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
