# Digital_Design


Link for interview sets 
https://www.chipverify.com/tutorials/verilog

Another link i have found in a whatsapp group
https://hdlbits.01xz.net/wiki/Problem_sets#Verilog_Language 




you didnt do the UART TX or the clock divider (clock divider had race conditions)
whenever you are free make them 

fifo temsah said it is important so do it whenever you are free again to make sure you are better in it and understand it more 



remeber to check this approach as the testbench you did in your sys top was not a correct approach 
![WhatsApp Image 2025-09-27 at 17 10 28_187333df](https://github.com/user-attachments/assets/6fdd2564-e8c5-4b32-854f-834e4525d34c)


 

NPTEL 
دي مؤسسة او جامعة هندية وقاسمة الكورس ع ٢ بلاي ليست 
 https://youtube.com/playlist?list=PLyqSpQzTE6M8iOrfy70ELk9W72JG5a98V&si=yIi0lcLsHiShkcyH

 https://youtube.com/playlist?list=PLyqSpQzTE6M_WlKg31y8qI7DMhJS5eHBY&si=kAR1TFdL1oW-EKAM

