set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {A1_Hill_Cipher.vo A1_Hill_Cipher_v.sdo}}
	{{"Fast Model"} {A1_Hill_Cipher_fast.vo A1_Hill_Cipher_v_fast.sdo}}
}
