$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Wed Jun  7 00:32:51 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module MIPS_vlg_vec_tst $end
$var reg 1 ! clk_fpga $end
$var reg 1 " interrupt $end
$var reg 1 # reset $end
$var wire 1 $ aluOp [1] $end
$var wire 1 % aluOp [0] $end
$var wire 1 & aluSrc $end
$var wire 1 ' branch $end
$var wire 1 ( instrucao [31] $end
$var wire 1 ) instrucao [30] $end
$var wire 1 * instrucao [29] $end
$var wire 1 + instrucao [28] $end
$var wire 1 , instrucao [27] $end
$var wire 1 - instrucao [26] $end
$var wire 1 . instrucao [25] $end
$var wire 1 / instrucao [24] $end
$var wire 1 0 instrucao [23] $end
$var wire 1 1 instrucao [22] $end
$var wire 1 2 instrucao [21] $end
$var wire 1 3 instrucao [20] $end
$var wire 1 4 instrucao [19] $end
$var wire 1 5 instrucao [18] $end
$var wire 1 6 instrucao [17] $end
$var wire 1 7 instrucao [16] $end
$var wire 1 8 instrucao [15] $end
$var wire 1 9 instrucao [14] $end
$var wire 1 : instrucao [13] $end
$var wire 1 ; instrucao [12] $end
$var wire 1 < instrucao [11] $end
$var wire 1 = instrucao [10] $end
$var wire 1 > instrucao [9] $end
$var wire 1 ? instrucao [8] $end
$var wire 1 @ instrucao [7] $end
$var wire 1 A instrucao [6] $end
$var wire 1 B instrucao [5] $end
$var wire 1 C instrucao [4] $end
$var wire 1 D instrucao [3] $end
$var wire 1 E instrucao [2] $end
$var wire 1 F instrucao [1] $end
$var wire 1 G instrucao [0] $end
$var wire 1 H jump $end
$var wire 1 I memRead $end
$var wire 1 J memWrite $end
$var wire 1 K memtoReg $end
$var wire 1 L regDst $end
$var wire 1 M regWrite $end
$var wire 1 N sampler $end
$scope module i1 $end
$var wire 1 O gnd $end
$var wire 1 P vcc $end
$var wire 1 Q unknown $end
$var tri1 1 R devclrn $end
$var tri1 1 S devpor $end
$var tri1 1 T devoe $end
$var wire 1 U regDst~output_o $end
$var wire 1 V jump~output_o $end
$var wire 1 W branch~output_o $end
$var wire 1 X memRead~output_o $end
$var wire 1 Y memtoReg~output_o $end
$var wire 1 Z memWrite~output_o $end
$var wire 1 [ aluSrc~output_o $end
$var wire 1 \ regWrite~output_o $end
$var wire 1 ] aluOp[0]~output_o $end
$var wire 1 ^ aluOp[1]~output_o $end
$var wire 1 _ instrucao[0]~output_o $end
$var wire 1 ` instrucao[1]~output_o $end
$var wire 1 a instrucao[2]~output_o $end
$var wire 1 b instrucao[3]~output_o $end
$var wire 1 c instrucao[4]~output_o $end
$var wire 1 d instrucao[5]~output_o $end
$var wire 1 e instrucao[6]~output_o $end
$var wire 1 f instrucao[7]~output_o $end
$var wire 1 g instrucao[8]~output_o $end
$var wire 1 h instrucao[9]~output_o $end
$var wire 1 i instrucao[10]~output_o $end
$var wire 1 j instrucao[11]~output_o $end
$var wire 1 k instrucao[12]~output_o $end
$var wire 1 l instrucao[13]~output_o $end
$var wire 1 m instrucao[14]~output_o $end
$var wire 1 n instrucao[15]~output_o $end
$var wire 1 o instrucao[16]~output_o $end
$var wire 1 p instrucao[17]~output_o $end
$var wire 1 q instrucao[18]~output_o $end
$var wire 1 r instrucao[19]~output_o $end
$var wire 1 s instrucao[20]~output_o $end
$var wire 1 t instrucao[21]~output_o $end
$var wire 1 u instrucao[22]~output_o $end
$var wire 1 v instrucao[23]~output_o $end
$var wire 1 w instrucao[24]~output_o $end
$var wire 1 x instrucao[25]~output_o $end
$var wire 1 y instrucao[26]~output_o $end
$var wire 1 z instrucao[27]~output_o $end
$var wire 1 { instrucao[28]~output_o $end
$var wire 1 | instrucao[29]~output_o $end
$var wire 1 } instrucao[30]~output_o $end
$var wire 1 ~ instrucao[31]~output_o $end
$var wire 1 !! clk_fpga~input_o $end
$var wire 1 "! pc|programCounter[0]~7_combout $end
$var wire 1 #! reset~input_o $end
$var wire 1 $! interrupt~input_o $end
$var wire 1 %! pc|programCounter[15]~9_combout $end
$var wire 1 &! pc|programCounter[0]~8 $end
$var wire 1 '! pc|programCounter[1]~10_combout $end
$var wire 1 (! pc|programCounter[1]~11 $end
$var wire 1 )! pc|programCounter[2]~12_combout $end
$var wire 1 *! pc|programCounter[2]~13 $end
$var wire 1 +! pc|programCounter[3]~14_combout $end
$var wire 1 ,! pc|programCounter[3]~15 $end
$var wire 1 -! pc|programCounter[4]~16_combout $end
$var wire 1 .! pc|programCounter[4]~17 $end
$var wire 1 /! pc|programCounter[5]~18_combout $end
$var wire 1 0! pc|programCounter[5]~19 $end
$var wire 1 1! pc|programCounter[6]~20_combout $end
$var wire 1 2! comb_5|WideOr0~3_combout $end
$var wire 1 3! comb_5|WideOr0~15_combout $end
$var wire 1 4! comb_5|WideOr0~15clkctrl_outclk $end
$var wire 1 5! comb_4|Mux3~0_combout $end
$var wire 1 6! comb_4|Mux3~1_combout $end
$var wire 1 7! comb_4|Mux30~0_combout $end
$var wire 1 8! comb_4|Mux15~1_combout $end
$var wire 1 9! comb_4|Mux4~0_combout $end
$var wire 1 :! comb_4|Mux4~1_combout $end
$var wire 1 ;! comb_5|regDst~0_combout $end
$var wire 1 <! comb_5|regDst~1_combout $end
$var wire 1 =! comb_5|regDst~combout $end
$var wire 1 >! comb_4|Mux5~0_combout $end
$var wire 1 ?! comb_4|Mux5~1_combout $end
$var wire 1 @! comb_4|Mux2~0_combout $end
$var wire 1 A! comb_5|WideOr7~12_combout $end
$var wire 1 B! comb_4|Mux30~1_combout $end
$var wire 1 C! comb_5|Decoder0~12_combout $end
$var wire 1 D! comb_5|jump~combout $end
$var wire 1 E! comb_5|branch~0_combout $end
$var wire 1 F! comb_5|branch~combout $end
$var wire 1 G! comb_5|Decoder0~3_combout $end
$var wire 1 H! comb_5|Decoder0~14_combout $end
$var wire 1 I! comb_5|Decoder0~13_combout $end
$var wire 1 J! comb_5|memRead~combout $end
$var wire 1 K! comb_5|WideOr7~3_combout $end
$var wire 1 L! comb_5|WideOr7~13_combout $end
$var wire 1 M! comb_5|memWrite~combout $end
$var wire 1 N! comb_5|WideOr3~0_combout $end
$var wire 1 O! comb_5|WideOr3~1_combout $end
$var wire 1 P! comb_5|aluSrc~combout $end
$var wire 1 Q! comb_5|WideOr5~0_combout $end
$var wire 1 R! comb_5|WideOr5~1_combout $end
$var wire 1 S! comb_5|regWrite~combout $end
$var wire 1 T! comb_5|WideOr11~0_combout $end
$var wire 1 U! comb_5|WideOr11~1_combout $end
$var wire 1 V! comb_4|Mux31~0_combout $end
$var wire 1 W! comb_4|Mux31~1_combout $end
$var wire 1 X! comb_4|Mux28~0_combout $end
$var wire 1 Y! comb_4|Mux15~0_combout $end
$var wire 1 Z! comb_4|Mux14~0_combout $end
$var wire 1 [! comb_4|Mux14~1_combout $end
$var wire 1 \! comb_5|aluOp [1] $end
$var wire 1 ]! comb_5|aluOp [0] $end
$var wire 1 ^! pc|programCounter [31] $end
$var wire 1 _! pc|programCounter [30] $end
$var wire 1 `! pc|programCounter [29] $end
$var wire 1 a! pc|programCounter [28] $end
$var wire 1 b! pc|programCounter [27] $end
$var wire 1 c! pc|programCounter [26] $end
$var wire 1 d! pc|programCounter [25] $end
$var wire 1 e! pc|programCounter [24] $end
$var wire 1 f! pc|programCounter [23] $end
$var wire 1 g! pc|programCounter [22] $end
$var wire 1 h! pc|programCounter [21] $end
$var wire 1 i! pc|programCounter [20] $end
$var wire 1 j! pc|programCounter [19] $end
$var wire 1 k! pc|programCounter [18] $end
$var wire 1 l! pc|programCounter [17] $end
$var wire 1 m! pc|programCounter [16] $end
$var wire 1 n! pc|programCounter [15] $end
$var wire 1 o! pc|programCounter [14] $end
$var wire 1 p! pc|programCounter [13] $end
$var wire 1 q! pc|programCounter [12] $end
$var wire 1 r! pc|programCounter [11] $end
$var wire 1 s! pc|programCounter [10] $end
$var wire 1 t! pc|programCounter [9] $end
$var wire 1 u! pc|programCounter [8] $end
$var wire 1 v! pc|programCounter [7] $end
$var wire 1 w! pc|programCounter [6] $end
$var wire 1 x! pc|programCounter [5] $end
$var wire 1 y! pc|programCounter [4] $end
$var wire 1 z! pc|programCounter [3] $end
$var wire 1 {! pc|programCounter [2] $end
$var wire 1 |! pc|programCounter [1] $end
$var wire 1 }! pc|programCounter [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0%
0$
0&
0'
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
1,
0+
1*
0)
1(
0H
0I
1J
0K
0L
0M
xN
0O
1P
xQ
1R
1S
1T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
1z
0{
1|
0}
1~
1!!
1"!
0#!
0$!
1%!
0&!
0'!
1(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
10!
01!
12!
13!
14!
05!
06!
17!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
1H!
0I!
0J!
1K!
1L!
1M!
0N!
0O!
0P!
0Q!
1R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
z]!
0\!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
zv!
zu!
zt!
zs!
zr!
zq!
zp!
zo!
zn!
zm!
zl!
zk!
zj!
zi!
zh!
zg!
zf!
ze!
zd!
zc!
zb!
za!
z`!
z_!
z^!
$end
#1000
0!
0!!
0N
#2000
1!
1!!
1N
1}!
1V!
1>!
1;!
02!
1&!
0"!
1Y!
0@!
03!
1'!
0U!
0R!
1I!
1o
0|
04!
17
0*
1W!
1?!
1T!
1Q!
0I!
1_
1y
1G
1-
1U!
1R!
#3000
0!
0!!
0N
#4000
1!
1!!
1N
1|!
0}!
1Z!
0K!
0H!
19!
12!
0(!
0'!
0&!
1"!
0Y!
08!
0L!
1:!
13!
1)!
1(!
1'!
0o
0~
14!
07
0(
1[!
0T!
0Q!
1N!
1<!
0)!
0z
1t
1p
0,
12
16
0M!
0U!
0R!
1O!
0Z
0J
1=!
1U
1L
1\!
1S!
1P!
1^
1\
1[
1$
1M
1&
#5000
0!
0!!
0N
#6000
1!
1!!
1N
1}!
0>!
1&!
0"!
1X!
0(!
0'!
1k
1j
1b
1;
1<
1D
0?!
1)!
0N!
0y
0-
0O!
0P!
0[
0&
#7000
0!
0!!
0N
#8000
1!
1!!
1N
1{!
0|!
0}!
0V!
15!
1*!
0)!
1(!
1'!
0&!
1"!
0X!
1+!
0*!
1)!
0'!
0k
0j
0b
0;
0<
0D
0W!
16!
0+!
1T!
1Q!
1N!
1E!
1A!
0<!
0_
1{
0G
1+
1U!
1R!
1O!
1F!
0=!
1W
0U
1'
0L
0\!
0S!
1P!
0^
0\
1[
0$
0M
1&
#9000
0!
0!!
0N
#10000
1!
1!!
1N
1}!
09!
1&!
0"!
0:!
1'!
0T!
0A!
1z
1,
0U!
1\!
1^
1$
#11000
0!
0!!
0N
#12000
1!
1!!
1N
1|!
0}!
0Z!
0;!
19!
0(!
0'!
0&!
1"!
1B!
0E!
1:!
1*!
0)!
1(!
1'!
1U!
0O!
1}
1`
1)
1F
0[!
1T!
1A!
1+!
0*!
1)!
0z
0t
0p
0,
02
06
0F!
0\!
0P!
1C!
0+!
0W
0^
0[
0'
0$
0&
1D!
1V
1H
#13000
0!
0!!
0N
#14000
1!
1!!
1N
1}!
1;!
05!
1&!
0"!
0B!
1E!
0(!
0'!
1O!
0C!
0}
0`
0)
0F
06!
1*!
0)!
0T!
0Q!
0N!
0E!
0A!
1<!
0{
0+
1F!
1P!
0D!
1+!
0U!
0R!
0O!
1W
1[
0V
1'
1&
0H
0F!
1=!
0W
1U
0'
1L
1\!
1S!
0P!
1^
1\
0[
1$
1M
0&
#15000
0!
0!!
0N
#16000
