<stg><name>load_weights_first_layer_Pipeline_VITIS_LOOP_269_3_VITIS_LOOP_270_4</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln269_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln269

]]></Node>
<StgValue><ssdm name="sext_ln269_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln269_cast = sext i62 %sext_ln269_read

]]></Node>
<StgValue><ssdm name="sext_ln269_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_36, i32 0, i32 0, void @empty_33, i32 0, i32 100000, void @empty_32, void @empty_31, void @empty_33, i32 16, i32 16, i32 16, i32 16, void @empty_33, void @empty_33

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i3 0, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten39_load = load i7 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="indvar_flatten39_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln269 = icmp_eq  i7 %indvar_flatten39_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln269_1 = add i7 %indvar_flatten39_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln269_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln269 = br i1 %icmp_ln269, void %.split11, void %.preheader2.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split9103:1 %store_ln269 = store i7 %add_ln269_1, i7 %indvar_flatten39

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:1 %mem_addr = getelementptr i32 %mem, i64 %sext_ln269_cast

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split11:28 %mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="28" op_0_bw="32">
<![CDATA[
.split11:29 %trunc_ln271_1 = trunc i32 %mem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln271_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0">
<![CDATA[
.preheader2.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split11:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.split11:1 %i_4_load = load i3 %i_4

]]></Node>
<StgValue><ssdm name="i_4_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split11:2 %add_ln269 = add i3 %i_4_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_269_3_VITIS_LOOP_270_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split11:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split11:5 %icmp_ln270 = icmp_eq  i5 %j_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln270"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split11:6 %select_ln269 = select i1 %icmp_ln270, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln269"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split11:7 %select_ln269_1 = select i1 %icmp_ln270, i3 %add_ln269, i3 %i_4_load

]]></Node>
<StgValue><ssdm name="select_ln269_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="3">
<![CDATA[
.split11:8 %zext_ln269 = zext i3 %select_ln269_1

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:9 %scoring_fn_source_V_0_addr = getelementptr i28 %scoring_fn_source_V_0, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:10 %scoring_fn_source_V_1_addr = getelementptr i28 %scoring_fn_source_V_1, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_1_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:11 %scoring_fn_source_V_10_addr = getelementptr i28 %scoring_fn_source_V_10, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_10_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:12 %scoring_fn_source_V_11_addr = getelementptr i28 %scoring_fn_source_V_11, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_11_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:13 %scoring_fn_source_V_12_addr = getelementptr i28 %scoring_fn_source_V_12, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_12_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:14 %scoring_fn_source_V_13_addr = getelementptr i28 %scoring_fn_source_V_13, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_13_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:15 %scoring_fn_source_V_14_addr = getelementptr i28 %scoring_fn_source_V_14, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_14_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:16 %scoring_fn_source_V_15_addr = getelementptr i28 %scoring_fn_source_V_15, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_15_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:17 %scoring_fn_source_V_2_addr = getelementptr i28 %scoring_fn_source_V_2, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_2_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:18 %scoring_fn_source_V_3_addr = getelementptr i28 %scoring_fn_source_V_3, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_3_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:19 %scoring_fn_source_V_4_addr = getelementptr i28 %scoring_fn_source_V_4, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_4_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:20 %scoring_fn_source_V_5_addr = getelementptr i28 %scoring_fn_source_V_5, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_5_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:21 %scoring_fn_source_V_6_addr = getelementptr i28 %scoring_fn_source_V_6, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_6_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:22 %scoring_fn_source_V_7_addr = getelementptr i28 %scoring_fn_source_V_7, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_7_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:23 %scoring_fn_source_V_8_addr = getelementptr i28 %scoring_fn_source_V_8, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_8_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:24 %scoring_fn_source_V_9_addr = getelementptr i28 %scoring_fn_source_V_9, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="scoring_fn_source_V_9_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split11:25 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:26 %specloopname_ln270 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln270"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="5">
<![CDATA[
.split11:27 %trunc_ln271 = trunc i5 %select_ln269

]]></Node>
<StgValue><ssdm name="trunc_ln271"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split11:30 %switch_ln271 = switch i4 %trunc_ln271, void %branch95, i4 0, void %branch80, i4 1, void %branch81, i4 2, void %branch82, i4 3, void %branch83, i4 4, void %branch84, i4 5, void %branch85, i4 6, void %branch86, i4 7, void %branch87, i4 8, void %branch88, i4 9, void %branch89, i4 10, void %branch90, i4 11, void %branch91, i4 12, void %branch92, i4 13, void %branch93, i4 14, void %branch94

]]></Node>
<StgValue><ssdm name="switch_ln271"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch94:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch94:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch93:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch93:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch92:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch92:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch91:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch91:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch90:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch90:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch89:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch89:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch88:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch88:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch87:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch87:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch86:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch86:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch85:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch85:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch84:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch84:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch83:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
branch83:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch82:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch82:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch81:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch81:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch80:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch80:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="28" op_1_bw="5">
<![CDATA[
branch95:0 %store_ln271 = store i28 %trunc_ln271_1, i5 %scoring_fn_source_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln271" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch95:1 %br_ln271 = br void %.split9103

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9103:0 %add_ln270 = add i5 %select_ln269, i5 1

]]></Node>
<StgValue><ssdm name="add_ln270"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split9103:2 %store_ln269 = store i3 %select_ln269_1, i3 %i_4

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split9103:3 %store_ln270 = store i5 %add_ln270, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.split9103:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
