{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 16 02:27:30 2024 " "Info: Processing started: Sun Jun 16 02:27:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SixDigit_Electronic_Lock_Controller -c SixDigit_Electronic_Lock_Controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "m " "Info: Assuming node \"m\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a1 " "Info: Assuming node \"a1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "a0 " "Info: Assuming node \"a0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "a0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps1 " "Info: Assuming node \"ps1\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 9 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ps0 " "Info: Assuming node \"ps0\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 9 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "ps0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "true_clk " "Info: Assuming node \"true_clk\" is an undefined clock" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "true_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "yima2to4:yima_mode\|Decoder0~19 " "Info: Detected gated clock \"yima2to4:yima_mode\|Decoder0~19\" as buffer" {  } { { "yima2to4.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "yima2to4:yima_mode\|Decoder0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "timer:tm\|tick " "Info: Detected ripple clock \"timer:tm\|tick\" as buffer" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "timer:tm\|tick" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~42 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~42\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~40 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~40\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password4\|comb~41 " "Info: Detected gated clock \"passwd_register:set_password4\|comb~41\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password4\|comb~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~48 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~48\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~46 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~46\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~47 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~47\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~36 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~36\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~34 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password3\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password3\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password3\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~34 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~45 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~45\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~35 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~36 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~36\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~35 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~35\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password1\|comb~44 " "Info: Detected gated clock \"passwd_register:set_password1\|comb~44\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password1\|comb~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~33 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:set_password2\|comb~34 " "Info: Detected gated clock \"passwd_register:set_password2\|comb~34\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:set_password2\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "passwd_register:cin_password\|comb~33 " "Info: Detected gated clock \"passwd_register:cin_password\|comb~33\" as buffer" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "passwd_register:cin_password\|comb~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "m register passwd_register:cin_password\|register:r5\|q\[0\] register mode_switch_checker:mode_chk\|error_flag 48.38 MHz 20.67 ns Internal " "Info: Clock \"m\" has Internal fmax of 48.38 MHz between source register \"passwd_register:cin_password\|register:r5\|q\[0\]\" and destination register \"mode_switch_checker:mode_chk\|error_flag\" (period= 20.67 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.259 ns + Longest register register " "Info: + Longest register to register delay is 5.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r5\|q\[0\] 1 REG LC_X8_Y19_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y19_N0; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r5\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.366 ns) 2.199 ns res~1094 2 COMB LC_X7_Y26_N8 1 " "Info: 2: + IC(1.833 ns) + CELL(0.366 ns) = 2.199 ns; Loc. = LC_X7_Y26_N8; Fanout = 1; COMB Node = 'res~1094'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.199 ns" { passwd_register:cin_password|register:r5|q[0] res~1094 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.280 ns) 3.228 ns res~1098 3 COMB LC_X7_Y26_N1 1 " "Info: 3: + IC(0.749 ns) + CELL(0.280 ns) = 3.228 ns; Loc. = LC_X7_Y26_N1; Fanout = 1; COMB Node = 'res~1098'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.029 ns" { res~1094 res~1098 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.366 ns) 4.096 ns res~1110 4 COMB LC_X8_Y26_N0 1 " "Info: 4: + IC(0.502 ns) + CELL(0.366 ns) = 4.096 ns; Loc. = LC_X8_Y26_N0; Fanout = 1; COMB Node = 'res~1110'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.868 ns" { res~1098 res~1110 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.280 ns) 4.693 ns res~1159 5 COMB LC_X8_Y26_N6 4 " "Info: 5: + IC(0.317 ns) + CELL(0.280 ns) = 4.693 ns; Loc. = LC_X8_Y26_N6; Fanout = 4; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.597 ns" { res~1110 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.223 ns) 5.259 ns mode_switch_checker:mode_chk\|error_flag 6 REG LC_X8_Y26_N9 19 " "Info: 6: + IC(0.343 ns) + CELL(0.223 ns) = 5.259 ns; Loc. = LC_X8_Y26_N9; Fanout = 19; REG Node = 'mode_switch_checker:mode_chk\|error_flag'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.566 ns" { res~1159 mode_switch_checker:mode_chk|error_flag } "NODE_NAME" } } { "mode_switch_checker.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/mode_switch_checker.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.515 ns ( 28.81 % ) " "Info: Total cell delay = 1.515 ns ( 28.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.744 ns ( 71.19 % ) " "Info: Total interconnect delay = 3.744 ns ( 71.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.259 ns" { passwd_register:cin_password|register:r5|q[0] res~1094 res~1098 res~1110 res~1159 mode_switch_checker:mode_chk|error_flag } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.259 ns" { passwd_register:cin_password|register:r5|q[0] res~1094 res~1098 res~1110 res~1159 mode_switch_checker:mode_chk|error_flag } { 0.000ns 1.833ns 0.749ns 0.502ns 0.317ns 0.343ns } { 0.000ns 0.366ns 0.280ns 0.366ns 0.280ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.910 ns - Smallest " "Info: - Smallest clock skew is -4.910 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m destination 3.272 ns + Shortest register " "Info: + Shortest clock path from clock \"m\" to destination register is 3.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns m 1 CLK PIN_K21 18 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K21; Fanout = 18; CLK Node = 'm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.542 ns) 3.272 ns mode_switch_checker:mode_chk\|error_flag 2 REG LC_X8_Y26_N9 19 " "Info: 2: + IC(1.496 ns) + CELL(0.542 ns) = 3.272 ns; Loc. = LC_X8_Y26_N9; Fanout = 19; REG Node = 'mode_switch_checker:mode_chk\|error_flag'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.038 ns" { m mode_switch_checker:mode_chk|error_flag } "NODE_NAME" } } { "mode_switch_checker.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/mode_switch_checker.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 54.28 % ) " "Info: Total cell delay = 1.776 ns ( 54.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 45.72 % ) " "Info: Total interconnect delay = 1.496 ns ( 45.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.272 ns" { m mode_switch_checker:mode_chk|error_flag } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.272 ns" { m m~out0 mode_switch_checker:mode_chk|error_flag } { 0.000ns 0.000ns 1.496ns } { 0.000ns 1.234ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "m source 8.182 ns - Longest register " "Info: - Longest clock path from clock \"m\" to source register is 8.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns m 1 CLK PIN_K21 18 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K21; Fanout = 18; CLK Node = 'm'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.125 ns) + CELL(0.183 ns) 3.542 ns passwd_register:cin_password\|comb~35 2 COMB LC_X28_Y4_N0 8 " "Info: 2: + IC(2.125 ns) + CELL(0.183 ns) = 3.542 ns; Loc. = LC_X28_Y4_N0; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~35'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.308 ns" { m passwd_register:cin_password|comb~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.542 ns) 8.182 ns passwd_register:cin_password\|register:r5\|q\[0\] 3 REG LC_X8_Y19_N0 5 " "Info: 3: + IC(4.098 ns) + CELL(0.542 ns) = 8.182 ns; Loc. = LC_X8_Y19_N0; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r5\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.640 ns" { passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 23.94 % ) " "Info: Total cell delay = 1.959 ns ( 23.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.223 ns ( 76.06 % ) " "Info: Total interconnect delay = 6.223 ns ( 76.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.182 ns" { m passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.182 ns" { m m~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 2.125ns 4.098ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.272 ns" { m mode_switch_checker:mode_chk|error_flag } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.272 ns" { m m~out0 mode_switch_checker:mode_chk|error_flag } { 0.000ns 0.000ns 1.496ns } { 0.000ns 1.234ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.182 ns" { m passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.182 ns" { m m~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 2.125ns 4.098ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "mode_switch_checker.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/mode_switch_checker.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } } { "mode_switch_checker.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/mode_switch_checker.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.259 ns" { passwd_register:cin_password|register:r5|q[0] res~1094 res~1098 res~1110 res~1159 mode_switch_checker:mode_chk|error_flag } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.259 ns" { passwd_register:cin_password|register:r5|q[0] res~1094 res~1098 res~1110 res~1159 mode_switch_checker:mode_chk|error_flag } { 0.000ns 1.833ns 0.749ns 0.502ns 0.317ns 0.343ns } { 0.000ns 0.366ns 0.280ns 0.366ns 0.280ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.272 ns" { m mode_switch_checker:mode_chk|error_flag } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.272 ns" { m m~out0 mode_switch_checker:mode_chk|error_flag } { 0.000ns 0.000ns 1.496ns } { 0.000ns 1.234ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.182 ns" { m passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.182 ns" { m m~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 2.125ns 4.098ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a1 register passwd_register:cin_password\|register:r5\|q\[0\] register error_counter:error_cnt\|error_count\[1\] 99.06 MHz 10.095 ns Internal " "Info: Clock \"a1\" has Internal fmax of 99.06 MHz between source register \"passwd_register:cin_password\|register:r5\|q\[0\]\" and destination register \"error_counter:error_cnt\|error_count\[1\]\" (period= 10.095 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.263 ns + Longest register register " "Info: + Longest register to register delay is 5.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r5\|q\[0\] 1 REG LC_X8_Y19_N0 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y19_N0; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r5\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.366 ns) 2.199 ns res~1094 2 COMB LC_X7_Y26_N8 1 " "Info: 2: + IC(1.833 ns) + CELL(0.366 ns) = 2.199 ns; Loc. = LC_X7_Y26_N8; Fanout = 1; COMB Node = 'res~1094'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.199 ns" { passwd_register:cin_password|register:r5|q[0] res~1094 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.280 ns) 3.228 ns res~1098 3 COMB LC_X7_Y26_N1 1 " "Info: 3: + IC(0.749 ns) + CELL(0.280 ns) = 3.228 ns; Loc. = LC_X7_Y26_N1; Fanout = 1; COMB Node = 'res~1098'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.029 ns" { res~1094 res~1098 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.366 ns) 4.096 ns res~1110 4 COMB LC_X8_Y26_N0 1 " "Info: 4: + IC(0.502 ns) + CELL(0.366 ns) = 4.096 ns; Loc. = LC_X8_Y26_N0; Fanout = 1; COMB Node = 'res~1110'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.868 ns" { res~1098 res~1110 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.280 ns) 4.693 ns res~1159 5 COMB LC_X8_Y26_N6 4 " "Info: 5: + IC(0.317 ns) + CELL(0.280 ns) = 4.693 ns; Loc. = LC_X8_Y26_N6; Fanout = 4; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.597 ns" { res~1110 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.223 ns) 5.263 ns error_counter:error_cnt\|error_count\[1\] 6 REG LC_X8_Y26_N1 3 " "Info: 6: + IC(0.347 ns) + CELL(0.223 ns) = 5.263 ns; Loc. = LC_X8_Y26_N1; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.570 ns" { res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.515 ns ( 28.79 % ) " "Info: Total cell delay = 1.515 ns ( 28.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.748 ns ( 71.21 % ) " "Info: Total interconnect delay = 3.748 ns ( 71.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.263 ns" { passwd_register:cin_password|register:r5|q[0] res~1094 res~1098 res~1110 res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.263 ns" { passwd_register:cin_password|register:r5|q[0] res~1094 res~1098 res~1110 res~1159 error_counter:error_cnt|error_count[1] } { 0.000ns 1.833ns 0.749ns 0.502ns 0.317ns 0.347ns } { 0.000ns 0.366ns 0.280ns 0.366ns 0.280ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.666 ns - Smallest " "Info: - Smallest clock skew is -4.666 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a1 destination 3.413 ns + Shortest register " "Info: + Shortest clock path from clock \"a1\" to destination register is 3.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns a1 1 CLK PIN_L21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L21; Fanout = 9; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.280 ns) 2.539 ns yima2to4:yima_mode\|Decoder0~19 2 COMB LC_X8_Y26_N8 2 " "Info: 2: + IC(1.534 ns) + CELL(0.280 ns) = 2.539 ns; Loc. = LC_X8_Y26_N8; Fanout = 2; COMB Node = 'yima2to4:yima_mode\|Decoder0~19'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.814 ns" { a1 yima2to4:yima_mode|Decoder0~19 } "NODE_NAME" } } { "yima2to4.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.542 ns) 3.413 ns error_counter:error_cnt\|error_count\[1\] 3 REG LC_X8_Y26_N1 3 " "Info: 3: + IC(0.332 ns) + CELL(0.542 ns) = 3.413 ns; Loc. = LC_X8_Y26_N1; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.874 ns" { yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.547 ns ( 45.33 % ) " "Info: Total cell delay = 1.547 ns ( 45.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.866 ns ( 54.67 % ) " "Info: Total interconnect delay = 1.866 ns ( 54.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.413 ns" { a1 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.413 ns" { a1 a1~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.534ns 0.332ns } { 0.000ns 0.725ns 0.280ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a1 source 8.079 ns - Longest register " "Info: - Longest clock path from clock \"a1\" to source register is 8.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns a1 1 CLK PIN_L21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L21; Fanout = 9; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.348 ns) + CELL(0.366 ns) 3.439 ns passwd_register:cin_password\|comb~35 2 COMB LC_X28_Y4_N0 8 " "Info: 2: + IC(2.348 ns) + CELL(0.366 ns) = 3.439 ns; Loc. = LC_X28_Y4_N0; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~35'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.714 ns" { a1 passwd_register:cin_password|comb~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.542 ns) 8.079 ns passwd_register:cin_password\|register:r5\|q\[0\] 3 REG LC_X8_Y19_N0 5 " "Info: 3: + IC(4.098 ns) + CELL(0.542 ns) = 8.079 ns; Loc. = LC_X8_Y19_N0; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r5\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.640 ns" { passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.633 ns ( 20.21 % ) " "Info: Total cell delay = 1.633 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.446 ns ( 79.79 % ) " "Info: Total interconnect delay = 6.446 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.079 ns" { a1 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.079 ns" { a1 a1~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 2.348ns 4.098ns } { 0.000ns 0.725ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.413 ns" { a1 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.413 ns" { a1 a1~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.534ns 0.332ns } { 0.000ns 0.725ns 0.280ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.079 ns" { a1 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.079 ns" { a1 a1~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 2.348ns 4.098ns } { 0.000ns 0.725ns 0.366ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.263 ns" { passwd_register:cin_password|register:r5|q[0] res~1094 res~1098 res~1110 res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.263 ns" { passwd_register:cin_password|register:r5|q[0] res~1094 res~1098 res~1110 res~1159 error_counter:error_cnt|error_count[1] } { 0.000ns 1.833ns 0.749ns 0.502ns 0.317ns 0.347ns } { 0.000ns 0.366ns 0.280ns 0.366ns 0.280ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.413 ns" { a1 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.413 ns" { a1 a1~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.534ns 0.332ns } { 0.000ns 0.725ns 0.280ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.079 ns" { a1 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.079 ns" { a1 a1~out0 passwd_register:cin_password|comb~35 passwd_register:cin_password|register:r5|q[0] } { 0.000ns 0.000ns 2.348ns 4.098ns } { 0.000ns 0.725ns 0.366ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "a0 register passwd_register:cin_password\|register:r2\|q\[2\] register error_counter:error_cnt\|error_count\[1\] 101.93 MHz 9.811 ns Internal " "Info: Clock \"a0\" has Internal fmax of 101.93 MHz between source register \"passwd_register:cin_password\|register:r2\|q\[2\]\" and destination register \"error_counter:error_cnt\|error_count\[1\]\" (period= 9.811 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.969 ns + Longest register register " "Info: + Longest register to register delay is 4.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r2\|q\[2\] 1 REG LC_X9_Y20_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y20_N3; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r2\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r2|q[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.366 ns) 1.945 ns res~1153 2 COMB LC_X8_Y23_N8 1 " "Info: 2: + IC(1.579 ns) + CELL(0.366 ns) = 1.945 ns; Loc. = LC_X8_Y23_N8; Fanout = 1; COMB Node = 'res~1153'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.945 ns" { passwd_register:cin_password|register:r2|q[2] res~1153 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.183 ns) 2.628 ns res~1156 3 COMB LC_X7_Y23_N8 1 " "Info: 3: + IC(0.500 ns) + CELL(0.183 ns) = 2.628 ns; Loc. = LC_X7_Y23_N8; Fanout = 1; COMB Node = 'res~1156'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.683 ns" { res~1153 res~1156 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.075 ns) 3.705 ns res~1158 4 COMB LC_X8_Y26_N3 1 " "Info: 4: + IC(1.002 ns) + CELL(0.075 ns) = 3.705 ns; Loc. = LC_X8_Y26_N3; Fanout = 1; COMB Node = 'res~1158'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.077 ns" { res~1156 res~1158 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.366 ns) 4.399 ns res~1159 5 COMB LC_X8_Y26_N6 4 " "Info: 5: + IC(0.328 ns) + CELL(0.366 ns) = 4.399 ns; Loc. = LC_X8_Y26_N6; Fanout = 4; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.694 ns" { res~1158 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.223 ns) 4.969 ns error_counter:error_cnt\|error_count\[1\] 6 REG LC_X8_Y26_N1 3 " "Info: 6: + IC(0.347 ns) + CELL(0.223 ns) = 4.969 ns; Loc. = LC_X8_Y26_N1; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.570 ns" { res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 24.41 % ) " "Info: Total cell delay = 1.213 ns ( 24.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.756 ns ( 75.59 % ) " "Info: Total interconnect delay = 3.756 ns ( 75.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.969 ns" { passwd_register:cin_password|register:r2|q[2] res~1153 res~1156 res~1158 res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.969 ns" { passwd_register:cin_password|register:r2|q[2] res~1153 res~1156 res~1158 res~1159 error_counter:error_cnt|error_count[1] } { 0.000ns 1.579ns 0.500ns 1.002ns 0.328ns 0.347ns } { 0.000ns 0.366ns 0.183ns 0.075ns 0.366ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.676 ns - Smallest " "Info: - Smallest clock skew is -4.676 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 3.853 ns + Shortest register " "Info: + Shortest clock path from clock \"a0\" to destination register is 3.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_K20 16 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K20; Fanout = 16; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.183 ns) 2.979 ns yima2to4:yima_mode\|Decoder0~19 2 COMB LC_X8_Y26_N8 2 " "Info: 2: + IC(1.562 ns) + CELL(0.183 ns) = 2.979 ns; Loc. = LC_X8_Y26_N8; Fanout = 2; COMB Node = 'yima2to4:yima_mode\|Decoder0~19'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.745 ns" { a0 yima2to4:yima_mode|Decoder0~19 } "NODE_NAME" } } { "yima2to4.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/yima2to4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.542 ns) 3.853 ns error_counter:error_cnt\|error_count\[1\] 3 REG LC_X8_Y26_N1 3 " "Info: 3: + IC(0.332 ns) + CELL(0.542 ns) = 3.853 ns; Loc. = LC_X8_Y26_N1; Fanout = 3; REG Node = 'error_counter:error_cnt\|error_count\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.874 ns" { yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 50.84 % ) " "Info: Total cell delay = 1.959 ns ( 50.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.894 ns ( 49.16 % ) " "Info: Total interconnect delay = 1.894 ns ( 49.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.853 ns" { a0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.853 ns" { a0 a0~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.562ns 0.332ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 8.529 ns - Longest register " "Info: - Longest clock path from clock \"a0\" to source register is 8.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_K20 16 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K20; Fanout = 16; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.183 ns) 3.639 ns passwd_register:cin_password\|comb~34 2 COMB LC_X28_Y4_N5 8 " "Info: 2: + IC(2.222 ns) + CELL(0.183 ns) = 3.639 ns; Loc. = LC_X28_Y4_N5; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.405 ns" { a0 passwd_register:cin_password|comb~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.348 ns) + CELL(0.542 ns) 8.529 ns passwd_register:cin_password\|register:r2\|q\[2\] 3 REG LC_X9_Y20_N3 5 " "Info: 3: + IC(4.348 ns) + CELL(0.542 ns) = 8.529 ns; Loc. = LC_X9_Y20_N3; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r2\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.890 ns" { passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 22.97 % ) " "Info: Total cell delay = 1.959 ns ( 22.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.570 ns ( 77.03 % ) " "Info: Total interconnect delay = 6.570 ns ( 77.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.529 ns" { a0 passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.529 ns" { a0 a0~out0 passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } { 0.000ns 0.000ns 2.222ns 4.348ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.853 ns" { a0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.853 ns" { a0 a0~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.562ns 0.332ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.529 ns" { a0 passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.529 ns" { a0 a0~out0 passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } { 0.000ns 0.000ns 2.222ns 4.348ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "error_counter.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/error_counter.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.969 ns" { passwd_register:cin_password|register:r2|q[2] res~1153 res~1156 res~1158 res~1159 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "4.969 ns" { passwd_register:cin_password|register:r2|q[2] res~1153 res~1156 res~1158 res~1159 error_counter:error_cnt|error_count[1] } { 0.000ns 1.579ns 0.500ns 1.002ns 0.328ns 0.347ns } { 0.000ns 0.366ns 0.183ns 0.075ns 0.366ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.853 ns" { a0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.853 ns" { a0 a0~out0 yima2to4:yima_mode|Decoder0~19 error_counter:error_cnt|error_count[1] } { 0.000ns 0.000ns 1.562ns 0.332ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.529 ns" { a0 passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.529 ns" { a0 a0~out0 passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } { 0.000ns 0.000ns 2.222ns 4.348ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps1 " "Info: No valid register-to-register data paths exist for clock \"ps1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ps0 " "Info: No valid register-to-register data paths exist for clock \"ps0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "true_clk register timer:tm\|count\[12\] register timer:tm\|tick 294.46 MHz 3.396 ns Internal " "Info: Clock \"true_clk\" has Internal fmax of 294.46 MHz between source register \"timer:tm\|count\[12\]\" and destination register \"timer:tm\|tick\" (period= 3.396 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.227 ns + Longest register register " "Info: + Longest register to register delay is 3.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:tm\|count\[12\] 1 REG LC_X45_Y17_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X45_Y17_N5; Fanout = 4; REG Node = 'timer:tm\|count\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { timer:tm|count[12] } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.366 ns) 0.902 ns timer:tm\|Equal0~259 2 COMB LC_X44_Y17_N5 1 " "Info: 2: + IC(0.536 ns) + CELL(0.366 ns) = 0.902 ns; Loc. = LC_X44_Y17_N5; Fanout = 1; COMB Node = 'timer:tm\|Equal0~259'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.902 ns" { timer:tm|count[12] timer:tm|Equal0~259 } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.183 ns) 2.047 ns timer:tm\|Equal0~260 3 COMB LC_X45_Y18_N2 1 " "Info: 3: + IC(0.962 ns) + CELL(0.183 ns) = 2.047 ns; Loc. = LC_X45_Y18_N2; Fanout = 1; COMB Node = 'timer:tm\|Equal0~260'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.145 ns" { timer:tm|Equal0~259 timer:tm|Equal0~260 } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.223 ns) 3.227 ns timer:tm\|tick 4 REG LC_X45_Y16_N9 8 " "Info: 4: + IC(0.957 ns) + CELL(0.223 ns) = 3.227 ns; Loc. = LC_X45_Y16_N9; Fanout = 8; REG Node = 'timer:tm\|tick'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.180 ns" { timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.772 ns ( 23.92 % ) " "Info: Total cell delay = 0.772 ns ( 23.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.455 ns ( 76.08 % ) " "Info: Total interconnect delay = 2.455 ns ( 76.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.227 ns" { timer:tm|count[12] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.227 ns" { timer:tm|count[12] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } { 0.000ns 0.536ns 0.962ns 0.957ns } { 0.000ns 0.366ns 0.183ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk destination 2.969 ns + Shortest register " "Info: + Shortest clock path from clock \"true_clk\" to destination register is 2.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns true_clk 1 CLK PIN_M21 25 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M21; Fanout = 25; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.702 ns) + CELL(0.542 ns) 2.969 ns timer:tm\|tick 2 REG LC_X45_Y16_N9 8 " "Info: 2: + IC(1.702 ns) + CELL(0.542 ns) = 2.969 ns; Loc. = LC_X45_Y16_N9; Fanout = 8; REG Node = 'timer:tm\|tick'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.244 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 42.67 % ) " "Info: Total cell delay = 1.267 ns ( 42.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.702 ns ( 57.33 % ) " "Info: Total interconnect delay = 1.702 ns ( 57.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.969 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.969 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.702ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "true_clk source 2.972 ns - Longest register " "Info: - Longest clock path from clock \"true_clk\" to source register is 2.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns true_clk 1 CLK PIN_M21 25 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M21; Fanout = 25; CLK Node = 'true_clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { true_clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.542 ns) 2.972 ns timer:tm\|count\[12\] 2 REG LC_X45_Y17_N5 4 " "Info: 2: + IC(1.705 ns) + CELL(0.542 ns) = 2.972 ns; Loc. = LC_X45_Y17_N5; Fanout = 4; REG Node = 'timer:tm\|count\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.247 ns" { true_clk timer:tm|count[12] } "NODE_NAME" } } { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 42.63 % ) " "Info: Total cell delay = 1.267 ns ( 42.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.705 ns ( 57.37 % ) " "Info: Total interconnect delay = 1.705 ns ( 57.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.972 ns" { true_clk timer:tm|count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.972 ns" { true_clk true_clk~out0 timer:tm|count[12] } { 0.000ns 0.000ns 1.705ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.969 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.969 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.702ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.972 ns" { true_clk timer:tm|count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.972 ns" { true_clk true_clk~out0 timer:tm|count[12] } { 0.000ns 0.000ns 1.705ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "timer.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/timer.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.227 ns" { timer:tm|count[12] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.227 ns" { timer:tm|count[12] timer:tm|Equal0~259 timer:tm|Equal0~260 timer:tm|tick } { 0.000ns 0.536ns 0.962ns 0.957ns } { 0.000ns 0.366ns 0.183ns 0.223ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.969 ns" { true_clk timer:tm|tick } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.969 ns" { true_clk true_clk~out0 timer:tm|tick } { 0.000ns 0.000ns 1.702ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.972 ns" { true_clk timer:tm|count[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.972 ns" { true_clk true_clk~out0 timer:tm|count[12] } { 0.000ns 0.000ns 1.705ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "out5_reg\[3\] clr clk 7.352 ns register " "Info: tsu for register \"out5_reg\[3\]\" (data pin = \"clr\", clock pin = \"clk\") is 7.352 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.285 ns + Longest pin register " "Info: + Longest pin to register delay is 10.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.972 ns) 0.972 ns clr 1 PIN PIN_E13 11 " "Info: 1: + IC(0.000 ns) + CELL(0.972 ns) = 0.972 ns; Loc. = PIN_E13; Fanout = 11; PIN Node = 'clr'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.825 ns) + CELL(0.075 ns) 5.872 ns clr~11 2 COMB LC_X9_Y26_N6 14 " "Info: 2: + IC(4.825 ns) + CELL(0.075 ns) = 5.872 ns; Loc. = LC_X9_Y26_N6; Fanout = 14; COMB Node = 'clr~11'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.900 ns" { clr clr~11 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.366 ns) 7.670 ns out5_reg\[0\]~301 3 COMB LC_X8_Y19_N4 8 " "Info: 3: + IC(1.432 ns) + CELL(0.366 ns) = 7.670 ns; Loc. = LC_X8_Y19_N4; Fanout = 8; COMB Node = 'out5_reg\[0\]~301'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.798 ns" { clr~11 out5_reg[0]~301 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.705 ns) 10.285 ns out5_reg\[3\] 4 REG LC_X25_Y22_N5 1 " "Info: 4: + IC(1.910 ns) + CELL(0.705 ns) = 10.285 ns; Loc. = LC_X25_Y22_N5; Fanout = 1; REG Node = 'out5_reg\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.615 ns" { out5_reg[0]~301 out5_reg[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.118 ns ( 20.59 % ) " "Info: Total cell delay = 2.118 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.167 ns ( 79.41 % ) " "Info: Total interconnect delay = 8.167 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.285 ns" { clr clr~11 out5_reg[0]~301 out5_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.285 ns" { clr clr~out0 clr~11 out5_reg[0]~301 out5_reg[3] } { 0.000ns 0.000ns 4.825ns 1.432ns 1.910ns } { 0.000ns 0.972ns 0.075ns 0.366ns 0.705ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 176 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.943 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 30 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 30; CLK Node = 'clk'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.542 ns) 2.943 ns out5_reg\[3\] 2 REG LC_X25_Y22_N5 1 " "Info: 2: + IC(1.573 ns) + CELL(0.542 ns) = 2.943 ns; Loc. = LC_X25_Y22_N5; Fanout = 1; REG Node = 'out5_reg\[3\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.115 ns" { clk out5_reg[3] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.55 % ) " "Info: Total cell delay = 1.370 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.573 ns ( 53.45 % ) " "Info: Total interconnect delay = 1.573 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.943 ns" { clk out5_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.943 ns" { clk clk~out0 out5_reg[3] } { 0.000ns 0.000ns 1.573ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "10.285 ns" { clr clr~11 out5_reg[0]~301 out5_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "10.285 ns" { clr clr~out0 clr~11 out5_reg[0]~301 out5_reg[3] } { 0.000ns 0.000ns 4.825ns 1.432ns 1.910ns } { 0.000ns 0.972ns 0.075ns 0.366ns 0.705ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.943 ns" { clk out5_reg[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "2.943 ns" { clk clk~out0 out5_reg[3] } { 0.000ns 0.000ns 1.573ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "a0 res passwd_register:cin_password\|register:r2\|q\[2\] 17.467 ns register " "Info: tco from clock \"a0\" to destination pin \"res\" through register \"passwd_register:cin_password\|register:r2\|q\[2\]\" is 17.467 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 source 8.529 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to source register is 8.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_K20 16 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K20; Fanout = 16; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.222 ns) + CELL(0.183 ns) 3.639 ns passwd_register:cin_password\|comb~34 2 COMB LC_X28_Y4_N5 8 " "Info: 2: + IC(2.222 ns) + CELL(0.183 ns) = 3.639 ns; Loc. = LC_X28_Y4_N5; Fanout = 8; COMB Node = 'passwd_register:cin_password\|comb~34'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.405 ns" { a0 passwd_register:cin_password|comb~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.348 ns) + CELL(0.542 ns) 8.529 ns passwd_register:cin_password\|register:r2\|q\[2\] 3 REG LC_X9_Y20_N3 5 " "Info: 3: + IC(4.348 ns) + CELL(0.542 ns) = 8.529 ns; Loc. = LC_X9_Y20_N3; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r2\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.890 ns" { passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 22.97 % ) " "Info: Total cell delay = 1.959 ns ( 22.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.570 ns ( 77.03 % ) " "Info: Total interconnect delay = 6.570 ns ( 77.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.529 ns" { a0 passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.529 ns" { a0 a0~out0 passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } { 0.000ns 0.000ns 2.222ns 4.348ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.782 ns + Longest register pin " "Info: + Longest register to pin delay is 8.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns passwd_register:cin_password\|register:r2\|q\[2\] 1 REG LC_X9_Y20_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y20_N3; Fanout = 5; REG Node = 'passwd_register:cin_password\|register:r2\|q\[2\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { passwd_register:cin_password|register:r2|q[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.366 ns) 1.945 ns res~1153 2 COMB LC_X8_Y23_N8 1 " "Info: 2: + IC(1.579 ns) + CELL(0.366 ns) = 1.945 ns; Loc. = LC_X8_Y23_N8; Fanout = 1; COMB Node = 'res~1153'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.945 ns" { passwd_register:cin_password|register:r2|q[2] res~1153 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.183 ns) 2.628 ns res~1156 3 COMB LC_X7_Y23_N8 1 " "Info: 3: + IC(0.500 ns) + CELL(0.183 ns) = 2.628 ns; Loc. = LC_X7_Y23_N8; Fanout = 1; COMB Node = 'res~1156'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.683 ns" { res~1153 res~1156 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.075 ns) 3.705 ns res~1158 4 COMB LC_X8_Y26_N3 1 " "Info: 4: + IC(1.002 ns) + CELL(0.075 ns) = 3.705 ns; Loc. = LC_X8_Y26_N3; Fanout = 1; COMB Node = 'res~1158'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.077 ns" { res~1156 res~1158 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.366 ns) 4.399 ns res~1159 5 COMB LC_X8_Y26_N6 4 " "Info: 5: + IC(0.328 ns) + CELL(0.366 ns) = 4.399 ns; Loc. = LC_X8_Y26_N6; Fanout = 4; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.694 ns" { res~1158 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.979 ns) + CELL(2.404 ns) 8.782 ns res 6 PIN PIN_G14 0 " "Info: 6: + IC(1.979 ns) + CELL(2.404 ns) = 8.782 ns; Loc. = PIN_G14; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.383 ns" { res~1159 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.394 ns ( 38.65 % ) " "Info: Total cell delay = 3.394 ns ( 38.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.388 ns ( 61.35 % ) " "Info: Total interconnect delay = 5.388 ns ( 61.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.782 ns" { passwd_register:cin_password|register:r2|q[2] res~1153 res~1156 res~1158 res~1159 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.782 ns" { passwd_register:cin_password|register:r2|q[2] res~1153 res~1156 res~1158 res~1159 res } { 0.000ns 1.579ns 0.500ns 1.002ns 0.328ns 1.979ns } { 0.000ns 0.366ns 0.183ns 0.075ns 0.366ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.529 ns" { a0 passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.529 ns" { a0 a0~out0 passwd_register:cin_password|comb~34 passwd_register:cin_password|register:r2|q[2] } { 0.000ns 0.000ns 2.222ns 4.348ns } { 0.000ns 1.234ns 0.183ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.782 ns" { passwd_register:cin_password|register:r2|q[2] res~1153 res~1156 res~1158 res~1159 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "8.782 ns" { passwd_register:cin_password|register:r2|q[2] res~1153 res~1156 res~1158 res~1159 res } { 0.000ns 1.579ns 0.500ns 1.002ns 0.328ns 1.979ns } { 0.000ns 0.366ns 0.183ns 0.075ns 0.366ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a1 res 12.851 ns Longest " "Info: Longest tpd from source pin \"a1\" to destination pin \"res\" is 12.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns a1 1 CLK PIN_L21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L21; Fanout = 9; CLK Node = 'a1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a1 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.952 ns) + CELL(0.366 ns) 5.043 ns res~1107 2 COMB LC_X8_Y20_N9 4 " "Info: 2: + IC(3.952 ns) + CELL(0.366 ns) = 5.043 ns; Loc. = LC_X8_Y20_N9; Fanout = 4; COMB Node = 'res~1107'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.318 ns" { a1 res~1107 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.366 ns) 6.697 ns res~1156 3 COMB LC_X7_Y23_N8 1 " "Info: 3: + IC(1.288 ns) + CELL(0.366 ns) = 6.697 ns; Loc. = LC_X7_Y23_N8; Fanout = 1; COMB Node = 'res~1156'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.654 ns" { res~1107 res~1156 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.075 ns) 7.774 ns res~1158 4 COMB LC_X8_Y26_N3 1 " "Info: 4: + IC(1.002 ns) + CELL(0.075 ns) = 7.774 ns; Loc. = LC_X8_Y26_N3; Fanout = 1; COMB Node = 'res~1158'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.077 ns" { res~1156 res~1158 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.366 ns) 8.468 ns res~1159 5 COMB LC_X8_Y26_N6 4 " "Info: 5: + IC(0.328 ns) + CELL(0.366 ns) = 8.468 ns; Loc. = LC_X8_Y26_N6; Fanout = 4; COMB Node = 'res~1159'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.694 ns" { res~1158 res~1159 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.979 ns) + CELL(2.404 ns) 12.851 ns res 6 PIN PIN_G14 0 " "Info: 6: + IC(1.979 ns) + CELL(2.404 ns) = 12.851 ns; Loc. = PIN_G14; Fanout = 0; PIN Node = 'res'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.383 ns" { res~1159 res } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.302 ns ( 33.48 % ) " "Info: Total cell delay = 4.302 ns ( 33.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.549 ns ( 66.52 % ) " "Info: Total interconnect delay = 8.549 ns ( 66.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.851 ns" { a1 res~1107 res~1156 res~1158 res~1159 res } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "12.851 ns" { a1 a1~out0 res~1107 res~1156 res~1158 res~1159 res } { 0.000ns 0.000ns 3.952ns 1.288ns 1.002ns 0.328ns 1.979ns } { 0.000ns 0.725ns 0.366ns 0.366ns 0.075ns 0.366ns 2.404ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "passwd_register:set_password3\|register:r3\|q\[0\] inA\[1\] a0 3.605 ns register " "Info: th for register \"passwd_register:set_password3\|register:r3\|q\[0\]\" (data pin = \"inA\[1\]\", clock pin = \"a0\") is 3.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "a0 destination 9.910 ns + Longest register " "Info: + Longest clock path from clock \"a0\" to destination register is 9.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns a0 1 CLK PIN_K20 16 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_K20; Fanout = 16; CLK Node = 'a0'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { a0 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.183 ns) 2.862 ns passwd_register:cin_password\|comb~33 2 COMB LC_X8_Y19_N7 5 " "Info: 2: + IC(1.445 ns) + CELL(0.183 ns) = 2.862 ns; Loc. = LC_X8_Y19_N7; Fanout = 5; COMB Node = 'passwd_register:cin_password\|comb~33'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.628 ns" { a0 passwd_register:cin_password|comb~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.366 ns) 5.263 ns passwd_register:set_password3\|comb~36 3 COMB LC_X25_Y20_N3 8 " "Info: 3: + IC(2.035 ns) + CELL(0.366 ns) = 5.263 ns; Loc. = LC_X25_Y20_N3; Fanout = 8; COMB Node = 'passwd_register:set_password3\|comb~36'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.401 ns" { passwd_register:cin_password|comb~33 passwd_register:set_password3|comb~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.105 ns) + CELL(0.542 ns) 9.910 ns passwd_register:set_password3\|register:r3\|q\[0\] 4 REG LC_X8_Y21_N1 2 " "Info: 4: + IC(4.105 ns) + CELL(0.542 ns) = 9.910 ns; Loc. = LC_X8_Y21_N1; Fanout = 2; REG Node = 'passwd_register:set_password3\|register:r3\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.647 ns" { passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r3|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.325 ns ( 23.46 % ) " "Info: Total cell delay = 2.325 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.585 ns ( 76.54 % ) " "Info: Total interconnect delay = 7.585 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.910 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.910 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r3|q[0] } { 0.000ns 0.000ns 1.445ns 2.035ns 4.105ns } { 0.000ns 1.234ns 0.183ns 0.366ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.405 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.405 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns inA\[1\] 1 PIN PIN_M22 9 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M22; Fanout = 9; PIN Node = 'inA\[1\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { inA[1] } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.106 ns) + CELL(0.366 ns) 5.197 ns out1_reg~543 2 COMB LC_X8_Y19_N0 14 " "Info: 2: + IC(4.106 ns) + CELL(0.366 ns) = 5.197 ns; Loc. = LC_X8_Y19_N0; Fanout = 14; COMB Node = 'out1_reg~543'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.472 ns" { inA[1] out1_reg~543 } "NODE_NAME" } } { "SixDigit_Electronic_Lock_Controller.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/SixDigit_Electronic_Lock_Controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.085 ns) 6.405 ns passwd_register:set_password3\|register:r3\|q\[0\] 3 REG LC_X8_Y21_N1 2 " "Info: 3: + IC(1.123 ns) + CELL(0.085 ns) = 6.405 ns; Loc. = LC_X8_Y21_N1; Fanout = 2; REG Node = 'passwd_register:set_password3\|register:r3\|q\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.208 ns" { out1_reg~543 passwd_register:set_password3|register:r3|q[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/Users/ASUS/Desktop/Six-digit_Electronic_Lock_Controller/src/register.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.176 ns ( 18.36 % ) " "Info: Total cell delay = 1.176 ns ( 18.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.229 ns ( 81.64 % ) " "Info: Total interconnect delay = 5.229 ns ( 81.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.405 ns" { inA[1] out1_reg~543 passwd_register:set_password3|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.405 ns" { inA[1] inA[1]~out0 out1_reg~543 passwd_register:set_password3|register:r3|q[0] } { 0.000ns 0.000ns 4.106ns 1.123ns } { 0.000ns 0.725ns 0.366ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.910 ns" { a0 passwd_register:cin_password|comb~33 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.910 ns" { a0 a0~out0 passwd_register:cin_password|comb~33 passwd_register:set_password3|comb~36 passwd_register:set_password3|register:r3|q[0] } { 0.000ns 0.000ns 1.445ns 2.035ns 4.105ns } { 0.000ns 1.234ns 0.183ns 0.366ns 0.542ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "6.405 ns" { inA[1] out1_reg~543 passwd_register:set_password3|register:r3|q[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "6.405 ns" { inA[1] inA[1]~out0 out1_reg~543 passwd_register:set_password3|register:r3|q[0] } { 0.000ns 0.000ns 4.106ns 1.123ns } { 0.000ns 0.725ns 0.366ns 0.085ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 16 02:27:30 2024 " "Info: Processing ended: Sun Jun 16 02:27:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
