/*
 * Copyright (C) 2013, Netronome Systems, Inc.  All rights reserved.
 *
 * Disclaimer: this file is provided without any warranty
 * as part of an early-access program, and the content is
 * bound to change before the final release.
 */


#ifndef __XPBCSR_REGDESC_H
#define __XPBCSR_REGDESC_H

#include <stdint.h>

struct XPB_CSR_ADDR_MAP {
    uint32_t addr;
    char *name;
};

extern unsigned int xpb_csr_addr_map_count;

struct XPB_CSR_ADDR_MAP xpb_csr_addr_maps[] = {
       {  0x01070000, "ami0.mu_packet_engine.MUPEMemConfig" },
       {  0x01070004, "ami0.mu_packet_engine.MUPEWQConfig" },
       {  0x01070008, "ami0.mu_packet_engine.MUPECredits0" },
       {  0x0107000c, "ami0.mu_packet_engine.MUPECredits1" },
       {  0x01070010, "ami0.mu_packet_engine.MUPECredits2" },
       {  0x01070014, "ami0.mu_packet_engine.MUPECredits3" },
       {  0x01070020, "ami0.mu_packet_engine.MUPELBConfig" },
       {  0x01070040, "ami0.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x01070044, "ami0.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x01070048, "ami0.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x0107004c, "ami0.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x01070050, "ami0.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x01070054, "ami0.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x01070058, "ami0.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x0107005c, "ami0.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x01070060, "ami0.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x01070064, "ami0.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x01070400, "ami0.mu_packet_engine.MUPEActivePacketCount" },
       {  0x01070404, "ami0.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x01070800, "ami0.mu_packet_engine.MUPEConfig" },
       {  0x01070804, "ami0.mu_packet_engine.MUPEAction" },
       {  0x01070808, "ami0.mu_packet_engine.MUPEThrottleMask0" },
       {  0x0107080c, "ami0.mu_packet_engine.MUPEThrottleMask1" },
       {  0x01080000, "ami0.mu_misc_engine.XpbErrConfig" },
       {  0x01080004, "ami0.mu_misc_engine.XpbTOErrStat" },
       {  0x01080008, "ami0.mu_misc_engine.XpbWrErrStat" },
       {  0x0108000c, "ami0.mu_misc_engine.SwCreditLimit" },
       {  0x01080010, "ami0.credit_tracker_config.CreditThrottle" },
       {  0x01080100, "ami0.mu_misc_engine.Ring_0_Base" },
       {  0x01080104, "ami0.mu_misc_engine.Ring_0_Head" },
       {  0x01080108, "ami0.mu_misc_engine.Ring_0_Tail" },
       {  0x01080110, "ami0.mu_misc_engine.Ring_1_Base" },
       {  0x01080114, "ami0.mu_misc_engine.Ring_1_Head" },
       {  0x01080118, "ami0.mu_misc_engine.Ring_1_Tail" },
       {  0x01080120, "ami0.mu_misc_engine.Ring_2_Base" },
       {  0x01080124, "ami0.mu_misc_engine.Ring_2_Head" },
       {  0x01080128, "ami0.mu_misc_engine.Ring_2_Tail" },
       {  0x01080130, "ami0.mu_misc_engine.Ring_3_Base" },
       {  0x01080134, "ami0.mu_misc_engine.Ring_3_Head" },
       {  0x01080138, "ami0.mu_misc_engine.Ring_3_Tail" },
       {  0x01080140, "ami0.mu_misc_engine.Ring_4_Base" },
       {  0x01080144, "ami0.mu_misc_engine.Ring_4_Head" },
       {  0x01080148, "ami0.mu_misc_engine.Ring_4_Tail" },
       {  0x01080150, "ami0.mu_misc_engine.Ring_5_Base" },
       {  0x01080154, "ami0.mu_misc_engine.Ring_5_Head" },
       {  0x01080158, "ami0.mu_misc_engine.Ring_5_Tail" },
       {  0x01080160, "ami0.mu_misc_engine.Ring_6_Base" },
       {  0x01080164, "ami0.mu_misc_engine.Ring_6_Head" },
       {  0x01080168, "ami0.mu_misc_engine.Ring_6_Tail" },
       {  0x01080170, "ami0.mu_misc_engine.Ring_7_Base" },
       {  0x01080174, "ami0.mu_misc_engine.Ring_7_Head" },
       {  0x01080178, "ami0.mu_misc_engine.Ring_7_Tail" },
       {  0x01080180, "ami0.mu_misc_engine.Ring_8_Base" },
       {  0x01080184, "ami0.mu_misc_engine.Ring_8_Head" },
       {  0x01080188, "ami0.mu_misc_engine.Ring_8_Tail" },
       {  0x01080190, "ami0.mu_misc_engine.Ring_9_Base" },
       {  0x01080194, "ami0.mu_misc_engine.Ring_9_Head" },
       {  0x01080198, "ami0.mu_misc_engine.Ring_9_Tail" },
       {  0x010801a0, "ami0.mu_misc_engine.Ring_10_Base" },
       {  0x010801a4, "ami0.mu_misc_engine.Ring_10_Head" },
       {  0x010801a8, "ami0.mu_misc_engine.Ring_10_Tail" },
       {  0x010801b0, "ami0.mu_misc_engine.Ring_11_Base" },
       {  0x010801b4, "ami0.mu_misc_engine.Ring_11_Head" },
       {  0x010801b8, "ami0.mu_misc_engine.Ring_11_Tail" },
       {  0x010801c0, "ami0.mu_misc_engine.Ring_12_Base" },
       {  0x010801c4, "ami0.mu_misc_engine.Ring_12_Head" },
       {  0x010801c8, "ami0.mu_misc_engine.Ring_12_Tail" },
       {  0x010801d0, "ami0.mu_misc_engine.Ring_13_Base" },
       {  0x010801d4, "ami0.mu_misc_engine.Ring_13_Head" },
       {  0x010801d8, "ami0.mu_misc_engine.Ring_13_Tail" },
       {  0x010801e0, "ami0.mu_misc_engine.Ring_14_Base" },
       {  0x010801e4, "ami0.mu_misc_engine.Ring_14_Head" },
       {  0x010801e8, "ami0.mu_misc_engine.Ring_14_Tail" },
       {  0x010801f0, "ami0.mu_misc_engine.Ring_15_Base" },
       {  0x010801f4, "ami0.mu_misc_engine.Ring_15_Head" },
       {  0x010801f8, "ami0.mu_misc_engine.Ring_15_Tail" },
       {  0x010a0000, "ami0.island_master_bridge.Target0AddressModeCfg" },
       {  0x010a0004, "ami0.island_master_bridge.Target1AddressModeCfg" },
       {  0x010a0008, "ami0.island_master_bridge.Target2AddressModeCfg" },
       {  0x010a000c, "ami0.island_master_bridge.Target3AddressModeCfg" },
       {  0x010a0010, "ami0.island_master_bridge.Target4AddressModeCfg" },
       {  0x010a0014, "ami0.island_master_bridge.Target5AddressModeCfg" },
       {  0x010a0018, "ami0.island_master_bridge.Target6AddressModeCfg" },
       {  0x010a001c, "ami0.island_master_bridge.Target7AddressModeCfg" },
       {  0x010a0020, "ami0.island_master_bridge.Target8AddressModeCfg" },
       {  0x010a0024, "ami0.island_master_bridge.Target9AddressModeCfg" },
       {  0x010a0028, "ami0.island_master_bridge.Target10AddressModeCfg" },
       {  0x010a002c, "ami0.island_master_bridge.Target11AddressModeCfg" },
       {  0x010a0030, "ami0.island_master_bridge.Target12AddressModeCfg" },
       {  0x010a0034, "ami0.island_master_bridge.Target13AddressModeCfg" },
       {  0x010a0038, "ami0.island_master_bridge.Target14AddressModeCfg" },
       {  0x010a003c, "ami0.island_master_bridge.Target15AddressModeCfg" },
       {  0x010a0040, "ami0.island_master_bridge.IslandConfigurationClassA" },
       {  0x010a0044, "ami0.island_master_bridge.ImbSmPushBusCfg" },
       {  0x010a0048, "ami0.island_master_bridge.ImbPullDaBusCfg" },
       {  0x010a004c, "ami0.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x010a0050, "ami0.island_master_bridge.ImbIslandIdCfg" },
       {  0x010a0054, "ami0.island_master_bridge.CmdCreditTrackers" },
       {  0x010a0058, "ami0.island_master_bridge.DsfDataCreditTrackers" },
       {  0x010a005c, "ami0.island_master_bridge.PushMstCreditTrackers" },
       {  0x010a0060, "ami0.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x010a0064, "ami0.island_master_bridge.PullidMstCreditTrackers" },
       {  0x010a0068, "ami0.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x010b0000, "ami0.peripheral_interrupt_manager.Status" },
       {  0x010b0008, "ami0.peripheral_interrupt_manager.IntStatusLow" },
       {  0x010b0010, "ami0.peripheral_interrupt_manager.IntStatusMid" },
       {  0x010b0018, "ami0.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x010b0028, "ami0.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x010b002c, "ami0.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x010b0030, "ami0.peripheral_interrupt_manager.EventOut" },
       {  0x010b0038, "ami0.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x010b003c, "ami0.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x010b0040, "ami0.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x010b0044, "ami0.assertions.AssertionsConfig" },
       {  0x010b0048, "ami0.credit_tracker_config.CreditThrottleConfig" },
       {  0x010b004c, "ami0.credit_tracker_config.CreditThrottleAction" },
       {  0x010b0050, "ami0.dsf_cpp_config.DsfCppConfig" },
       {  0x010b0054, "ami0.dsf_cpp_config.DsfCppAction" },
       {  0x010c0000, "ami0.peripheral_trng.AsyncRing" },
       {  0x010c0004, "ami0.peripheral_trng.AsyncTest" },
       {  0x010c0010, "ami0.peripheral_trng.AsyncConfig" },
       {  0x010f0000, "ami0.peripheral_performance_analyzer.Configuration" },
       {  0x010f0008, "ami0.peripheral_performance_analyzer.Timer" },
       {  0x010f0010, "ami0.peripheral_performance_analyzer.FifoControl" },
       {  0x010f0014, "ami0.peripheral_performance_analyzer.FifoData" },
       {  0x010f0018, "ami0.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x010f001c, "ami0.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x010f0020, "ami0.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x010f0024, "ami0.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x010f0028, "ami0.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x010f002c, "ami0.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x010f0040, "ami0.peripheral_performance_analyzer.MaskCompare0" },
       {  0x010f0044, "ami0.peripheral_performance_analyzer.MaskCompare1" },
       {  0x010f0048, "ami0.peripheral_performance_analyzer.MaskCompare2" },
       {  0x010f004c, "ami0.peripheral_performance_analyzer.MaskCompare3" },
       {  0x010f0050, "ami0.peripheral_performance_analyzer.MaskCompare4" },
       {  0x010f0054, "ami0.peripheral_performance_analyzer.MaskCompare5" },
       {  0x010f0058, "ami0.peripheral_performance_analyzer.MaskCompare6" },
       {  0x010f005c, "ami0.peripheral_performance_analyzer.MaskCompare7" },
       {  0x010f0060, "ami0.peripheral_performance_analyzer.MaskCompare8" },
       {  0x010f0064, "ami0.peripheral_performance_analyzer.MaskCompare9" },
       {  0x010f0068, "ami0.peripheral_performance_analyzer.MaskCompare10" },
       {  0x010f006c, "ami0.peripheral_performance_analyzer.MaskCompare11" },
       {  0x010f0070, "ami0.peripheral_performance_analyzer.MaskCompare12" },
       {  0x010f0074, "ami0.peripheral_performance_analyzer.MaskCompare13" },
       {  0x010f0078, "ami0.peripheral_performance_analyzer.MaskCompare14" },
       {  0x010f007c, "ami0.peripheral_performance_analyzer.MaskCompare15" },
       {  0x010f0080, "ami0.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x010f0084, "ami0.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x010f0088, "ami0.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x010f008c, "ami0.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x010f0090, "ami0.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x010f0094, "ami0.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x010f0098, "ami0.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x010f009c, "ami0.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x010f00a0, "ami0.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x010f00a4, "ami0.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x010f00a8, "ami0.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x010f00ac, "ami0.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x010f00b0, "ami0.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x010f00b4, "ami0.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x010f00b8, "ami0.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x010f00bc, "ami0.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x010f00c0, "ami0.peripheral_performance_analyzer.Capture0" },
       {  0x010f00c4, "ami0.peripheral_performance_analyzer.Capture1" },
       {  0x010f00c8, "ami0.peripheral_performance_analyzer.Capture2" },
       {  0x010f00cc, "ami0.peripheral_performance_analyzer.Capture3" },
       {  0x010f00d0, "ami0.peripheral_performance_analyzer.Capture4" },
       {  0x010f00d4, "ami0.peripheral_performance_analyzer.Capture5" },
       {  0x010f00d8, "ami0.peripheral_performance_analyzer.Capture6" },
       {  0x010f00dc, "ami0.peripheral_performance_analyzer.Capture7" },
       {  0x010f00e0, "ami0.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x010f00e4, "ami0.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x010f00e8, "ami0.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x010f00ec, "ami0.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x04070000, "pci0.mu_packet_engine.MUPEMemConfig" },
       {  0x04070004, "pci0.mu_packet_engine.MUPEWQConfig" },
       {  0x04070008, "pci0.mu_packet_engine.MUPECredits0" },
       {  0x0407000c, "pci0.mu_packet_engine.MUPECredits1" },
       {  0x04070010, "pci0.mu_packet_engine.MUPECredits2" },
       {  0x04070014, "pci0.mu_packet_engine.MUPECredits3" },
       {  0x04070020, "pci0.mu_packet_engine.MUPELBConfig" },
       {  0x04070040, "pci0.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x04070044, "pci0.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x04070048, "pci0.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x0407004c, "pci0.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x04070050, "pci0.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x04070054, "pci0.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x04070058, "pci0.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x0407005c, "pci0.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x04070060, "pci0.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x04070064, "pci0.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x04070400, "pci0.mu_packet_engine.MUPEActivePacketCount" },
       {  0x04070404, "pci0.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x04070800, "pci0.mu_packet_engine.MUPEConfig" },
       {  0x04070804, "pci0.mu_packet_engine.MUPEAction" },
       {  0x04070808, "pci0.mu_packet_engine.MUPEThrottleMask0" },
       {  0x0407080c, "pci0.mu_packet_engine.MUPEThrottleMask1" },
       {  0x04080000, "pci0.mu_misc_engine.XpbErrConfig" },
       {  0x04080004, "pci0.mu_misc_engine.XpbTOErrStat" },
       {  0x04080008, "pci0.mu_misc_engine.XpbWrErrStat" },
       {  0x0408000c, "pci0.mu_misc_engine.SwCreditLimit" },
       {  0x04080010, "pci0.credit_tracker_config.CreditThrottle" },
       {  0x04080100, "pci0.mu_misc_engine.Ring_0_Base" },
       {  0x04080104, "pci0.mu_misc_engine.Ring_0_Head" },
       {  0x04080108, "pci0.mu_misc_engine.Ring_0_Tail" },
       {  0x04080110, "pci0.mu_misc_engine.Ring_1_Base" },
       {  0x04080114, "pci0.mu_misc_engine.Ring_1_Head" },
       {  0x04080118, "pci0.mu_misc_engine.Ring_1_Tail" },
       {  0x04080120, "pci0.mu_misc_engine.Ring_2_Base" },
       {  0x04080124, "pci0.mu_misc_engine.Ring_2_Head" },
       {  0x04080128, "pci0.mu_misc_engine.Ring_2_Tail" },
       {  0x04080130, "pci0.mu_misc_engine.Ring_3_Base" },
       {  0x04080134, "pci0.mu_misc_engine.Ring_3_Head" },
       {  0x04080138, "pci0.mu_misc_engine.Ring_3_Tail" },
       {  0x04080140, "pci0.mu_misc_engine.Ring_4_Base" },
       {  0x04080144, "pci0.mu_misc_engine.Ring_4_Head" },
       {  0x04080148, "pci0.mu_misc_engine.Ring_4_Tail" },
       {  0x04080150, "pci0.mu_misc_engine.Ring_5_Base" },
       {  0x04080154, "pci0.mu_misc_engine.Ring_5_Head" },
       {  0x04080158, "pci0.mu_misc_engine.Ring_5_Tail" },
       {  0x04080160, "pci0.mu_misc_engine.Ring_6_Base" },
       {  0x04080164, "pci0.mu_misc_engine.Ring_6_Head" },
       {  0x04080168, "pci0.mu_misc_engine.Ring_6_Tail" },
       {  0x04080170, "pci0.mu_misc_engine.Ring_7_Base" },
       {  0x04080174, "pci0.mu_misc_engine.Ring_7_Head" },
       {  0x04080178, "pci0.mu_misc_engine.Ring_7_Tail" },
       {  0x04080180, "pci0.mu_misc_engine.Ring_8_Base" },
       {  0x04080184, "pci0.mu_misc_engine.Ring_8_Head" },
       {  0x04080188, "pci0.mu_misc_engine.Ring_8_Tail" },
       {  0x04080190, "pci0.mu_misc_engine.Ring_9_Base" },
       {  0x04080194, "pci0.mu_misc_engine.Ring_9_Head" },
       {  0x04080198, "pci0.mu_misc_engine.Ring_9_Tail" },
       {  0x040801a0, "pci0.mu_misc_engine.Ring_10_Base" },
       {  0x040801a4, "pci0.mu_misc_engine.Ring_10_Head" },
       {  0x040801a8, "pci0.mu_misc_engine.Ring_10_Tail" },
       {  0x040801b0, "pci0.mu_misc_engine.Ring_11_Base" },
       {  0x040801b4, "pci0.mu_misc_engine.Ring_11_Head" },
       {  0x040801b8, "pci0.mu_misc_engine.Ring_11_Tail" },
       {  0x040801c0, "pci0.mu_misc_engine.Ring_12_Base" },
       {  0x040801c4, "pci0.mu_misc_engine.Ring_12_Head" },
       {  0x040801c8, "pci0.mu_misc_engine.Ring_12_Tail" },
       {  0x040801d0, "pci0.mu_misc_engine.Ring_13_Base" },
       {  0x040801d4, "pci0.mu_misc_engine.Ring_13_Head" },
       {  0x040801d8, "pci0.mu_misc_engine.Ring_13_Tail" },
       {  0x040801e0, "pci0.mu_misc_engine.Ring_14_Base" },
       {  0x040801e4, "pci0.mu_misc_engine.Ring_14_Head" },
       {  0x040801e8, "pci0.mu_misc_engine.Ring_14_Tail" },
       {  0x040801f0, "pci0.mu_misc_engine.Ring_15_Base" },
       {  0x040801f4, "pci0.mu_misc_engine.Ring_15_Head" },
       {  0x040801f8, "pci0.mu_misc_engine.Ring_15_Tail" },
       {  0x040a0000, "pci0.island_master_bridge.Target0AddressModeCfg" },
       {  0x040a0004, "pci0.island_master_bridge.Target1AddressModeCfg" },
       {  0x040a0008, "pci0.island_master_bridge.Target2AddressModeCfg" },
       {  0x040a000c, "pci0.island_master_bridge.Target3AddressModeCfg" },
       {  0x040a0010, "pci0.island_master_bridge.Target4AddressModeCfg" },
       {  0x040a0014, "pci0.island_master_bridge.Target5AddressModeCfg" },
       {  0x040a0018, "pci0.island_master_bridge.Target6AddressModeCfg" },
       {  0x040a001c, "pci0.island_master_bridge.Target7AddressModeCfg" },
       {  0x040a0020, "pci0.island_master_bridge.Target8AddressModeCfg" },
       {  0x040a0024, "pci0.island_master_bridge.Target9AddressModeCfg" },
       {  0x040a0028, "pci0.island_master_bridge.Target10AddressModeCfg" },
       {  0x040a002c, "pci0.island_master_bridge.Target11AddressModeCfg" },
       {  0x040a0030, "pci0.island_master_bridge.Target12AddressModeCfg" },
       {  0x040a0034, "pci0.island_master_bridge.Target13AddressModeCfg" },
       {  0x040a0038, "pci0.island_master_bridge.Target14AddressModeCfg" },
       {  0x040a003c, "pci0.island_master_bridge.Target15AddressModeCfg" },
       {  0x040a0040, "pci0.island_master_bridge.IslandConfigurationClassA" },
       {  0x040a0044, "pci0.island_master_bridge.ImbSmPushBusCfg" },
       {  0x040a0048, "pci0.island_master_bridge.ImbPullDaBusCfg" },
       {  0x040a004c, "pci0.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x040a0050, "pci0.island_master_bridge.ImbIslandIdCfg" },
       {  0x040a0054, "pci0.island_master_bridge.CmdCreditTrackers" },
       {  0x040a0058, "pci0.island_master_bridge.DsfDataCreditTrackers" },
       {  0x040a005c, "pci0.island_master_bridge.PushMstCreditTrackers" },
       {  0x040a0060, "pci0.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x040a0064, "pci0.island_master_bridge.PullidMstCreditTrackers" },
       {  0x040a0068, "pci0.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x040b0000, "pci0.peripheral_interrupt_manager.Status" },
       {  0x040b0008, "pci0.peripheral_interrupt_manager.IntStatusLow" },
       {  0x040b0010, "pci0.peripheral_interrupt_manager.IntStatusMid" },
       {  0x040b0018, "pci0.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x040b0028, "pci0.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x040b002c, "pci0.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x040b0030, "pci0.peripheral_interrupt_manager.EventOut" },
       {  0x040b0038, "pci0.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x040b003c, "pci0.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x040b0040, "pci0.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x040b0044, "pci0.assertions.AssertionsConfig" },
       {  0x040b0048, "pci0.credit_tracker_config.CreditThrottleConfig" },
       {  0x040b004c, "pci0.credit_tracker_config.CreditThrottleAction" },
       {  0x040b0050, "pci0.dsf_cpp_config.DsfCppConfig" },
       {  0x040b0054, "pci0.dsf_cpp_config.DsfCppAction" },
       {  0x040c0000, "pci0.peripheral_trng.AsyncRing" },
       {  0x040c0004, "pci0.peripheral_trng.AsyncTest" },
       {  0x040c0010, "pci0.peripheral_trng.AsyncConfig" },
       {  0x040f0000, "pci0.peripheral_performance_analyzer.Configuration" },
       {  0x040f0008, "pci0.peripheral_performance_analyzer.Timer" },
       {  0x040f0010, "pci0.peripheral_performance_analyzer.FifoControl" },
       {  0x040f0014, "pci0.peripheral_performance_analyzer.FifoData" },
       {  0x040f0018, "pci0.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x040f001c, "pci0.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x040f0020, "pci0.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x040f0024, "pci0.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x040f0028, "pci0.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x040f002c, "pci0.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x040f0040, "pci0.peripheral_performance_analyzer.MaskCompare0" },
       {  0x040f0044, "pci0.peripheral_performance_analyzer.MaskCompare1" },
       {  0x040f0048, "pci0.peripheral_performance_analyzer.MaskCompare2" },
       {  0x040f004c, "pci0.peripheral_performance_analyzer.MaskCompare3" },
       {  0x040f0050, "pci0.peripheral_performance_analyzer.MaskCompare4" },
       {  0x040f0054, "pci0.peripheral_performance_analyzer.MaskCompare5" },
       {  0x040f0058, "pci0.peripheral_performance_analyzer.MaskCompare6" },
       {  0x040f005c, "pci0.peripheral_performance_analyzer.MaskCompare7" },
       {  0x040f0060, "pci0.peripheral_performance_analyzer.MaskCompare8" },
       {  0x040f0064, "pci0.peripheral_performance_analyzer.MaskCompare9" },
       {  0x040f0068, "pci0.peripheral_performance_analyzer.MaskCompare10" },
       {  0x040f006c, "pci0.peripheral_performance_analyzer.MaskCompare11" },
       {  0x040f0070, "pci0.peripheral_performance_analyzer.MaskCompare12" },
       {  0x040f0074, "pci0.peripheral_performance_analyzer.MaskCompare13" },
       {  0x040f0078, "pci0.peripheral_performance_analyzer.MaskCompare14" },
       {  0x040f007c, "pci0.peripheral_performance_analyzer.MaskCompare15" },
       {  0x040f0080, "pci0.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x040f0084, "pci0.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x040f0088, "pci0.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x040f008c, "pci0.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x040f0090, "pci0.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x040f0094, "pci0.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x040f0098, "pci0.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x040f009c, "pci0.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x040f00a0, "pci0.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x040f00a4, "pci0.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x040f00a8, "pci0.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x040f00ac, "pci0.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x040f00b0, "pci0.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x040f00b4, "pci0.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x040f00b8, "pci0.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x040f00bc, "pci0.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x040f00c0, "pci0.peripheral_performance_analyzer.Capture0" },
       {  0x040f00c4, "pci0.peripheral_performance_analyzer.Capture1" },
       {  0x040f00c8, "pci0.peripheral_performance_analyzer.Capture2" },
       {  0x040f00cc, "pci0.peripheral_performance_analyzer.Capture3" },
       {  0x040f00d0, "pci0.peripheral_performance_analyzer.Capture4" },
       {  0x040f00d4, "pci0.peripheral_performance_analyzer.Capture5" },
       {  0x040f00d8, "pci0.peripheral_performance_analyzer.Capture6" },
       {  0x040f00dc, "pci0.peripheral_performance_analyzer.Capture7" },
       {  0x040f00e0, "pci0.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x040f00e4, "pci0.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x040f00e8, "pci0.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x040f00ec, "pci0.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x04100000, "pci0.pcie_component_and_phy.PCIeCompConfig0" },
       {  0x04100004, "pci0.pcie_component_and_phy.PCIeCompConfig1" },
       {  0x04100008, "pci0.pcie_component_and_phy.PCIeCompConfig2" },
       {  0x0410000c, "pci0.pcie_component_and_phy.PCIeCompConfig3" },
       {  0x04100014, "pci0.pcie_component_and_phy.PCIeCpptPushCredit" },
       {  0x04100018, "pci0.pcie_component_and_phy.PCIePciemStatTotal" },
       {  0x0410001c, "pci0.pcie_component_and_phy.PCIePciemStatWrite" },
       {  0x04100020, "pci0.pcie_component_and_phy.PCIePciemStatRead" },
       {  0x04100024, "pci0.pcie_component_and_phy.PCIeSramCtl" },
       {  0x04100028, "pci0.pcie_component_and_phy.PCIeARIError0" },
       {  0x0410002c, "pci0.pcie_component_and_phy.PCIeARIError1" },
       {  0x04100030, "pci0.pcie_component_and_phy.PCIeARIError2" },
       {  0x04100034, "pci0.pcie_component_and_phy.PCIeARIError3" },
       {  0x04100038, "pci0.pcie_component_and_phy.PCIeARIError4" },
       {  0x0410003c, "pci0.pcie_component_and_phy.PCIeARIError5" },
       {  0x04100040, "pci0.pcie_component_and_phy.PCIeARIError6" },
       {  0x04100044, "pci0.pcie_component_and_phy.PCIeARIError7" },
       {  0x04100048, "pci0.pcie_component_and_phy.SerDes4RdWr03To00" },
       {  0x0410004c, "pci0.pcie_component_and_phy.SerDes4RdWr07To04" },
       {  0x04100050, "pci0.pcie_component_and_phy.SerDes4RdData03To00" },
       {  0x04100054, "pci0.pcie_component_and_phy.SerDes4RdData07To04" },
       {  0x04100058, "pci0.pcie_component_and_phy.PCIeAssertConfig" },
       {  0x04100060, "pci0.pcie_component_and_phy.PCIeCntrlrConfig0" },
       {  0x04100064, "pci0.pcie_component_and_phy.PCIeCntrlrConfig1" },
       {  0x04100068, "pci0.pcie_component_and_phy.PCIeCntrlrConfig2" },
       {  0x0410006c, "pci0.pcie_component_and_phy.PCIeCntrlrConfig3" },
       {  0x04100070, "pci0.pcie_component_and_phy.PCIeVfEnable0" },
       {  0x04100074, "pci0.pcie_component_and_phy.PCIeVfEnable1" },
       {  0x04100078, "pci0.pcie_component_and_phy.PCIeVfBusMasterEn0" },
       {  0x0410007c, "pci0.pcie_component_and_phy.PCIeVfBusMasterEn1" },
       {  0x04100080, "pci0.pcie_component_and_phy.PCIeVfFlrInProg0" },
       {  0x04100084, "pci0.pcie_component_and_phy.PCIeVfFlrInProg1" },
       {  0x04100090, "pci0.pcie_component_and_phy.PCIeVfTphReqEn0" },
       {  0x04100094, "pci0.pcie_component_and_phy.PCIeVfTphReqEn1" },
       {  0x04100098, "pci0.pcie_component_and_phy.PCIeVfPwrState0" },
       {  0x0410009c, "pci0.pcie_component_and_phy.PCIeVfPwrState1" },
       {  0x041000a0, "pci0.pcie_component_and_phy.PCIeVfPwrState2" },
       {  0x041000a4, "pci0.pcie_component_and_phy.PCIeVfPwrState3" },
       {  0x041000a8, "pci0.pcie_component_and_phy.PCIeVfPwrState4" },
       {  0x041000ac, "pci0.pcie_component_and_phy.PCIeVfPwrState5" },
       {  0x041000b0, "pci0.pcie_component_and_phy.PCIeVfTphState0" },
       {  0x041000b4, "pci0.pcie_component_and_phy.PCIeVfTphState1" },
       {  0x041000b8, "pci0.pcie_component_and_phy.PCIeVfTphState2" },
       {  0x041000bc, "pci0.pcie_component_and_phy.PCIeVfTphState3" },
       {  0x041000c0, "pci0.pcie_component_and_phy.PCIeVfTphState4" },
       {  0x041000c4, "pci0.pcie_component_and_phy.PCIeVfTphState5" },
       {  0x041000c8, "pci0.pcie_component_and_phy.PCIeVfTphPwrState6" },
       {  0x041000cc, "pci0.pcie_component_and_phy.PCIeStateChangeStat" },
       {  0x041000d0, "pci0.pcie_component_and_phy.PCIePresetCoeff0" },
       {  0x041000d4, "pci0.pcie_component_and_phy.PCIePresetCoeff1" },
       {  0x041000d8, "pci0.pcie_component_and_phy.PCIePresetCoeff2" },
       {  0x041000dc, "pci0.pcie_component_and_phy.PCIePresetCoeff3" },
       {  0x041000e0, "pci0.pcie_component_and_phy.PCIePresetCoeff4" },
       {  0x041000e4, "pci0.pcie_component_and_phy.PCIePresetCoeff5" },
       {  0x041000e8, "pci0.pcie_component_and_phy.PCIePresetCoeff6" },
       {  0x041000ec, "pci0.pcie_component_and_phy.PCIePresetCoeff7" },
       {  0x041000f0, "pci0.pcie_component_and_phy.PCIePresetCoeff8" },
       {  0x041000f4, "pci0.pcie_component_and_phy.PCIePresetCoeff9" },
       {  0x041000f8, "pci0.pcie_component_and_phy.PCIePresetCoeff10" },
       {  0x04100100, "pci0.pcie_component_and_phy.PCIeLocalLowFreq0" },
       {  0x04100104, "pci0.pcie_component_and_phy.PCIeLocalLowFreq1" },
       {  0x04100108, "pci0.pcie_component_and_phy.PCIeLocalFullSwing0" },
       {  0x0410010c, "pci0.pcie_component_and_phy.PCIeLocalFullSwing1" },
       {  0x04100110, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_0" },
       {  0x04100114, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_1" },
       {  0x04100118, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_2" },
       {  0x0410011c, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_3" },
       {  0x04100120, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_4" },
       {  0x04100124, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_5" },
       {  0x04100128, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_6" },
       {  0x0410012c, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_7" },
       {  0x04100130, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_8" },
       {  0x04100134, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_9" },
       {  0x04100138, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_10" },
       {  0x0410013c, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_11" },
       {  0x04100140, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_12" },
       {  0x04100144, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_13" },
       {  0x04100148, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_14" },
       {  0x0410014c, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_15" },
       {  0x04100150, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_16" },
       {  0x04100154, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_17" },
       {  0x04100158, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_18" },
       {  0x0410015c, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_19" },
       {  0x04100160, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_20" },
       {  0x04100164, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_21" },
       {  0x04100168, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_22" },
       {  0x0410016c, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_23" },
       {  0x04100170, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_24" },
       {  0x04100174, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_25" },
       {  0x04100178, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_26" },
       {  0x0410017c, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_27" },
       {  0x04100180, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_28" },
       {  0x04100184, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_29" },
       {  0x04100188, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_30" },
       {  0x0410018c, "pci0.pcie_component_and_phy.PcieEventMsiFuncMap_31" },
       {  0x04100190, "pci0.pcie_component_and_phy.PCIeMSIxPendBitArray_0" },
       {  0x04100194, "pci0.pcie_component_and_phy.PCIeMSIxPendBitArray_1" },
       {  0x04100198, "pci0.pcie_component_and_phy.PCIeMSIxPendBitArray_2" },
       {  0x0410019c, "pci0.pcie_component_and_phy.PCIeMSIxPendBitArray_3" },
       {  0x041001a0, "pci0.pcie_component_and_phy.PCIeMSIxPendBitArray_4" },
       {  0x041001a4, "pci0.pcie_component_and_phy.PCIeMSIxPendBitArray_5" },
       {  0x041001a8, "pci0.pcie_component_and_phy.PCIeMSIxPendBitArray_6" },
       {  0x041001ac, "pci0.pcie_component_and_phy.PCIeMSIxPendBitArray_7" },
       {  0x041001b0, "pci0.pcie_component_and_phy.PcieVendorMsgHeader0" },
       {  0x041001b4, "pci0.pcie_component_and_phy.PcieVendorMsgHeader1" },
       {  0x041001b8, "pci0.pcie_component_and_phy.PcieVendorMsgHeader2" },
       {  0x041001bc, "pci0.pcie_component_and_phy.PcieVendorMsgHeader3" },
       {  0x041001c0, "pci0.pcie_component_and_phy.PcieVendorMsgData0" },
       {  0x041001c4, "pci0.pcie_component_and_phy.PcieVendorMsgData1" },
       {  0x041001c8, "pci0.pcie_component_and_phy.PcieVendorMsgData2" },
       {  0x041001cc, "pci0.pcie_component_and_phy.PcieVendorMsgData3" },
       {  0x041001d0, "pci0.pcie_component_and_phy.PcieTxVendorMsgHeader0" },
       {  0x041001d4, "pci0.pcie_component_and_phy.PcieTxVendorMsgHeader1" },
       {  0x041001d8, "pci0.credit_tracker_config.PcieCreditThrottleCfg" },
       {  0x041001dc, "pci0.pcie_component_and_phy.PcieIntMsiMsgAborted" },
       {  0x05070000, "pci1.mu_packet_engine.MUPEMemConfig" },
       {  0x05070004, "pci1.mu_packet_engine.MUPEWQConfig" },
       {  0x05070008, "pci1.mu_packet_engine.MUPECredits0" },
       {  0x0507000c, "pci1.mu_packet_engine.MUPECredits1" },
       {  0x05070010, "pci1.mu_packet_engine.MUPECredits2" },
       {  0x05070014, "pci1.mu_packet_engine.MUPECredits3" },
       {  0x05070020, "pci1.mu_packet_engine.MUPELBConfig" },
       {  0x05070040, "pci1.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x05070044, "pci1.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x05070048, "pci1.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x0507004c, "pci1.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x05070050, "pci1.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x05070054, "pci1.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x05070058, "pci1.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x0507005c, "pci1.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x05070060, "pci1.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x05070064, "pci1.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x05070400, "pci1.mu_packet_engine.MUPEActivePacketCount" },
       {  0x05070404, "pci1.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x05070800, "pci1.mu_packet_engine.MUPEConfig" },
       {  0x05070804, "pci1.mu_packet_engine.MUPEAction" },
       {  0x05070808, "pci1.mu_packet_engine.MUPEThrottleMask0" },
       {  0x0507080c, "pci1.mu_packet_engine.MUPEThrottleMask1" },
       {  0x05080000, "pci1.mu_misc_engine.XpbErrConfig" },
       {  0x05080004, "pci1.mu_misc_engine.XpbTOErrStat" },
       {  0x05080008, "pci1.mu_misc_engine.XpbWrErrStat" },
       {  0x0508000c, "pci1.mu_misc_engine.SwCreditLimit" },
       {  0x05080010, "pci1.credit_tracker_config.CreditThrottle" },
       {  0x05080100, "pci1.mu_misc_engine.Ring_0_Base" },
       {  0x05080104, "pci1.mu_misc_engine.Ring_0_Head" },
       {  0x05080108, "pci1.mu_misc_engine.Ring_0_Tail" },
       {  0x05080110, "pci1.mu_misc_engine.Ring_1_Base" },
       {  0x05080114, "pci1.mu_misc_engine.Ring_1_Head" },
       {  0x05080118, "pci1.mu_misc_engine.Ring_1_Tail" },
       {  0x05080120, "pci1.mu_misc_engine.Ring_2_Base" },
       {  0x05080124, "pci1.mu_misc_engine.Ring_2_Head" },
       {  0x05080128, "pci1.mu_misc_engine.Ring_2_Tail" },
       {  0x05080130, "pci1.mu_misc_engine.Ring_3_Base" },
       {  0x05080134, "pci1.mu_misc_engine.Ring_3_Head" },
       {  0x05080138, "pci1.mu_misc_engine.Ring_3_Tail" },
       {  0x05080140, "pci1.mu_misc_engine.Ring_4_Base" },
       {  0x05080144, "pci1.mu_misc_engine.Ring_4_Head" },
       {  0x05080148, "pci1.mu_misc_engine.Ring_4_Tail" },
       {  0x05080150, "pci1.mu_misc_engine.Ring_5_Base" },
       {  0x05080154, "pci1.mu_misc_engine.Ring_5_Head" },
       {  0x05080158, "pci1.mu_misc_engine.Ring_5_Tail" },
       {  0x05080160, "pci1.mu_misc_engine.Ring_6_Base" },
       {  0x05080164, "pci1.mu_misc_engine.Ring_6_Head" },
       {  0x05080168, "pci1.mu_misc_engine.Ring_6_Tail" },
       {  0x05080170, "pci1.mu_misc_engine.Ring_7_Base" },
       {  0x05080174, "pci1.mu_misc_engine.Ring_7_Head" },
       {  0x05080178, "pci1.mu_misc_engine.Ring_7_Tail" },
       {  0x05080180, "pci1.mu_misc_engine.Ring_8_Base" },
       {  0x05080184, "pci1.mu_misc_engine.Ring_8_Head" },
       {  0x05080188, "pci1.mu_misc_engine.Ring_8_Tail" },
       {  0x05080190, "pci1.mu_misc_engine.Ring_9_Base" },
       {  0x05080194, "pci1.mu_misc_engine.Ring_9_Head" },
       {  0x05080198, "pci1.mu_misc_engine.Ring_9_Tail" },
       {  0x050801a0, "pci1.mu_misc_engine.Ring_10_Base" },
       {  0x050801a4, "pci1.mu_misc_engine.Ring_10_Head" },
       {  0x050801a8, "pci1.mu_misc_engine.Ring_10_Tail" },
       {  0x050801b0, "pci1.mu_misc_engine.Ring_11_Base" },
       {  0x050801b4, "pci1.mu_misc_engine.Ring_11_Head" },
       {  0x050801b8, "pci1.mu_misc_engine.Ring_11_Tail" },
       {  0x050801c0, "pci1.mu_misc_engine.Ring_12_Base" },
       {  0x050801c4, "pci1.mu_misc_engine.Ring_12_Head" },
       {  0x050801c8, "pci1.mu_misc_engine.Ring_12_Tail" },
       {  0x050801d0, "pci1.mu_misc_engine.Ring_13_Base" },
       {  0x050801d4, "pci1.mu_misc_engine.Ring_13_Head" },
       {  0x050801d8, "pci1.mu_misc_engine.Ring_13_Tail" },
       {  0x050801e0, "pci1.mu_misc_engine.Ring_14_Base" },
       {  0x050801e4, "pci1.mu_misc_engine.Ring_14_Head" },
       {  0x050801e8, "pci1.mu_misc_engine.Ring_14_Tail" },
       {  0x050801f0, "pci1.mu_misc_engine.Ring_15_Base" },
       {  0x050801f4, "pci1.mu_misc_engine.Ring_15_Head" },
       {  0x050801f8, "pci1.mu_misc_engine.Ring_15_Tail" },
       {  0x050a0000, "pci1.island_master_bridge.Target0AddressModeCfg" },
       {  0x050a0004, "pci1.island_master_bridge.Target1AddressModeCfg" },
       {  0x050a0008, "pci1.island_master_bridge.Target2AddressModeCfg" },
       {  0x050a000c, "pci1.island_master_bridge.Target3AddressModeCfg" },
       {  0x050a0010, "pci1.island_master_bridge.Target4AddressModeCfg" },
       {  0x050a0014, "pci1.island_master_bridge.Target5AddressModeCfg" },
       {  0x050a0018, "pci1.island_master_bridge.Target6AddressModeCfg" },
       {  0x050a001c, "pci1.island_master_bridge.Target7AddressModeCfg" },
       {  0x050a0020, "pci1.island_master_bridge.Target8AddressModeCfg" },
       {  0x050a0024, "pci1.island_master_bridge.Target9AddressModeCfg" },
       {  0x050a0028, "pci1.island_master_bridge.Target10AddressModeCfg" },
       {  0x050a002c, "pci1.island_master_bridge.Target11AddressModeCfg" },
       {  0x050a0030, "pci1.island_master_bridge.Target12AddressModeCfg" },
       {  0x050a0034, "pci1.island_master_bridge.Target13AddressModeCfg" },
       {  0x050a0038, "pci1.island_master_bridge.Target14AddressModeCfg" },
       {  0x050a003c, "pci1.island_master_bridge.Target15AddressModeCfg" },
       {  0x050a0040, "pci1.island_master_bridge.IslandConfigurationClassA" },
       {  0x050a0044, "pci1.island_master_bridge.ImbSmPushBusCfg" },
       {  0x050a0048, "pci1.island_master_bridge.ImbPullDaBusCfg" },
       {  0x050a004c, "pci1.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x050a0050, "pci1.island_master_bridge.ImbIslandIdCfg" },
       {  0x050a0054, "pci1.island_master_bridge.CmdCreditTrackers" },
       {  0x050a0058, "pci1.island_master_bridge.DsfDataCreditTrackers" },
       {  0x050a005c, "pci1.island_master_bridge.PushMstCreditTrackers" },
       {  0x050a0060, "pci1.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x050a0064, "pci1.island_master_bridge.PullidMstCreditTrackers" },
       {  0x050a0068, "pci1.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x050b0000, "pci1.peripheral_interrupt_manager.Status" },
       {  0x050b0008, "pci1.peripheral_interrupt_manager.IntStatusLow" },
       {  0x050b0010, "pci1.peripheral_interrupt_manager.IntStatusMid" },
       {  0x050b0018, "pci1.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x050b0028, "pci1.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x050b002c, "pci1.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x050b0030, "pci1.peripheral_interrupt_manager.EventOut" },
       {  0x050b0038, "pci1.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x050b003c, "pci1.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x050b0040, "pci1.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x050b0044, "pci1.assertions.AssertionsConfig" },
       {  0x050b0048, "pci1.credit_tracker_config.CreditThrottleConfig" },
       {  0x050b004c, "pci1.credit_tracker_config.CreditThrottleAction" },
       {  0x050b0050, "pci1.dsf_cpp_config.DsfCppConfig" },
       {  0x050b0054, "pci1.dsf_cpp_config.DsfCppAction" },
       {  0x050c0000, "pci1.peripheral_trng.AsyncRing" },
       {  0x050c0004, "pci1.peripheral_trng.AsyncTest" },
       {  0x050c0010, "pci1.peripheral_trng.AsyncConfig" },
       {  0x050f0000, "pci1.peripheral_performance_analyzer.Configuration" },
       {  0x050f0008, "pci1.peripheral_performance_analyzer.Timer" },
       {  0x050f0010, "pci1.peripheral_performance_analyzer.FifoControl" },
       {  0x050f0014, "pci1.peripheral_performance_analyzer.FifoData" },
       {  0x050f0018, "pci1.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x050f001c, "pci1.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x050f0020, "pci1.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x050f0024, "pci1.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x050f0028, "pci1.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x050f002c, "pci1.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x050f0040, "pci1.peripheral_performance_analyzer.MaskCompare0" },
       {  0x050f0044, "pci1.peripheral_performance_analyzer.MaskCompare1" },
       {  0x050f0048, "pci1.peripheral_performance_analyzer.MaskCompare2" },
       {  0x050f004c, "pci1.peripheral_performance_analyzer.MaskCompare3" },
       {  0x050f0050, "pci1.peripheral_performance_analyzer.MaskCompare4" },
       {  0x050f0054, "pci1.peripheral_performance_analyzer.MaskCompare5" },
       {  0x050f0058, "pci1.peripheral_performance_analyzer.MaskCompare6" },
       {  0x050f005c, "pci1.peripheral_performance_analyzer.MaskCompare7" },
       {  0x050f0060, "pci1.peripheral_performance_analyzer.MaskCompare8" },
       {  0x050f0064, "pci1.peripheral_performance_analyzer.MaskCompare9" },
       {  0x050f0068, "pci1.peripheral_performance_analyzer.MaskCompare10" },
       {  0x050f006c, "pci1.peripheral_performance_analyzer.MaskCompare11" },
       {  0x050f0070, "pci1.peripheral_performance_analyzer.MaskCompare12" },
       {  0x050f0074, "pci1.peripheral_performance_analyzer.MaskCompare13" },
       {  0x050f0078, "pci1.peripheral_performance_analyzer.MaskCompare14" },
       {  0x050f007c, "pci1.peripheral_performance_analyzer.MaskCompare15" },
       {  0x050f0080, "pci1.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x050f0084, "pci1.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x050f0088, "pci1.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x050f008c, "pci1.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x050f0090, "pci1.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x050f0094, "pci1.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x050f0098, "pci1.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x050f009c, "pci1.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x050f00a0, "pci1.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x050f00a4, "pci1.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x050f00a8, "pci1.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x050f00ac, "pci1.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x050f00b0, "pci1.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x050f00b4, "pci1.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x050f00b8, "pci1.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x050f00bc, "pci1.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x050f00c0, "pci1.peripheral_performance_analyzer.Capture0" },
       {  0x050f00c4, "pci1.peripheral_performance_analyzer.Capture1" },
       {  0x050f00c8, "pci1.peripheral_performance_analyzer.Capture2" },
       {  0x050f00cc, "pci1.peripheral_performance_analyzer.Capture3" },
       {  0x050f00d0, "pci1.peripheral_performance_analyzer.Capture4" },
       {  0x050f00d4, "pci1.peripheral_performance_analyzer.Capture5" },
       {  0x050f00d8, "pci1.peripheral_performance_analyzer.Capture6" },
       {  0x050f00dc, "pci1.peripheral_performance_analyzer.Capture7" },
       {  0x050f00e0, "pci1.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x050f00e4, "pci1.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x050f00e8, "pci1.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x050f00ec, "pci1.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x05100000, "pci1.pcie_component_and_phy.PCIeCompConfig0" },
       {  0x05100004, "pci1.pcie_component_and_phy.PCIeCompConfig1" },
       {  0x05100008, "pci1.pcie_component_and_phy.PCIeCompConfig2" },
       {  0x0510000c, "pci1.pcie_component_and_phy.PCIeCompConfig3" },
       {  0x05100014, "pci1.pcie_component_and_phy.PCIeCpptPushCredit" },
       {  0x05100018, "pci1.pcie_component_and_phy.PCIePciemStatTotal" },
       {  0x0510001c, "pci1.pcie_component_and_phy.PCIePciemStatWrite" },
       {  0x05100020, "pci1.pcie_component_and_phy.PCIePciemStatRead" },
       {  0x05100024, "pci1.pcie_component_and_phy.PCIeSramCtl" },
       {  0x05100028, "pci1.pcie_component_and_phy.PCIeARIError0" },
       {  0x0510002c, "pci1.pcie_component_and_phy.PCIeARIError1" },
       {  0x05100030, "pci1.pcie_component_and_phy.PCIeARIError2" },
       {  0x05100034, "pci1.pcie_component_and_phy.PCIeARIError3" },
       {  0x05100038, "pci1.pcie_component_and_phy.PCIeARIError4" },
       {  0x0510003c, "pci1.pcie_component_and_phy.PCIeARIError5" },
       {  0x05100040, "pci1.pcie_component_and_phy.PCIeARIError6" },
       {  0x05100044, "pci1.pcie_component_and_phy.PCIeARIError7" },
       {  0x05100048, "pci1.pcie_component_and_phy.SerDes4RdWr03To00" },
       {  0x0510004c, "pci1.pcie_component_and_phy.SerDes4RdWr07To04" },
       {  0x05100050, "pci1.pcie_component_and_phy.SerDes4RdData03To00" },
       {  0x05100054, "pci1.pcie_component_and_phy.SerDes4RdData07To04" },
       {  0x05100058, "pci1.pcie_component_and_phy.PCIeAssertConfig" },
       {  0x05100060, "pci1.pcie_component_and_phy.PCIeCntrlrConfig0" },
       {  0x05100064, "pci1.pcie_component_and_phy.PCIeCntrlrConfig1" },
       {  0x05100068, "pci1.pcie_component_and_phy.PCIeCntrlrConfig2" },
       {  0x0510006c, "pci1.pcie_component_and_phy.PCIeCntrlrConfig3" },
       {  0x05100070, "pci1.pcie_component_and_phy.PCIeVfEnable0" },
       {  0x05100074, "pci1.pcie_component_and_phy.PCIeVfEnable1" },
       {  0x05100078, "pci1.pcie_component_and_phy.PCIeVfBusMasterEn0" },
       {  0x0510007c, "pci1.pcie_component_and_phy.PCIeVfBusMasterEn1" },
       {  0x05100080, "pci1.pcie_component_and_phy.PCIeVfFlrInProg0" },
       {  0x05100084, "pci1.pcie_component_and_phy.PCIeVfFlrInProg1" },
       {  0x05100090, "pci1.pcie_component_and_phy.PCIeVfTphReqEn0" },
       {  0x05100094, "pci1.pcie_component_and_phy.PCIeVfTphReqEn1" },
       {  0x05100098, "pci1.pcie_component_and_phy.PCIeVfPwrState0" },
       {  0x0510009c, "pci1.pcie_component_and_phy.PCIeVfPwrState1" },
       {  0x051000a0, "pci1.pcie_component_and_phy.PCIeVfPwrState2" },
       {  0x051000a4, "pci1.pcie_component_and_phy.PCIeVfPwrState3" },
       {  0x051000a8, "pci1.pcie_component_and_phy.PCIeVfPwrState4" },
       {  0x051000ac, "pci1.pcie_component_and_phy.PCIeVfPwrState5" },
       {  0x051000b0, "pci1.pcie_component_and_phy.PCIeVfTphState0" },
       {  0x051000b4, "pci1.pcie_component_and_phy.PCIeVfTphState1" },
       {  0x051000b8, "pci1.pcie_component_and_phy.PCIeVfTphState2" },
       {  0x051000bc, "pci1.pcie_component_and_phy.PCIeVfTphState3" },
       {  0x051000c0, "pci1.pcie_component_and_phy.PCIeVfTphState4" },
       {  0x051000c4, "pci1.pcie_component_and_phy.PCIeVfTphState5" },
       {  0x051000c8, "pci1.pcie_component_and_phy.PCIeVfTphPwrState6" },
       {  0x051000cc, "pci1.pcie_component_and_phy.PCIeStateChangeStat" },
       {  0x051000d0, "pci1.pcie_component_and_phy.PCIePresetCoeff0" },
       {  0x051000d4, "pci1.pcie_component_and_phy.PCIePresetCoeff1" },
       {  0x051000d8, "pci1.pcie_component_and_phy.PCIePresetCoeff2" },
       {  0x051000dc, "pci1.pcie_component_and_phy.PCIePresetCoeff3" },
       {  0x051000e0, "pci1.pcie_component_and_phy.PCIePresetCoeff4" },
       {  0x051000e4, "pci1.pcie_component_and_phy.PCIePresetCoeff5" },
       {  0x051000e8, "pci1.pcie_component_and_phy.PCIePresetCoeff6" },
       {  0x051000ec, "pci1.pcie_component_and_phy.PCIePresetCoeff7" },
       {  0x051000f0, "pci1.pcie_component_and_phy.PCIePresetCoeff8" },
       {  0x051000f4, "pci1.pcie_component_and_phy.PCIePresetCoeff9" },
       {  0x051000f8, "pci1.pcie_component_and_phy.PCIePresetCoeff10" },
       {  0x05100100, "pci1.pcie_component_and_phy.PCIeLocalLowFreq0" },
       {  0x05100104, "pci1.pcie_component_and_phy.PCIeLocalLowFreq1" },
       {  0x05100108, "pci1.pcie_component_and_phy.PCIeLocalFullSwing0" },
       {  0x0510010c, "pci1.pcie_component_and_phy.PCIeLocalFullSwing1" },
       {  0x05100110, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_0" },
       {  0x05100114, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_1" },
       {  0x05100118, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_2" },
       {  0x0510011c, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_3" },
       {  0x05100120, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_4" },
       {  0x05100124, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_5" },
       {  0x05100128, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_6" },
       {  0x0510012c, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_7" },
       {  0x05100130, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_8" },
       {  0x05100134, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_9" },
       {  0x05100138, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_10" },
       {  0x0510013c, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_11" },
       {  0x05100140, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_12" },
       {  0x05100144, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_13" },
       {  0x05100148, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_14" },
       {  0x0510014c, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_15" },
       {  0x05100150, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_16" },
       {  0x05100154, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_17" },
       {  0x05100158, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_18" },
       {  0x0510015c, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_19" },
       {  0x05100160, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_20" },
       {  0x05100164, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_21" },
       {  0x05100168, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_22" },
       {  0x0510016c, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_23" },
       {  0x05100170, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_24" },
       {  0x05100174, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_25" },
       {  0x05100178, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_26" },
       {  0x0510017c, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_27" },
       {  0x05100180, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_28" },
       {  0x05100184, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_29" },
       {  0x05100188, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_30" },
       {  0x0510018c, "pci1.pcie_component_and_phy.PcieEventMsiFuncMap_31" },
       {  0x05100190, "pci1.pcie_component_and_phy.PCIeMSIxPendBitArray_0" },
       {  0x05100194, "pci1.pcie_component_and_phy.PCIeMSIxPendBitArray_1" },
       {  0x05100198, "pci1.pcie_component_and_phy.PCIeMSIxPendBitArray_2" },
       {  0x0510019c, "pci1.pcie_component_and_phy.PCIeMSIxPendBitArray_3" },
       {  0x051001a0, "pci1.pcie_component_and_phy.PCIeMSIxPendBitArray_4" },
       {  0x051001a4, "pci1.pcie_component_and_phy.PCIeMSIxPendBitArray_5" },
       {  0x051001a8, "pci1.pcie_component_and_phy.PCIeMSIxPendBitArray_6" },
       {  0x051001ac, "pci1.pcie_component_and_phy.PCIeMSIxPendBitArray_7" },
       {  0x051001b0, "pci1.pcie_component_and_phy.PcieVendorMsgHeader0" },
       {  0x051001b4, "pci1.pcie_component_and_phy.PcieVendorMsgHeader1" },
       {  0x051001b8, "pci1.pcie_component_and_phy.PcieVendorMsgHeader2" },
       {  0x051001bc, "pci1.pcie_component_and_phy.PcieVendorMsgHeader3" },
       {  0x051001c0, "pci1.pcie_component_and_phy.PcieVendorMsgData0" },
       {  0x051001c4, "pci1.pcie_component_and_phy.PcieVendorMsgData1" },
       {  0x051001c8, "pci1.pcie_component_and_phy.PcieVendorMsgData2" },
       {  0x051001cc, "pci1.pcie_component_and_phy.PcieVendorMsgData3" },
       {  0x051001d0, "pci1.pcie_component_and_phy.PcieTxVendorMsgHeader0" },
       {  0x051001d4, "pci1.pcie_component_and_phy.PcieTxVendorMsgHeader1" },
       {  0x051001d8, "pci1.credit_tracker_config.PcieCreditThrottleCfg" },
       {  0x051001dc, "pci1.pcie_component_and_phy.PcieIntMsiMsgAborted" },
       {  0x06070000, "pci2.mu_packet_engine.MUPEMemConfig" },
       {  0x06070004, "pci2.mu_packet_engine.MUPEWQConfig" },
       {  0x06070008, "pci2.mu_packet_engine.MUPECredits0" },
       {  0x0607000c, "pci2.mu_packet_engine.MUPECredits1" },
       {  0x06070010, "pci2.mu_packet_engine.MUPECredits2" },
       {  0x06070014, "pci2.mu_packet_engine.MUPECredits3" },
       {  0x06070020, "pci2.mu_packet_engine.MUPELBConfig" },
       {  0x06070040, "pci2.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x06070044, "pci2.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x06070048, "pci2.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x0607004c, "pci2.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x06070050, "pci2.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x06070054, "pci2.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x06070058, "pci2.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x0607005c, "pci2.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x06070060, "pci2.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x06070064, "pci2.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x06070400, "pci2.mu_packet_engine.MUPEActivePacketCount" },
       {  0x06070404, "pci2.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x06070800, "pci2.mu_packet_engine.MUPEConfig" },
       {  0x06070804, "pci2.mu_packet_engine.MUPEAction" },
       {  0x06070808, "pci2.mu_packet_engine.MUPEThrottleMask0" },
       {  0x0607080c, "pci2.mu_packet_engine.MUPEThrottleMask1" },
       {  0x06080000, "pci2.mu_misc_engine.XpbErrConfig" },
       {  0x06080004, "pci2.mu_misc_engine.XpbTOErrStat" },
       {  0x06080008, "pci2.mu_misc_engine.XpbWrErrStat" },
       {  0x0608000c, "pci2.mu_misc_engine.SwCreditLimit" },
       {  0x06080010, "pci2.credit_tracker_config.CreditThrottle" },
       {  0x06080100, "pci2.mu_misc_engine.Ring_0_Base" },
       {  0x06080104, "pci2.mu_misc_engine.Ring_0_Head" },
       {  0x06080108, "pci2.mu_misc_engine.Ring_0_Tail" },
       {  0x06080110, "pci2.mu_misc_engine.Ring_1_Base" },
       {  0x06080114, "pci2.mu_misc_engine.Ring_1_Head" },
       {  0x06080118, "pci2.mu_misc_engine.Ring_1_Tail" },
       {  0x06080120, "pci2.mu_misc_engine.Ring_2_Base" },
       {  0x06080124, "pci2.mu_misc_engine.Ring_2_Head" },
       {  0x06080128, "pci2.mu_misc_engine.Ring_2_Tail" },
       {  0x06080130, "pci2.mu_misc_engine.Ring_3_Base" },
       {  0x06080134, "pci2.mu_misc_engine.Ring_3_Head" },
       {  0x06080138, "pci2.mu_misc_engine.Ring_3_Tail" },
       {  0x06080140, "pci2.mu_misc_engine.Ring_4_Base" },
       {  0x06080144, "pci2.mu_misc_engine.Ring_4_Head" },
       {  0x06080148, "pci2.mu_misc_engine.Ring_4_Tail" },
       {  0x06080150, "pci2.mu_misc_engine.Ring_5_Base" },
       {  0x06080154, "pci2.mu_misc_engine.Ring_5_Head" },
       {  0x06080158, "pci2.mu_misc_engine.Ring_5_Tail" },
       {  0x06080160, "pci2.mu_misc_engine.Ring_6_Base" },
       {  0x06080164, "pci2.mu_misc_engine.Ring_6_Head" },
       {  0x06080168, "pci2.mu_misc_engine.Ring_6_Tail" },
       {  0x06080170, "pci2.mu_misc_engine.Ring_7_Base" },
       {  0x06080174, "pci2.mu_misc_engine.Ring_7_Head" },
       {  0x06080178, "pci2.mu_misc_engine.Ring_7_Tail" },
       {  0x06080180, "pci2.mu_misc_engine.Ring_8_Base" },
       {  0x06080184, "pci2.mu_misc_engine.Ring_8_Head" },
       {  0x06080188, "pci2.mu_misc_engine.Ring_8_Tail" },
       {  0x06080190, "pci2.mu_misc_engine.Ring_9_Base" },
       {  0x06080194, "pci2.mu_misc_engine.Ring_9_Head" },
       {  0x06080198, "pci2.mu_misc_engine.Ring_9_Tail" },
       {  0x060801a0, "pci2.mu_misc_engine.Ring_10_Base" },
       {  0x060801a4, "pci2.mu_misc_engine.Ring_10_Head" },
       {  0x060801a8, "pci2.mu_misc_engine.Ring_10_Tail" },
       {  0x060801b0, "pci2.mu_misc_engine.Ring_11_Base" },
       {  0x060801b4, "pci2.mu_misc_engine.Ring_11_Head" },
       {  0x060801b8, "pci2.mu_misc_engine.Ring_11_Tail" },
       {  0x060801c0, "pci2.mu_misc_engine.Ring_12_Base" },
       {  0x060801c4, "pci2.mu_misc_engine.Ring_12_Head" },
       {  0x060801c8, "pci2.mu_misc_engine.Ring_12_Tail" },
       {  0x060801d0, "pci2.mu_misc_engine.Ring_13_Base" },
       {  0x060801d4, "pci2.mu_misc_engine.Ring_13_Head" },
       {  0x060801d8, "pci2.mu_misc_engine.Ring_13_Tail" },
       {  0x060801e0, "pci2.mu_misc_engine.Ring_14_Base" },
       {  0x060801e4, "pci2.mu_misc_engine.Ring_14_Head" },
       {  0x060801e8, "pci2.mu_misc_engine.Ring_14_Tail" },
       {  0x060801f0, "pci2.mu_misc_engine.Ring_15_Base" },
       {  0x060801f4, "pci2.mu_misc_engine.Ring_15_Head" },
       {  0x060801f8, "pci2.mu_misc_engine.Ring_15_Tail" },
       {  0x060a0000, "pci2.island_master_bridge.Target0AddressModeCfg" },
       {  0x060a0004, "pci2.island_master_bridge.Target1AddressModeCfg" },
       {  0x060a0008, "pci2.island_master_bridge.Target2AddressModeCfg" },
       {  0x060a000c, "pci2.island_master_bridge.Target3AddressModeCfg" },
       {  0x060a0010, "pci2.island_master_bridge.Target4AddressModeCfg" },
       {  0x060a0014, "pci2.island_master_bridge.Target5AddressModeCfg" },
       {  0x060a0018, "pci2.island_master_bridge.Target6AddressModeCfg" },
       {  0x060a001c, "pci2.island_master_bridge.Target7AddressModeCfg" },
       {  0x060a0020, "pci2.island_master_bridge.Target8AddressModeCfg" },
       {  0x060a0024, "pci2.island_master_bridge.Target9AddressModeCfg" },
       {  0x060a0028, "pci2.island_master_bridge.Target10AddressModeCfg" },
       {  0x060a002c, "pci2.island_master_bridge.Target11AddressModeCfg" },
       {  0x060a0030, "pci2.island_master_bridge.Target12AddressModeCfg" },
       {  0x060a0034, "pci2.island_master_bridge.Target13AddressModeCfg" },
       {  0x060a0038, "pci2.island_master_bridge.Target14AddressModeCfg" },
       {  0x060a003c, "pci2.island_master_bridge.Target15AddressModeCfg" },
       {  0x060a0040, "pci2.island_master_bridge.IslandConfigurationClassA" },
       {  0x060a0044, "pci2.island_master_bridge.ImbSmPushBusCfg" },
       {  0x060a0048, "pci2.island_master_bridge.ImbPullDaBusCfg" },
       {  0x060a004c, "pci2.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x060a0050, "pci2.island_master_bridge.ImbIslandIdCfg" },
       {  0x060a0054, "pci2.island_master_bridge.CmdCreditTrackers" },
       {  0x060a0058, "pci2.island_master_bridge.DsfDataCreditTrackers" },
       {  0x060a005c, "pci2.island_master_bridge.PushMstCreditTrackers" },
       {  0x060a0060, "pci2.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x060a0064, "pci2.island_master_bridge.PullidMstCreditTrackers" },
       {  0x060a0068, "pci2.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x060b0000, "pci2.peripheral_interrupt_manager.Status" },
       {  0x060b0008, "pci2.peripheral_interrupt_manager.IntStatusLow" },
       {  0x060b0010, "pci2.peripheral_interrupt_manager.IntStatusMid" },
       {  0x060b0018, "pci2.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x060b0028, "pci2.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x060b002c, "pci2.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x060b0030, "pci2.peripheral_interrupt_manager.EventOut" },
       {  0x060b0038, "pci2.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x060b003c, "pci2.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x060b0040, "pci2.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x060b0044, "pci2.assertions.AssertionsConfig" },
       {  0x060b0048, "pci2.credit_tracker_config.CreditThrottleConfig" },
       {  0x060b004c, "pci2.credit_tracker_config.CreditThrottleAction" },
       {  0x060b0050, "pci2.dsf_cpp_config.DsfCppConfig" },
       {  0x060b0054, "pci2.dsf_cpp_config.DsfCppAction" },
       {  0x060c0000, "pci2.peripheral_trng.AsyncRing" },
       {  0x060c0004, "pci2.peripheral_trng.AsyncTest" },
       {  0x060c0010, "pci2.peripheral_trng.AsyncConfig" },
       {  0x060f0000, "pci2.peripheral_performance_analyzer.Configuration" },
       {  0x060f0008, "pci2.peripheral_performance_analyzer.Timer" },
       {  0x060f0010, "pci2.peripheral_performance_analyzer.FifoControl" },
       {  0x060f0014, "pci2.peripheral_performance_analyzer.FifoData" },
       {  0x060f0018, "pci2.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x060f001c, "pci2.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x060f0020, "pci2.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x060f0024, "pci2.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x060f0028, "pci2.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x060f002c, "pci2.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x060f0040, "pci2.peripheral_performance_analyzer.MaskCompare0" },
       {  0x060f0044, "pci2.peripheral_performance_analyzer.MaskCompare1" },
       {  0x060f0048, "pci2.peripheral_performance_analyzer.MaskCompare2" },
       {  0x060f004c, "pci2.peripheral_performance_analyzer.MaskCompare3" },
       {  0x060f0050, "pci2.peripheral_performance_analyzer.MaskCompare4" },
       {  0x060f0054, "pci2.peripheral_performance_analyzer.MaskCompare5" },
       {  0x060f0058, "pci2.peripheral_performance_analyzer.MaskCompare6" },
       {  0x060f005c, "pci2.peripheral_performance_analyzer.MaskCompare7" },
       {  0x060f0060, "pci2.peripheral_performance_analyzer.MaskCompare8" },
       {  0x060f0064, "pci2.peripheral_performance_analyzer.MaskCompare9" },
       {  0x060f0068, "pci2.peripheral_performance_analyzer.MaskCompare10" },
       {  0x060f006c, "pci2.peripheral_performance_analyzer.MaskCompare11" },
       {  0x060f0070, "pci2.peripheral_performance_analyzer.MaskCompare12" },
       {  0x060f0074, "pci2.peripheral_performance_analyzer.MaskCompare13" },
       {  0x060f0078, "pci2.peripheral_performance_analyzer.MaskCompare14" },
       {  0x060f007c, "pci2.peripheral_performance_analyzer.MaskCompare15" },
       {  0x060f0080, "pci2.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x060f0084, "pci2.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x060f0088, "pci2.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x060f008c, "pci2.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x060f0090, "pci2.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x060f0094, "pci2.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x060f0098, "pci2.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x060f009c, "pci2.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x060f00a0, "pci2.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x060f00a4, "pci2.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x060f00a8, "pci2.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x060f00ac, "pci2.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x060f00b0, "pci2.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x060f00b4, "pci2.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x060f00b8, "pci2.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x060f00bc, "pci2.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x060f00c0, "pci2.peripheral_performance_analyzer.Capture0" },
       {  0x060f00c4, "pci2.peripheral_performance_analyzer.Capture1" },
       {  0x060f00c8, "pci2.peripheral_performance_analyzer.Capture2" },
       {  0x060f00cc, "pci2.peripheral_performance_analyzer.Capture3" },
       {  0x060f00d0, "pci2.peripheral_performance_analyzer.Capture4" },
       {  0x060f00d4, "pci2.peripheral_performance_analyzer.Capture5" },
       {  0x060f00d8, "pci2.peripheral_performance_analyzer.Capture6" },
       {  0x060f00dc, "pci2.peripheral_performance_analyzer.Capture7" },
       {  0x060f00e0, "pci2.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x060f00e4, "pci2.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x060f00e8, "pci2.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x060f00ec, "pci2.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x06100000, "pci2.pcie_component_and_phy.PCIeCompConfig0" },
       {  0x06100004, "pci2.pcie_component_and_phy.PCIeCompConfig1" },
       {  0x06100008, "pci2.pcie_component_and_phy.PCIeCompConfig2" },
       {  0x0610000c, "pci2.pcie_component_and_phy.PCIeCompConfig3" },
       {  0x06100014, "pci2.pcie_component_and_phy.PCIeCpptPushCredit" },
       {  0x06100018, "pci2.pcie_component_and_phy.PCIePciemStatTotal" },
       {  0x0610001c, "pci2.pcie_component_and_phy.PCIePciemStatWrite" },
       {  0x06100020, "pci2.pcie_component_and_phy.PCIePciemStatRead" },
       {  0x06100024, "pci2.pcie_component_and_phy.PCIeSramCtl" },
       {  0x06100028, "pci2.pcie_component_and_phy.PCIeARIError0" },
       {  0x0610002c, "pci2.pcie_component_and_phy.PCIeARIError1" },
       {  0x06100030, "pci2.pcie_component_and_phy.PCIeARIError2" },
       {  0x06100034, "pci2.pcie_component_and_phy.PCIeARIError3" },
       {  0x06100038, "pci2.pcie_component_and_phy.PCIeARIError4" },
       {  0x0610003c, "pci2.pcie_component_and_phy.PCIeARIError5" },
       {  0x06100040, "pci2.pcie_component_and_phy.PCIeARIError6" },
       {  0x06100044, "pci2.pcie_component_and_phy.PCIeARIError7" },
       {  0x06100048, "pci2.pcie_component_and_phy.SerDes4RdWr03To00" },
       {  0x0610004c, "pci2.pcie_component_and_phy.SerDes4RdWr07To04" },
       {  0x06100050, "pci2.pcie_component_and_phy.SerDes4RdData03To00" },
       {  0x06100054, "pci2.pcie_component_and_phy.SerDes4RdData07To04" },
       {  0x06100058, "pci2.pcie_component_and_phy.PCIeAssertConfig" },
       {  0x06100060, "pci2.pcie_component_and_phy.PCIeCntrlrConfig0" },
       {  0x06100064, "pci2.pcie_component_and_phy.PCIeCntrlrConfig1" },
       {  0x06100068, "pci2.pcie_component_and_phy.PCIeCntrlrConfig2" },
       {  0x0610006c, "pci2.pcie_component_and_phy.PCIeCntrlrConfig3" },
       {  0x06100070, "pci2.pcie_component_and_phy.PCIeVfEnable0" },
       {  0x06100074, "pci2.pcie_component_and_phy.PCIeVfEnable1" },
       {  0x06100078, "pci2.pcie_component_and_phy.PCIeVfBusMasterEn0" },
       {  0x0610007c, "pci2.pcie_component_and_phy.PCIeVfBusMasterEn1" },
       {  0x06100080, "pci2.pcie_component_and_phy.PCIeVfFlrInProg0" },
       {  0x06100084, "pci2.pcie_component_and_phy.PCIeVfFlrInProg1" },
       {  0x06100090, "pci2.pcie_component_and_phy.PCIeVfTphReqEn0" },
       {  0x06100094, "pci2.pcie_component_and_phy.PCIeVfTphReqEn1" },
       {  0x06100098, "pci2.pcie_component_and_phy.PCIeVfPwrState0" },
       {  0x0610009c, "pci2.pcie_component_and_phy.PCIeVfPwrState1" },
       {  0x061000a0, "pci2.pcie_component_and_phy.PCIeVfPwrState2" },
       {  0x061000a4, "pci2.pcie_component_and_phy.PCIeVfPwrState3" },
       {  0x061000a8, "pci2.pcie_component_and_phy.PCIeVfPwrState4" },
       {  0x061000ac, "pci2.pcie_component_and_phy.PCIeVfPwrState5" },
       {  0x061000b0, "pci2.pcie_component_and_phy.PCIeVfTphState0" },
       {  0x061000b4, "pci2.pcie_component_and_phy.PCIeVfTphState1" },
       {  0x061000b8, "pci2.pcie_component_and_phy.PCIeVfTphState2" },
       {  0x061000bc, "pci2.pcie_component_and_phy.PCIeVfTphState3" },
       {  0x061000c0, "pci2.pcie_component_and_phy.PCIeVfTphState4" },
       {  0x061000c4, "pci2.pcie_component_and_phy.PCIeVfTphState5" },
       {  0x061000c8, "pci2.pcie_component_and_phy.PCIeVfTphPwrState6" },
       {  0x061000cc, "pci2.pcie_component_and_phy.PCIeStateChangeStat" },
       {  0x061000d0, "pci2.pcie_component_and_phy.PCIePresetCoeff0" },
       {  0x061000d4, "pci2.pcie_component_and_phy.PCIePresetCoeff1" },
       {  0x061000d8, "pci2.pcie_component_and_phy.PCIePresetCoeff2" },
       {  0x061000dc, "pci2.pcie_component_and_phy.PCIePresetCoeff3" },
       {  0x061000e0, "pci2.pcie_component_and_phy.PCIePresetCoeff4" },
       {  0x061000e4, "pci2.pcie_component_and_phy.PCIePresetCoeff5" },
       {  0x061000e8, "pci2.pcie_component_and_phy.PCIePresetCoeff6" },
       {  0x061000ec, "pci2.pcie_component_and_phy.PCIePresetCoeff7" },
       {  0x061000f0, "pci2.pcie_component_and_phy.PCIePresetCoeff8" },
       {  0x061000f4, "pci2.pcie_component_and_phy.PCIePresetCoeff9" },
       {  0x061000f8, "pci2.pcie_component_and_phy.PCIePresetCoeff10" },
       {  0x06100100, "pci2.pcie_component_and_phy.PCIeLocalLowFreq0" },
       {  0x06100104, "pci2.pcie_component_and_phy.PCIeLocalLowFreq1" },
       {  0x06100108, "pci2.pcie_component_and_phy.PCIeLocalFullSwing0" },
       {  0x0610010c, "pci2.pcie_component_and_phy.PCIeLocalFullSwing1" },
       {  0x06100110, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_0" },
       {  0x06100114, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_1" },
       {  0x06100118, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_2" },
       {  0x0610011c, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_3" },
       {  0x06100120, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_4" },
       {  0x06100124, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_5" },
       {  0x06100128, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_6" },
       {  0x0610012c, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_7" },
       {  0x06100130, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_8" },
       {  0x06100134, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_9" },
       {  0x06100138, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_10" },
       {  0x0610013c, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_11" },
       {  0x06100140, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_12" },
       {  0x06100144, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_13" },
       {  0x06100148, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_14" },
       {  0x0610014c, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_15" },
       {  0x06100150, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_16" },
       {  0x06100154, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_17" },
       {  0x06100158, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_18" },
       {  0x0610015c, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_19" },
       {  0x06100160, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_20" },
       {  0x06100164, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_21" },
       {  0x06100168, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_22" },
       {  0x0610016c, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_23" },
       {  0x06100170, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_24" },
       {  0x06100174, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_25" },
       {  0x06100178, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_26" },
       {  0x0610017c, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_27" },
       {  0x06100180, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_28" },
       {  0x06100184, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_29" },
       {  0x06100188, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_30" },
       {  0x0610018c, "pci2.pcie_component_and_phy.PcieEventMsiFuncMap_31" },
       {  0x06100190, "pci2.pcie_component_and_phy.PCIeMSIxPendBitArray_0" },
       {  0x06100194, "pci2.pcie_component_and_phy.PCIeMSIxPendBitArray_1" },
       {  0x06100198, "pci2.pcie_component_and_phy.PCIeMSIxPendBitArray_2" },
       {  0x0610019c, "pci2.pcie_component_and_phy.PCIeMSIxPendBitArray_3" },
       {  0x061001a0, "pci2.pcie_component_and_phy.PCIeMSIxPendBitArray_4" },
       {  0x061001a4, "pci2.pcie_component_and_phy.PCIeMSIxPendBitArray_5" },
       {  0x061001a8, "pci2.pcie_component_and_phy.PCIeMSIxPendBitArray_6" },
       {  0x061001ac, "pci2.pcie_component_and_phy.PCIeMSIxPendBitArray_7" },
       {  0x061001b0, "pci2.pcie_component_and_phy.PcieVendorMsgHeader0" },
       {  0x061001b4, "pci2.pcie_component_and_phy.PcieVendorMsgHeader1" },
       {  0x061001b8, "pci2.pcie_component_and_phy.PcieVendorMsgHeader2" },
       {  0x061001bc, "pci2.pcie_component_and_phy.PcieVendorMsgHeader3" },
       {  0x061001c0, "pci2.pcie_component_and_phy.PcieVendorMsgData0" },
       {  0x061001c4, "pci2.pcie_component_and_phy.PcieVendorMsgData1" },
       {  0x061001c8, "pci2.pcie_component_and_phy.PcieVendorMsgData2" },
       {  0x061001cc, "pci2.pcie_component_and_phy.PcieVendorMsgData3" },
       {  0x061001d0, "pci2.pcie_component_and_phy.PcieTxVendorMsgHeader0" },
       {  0x061001d4, "pci2.pcie_component_and_phy.PcieTxVendorMsgHeader1" },
       {  0x061001d8, "pci2.credit_tracker_config.PcieCreditThrottleCfg" },
       {  0x061001dc, "pci2.pcie_component_and_phy.PcieIntMsiMsgAborted" },
       {  0x07070000, "pci3.mu_packet_engine.MUPEMemConfig" },
       {  0x07070004, "pci3.mu_packet_engine.MUPEWQConfig" },
       {  0x07070008, "pci3.mu_packet_engine.MUPECredits0" },
       {  0x0707000c, "pci3.mu_packet_engine.MUPECredits1" },
       {  0x07070010, "pci3.mu_packet_engine.MUPECredits2" },
       {  0x07070014, "pci3.mu_packet_engine.MUPECredits3" },
       {  0x07070020, "pci3.mu_packet_engine.MUPELBConfig" },
       {  0x07070040, "pci3.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x07070044, "pci3.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x07070048, "pci3.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x0707004c, "pci3.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x07070050, "pci3.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x07070054, "pci3.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x07070058, "pci3.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x0707005c, "pci3.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x07070060, "pci3.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x07070064, "pci3.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x07070400, "pci3.mu_packet_engine.MUPEActivePacketCount" },
       {  0x07070404, "pci3.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x07070800, "pci3.mu_packet_engine.MUPEConfig" },
       {  0x07070804, "pci3.mu_packet_engine.MUPEAction" },
       {  0x07070808, "pci3.mu_packet_engine.MUPEThrottleMask0" },
       {  0x0707080c, "pci3.mu_packet_engine.MUPEThrottleMask1" },
       {  0x07080000, "pci3.mu_misc_engine.XpbErrConfig" },
       {  0x07080004, "pci3.mu_misc_engine.XpbTOErrStat" },
       {  0x07080008, "pci3.mu_misc_engine.XpbWrErrStat" },
       {  0x0708000c, "pci3.mu_misc_engine.SwCreditLimit" },
       {  0x07080010, "pci3.credit_tracker_config.CreditThrottle" },
       {  0x07080100, "pci3.mu_misc_engine.Ring_0_Base" },
       {  0x07080104, "pci3.mu_misc_engine.Ring_0_Head" },
       {  0x07080108, "pci3.mu_misc_engine.Ring_0_Tail" },
       {  0x07080110, "pci3.mu_misc_engine.Ring_1_Base" },
       {  0x07080114, "pci3.mu_misc_engine.Ring_1_Head" },
       {  0x07080118, "pci3.mu_misc_engine.Ring_1_Tail" },
       {  0x07080120, "pci3.mu_misc_engine.Ring_2_Base" },
       {  0x07080124, "pci3.mu_misc_engine.Ring_2_Head" },
       {  0x07080128, "pci3.mu_misc_engine.Ring_2_Tail" },
       {  0x07080130, "pci3.mu_misc_engine.Ring_3_Base" },
       {  0x07080134, "pci3.mu_misc_engine.Ring_3_Head" },
       {  0x07080138, "pci3.mu_misc_engine.Ring_3_Tail" },
       {  0x07080140, "pci3.mu_misc_engine.Ring_4_Base" },
       {  0x07080144, "pci3.mu_misc_engine.Ring_4_Head" },
       {  0x07080148, "pci3.mu_misc_engine.Ring_4_Tail" },
       {  0x07080150, "pci3.mu_misc_engine.Ring_5_Base" },
       {  0x07080154, "pci3.mu_misc_engine.Ring_5_Head" },
       {  0x07080158, "pci3.mu_misc_engine.Ring_5_Tail" },
       {  0x07080160, "pci3.mu_misc_engine.Ring_6_Base" },
       {  0x07080164, "pci3.mu_misc_engine.Ring_6_Head" },
       {  0x07080168, "pci3.mu_misc_engine.Ring_6_Tail" },
       {  0x07080170, "pci3.mu_misc_engine.Ring_7_Base" },
       {  0x07080174, "pci3.mu_misc_engine.Ring_7_Head" },
       {  0x07080178, "pci3.mu_misc_engine.Ring_7_Tail" },
       {  0x07080180, "pci3.mu_misc_engine.Ring_8_Base" },
       {  0x07080184, "pci3.mu_misc_engine.Ring_8_Head" },
       {  0x07080188, "pci3.mu_misc_engine.Ring_8_Tail" },
       {  0x07080190, "pci3.mu_misc_engine.Ring_9_Base" },
       {  0x07080194, "pci3.mu_misc_engine.Ring_9_Head" },
       {  0x07080198, "pci3.mu_misc_engine.Ring_9_Tail" },
       {  0x070801a0, "pci3.mu_misc_engine.Ring_10_Base" },
       {  0x070801a4, "pci3.mu_misc_engine.Ring_10_Head" },
       {  0x070801a8, "pci3.mu_misc_engine.Ring_10_Tail" },
       {  0x070801b0, "pci3.mu_misc_engine.Ring_11_Base" },
       {  0x070801b4, "pci3.mu_misc_engine.Ring_11_Head" },
       {  0x070801b8, "pci3.mu_misc_engine.Ring_11_Tail" },
       {  0x070801c0, "pci3.mu_misc_engine.Ring_12_Base" },
       {  0x070801c4, "pci3.mu_misc_engine.Ring_12_Head" },
       {  0x070801c8, "pci3.mu_misc_engine.Ring_12_Tail" },
       {  0x070801d0, "pci3.mu_misc_engine.Ring_13_Base" },
       {  0x070801d4, "pci3.mu_misc_engine.Ring_13_Head" },
       {  0x070801d8, "pci3.mu_misc_engine.Ring_13_Tail" },
       {  0x070801e0, "pci3.mu_misc_engine.Ring_14_Base" },
       {  0x070801e4, "pci3.mu_misc_engine.Ring_14_Head" },
       {  0x070801e8, "pci3.mu_misc_engine.Ring_14_Tail" },
       {  0x070801f0, "pci3.mu_misc_engine.Ring_15_Base" },
       {  0x070801f4, "pci3.mu_misc_engine.Ring_15_Head" },
       {  0x070801f8, "pci3.mu_misc_engine.Ring_15_Tail" },
       {  0x070a0000, "pci3.island_master_bridge.Target0AddressModeCfg" },
       {  0x070a0004, "pci3.island_master_bridge.Target1AddressModeCfg" },
       {  0x070a0008, "pci3.island_master_bridge.Target2AddressModeCfg" },
       {  0x070a000c, "pci3.island_master_bridge.Target3AddressModeCfg" },
       {  0x070a0010, "pci3.island_master_bridge.Target4AddressModeCfg" },
       {  0x070a0014, "pci3.island_master_bridge.Target5AddressModeCfg" },
       {  0x070a0018, "pci3.island_master_bridge.Target6AddressModeCfg" },
       {  0x070a001c, "pci3.island_master_bridge.Target7AddressModeCfg" },
       {  0x070a0020, "pci3.island_master_bridge.Target8AddressModeCfg" },
       {  0x070a0024, "pci3.island_master_bridge.Target9AddressModeCfg" },
       {  0x070a0028, "pci3.island_master_bridge.Target10AddressModeCfg" },
       {  0x070a002c, "pci3.island_master_bridge.Target11AddressModeCfg" },
       {  0x070a0030, "pci3.island_master_bridge.Target12AddressModeCfg" },
       {  0x070a0034, "pci3.island_master_bridge.Target13AddressModeCfg" },
       {  0x070a0038, "pci3.island_master_bridge.Target14AddressModeCfg" },
       {  0x070a003c, "pci3.island_master_bridge.Target15AddressModeCfg" },
       {  0x070a0040, "pci3.island_master_bridge.IslandConfigurationClassA" },
       {  0x070a0044, "pci3.island_master_bridge.ImbSmPushBusCfg" },
       {  0x070a0048, "pci3.island_master_bridge.ImbPullDaBusCfg" },
       {  0x070a004c, "pci3.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x070a0050, "pci3.island_master_bridge.ImbIslandIdCfg" },
       {  0x070a0054, "pci3.island_master_bridge.CmdCreditTrackers" },
       {  0x070a0058, "pci3.island_master_bridge.DsfDataCreditTrackers" },
       {  0x070a005c, "pci3.island_master_bridge.PushMstCreditTrackers" },
       {  0x070a0060, "pci3.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x070a0064, "pci3.island_master_bridge.PullidMstCreditTrackers" },
       {  0x070a0068, "pci3.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x070b0000, "pci3.peripheral_interrupt_manager.Status" },
       {  0x070b0008, "pci3.peripheral_interrupt_manager.IntStatusLow" },
       {  0x070b0010, "pci3.peripheral_interrupt_manager.IntStatusMid" },
       {  0x070b0018, "pci3.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x070b0028, "pci3.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x070b002c, "pci3.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x070b0030, "pci3.peripheral_interrupt_manager.EventOut" },
       {  0x070b0038, "pci3.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x070b003c, "pci3.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x070b0040, "pci3.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x070b0044, "pci3.assertions.AssertionsConfig" },
       {  0x070b0048, "pci3.credit_tracker_config.CreditThrottleConfig" },
       {  0x070b004c, "pci3.credit_tracker_config.CreditThrottleAction" },
       {  0x070b0050, "pci3.dsf_cpp_config.DsfCppConfig" },
       {  0x070b0054, "pci3.dsf_cpp_config.DsfCppAction" },
       {  0x070c0000, "pci3.peripheral_trng.AsyncRing" },
       {  0x070c0004, "pci3.peripheral_trng.AsyncTest" },
       {  0x070c0010, "pci3.peripheral_trng.AsyncConfig" },
       {  0x070f0000, "pci3.peripheral_performance_analyzer.Configuration" },
       {  0x070f0008, "pci3.peripheral_performance_analyzer.Timer" },
       {  0x070f0010, "pci3.peripheral_performance_analyzer.FifoControl" },
       {  0x070f0014, "pci3.peripheral_performance_analyzer.FifoData" },
       {  0x070f0018, "pci3.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x070f001c, "pci3.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x070f0020, "pci3.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x070f0024, "pci3.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x070f0028, "pci3.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x070f002c, "pci3.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x070f0040, "pci3.peripheral_performance_analyzer.MaskCompare0" },
       {  0x070f0044, "pci3.peripheral_performance_analyzer.MaskCompare1" },
       {  0x070f0048, "pci3.peripheral_performance_analyzer.MaskCompare2" },
       {  0x070f004c, "pci3.peripheral_performance_analyzer.MaskCompare3" },
       {  0x070f0050, "pci3.peripheral_performance_analyzer.MaskCompare4" },
       {  0x070f0054, "pci3.peripheral_performance_analyzer.MaskCompare5" },
       {  0x070f0058, "pci3.peripheral_performance_analyzer.MaskCompare6" },
       {  0x070f005c, "pci3.peripheral_performance_analyzer.MaskCompare7" },
       {  0x070f0060, "pci3.peripheral_performance_analyzer.MaskCompare8" },
       {  0x070f0064, "pci3.peripheral_performance_analyzer.MaskCompare9" },
       {  0x070f0068, "pci3.peripheral_performance_analyzer.MaskCompare10" },
       {  0x070f006c, "pci3.peripheral_performance_analyzer.MaskCompare11" },
       {  0x070f0070, "pci3.peripheral_performance_analyzer.MaskCompare12" },
       {  0x070f0074, "pci3.peripheral_performance_analyzer.MaskCompare13" },
       {  0x070f0078, "pci3.peripheral_performance_analyzer.MaskCompare14" },
       {  0x070f007c, "pci3.peripheral_performance_analyzer.MaskCompare15" },
       {  0x070f0080, "pci3.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x070f0084, "pci3.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x070f0088, "pci3.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x070f008c, "pci3.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x070f0090, "pci3.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x070f0094, "pci3.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x070f0098, "pci3.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x070f009c, "pci3.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x070f00a0, "pci3.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x070f00a4, "pci3.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x070f00a8, "pci3.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x070f00ac, "pci3.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x070f00b0, "pci3.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x070f00b4, "pci3.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x070f00b8, "pci3.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x070f00bc, "pci3.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x070f00c0, "pci3.peripheral_performance_analyzer.Capture0" },
       {  0x070f00c4, "pci3.peripheral_performance_analyzer.Capture1" },
       {  0x070f00c8, "pci3.peripheral_performance_analyzer.Capture2" },
       {  0x070f00cc, "pci3.peripheral_performance_analyzer.Capture3" },
       {  0x070f00d0, "pci3.peripheral_performance_analyzer.Capture4" },
       {  0x070f00d4, "pci3.peripheral_performance_analyzer.Capture5" },
       {  0x070f00d8, "pci3.peripheral_performance_analyzer.Capture6" },
       {  0x070f00dc, "pci3.peripheral_performance_analyzer.Capture7" },
       {  0x070f00e0, "pci3.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x070f00e4, "pci3.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x070f00e8, "pci3.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x070f00ec, "pci3.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x07100000, "pci3.pcie_component_and_phy.PCIeCompConfig0" },
       {  0x07100004, "pci3.pcie_component_and_phy.PCIeCompConfig1" },
       {  0x07100008, "pci3.pcie_component_and_phy.PCIeCompConfig2" },
       {  0x0710000c, "pci3.pcie_component_and_phy.PCIeCompConfig3" },
       {  0x07100014, "pci3.pcie_component_and_phy.PCIeCpptPushCredit" },
       {  0x07100018, "pci3.pcie_component_and_phy.PCIePciemStatTotal" },
       {  0x0710001c, "pci3.pcie_component_and_phy.PCIePciemStatWrite" },
       {  0x07100020, "pci3.pcie_component_and_phy.PCIePciemStatRead" },
       {  0x07100024, "pci3.pcie_component_and_phy.PCIeSramCtl" },
       {  0x07100028, "pci3.pcie_component_and_phy.PCIeARIError0" },
       {  0x0710002c, "pci3.pcie_component_and_phy.PCIeARIError1" },
       {  0x07100030, "pci3.pcie_component_and_phy.PCIeARIError2" },
       {  0x07100034, "pci3.pcie_component_and_phy.PCIeARIError3" },
       {  0x07100038, "pci3.pcie_component_and_phy.PCIeARIError4" },
       {  0x0710003c, "pci3.pcie_component_and_phy.PCIeARIError5" },
       {  0x07100040, "pci3.pcie_component_and_phy.PCIeARIError6" },
       {  0x07100044, "pci3.pcie_component_and_phy.PCIeARIError7" },
       {  0x07100048, "pci3.pcie_component_and_phy.SerDes4RdWr03To00" },
       {  0x0710004c, "pci3.pcie_component_and_phy.SerDes4RdWr07To04" },
       {  0x07100050, "pci3.pcie_component_and_phy.SerDes4RdData03To00" },
       {  0x07100054, "pci3.pcie_component_and_phy.SerDes4RdData07To04" },
       {  0x07100058, "pci3.pcie_component_and_phy.PCIeAssertConfig" },
       {  0x07100060, "pci3.pcie_component_and_phy.PCIeCntrlrConfig0" },
       {  0x07100064, "pci3.pcie_component_and_phy.PCIeCntrlrConfig1" },
       {  0x07100068, "pci3.pcie_component_and_phy.PCIeCntrlrConfig2" },
       {  0x0710006c, "pci3.pcie_component_and_phy.PCIeCntrlrConfig3" },
       {  0x07100070, "pci3.pcie_component_and_phy.PCIeVfEnable0" },
       {  0x07100074, "pci3.pcie_component_and_phy.PCIeVfEnable1" },
       {  0x07100078, "pci3.pcie_component_and_phy.PCIeVfBusMasterEn0" },
       {  0x0710007c, "pci3.pcie_component_and_phy.PCIeVfBusMasterEn1" },
       {  0x07100080, "pci3.pcie_component_and_phy.PCIeVfFlrInProg0" },
       {  0x07100084, "pci3.pcie_component_and_phy.PCIeVfFlrInProg1" },
       {  0x07100090, "pci3.pcie_component_and_phy.PCIeVfTphReqEn0" },
       {  0x07100094, "pci3.pcie_component_and_phy.PCIeVfTphReqEn1" },
       {  0x07100098, "pci3.pcie_component_and_phy.PCIeVfPwrState0" },
       {  0x0710009c, "pci3.pcie_component_and_phy.PCIeVfPwrState1" },
       {  0x071000a0, "pci3.pcie_component_and_phy.PCIeVfPwrState2" },
       {  0x071000a4, "pci3.pcie_component_and_phy.PCIeVfPwrState3" },
       {  0x071000a8, "pci3.pcie_component_and_phy.PCIeVfPwrState4" },
       {  0x071000ac, "pci3.pcie_component_and_phy.PCIeVfPwrState5" },
       {  0x071000b0, "pci3.pcie_component_and_phy.PCIeVfTphState0" },
       {  0x071000b4, "pci3.pcie_component_and_phy.PCIeVfTphState1" },
       {  0x071000b8, "pci3.pcie_component_and_phy.PCIeVfTphState2" },
       {  0x071000bc, "pci3.pcie_component_and_phy.PCIeVfTphState3" },
       {  0x071000c0, "pci3.pcie_component_and_phy.PCIeVfTphState4" },
       {  0x071000c4, "pci3.pcie_component_and_phy.PCIeVfTphState5" },
       {  0x071000c8, "pci3.pcie_component_and_phy.PCIeVfTphPwrState6" },
       {  0x071000cc, "pci3.pcie_component_and_phy.PCIeStateChangeStat" },
       {  0x071000d0, "pci3.pcie_component_and_phy.PCIePresetCoeff0" },
       {  0x071000d4, "pci3.pcie_component_and_phy.PCIePresetCoeff1" },
       {  0x071000d8, "pci3.pcie_component_and_phy.PCIePresetCoeff2" },
       {  0x071000dc, "pci3.pcie_component_and_phy.PCIePresetCoeff3" },
       {  0x071000e0, "pci3.pcie_component_and_phy.PCIePresetCoeff4" },
       {  0x071000e4, "pci3.pcie_component_and_phy.PCIePresetCoeff5" },
       {  0x071000e8, "pci3.pcie_component_and_phy.PCIePresetCoeff6" },
       {  0x071000ec, "pci3.pcie_component_and_phy.PCIePresetCoeff7" },
       {  0x071000f0, "pci3.pcie_component_and_phy.PCIePresetCoeff8" },
       {  0x071000f4, "pci3.pcie_component_and_phy.PCIePresetCoeff9" },
       {  0x071000f8, "pci3.pcie_component_and_phy.PCIePresetCoeff10" },
       {  0x07100100, "pci3.pcie_component_and_phy.PCIeLocalLowFreq0" },
       {  0x07100104, "pci3.pcie_component_and_phy.PCIeLocalLowFreq1" },
       {  0x07100108, "pci3.pcie_component_and_phy.PCIeLocalFullSwing0" },
       {  0x0710010c, "pci3.pcie_component_and_phy.PCIeLocalFullSwing1" },
       {  0x07100110, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_0" },
       {  0x07100114, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_1" },
       {  0x07100118, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_2" },
       {  0x0710011c, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_3" },
       {  0x07100120, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_4" },
       {  0x07100124, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_5" },
       {  0x07100128, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_6" },
       {  0x0710012c, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_7" },
       {  0x07100130, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_8" },
       {  0x07100134, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_9" },
       {  0x07100138, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_10" },
       {  0x0710013c, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_11" },
       {  0x07100140, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_12" },
       {  0x07100144, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_13" },
       {  0x07100148, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_14" },
       {  0x0710014c, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_15" },
       {  0x07100150, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_16" },
       {  0x07100154, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_17" },
       {  0x07100158, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_18" },
       {  0x0710015c, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_19" },
       {  0x07100160, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_20" },
       {  0x07100164, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_21" },
       {  0x07100168, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_22" },
       {  0x0710016c, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_23" },
       {  0x07100170, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_24" },
       {  0x07100174, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_25" },
       {  0x07100178, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_26" },
       {  0x0710017c, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_27" },
       {  0x07100180, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_28" },
       {  0x07100184, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_29" },
       {  0x07100188, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_30" },
       {  0x0710018c, "pci3.pcie_component_and_phy.PcieEventMsiFuncMap_31" },
       {  0x07100190, "pci3.pcie_component_and_phy.PCIeMSIxPendBitArray_0" },
       {  0x07100194, "pci3.pcie_component_and_phy.PCIeMSIxPendBitArray_1" },
       {  0x07100198, "pci3.pcie_component_and_phy.PCIeMSIxPendBitArray_2" },
       {  0x0710019c, "pci3.pcie_component_and_phy.PCIeMSIxPendBitArray_3" },
       {  0x071001a0, "pci3.pcie_component_and_phy.PCIeMSIxPendBitArray_4" },
       {  0x071001a4, "pci3.pcie_component_and_phy.PCIeMSIxPendBitArray_5" },
       {  0x071001a8, "pci3.pcie_component_and_phy.PCIeMSIxPendBitArray_6" },
       {  0x071001ac, "pci3.pcie_component_and_phy.PCIeMSIxPendBitArray_7" },
       {  0x071001b0, "pci3.pcie_component_and_phy.PcieVendorMsgHeader0" },
       {  0x071001b4, "pci3.pcie_component_and_phy.PcieVendorMsgHeader1" },
       {  0x071001b8, "pci3.pcie_component_and_phy.PcieVendorMsgHeader2" },
       {  0x071001bc, "pci3.pcie_component_and_phy.PcieVendorMsgHeader3" },
       {  0x071001c0, "pci3.pcie_component_and_phy.PcieVendorMsgData0" },
       {  0x071001c4, "pci3.pcie_component_and_phy.PcieVendorMsgData1" },
       {  0x071001c8, "pci3.pcie_component_and_phy.PcieVendorMsgData2" },
       {  0x071001cc, "pci3.pcie_component_and_phy.PcieVendorMsgData3" },
       {  0x071001d0, "pci3.pcie_component_and_phy.PcieTxVendorMsgHeader0" },
       {  0x071001d4, "pci3.pcie_component_and_phy.PcieTxVendorMsgHeader1" },
       {  0x071001d8, "pci3.credit_tracker_config.PcieCreditThrottleCfg" },
       {  0x071001dc, "pci3.pcie_component_and_phy.PcieIntMsiMsgAborted" },
       {  0x08100000, "nbi0.nbi_dma_csr.NbiDmaCfg" },
       {  0x08100004, "nbi0.nbi_dma_csr.NbiDmaSpare" },
       {  0x0810000c, "nbi0.nbi_dma_csr.NbiDmaBlqEvent" },
       {  0x08100010, "nbi0.nbi_dma_csr.NbiDmaRate" },
       {  0x08100014, "nbi0.nbi_dma_csr.NbiDmaCredit" },
       {  0x08100018, "nbi0.nbi_dma_csr.NbiDmaBpeChainEnd" },
       {  0x08100020, "nbi0.nbi_dma_csr.NbiDmaBP0Cfg" },
       {  0x08100024, "nbi0.nbi_dma_csr.NbiDmaBP1Cfg" },
       {  0x08100028, "nbi0.nbi_dma_csr.NbiDmaBP2Cfg" },
       {  0x0810002c, "nbi0.nbi_dma_csr.NbiDmaBP3Cfg" },
       {  0x08100030, "nbi0.nbi_dma_csr.NbiDmaBP4Cfg" },
       {  0x08100034, "nbi0.nbi_dma_csr.NbiDmaBP5Cfg" },
       {  0x08100038, "nbi0.nbi_dma_csr.NbiDmaBP6Cfg" },
       {  0x0810003c, "nbi0.nbi_dma_csr.NbiDmaBP7Cfg" },
       {  0x08100040, "nbi0.nbi_dma_csr.NbiDmaBpe0Cfg" },
       {  0x08100044, "nbi0.nbi_dma_csr.NbiDmaBpe1Cfg" },
       {  0x08100048, "nbi0.nbi_dma_csr.NbiDmaBpe2Cfg" },
       {  0x0810004c, "nbi0.nbi_dma_csr.NbiDmaBpe3Cfg" },
       {  0x08100050, "nbi0.nbi_dma_csr.NbiDmaBpe4Cfg" },
       {  0x08100054, "nbi0.nbi_dma_csr.NbiDmaBpe5Cfg" },
       {  0x08100058, "nbi0.nbi_dma_csr.NbiDmaBpe6Cfg" },
       {  0x0810005c, "nbi0.nbi_dma_csr.NbiDmaBpe7Cfg" },
       {  0x08100060, "nbi0.nbi_dma_csr.NbiDmaBpe8Cfg" },
       {  0x08100064, "nbi0.nbi_dma_csr.NbiDmaBpe9Cfg" },
       {  0x08100068, "nbi0.nbi_dma_csr.NbiDmaBpe10Cfg" },
       {  0x0810006c, "nbi0.nbi_dma_csr.NbiDmaBpe11Cfg" },
       {  0x08100070, "nbi0.nbi_dma_csr.NbiDmaBpe12Cfg" },
       {  0x08100074, "nbi0.nbi_dma_csr.NbiDmaBpe13Cfg" },
       {  0x08100078, "nbi0.nbi_dma_csr.NbiDmaBpe14Cfg" },
       {  0x0810007c, "nbi0.nbi_dma_csr.NbiDmaBpe15Cfg" },
       {  0x08100080, "nbi0.nbi_dma_csr.NbiDmaBpe16Cfg" },
       {  0x08100084, "nbi0.nbi_dma_csr.NbiDmaBpe17Cfg" },
       {  0x08100088, "nbi0.nbi_dma_csr.NbiDmaBpe18Cfg" },
       {  0x0810008c, "nbi0.nbi_dma_csr.NbiDmaBpe19Cfg" },
       {  0x08100090, "nbi0.nbi_dma_csr.NbiDmaBpe20Cfg" },
       {  0x08100094, "nbi0.nbi_dma_csr.NbiDmaBpe21Cfg" },
       {  0x08100098, "nbi0.nbi_dma_csr.NbiDmaBpe22Cfg" },
       {  0x0810009c, "nbi0.nbi_dma_csr.NbiDmaBpe23Cfg" },
       {  0x081000a0, "nbi0.nbi_dma_csr.NbiDmaBpe24Cfg" },
       {  0x081000a4, "nbi0.nbi_dma_csr.NbiDmaBpe25Cfg" },
       {  0x081000a8, "nbi0.nbi_dma_csr.NbiDmaBpe26Cfg" },
       {  0x081000ac, "nbi0.nbi_dma_csr.NbiDmaBpe27Cfg" },
       {  0x081000b0, "nbi0.nbi_dma_csr.NbiDmaBpe28Cfg" },
       {  0x081000b4, "nbi0.nbi_dma_csr.NbiDmaBpe29Cfg" },
       {  0x081000b8, "nbi0.nbi_dma_csr.NbiDmaBpe30Cfg" },
       {  0x081000bc, "nbi0.nbi_dma_csr.NbiDmaBpe31Cfg" },
       {  0x081000c0, "nbi0.nbi_dma_csr.NbiDmaPktCntLo" },
       {  0x081000c4, "nbi0.nbi_dma_csr.NbiDmaPktCntHi" },
       {  0x081000c8, "nbi0.nbi_dma_csr.NbiDmaByteCntLo" },
       {  0x081000cc, "nbi0.nbi_dma_csr.NbiDmaByteCntHi" },
       {  0x081000d0, "nbi0.nbi_dma_csr.NbiDmaDropPktCntLo" },
       {  0x081000d4, "nbi0.nbi_dma_csr.NbiDmaDropPktCntHi" },
       {  0x081000d8, "nbi0.nbi_dma_csr.NbiDmaDropByteCntLo" },
       {  0x081000dc, "nbi0.nbi_dma_csr.NbiDmaDropByteCntHi" },
       {  0x081000e0, "nbi0.nbi_dma_csr.NbiDmaBuffAllocCreditLimit0" },
       {  0x081000e4, "nbi0.nbi_dma_csr.NbiDmaBuffAllocCreditLimit1" },
       {  0x081000e8, "nbi0.nbi_dma_csr.NbiDmaCppMstrCreditLimit" },
       {  0x081000ec, "nbi0.nbi_dma_csr.NbiDmaArbiterCreditLimit0" },
       {  0x081000f0, "nbi0.nbi_dma_csr.NbiDmaArbiterCreditLimit1" },
       {  0x081000f4, "nbi0.nbi_dma_csr.NbiDmaCtrlCreditLimit0" },
       {  0x081000f8, "nbi0.nbi_dma_csr.NbiDmaCtrlCreditLimit1" },
       {  0x081000fc, "nbi0.nbi_dma_csr.NbiDmaPushBusCreditLimit" },
       {  0x08100100, "nbi0.nbi_dma_csr.NbiDmaRdCtrlCreditLimit0" },
       {  0x08100104, "nbi0.nbi_dma_csr.NbiDmaRdCtrlCreditLimit1" },
       {  0x08100108, "nbi0.nbi_dma_csr.NbiDmaRdCtrlCreditLimit2" },
       {  0x0810010c, "nbi0.nbi_dma_csr.NbiDmaMcrArbiterCreditLimit" },
       {  0x08100110, "nbi0.credit_tracker_config.NbiDmaCreditThrottleCfg0" },
       {  0x08100114, "nbi0.credit_tracker_config.NbiDmaCreditThrottleCfg1" },
       {  0x08100118, "nbi0.credit_tracker_config.NbiDmaCreditThrottleCfg2" },
       {  0x0810011c, "nbi0.credit_tracker_config.NbiDmaCreditThrottleCfg3" },
       {  0x08100120, "nbi0.credit_tracker_config.NbiDmaCreditThrottleCfg4" },
       {  0x08100124, "nbi0.credit_tracker_config.NbiDmaCreditThrottleCfg5" },
       {  0x08100128, "nbi0.credit_tracker_config.NbiDmaCreditThrottleCfg6" },
       {  0x0810012c, "nbi0.credit_tracker_config.NbiDmaCreditThrottleCfg7" },
       {  0x08100130, "nbi0.nbi_dma_csr.NbiDmaAssertionsCfg" },
       {  0x08100134, "nbi0.perf_mux_config.NbiDmaPerfCtrl" },
       {  0x08140000, "nbi0.nbitm.TrafficManagerConfig" },
       {  0x08140004, "nbi0.nbitm.DropRate" },
       {  0x08140008, "nbi0.nbitm.BlqEvent" },
       {  0x0814000c, "nbi0.nbitm.SwCreditLimit0" },
       {  0x08140010, "nbi0.nbitm.SwCreditLimit1" },
       {  0x08140014, "nbi0.nbitm.SwCreditLimit2" },
       {  0x08140018, "nbi0.nbitm.SwCreditLimit3" },
       {  0x0814001c, "nbi0.nbitm.SwCreditLimit4" },
       {  0x08140020, "nbi0.nbitm.SwCreditLimit5" },
       {  0x08140024, "nbi0.nbitm.SwCreditLimit6" },
       {  0x08140028, "nbi0.nbitm.SwCreditLimit7" },
       {  0x0814002c, "nbi0.nbitm.SwCreditLimit8" },
       {  0x08140030, "nbi0.nbitm.SwCreditLimitBlq" },
       {  0x08140034, "nbi0.nbitm.SwCreditLimitMcrCmdCtrl" },
       {  0x08140038, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig0" },
       {  0x0814003c, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig1" },
       {  0x08140040, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig2" },
       {  0x08140044, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig3" },
       {  0x08140048, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig4" },
       {  0x0814004c, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig5" },
       {  0x08140050, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig6" },
       {  0x08140054, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig7" },
       {  0x08140058, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig8" },
       {  0x0814005c, "nbi0.nbitm.SwCreditLimit9" },
       {  0x08140060, "nbi0.nbitm.SwCreditLimit10" },
       {  0x08140064, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig9" },
       {  0x08140068, "nbi0.nbitm.NbitmAssertCfg0" },
       {  0x0814006c, "nbi0.perf_mux_config.nbitm_perf_ctrl0" },
       {  0x08140070, "nbi0.perf_mux_config.nbitm_perf_ctrl1" },
       {  0x08140074, "nbi0.nbitm.EgressRateLimit" },
       {  0x08140078, "nbi0.nbitm.EgressPullIdPortEnable" },
       {  0x0814007c, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig10" },
       {  0x08140080, "nbi0.credit_tracker_config.NbitmCreditThrottleConfig11" },
       {  0x08140084, "nbi0.nbitm.NbitmAssertCfg1" },
       {  0x08140100, "nbi0.nbitm.OutOfOrderCount0" },
       {  0x08140104, "nbi0.nbitm.OutOfOrderCount1" },
       {  0x08140108, "nbi0.nbitm.OutOfOrderCount2" },
       {  0x0814010c, "nbi0.nbitm.OutOfOrderCount3" },
       {  0x08140110, "nbi0.nbitm.OutOfOrderCount4" },
       {  0x08140114, "nbi0.nbitm.OutOfOrderCount5" },
       {  0x08140118, "nbi0.nbitm.OutOfOrderCount6" },
       {  0x0814011c, "nbi0.nbitm.OutOfOrderCount7" },
       {  0x08140120, "nbi0.nbitm.OutOfOrderCount8" },
       {  0x08140124, "nbi0.nbitm.OutOfOrderCount9" },
       {  0x08140128, "nbi0.nbitm.OutOfOrderCount10" },
       {  0x0814012c, "nbi0.nbitm.OutOfOrderCount11" },
       {  0x08140130, "nbi0.nbitm.OutOfOrderCount12" },
       {  0x08140134, "nbi0.nbitm.OutOfOrderCount13" },
       {  0x08140138, "nbi0.nbitm.OutOfOrderCount14" },
       {  0x0814013c, "nbi0.nbitm.OutOfOrderCount15" },
       {  0x08140140, "nbi0.nbitm.OutOfOrderCount16" },
       {  0x08140144, "nbi0.nbitm.OutOfOrderCount17" },
       {  0x08140148, "nbi0.nbitm.OutOfOrderCount18" },
       {  0x0814014c, "nbi0.nbitm.OutOfOrderCount19" },
       {  0x08140150, "nbi0.nbitm.OutOfOrderCount20" },
       {  0x08140154, "nbi0.nbitm.OutOfOrderCount21" },
       {  0x08140158, "nbi0.nbitm.OutOfOrderCount22" },
       {  0x0814015c, "nbi0.nbitm.OutOfOrderCount23" },
       {  0x08140160, "nbi0.nbitm.OutOfOrderCount24" },
       {  0x08140164, "nbi0.nbitm.OutOfOrderCount25" },
       {  0x08140168, "nbi0.nbitm.OutOfOrderCount26" },
       {  0x0814016c, "nbi0.nbitm.OutOfOrderCount27" },
       {  0x08140170, "nbi0.nbitm.OutOfOrderCount28" },
       {  0x08140174, "nbi0.nbitm.OutOfOrderCount29" },
       {  0x08140178, "nbi0.nbitm.OutOfOrderCount30" },
       {  0x0814017c, "nbi0.nbitm.OutOfOrderCount31" },
       {  0x08140200, "nbi0.nbitm.OutOfOrderCountClear0" },
       {  0x08140204, "nbi0.nbitm.OutOfOrderCountClear1" },
       {  0x08140208, "nbi0.nbitm.OutOfOrderCountClear2" },
       {  0x0814020c, "nbi0.nbitm.OutOfOrderCountClear3" },
       {  0x08140210, "nbi0.nbitm.OutOfOrderCountClear4" },
       {  0x08140214, "nbi0.nbitm.OutOfOrderCountClear5" },
       {  0x08140218, "nbi0.nbitm.OutOfOrderCountClear6" },
       {  0x0814021c, "nbi0.nbitm.OutOfOrderCountClear7" },
       {  0x08140220, "nbi0.nbitm.OutOfOrderCountClear8" },
       {  0x08140224, "nbi0.nbitm.OutOfOrderCountClear9" },
       {  0x08140228, "nbi0.nbitm.OutOfOrderCountClear10" },
       {  0x0814022c, "nbi0.nbitm.OutOfOrderCountClear11" },
       {  0x08140230, "nbi0.nbitm.OutOfOrderCountClear12" },
       {  0x08140234, "nbi0.nbitm.OutOfOrderCountClear13" },
       {  0x08140238, "nbi0.nbitm.OutOfOrderCountClear14" },
       {  0x0814023c, "nbi0.nbitm.OutOfOrderCountClear15" },
       {  0x08140240, "nbi0.nbitm.OutOfOrderCountClear16" },
       {  0x08140244, "nbi0.nbitm.OutOfOrderCountClear17" },
       {  0x08140248, "nbi0.nbitm.OutOfOrderCountClear18" },
       {  0x0814024c, "nbi0.nbitm.OutOfOrderCountClear19" },
       {  0x08140250, "nbi0.nbitm.OutOfOrderCountClear20" },
       {  0x08140254, "nbi0.nbitm.OutOfOrderCountClear21" },
       {  0x08140258, "nbi0.nbitm.OutOfOrderCountClear22" },
       {  0x0814025c, "nbi0.nbitm.OutOfOrderCountClear23" },
       {  0x08140260, "nbi0.nbitm.OutOfOrderCountClear24" },
       {  0x08140264, "nbi0.nbitm.OutOfOrderCountClear25" },
       {  0x08140268, "nbi0.nbitm.OutOfOrderCountClear26" },
       {  0x0814026c, "nbi0.nbitm.OutOfOrderCountClear27" },
       {  0x08140270, "nbi0.nbitm.OutOfOrderCountClear28" },
       {  0x08140274, "nbi0.nbitm.OutOfOrderCountClear29" },
       {  0x08140278, "nbi0.nbitm.OutOfOrderCountClear30" },
       {  0x0814027c, "nbi0.nbitm.OutOfOrderCountClear31" },
       {  0x08140300, "nbi0.nbitm.MiniPktCreditConfig" },
       {  0x08140304, "nbi0.nbitm.MiniPktFreePoolCredit0" },
       {  0x08140308, "nbi0.nbitm.MiniPktFreePoolCredit1" },
       {  0x08140400, "nbi0.nbitm.MiniPktChannelCredit0" },
       {  0x08140404, "nbi0.nbitm.MiniPktChannelCredit1" },
       {  0x08140408, "nbi0.nbitm.MiniPktChannelCredit2" },
       {  0x0814040c, "nbi0.nbitm.MiniPktChannelCredit3" },
       {  0x08140410, "nbi0.nbitm.MiniPktChannelCredit4" },
       {  0x08140414, "nbi0.nbitm.MiniPktChannelCredit5" },
       {  0x08140418, "nbi0.nbitm.MiniPktChannelCredit6" },
       {  0x0814041c, "nbi0.nbitm.MiniPktChannelCredit7" },
       {  0x08140420, "nbi0.nbitm.MiniPktChannelCredit8" },
       {  0x08140424, "nbi0.nbitm.MiniPktChannelCredit9" },
       {  0x08140428, "nbi0.nbitm.MiniPktChannelCredit10" },
       {  0x0814042c, "nbi0.nbitm.MiniPktChannelCredit11" },
       {  0x08140430, "nbi0.nbitm.MiniPktChannelCredit12" },
       {  0x08140434, "nbi0.nbitm.MiniPktChannelCredit13" },
       {  0x08140438, "nbi0.nbitm.MiniPktChannelCredit14" },
       {  0x0814043c, "nbi0.nbitm.MiniPktChannelCredit15" },
       {  0x08140440, "nbi0.nbitm.MiniPktChannelCredit16" },
       {  0x08140444, "nbi0.nbitm.MiniPktChannelCredit17" },
       {  0x08140448, "nbi0.nbitm.MiniPktChannelCredit18" },
       {  0x0814044c, "nbi0.nbitm.MiniPktChannelCredit19" },
       {  0x08140450, "nbi0.nbitm.MiniPktChannelCredit20" },
       {  0x08140454, "nbi0.nbitm.MiniPktChannelCredit21" },
       {  0x08140458, "nbi0.nbitm.MiniPktChannelCredit22" },
       {  0x0814045c, "nbi0.nbitm.MiniPktChannelCredit23" },
       {  0x08140460, "nbi0.nbitm.MiniPktChannelCredit24" },
       {  0x08140464, "nbi0.nbitm.MiniPktChannelCredit25" },
       {  0x08140468, "nbi0.nbitm.MiniPktChannelCredit26" },
       {  0x0814046c, "nbi0.nbitm.MiniPktChannelCredit27" },
       {  0x08140470, "nbi0.nbitm.MiniPktChannelCredit28" },
       {  0x08140474, "nbi0.nbitm.MiniPktChannelCredit29" },
       {  0x08140478, "nbi0.nbitm.MiniPktChannelCredit30" },
       {  0x0814047c, "nbi0.nbitm.MiniPktChannelCredit31" },
       {  0x08140480, "nbi0.nbitm.MiniPktChannelCredit32" },
       {  0x08140484, "nbi0.nbitm.MiniPktChannelCredit33" },
       {  0x08140488, "nbi0.nbitm.MiniPktChannelCredit34" },
       {  0x0814048c, "nbi0.nbitm.MiniPktChannelCredit35" },
       {  0x08140490, "nbi0.nbitm.MiniPktChannelCredit36" },
       {  0x08140494, "nbi0.nbitm.MiniPktChannelCredit37" },
       {  0x08140498, "nbi0.nbitm.MiniPktChannelCredit38" },
       {  0x0814049c, "nbi0.nbitm.MiniPktChannelCredit39" },
       {  0x081404a0, "nbi0.nbitm.MiniPktChannelCredit40" },
       {  0x081404a4, "nbi0.nbitm.MiniPktChannelCredit41" },
       {  0x081404a8, "nbi0.nbitm.MiniPktChannelCredit42" },
       {  0x081404ac, "nbi0.nbitm.MiniPktChannelCredit43" },
       {  0x081404b0, "nbi0.nbitm.MiniPktChannelCredit44" },
       {  0x081404b4, "nbi0.nbitm.MiniPktChannelCredit45" },
       {  0x081404b8, "nbi0.nbitm.MiniPktChannelCredit46" },
       {  0x081404bc, "nbi0.nbitm.MiniPktChannelCredit47" },
       {  0x081404c0, "nbi0.nbitm.MiniPktChannelCredit48" },
       {  0x081404c4, "nbi0.nbitm.MiniPktChannelCredit49" },
       {  0x081404c8, "nbi0.nbitm.MiniPktChannelCredit50" },
       {  0x081404cc, "nbi0.nbitm.MiniPktChannelCredit51" },
       {  0x081404d0, "nbi0.nbitm.MiniPktChannelCredit52" },
       {  0x081404d4, "nbi0.nbitm.MiniPktChannelCredit53" },
       {  0x081404d8, "nbi0.nbitm.MiniPktChannelCredit54" },
       {  0x081404dc, "nbi0.nbitm.MiniPktChannelCredit55" },
       {  0x081404e0, "nbi0.nbitm.MiniPktChannelCredit56" },
       {  0x081404e4, "nbi0.nbitm.MiniPktChannelCredit57" },
       {  0x081404e8, "nbi0.nbitm.MiniPktChannelCredit58" },
       {  0x081404ec, "nbi0.nbitm.MiniPktChannelCredit59" },
       {  0x081404f0, "nbi0.nbitm.MiniPktChannelCredit60" },
       {  0x081404f4, "nbi0.nbitm.MiniPktChannelCredit61" },
       {  0x081404f8, "nbi0.nbitm.MiniPktChannelCredit62" },
       {  0x081404fc, "nbi0.nbitm.MiniPktChannelCredit63" },
       {  0x08140500, "nbi0.nbitm.MiniPktChannelCredit64" },
       {  0x08140504, "nbi0.nbitm.MiniPktChannelCredit65" },
       {  0x08140508, "nbi0.nbitm.MiniPktChannelCredit66" },
       {  0x0814050c, "nbi0.nbitm.MiniPktChannelCredit67" },
       {  0x08140510, "nbi0.nbitm.MiniPktChannelCredit68" },
       {  0x08140514, "nbi0.nbitm.MiniPktChannelCredit69" },
       {  0x08140518, "nbi0.nbitm.MiniPktChannelCredit70" },
       {  0x0814051c, "nbi0.nbitm.MiniPktChannelCredit71" },
       {  0x08140520, "nbi0.nbitm.MiniPktChannelCredit72" },
       {  0x08140524, "nbi0.nbitm.MiniPktChannelCredit73" },
       {  0x08140528, "nbi0.nbitm.MiniPktChannelCredit74" },
       {  0x0814052c, "nbi0.nbitm.MiniPktChannelCredit75" },
       {  0x08140530, "nbi0.nbitm.MiniPktChannelCredit76" },
       {  0x08140534, "nbi0.nbitm.MiniPktChannelCredit77" },
       {  0x08140538, "nbi0.nbitm.MiniPktChannelCredit78" },
       {  0x0814053c, "nbi0.nbitm.MiniPktChannelCredit79" },
       {  0x08140540, "nbi0.nbitm.MiniPktChannelCredit80" },
       {  0x08140544, "nbi0.nbitm.MiniPktChannelCredit81" },
       {  0x08140548, "nbi0.nbitm.MiniPktChannelCredit82" },
       {  0x0814054c, "nbi0.nbitm.MiniPktChannelCredit83" },
       {  0x08140550, "nbi0.nbitm.MiniPktChannelCredit84" },
       {  0x08140554, "nbi0.nbitm.MiniPktChannelCredit85" },
       {  0x08140558, "nbi0.nbitm.MiniPktChannelCredit86" },
       {  0x0814055c, "nbi0.nbitm.MiniPktChannelCredit87" },
       {  0x08140560, "nbi0.nbitm.MiniPktChannelCredit88" },
       {  0x08140564, "nbi0.nbitm.MiniPktChannelCredit89" },
       {  0x08140568, "nbi0.nbitm.MiniPktChannelCredit90" },
       {  0x0814056c, "nbi0.nbitm.MiniPktChannelCredit91" },
       {  0x08140570, "nbi0.nbitm.MiniPktChannelCredit92" },
       {  0x08140574, "nbi0.nbitm.MiniPktChannelCredit93" },
       {  0x08140578, "nbi0.nbitm.MiniPktChannelCredit94" },
       {  0x0814057c, "nbi0.nbitm.MiniPktChannelCredit95" },
       {  0x08140580, "nbi0.nbitm.MiniPktChannelCredit96" },
       {  0x08140584, "nbi0.nbitm.MiniPktChannelCredit97" },
       {  0x08140588, "nbi0.nbitm.MiniPktChannelCredit98" },
       {  0x0814058c, "nbi0.nbitm.MiniPktChannelCredit99" },
       {  0x08140590, "nbi0.nbitm.MiniPktChannelCredit100" },
       {  0x08140594, "nbi0.nbitm.MiniPktChannelCredit101" },
       {  0x08140598, "nbi0.nbitm.MiniPktChannelCredit102" },
       {  0x0814059c, "nbi0.nbitm.MiniPktChannelCredit103" },
       {  0x081405a0, "nbi0.nbitm.MiniPktChannelCredit104" },
       {  0x081405a4, "nbi0.nbitm.MiniPktChannelCredit105" },
       {  0x081405a8, "nbi0.nbitm.MiniPktChannelCredit106" },
       {  0x081405ac, "nbi0.nbitm.MiniPktChannelCredit107" },
       {  0x081405b0, "nbi0.nbitm.MiniPktChannelCredit108" },
       {  0x081405b4, "nbi0.nbitm.MiniPktChannelCredit109" },
       {  0x081405b8, "nbi0.nbitm.MiniPktChannelCredit110" },
       {  0x081405bc, "nbi0.nbitm.MiniPktChannelCredit111" },
       {  0x081405c0, "nbi0.nbitm.MiniPktChannelCredit112" },
       {  0x081405c4, "nbi0.nbitm.MiniPktChannelCredit113" },
       {  0x081405c8, "nbi0.nbitm.MiniPktChannelCredit114" },
       {  0x081405cc, "nbi0.nbitm.MiniPktChannelCredit115" },
       {  0x081405d0, "nbi0.nbitm.MiniPktChannelCredit116" },
       {  0x081405d4, "nbi0.nbitm.MiniPktChannelCredit117" },
       {  0x081405d8, "nbi0.nbitm.MiniPktChannelCredit118" },
       {  0x081405dc, "nbi0.nbitm.MiniPktChannelCredit119" },
       {  0x081405e0, "nbi0.nbitm.MiniPktChannelCredit120" },
       {  0x081405e4, "nbi0.nbitm.MiniPktChannelCredit121" },
       {  0x081405e8, "nbi0.nbitm.MiniPktChannelCredit122" },
       {  0x081405ec, "nbi0.nbitm.MiniPktChannelCredit123" },
       {  0x081405f0, "nbi0.nbitm.MiniPktChannelCredit124" },
       {  0x081405f4, "nbi0.nbitm.MiniPktChannelCredit125" },
       {  0x081405f8, "nbi0.nbitm.MiniPktChannelCredit126" },
       {  0x081405fc, "nbi0.nbitm.MiniPktChannelCredit127" },
       {  0x08140600, "nbi0.nbitm.ReorderActivity" },
       {  0x08150000, "nbi0.nbitm.QueueStatus0" },
       {  0x08150004, "nbi0.nbitm.QueueStatus1" },
       {  0x08150008, "nbi0.nbitm.QueueStatus2" },
       {  0x0815000c, "nbi0.nbitm.QueueStatus3" },
       {  0x08150010, "nbi0.nbitm.QueueStatus4" },
       {  0x08150014, "nbi0.nbitm.QueueStatus5" },
       {  0x08150018, "nbi0.nbitm.QueueStatus6" },
       {  0x0815001c, "nbi0.nbitm.QueueStatus7" },
       {  0x08150020, "nbi0.nbitm.QueueStatus8" },
       {  0x08150024, "nbi0.nbitm.QueueStatus9" },
       {  0x08150028, "nbi0.nbitm.QueueStatus10" },
       {  0x0815002c, "nbi0.nbitm.QueueStatus11" },
       {  0x08150030, "nbi0.nbitm.QueueStatus12" },
       {  0x08150034, "nbi0.nbitm.QueueStatus13" },
       {  0x08150038, "nbi0.nbitm.QueueStatus14" },
       {  0x0815003c, "nbi0.nbitm.QueueStatus15" },
       {  0x08150040, "nbi0.nbitm.QueueStatus16" },
       {  0x08150044, "nbi0.nbitm.QueueStatus17" },
       {  0x08150048, "nbi0.nbitm.QueueStatus18" },
       {  0x0815004c, "nbi0.nbitm.QueueStatus19" },
       {  0x08150050, "nbi0.nbitm.QueueStatus20" },
       {  0x08150054, "nbi0.nbitm.QueueStatus21" },
       {  0x08150058, "nbi0.nbitm.QueueStatus22" },
       {  0x0815005c, "nbi0.nbitm.QueueStatus23" },
       {  0x08150060, "nbi0.nbitm.QueueStatus24" },
       {  0x08150064, "nbi0.nbitm.QueueStatus25" },
       {  0x08150068, "nbi0.nbitm.QueueStatus26" },
       {  0x0815006c, "nbi0.nbitm.QueueStatus27" },
       {  0x08150070, "nbi0.nbitm.QueueStatus28" },
       {  0x08150074, "nbi0.nbitm.QueueStatus29" },
       {  0x08150078, "nbi0.nbitm.QueueStatus30" },
       {  0x0815007c, "nbi0.nbitm.QueueStatus31" },
       {  0x08150080, "nbi0.nbitm.QueueStatus32" },
       {  0x08150084, "nbi0.nbitm.QueueStatus33" },
       {  0x08150088, "nbi0.nbitm.QueueStatus34" },
       {  0x0815008c, "nbi0.nbitm.QueueStatus35" },
       {  0x08150090, "nbi0.nbitm.QueueStatus36" },
       {  0x08150094, "nbi0.nbitm.QueueStatus37" },
       {  0x08150098, "nbi0.nbitm.QueueStatus38" },
       {  0x0815009c, "nbi0.nbitm.QueueStatus39" },
       {  0x081500a0, "nbi0.nbitm.QueueStatus40" },
       {  0x081500a4, "nbi0.nbitm.QueueStatus41" },
       {  0x081500a8, "nbi0.nbitm.QueueStatus42" },
       {  0x081500ac, "nbi0.nbitm.QueueStatus43" },
       {  0x081500b0, "nbi0.nbitm.QueueStatus44" },
       {  0x081500b4, "nbi0.nbitm.QueueStatus45" },
       {  0x081500b8, "nbi0.nbitm.QueueStatus46" },
       {  0x081500bc, "nbi0.nbitm.QueueStatus47" },
       {  0x081500c0, "nbi0.nbitm.QueueStatus48" },
       {  0x081500c4, "nbi0.nbitm.QueueStatus49" },
       {  0x081500c8, "nbi0.nbitm.QueueStatus50" },
       {  0x081500cc, "nbi0.nbitm.QueueStatus51" },
       {  0x081500d0, "nbi0.nbitm.QueueStatus52" },
       {  0x081500d4, "nbi0.nbitm.QueueStatus53" },
       {  0x081500d8, "nbi0.nbitm.QueueStatus54" },
       {  0x081500dc, "nbi0.nbitm.QueueStatus55" },
       {  0x081500e0, "nbi0.nbitm.QueueStatus56" },
       {  0x081500e4, "nbi0.nbitm.QueueStatus57" },
       {  0x081500e8, "nbi0.nbitm.QueueStatus58" },
       {  0x081500ec, "nbi0.nbitm.QueueStatus59" },
       {  0x081500f0, "nbi0.nbitm.QueueStatus60" },
       {  0x081500f4, "nbi0.nbitm.QueueStatus61" },
       {  0x081500f8, "nbi0.nbitm.QueueStatus62" },
       {  0x081500fc, "nbi0.nbitm.QueueStatus63" },
       {  0x08150100, "nbi0.nbitm.QueueStatus64" },
       {  0x08150104, "nbi0.nbitm.QueueStatus65" },
       {  0x08150108, "nbi0.nbitm.QueueStatus66" },
       {  0x0815010c, "nbi0.nbitm.QueueStatus67" },
       {  0x08150110, "nbi0.nbitm.QueueStatus68" },
       {  0x08150114, "nbi0.nbitm.QueueStatus69" },
       {  0x08150118, "nbi0.nbitm.QueueStatus70" },
       {  0x0815011c, "nbi0.nbitm.QueueStatus71" },
       {  0x08150120, "nbi0.nbitm.QueueStatus72" },
       {  0x08150124, "nbi0.nbitm.QueueStatus73" },
       {  0x08150128, "nbi0.nbitm.QueueStatus74" },
       {  0x0815012c, "nbi0.nbitm.QueueStatus75" },
       {  0x08150130, "nbi0.nbitm.QueueStatus76" },
       {  0x08150134, "nbi0.nbitm.QueueStatus77" },
       {  0x08150138, "nbi0.nbitm.QueueStatus78" },
       {  0x0815013c, "nbi0.nbitm.QueueStatus79" },
       {  0x08150140, "nbi0.nbitm.QueueStatus80" },
       {  0x08150144, "nbi0.nbitm.QueueStatus81" },
       {  0x08150148, "nbi0.nbitm.QueueStatus82" },
       {  0x0815014c, "nbi0.nbitm.QueueStatus83" },
       {  0x08150150, "nbi0.nbitm.QueueStatus84" },
       {  0x08150154, "nbi0.nbitm.QueueStatus85" },
       {  0x08150158, "nbi0.nbitm.QueueStatus86" },
       {  0x0815015c, "nbi0.nbitm.QueueStatus87" },
       {  0x08150160, "nbi0.nbitm.QueueStatus88" },
       {  0x08150164, "nbi0.nbitm.QueueStatus89" },
       {  0x08150168, "nbi0.nbitm.QueueStatus90" },
       {  0x0815016c, "nbi0.nbitm.QueueStatus91" },
       {  0x08150170, "nbi0.nbitm.QueueStatus92" },
       {  0x08150174, "nbi0.nbitm.QueueStatus93" },
       {  0x08150178, "nbi0.nbitm.QueueStatus94" },
       {  0x0815017c, "nbi0.nbitm.QueueStatus95" },
       {  0x08150180, "nbi0.nbitm.QueueStatus96" },
       {  0x08150184, "nbi0.nbitm.QueueStatus97" },
       {  0x08150188, "nbi0.nbitm.QueueStatus98" },
       {  0x0815018c, "nbi0.nbitm.QueueStatus99" },
       {  0x08150190, "nbi0.nbitm.QueueStatus100" },
       {  0x08150194, "nbi0.nbitm.QueueStatus101" },
       {  0x08150198, "nbi0.nbitm.QueueStatus102" },
       {  0x0815019c, "nbi0.nbitm.QueueStatus103" },
       {  0x081501a0, "nbi0.nbitm.QueueStatus104" },
       {  0x081501a4, "nbi0.nbitm.QueueStatus105" },
       {  0x081501a8, "nbi0.nbitm.QueueStatus106" },
       {  0x081501ac, "nbi0.nbitm.QueueStatus107" },
       {  0x081501b0, "nbi0.nbitm.QueueStatus108" },
       {  0x081501b4, "nbi0.nbitm.QueueStatus109" },
       {  0x081501b8, "nbi0.nbitm.QueueStatus110" },
       {  0x081501bc, "nbi0.nbitm.QueueStatus111" },
       {  0x081501c0, "nbi0.nbitm.QueueStatus112" },
       {  0x081501c4, "nbi0.nbitm.QueueStatus113" },
       {  0x081501c8, "nbi0.nbitm.QueueStatus114" },
       {  0x081501cc, "nbi0.nbitm.QueueStatus115" },
       {  0x081501d0, "nbi0.nbitm.QueueStatus116" },
       {  0x081501d4, "nbi0.nbitm.QueueStatus117" },
       {  0x081501d8, "nbi0.nbitm.QueueStatus118" },
       {  0x081501dc, "nbi0.nbitm.QueueStatus119" },
       {  0x081501e0, "nbi0.nbitm.QueueStatus120" },
       {  0x081501e4, "nbi0.nbitm.QueueStatus121" },
       {  0x081501e8, "nbi0.nbitm.QueueStatus122" },
       {  0x081501ec, "nbi0.nbitm.QueueStatus123" },
       {  0x081501f0, "nbi0.nbitm.QueueStatus124" },
       {  0x081501f4, "nbi0.nbitm.QueueStatus125" },
       {  0x081501f8, "nbi0.nbitm.QueueStatus126" },
       {  0x081501fc, "nbi0.nbitm.QueueStatus127" },
       {  0x08150200, "nbi0.nbitm.QueueStatus128" },
       {  0x08150204, "nbi0.nbitm.QueueStatus129" },
       {  0x08150208, "nbi0.nbitm.QueueStatus130" },
       {  0x0815020c, "nbi0.nbitm.QueueStatus131" },
       {  0x08150210, "nbi0.nbitm.QueueStatus132" },
       {  0x08150214, "nbi0.nbitm.QueueStatus133" },
       {  0x08150218, "nbi0.nbitm.QueueStatus134" },
       {  0x0815021c, "nbi0.nbitm.QueueStatus135" },
       {  0x08150220, "nbi0.nbitm.QueueStatus136" },
       {  0x08150224, "nbi0.nbitm.QueueStatus137" },
       {  0x08150228, "nbi0.nbitm.QueueStatus138" },
       {  0x0815022c, "nbi0.nbitm.QueueStatus139" },
       {  0x08150230, "nbi0.nbitm.QueueStatus140" },
       {  0x08150234, "nbi0.nbitm.QueueStatus141" },
       {  0x08150238, "nbi0.nbitm.QueueStatus142" },
       {  0x0815023c, "nbi0.nbitm.QueueStatus143" },
       {  0x08150240, "nbi0.nbitm.QueueStatus144" },
       {  0x08150244, "nbi0.nbitm.QueueStatus145" },
       {  0x08150248, "nbi0.nbitm.QueueStatus146" },
       {  0x0815024c, "nbi0.nbitm.QueueStatus147" },
       {  0x08150250, "nbi0.nbitm.QueueStatus148" },
       {  0x08150254, "nbi0.nbitm.QueueStatus149" },
       {  0x08150258, "nbi0.nbitm.QueueStatus150" },
       {  0x0815025c, "nbi0.nbitm.QueueStatus151" },
       {  0x08150260, "nbi0.nbitm.QueueStatus152" },
       {  0x08150264, "nbi0.nbitm.QueueStatus153" },
       {  0x08150268, "nbi0.nbitm.QueueStatus154" },
       {  0x0815026c, "nbi0.nbitm.QueueStatus155" },
       {  0x08150270, "nbi0.nbitm.QueueStatus156" },
       {  0x08150274, "nbi0.nbitm.QueueStatus157" },
       {  0x08150278, "nbi0.nbitm.QueueStatus158" },
       {  0x0815027c, "nbi0.nbitm.QueueStatus159" },
       {  0x08150280, "nbi0.nbitm.QueueStatus160" },
       {  0x08150284, "nbi0.nbitm.QueueStatus161" },
       {  0x08150288, "nbi0.nbitm.QueueStatus162" },
       {  0x0815028c, "nbi0.nbitm.QueueStatus163" },
       {  0x08150290, "nbi0.nbitm.QueueStatus164" },
       {  0x08150294, "nbi0.nbitm.QueueStatus165" },
       {  0x08150298, "nbi0.nbitm.QueueStatus166" },
       {  0x0815029c, "nbi0.nbitm.QueueStatus167" },
       {  0x081502a0, "nbi0.nbitm.QueueStatus168" },
       {  0x081502a4, "nbi0.nbitm.QueueStatus169" },
       {  0x081502a8, "nbi0.nbitm.QueueStatus170" },
       {  0x081502ac, "nbi0.nbitm.QueueStatus171" },
       {  0x081502b0, "nbi0.nbitm.QueueStatus172" },
       {  0x081502b4, "nbi0.nbitm.QueueStatus173" },
       {  0x081502b8, "nbi0.nbitm.QueueStatus174" },
       {  0x081502bc, "nbi0.nbitm.QueueStatus175" },
       {  0x081502c0, "nbi0.nbitm.QueueStatus176" },
       {  0x081502c4, "nbi0.nbitm.QueueStatus177" },
       {  0x081502c8, "nbi0.nbitm.QueueStatus178" },
       {  0x081502cc, "nbi0.nbitm.QueueStatus179" },
       {  0x081502d0, "nbi0.nbitm.QueueStatus180" },
       {  0x081502d4, "nbi0.nbitm.QueueStatus181" },
       {  0x081502d8, "nbi0.nbitm.QueueStatus182" },
       {  0x081502dc, "nbi0.nbitm.QueueStatus183" },
       {  0x081502e0, "nbi0.nbitm.QueueStatus184" },
       {  0x081502e4, "nbi0.nbitm.QueueStatus185" },
       {  0x081502e8, "nbi0.nbitm.QueueStatus186" },
       {  0x081502ec, "nbi0.nbitm.QueueStatus187" },
       {  0x081502f0, "nbi0.nbitm.QueueStatus188" },
       {  0x081502f4, "nbi0.nbitm.QueueStatus189" },
       {  0x081502f8, "nbi0.nbitm.QueueStatus190" },
       {  0x081502fc, "nbi0.nbitm.QueueStatus191" },
       {  0x08150300, "nbi0.nbitm.QueueStatus192" },
       {  0x08150304, "nbi0.nbitm.QueueStatus193" },
       {  0x08150308, "nbi0.nbitm.QueueStatus194" },
       {  0x0815030c, "nbi0.nbitm.QueueStatus195" },
       {  0x08150310, "nbi0.nbitm.QueueStatus196" },
       {  0x08150314, "nbi0.nbitm.QueueStatus197" },
       {  0x08150318, "nbi0.nbitm.QueueStatus198" },
       {  0x0815031c, "nbi0.nbitm.QueueStatus199" },
       {  0x08150320, "nbi0.nbitm.QueueStatus200" },
       {  0x08150324, "nbi0.nbitm.QueueStatus201" },
       {  0x08150328, "nbi0.nbitm.QueueStatus202" },
       {  0x0815032c, "nbi0.nbitm.QueueStatus203" },
       {  0x08150330, "nbi0.nbitm.QueueStatus204" },
       {  0x08150334, "nbi0.nbitm.QueueStatus205" },
       {  0x08150338, "nbi0.nbitm.QueueStatus206" },
       {  0x0815033c, "nbi0.nbitm.QueueStatus207" },
       {  0x08150340, "nbi0.nbitm.QueueStatus208" },
       {  0x08150344, "nbi0.nbitm.QueueStatus209" },
       {  0x08150348, "nbi0.nbitm.QueueStatus210" },
       {  0x0815034c, "nbi0.nbitm.QueueStatus211" },
       {  0x08150350, "nbi0.nbitm.QueueStatus212" },
       {  0x08150354, "nbi0.nbitm.QueueStatus213" },
       {  0x08150358, "nbi0.nbitm.QueueStatus214" },
       {  0x0815035c, "nbi0.nbitm.QueueStatus215" },
       {  0x08150360, "nbi0.nbitm.QueueStatus216" },
       {  0x08150364, "nbi0.nbitm.QueueStatus217" },
       {  0x08150368, "nbi0.nbitm.QueueStatus218" },
       {  0x0815036c, "nbi0.nbitm.QueueStatus219" },
       {  0x08150370, "nbi0.nbitm.QueueStatus220" },
       {  0x08150374, "nbi0.nbitm.QueueStatus221" },
       {  0x08150378, "nbi0.nbitm.QueueStatus222" },
       {  0x0815037c, "nbi0.nbitm.QueueStatus223" },
       {  0x08150380, "nbi0.nbitm.QueueStatus224" },
       {  0x08150384, "nbi0.nbitm.QueueStatus225" },
       {  0x08150388, "nbi0.nbitm.QueueStatus226" },
       {  0x0815038c, "nbi0.nbitm.QueueStatus227" },
       {  0x08150390, "nbi0.nbitm.QueueStatus228" },
       {  0x08150394, "nbi0.nbitm.QueueStatus229" },
       {  0x08150398, "nbi0.nbitm.QueueStatus230" },
       {  0x0815039c, "nbi0.nbitm.QueueStatus231" },
       {  0x081503a0, "nbi0.nbitm.QueueStatus232" },
       {  0x081503a4, "nbi0.nbitm.QueueStatus233" },
       {  0x081503a8, "nbi0.nbitm.QueueStatus234" },
       {  0x081503ac, "nbi0.nbitm.QueueStatus235" },
       {  0x081503b0, "nbi0.nbitm.QueueStatus236" },
       {  0x081503b4, "nbi0.nbitm.QueueStatus237" },
       {  0x081503b8, "nbi0.nbitm.QueueStatus238" },
       {  0x081503bc, "nbi0.nbitm.QueueStatus239" },
       {  0x081503c0, "nbi0.nbitm.QueueStatus240" },
       {  0x081503c4, "nbi0.nbitm.QueueStatus241" },
       {  0x081503c8, "nbi0.nbitm.QueueStatus242" },
       {  0x081503cc, "nbi0.nbitm.QueueStatus243" },
       {  0x081503d0, "nbi0.nbitm.QueueStatus244" },
       {  0x081503d4, "nbi0.nbitm.QueueStatus245" },
       {  0x081503d8, "nbi0.nbitm.QueueStatus246" },
       {  0x081503dc, "nbi0.nbitm.QueueStatus247" },
       {  0x081503e0, "nbi0.nbitm.QueueStatus248" },
       {  0x081503e4, "nbi0.nbitm.QueueStatus249" },
       {  0x081503e8, "nbi0.nbitm.QueueStatus250" },
       {  0x081503ec, "nbi0.nbitm.QueueStatus251" },
       {  0x081503f0, "nbi0.nbitm.QueueStatus252" },
       {  0x081503f4, "nbi0.nbitm.QueueStatus253" },
       {  0x081503f8, "nbi0.nbitm.QueueStatus254" },
       {  0x081503fc, "nbi0.nbitm.QueueStatus255" },
       {  0x08150400, "nbi0.nbitm.QueueStatus256" },
       {  0x08150404, "nbi0.nbitm.QueueStatus257" },
       {  0x08150408, "nbi0.nbitm.QueueStatus258" },
       {  0x0815040c, "nbi0.nbitm.QueueStatus259" },
       {  0x08150410, "nbi0.nbitm.QueueStatus260" },
       {  0x08150414, "nbi0.nbitm.QueueStatus261" },
       {  0x08150418, "nbi0.nbitm.QueueStatus262" },
       {  0x0815041c, "nbi0.nbitm.QueueStatus263" },
       {  0x08150420, "nbi0.nbitm.QueueStatus264" },
       {  0x08150424, "nbi0.nbitm.QueueStatus265" },
       {  0x08150428, "nbi0.nbitm.QueueStatus266" },
       {  0x0815042c, "nbi0.nbitm.QueueStatus267" },
       {  0x08150430, "nbi0.nbitm.QueueStatus268" },
       {  0x08150434, "nbi0.nbitm.QueueStatus269" },
       {  0x08150438, "nbi0.nbitm.QueueStatus270" },
       {  0x0815043c, "nbi0.nbitm.QueueStatus271" },
       {  0x08150440, "nbi0.nbitm.QueueStatus272" },
       {  0x08150444, "nbi0.nbitm.QueueStatus273" },
       {  0x08150448, "nbi0.nbitm.QueueStatus274" },
       {  0x0815044c, "nbi0.nbitm.QueueStatus275" },
       {  0x08150450, "nbi0.nbitm.QueueStatus276" },
       {  0x08150454, "nbi0.nbitm.QueueStatus277" },
       {  0x08150458, "nbi0.nbitm.QueueStatus278" },
       {  0x0815045c, "nbi0.nbitm.QueueStatus279" },
       {  0x08150460, "nbi0.nbitm.QueueStatus280" },
       {  0x08150464, "nbi0.nbitm.QueueStatus281" },
       {  0x08150468, "nbi0.nbitm.QueueStatus282" },
       {  0x0815046c, "nbi0.nbitm.QueueStatus283" },
       {  0x08150470, "nbi0.nbitm.QueueStatus284" },
       {  0x08150474, "nbi0.nbitm.QueueStatus285" },
       {  0x08150478, "nbi0.nbitm.QueueStatus286" },
       {  0x0815047c, "nbi0.nbitm.QueueStatus287" },
       {  0x08150480, "nbi0.nbitm.QueueStatus288" },
       {  0x08150484, "nbi0.nbitm.QueueStatus289" },
       {  0x08150488, "nbi0.nbitm.QueueStatus290" },
       {  0x0815048c, "nbi0.nbitm.QueueStatus291" },
       {  0x08150490, "nbi0.nbitm.QueueStatus292" },
       {  0x08150494, "nbi0.nbitm.QueueStatus293" },
       {  0x08150498, "nbi0.nbitm.QueueStatus294" },
       {  0x0815049c, "nbi0.nbitm.QueueStatus295" },
       {  0x081504a0, "nbi0.nbitm.QueueStatus296" },
       {  0x081504a4, "nbi0.nbitm.QueueStatus297" },
       {  0x081504a8, "nbi0.nbitm.QueueStatus298" },
       {  0x081504ac, "nbi0.nbitm.QueueStatus299" },
       {  0x081504b0, "nbi0.nbitm.QueueStatus300" },
       {  0x081504b4, "nbi0.nbitm.QueueStatus301" },
       {  0x081504b8, "nbi0.nbitm.QueueStatus302" },
       {  0x081504bc, "nbi0.nbitm.QueueStatus303" },
       {  0x081504c0, "nbi0.nbitm.QueueStatus304" },
       {  0x081504c4, "nbi0.nbitm.QueueStatus305" },
       {  0x081504c8, "nbi0.nbitm.QueueStatus306" },
       {  0x081504cc, "nbi0.nbitm.QueueStatus307" },
       {  0x081504d0, "nbi0.nbitm.QueueStatus308" },
       {  0x081504d4, "nbi0.nbitm.QueueStatus309" },
       {  0x081504d8, "nbi0.nbitm.QueueStatus310" },
       {  0x081504dc, "nbi0.nbitm.QueueStatus311" },
       {  0x081504e0, "nbi0.nbitm.QueueStatus312" },
       {  0x081504e4, "nbi0.nbitm.QueueStatus313" },
       {  0x081504e8, "nbi0.nbitm.QueueStatus314" },
       {  0x081504ec, "nbi0.nbitm.QueueStatus315" },
       {  0x081504f0, "nbi0.nbitm.QueueStatus316" },
       {  0x081504f4, "nbi0.nbitm.QueueStatus317" },
       {  0x081504f8, "nbi0.nbitm.QueueStatus318" },
       {  0x081504fc, "nbi0.nbitm.QueueStatus319" },
       {  0x08150500, "nbi0.nbitm.QueueStatus320" },
       {  0x08150504, "nbi0.nbitm.QueueStatus321" },
       {  0x08150508, "nbi0.nbitm.QueueStatus322" },
       {  0x0815050c, "nbi0.nbitm.QueueStatus323" },
       {  0x08150510, "nbi0.nbitm.QueueStatus324" },
       {  0x08150514, "nbi0.nbitm.QueueStatus325" },
       {  0x08150518, "nbi0.nbitm.QueueStatus326" },
       {  0x0815051c, "nbi0.nbitm.QueueStatus327" },
       {  0x08150520, "nbi0.nbitm.QueueStatus328" },
       {  0x08150524, "nbi0.nbitm.QueueStatus329" },
       {  0x08150528, "nbi0.nbitm.QueueStatus330" },
       {  0x0815052c, "nbi0.nbitm.QueueStatus331" },
       {  0x08150530, "nbi0.nbitm.QueueStatus332" },
       {  0x08150534, "nbi0.nbitm.QueueStatus333" },
       {  0x08150538, "nbi0.nbitm.QueueStatus334" },
       {  0x0815053c, "nbi0.nbitm.QueueStatus335" },
       {  0x08150540, "nbi0.nbitm.QueueStatus336" },
       {  0x08150544, "nbi0.nbitm.QueueStatus337" },
       {  0x08150548, "nbi0.nbitm.QueueStatus338" },
       {  0x0815054c, "nbi0.nbitm.QueueStatus339" },
       {  0x08150550, "nbi0.nbitm.QueueStatus340" },
       {  0x08150554, "nbi0.nbitm.QueueStatus341" },
       {  0x08150558, "nbi0.nbitm.QueueStatus342" },
       {  0x0815055c, "nbi0.nbitm.QueueStatus343" },
       {  0x08150560, "nbi0.nbitm.QueueStatus344" },
       {  0x08150564, "nbi0.nbitm.QueueStatus345" },
       {  0x08150568, "nbi0.nbitm.QueueStatus346" },
       {  0x0815056c, "nbi0.nbitm.QueueStatus347" },
       {  0x08150570, "nbi0.nbitm.QueueStatus348" },
       {  0x08150574, "nbi0.nbitm.QueueStatus349" },
       {  0x08150578, "nbi0.nbitm.QueueStatus350" },
       {  0x0815057c, "nbi0.nbitm.QueueStatus351" },
       {  0x08150580, "nbi0.nbitm.QueueStatus352" },
       {  0x08150584, "nbi0.nbitm.QueueStatus353" },
       {  0x08150588, "nbi0.nbitm.QueueStatus354" },
       {  0x0815058c, "nbi0.nbitm.QueueStatus355" },
       {  0x08150590, "nbi0.nbitm.QueueStatus356" },
       {  0x08150594, "nbi0.nbitm.QueueStatus357" },
       {  0x08150598, "nbi0.nbitm.QueueStatus358" },
       {  0x0815059c, "nbi0.nbitm.QueueStatus359" },
       {  0x081505a0, "nbi0.nbitm.QueueStatus360" },
       {  0x081505a4, "nbi0.nbitm.QueueStatus361" },
       {  0x081505a8, "nbi0.nbitm.QueueStatus362" },
       {  0x081505ac, "nbi0.nbitm.QueueStatus363" },
       {  0x081505b0, "nbi0.nbitm.QueueStatus364" },
       {  0x081505b4, "nbi0.nbitm.QueueStatus365" },
       {  0x081505b8, "nbi0.nbitm.QueueStatus366" },
       {  0x081505bc, "nbi0.nbitm.QueueStatus367" },
       {  0x081505c0, "nbi0.nbitm.QueueStatus368" },
       {  0x081505c4, "nbi0.nbitm.QueueStatus369" },
       {  0x081505c8, "nbi0.nbitm.QueueStatus370" },
       {  0x081505cc, "nbi0.nbitm.QueueStatus371" },
       {  0x081505d0, "nbi0.nbitm.QueueStatus372" },
       {  0x081505d4, "nbi0.nbitm.QueueStatus373" },
       {  0x081505d8, "nbi0.nbitm.QueueStatus374" },
       {  0x081505dc, "nbi0.nbitm.QueueStatus375" },
       {  0x081505e0, "nbi0.nbitm.QueueStatus376" },
       {  0x081505e4, "nbi0.nbitm.QueueStatus377" },
       {  0x081505e8, "nbi0.nbitm.QueueStatus378" },
       {  0x081505ec, "nbi0.nbitm.QueueStatus379" },
       {  0x081505f0, "nbi0.nbitm.QueueStatus380" },
       {  0x081505f4, "nbi0.nbitm.QueueStatus381" },
       {  0x081505f8, "nbi0.nbitm.QueueStatus382" },
       {  0x081505fc, "nbi0.nbitm.QueueStatus383" },
       {  0x08150600, "nbi0.nbitm.QueueStatus384" },
       {  0x08150604, "nbi0.nbitm.QueueStatus385" },
       {  0x08150608, "nbi0.nbitm.QueueStatus386" },
       {  0x0815060c, "nbi0.nbitm.QueueStatus387" },
       {  0x08150610, "nbi0.nbitm.QueueStatus388" },
       {  0x08150614, "nbi0.nbitm.QueueStatus389" },
       {  0x08150618, "nbi0.nbitm.QueueStatus390" },
       {  0x0815061c, "nbi0.nbitm.QueueStatus391" },
       {  0x08150620, "nbi0.nbitm.QueueStatus392" },
       {  0x08150624, "nbi0.nbitm.QueueStatus393" },
       {  0x08150628, "nbi0.nbitm.QueueStatus394" },
       {  0x0815062c, "nbi0.nbitm.QueueStatus395" },
       {  0x08150630, "nbi0.nbitm.QueueStatus396" },
       {  0x08150634, "nbi0.nbitm.QueueStatus397" },
       {  0x08150638, "nbi0.nbitm.QueueStatus398" },
       {  0x0815063c, "nbi0.nbitm.QueueStatus399" },
       {  0x08150640, "nbi0.nbitm.QueueStatus400" },
       {  0x08150644, "nbi0.nbitm.QueueStatus401" },
       {  0x08150648, "nbi0.nbitm.QueueStatus402" },
       {  0x0815064c, "nbi0.nbitm.QueueStatus403" },
       {  0x08150650, "nbi0.nbitm.QueueStatus404" },
       {  0x08150654, "nbi0.nbitm.QueueStatus405" },
       {  0x08150658, "nbi0.nbitm.QueueStatus406" },
       {  0x0815065c, "nbi0.nbitm.QueueStatus407" },
       {  0x08150660, "nbi0.nbitm.QueueStatus408" },
       {  0x08150664, "nbi0.nbitm.QueueStatus409" },
       {  0x08150668, "nbi0.nbitm.QueueStatus410" },
       {  0x0815066c, "nbi0.nbitm.QueueStatus411" },
       {  0x08150670, "nbi0.nbitm.QueueStatus412" },
       {  0x08150674, "nbi0.nbitm.QueueStatus413" },
       {  0x08150678, "nbi0.nbitm.QueueStatus414" },
       {  0x0815067c, "nbi0.nbitm.QueueStatus415" },
       {  0x08150680, "nbi0.nbitm.QueueStatus416" },
       {  0x08150684, "nbi0.nbitm.QueueStatus417" },
       {  0x08150688, "nbi0.nbitm.QueueStatus418" },
       {  0x0815068c, "nbi0.nbitm.QueueStatus419" },
       {  0x08150690, "nbi0.nbitm.QueueStatus420" },
       {  0x08150694, "nbi0.nbitm.QueueStatus421" },
       {  0x08150698, "nbi0.nbitm.QueueStatus422" },
       {  0x0815069c, "nbi0.nbitm.QueueStatus423" },
       {  0x081506a0, "nbi0.nbitm.QueueStatus424" },
       {  0x081506a4, "nbi0.nbitm.QueueStatus425" },
       {  0x081506a8, "nbi0.nbitm.QueueStatus426" },
       {  0x081506ac, "nbi0.nbitm.QueueStatus427" },
       {  0x081506b0, "nbi0.nbitm.QueueStatus428" },
       {  0x081506b4, "nbi0.nbitm.QueueStatus429" },
       {  0x081506b8, "nbi0.nbitm.QueueStatus430" },
       {  0x081506bc, "nbi0.nbitm.QueueStatus431" },
       {  0x081506c0, "nbi0.nbitm.QueueStatus432" },
       {  0x081506c4, "nbi0.nbitm.QueueStatus433" },
       {  0x081506c8, "nbi0.nbitm.QueueStatus434" },
       {  0x081506cc, "nbi0.nbitm.QueueStatus435" },
       {  0x081506d0, "nbi0.nbitm.QueueStatus436" },
       {  0x081506d4, "nbi0.nbitm.QueueStatus437" },
       {  0x081506d8, "nbi0.nbitm.QueueStatus438" },
       {  0x081506dc, "nbi0.nbitm.QueueStatus439" },
       {  0x081506e0, "nbi0.nbitm.QueueStatus440" },
       {  0x081506e4, "nbi0.nbitm.QueueStatus441" },
       {  0x081506e8, "nbi0.nbitm.QueueStatus442" },
       {  0x081506ec, "nbi0.nbitm.QueueStatus443" },
       {  0x081506f0, "nbi0.nbitm.QueueStatus444" },
       {  0x081506f4, "nbi0.nbitm.QueueStatus445" },
       {  0x081506f8, "nbi0.nbitm.QueueStatus446" },
       {  0x081506fc, "nbi0.nbitm.QueueStatus447" },
       {  0x08150700, "nbi0.nbitm.QueueStatus448" },
       {  0x08150704, "nbi0.nbitm.QueueStatus449" },
       {  0x08150708, "nbi0.nbitm.QueueStatus450" },
       {  0x0815070c, "nbi0.nbitm.QueueStatus451" },
       {  0x08150710, "nbi0.nbitm.QueueStatus452" },
       {  0x08150714, "nbi0.nbitm.QueueStatus453" },
       {  0x08150718, "nbi0.nbitm.QueueStatus454" },
       {  0x0815071c, "nbi0.nbitm.QueueStatus455" },
       {  0x08150720, "nbi0.nbitm.QueueStatus456" },
       {  0x08150724, "nbi0.nbitm.QueueStatus457" },
       {  0x08150728, "nbi0.nbitm.QueueStatus458" },
       {  0x0815072c, "nbi0.nbitm.QueueStatus459" },
       {  0x08150730, "nbi0.nbitm.QueueStatus460" },
       {  0x08150734, "nbi0.nbitm.QueueStatus461" },
       {  0x08150738, "nbi0.nbitm.QueueStatus462" },
       {  0x0815073c, "nbi0.nbitm.QueueStatus463" },
       {  0x08150740, "nbi0.nbitm.QueueStatus464" },
       {  0x08150744, "nbi0.nbitm.QueueStatus465" },
       {  0x08150748, "nbi0.nbitm.QueueStatus466" },
       {  0x0815074c, "nbi0.nbitm.QueueStatus467" },
       {  0x08150750, "nbi0.nbitm.QueueStatus468" },
       {  0x08150754, "nbi0.nbitm.QueueStatus469" },
       {  0x08150758, "nbi0.nbitm.QueueStatus470" },
       {  0x0815075c, "nbi0.nbitm.QueueStatus471" },
       {  0x08150760, "nbi0.nbitm.QueueStatus472" },
       {  0x08150764, "nbi0.nbitm.QueueStatus473" },
       {  0x08150768, "nbi0.nbitm.QueueStatus474" },
       {  0x0815076c, "nbi0.nbitm.QueueStatus475" },
       {  0x08150770, "nbi0.nbitm.QueueStatus476" },
       {  0x08150774, "nbi0.nbitm.QueueStatus477" },
       {  0x08150778, "nbi0.nbitm.QueueStatus478" },
       {  0x0815077c, "nbi0.nbitm.QueueStatus479" },
       {  0x08150780, "nbi0.nbitm.QueueStatus480" },
       {  0x08150784, "nbi0.nbitm.QueueStatus481" },
       {  0x08150788, "nbi0.nbitm.QueueStatus482" },
       {  0x0815078c, "nbi0.nbitm.QueueStatus483" },
       {  0x08150790, "nbi0.nbitm.QueueStatus484" },
       {  0x08150794, "nbi0.nbitm.QueueStatus485" },
       {  0x08150798, "nbi0.nbitm.QueueStatus486" },
       {  0x0815079c, "nbi0.nbitm.QueueStatus487" },
       {  0x081507a0, "nbi0.nbitm.QueueStatus488" },
       {  0x081507a4, "nbi0.nbitm.QueueStatus489" },
       {  0x081507a8, "nbi0.nbitm.QueueStatus490" },
       {  0x081507ac, "nbi0.nbitm.QueueStatus491" },
       {  0x081507b0, "nbi0.nbitm.QueueStatus492" },
       {  0x081507b4, "nbi0.nbitm.QueueStatus493" },
       {  0x081507b8, "nbi0.nbitm.QueueStatus494" },
       {  0x081507bc, "nbi0.nbitm.QueueStatus495" },
       {  0x081507c0, "nbi0.nbitm.QueueStatus496" },
       {  0x081507c4, "nbi0.nbitm.QueueStatus497" },
       {  0x081507c8, "nbi0.nbitm.QueueStatus498" },
       {  0x081507cc, "nbi0.nbitm.QueueStatus499" },
       {  0x081507d0, "nbi0.nbitm.QueueStatus500" },
       {  0x081507d4, "nbi0.nbitm.QueueStatus501" },
       {  0x081507d8, "nbi0.nbitm.QueueStatus502" },
       {  0x081507dc, "nbi0.nbitm.QueueStatus503" },
       {  0x081507e0, "nbi0.nbitm.QueueStatus504" },
       {  0x081507e4, "nbi0.nbitm.QueueStatus505" },
       {  0x081507e8, "nbi0.nbitm.QueueStatus506" },
       {  0x081507ec, "nbi0.nbitm.QueueStatus507" },
       {  0x081507f0, "nbi0.nbitm.QueueStatus508" },
       {  0x081507f4, "nbi0.nbitm.QueueStatus509" },
       {  0x081507f8, "nbi0.nbitm.QueueStatus510" },
       {  0x081507fc, "nbi0.nbitm.QueueStatus511" },
       {  0x08150800, "nbi0.nbitm.QueueStatus512" },
       {  0x08150804, "nbi0.nbitm.QueueStatus513" },
       {  0x08150808, "nbi0.nbitm.QueueStatus514" },
       {  0x0815080c, "nbi0.nbitm.QueueStatus515" },
       {  0x08150810, "nbi0.nbitm.QueueStatus516" },
       {  0x08150814, "nbi0.nbitm.QueueStatus517" },
       {  0x08150818, "nbi0.nbitm.QueueStatus518" },
       {  0x0815081c, "nbi0.nbitm.QueueStatus519" },
       {  0x08150820, "nbi0.nbitm.QueueStatus520" },
       {  0x08150824, "nbi0.nbitm.QueueStatus521" },
       {  0x08150828, "nbi0.nbitm.QueueStatus522" },
       {  0x0815082c, "nbi0.nbitm.QueueStatus523" },
       {  0x08150830, "nbi0.nbitm.QueueStatus524" },
       {  0x08150834, "nbi0.nbitm.QueueStatus525" },
       {  0x08150838, "nbi0.nbitm.QueueStatus526" },
       {  0x0815083c, "nbi0.nbitm.QueueStatus527" },
       {  0x08150840, "nbi0.nbitm.QueueStatus528" },
       {  0x08150844, "nbi0.nbitm.QueueStatus529" },
       {  0x08150848, "nbi0.nbitm.QueueStatus530" },
       {  0x0815084c, "nbi0.nbitm.QueueStatus531" },
       {  0x08150850, "nbi0.nbitm.QueueStatus532" },
       {  0x08150854, "nbi0.nbitm.QueueStatus533" },
       {  0x08150858, "nbi0.nbitm.QueueStatus534" },
       {  0x0815085c, "nbi0.nbitm.QueueStatus535" },
       {  0x08150860, "nbi0.nbitm.QueueStatus536" },
       {  0x08150864, "nbi0.nbitm.QueueStatus537" },
       {  0x08150868, "nbi0.nbitm.QueueStatus538" },
       {  0x0815086c, "nbi0.nbitm.QueueStatus539" },
       {  0x08150870, "nbi0.nbitm.QueueStatus540" },
       {  0x08150874, "nbi0.nbitm.QueueStatus541" },
       {  0x08150878, "nbi0.nbitm.QueueStatus542" },
       {  0x0815087c, "nbi0.nbitm.QueueStatus543" },
       {  0x08150880, "nbi0.nbitm.QueueStatus544" },
       {  0x08150884, "nbi0.nbitm.QueueStatus545" },
       {  0x08150888, "nbi0.nbitm.QueueStatus546" },
       {  0x0815088c, "nbi0.nbitm.QueueStatus547" },
       {  0x08150890, "nbi0.nbitm.QueueStatus548" },
       {  0x08150894, "nbi0.nbitm.QueueStatus549" },
       {  0x08150898, "nbi0.nbitm.QueueStatus550" },
       {  0x0815089c, "nbi0.nbitm.QueueStatus551" },
       {  0x081508a0, "nbi0.nbitm.QueueStatus552" },
       {  0x081508a4, "nbi0.nbitm.QueueStatus553" },
       {  0x081508a8, "nbi0.nbitm.QueueStatus554" },
       {  0x081508ac, "nbi0.nbitm.QueueStatus555" },
       {  0x081508b0, "nbi0.nbitm.QueueStatus556" },
       {  0x081508b4, "nbi0.nbitm.QueueStatus557" },
       {  0x081508b8, "nbi0.nbitm.QueueStatus558" },
       {  0x081508bc, "nbi0.nbitm.QueueStatus559" },
       {  0x081508c0, "nbi0.nbitm.QueueStatus560" },
       {  0x081508c4, "nbi0.nbitm.QueueStatus561" },
       {  0x081508c8, "nbi0.nbitm.QueueStatus562" },
       {  0x081508cc, "nbi0.nbitm.QueueStatus563" },
       {  0x081508d0, "nbi0.nbitm.QueueStatus564" },
       {  0x081508d4, "nbi0.nbitm.QueueStatus565" },
       {  0x081508d8, "nbi0.nbitm.QueueStatus566" },
       {  0x081508dc, "nbi0.nbitm.QueueStatus567" },
       {  0x081508e0, "nbi0.nbitm.QueueStatus568" },
       {  0x081508e4, "nbi0.nbitm.QueueStatus569" },
       {  0x081508e8, "nbi0.nbitm.QueueStatus570" },
       {  0x081508ec, "nbi0.nbitm.QueueStatus571" },
       {  0x081508f0, "nbi0.nbitm.QueueStatus572" },
       {  0x081508f4, "nbi0.nbitm.QueueStatus573" },
       {  0x081508f8, "nbi0.nbitm.QueueStatus574" },
       {  0x081508fc, "nbi0.nbitm.QueueStatus575" },
       {  0x08150900, "nbi0.nbitm.QueueStatus576" },
       {  0x08150904, "nbi0.nbitm.QueueStatus577" },
       {  0x08150908, "nbi0.nbitm.QueueStatus578" },
       {  0x0815090c, "nbi0.nbitm.QueueStatus579" },
       {  0x08150910, "nbi0.nbitm.QueueStatus580" },
       {  0x08150914, "nbi0.nbitm.QueueStatus581" },
       {  0x08150918, "nbi0.nbitm.QueueStatus582" },
       {  0x0815091c, "nbi0.nbitm.QueueStatus583" },
       {  0x08150920, "nbi0.nbitm.QueueStatus584" },
       {  0x08150924, "nbi0.nbitm.QueueStatus585" },
       {  0x08150928, "nbi0.nbitm.QueueStatus586" },
       {  0x0815092c, "nbi0.nbitm.QueueStatus587" },
       {  0x08150930, "nbi0.nbitm.QueueStatus588" },
       {  0x08150934, "nbi0.nbitm.QueueStatus589" },
       {  0x08150938, "nbi0.nbitm.QueueStatus590" },
       {  0x0815093c, "nbi0.nbitm.QueueStatus591" },
       {  0x08150940, "nbi0.nbitm.QueueStatus592" },
       {  0x08150944, "nbi0.nbitm.QueueStatus593" },
       {  0x08150948, "nbi0.nbitm.QueueStatus594" },
       {  0x0815094c, "nbi0.nbitm.QueueStatus595" },
       {  0x08150950, "nbi0.nbitm.QueueStatus596" },
       {  0x08150954, "nbi0.nbitm.QueueStatus597" },
       {  0x08150958, "nbi0.nbitm.QueueStatus598" },
       {  0x0815095c, "nbi0.nbitm.QueueStatus599" },
       {  0x08150960, "nbi0.nbitm.QueueStatus600" },
       {  0x08150964, "nbi0.nbitm.QueueStatus601" },
       {  0x08150968, "nbi0.nbitm.QueueStatus602" },
       {  0x0815096c, "nbi0.nbitm.QueueStatus603" },
       {  0x08150970, "nbi0.nbitm.QueueStatus604" },
       {  0x08150974, "nbi0.nbitm.QueueStatus605" },
       {  0x08150978, "nbi0.nbitm.QueueStatus606" },
       {  0x0815097c, "nbi0.nbitm.QueueStatus607" },
       {  0x08150980, "nbi0.nbitm.QueueStatus608" },
       {  0x08150984, "nbi0.nbitm.QueueStatus609" },
       {  0x08150988, "nbi0.nbitm.QueueStatus610" },
       {  0x0815098c, "nbi0.nbitm.QueueStatus611" },
       {  0x08150990, "nbi0.nbitm.QueueStatus612" },
       {  0x08150994, "nbi0.nbitm.QueueStatus613" },
       {  0x08150998, "nbi0.nbitm.QueueStatus614" },
       {  0x0815099c, "nbi0.nbitm.QueueStatus615" },
       {  0x081509a0, "nbi0.nbitm.QueueStatus616" },
       {  0x081509a4, "nbi0.nbitm.QueueStatus617" },
       {  0x081509a8, "nbi0.nbitm.QueueStatus618" },
       {  0x081509ac, "nbi0.nbitm.QueueStatus619" },
       {  0x081509b0, "nbi0.nbitm.QueueStatus620" },
       {  0x081509b4, "nbi0.nbitm.QueueStatus621" },
       {  0x081509b8, "nbi0.nbitm.QueueStatus622" },
       {  0x081509bc, "nbi0.nbitm.QueueStatus623" },
       {  0x081509c0, "nbi0.nbitm.QueueStatus624" },
       {  0x081509c4, "nbi0.nbitm.QueueStatus625" },
       {  0x081509c8, "nbi0.nbitm.QueueStatus626" },
       {  0x081509cc, "nbi0.nbitm.QueueStatus627" },
       {  0x081509d0, "nbi0.nbitm.QueueStatus628" },
       {  0x081509d4, "nbi0.nbitm.QueueStatus629" },
       {  0x081509d8, "nbi0.nbitm.QueueStatus630" },
       {  0x081509dc, "nbi0.nbitm.QueueStatus631" },
       {  0x081509e0, "nbi0.nbitm.QueueStatus632" },
       {  0x081509e4, "nbi0.nbitm.QueueStatus633" },
       {  0x081509e8, "nbi0.nbitm.QueueStatus634" },
       {  0x081509ec, "nbi0.nbitm.QueueStatus635" },
       {  0x081509f0, "nbi0.nbitm.QueueStatus636" },
       {  0x081509f4, "nbi0.nbitm.QueueStatus637" },
       {  0x081509f8, "nbi0.nbitm.QueueStatus638" },
       {  0x081509fc, "nbi0.nbitm.QueueStatus639" },
       {  0x08150a00, "nbi0.nbitm.QueueStatus640" },
       {  0x08150a04, "nbi0.nbitm.QueueStatus641" },
       {  0x08150a08, "nbi0.nbitm.QueueStatus642" },
       {  0x08150a0c, "nbi0.nbitm.QueueStatus643" },
       {  0x08150a10, "nbi0.nbitm.QueueStatus644" },
       {  0x08150a14, "nbi0.nbitm.QueueStatus645" },
       {  0x08150a18, "nbi0.nbitm.QueueStatus646" },
       {  0x08150a1c, "nbi0.nbitm.QueueStatus647" },
       {  0x08150a20, "nbi0.nbitm.QueueStatus648" },
       {  0x08150a24, "nbi0.nbitm.QueueStatus649" },
       {  0x08150a28, "nbi0.nbitm.QueueStatus650" },
       {  0x08150a2c, "nbi0.nbitm.QueueStatus651" },
       {  0x08150a30, "nbi0.nbitm.QueueStatus652" },
       {  0x08150a34, "nbi0.nbitm.QueueStatus653" },
       {  0x08150a38, "nbi0.nbitm.QueueStatus654" },
       {  0x08150a3c, "nbi0.nbitm.QueueStatus655" },
       {  0x08150a40, "nbi0.nbitm.QueueStatus656" },
       {  0x08150a44, "nbi0.nbitm.QueueStatus657" },
       {  0x08150a48, "nbi0.nbitm.QueueStatus658" },
       {  0x08150a4c, "nbi0.nbitm.QueueStatus659" },
       {  0x08150a50, "nbi0.nbitm.QueueStatus660" },
       {  0x08150a54, "nbi0.nbitm.QueueStatus661" },
       {  0x08150a58, "nbi0.nbitm.QueueStatus662" },
       {  0x08150a5c, "nbi0.nbitm.QueueStatus663" },
       {  0x08150a60, "nbi0.nbitm.QueueStatus664" },
       {  0x08150a64, "nbi0.nbitm.QueueStatus665" },
       {  0x08150a68, "nbi0.nbitm.QueueStatus666" },
       {  0x08150a6c, "nbi0.nbitm.QueueStatus667" },
       {  0x08150a70, "nbi0.nbitm.QueueStatus668" },
       {  0x08150a74, "nbi0.nbitm.QueueStatus669" },
       {  0x08150a78, "nbi0.nbitm.QueueStatus670" },
       {  0x08150a7c, "nbi0.nbitm.QueueStatus671" },
       {  0x08150a80, "nbi0.nbitm.QueueStatus672" },
       {  0x08150a84, "nbi0.nbitm.QueueStatus673" },
       {  0x08150a88, "nbi0.nbitm.QueueStatus674" },
       {  0x08150a8c, "nbi0.nbitm.QueueStatus675" },
       {  0x08150a90, "nbi0.nbitm.QueueStatus676" },
       {  0x08150a94, "nbi0.nbitm.QueueStatus677" },
       {  0x08150a98, "nbi0.nbitm.QueueStatus678" },
       {  0x08150a9c, "nbi0.nbitm.QueueStatus679" },
       {  0x08150aa0, "nbi0.nbitm.QueueStatus680" },
       {  0x08150aa4, "nbi0.nbitm.QueueStatus681" },
       {  0x08150aa8, "nbi0.nbitm.QueueStatus682" },
       {  0x08150aac, "nbi0.nbitm.QueueStatus683" },
       {  0x08150ab0, "nbi0.nbitm.QueueStatus684" },
       {  0x08150ab4, "nbi0.nbitm.QueueStatus685" },
       {  0x08150ab8, "nbi0.nbitm.QueueStatus686" },
       {  0x08150abc, "nbi0.nbitm.QueueStatus687" },
       {  0x08150ac0, "nbi0.nbitm.QueueStatus688" },
       {  0x08150ac4, "nbi0.nbitm.QueueStatus689" },
       {  0x08150ac8, "nbi0.nbitm.QueueStatus690" },
       {  0x08150acc, "nbi0.nbitm.QueueStatus691" },
       {  0x08150ad0, "nbi0.nbitm.QueueStatus692" },
       {  0x08150ad4, "nbi0.nbitm.QueueStatus693" },
       {  0x08150ad8, "nbi0.nbitm.QueueStatus694" },
       {  0x08150adc, "nbi0.nbitm.QueueStatus695" },
       {  0x08150ae0, "nbi0.nbitm.QueueStatus696" },
       {  0x08150ae4, "nbi0.nbitm.QueueStatus697" },
       {  0x08150ae8, "nbi0.nbitm.QueueStatus698" },
       {  0x08150aec, "nbi0.nbitm.QueueStatus699" },
       {  0x08150af0, "nbi0.nbitm.QueueStatus700" },
       {  0x08150af4, "nbi0.nbitm.QueueStatus701" },
       {  0x08150af8, "nbi0.nbitm.QueueStatus702" },
       {  0x08150afc, "nbi0.nbitm.QueueStatus703" },
       {  0x08150b00, "nbi0.nbitm.QueueStatus704" },
       {  0x08150b04, "nbi0.nbitm.QueueStatus705" },
       {  0x08150b08, "nbi0.nbitm.QueueStatus706" },
       {  0x08150b0c, "nbi0.nbitm.QueueStatus707" },
       {  0x08150b10, "nbi0.nbitm.QueueStatus708" },
       {  0x08150b14, "nbi0.nbitm.QueueStatus709" },
       {  0x08150b18, "nbi0.nbitm.QueueStatus710" },
       {  0x08150b1c, "nbi0.nbitm.QueueStatus711" },
       {  0x08150b20, "nbi0.nbitm.QueueStatus712" },
       {  0x08150b24, "nbi0.nbitm.QueueStatus713" },
       {  0x08150b28, "nbi0.nbitm.QueueStatus714" },
       {  0x08150b2c, "nbi0.nbitm.QueueStatus715" },
       {  0x08150b30, "nbi0.nbitm.QueueStatus716" },
       {  0x08150b34, "nbi0.nbitm.QueueStatus717" },
       {  0x08150b38, "nbi0.nbitm.QueueStatus718" },
       {  0x08150b3c, "nbi0.nbitm.QueueStatus719" },
       {  0x08150b40, "nbi0.nbitm.QueueStatus720" },
       {  0x08150b44, "nbi0.nbitm.QueueStatus721" },
       {  0x08150b48, "nbi0.nbitm.QueueStatus722" },
       {  0x08150b4c, "nbi0.nbitm.QueueStatus723" },
       {  0x08150b50, "nbi0.nbitm.QueueStatus724" },
       {  0x08150b54, "nbi0.nbitm.QueueStatus725" },
       {  0x08150b58, "nbi0.nbitm.QueueStatus726" },
       {  0x08150b5c, "nbi0.nbitm.QueueStatus727" },
       {  0x08150b60, "nbi0.nbitm.QueueStatus728" },
       {  0x08150b64, "nbi0.nbitm.QueueStatus729" },
       {  0x08150b68, "nbi0.nbitm.QueueStatus730" },
       {  0x08150b6c, "nbi0.nbitm.QueueStatus731" },
       {  0x08150b70, "nbi0.nbitm.QueueStatus732" },
       {  0x08150b74, "nbi0.nbitm.QueueStatus733" },
       {  0x08150b78, "nbi0.nbitm.QueueStatus734" },
       {  0x08150b7c, "nbi0.nbitm.QueueStatus735" },
       {  0x08150b80, "nbi0.nbitm.QueueStatus736" },
       {  0x08150b84, "nbi0.nbitm.QueueStatus737" },
       {  0x08150b88, "nbi0.nbitm.QueueStatus738" },
       {  0x08150b8c, "nbi0.nbitm.QueueStatus739" },
       {  0x08150b90, "nbi0.nbitm.QueueStatus740" },
       {  0x08150b94, "nbi0.nbitm.QueueStatus741" },
       {  0x08150b98, "nbi0.nbitm.QueueStatus742" },
       {  0x08150b9c, "nbi0.nbitm.QueueStatus743" },
       {  0x08150ba0, "nbi0.nbitm.QueueStatus744" },
       {  0x08150ba4, "nbi0.nbitm.QueueStatus745" },
       {  0x08150ba8, "nbi0.nbitm.QueueStatus746" },
       {  0x08150bac, "nbi0.nbitm.QueueStatus747" },
       {  0x08150bb0, "nbi0.nbitm.QueueStatus748" },
       {  0x08150bb4, "nbi0.nbitm.QueueStatus749" },
       {  0x08150bb8, "nbi0.nbitm.QueueStatus750" },
       {  0x08150bbc, "nbi0.nbitm.QueueStatus751" },
       {  0x08150bc0, "nbi0.nbitm.QueueStatus752" },
       {  0x08150bc4, "nbi0.nbitm.QueueStatus753" },
       {  0x08150bc8, "nbi0.nbitm.QueueStatus754" },
       {  0x08150bcc, "nbi0.nbitm.QueueStatus755" },
       {  0x08150bd0, "nbi0.nbitm.QueueStatus756" },
       {  0x08150bd4, "nbi0.nbitm.QueueStatus757" },
       {  0x08150bd8, "nbi0.nbitm.QueueStatus758" },
       {  0x08150bdc, "nbi0.nbitm.QueueStatus759" },
       {  0x08150be0, "nbi0.nbitm.QueueStatus760" },
       {  0x08150be4, "nbi0.nbitm.QueueStatus761" },
       {  0x08150be8, "nbi0.nbitm.QueueStatus762" },
       {  0x08150bec, "nbi0.nbitm.QueueStatus763" },
       {  0x08150bf0, "nbi0.nbitm.QueueStatus764" },
       {  0x08150bf4, "nbi0.nbitm.QueueStatus765" },
       {  0x08150bf8, "nbi0.nbitm.QueueStatus766" },
       {  0x08150bfc, "nbi0.nbitm.QueueStatus767" },
       {  0x08150c00, "nbi0.nbitm.QueueStatus768" },
       {  0x08150c04, "nbi0.nbitm.QueueStatus769" },
       {  0x08150c08, "nbi0.nbitm.QueueStatus770" },
       {  0x08150c0c, "nbi0.nbitm.QueueStatus771" },
       {  0x08150c10, "nbi0.nbitm.QueueStatus772" },
       {  0x08150c14, "nbi0.nbitm.QueueStatus773" },
       {  0x08150c18, "nbi0.nbitm.QueueStatus774" },
       {  0x08150c1c, "nbi0.nbitm.QueueStatus775" },
       {  0x08150c20, "nbi0.nbitm.QueueStatus776" },
       {  0x08150c24, "nbi0.nbitm.QueueStatus777" },
       {  0x08150c28, "nbi0.nbitm.QueueStatus778" },
       {  0x08150c2c, "nbi0.nbitm.QueueStatus779" },
       {  0x08150c30, "nbi0.nbitm.QueueStatus780" },
       {  0x08150c34, "nbi0.nbitm.QueueStatus781" },
       {  0x08150c38, "nbi0.nbitm.QueueStatus782" },
       {  0x08150c3c, "nbi0.nbitm.QueueStatus783" },
       {  0x08150c40, "nbi0.nbitm.QueueStatus784" },
       {  0x08150c44, "nbi0.nbitm.QueueStatus785" },
       {  0x08150c48, "nbi0.nbitm.QueueStatus786" },
       {  0x08150c4c, "nbi0.nbitm.QueueStatus787" },
       {  0x08150c50, "nbi0.nbitm.QueueStatus788" },
       {  0x08150c54, "nbi0.nbitm.QueueStatus789" },
       {  0x08150c58, "nbi0.nbitm.QueueStatus790" },
       {  0x08150c5c, "nbi0.nbitm.QueueStatus791" },
       {  0x08150c60, "nbi0.nbitm.QueueStatus792" },
       {  0x08150c64, "nbi0.nbitm.QueueStatus793" },
       {  0x08150c68, "nbi0.nbitm.QueueStatus794" },
       {  0x08150c6c, "nbi0.nbitm.QueueStatus795" },
       {  0x08150c70, "nbi0.nbitm.QueueStatus796" },
       {  0x08150c74, "nbi0.nbitm.QueueStatus797" },
       {  0x08150c78, "nbi0.nbitm.QueueStatus798" },
       {  0x08150c7c, "nbi0.nbitm.QueueStatus799" },
       {  0x08150c80, "nbi0.nbitm.QueueStatus800" },
       {  0x08150c84, "nbi0.nbitm.QueueStatus801" },
       {  0x08150c88, "nbi0.nbitm.QueueStatus802" },
       {  0x08150c8c, "nbi0.nbitm.QueueStatus803" },
       {  0x08150c90, "nbi0.nbitm.QueueStatus804" },
       {  0x08150c94, "nbi0.nbitm.QueueStatus805" },
       {  0x08150c98, "nbi0.nbitm.QueueStatus806" },
       {  0x08150c9c, "nbi0.nbitm.QueueStatus807" },
       {  0x08150ca0, "nbi0.nbitm.QueueStatus808" },
       {  0x08150ca4, "nbi0.nbitm.QueueStatus809" },
       {  0x08150ca8, "nbi0.nbitm.QueueStatus810" },
       {  0x08150cac, "nbi0.nbitm.QueueStatus811" },
       {  0x08150cb0, "nbi0.nbitm.QueueStatus812" },
       {  0x08150cb4, "nbi0.nbitm.QueueStatus813" },
       {  0x08150cb8, "nbi0.nbitm.QueueStatus814" },
       {  0x08150cbc, "nbi0.nbitm.QueueStatus815" },
       {  0x08150cc0, "nbi0.nbitm.QueueStatus816" },
       {  0x08150cc4, "nbi0.nbitm.QueueStatus817" },
       {  0x08150cc8, "nbi0.nbitm.QueueStatus818" },
       {  0x08150ccc, "nbi0.nbitm.QueueStatus819" },
       {  0x08150cd0, "nbi0.nbitm.QueueStatus820" },
       {  0x08150cd4, "nbi0.nbitm.QueueStatus821" },
       {  0x08150cd8, "nbi0.nbitm.QueueStatus822" },
       {  0x08150cdc, "nbi0.nbitm.QueueStatus823" },
       {  0x08150ce0, "nbi0.nbitm.QueueStatus824" },
       {  0x08150ce4, "nbi0.nbitm.QueueStatus825" },
       {  0x08150ce8, "nbi0.nbitm.QueueStatus826" },
       {  0x08150cec, "nbi0.nbitm.QueueStatus827" },
       {  0x08150cf0, "nbi0.nbitm.QueueStatus828" },
       {  0x08150cf4, "nbi0.nbitm.QueueStatus829" },
       {  0x08150cf8, "nbi0.nbitm.QueueStatus830" },
       {  0x08150cfc, "nbi0.nbitm.QueueStatus831" },
       {  0x08150d00, "nbi0.nbitm.QueueStatus832" },
       {  0x08150d04, "nbi0.nbitm.QueueStatus833" },
       {  0x08150d08, "nbi0.nbitm.QueueStatus834" },
       {  0x08150d0c, "nbi0.nbitm.QueueStatus835" },
       {  0x08150d10, "nbi0.nbitm.QueueStatus836" },
       {  0x08150d14, "nbi0.nbitm.QueueStatus837" },
       {  0x08150d18, "nbi0.nbitm.QueueStatus838" },
       {  0x08150d1c, "nbi0.nbitm.QueueStatus839" },
       {  0x08150d20, "nbi0.nbitm.QueueStatus840" },
       {  0x08150d24, "nbi0.nbitm.QueueStatus841" },
       {  0x08150d28, "nbi0.nbitm.QueueStatus842" },
       {  0x08150d2c, "nbi0.nbitm.QueueStatus843" },
       {  0x08150d30, "nbi0.nbitm.QueueStatus844" },
       {  0x08150d34, "nbi0.nbitm.QueueStatus845" },
       {  0x08150d38, "nbi0.nbitm.QueueStatus846" },
       {  0x08150d3c, "nbi0.nbitm.QueueStatus847" },
       {  0x08150d40, "nbi0.nbitm.QueueStatus848" },
       {  0x08150d44, "nbi0.nbitm.QueueStatus849" },
       {  0x08150d48, "nbi0.nbitm.QueueStatus850" },
       {  0x08150d4c, "nbi0.nbitm.QueueStatus851" },
       {  0x08150d50, "nbi0.nbitm.QueueStatus852" },
       {  0x08150d54, "nbi0.nbitm.QueueStatus853" },
       {  0x08150d58, "nbi0.nbitm.QueueStatus854" },
       {  0x08150d5c, "nbi0.nbitm.QueueStatus855" },
       {  0x08150d60, "nbi0.nbitm.QueueStatus856" },
       {  0x08150d64, "nbi0.nbitm.QueueStatus857" },
       {  0x08150d68, "nbi0.nbitm.QueueStatus858" },
       {  0x08150d6c, "nbi0.nbitm.QueueStatus859" },
       {  0x08150d70, "nbi0.nbitm.QueueStatus860" },
       {  0x08150d74, "nbi0.nbitm.QueueStatus861" },
       {  0x08150d78, "nbi0.nbitm.QueueStatus862" },
       {  0x08150d7c, "nbi0.nbitm.QueueStatus863" },
       {  0x08150d80, "nbi0.nbitm.QueueStatus864" },
       {  0x08150d84, "nbi0.nbitm.QueueStatus865" },
       {  0x08150d88, "nbi0.nbitm.QueueStatus866" },
       {  0x08150d8c, "nbi0.nbitm.QueueStatus867" },
       {  0x08150d90, "nbi0.nbitm.QueueStatus868" },
       {  0x08150d94, "nbi0.nbitm.QueueStatus869" },
       {  0x08150d98, "nbi0.nbitm.QueueStatus870" },
       {  0x08150d9c, "nbi0.nbitm.QueueStatus871" },
       {  0x08150da0, "nbi0.nbitm.QueueStatus872" },
       {  0x08150da4, "nbi0.nbitm.QueueStatus873" },
       {  0x08150da8, "nbi0.nbitm.QueueStatus874" },
       {  0x08150dac, "nbi0.nbitm.QueueStatus875" },
       {  0x08150db0, "nbi0.nbitm.QueueStatus876" },
       {  0x08150db4, "nbi0.nbitm.QueueStatus877" },
       {  0x08150db8, "nbi0.nbitm.QueueStatus878" },
       {  0x08150dbc, "nbi0.nbitm.QueueStatus879" },
       {  0x08150dc0, "nbi0.nbitm.QueueStatus880" },
       {  0x08150dc4, "nbi0.nbitm.QueueStatus881" },
       {  0x08150dc8, "nbi0.nbitm.QueueStatus882" },
       {  0x08150dcc, "nbi0.nbitm.QueueStatus883" },
       {  0x08150dd0, "nbi0.nbitm.QueueStatus884" },
       {  0x08150dd4, "nbi0.nbitm.QueueStatus885" },
       {  0x08150dd8, "nbi0.nbitm.QueueStatus886" },
       {  0x08150ddc, "nbi0.nbitm.QueueStatus887" },
       {  0x08150de0, "nbi0.nbitm.QueueStatus888" },
       {  0x08150de4, "nbi0.nbitm.QueueStatus889" },
       {  0x08150de8, "nbi0.nbitm.QueueStatus890" },
       {  0x08150dec, "nbi0.nbitm.QueueStatus891" },
       {  0x08150df0, "nbi0.nbitm.QueueStatus892" },
       {  0x08150df4, "nbi0.nbitm.QueueStatus893" },
       {  0x08150df8, "nbi0.nbitm.QueueStatus894" },
       {  0x08150dfc, "nbi0.nbitm.QueueStatus895" },
       {  0x08150e00, "nbi0.nbitm.QueueStatus896" },
       {  0x08150e04, "nbi0.nbitm.QueueStatus897" },
       {  0x08150e08, "nbi0.nbitm.QueueStatus898" },
       {  0x08150e0c, "nbi0.nbitm.QueueStatus899" },
       {  0x08150e10, "nbi0.nbitm.QueueStatus900" },
       {  0x08150e14, "nbi0.nbitm.QueueStatus901" },
       {  0x08150e18, "nbi0.nbitm.QueueStatus902" },
       {  0x08150e1c, "nbi0.nbitm.QueueStatus903" },
       {  0x08150e20, "nbi0.nbitm.QueueStatus904" },
       {  0x08150e24, "nbi0.nbitm.QueueStatus905" },
       {  0x08150e28, "nbi0.nbitm.QueueStatus906" },
       {  0x08150e2c, "nbi0.nbitm.QueueStatus907" },
       {  0x08150e30, "nbi0.nbitm.QueueStatus908" },
       {  0x08150e34, "nbi0.nbitm.QueueStatus909" },
       {  0x08150e38, "nbi0.nbitm.QueueStatus910" },
       {  0x08150e3c, "nbi0.nbitm.QueueStatus911" },
       {  0x08150e40, "nbi0.nbitm.QueueStatus912" },
       {  0x08150e44, "nbi0.nbitm.QueueStatus913" },
       {  0x08150e48, "nbi0.nbitm.QueueStatus914" },
       {  0x08150e4c, "nbi0.nbitm.QueueStatus915" },
       {  0x08150e50, "nbi0.nbitm.QueueStatus916" },
       {  0x08150e54, "nbi0.nbitm.QueueStatus917" },
       {  0x08150e58, "nbi0.nbitm.QueueStatus918" },
       {  0x08150e5c, "nbi0.nbitm.QueueStatus919" },
       {  0x08150e60, "nbi0.nbitm.QueueStatus920" },
       {  0x08150e64, "nbi0.nbitm.QueueStatus921" },
       {  0x08150e68, "nbi0.nbitm.QueueStatus922" },
       {  0x08150e6c, "nbi0.nbitm.QueueStatus923" },
       {  0x08150e70, "nbi0.nbitm.QueueStatus924" },
       {  0x08150e74, "nbi0.nbitm.QueueStatus925" },
       {  0x08150e78, "nbi0.nbitm.QueueStatus926" },
       {  0x08150e7c, "nbi0.nbitm.QueueStatus927" },
       {  0x08150e80, "nbi0.nbitm.QueueStatus928" },
       {  0x08150e84, "nbi0.nbitm.QueueStatus929" },
       {  0x08150e88, "nbi0.nbitm.QueueStatus930" },
       {  0x08150e8c, "nbi0.nbitm.QueueStatus931" },
       {  0x08150e90, "nbi0.nbitm.QueueStatus932" },
       {  0x08150e94, "nbi0.nbitm.QueueStatus933" },
       {  0x08150e98, "nbi0.nbitm.QueueStatus934" },
       {  0x08150e9c, "nbi0.nbitm.QueueStatus935" },
       {  0x08150ea0, "nbi0.nbitm.QueueStatus936" },
       {  0x08150ea4, "nbi0.nbitm.QueueStatus937" },
       {  0x08150ea8, "nbi0.nbitm.QueueStatus938" },
       {  0x08150eac, "nbi0.nbitm.QueueStatus939" },
       {  0x08150eb0, "nbi0.nbitm.QueueStatus940" },
       {  0x08150eb4, "nbi0.nbitm.QueueStatus941" },
       {  0x08150eb8, "nbi0.nbitm.QueueStatus942" },
       {  0x08150ebc, "nbi0.nbitm.QueueStatus943" },
       {  0x08150ec0, "nbi0.nbitm.QueueStatus944" },
       {  0x08150ec4, "nbi0.nbitm.QueueStatus945" },
       {  0x08150ec8, "nbi0.nbitm.QueueStatus946" },
       {  0x08150ecc, "nbi0.nbitm.QueueStatus947" },
       {  0x08150ed0, "nbi0.nbitm.QueueStatus948" },
       {  0x08150ed4, "nbi0.nbitm.QueueStatus949" },
       {  0x08150ed8, "nbi0.nbitm.QueueStatus950" },
       {  0x08150edc, "nbi0.nbitm.QueueStatus951" },
       {  0x08150ee0, "nbi0.nbitm.QueueStatus952" },
       {  0x08150ee4, "nbi0.nbitm.QueueStatus953" },
       {  0x08150ee8, "nbi0.nbitm.QueueStatus954" },
       {  0x08150eec, "nbi0.nbitm.QueueStatus955" },
       {  0x08150ef0, "nbi0.nbitm.QueueStatus956" },
       {  0x08150ef4, "nbi0.nbitm.QueueStatus957" },
       {  0x08150ef8, "nbi0.nbitm.QueueStatus958" },
       {  0x08150efc, "nbi0.nbitm.QueueStatus959" },
       {  0x08150f00, "nbi0.nbitm.QueueStatus960" },
       {  0x08150f04, "nbi0.nbitm.QueueStatus961" },
       {  0x08150f08, "nbi0.nbitm.QueueStatus962" },
       {  0x08150f0c, "nbi0.nbitm.QueueStatus963" },
       {  0x08150f10, "nbi0.nbitm.QueueStatus964" },
       {  0x08150f14, "nbi0.nbitm.QueueStatus965" },
       {  0x08150f18, "nbi0.nbitm.QueueStatus966" },
       {  0x08150f1c, "nbi0.nbitm.QueueStatus967" },
       {  0x08150f20, "nbi0.nbitm.QueueStatus968" },
       {  0x08150f24, "nbi0.nbitm.QueueStatus969" },
       {  0x08150f28, "nbi0.nbitm.QueueStatus970" },
       {  0x08150f2c, "nbi0.nbitm.QueueStatus971" },
       {  0x08150f30, "nbi0.nbitm.QueueStatus972" },
       {  0x08150f34, "nbi0.nbitm.QueueStatus973" },
       {  0x08150f38, "nbi0.nbitm.QueueStatus974" },
       {  0x08150f3c, "nbi0.nbitm.QueueStatus975" },
       {  0x08150f40, "nbi0.nbitm.QueueStatus976" },
       {  0x08150f44, "nbi0.nbitm.QueueStatus977" },
       {  0x08150f48, "nbi0.nbitm.QueueStatus978" },
       {  0x08150f4c, "nbi0.nbitm.QueueStatus979" },
       {  0x08150f50, "nbi0.nbitm.QueueStatus980" },
       {  0x08150f54, "nbi0.nbitm.QueueStatus981" },
       {  0x08150f58, "nbi0.nbitm.QueueStatus982" },
       {  0x08150f5c, "nbi0.nbitm.QueueStatus983" },
       {  0x08150f60, "nbi0.nbitm.QueueStatus984" },
       {  0x08150f64, "nbi0.nbitm.QueueStatus985" },
       {  0x08150f68, "nbi0.nbitm.QueueStatus986" },
       {  0x08150f6c, "nbi0.nbitm.QueueStatus987" },
       {  0x08150f70, "nbi0.nbitm.QueueStatus988" },
       {  0x08150f74, "nbi0.nbitm.QueueStatus989" },
       {  0x08150f78, "nbi0.nbitm.QueueStatus990" },
       {  0x08150f7c, "nbi0.nbitm.QueueStatus991" },
       {  0x08150f80, "nbi0.nbitm.QueueStatus992" },
       {  0x08150f84, "nbi0.nbitm.QueueStatus993" },
       {  0x08150f88, "nbi0.nbitm.QueueStatus994" },
       {  0x08150f8c, "nbi0.nbitm.QueueStatus995" },
       {  0x08150f90, "nbi0.nbitm.QueueStatus996" },
       {  0x08150f94, "nbi0.nbitm.QueueStatus997" },
       {  0x08150f98, "nbi0.nbitm.QueueStatus998" },
       {  0x08150f9c, "nbi0.nbitm.QueueStatus999" },
       {  0x08150fa0, "nbi0.nbitm.QueueStatus1000" },
       {  0x08150fa4, "nbi0.nbitm.QueueStatus1001" },
       {  0x08150fa8, "nbi0.nbitm.QueueStatus1002" },
       {  0x08150fac, "nbi0.nbitm.QueueStatus1003" },
       {  0x08150fb0, "nbi0.nbitm.QueueStatus1004" },
       {  0x08150fb4, "nbi0.nbitm.QueueStatus1005" },
       {  0x08150fb8, "nbi0.nbitm.QueueStatus1006" },
       {  0x08150fbc, "nbi0.nbitm.QueueStatus1007" },
       {  0x08150fc0, "nbi0.nbitm.QueueStatus1008" },
       {  0x08150fc4, "nbi0.nbitm.QueueStatus1009" },
       {  0x08150fc8, "nbi0.nbitm.QueueStatus1010" },
       {  0x08150fcc, "nbi0.nbitm.QueueStatus1011" },
       {  0x08150fd0, "nbi0.nbitm.QueueStatus1012" },
       {  0x08150fd4, "nbi0.nbitm.QueueStatus1013" },
       {  0x08150fd8, "nbi0.nbitm.QueueStatus1014" },
       {  0x08150fdc, "nbi0.nbitm.QueueStatus1015" },
       {  0x08150fe0, "nbi0.nbitm.QueueStatus1016" },
       {  0x08150fe4, "nbi0.nbitm.QueueStatus1017" },
       {  0x08150fe8, "nbi0.nbitm.QueueStatus1018" },
       {  0x08150fec, "nbi0.nbitm.QueueStatus1019" },
       {  0x08150ff0, "nbi0.nbitm.QueueStatus1020" },
       {  0x08150ff4, "nbi0.nbitm.QueueStatus1021" },
       {  0x08150ff8, "nbi0.nbitm.QueueStatus1022" },
       {  0x08150ffc, "nbi0.nbitm.QueueStatus1023" },
       {  0x08151000, "nbi0.nbitm.QueueConfig0" },
       {  0x08151004, "nbi0.nbitm.QueueConfig1" },
       {  0x08151008, "nbi0.nbitm.QueueConfig2" },
       {  0x0815100c, "nbi0.nbitm.QueueConfig3" },
       {  0x08151010, "nbi0.nbitm.QueueConfig4" },
       {  0x08151014, "nbi0.nbitm.QueueConfig5" },
       {  0x08151018, "nbi0.nbitm.QueueConfig6" },
       {  0x0815101c, "nbi0.nbitm.QueueConfig7" },
       {  0x08151020, "nbi0.nbitm.QueueConfig8" },
       {  0x08151024, "nbi0.nbitm.QueueConfig9" },
       {  0x08151028, "nbi0.nbitm.QueueConfig10" },
       {  0x0815102c, "nbi0.nbitm.QueueConfig11" },
       {  0x08151030, "nbi0.nbitm.QueueConfig12" },
       {  0x08151034, "nbi0.nbitm.QueueConfig13" },
       {  0x08151038, "nbi0.nbitm.QueueConfig14" },
       {  0x0815103c, "nbi0.nbitm.QueueConfig15" },
       {  0x08151040, "nbi0.nbitm.QueueConfig16" },
       {  0x08151044, "nbi0.nbitm.QueueConfig17" },
       {  0x08151048, "nbi0.nbitm.QueueConfig18" },
       {  0x0815104c, "nbi0.nbitm.QueueConfig19" },
       {  0x08151050, "nbi0.nbitm.QueueConfig20" },
       {  0x08151054, "nbi0.nbitm.QueueConfig21" },
       {  0x08151058, "nbi0.nbitm.QueueConfig22" },
       {  0x0815105c, "nbi0.nbitm.QueueConfig23" },
       {  0x08151060, "nbi0.nbitm.QueueConfig24" },
       {  0x08151064, "nbi0.nbitm.QueueConfig25" },
       {  0x08151068, "nbi0.nbitm.QueueConfig26" },
       {  0x0815106c, "nbi0.nbitm.QueueConfig27" },
       {  0x08151070, "nbi0.nbitm.QueueConfig28" },
       {  0x08151074, "nbi0.nbitm.QueueConfig29" },
       {  0x08151078, "nbi0.nbitm.QueueConfig30" },
       {  0x0815107c, "nbi0.nbitm.QueueConfig31" },
       {  0x08151080, "nbi0.nbitm.QueueConfig32" },
       {  0x08151084, "nbi0.nbitm.QueueConfig33" },
       {  0x08151088, "nbi0.nbitm.QueueConfig34" },
       {  0x0815108c, "nbi0.nbitm.QueueConfig35" },
       {  0x08151090, "nbi0.nbitm.QueueConfig36" },
       {  0x08151094, "nbi0.nbitm.QueueConfig37" },
       {  0x08151098, "nbi0.nbitm.QueueConfig38" },
       {  0x0815109c, "nbi0.nbitm.QueueConfig39" },
       {  0x081510a0, "nbi0.nbitm.QueueConfig40" },
       {  0x081510a4, "nbi0.nbitm.QueueConfig41" },
       {  0x081510a8, "nbi0.nbitm.QueueConfig42" },
       {  0x081510ac, "nbi0.nbitm.QueueConfig43" },
       {  0x081510b0, "nbi0.nbitm.QueueConfig44" },
       {  0x081510b4, "nbi0.nbitm.QueueConfig45" },
       {  0x081510b8, "nbi0.nbitm.QueueConfig46" },
       {  0x081510bc, "nbi0.nbitm.QueueConfig47" },
       {  0x081510c0, "nbi0.nbitm.QueueConfig48" },
       {  0x081510c4, "nbi0.nbitm.QueueConfig49" },
       {  0x081510c8, "nbi0.nbitm.QueueConfig50" },
       {  0x081510cc, "nbi0.nbitm.QueueConfig51" },
       {  0x081510d0, "nbi0.nbitm.QueueConfig52" },
       {  0x081510d4, "nbi0.nbitm.QueueConfig53" },
       {  0x081510d8, "nbi0.nbitm.QueueConfig54" },
       {  0x081510dc, "nbi0.nbitm.QueueConfig55" },
       {  0x081510e0, "nbi0.nbitm.QueueConfig56" },
       {  0x081510e4, "nbi0.nbitm.QueueConfig57" },
       {  0x081510e8, "nbi0.nbitm.QueueConfig58" },
       {  0x081510ec, "nbi0.nbitm.QueueConfig59" },
       {  0x081510f0, "nbi0.nbitm.QueueConfig60" },
       {  0x081510f4, "nbi0.nbitm.QueueConfig61" },
       {  0x081510f8, "nbi0.nbitm.QueueConfig62" },
       {  0x081510fc, "nbi0.nbitm.QueueConfig63" },
       {  0x08151100, "nbi0.nbitm.QueueConfig64" },
       {  0x08151104, "nbi0.nbitm.QueueConfig65" },
       {  0x08151108, "nbi0.nbitm.QueueConfig66" },
       {  0x0815110c, "nbi0.nbitm.QueueConfig67" },
       {  0x08151110, "nbi0.nbitm.QueueConfig68" },
       {  0x08151114, "nbi0.nbitm.QueueConfig69" },
       {  0x08151118, "nbi0.nbitm.QueueConfig70" },
       {  0x0815111c, "nbi0.nbitm.QueueConfig71" },
       {  0x08151120, "nbi0.nbitm.QueueConfig72" },
       {  0x08151124, "nbi0.nbitm.QueueConfig73" },
       {  0x08151128, "nbi0.nbitm.QueueConfig74" },
       {  0x0815112c, "nbi0.nbitm.QueueConfig75" },
       {  0x08151130, "nbi0.nbitm.QueueConfig76" },
       {  0x08151134, "nbi0.nbitm.QueueConfig77" },
       {  0x08151138, "nbi0.nbitm.QueueConfig78" },
       {  0x0815113c, "nbi0.nbitm.QueueConfig79" },
       {  0x08151140, "nbi0.nbitm.QueueConfig80" },
       {  0x08151144, "nbi0.nbitm.QueueConfig81" },
       {  0x08151148, "nbi0.nbitm.QueueConfig82" },
       {  0x0815114c, "nbi0.nbitm.QueueConfig83" },
       {  0x08151150, "nbi0.nbitm.QueueConfig84" },
       {  0x08151154, "nbi0.nbitm.QueueConfig85" },
       {  0x08151158, "nbi0.nbitm.QueueConfig86" },
       {  0x0815115c, "nbi0.nbitm.QueueConfig87" },
       {  0x08151160, "nbi0.nbitm.QueueConfig88" },
       {  0x08151164, "nbi0.nbitm.QueueConfig89" },
       {  0x08151168, "nbi0.nbitm.QueueConfig90" },
       {  0x0815116c, "nbi0.nbitm.QueueConfig91" },
       {  0x08151170, "nbi0.nbitm.QueueConfig92" },
       {  0x08151174, "nbi0.nbitm.QueueConfig93" },
       {  0x08151178, "nbi0.nbitm.QueueConfig94" },
       {  0x0815117c, "nbi0.nbitm.QueueConfig95" },
       {  0x08151180, "nbi0.nbitm.QueueConfig96" },
       {  0x08151184, "nbi0.nbitm.QueueConfig97" },
       {  0x08151188, "nbi0.nbitm.QueueConfig98" },
       {  0x0815118c, "nbi0.nbitm.QueueConfig99" },
       {  0x08151190, "nbi0.nbitm.QueueConfig100" },
       {  0x08151194, "nbi0.nbitm.QueueConfig101" },
       {  0x08151198, "nbi0.nbitm.QueueConfig102" },
       {  0x0815119c, "nbi0.nbitm.QueueConfig103" },
       {  0x081511a0, "nbi0.nbitm.QueueConfig104" },
       {  0x081511a4, "nbi0.nbitm.QueueConfig105" },
       {  0x081511a8, "nbi0.nbitm.QueueConfig106" },
       {  0x081511ac, "nbi0.nbitm.QueueConfig107" },
       {  0x081511b0, "nbi0.nbitm.QueueConfig108" },
       {  0x081511b4, "nbi0.nbitm.QueueConfig109" },
       {  0x081511b8, "nbi0.nbitm.QueueConfig110" },
       {  0x081511bc, "nbi0.nbitm.QueueConfig111" },
       {  0x081511c0, "nbi0.nbitm.QueueConfig112" },
       {  0x081511c4, "nbi0.nbitm.QueueConfig113" },
       {  0x081511c8, "nbi0.nbitm.QueueConfig114" },
       {  0x081511cc, "nbi0.nbitm.QueueConfig115" },
       {  0x081511d0, "nbi0.nbitm.QueueConfig116" },
       {  0x081511d4, "nbi0.nbitm.QueueConfig117" },
       {  0x081511d8, "nbi0.nbitm.QueueConfig118" },
       {  0x081511dc, "nbi0.nbitm.QueueConfig119" },
       {  0x081511e0, "nbi0.nbitm.QueueConfig120" },
       {  0x081511e4, "nbi0.nbitm.QueueConfig121" },
       {  0x081511e8, "nbi0.nbitm.QueueConfig122" },
       {  0x081511ec, "nbi0.nbitm.QueueConfig123" },
       {  0x081511f0, "nbi0.nbitm.QueueConfig124" },
       {  0x081511f4, "nbi0.nbitm.QueueConfig125" },
       {  0x081511f8, "nbi0.nbitm.QueueConfig126" },
       {  0x081511fc, "nbi0.nbitm.QueueConfig127" },
       {  0x08151200, "nbi0.nbitm.QueueConfig128" },
       {  0x08151204, "nbi0.nbitm.QueueConfig129" },
       {  0x08151208, "nbi0.nbitm.QueueConfig130" },
       {  0x0815120c, "nbi0.nbitm.QueueConfig131" },
       {  0x08151210, "nbi0.nbitm.QueueConfig132" },
       {  0x08151214, "nbi0.nbitm.QueueConfig133" },
       {  0x08151218, "nbi0.nbitm.QueueConfig134" },
       {  0x0815121c, "nbi0.nbitm.QueueConfig135" },
       {  0x08151220, "nbi0.nbitm.QueueConfig136" },
       {  0x08151224, "nbi0.nbitm.QueueConfig137" },
       {  0x08151228, "nbi0.nbitm.QueueConfig138" },
       {  0x0815122c, "nbi0.nbitm.QueueConfig139" },
       {  0x08151230, "nbi0.nbitm.QueueConfig140" },
       {  0x08151234, "nbi0.nbitm.QueueConfig141" },
       {  0x08151238, "nbi0.nbitm.QueueConfig142" },
       {  0x0815123c, "nbi0.nbitm.QueueConfig143" },
       {  0x08151240, "nbi0.nbitm.QueueConfig144" },
       {  0x08151244, "nbi0.nbitm.QueueConfig145" },
       {  0x08151248, "nbi0.nbitm.QueueConfig146" },
       {  0x0815124c, "nbi0.nbitm.QueueConfig147" },
       {  0x08151250, "nbi0.nbitm.QueueConfig148" },
       {  0x08151254, "nbi0.nbitm.QueueConfig149" },
       {  0x08151258, "nbi0.nbitm.QueueConfig150" },
       {  0x0815125c, "nbi0.nbitm.QueueConfig151" },
       {  0x08151260, "nbi0.nbitm.QueueConfig152" },
       {  0x08151264, "nbi0.nbitm.QueueConfig153" },
       {  0x08151268, "nbi0.nbitm.QueueConfig154" },
       {  0x0815126c, "nbi0.nbitm.QueueConfig155" },
       {  0x08151270, "nbi0.nbitm.QueueConfig156" },
       {  0x08151274, "nbi0.nbitm.QueueConfig157" },
       {  0x08151278, "nbi0.nbitm.QueueConfig158" },
       {  0x0815127c, "nbi0.nbitm.QueueConfig159" },
       {  0x08151280, "nbi0.nbitm.QueueConfig160" },
       {  0x08151284, "nbi0.nbitm.QueueConfig161" },
       {  0x08151288, "nbi0.nbitm.QueueConfig162" },
       {  0x0815128c, "nbi0.nbitm.QueueConfig163" },
       {  0x08151290, "nbi0.nbitm.QueueConfig164" },
       {  0x08151294, "nbi0.nbitm.QueueConfig165" },
       {  0x08151298, "nbi0.nbitm.QueueConfig166" },
       {  0x0815129c, "nbi0.nbitm.QueueConfig167" },
       {  0x081512a0, "nbi0.nbitm.QueueConfig168" },
       {  0x081512a4, "nbi0.nbitm.QueueConfig169" },
       {  0x081512a8, "nbi0.nbitm.QueueConfig170" },
       {  0x081512ac, "nbi0.nbitm.QueueConfig171" },
       {  0x081512b0, "nbi0.nbitm.QueueConfig172" },
       {  0x081512b4, "nbi0.nbitm.QueueConfig173" },
       {  0x081512b8, "nbi0.nbitm.QueueConfig174" },
       {  0x081512bc, "nbi0.nbitm.QueueConfig175" },
       {  0x081512c0, "nbi0.nbitm.QueueConfig176" },
       {  0x081512c4, "nbi0.nbitm.QueueConfig177" },
       {  0x081512c8, "nbi0.nbitm.QueueConfig178" },
       {  0x081512cc, "nbi0.nbitm.QueueConfig179" },
       {  0x081512d0, "nbi0.nbitm.QueueConfig180" },
       {  0x081512d4, "nbi0.nbitm.QueueConfig181" },
       {  0x081512d8, "nbi0.nbitm.QueueConfig182" },
       {  0x081512dc, "nbi0.nbitm.QueueConfig183" },
       {  0x081512e0, "nbi0.nbitm.QueueConfig184" },
       {  0x081512e4, "nbi0.nbitm.QueueConfig185" },
       {  0x081512e8, "nbi0.nbitm.QueueConfig186" },
       {  0x081512ec, "nbi0.nbitm.QueueConfig187" },
       {  0x081512f0, "nbi0.nbitm.QueueConfig188" },
       {  0x081512f4, "nbi0.nbitm.QueueConfig189" },
       {  0x081512f8, "nbi0.nbitm.QueueConfig190" },
       {  0x081512fc, "nbi0.nbitm.QueueConfig191" },
       {  0x08151300, "nbi0.nbitm.QueueConfig192" },
       {  0x08151304, "nbi0.nbitm.QueueConfig193" },
       {  0x08151308, "nbi0.nbitm.QueueConfig194" },
       {  0x0815130c, "nbi0.nbitm.QueueConfig195" },
       {  0x08151310, "nbi0.nbitm.QueueConfig196" },
       {  0x08151314, "nbi0.nbitm.QueueConfig197" },
       {  0x08151318, "nbi0.nbitm.QueueConfig198" },
       {  0x0815131c, "nbi0.nbitm.QueueConfig199" },
       {  0x08151320, "nbi0.nbitm.QueueConfig200" },
       {  0x08151324, "nbi0.nbitm.QueueConfig201" },
       {  0x08151328, "nbi0.nbitm.QueueConfig202" },
       {  0x0815132c, "nbi0.nbitm.QueueConfig203" },
       {  0x08151330, "nbi0.nbitm.QueueConfig204" },
       {  0x08151334, "nbi0.nbitm.QueueConfig205" },
       {  0x08151338, "nbi0.nbitm.QueueConfig206" },
       {  0x0815133c, "nbi0.nbitm.QueueConfig207" },
       {  0x08151340, "nbi0.nbitm.QueueConfig208" },
       {  0x08151344, "nbi0.nbitm.QueueConfig209" },
       {  0x08151348, "nbi0.nbitm.QueueConfig210" },
       {  0x0815134c, "nbi0.nbitm.QueueConfig211" },
       {  0x08151350, "nbi0.nbitm.QueueConfig212" },
       {  0x08151354, "nbi0.nbitm.QueueConfig213" },
       {  0x08151358, "nbi0.nbitm.QueueConfig214" },
       {  0x0815135c, "nbi0.nbitm.QueueConfig215" },
       {  0x08151360, "nbi0.nbitm.QueueConfig216" },
       {  0x08151364, "nbi0.nbitm.QueueConfig217" },
       {  0x08151368, "nbi0.nbitm.QueueConfig218" },
       {  0x0815136c, "nbi0.nbitm.QueueConfig219" },
       {  0x08151370, "nbi0.nbitm.QueueConfig220" },
       {  0x08151374, "nbi0.nbitm.QueueConfig221" },
       {  0x08151378, "nbi0.nbitm.QueueConfig222" },
       {  0x0815137c, "nbi0.nbitm.QueueConfig223" },
       {  0x08151380, "nbi0.nbitm.QueueConfig224" },
       {  0x08151384, "nbi0.nbitm.QueueConfig225" },
       {  0x08151388, "nbi0.nbitm.QueueConfig226" },
       {  0x0815138c, "nbi0.nbitm.QueueConfig227" },
       {  0x08151390, "nbi0.nbitm.QueueConfig228" },
       {  0x08151394, "nbi0.nbitm.QueueConfig229" },
       {  0x08151398, "nbi0.nbitm.QueueConfig230" },
       {  0x0815139c, "nbi0.nbitm.QueueConfig231" },
       {  0x081513a0, "nbi0.nbitm.QueueConfig232" },
       {  0x081513a4, "nbi0.nbitm.QueueConfig233" },
       {  0x081513a8, "nbi0.nbitm.QueueConfig234" },
       {  0x081513ac, "nbi0.nbitm.QueueConfig235" },
       {  0x081513b0, "nbi0.nbitm.QueueConfig236" },
       {  0x081513b4, "nbi0.nbitm.QueueConfig237" },
       {  0x081513b8, "nbi0.nbitm.QueueConfig238" },
       {  0x081513bc, "nbi0.nbitm.QueueConfig239" },
       {  0x081513c0, "nbi0.nbitm.QueueConfig240" },
       {  0x081513c4, "nbi0.nbitm.QueueConfig241" },
       {  0x081513c8, "nbi0.nbitm.QueueConfig242" },
       {  0x081513cc, "nbi0.nbitm.QueueConfig243" },
       {  0x081513d0, "nbi0.nbitm.QueueConfig244" },
       {  0x081513d4, "nbi0.nbitm.QueueConfig245" },
       {  0x081513d8, "nbi0.nbitm.QueueConfig246" },
       {  0x081513dc, "nbi0.nbitm.QueueConfig247" },
       {  0x081513e0, "nbi0.nbitm.QueueConfig248" },
       {  0x081513e4, "nbi0.nbitm.QueueConfig249" },
       {  0x081513e8, "nbi0.nbitm.QueueConfig250" },
       {  0x081513ec, "nbi0.nbitm.QueueConfig251" },
       {  0x081513f0, "nbi0.nbitm.QueueConfig252" },
       {  0x081513f4, "nbi0.nbitm.QueueConfig253" },
       {  0x081513f8, "nbi0.nbitm.QueueConfig254" },
       {  0x081513fc, "nbi0.nbitm.QueueConfig255" },
       {  0x08151400, "nbi0.nbitm.QueueConfig256" },
       {  0x08151404, "nbi0.nbitm.QueueConfig257" },
       {  0x08151408, "nbi0.nbitm.QueueConfig258" },
       {  0x0815140c, "nbi0.nbitm.QueueConfig259" },
       {  0x08151410, "nbi0.nbitm.QueueConfig260" },
       {  0x08151414, "nbi0.nbitm.QueueConfig261" },
       {  0x08151418, "nbi0.nbitm.QueueConfig262" },
       {  0x0815141c, "nbi0.nbitm.QueueConfig263" },
       {  0x08151420, "nbi0.nbitm.QueueConfig264" },
       {  0x08151424, "nbi0.nbitm.QueueConfig265" },
       {  0x08151428, "nbi0.nbitm.QueueConfig266" },
       {  0x0815142c, "nbi0.nbitm.QueueConfig267" },
       {  0x08151430, "nbi0.nbitm.QueueConfig268" },
       {  0x08151434, "nbi0.nbitm.QueueConfig269" },
       {  0x08151438, "nbi0.nbitm.QueueConfig270" },
       {  0x0815143c, "nbi0.nbitm.QueueConfig271" },
       {  0x08151440, "nbi0.nbitm.QueueConfig272" },
       {  0x08151444, "nbi0.nbitm.QueueConfig273" },
       {  0x08151448, "nbi0.nbitm.QueueConfig274" },
       {  0x0815144c, "nbi0.nbitm.QueueConfig275" },
       {  0x08151450, "nbi0.nbitm.QueueConfig276" },
       {  0x08151454, "nbi0.nbitm.QueueConfig277" },
       {  0x08151458, "nbi0.nbitm.QueueConfig278" },
       {  0x0815145c, "nbi0.nbitm.QueueConfig279" },
       {  0x08151460, "nbi0.nbitm.QueueConfig280" },
       {  0x08151464, "nbi0.nbitm.QueueConfig281" },
       {  0x08151468, "nbi0.nbitm.QueueConfig282" },
       {  0x0815146c, "nbi0.nbitm.QueueConfig283" },
       {  0x08151470, "nbi0.nbitm.QueueConfig284" },
       {  0x08151474, "nbi0.nbitm.QueueConfig285" },
       {  0x08151478, "nbi0.nbitm.QueueConfig286" },
       {  0x0815147c, "nbi0.nbitm.QueueConfig287" },
       {  0x08151480, "nbi0.nbitm.QueueConfig288" },
       {  0x08151484, "nbi0.nbitm.QueueConfig289" },
       {  0x08151488, "nbi0.nbitm.QueueConfig290" },
       {  0x0815148c, "nbi0.nbitm.QueueConfig291" },
       {  0x08151490, "nbi0.nbitm.QueueConfig292" },
       {  0x08151494, "nbi0.nbitm.QueueConfig293" },
       {  0x08151498, "nbi0.nbitm.QueueConfig294" },
       {  0x0815149c, "nbi0.nbitm.QueueConfig295" },
       {  0x081514a0, "nbi0.nbitm.QueueConfig296" },
       {  0x081514a4, "nbi0.nbitm.QueueConfig297" },
       {  0x081514a8, "nbi0.nbitm.QueueConfig298" },
       {  0x081514ac, "nbi0.nbitm.QueueConfig299" },
       {  0x081514b0, "nbi0.nbitm.QueueConfig300" },
       {  0x081514b4, "nbi0.nbitm.QueueConfig301" },
       {  0x081514b8, "nbi0.nbitm.QueueConfig302" },
       {  0x081514bc, "nbi0.nbitm.QueueConfig303" },
       {  0x081514c0, "nbi0.nbitm.QueueConfig304" },
       {  0x081514c4, "nbi0.nbitm.QueueConfig305" },
       {  0x081514c8, "nbi0.nbitm.QueueConfig306" },
       {  0x081514cc, "nbi0.nbitm.QueueConfig307" },
       {  0x081514d0, "nbi0.nbitm.QueueConfig308" },
       {  0x081514d4, "nbi0.nbitm.QueueConfig309" },
       {  0x081514d8, "nbi0.nbitm.QueueConfig310" },
       {  0x081514dc, "nbi0.nbitm.QueueConfig311" },
       {  0x081514e0, "nbi0.nbitm.QueueConfig312" },
       {  0x081514e4, "nbi0.nbitm.QueueConfig313" },
       {  0x081514e8, "nbi0.nbitm.QueueConfig314" },
       {  0x081514ec, "nbi0.nbitm.QueueConfig315" },
       {  0x081514f0, "nbi0.nbitm.QueueConfig316" },
       {  0x081514f4, "nbi0.nbitm.QueueConfig317" },
       {  0x081514f8, "nbi0.nbitm.QueueConfig318" },
       {  0x081514fc, "nbi0.nbitm.QueueConfig319" },
       {  0x08151500, "nbi0.nbitm.QueueConfig320" },
       {  0x08151504, "nbi0.nbitm.QueueConfig321" },
       {  0x08151508, "nbi0.nbitm.QueueConfig322" },
       {  0x0815150c, "nbi0.nbitm.QueueConfig323" },
       {  0x08151510, "nbi0.nbitm.QueueConfig324" },
       {  0x08151514, "nbi0.nbitm.QueueConfig325" },
       {  0x08151518, "nbi0.nbitm.QueueConfig326" },
       {  0x0815151c, "nbi0.nbitm.QueueConfig327" },
       {  0x08151520, "nbi0.nbitm.QueueConfig328" },
       {  0x08151524, "nbi0.nbitm.QueueConfig329" },
       {  0x08151528, "nbi0.nbitm.QueueConfig330" },
       {  0x0815152c, "nbi0.nbitm.QueueConfig331" },
       {  0x08151530, "nbi0.nbitm.QueueConfig332" },
       {  0x08151534, "nbi0.nbitm.QueueConfig333" },
       {  0x08151538, "nbi0.nbitm.QueueConfig334" },
       {  0x0815153c, "nbi0.nbitm.QueueConfig335" },
       {  0x08151540, "nbi0.nbitm.QueueConfig336" },
       {  0x08151544, "nbi0.nbitm.QueueConfig337" },
       {  0x08151548, "nbi0.nbitm.QueueConfig338" },
       {  0x0815154c, "nbi0.nbitm.QueueConfig339" },
       {  0x08151550, "nbi0.nbitm.QueueConfig340" },
       {  0x08151554, "nbi0.nbitm.QueueConfig341" },
       {  0x08151558, "nbi0.nbitm.QueueConfig342" },
       {  0x0815155c, "nbi0.nbitm.QueueConfig343" },
       {  0x08151560, "nbi0.nbitm.QueueConfig344" },
       {  0x08151564, "nbi0.nbitm.QueueConfig345" },
       {  0x08151568, "nbi0.nbitm.QueueConfig346" },
       {  0x0815156c, "nbi0.nbitm.QueueConfig347" },
       {  0x08151570, "nbi0.nbitm.QueueConfig348" },
       {  0x08151574, "nbi0.nbitm.QueueConfig349" },
       {  0x08151578, "nbi0.nbitm.QueueConfig350" },
       {  0x0815157c, "nbi0.nbitm.QueueConfig351" },
       {  0x08151580, "nbi0.nbitm.QueueConfig352" },
       {  0x08151584, "nbi0.nbitm.QueueConfig353" },
       {  0x08151588, "nbi0.nbitm.QueueConfig354" },
       {  0x0815158c, "nbi0.nbitm.QueueConfig355" },
       {  0x08151590, "nbi0.nbitm.QueueConfig356" },
       {  0x08151594, "nbi0.nbitm.QueueConfig357" },
       {  0x08151598, "nbi0.nbitm.QueueConfig358" },
       {  0x0815159c, "nbi0.nbitm.QueueConfig359" },
       {  0x081515a0, "nbi0.nbitm.QueueConfig360" },
       {  0x081515a4, "nbi0.nbitm.QueueConfig361" },
       {  0x081515a8, "nbi0.nbitm.QueueConfig362" },
       {  0x081515ac, "nbi0.nbitm.QueueConfig363" },
       {  0x081515b0, "nbi0.nbitm.QueueConfig364" },
       {  0x081515b4, "nbi0.nbitm.QueueConfig365" },
       {  0x081515b8, "nbi0.nbitm.QueueConfig366" },
       {  0x081515bc, "nbi0.nbitm.QueueConfig367" },
       {  0x081515c0, "nbi0.nbitm.QueueConfig368" },
       {  0x081515c4, "nbi0.nbitm.QueueConfig369" },
       {  0x081515c8, "nbi0.nbitm.QueueConfig370" },
       {  0x081515cc, "nbi0.nbitm.QueueConfig371" },
       {  0x081515d0, "nbi0.nbitm.QueueConfig372" },
       {  0x081515d4, "nbi0.nbitm.QueueConfig373" },
       {  0x081515d8, "nbi0.nbitm.QueueConfig374" },
       {  0x081515dc, "nbi0.nbitm.QueueConfig375" },
       {  0x081515e0, "nbi0.nbitm.QueueConfig376" },
       {  0x081515e4, "nbi0.nbitm.QueueConfig377" },
       {  0x081515e8, "nbi0.nbitm.QueueConfig378" },
       {  0x081515ec, "nbi0.nbitm.QueueConfig379" },
       {  0x081515f0, "nbi0.nbitm.QueueConfig380" },
       {  0x081515f4, "nbi0.nbitm.QueueConfig381" },
       {  0x081515f8, "nbi0.nbitm.QueueConfig382" },
       {  0x081515fc, "nbi0.nbitm.QueueConfig383" },
       {  0x08151600, "nbi0.nbitm.QueueConfig384" },
       {  0x08151604, "nbi0.nbitm.QueueConfig385" },
       {  0x08151608, "nbi0.nbitm.QueueConfig386" },
       {  0x0815160c, "nbi0.nbitm.QueueConfig387" },
       {  0x08151610, "nbi0.nbitm.QueueConfig388" },
       {  0x08151614, "nbi0.nbitm.QueueConfig389" },
       {  0x08151618, "nbi0.nbitm.QueueConfig390" },
       {  0x0815161c, "nbi0.nbitm.QueueConfig391" },
       {  0x08151620, "nbi0.nbitm.QueueConfig392" },
       {  0x08151624, "nbi0.nbitm.QueueConfig393" },
       {  0x08151628, "nbi0.nbitm.QueueConfig394" },
       {  0x0815162c, "nbi0.nbitm.QueueConfig395" },
       {  0x08151630, "nbi0.nbitm.QueueConfig396" },
       {  0x08151634, "nbi0.nbitm.QueueConfig397" },
       {  0x08151638, "nbi0.nbitm.QueueConfig398" },
       {  0x0815163c, "nbi0.nbitm.QueueConfig399" },
       {  0x08151640, "nbi0.nbitm.QueueConfig400" },
       {  0x08151644, "nbi0.nbitm.QueueConfig401" },
       {  0x08151648, "nbi0.nbitm.QueueConfig402" },
       {  0x0815164c, "nbi0.nbitm.QueueConfig403" },
       {  0x08151650, "nbi0.nbitm.QueueConfig404" },
       {  0x08151654, "nbi0.nbitm.QueueConfig405" },
       {  0x08151658, "nbi0.nbitm.QueueConfig406" },
       {  0x0815165c, "nbi0.nbitm.QueueConfig407" },
       {  0x08151660, "nbi0.nbitm.QueueConfig408" },
       {  0x08151664, "nbi0.nbitm.QueueConfig409" },
       {  0x08151668, "nbi0.nbitm.QueueConfig410" },
       {  0x0815166c, "nbi0.nbitm.QueueConfig411" },
       {  0x08151670, "nbi0.nbitm.QueueConfig412" },
       {  0x08151674, "nbi0.nbitm.QueueConfig413" },
       {  0x08151678, "nbi0.nbitm.QueueConfig414" },
       {  0x0815167c, "nbi0.nbitm.QueueConfig415" },
       {  0x08151680, "nbi0.nbitm.QueueConfig416" },
       {  0x08151684, "nbi0.nbitm.QueueConfig417" },
       {  0x08151688, "nbi0.nbitm.QueueConfig418" },
       {  0x0815168c, "nbi0.nbitm.QueueConfig419" },
       {  0x08151690, "nbi0.nbitm.QueueConfig420" },
       {  0x08151694, "nbi0.nbitm.QueueConfig421" },
       {  0x08151698, "nbi0.nbitm.QueueConfig422" },
       {  0x0815169c, "nbi0.nbitm.QueueConfig423" },
       {  0x081516a0, "nbi0.nbitm.QueueConfig424" },
       {  0x081516a4, "nbi0.nbitm.QueueConfig425" },
       {  0x081516a8, "nbi0.nbitm.QueueConfig426" },
       {  0x081516ac, "nbi0.nbitm.QueueConfig427" },
       {  0x081516b0, "nbi0.nbitm.QueueConfig428" },
       {  0x081516b4, "nbi0.nbitm.QueueConfig429" },
       {  0x081516b8, "nbi0.nbitm.QueueConfig430" },
       {  0x081516bc, "nbi0.nbitm.QueueConfig431" },
       {  0x081516c0, "nbi0.nbitm.QueueConfig432" },
       {  0x081516c4, "nbi0.nbitm.QueueConfig433" },
       {  0x081516c8, "nbi0.nbitm.QueueConfig434" },
       {  0x081516cc, "nbi0.nbitm.QueueConfig435" },
       {  0x081516d0, "nbi0.nbitm.QueueConfig436" },
       {  0x081516d4, "nbi0.nbitm.QueueConfig437" },
       {  0x081516d8, "nbi0.nbitm.QueueConfig438" },
       {  0x081516dc, "nbi0.nbitm.QueueConfig439" },
       {  0x081516e0, "nbi0.nbitm.QueueConfig440" },
       {  0x081516e4, "nbi0.nbitm.QueueConfig441" },
       {  0x081516e8, "nbi0.nbitm.QueueConfig442" },
       {  0x081516ec, "nbi0.nbitm.QueueConfig443" },
       {  0x081516f0, "nbi0.nbitm.QueueConfig444" },
       {  0x081516f4, "nbi0.nbitm.QueueConfig445" },
       {  0x081516f8, "nbi0.nbitm.QueueConfig446" },
       {  0x081516fc, "nbi0.nbitm.QueueConfig447" },
       {  0x08151700, "nbi0.nbitm.QueueConfig448" },
       {  0x08151704, "nbi0.nbitm.QueueConfig449" },
       {  0x08151708, "nbi0.nbitm.QueueConfig450" },
       {  0x0815170c, "nbi0.nbitm.QueueConfig451" },
       {  0x08151710, "nbi0.nbitm.QueueConfig452" },
       {  0x08151714, "nbi0.nbitm.QueueConfig453" },
       {  0x08151718, "nbi0.nbitm.QueueConfig454" },
       {  0x0815171c, "nbi0.nbitm.QueueConfig455" },
       {  0x08151720, "nbi0.nbitm.QueueConfig456" },
       {  0x08151724, "nbi0.nbitm.QueueConfig457" },
       {  0x08151728, "nbi0.nbitm.QueueConfig458" },
       {  0x0815172c, "nbi0.nbitm.QueueConfig459" },
       {  0x08151730, "nbi0.nbitm.QueueConfig460" },
       {  0x08151734, "nbi0.nbitm.QueueConfig461" },
       {  0x08151738, "nbi0.nbitm.QueueConfig462" },
       {  0x0815173c, "nbi0.nbitm.QueueConfig463" },
       {  0x08151740, "nbi0.nbitm.QueueConfig464" },
       {  0x08151744, "nbi0.nbitm.QueueConfig465" },
       {  0x08151748, "nbi0.nbitm.QueueConfig466" },
       {  0x0815174c, "nbi0.nbitm.QueueConfig467" },
       {  0x08151750, "nbi0.nbitm.QueueConfig468" },
       {  0x08151754, "nbi0.nbitm.QueueConfig469" },
       {  0x08151758, "nbi0.nbitm.QueueConfig470" },
       {  0x0815175c, "nbi0.nbitm.QueueConfig471" },
       {  0x08151760, "nbi0.nbitm.QueueConfig472" },
       {  0x08151764, "nbi0.nbitm.QueueConfig473" },
       {  0x08151768, "nbi0.nbitm.QueueConfig474" },
       {  0x0815176c, "nbi0.nbitm.QueueConfig475" },
       {  0x08151770, "nbi0.nbitm.QueueConfig476" },
       {  0x08151774, "nbi0.nbitm.QueueConfig477" },
       {  0x08151778, "nbi0.nbitm.QueueConfig478" },
       {  0x0815177c, "nbi0.nbitm.QueueConfig479" },
       {  0x08151780, "nbi0.nbitm.QueueConfig480" },
       {  0x08151784, "nbi0.nbitm.QueueConfig481" },
       {  0x08151788, "nbi0.nbitm.QueueConfig482" },
       {  0x0815178c, "nbi0.nbitm.QueueConfig483" },
       {  0x08151790, "nbi0.nbitm.QueueConfig484" },
       {  0x08151794, "nbi0.nbitm.QueueConfig485" },
       {  0x08151798, "nbi0.nbitm.QueueConfig486" },
       {  0x0815179c, "nbi0.nbitm.QueueConfig487" },
       {  0x081517a0, "nbi0.nbitm.QueueConfig488" },
       {  0x081517a4, "nbi0.nbitm.QueueConfig489" },
       {  0x081517a8, "nbi0.nbitm.QueueConfig490" },
       {  0x081517ac, "nbi0.nbitm.QueueConfig491" },
       {  0x081517b0, "nbi0.nbitm.QueueConfig492" },
       {  0x081517b4, "nbi0.nbitm.QueueConfig493" },
       {  0x081517b8, "nbi0.nbitm.QueueConfig494" },
       {  0x081517bc, "nbi0.nbitm.QueueConfig495" },
       {  0x081517c0, "nbi0.nbitm.QueueConfig496" },
       {  0x081517c4, "nbi0.nbitm.QueueConfig497" },
       {  0x081517c8, "nbi0.nbitm.QueueConfig498" },
       {  0x081517cc, "nbi0.nbitm.QueueConfig499" },
       {  0x081517d0, "nbi0.nbitm.QueueConfig500" },
       {  0x081517d4, "nbi0.nbitm.QueueConfig501" },
       {  0x081517d8, "nbi0.nbitm.QueueConfig502" },
       {  0x081517dc, "nbi0.nbitm.QueueConfig503" },
       {  0x081517e0, "nbi0.nbitm.QueueConfig504" },
       {  0x081517e4, "nbi0.nbitm.QueueConfig505" },
       {  0x081517e8, "nbi0.nbitm.QueueConfig506" },
       {  0x081517ec, "nbi0.nbitm.QueueConfig507" },
       {  0x081517f0, "nbi0.nbitm.QueueConfig508" },
       {  0x081517f4, "nbi0.nbitm.QueueConfig509" },
       {  0x081517f8, "nbi0.nbitm.QueueConfig510" },
       {  0x081517fc, "nbi0.nbitm.QueueConfig511" },
       {  0x08151800, "nbi0.nbitm.QueueConfig512" },
       {  0x08151804, "nbi0.nbitm.QueueConfig513" },
       {  0x08151808, "nbi0.nbitm.QueueConfig514" },
       {  0x0815180c, "nbi0.nbitm.QueueConfig515" },
       {  0x08151810, "nbi0.nbitm.QueueConfig516" },
       {  0x08151814, "nbi0.nbitm.QueueConfig517" },
       {  0x08151818, "nbi0.nbitm.QueueConfig518" },
       {  0x0815181c, "nbi0.nbitm.QueueConfig519" },
       {  0x08151820, "nbi0.nbitm.QueueConfig520" },
       {  0x08151824, "nbi0.nbitm.QueueConfig521" },
       {  0x08151828, "nbi0.nbitm.QueueConfig522" },
       {  0x0815182c, "nbi0.nbitm.QueueConfig523" },
       {  0x08151830, "nbi0.nbitm.QueueConfig524" },
       {  0x08151834, "nbi0.nbitm.QueueConfig525" },
       {  0x08151838, "nbi0.nbitm.QueueConfig526" },
       {  0x0815183c, "nbi0.nbitm.QueueConfig527" },
       {  0x08151840, "nbi0.nbitm.QueueConfig528" },
       {  0x08151844, "nbi0.nbitm.QueueConfig529" },
       {  0x08151848, "nbi0.nbitm.QueueConfig530" },
       {  0x0815184c, "nbi0.nbitm.QueueConfig531" },
       {  0x08151850, "nbi0.nbitm.QueueConfig532" },
       {  0x08151854, "nbi0.nbitm.QueueConfig533" },
       {  0x08151858, "nbi0.nbitm.QueueConfig534" },
       {  0x0815185c, "nbi0.nbitm.QueueConfig535" },
       {  0x08151860, "nbi0.nbitm.QueueConfig536" },
       {  0x08151864, "nbi0.nbitm.QueueConfig537" },
       {  0x08151868, "nbi0.nbitm.QueueConfig538" },
       {  0x0815186c, "nbi0.nbitm.QueueConfig539" },
       {  0x08151870, "nbi0.nbitm.QueueConfig540" },
       {  0x08151874, "nbi0.nbitm.QueueConfig541" },
       {  0x08151878, "nbi0.nbitm.QueueConfig542" },
       {  0x0815187c, "nbi0.nbitm.QueueConfig543" },
       {  0x08151880, "nbi0.nbitm.QueueConfig544" },
       {  0x08151884, "nbi0.nbitm.QueueConfig545" },
       {  0x08151888, "nbi0.nbitm.QueueConfig546" },
       {  0x0815188c, "nbi0.nbitm.QueueConfig547" },
       {  0x08151890, "nbi0.nbitm.QueueConfig548" },
       {  0x08151894, "nbi0.nbitm.QueueConfig549" },
       {  0x08151898, "nbi0.nbitm.QueueConfig550" },
       {  0x0815189c, "nbi0.nbitm.QueueConfig551" },
       {  0x081518a0, "nbi0.nbitm.QueueConfig552" },
       {  0x081518a4, "nbi0.nbitm.QueueConfig553" },
       {  0x081518a8, "nbi0.nbitm.QueueConfig554" },
       {  0x081518ac, "nbi0.nbitm.QueueConfig555" },
       {  0x081518b0, "nbi0.nbitm.QueueConfig556" },
       {  0x081518b4, "nbi0.nbitm.QueueConfig557" },
       {  0x081518b8, "nbi0.nbitm.QueueConfig558" },
       {  0x081518bc, "nbi0.nbitm.QueueConfig559" },
       {  0x081518c0, "nbi0.nbitm.QueueConfig560" },
       {  0x081518c4, "nbi0.nbitm.QueueConfig561" },
       {  0x081518c8, "nbi0.nbitm.QueueConfig562" },
       {  0x081518cc, "nbi0.nbitm.QueueConfig563" },
       {  0x081518d0, "nbi0.nbitm.QueueConfig564" },
       {  0x081518d4, "nbi0.nbitm.QueueConfig565" },
       {  0x081518d8, "nbi0.nbitm.QueueConfig566" },
       {  0x081518dc, "nbi0.nbitm.QueueConfig567" },
       {  0x081518e0, "nbi0.nbitm.QueueConfig568" },
       {  0x081518e4, "nbi0.nbitm.QueueConfig569" },
       {  0x081518e8, "nbi0.nbitm.QueueConfig570" },
       {  0x081518ec, "nbi0.nbitm.QueueConfig571" },
       {  0x081518f0, "nbi0.nbitm.QueueConfig572" },
       {  0x081518f4, "nbi0.nbitm.QueueConfig573" },
       {  0x081518f8, "nbi0.nbitm.QueueConfig574" },
       {  0x081518fc, "nbi0.nbitm.QueueConfig575" },
       {  0x08151900, "nbi0.nbitm.QueueConfig576" },
       {  0x08151904, "nbi0.nbitm.QueueConfig577" },
       {  0x08151908, "nbi0.nbitm.QueueConfig578" },
       {  0x0815190c, "nbi0.nbitm.QueueConfig579" },
       {  0x08151910, "nbi0.nbitm.QueueConfig580" },
       {  0x08151914, "nbi0.nbitm.QueueConfig581" },
       {  0x08151918, "nbi0.nbitm.QueueConfig582" },
       {  0x0815191c, "nbi0.nbitm.QueueConfig583" },
       {  0x08151920, "nbi0.nbitm.QueueConfig584" },
       {  0x08151924, "nbi0.nbitm.QueueConfig585" },
       {  0x08151928, "nbi0.nbitm.QueueConfig586" },
       {  0x0815192c, "nbi0.nbitm.QueueConfig587" },
       {  0x08151930, "nbi0.nbitm.QueueConfig588" },
       {  0x08151934, "nbi0.nbitm.QueueConfig589" },
       {  0x08151938, "nbi0.nbitm.QueueConfig590" },
       {  0x0815193c, "nbi0.nbitm.QueueConfig591" },
       {  0x08151940, "nbi0.nbitm.QueueConfig592" },
       {  0x08151944, "nbi0.nbitm.QueueConfig593" },
       {  0x08151948, "nbi0.nbitm.QueueConfig594" },
       {  0x0815194c, "nbi0.nbitm.QueueConfig595" },
       {  0x08151950, "nbi0.nbitm.QueueConfig596" },
       {  0x08151954, "nbi0.nbitm.QueueConfig597" },
       {  0x08151958, "nbi0.nbitm.QueueConfig598" },
       {  0x0815195c, "nbi0.nbitm.QueueConfig599" },
       {  0x08151960, "nbi0.nbitm.QueueConfig600" },
       {  0x08151964, "nbi0.nbitm.QueueConfig601" },
       {  0x08151968, "nbi0.nbitm.QueueConfig602" },
       {  0x0815196c, "nbi0.nbitm.QueueConfig603" },
       {  0x08151970, "nbi0.nbitm.QueueConfig604" },
       {  0x08151974, "nbi0.nbitm.QueueConfig605" },
       {  0x08151978, "nbi0.nbitm.QueueConfig606" },
       {  0x0815197c, "nbi0.nbitm.QueueConfig607" },
       {  0x08151980, "nbi0.nbitm.QueueConfig608" },
       {  0x08151984, "nbi0.nbitm.QueueConfig609" },
       {  0x08151988, "nbi0.nbitm.QueueConfig610" },
       {  0x0815198c, "nbi0.nbitm.QueueConfig611" },
       {  0x08151990, "nbi0.nbitm.QueueConfig612" },
       {  0x08151994, "nbi0.nbitm.QueueConfig613" },
       {  0x08151998, "nbi0.nbitm.QueueConfig614" },
       {  0x0815199c, "nbi0.nbitm.QueueConfig615" },
       {  0x081519a0, "nbi0.nbitm.QueueConfig616" },
       {  0x081519a4, "nbi0.nbitm.QueueConfig617" },
       {  0x081519a8, "nbi0.nbitm.QueueConfig618" },
       {  0x081519ac, "nbi0.nbitm.QueueConfig619" },
       {  0x081519b0, "nbi0.nbitm.QueueConfig620" },
       {  0x081519b4, "nbi0.nbitm.QueueConfig621" },
       {  0x081519b8, "nbi0.nbitm.QueueConfig622" },
       {  0x081519bc, "nbi0.nbitm.QueueConfig623" },
       {  0x081519c0, "nbi0.nbitm.QueueConfig624" },
       {  0x081519c4, "nbi0.nbitm.QueueConfig625" },
       {  0x081519c8, "nbi0.nbitm.QueueConfig626" },
       {  0x081519cc, "nbi0.nbitm.QueueConfig627" },
       {  0x081519d0, "nbi0.nbitm.QueueConfig628" },
       {  0x081519d4, "nbi0.nbitm.QueueConfig629" },
       {  0x081519d8, "nbi0.nbitm.QueueConfig630" },
       {  0x081519dc, "nbi0.nbitm.QueueConfig631" },
       {  0x081519e0, "nbi0.nbitm.QueueConfig632" },
       {  0x081519e4, "nbi0.nbitm.QueueConfig633" },
       {  0x081519e8, "nbi0.nbitm.QueueConfig634" },
       {  0x081519ec, "nbi0.nbitm.QueueConfig635" },
       {  0x081519f0, "nbi0.nbitm.QueueConfig636" },
       {  0x081519f4, "nbi0.nbitm.QueueConfig637" },
       {  0x081519f8, "nbi0.nbitm.QueueConfig638" },
       {  0x081519fc, "nbi0.nbitm.QueueConfig639" },
       {  0x08151a00, "nbi0.nbitm.QueueConfig640" },
       {  0x08151a04, "nbi0.nbitm.QueueConfig641" },
       {  0x08151a08, "nbi0.nbitm.QueueConfig642" },
       {  0x08151a0c, "nbi0.nbitm.QueueConfig643" },
       {  0x08151a10, "nbi0.nbitm.QueueConfig644" },
       {  0x08151a14, "nbi0.nbitm.QueueConfig645" },
       {  0x08151a18, "nbi0.nbitm.QueueConfig646" },
       {  0x08151a1c, "nbi0.nbitm.QueueConfig647" },
       {  0x08151a20, "nbi0.nbitm.QueueConfig648" },
       {  0x08151a24, "nbi0.nbitm.QueueConfig649" },
       {  0x08151a28, "nbi0.nbitm.QueueConfig650" },
       {  0x08151a2c, "nbi0.nbitm.QueueConfig651" },
       {  0x08151a30, "nbi0.nbitm.QueueConfig652" },
       {  0x08151a34, "nbi0.nbitm.QueueConfig653" },
       {  0x08151a38, "nbi0.nbitm.QueueConfig654" },
       {  0x08151a3c, "nbi0.nbitm.QueueConfig655" },
       {  0x08151a40, "nbi0.nbitm.QueueConfig656" },
       {  0x08151a44, "nbi0.nbitm.QueueConfig657" },
       {  0x08151a48, "nbi0.nbitm.QueueConfig658" },
       {  0x08151a4c, "nbi0.nbitm.QueueConfig659" },
       {  0x08151a50, "nbi0.nbitm.QueueConfig660" },
       {  0x08151a54, "nbi0.nbitm.QueueConfig661" },
       {  0x08151a58, "nbi0.nbitm.QueueConfig662" },
       {  0x08151a5c, "nbi0.nbitm.QueueConfig663" },
       {  0x08151a60, "nbi0.nbitm.QueueConfig664" },
       {  0x08151a64, "nbi0.nbitm.QueueConfig665" },
       {  0x08151a68, "nbi0.nbitm.QueueConfig666" },
       {  0x08151a6c, "nbi0.nbitm.QueueConfig667" },
       {  0x08151a70, "nbi0.nbitm.QueueConfig668" },
       {  0x08151a74, "nbi0.nbitm.QueueConfig669" },
       {  0x08151a78, "nbi0.nbitm.QueueConfig670" },
       {  0x08151a7c, "nbi0.nbitm.QueueConfig671" },
       {  0x08151a80, "nbi0.nbitm.QueueConfig672" },
       {  0x08151a84, "nbi0.nbitm.QueueConfig673" },
       {  0x08151a88, "nbi0.nbitm.QueueConfig674" },
       {  0x08151a8c, "nbi0.nbitm.QueueConfig675" },
       {  0x08151a90, "nbi0.nbitm.QueueConfig676" },
       {  0x08151a94, "nbi0.nbitm.QueueConfig677" },
       {  0x08151a98, "nbi0.nbitm.QueueConfig678" },
       {  0x08151a9c, "nbi0.nbitm.QueueConfig679" },
       {  0x08151aa0, "nbi0.nbitm.QueueConfig680" },
       {  0x08151aa4, "nbi0.nbitm.QueueConfig681" },
       {  0x08151aa8, "nbi0.nbitm.QueueConfig682" },
       {  0x08151aac, "nbi0.nbitm.QueueConfig683" },
       {  0x08151ab0, "nbi0.nbitm.QueueConfig684" },
       {  0x08151ab4, "nbi0.nbitm.QueueConfig685" },
       {  0x08151ab8, "nbi0.nbitm.QueueConfig686" },
       {  0x08151abc, "nbi0.nbitm.QueueConfig687" },
       {  0x08151ac0, "nbi0.nbitm.QueueConfig688" },
       {  0x08151ac4, "nbi0.nbitm.QueueConfig689" },
       {  0x08151ac8, "nbi0.nbitm.QueueConfig690" },
       {  0x08151acc, "nbi0.nbitm.QueueConfig691" },
       {  0x08151ad0, "nbi0.nbitm.QueueConfig692" },
       {  0x08151ad4, "nbi0.nbitm.QueueConfig693" },
       {  0x08151ad8, "nbi0.nbitm.QueueConfig694" },
       {  0x08151adc, "nbi0.nbitm.QueueConfig695" },
       {  0x08151ae0, "nbi0.nbitm.QueueConfig696" },
       {  0x08151ae4, "nbi0.nbitm.QueueConfig697" },
       {  0x08151ae8, "nbi0.nbitm.QueueConfig698" },
       {  0x08151aec, "nbi0.nbitm.QueueConfig699" },
       {  0x08151af0, "nbi0.nbitm.QueueConfig700" },
       {  0x08151af4, "nbi0.nbitm.QueueConfig701" },
       {  0x08151af8, "nbi0.nbitm.QueueConfig702" },
       {  0x08151afc, "nbi0.nbitm.QueueConfig703" },
       {  0x08151b00, "nbi0.nbitm.QueueConfig704" },
       {  0x08151b04, "nbi0.nbitm.QueueConfig705" },
       {  0x08151b08, "nbi0.nbitm.QueueConfig706" },
       {  0x08151b0c, "nbi0.nbitm.QueueConfig707" },
       {  0x08151b10, "nbi0.nbitm.QueueConfig708" },
       {  0x08151b14, "nbi0.nbitm.QueueConfig709" },
       {  0x08151b18, "nbi0.nbitm.QueueConfig710" },
       {  0x08151b1c, "nbi0.nbitm.QueueConfig711" },
       {  0x08151b20, "nbi0.nbitm.QueueConfig712" },
       {  0x08151b24, "nbi0.nbitm.QueueConfig713" },
       {  0x08151b28, "nbi0.nbitm.QueueConfig714" },
       {  0x08151b2c, "nbi0.nbitm.QueueConfig715" },
       {  0x08151b30, "nbi0.nbitm.QueueConfig716" },
       {  0x08151b34, "nbi0.nbitm.QueueConfig717" },
       {  0x08151b38, "nbi0.nbitm.QueueConfig718" },
       {  0x08151b3c, "nbi0.nbitm.QueueConfig719" },
       {  0x08151b40, "nbi0.nbitm.QueueConfig720" },
       {  0x08151b44, "nbi0.nbitm.QueueConfig721" },
       {  0x08151b48, "nbi0.nbitm.QueueConfig722" },
       {  0x08151b4c, "nbi0.nbitm.QueueConfig723" },
       {  0x08151b50, "nbi0.nbitm.QueueConfig724" },
       {  0x08151b54, "nbi0.nbitm.QueueConfig725" },
       {  0x08151b58, "nbi0.nbitm.QueueConfig726" },
       {  0x08151b5c, "nbi0.nbitm.QueueConfig727" },
       {  0x08151b60, "nbi0.nbitm.QueueConfig728" },
       {  0x08151b64, "nbi0.nbitm.QueueConfig729" },
       {  0x08151b68, "nbi0.nbitm.QueueConfig730" },
       {  0x08151b6c, "nbi0.nbitm.QueueConfig731" },
       {  0x08151b70, "nbi0.nbitm.QueueConfig732" },
       {  0x08151b74, "nbi0.nbitm.QueueConfig733" },
       {  0x08151b78, "nbi0.nbitm.QueueConfig734" },
       {  0x08151b7c, "nbi0.nbitm.QueueConfig735" },
       {  0x08151b80, "nbi0.nbitm.QueueConfig736" },
       {  0x08151b84, "nbi0.nbitm.QueueConfig737" },
       {  0x08151b88, "nbi0.nbitm.QueueConfig738" },
       {  0x08151b8c, "nbi0.nbitm.QueueConfig739" },
       {  0x08151b90, "nbi0.nbitm.QueueConfig740" },
       {  0x08151b94, "nbi0.nbitm.QueueConfig741" },
       {  0x08151b98, "nbi0.nbitm.QueueConfig742" },
       {  0x08151b9c, "nbi0.nbitm.QueueConfig743" },
       {  0x08151ba0, "nbi0.nbitm.QueueConfig744" },
       {  0x08151ba4, "nbi0.nbitm.QueueConfig745" },
       {  0x08151ba8, "nbi0.nbitm.QueueConfig746" },
       {  0x08151bac, "nbi0.nbitm.QueueConfig747" },
       {  0x08151bb0, "nbi0.nbitm.QueueConfig748" },
       {  0x08151bb4, "nbi0.nbitm.QueueConfig749" },
       {  0x08151bb8, "nbi0.nbitm.QueueConfig750" },
       {  0x08151bbc, "nbi0.nbitm.QueueConfig751" },
       {  0x08151bc0, "nbi0.nbitm.QueueConfig752" },
       {  0x08151bc4, "nbi0.nbitm.QueueConfig753" },
       {  0x08151bc8, "nbi0.nbitm.QueueConfig754" },
       {  0x08151bcc, "nbi0.nbitm.QueueConfig755" },
       {  0x08151bd0, "nbi0.nbitm.QueueConfig756" },
       {  0x08151bd4, "nbi0.nbitm.QueueConfig757" },
       {  0x08151bd8, "nbi0.nbitm.QueueConfig758" },
       {  0x08151bdc, "nbi0.nbitm.QueueConfig759" },
       {  0x08151be0, "nbi0.nbitm.QueueConfig760" },
       {  0x08151be4, "nbi0.nbitm.QueueConfig761" },
       {  0x08151be8, "nbi0.nbitm.QueueConfig762" },
       {  0x08151bec, "nbi0.nbitm.QueueConfig763" },
       {  0x08151bf0, "nbi0.nbitm.QueueConfig764" },
       {  0x08151bf4, "nbi0.nbitm.QueueConfig765" },
       {  0x08151bf8, "nbi0.nbitm.QueueConfig766" },
       {  0x08151bfc, "nbi0.nbitm.QueueConfig767" },
       {  0x08151c00, "nbi0.nbitm.QueueConfig768" },
       {  0x08151c04, "nbi0.nbitm.QueueConfig769" },
       {  0x08151c08, "nbi0.nbitm.QueueConfig770" },
       {  0x08151c0c, "nbi0.nbitm.QueueConfig771" },
       {  0x08151c10, "nbi0.nbitm.QueueConfig772" },
       {  0x08151c14, "nbi0.nbitm.QueueConfig773" },
       {  0x08151c18, "nbi0.nbitm.QueueConfig774" },
       {  0x08151c1c, "nbi0.nbitm.QueueConfig775" },
       {  0x08151c20, "nbi0.nbitm.QueueConfig776" },
       {  0x08151c24, "nbi0.nbitm.QueueConfig777" },
       {  0x08151c28, "nbi0.nbitm.QueueConfig778" },
       {  0x08151c2c, "nbi0.nbitm.QueueConfig779" },
       {  0x08151c30, "nbi0.nbitm.QueueConfig780" },
       {  0x08151c34, "nbi0.nbitm.QueueConfig781" },
       {  0x08151c38, "nbi0.nbitm.QueueConfig782" },
       {  0x08151c3c, "nbi0.nbitm.QueueConfig783" },
       {  0x08151c40, "nbi0.nbitm.QueueConfig784" },
       {  0x08151c44, "nbi0.nbitm.QueueConfig785" },
       {  0x08151c48, "nbi0.nbitm.QueueConfig786" },
       {  0x08151c4c, "nbi0.nbitm.QueueConfig787" },
       {  0x08151c50, "nbi0.nbitm.QueueConfig788" },
       {  0x08151c54, "nbi0.nbitm.QueueConfig789" },
       {  0x08151c58, "nbi0.nbitm.QueueConfig790" },
       {  0x08151c5c, "nbi0.nbitm.QueueConfig791" },
       {  0x08151c60, "nbi0.nbitm.QueueConfig792" },
       {  0x08151c64, "nbi0.nbitm.QueueConfig793" },
       {  0x08151c68, "nbi0.nbitm.QueueConfig794" },
       {  0x08151c6c, "nbi0.nbitm.QueueConfig795" },
       {  0x08151c70, "nbi0.nbitm.QueueConfig796" },
       {  0x08151c74, "nbi0.nbitm.QueueConfig797" },
       {  0x08151c78, "nbi0.nbitm.QueueConfig798" },
       {  0x08151c7c, "nbi0.nbitm.QueueConfig799" },
       {  0x08151c80, "nbi0.nbitm.QueueConfig800" },
       {  0x08151c84, "nbi0.nbitm.QueueConfig801" },
       {  0x08151c88, "nbi0.nbitm.QueueConfig802" },
       {  0x08151c8c, "nbi0.nbitm.QueueConfig803" },
       {  0x08151c90, "nbi0.nbitm.QueueConfig804" },
       {  0x08151c94, "nbi0.nbitm.QueueConfig805" },
       {  0x08151c98, "nbi0.nbitm.QueueConfig806" },
       {  0x08151c9c, "nbi0.nbitm.QueueConfig807" },
       {  0x08151ca0, "nbi0.nbitm.QueueConfig808" },
       {  0x08151ca4, "nbi0.nbitm.QueueConfig809" },
       {  0x08151ca8, "nbi0.nbitm.QueueConfig810" },
       {  0x08151cac, "nbi0.nbitm.QueueConfig811" },
       {  0x08151cb0, "nbi0.nbitm.QueueConfig812" },
       {  0x08151cb4, "nbi0.nbitm.QueueConfig813" },
       {  0x08151cb8, "nbi0.nbitm.QueueConfig814" },
       {  0x08151cbc, "nbi0.nbitm.QueueConfig815" },
       {  0x08151cc0, "nbi0.nbitm.QueueConfig816" },
       {  0x08151cc4, "nbi0.nbitm.QueueConfig817" },
       {  0x08151cc8, "nbi0.nbitm.QueueConfig818" },
       {  0x08151ccc, "nbi0.nbitm.QueueConfig819" },
       {  0x08151cd0, "nbi0.nbitm.QueueConfig820" },
       {  0x08151cd4, "nbi0.nbitm.QueueConfig821" },
       {  0x08151cd8, "nbi0.nbitm.QueueConfig822" },
       {  0x08151cdc, "nbi0.nbitm.QueueConfig823" },
       {  0x08151ce0, "nbi0.nbitm.QueueConfig824" },
       {  0x08151ce4, "nbi0.nbitm.QueueConfig825" },
       {  0x08151ce8, "nbi0.nbitm.QueueConfig826" },
       {  0x08151cec, "nbi0.nbitm.QueueConfig827" },
       {  0x08151cf0, "nbi0.nbitm.QueueConfig828" },
       {  0x08151cf4, "nbi0.nbitm.QueueConfig829" },
       {  0x08151cf8, "nbi0.nbitm.QueueConfig830" },
       {  0x08151cfc, "nbi0.nbitm.QueueConfig831" },
       {  0x08151d00, "nbi0.nbitm.QueueConfig832" },
       {  0x08151d04, "nbi0.nbitm.QueueConfig833" },
       {  0x08151d08, "nbi0.nbitm.QueueConfig834" },
       {  0x08151d0c, "nbi0.nbitm.QueueConfig835" },
       {  0x08151d10, "nbi0.nbitm.QueueConfig836" },
       {  0x08151d14, "nbi0.nbitm.QueueConfig837" },
       {  0x08151d18, "nbi0.nbitm.QueueConfig838" },
       {  0x08151d1c, "nbi0.nbitm.QueueConfig839" },
       {  0x08151d20, "nbi0.nbitm.QueueConfig840" },
       {  0x08151d24, "nbi0.nbitm.QueueConfig841" },
       {  0x08151d28, "nbi0.nbitm.QueueConfig842" },
       {  0x08151d2c, "nbi0.nbitm.QueueConfig843" },
       {  0x08151d30, "nbi0.nbitm.QueueConfig844" },
       {  0x08151d34, "nbi0.nbitm.QueueConfig845" },
       {  0x08151d38, "nbi0.nbitm.QueueConfig846" },
       {  0x08151d3c, "nbi0.nbitm.QueueConfig847" },
       {  0x08151d40, "nbi0.nbitm.QueueConfig848" },
       {  0x08151d44, "nbi0.nbitm.QueueConfig849" },
       {  0x08151d48, "nbi0.nbitm.QueueConfig850" },
       {  0x08151d4c, "nbi0.nbitm.QueueConfig851" },
       {  0x08151d50, "nbi0.nbitm.QueueConfig852" },
       {  0x08151d54, "nbi0.nbitm.QueueConfig853" },
       {  0x08151d58, "nbi0.nbitm.QueueConfig854" },
       {  0x08151d5c, "nbi0.nbitm.QueueConfig855" },
       {  0x08151d60, "nbi0.nbitm.QueueConfig856" },
       {  0x08151d64, "nbi0.nbitm.QueueConfig857" },
       {  0x08151d68, "nbi0.nbitm.QueueConfig858" },
       {  0x08151d6c, "nbi0.nbitm.QueueConfig859" },
       {  0x08151d70, "nbi0.nbitm.QueueConfig860" },
       {  0x08151d74, "nbi0.nbitm.QueueConfig861" },
       {  0x08151d78, "nbi0.nbitm.QueueConfig862" },
       {  0x08151d7c, "nbi0.nbitm.QueueConfig863" },
       {  0x08151d80, "nbi0.nbitm.QueueConfig864" },
       {  0x08151d84, "nbi0.nbitm.QueueConfig865" },
       {  0x08151d88, "nbi0.nbitm.QueueConfig866" },
       {  0x08151d8c, "nbi0.nbitm.QueueConfig867" },
       {  0x08151d90, "nbi0.nbitm.QueueConfig868" },
       {  0x08151d94, "nbi0.nbitm.QueueConfig869" },
       {  0x08151d98, "nbi0.nbitm.QueueConfig870" },
       {  0x08151d9c, "nbi0.nbitm.QueueConfig871" },
       {  0x08151da0, "nbi0.nbitm.QueueConfig872" },
       {  0x08151da4, "nbi0.nbitm.QueueConfig873" },
       {  0x08151da8, "nbi0.nbitm.QueueConfig874" },
       {  0x08151dac, "nbi0.nbitm.QueueConfig875" },
       {  0x08151db0, "nbi0.nbitm.QueueConfig876" },
       {  0x08151db4, "nbi0.nbitm.QueueConfig877" },
       {  0x08151db8, "nbi0.nbitm.QueueConfig878" },
       {  0x08151dbc, "nbi0.nbitm.QueueConfig879" },
       {  0x08151dc0, "nbi0.nbitm.QueueConfig880" },
       {  0x08151dc4, "nbi0.nbitm.QueueConfig881" },
       {  0x08151dc8, "nbi0.nbitm.QueueConfig882" },
       {  0x08151dcc, "nbi0.nbitm.QueueConfig883" },
       {  0x08151dd0, "nbi0.nbitm.QueueConfig884" },
       {  0x08151dd4, "nbi0.nbitm.QueueConfig885" },
       {  0x08151dd8, "nbi0.nbitm.QueueConfig886" },
       {  0x08151ddc, "nbi0.nbitm.QueueConfig887" },
       {  0x08151de0, "nbi0.nbitm.QueueConfig888" },
       {  0x08151de4, "nbi0.nbitm.QueueConfig889" },
       {  0x08151de8, "nbi0.nbitm.QueueConfig890" },
       {  0x08151dec, "nbi0.nbitm.QueueConfig891" },
       {  0x08151df0, "nbi0.nbitm.QueueConfig892" },
       {  0x08151df4, "nbi0.nbitm.QueueConfig893" },
       {  0x08151df8, "nbi0.nbitm.QueueConfig894" },
       {  0x08151dfc, "nbi0.nbitm.QueueConfig895" },
       {  0x08151e00, "nbi0.nbitm.QueueConfig896" },
       {  0x08151e04, "nbi0.nbitm.QueueConfig897" },
       {  0x08151e08, "nbi0.nbitm.QueueConfig898" },
       {  0x08151e0c, "nbi0.nbitm.QueueConfig899" },
       {  0x08151e10, "nbi0.nbitm.QueueConfig900" },
       {  0x08151e14, "nbi0.nbitm.QueueConfig901" },
       {  0x08151e18, "nbi0.nbitm.QueueConfig902" },
       {  0x08151e1c, "nbi0.nbitm.QueueConfig903" },
       {  0x08151e20, "nbi0.nbitm.QueueConfig904" },
       {  0x08151e24, "nbi0.nbitm.QueueConfig905" },
       {  0x08151e28, "nbi0.nbitm.QueueConfig906" },
       {  0x08151e2c, "nbi0.nbitm.QueueConfig907" },
       {  0x08151e30, "nbi0.nbitm.QueueConfig908" },
       {  0x08151e34, "nbi0.nbitm.QueueConfig909" },
       {  0x08151e38, "nbi0.nbitm.QueueConfig910" },
       {  0x08151e3c, "nbi0.nbitm.QueueConfig911" },
       {  0x08151e40, "nbi0.nbitm.QueueConfig912" },
       {  0x08151e44, "nbi0.nbitm.QueueConfig913" },
       {  0x08151e48, "nbi0.nbitm.QueueConfig914" },
       {  0x08151e4c, "nbi0.nbitm.QueueConfig915" },
       {  0x08151e50, "nbi0.nbitm.QueueConfig916" },
       {  0x08151e54, "nbi0.nbitm.QueueConfig917" },
       {  0x08151e58, "nbi0.nbitm.QueueConfig918" },
       {  0x08151e5c, "nbi0.nbitm.QueueConfig919" },
       {  0x08151e60, "nbi0.nbitm.QueueConfig920" },
       {  0x08151e64, "nbi0.nbitm.QueueConfig921" },
       {  0x08151e68, "nbi0.nbitm.QueueConfig922" },
       {  0x08151e6c, "nbi0.nbitm.QueueConfig923" },
       {  0x08151e70, "nbi0.nbitm.QueueConfig924" },
       {  0x08151e74, "nbi0.nbitm.QueueConfig925" },
       {  0x08151e78, "nbi0.nbitm.QueueConfig926" },
       {  0x08151e7c, "nbi0.nbitm.QueueConfig927" },
       {  0x08151e80, "nbi0.nbitm.QueueConfig928" },
       {  0x08151e84, "nbi0.nbitm.QueueConfig929" },
       {  0x08151e88, "nbi0.nbitm.QueueConfig930" },
       {  0x08151e8c, "nbi0.nbitm.QueueConfig931" },
       {  0x08151e90, "nbi0.nbitm.QueueConfig932" },
       {  0x08151e94, "nbi0.nbitm.QueueConfig933" },
       {  0x08151e98, "nbi0.nbitm.QueueConfig934" },
       {  0x08151e9c, "nbi0.nbitm.QueueConfig935" },
       {  0x08151ea0, "nbi0.nbitm.QueueConfig936" },
       {  0x08151ea4, "nbi0.nbitm.QueueConfig937" },
       {  0x08151ea8, "nbi0.nbitm.QueueConfig938" },
       {  0x08151eac, "nbi0.nbitm.QueueConfig939" },
       {  0x08151eb0, "nbi0.nbitm.QueueConfig940" },
       {  0x08151eb4, "nbi0.nbitm.QueueConfig941" },
       {  0x08151eb8, "nbi0.nbitm.QueueConfig942" },
       {  0x08151ebc, "nbi0.nbitm.QueueConfig943" },
       {  0x08151ec0, "nbi0.nbitm.QueueConfig944" },
       {  0x08151ec4, "nbi0.nbitm.QueueConfig945" },
       {  0x08151ec8, "nbi0.nbitm.QueueConfig946" },
       {  0x08151ecc, "nbi0.nbitm.QueueConfig947" },
       {  0x08151ed0, "nbi0.nbitm.QueueConfig948" },
       {  0x08151ed4, "nbi0.nbitm.QueueConfig949" },
       {  0x08151ed8, "nbi0.nbitm.QueueConfig950" },
       {  0x08151edc, "nbi0.nbitm.QueueConfig951" },
       {  0x08151ee0, "nbi0.nbitm.QueueConfig952" },
       {  0x08151ee4, "nbi0.nbitm.QueueConfig953" },
       {  0x08151ee8, "nbi0.nbitm.QueueConfig954" },
       {  0x08151eec, "nbi0.nbitm.QueueConfig955" },
       {  0x08151ef0, "nbi0.nbitm.QueueConfig956" },
       {  0x08151ef4, "nbi0.nbitm.QueueConfig957" },
       {  0x08151ef8, "nbi0.nbitm.QueueConfig958" },
       {  0x08151efc, "nbi0.nbitm.QueueConfig959" },
       {  0x08151f00, "nbi0.nbitm.QueueConfig960" },
       {  0x08151f04, "nbi0.nbitm.QueueConfig961" },
       {  0x08151f08, "nbi0.nbitm.QueueConfig962" },
       {  0x08151f0c, "nbi0.nbitm.QueueConfig963" },
       {  0x08151f10, "nbi0.nbitm.QueueConfig964" },
       {  0x08151f14, "nbi0.nbitm.QueueConfig965" },
       {  0x08151f18, "nbi0.nbitm.QueueConfig966" },
       {  0x08151f1c, "nbi0.nbitm.QueueConfig967" },
       {  0x08151f20, "nbi0.nbitm.QueueConfig968" },
       {  0x08151f24, "nbi0.nbitm.QueueConfig969" },
       {  0x08151f28, "nbi0.nbitm.QueueConfig970" },
       {  0x08151f2c, "nbi0.nbitm.QueueConfig971" },
       {  0x08151f30, "nbi0.nbitm.QueueConfig972" },
       {  0x08151f34, "nbi0.nbitm.QueueConfig973" },
       {  0x08151f38, "nbi0.nbitm.QueueConfig974" },
       {  0x08151f3c, "nbi0.nbitm.QueueConfig975" },
       {  0x08151f40, "nbi0.nbitm.QueueConfig976" },
       {  0x08151f44, "nbi0.nbitm.QueueConfig977" },
       {  0x08151f48, "nbi0.nbitm.QueueConfig978" },
       {  0x08151f4c, "nbi0.nbitm.QueueConfig979" },
       {  0x08151f50, "nbi0.nbitm.QueueConfig980" },
       {  0x08151f54, "nbi0.nbitm.QueueConfig981" },
       {  0x08151f58, "nbi0.nbitm.QueueConfig982" },
       {  0x08151f5c, "nbi0.nbitm.QueueConfig983" },
       {  0x08151f60, "nbi0.nbitm.QueueConfig984" },
       {  0x08151f64, "nbi0.nbitm.QueueConfig985" },
       {  0x08151f68, "nbi0.nbitm.QueueConfig986" },
       {  0x08151f6c, "nbi0.nbitm.QueueConfig987" },
       {  0x08151f70, "nbi0.nbitm.QueueConfig988" },
       {  0x08151f74, "nbi0.nbitm.QueueConfig989" },
       {  0x08151f78, "nbi0.nbitm.QueueConfig990" },
       {  0x08151f7c, "nbi0.nbitm.QueueConfig991" },
       {  0x08151f80, "nbi0.nbitm.QueueConfig992" },
       {  0x08151f84, "nbi0.nbitm.QueueConfig993" },
       {  0x08151f88, "nbi0.nbitm.QueueConfig994" },
       {  0x08151f8c, "nbi0.nbitm.QueueConfig995" },
       {  0x08151f90, "nbi0.nbitm.QueueConfig996" },
       {  0x08151f94, "nbi0.nbitm.QueueConfig997" },
       {  0x08151f98, "nbi0.nbitm.QueueConfig998" },
       {  0x08151f9c, "nbi0.nbitm.QueueConfig999" },
       {  0x08151fa0, "nbi0.nbitm.QueueConfig1000" },
       {  0x08151fa4, "nbi0.nbitm.QueueConfig1001" },
       {  0x08151fa8, "nbi0.nbitm.QueueConfig1002" },
       {  0x08151fac, "nbi0.nbitm.QueueConfig1003" },
       {  0x08151fb0, "nbi0.nbitm.QueueConfig1004" },
       {  0x08151fb4, "nbi0.nbitm.QueueConfig1005" },
       {  0x08151fb8, "nbi0.nbitm.QueueConfig1006" },
       {  0x08151fbc, "nbi0.nbitm.QueueConfig1007" },
       {  0x08151fc0, "nbi0.nbitm.QueueConfig1008" },
       {  0x08151fc4, "nbi0.nbitm.QueueConfig1009" },
       {  0x08151fc8, "nbi0.nbitm.QueueConfig1010" },
       {  0x08151fcc, "nbi0.nbitm.QueueConfig1011" },
       {  0x08151fd0, "nbi0.nbitm.QueueConfig1012" },
       {  0x08151fd4, "nbi0.nbitm.QueueConfig1013" },
       {  0x08151fd8, "nbi0.nbitm.QueueConfig1014" },
       {  0x08151fdc, "nbi0.nbitm.QueueConfig1015" },
       {  0x08151fe0, "nbi0.nbitm.QueueConfig1016" },
       {  0x08151fe4, "nbi0.nbitm.QueueConfig1017" },
       {  0x08151fe8, "nbi0.nbitm.QueueConfig1018" },
       {  0x08151fec, "nbi0.nbitm.QueueConfig1019" },
       {  0x08151ff0, "nbi0.nbitm.QueueConfig1020" },
       {  0x08151ff4, "nbi0.nbitm.QueueConfig1021" },
       {  0x08151ff8, "nbi0.nbitm.QueueConfig1022" },
       {  0x08151ffc, "nbi0.nbitm.QueueConfig1023" },
       {  0x08160000, "nbi0.nbitm.SchedulerConfig0" },
       {  0x08160004, "nbi0.nbitm.SchedulerConfig1" },
       {  0x08160008, "nbi0.nbitm.SchedulerConfig2" },
       {  0x0816000c, "nbi0.nbitm.SchedulerConfig3" },
       {  0x08160010, "nbi0.nbitm.SchedulerConfig4" },
       {  0x08160014, "nbi0.nbitm.SchedulerConfig5" },
       {  0x08160018, "nbi0.nbitm.SchedulerConfig6" },
       {  0x0816001c, "nbi0.nbitm.SchedulerConfig7" },
       {  0x08160020, "nbi0.nbitm.SchedulerConfig8" },
       {  0x08160024, "nbi0.nbitm.SchedulerConfig9" },
       {  0x08160028, "nbi0.nbitm.SchedulerConfig10" },
       {  0x0816002c, "nbi0.nbitm.SchedulerConfig11" },
       {  0x08160030, "nbi0.nbitm.SchedulerConfig12" },
       {  0x08160034, "nbi0.nbitm.SchedulerConfig13" },
       {  0x08160038, "nbi0.nbitm.SchedulerConfig14" },
       {  0x0816003c, "nbi0.nbitm.SchedulerConfig15" },
       {  0x08160040, "nbi0.nbitm.SchedulerConfig16" },
       {  0x08160044, "nbi0.nbitm.SchedulerConfig17" },
       {  0x08160048, "nbi0.nbitm.SchedulerConfig18" },
       {  0x0816004c, "nbi0.nbitm.SchedulerConfig19" },
       {  0x08160050, "nbi0.nbitm.SchedulerConfig20" },
       {  0x08160054, "nbi0.nbitm.SchedulerConfig21" },
       {  0x08160058, "nbi0.nbitm.SchedulerConfig22" },
       {  0x0816005c, "nbi0.nbitm.SchedulerConfig23" },
       {  0x08160060, "nbi0.nbitm.SchedulerConfig24" },
       {  0x08160064, "nbi0.nbitm.SchedulerConfig25" },
       {  0x08160068, "nbi0.nbitm.SchedulerConfig26" },
       {  0x0816006c, "nbi0.nbitm.SchedulerConfig27" },
       {  0x08160070, "nbi0.nbitm.SchedulerConfig28" },
       {  0x08160074, "nbi0.nbitm.SchedulerConfig29" },
       {  0x08160078, "nbi0.nbitm.SchedulerConfig30" },
       {  0x0816007c, "nbi0.nbitm.SchedulerConfig31" },
       {  0x08160080, "nbi0.nbitm.SchedulerConfig32" },
       {  0x08160084, "nbi0.nbitm.SchedulerConfig33" },
       {  0x08160088, "nbi0.nbitm.SchedulerConfig34" },
       {  0x0816008c, "nbi0.nbitm.SchedulerConfig35" },
       {  0x08160090, "nbi0.nbitm.SchedulerConfig36" },
       {  0x08160094, "nbi0.nbitm.SchedulerConfig37" },
       {  0x08160098, "nbi0.nbitm.SchedulerConfig38" },
       {  0x0816009c, "nbi0.nbitm.SchedulerConfig39" },
       {  0x081600a0, "nbi0.nbitm.SchedulerConfig40" },
       {  0x081600a4, "nbi0.nbitm.SchedulerConfig41" },
       {  0x081600a8, "nbi0.nbitm.SchedulerConfig42" },
       {  0x081600ac, "nbi0.nbitm.SchedulerConfig43" },
       {  0x081600b0, "nbi0.nbitm.SchedulerConfig44" },
       {  0x081600b4, "nbi0.nbitm.SchedulerConfig45" },
       {  0x081600b8, "nbi0.nbitm.SchedulerConfig46" },
       {  0x081600bc, "nbi0.nbitm.SchedulerConfig47" },
       {  0x081600c0, "nbi0.nbitm.SchedulerConfig48" },
       {  0x081600c4, "nbi0.nbitm.SchedulerConfig49" },
       {  0x081600c8, "nbi0.nbitm.SchedulerConfig50" },
       {  0x081600cc, "nbi0.nbitm.SchedulerConfig51" },
       {  0x081600d0, "nbi0.nbitm.SchedulerConfig52" },
       {  0x081600d4, "nbi0.nbitm.SchedulerConfig53" },
       {  0x081600d8, "nbi0.nbitm.SchedulerConfig54" },
       {  0x081600dc, "nbi0.nbitm.SchedulerConfig55" },
       {  0x081600e0, "nbi0.nbitm.SchedulerConfig56" },
       {  0x081600e4, "nbi0.nbitm.SchedulerConfig57" },
       {  0x081600e8, "nbi0.nbitm.SchedulerConfig58" },
       {  0x081600ec, "nbi0.nbitm.SchedulerConfig59" },
       {  0x081600f0, "nbi0.nbitm.SchedulerConfig60" },
       {  0x081600f4, "nbi0.nbitm.SchedulerConfig61" },
       {  0x081600f8, "nbi0.nbitm.SchedulerConfig62" },
       {  0x081600fc, "nbi0.nbitm.SchedulerConfig63" },
       {  0x08160100, "nbi0.nbitm.SchedulerConfig64" },
       {  0x08160104, "nbi0.nbitm.SchedulerConfig65" },
       {  0x08160108, "nbi0.nbitm.SchedulerConfig66" },
       {  0x0816010c, "nbi0.nbitm.SchedulerConfig67" },
       {  0x08160110, "nbi0.nbitm.SchedulerConfig68" },
       {  0x08160114, "nbi0.nbitm.SchedulerConfig69" },
       {  0x08160118, "nbi0.nbitm.SchedulerConfig70" },
       {  0x0816011c, "nbi0.nbitm.SchedulerConfig71" },
       {  0x08160120, "nbi0.nbitm.SchedulerConfig72" },
       {  0x08160124, "nbi0.nbitm.SchedulerConfig73" },
       {  0x08160128, "nbi0.nbitm.SchedulerConfig74" },
       {  0x0816012c, "nbi0.nbitm.SchedulerConfig75" },
       {  0x08160130, "nbi0.nbitm.SchedulerConfig76" },
       {  0x08160134, "nbi0.nbitm.SchedulerConfig77" },
       {  0x08160138, "nbi0.nbitm.SchedulerConfig78" },
       {  0x0816013c, "nbi0.nbitm.SchedulerConfig79" },
       {  0x08160140, "nbi0.nbitm.SchedulerConfig80" },
       {  0x08160144, "nbi0.nbitm.SchedulerConfig81" },
       {  0x08160148, "nbi0.nbitm.SchedulerConfig82" },
       {  0x0816014c, "nbi0.nbitm.SchedulerConfig83" },
       {  0x08160150, "nbi0.nbitm.SchedulerConfig84" },
       {  0x08160154, "nbi0.nbitm.SchedulerConfig85" },
       {  0x08160158, "nbi0.nbitm.SchedulerConfig86" },
       {  0x0816015c, "nbi0.nbitm.SchedulerConfig87" },
       {  0x08160160, "nbi0.nbitm.SchedulerConfig88" },
       {  0x08160164, "nbi0.nbitm.SchedulerConfig89" },
       {  0x08160168, "nbi0.nbitm.SchedulerConfig90" },
       {  0x0816016c, "nbi0.nbitm.SchedulerConfig91" },
       {  0x08160170, "nbi0.nbitm.SchedulerConfig92" },
       {  0x08160174, "nbi0.nbitm.SchedulerConfig93" },
       {  0x08160178, "nbi0.nbitm.SchedulerConfig94" },
       {  0x0816017c, "nbi0.nbitm.SchedulerConfig95" },
       {  0x08160180, "nbi0.nbitm.SchedulerConfig96" },
       {  0x08160184, "nbi0.nbitm.SchedulerConfig97" },
       {  0x08160188, "nbi0.nbitm.SchedulerConfig98" },
       {  0x0816018c, "nbi0.nbitm.SchedulerConfig99" },
       {  0x08160190, "nbi0.nbitm.SchedulerConfig100" },
       {  0x08160194, "nbi0.nbitm.SchedulerConfig101" },
       {  0x08160198, "nbi0.nbitm.SchedulerConfig102" },
       {  0x0816019c, "nbi0.nbitm.SchedulerConfig103" },
       {  0x081601a0, "nbi0.nbitm.SchedulerConfig104" },
       {  0x081601a4, "nbi0.nbitm.SchedulerConfig105" },
       {  0x081601a8, "nbi0.nbitm.SchedulerConfig106" },
       {  0x081601ac, "nbi0.nbitm.SchedulerConfig107" },
       {  0x081601b0, "nbi0.nbitm.SchedulerConfig108" },
       {  0x081601b4, "nbi0.nbitm.SchedulerConfig109" },
       {  0x081601b8, "nbi0.nbitm.SchedulerConfig110" },
       {  0x081601bc, "nbi0.nbitm.SchedulerConfig111" },
       {  0x081601c0, "nbi0.nbitm.SchedulerConfig112" },
       {  0x081601c4, "nbi0.nbitm.SchedulerConfig113" },
       {  0x081601c8, "nbi0.nbitm.SchedulerConfig114" },
       {  0x081601cc, "nbi0.nbitm.SchedulerConfig115" },
       {  0x081601d0, "nbi0.nbitm.SchedulerConfig116" },
       {  0x081601d4, "nbi0.nbitm.SchedulerConfig117" },
       {  0x081601d8, "nbi0.nbitm.SchedulerConfig118" },
       {  0x081601dc, "nbi0.nbitm.SchedulerConfig119" },
       {  0x081601e0, "nbi0.nbitm.SchedulerConfig120" },
       {  0x081601e4, "nbi0.nbitm.SchedulerConfig121" },
       {  0x081601e8, "nbi0.nbitm.SchedulerConfig122" },
       {  0x081601ec, "nbi0.nbitm.SchedulerConfig123" },
       {  0x081601f0, "nbi0.nbitm.SchedulerConfig124" },
       {  0x081601f4, "nbi0.nbitm.SchedulerConfig125" },
       {  0x081601f8, "nbi0.nbitm.SchedulerConfig126" },
       {  0x081601fc, "nbi0.nbitm.SchedulerConfig127" },
       {  0x08160200, "nbi0.nbitm.SchedulerConfig128" },
       {  0x08160204, "nbi0.nbitm.SchedulerConfig129" },
       {  0x08160208, "nbi0.nbitm.SchedulerConfig130" },
       {  0x0816020c, "nbi0.nbitm.SchedulerConfig131" },
       {  0x08160210, "nbi0.nbitm.SchedulerConfig132" },
       {  0x08160214, "nbi0.nbitm.SchedulerConfig133" },
       {  0x08160218, "nbi0.nbitm.SchedulerConfig134" },
       {  0x0816021c, "nbi0.nbitm.SchedulerConfig135" },
       {  0x08160220, "nbi0.nbitm.SchedulerConfig136" },
       {  0x08160224, "nbi0.nbitm.SchedulerConfig137" },
       {  0x08160228, "nbi0.nbitm.SchedulerConfig138" },
       {  0x0816022c, "nbi0.nbitm.SchedulerConfig139" },
       {  0x08160230, "nbi0.nbitm.SchedulerConfig140" },
       {  0x08160234, "nbi0.nbitm.SchedulerConfig141" },
       {  0x08160238, "nbi0.nbitm.SchedulerConfig142" },
       {  0x0816023c, "nbi0.nbitm.SchedulerConfig143" },
       {  0x08160240, "nbi0.nbitm.SchedulerConfig144" },
       {  0x08160800, "nbi0.nbitm.SchedulerWeight0" },
       {  0x08160804, "nbi0.nbitm.SchedulerWeight1" },
       {  0x08160808, "nbi0.nbitm.SchedulerWeight2" },
       {  0x0816080c, "nbi0.nbitm.SchedulerWeight3" },
       {  0x08160810, "nbi0.nbitm.SchedulerWeight4" },
       {  0x08160814, "nbi0.nbitm.SchedulerWeight5" },
       {  0x08160818, "nbi0.nbitm.SchedulerWeight6" },
       {  0x0816081c, "nbi0.nbitm.SchedulerWeight7" },
       {  0x08160820, "nbi0.nbitm.SchedulerWeight8" },
       {  0x08160824, "nbi0.nbitm.SchedulerWeight9" },
       {  0x08160828, "nbi0.nbitm.SchedulerWeight10" },
       {  0x0816082c, "nbi0.nbitm.SchedulerWeight11" },
       {  0x08160830, "nbi0.nbitm.SchedulerWeight12" },
       {  0x08160834, "nbi0.nbitm.SchedulerWeight13" },
       {  0x08160838, "nbi0.nbitm.SchedulerWeight14" },
       {  0x0816083c, "nbi0.nbitm.SchedulerWeight15" },
       {  0x08160840, "nbi0.nbitm.SchedulerWeight16" },
       {  0x08160844, "nbi0.nbitm.SchedulerWeight17" },
       {  0x08160848, "nbi0.nbitm.SchedulerWeight18" },
       {  0x0816084c, "nbi0.nbitm.SchedulerWeight19" },
       {  0x08160850, "nbi0.nbitm.SchedulerWeight20" },
       {  0x08160854, "nbi0.nbitm.SchedulerWeight21" },
       {  0x08160858, "nbi0.nbitm.SchedulerWeight22" },
       {  0x0816085c, "nbi0.nbitm.SchedulerWeight23" },
       {  0x08160860, "nbi0.nbitm.SchedulerWeight24" },
       {  0x08160864, "nbi0.nbitm.SchedulerWeight25" },
       {  0x08160868, "nbi0.nbitm.SchedulerWeight26" },
       {  0x0816086c, "nbi0.nbitm.SchedulerWeight27" },
       {  0x08160870, "nbi0.nbitm.SchedulerWeight28" },
       {  0x08160874, "nbi0.nbitm.SchedulerWeight29" },
       {  0x08160878, "nbi0.nbitm.SchedulerWeight30" },
       {  0x0816087c, "nbi0.nbitm.SchedulerWeight31" },
       {  0x08160880, "nbi0.nbitm.SchedulerWeight32" },
       {  0x08160884, "nbi0.nbitm.SchedulerWeight33" },
       {  0x08160888, "nbi0.nbitm.SchedulerWeight34" },
       {  0x0816088c, "nbi0.nbitm.SchedulerWeight35" },
       {  0x08160890, "nbi0.nbitm.SchedulerWeight36" },
       {  0x08160894, "nbi0.nbitm.SchedulerWeight37" },
       {  0x08160898, "nbi0.nbitm.SchedulerWeight38" },
       {  0x0816089c, "nbi0.nbitm.SchedulerWeight39" },
       {  0x081608a0, "nbi0.nbitm.SchedulerWeight40" },
       {  0x081608a4, "nbi0.nbitm.SchedulerWeight41" },
       {  0x081608a8, "nbi0.nbitm.SchedulerWeight42" },
       {  0x081608ac, "nbi0.nbitm.SchedulerWeight43" },
       {  0x081608b0, "nbi0.nbitm.SchedulerWeight44" },
       {  0x081608b4, "nbi0.nbitm.SchedulerWeight45" },
       {  0x081608b8, "nbi0.nbitm.SchedulerWeight46" },
       {  0x081608bc, "nbi0.nbitm.SchedulerWeight47" },
       {  0x081608c0, "nbi0.nbitm.SchedulerWeight48" },
       {  0x081608c4, "nbi0.nbitm.SchedulerWeight49" },
       {  0x081608c8, "nbi0.nbitm.SchedulerWeight50" },
       {  0x081608cc, "nbi0.nbitm.SchedulerWeight51" },
       {  0x081608d0, "nbi0.nbitm.SchedulerWeight52" },
       {  0x081608d4, "nbi0.nbitm.SchedulerWeight53" },
       {  0x081608d8, "nbi0.nbitm.SchedulerWeight54" },
       {  0x081608dc, "nbi0.nbitm.SchedulerWeight55" },
       {  0x081608e0, "nbi0.nbitm.SchedulerWeight56" },
       {  0x081608e4, "nbi0.nbitm.SchedulerWeight57" },
       {  0x081608e8, "nbi0.nbitm.SchedulerWeight58" },
       {  0x081608ec, "nbi0.nbitm.SchedulerWeight59" },
       {  0x081608f0, "nbi0.nbitm.SchedulerWeight60" },
       {  0x081608f4, "nbi0.nbitm.SchedulerWeight61" },
       {  0x081608f8, "nbi0.nbitm.SchedulerWeight62" },
       {  0x081608fc, "nbi0.nbitm.SchedulerWeight63" },
       {  0x08160900, "nbi0.nbitm.SchedulerWeight64" },
       {  0x08160904, "nbi0.nbitm.SchedulerWeight65" },
       {  0x08160908, "nbi0.nbitm.SchedulerWeight66" },
       {  0x0816090c, "nbi0.nbitm.SchedulerWeight67" },
       {  0x08160910, "nbi0.nbitm.SchedulerWeight68" },
       {  0x08160914, "nbi0.nbitm.SchedulerWeight69" },
       {  0x08160918, "nbi0.nbitm.SchedulerWeight70" },
       {  0x0816091c, "nbi0.nbitm.SchedulerWeight71" },
       {  0x08160920, "nbi0.nbitm.SchedulerWeight72" },
       {  0x08160924, "nbi0.nbitm.SchedulerWeight73" },
       {  0x08160928, "nbi0.nbitm.SchedulerWeight74" },
       {  0x0816092c, "nbi0.nbitm.SchedulerWeight75" },
       {  0x08160930, "nbi0.nbitm.SchedulerWeight76" },
       {  0x08160934, "nbi0.nbitm.SchedulerWeight77" },
       {  0x08160938, "nbi0.nbitm.SchedulerWeight78" },
       {  0x0816093c, "nbi0.nbitm.SchedulerWeight79" },
       {  0x08160940, "nbi0.nbitm.SchedulerWeight80" },
       {  0x08160944, "nbi0.nbitm.SchedulerWeight81" },
       {  0x08160948, "nbi0.nbitm.SchedulerWeight82" },
       {  0x0816094c, "nbi0.nbitm.SchedulerWeight83" },
       {  0x08160950, "nbi0.nbitm.SchedulerWeight84" },
       {  0x08160954, "nbi0.nbitm.SchedulerWeight85" },
       {  0x08160958, "nbi0.nbitm.SchedulerWeight86" },
       {  0x0816095c, "nbi0.nbitm.SchedulerWeight87" },
       {  0x08160960, "nbi0.nbitm.SchedulerWeight88" },
       {  0x08160964, "nbi0.nbitm.SchedulerWeight89" },
       {  0x08160968, "nbi0.nbitm.SchedulerWeight90" },
       {  0x0816096c, "nbi0.nbitm.SchedulerWeight91" },
       {  0x08160970, "nbi0.nbitm.SchedulerWeight92" },
       {  0x08160974, "nbi0.nbitm.SchedulerWeight93" },
       {  0x08160978, "nbi0.nbitm.SchedulerWeight94" },
       {  0x0816097c, "nbi0.nbitm.SchedulerWeight95" },
       {  0x08160980, "nbi0.nbitm.SchedulerWeight96" },
       {  0x08160984, "nbi0.nbitm.SchedulerWeight97" },
       {  0x08160988, "nbi0.nbitm.SchedulerWeight98" },
       {  0x0816098c, "nbi0.nbitm.SchedulerWeight99" },
       {  0x08160990, "nbi0.nbitm.SchedulerWeight100" },
       {  0x08160994, "nbi0.nbitm.SchedulerWeight101" },
       {  0x08160998, "nbi0.nbitm.SchedulerWeight102" },
       {  0x0816099c, "nbi0.nbitm.SchedulerWeight103" },
       {  0x081609a0, "nbi0.nbitm.SchedulerWeight104" },
       {  0x081609a4, "nbi0.nbitm.SchedulerWeight105" },
       {  0x081609a8, "nbi0.nbitm.SchedulerWeight106" },
       {  0x081609ac, "nbi0.nbitm.SchedulerWeight107" },
       {  0x081609b0, "nbi0.nbitm.SchedulerWeight108" },
       {  0x081609b4, "nbi0.nbitm.SchedulerWeight109" },
       {  0x081609b8, "nbi0.nbitm.SchedulerWeight110" },
       {  0x081609bc, "nbi0.nbitm.SchedulerWeight111" },
       {  0x081609c0, "nbi0.nbitm.SchedulerWeight112" },
       {  0x081609c4, "nbi0.nbitm.SchedulerWeight113" },
       {  0x081609c8, "nbi0.nbitm.SchedulerWeight114" },
       {  0x081609cc, "nbi0.nbitm.SchedulerWeight115" },
       {  0x081609d0, "nbi0.nbitm.SchedulerWeight116" },
       {  0x081609d4, "nbi0.nbitm.SchedulerWeight117" },
       {  0x081609d8, "nbi0.nbitm.SchedulerWeight118" },
       {  0x081609dc, "nbi0.nbitm.SchedulerWeight119" },
       {  0x081609e0, "nbi0.nbitm.SchedulerWeight120" },
       {  0x081609e4, "nbi0.nbitm.SchedulerWeight121" },
       {  0x081609e8, "nbi0.nbitm.SchedulerWeight122" },
       {  0x081609ec, "nbi0.nbitm.SchedulerWeight123" },
       {  0x081609f0, "nbi0.nbitm.SchedulerWeight124" },
       {  0x081609f4, "nbi0.nbitm.SchedulerWeight125" },
       {  0x081609f8, "nbi0.nbitm.SchedulerWeight126" },
       {  0x081609fc, "nbi0.nbitm.SchedulerWeight127" },
       {  0x08161000, "nbi0.nbitm.SchedulerDeficit0" },
       {  0x08161004, "nbi0.nbitm.SchedulerDeficit1" },
       {  0x08161008, "nbi0.nbitm.SchedulerDeficit2" },
       {  0x0816100c, "nbi0.nbitm.SchedulerDeficit3" },
       {  0x08161010, "nbi0.nbitm.SchedulerDeficit4" },
       {  0x08161014, "nbi0.nbitm.SchedulerDeficit5" },
       {  0x08161018, "nbi0.nbitm.SchedulerDeficit6" },
       {  0x0816101c, "nbi0.nbitm.SchedulerDeficit7" },
       {  0x08161020, "nbi0.nbitm.SchedulerDeficit8" },
       {  0x08161024, "nbi0.nbitm.SchedulerDeficit9" },
       {  0x08161028, "nbi0.nbitm.SchedulerDeficit10" },
       {  0x0816102c, "nbi0.nbitm.SchedulerDeficit11" },
       {  0x08161030, "nbi0.nbitm.SchedulerDeficit12" },
       {  0x08161034, "nbi0.nbitm.SchedulerDeficit13" },
       {  0x08161038, "nbi0.nbitm.SchedulerDeficit14" },
       {  0x0816103c, "nbi0.nbitm.SchedulerDeficit15" },
       {  0x08161040, "nbi0.nbitm.SchedulerDeficit16" },
       {  0x08161044, "nbi0.nbitm.SchedulerDeficit17" },
       {  0x08161048, "nbi0.nbitm.SchedulerDeficit18" },
       {  0x0816104c, "nbi0.nbitm.SchedulerDeficit19" },
       {  0x08161050, "nbi0.nbitm.SchedulerDeficit20" },
       {  0x08161054, "nbi0.nbitm.SchedulerDeficit21" },
       {  0x08161058, "nbi0.nbitm.SchedulerDeficit22" },
       {  0x0816105c, "nbi0.nbitm.SchedulerDeficit23" },
       {  0x08161060, "nbi0.nbitm.SchedulerDeficit24" },
       {  0x08161064, "nbi0.nbitm.SchedulerDeficit25" },
       {  0x08161068, "nbi0.nbitm.SchedulerDeficit26" },
       {  0x0816106c, "nbi0.nbitm.SchedulerDeficit27" },
       {  0x08161070, "nbi0.nbitm.SchedulerDeficit28" },
       {  0x08161074, "nbi0.nbitm.SchedulerDeficit29" },
       {  0x08161078, "nbi0.nbitm.SchedulerDeficit30" },
       {  0x0816107c, "nbi0.nbitm.SchedulerDeficit31" },
       {  0x08161080, "nbi0.nbitm.SchedulerDeficit32" },
       {  0x08161084, "nbi0.nbitm.SchedulerDeficit33" },
       {  0x08161088, "nbi0.nbitm.SchedulerDeficit34" },
       {  0x0816108c, "nbi0.nbitm.SchedulerDeficit35" },
       {  0x08161090, "nbi0.nbitm.SchedulerDeficit36" },
       {  0x08161094, "nbi0.nbitm.SchedulerDeficit37" },
       {  0x08161098, "nbi0.nbitm.SchedulerDeficit38" },
       {  0x0816109c, "nbi0.nbitm.SchedulerDeficit39" },
       {  0x081610a0, "nbi0.nbitm.SchedulerDeficit40" },
       {  0x081610a4, "nbi0.nbitm.SchedulerDeficit41" },
       {  0x081610a8, "nbi0.nbitm.SchedulerDeficit42" },
       {  0x081610ac, "nbi0.nbitm.SchedulerDeficit43" },
       {  0x081610b0, "nbi0.nbitm.SchedulerDeficit44" },
       {  0x081610b4, "nbi0.nbitm.SchedulerDeficit45" },
       {  0x081610b8, "nbi0.nbitm.SchedulerDeficit46" },
       {  0x081610bc, "nbi0.nbitm.SchedulerDeficit47" },
       {  0x081610c0, "nbi0.nbitm.SchedulerDeficit48" },
       {  0x081610c4, "nbi0.nbitm.SchedulerDeficit49" },
       {  0x081610c8, "nbi0.nbitm.SchedulerDeficit50" },
       {  0x081610cc, "nbi0.nbitm.SchedulerDeficit51" },
       {  0x081610d0, "nbi0.nbitm.SchedulerDeficit52" },
       {  0x081610d4, "nbi0.nbitm.SchedulerDeficit53" },
       {  0x081610d8, "nbi0.nbitm.SchedulerDeficit54" },
       {  0x081610dc, "nbi0.nbitm.SchedulerDeficit55" },
       {  0x081610e0, "nbi0.nbitm.SchedulerDeficit56" },
       {  0x081610e4, "nbi0.nbitm.SchedulerDeficit57" },
       {  0x081610e8, "nbi0.nbitm.SchedulerDeficit58" },
       {  0x081610ec, "nbi0.nbitm.SchedulerDeficit59" },
       {  0x081610f0, "nbi0.nbitm.SchedulerDeficit60" },
       {  0x081610f4, "nbi0.nbitm.SchedulerDeficit61" },
       {  0x081610f8, "nbi0.nbitm.SchedulerDeficit62" },
       {  0x081610fc, "nbi0.nbitm.SchedulerDeficit63" },
       {  0x08161100, "nbi0.nbitm.SchedulerDeficit64" },
       {  0x08161104, "nbi0.nbitm.SchedulerDeficit65" },
       {  0x08161108, "nbi0.nbitm.SchedulerDeficit66" },
       {  0x0816110c, "nbi0.nbitm.SchedulerDeficit67" },
       {  0x08161110, "nbi0.nbitm.SchedulerDeficit68" },
       {  0x08161114, "nbi0.nbitm.SchedulerDeficit69" },
       {  0x08161118, "nbi0.nbitm.SchedulerDeficit70" },
       {  0x0816111c, "nbi0.nbitm.SchedulerDeficit71" },
       {  0x08161120, "nbi0.nbitm.SchedulerDeficit72" },
       {  0x08161124, "nbi0.nbitm.SchedulerDeficit73" },
       {  0x08161128, "nbi0.nbitm.SchedulerDeficit74" },
       {  0x0816112c, "nbi0.nbitm.SchedulerDeficit75" },
       {  0x08161130, "nbi0.nbitm.SchedulerDeficit76" },
       {  0x08161134, "nbi0.nbitm.SchedulerDeficit77" },
       {  0x08161138, "nbi0.nbitm.SchedulerDeficit78" },
       {  0x0816113c, "nbi0.nbitm.SchedulerDeficit79" },
       {  0x08161140, "nbi0.nbitm.SchedulerDeficit80" },
       {  0x08161144, "nbi0.nbitm.SchedulerDeficit81" },
       {  0x08161148, "nbi0.nbitm.SchedulerDeficit82" },
       {  0x0816114c, "nbi0.nbitm.SchedulerDeficit83" },
       {  0x08161150, "nbi0.nbitm.SchedulerDeficit84" },
       {  0x08161154, "nbi0.nbitm.SchedulerDeficit85" },
       {  0x08161158, "nbi0.nbitm.SchedulerDeficit86" },
       {  0x0816115c, "nbi0.nbitm.SchedulerDeficit87" },
       {  0x08161160, "nbi0.nbitm.SchedulerDeficit88" },
       {  0x08161164, "nbi0.nbitm.SchedulerDeficit89" },
       {  0x08161168, "nbi0.nbitm.SchedulerDeficit90" },
       {  0x0816116c, "nbi0.nbitm.SchedulerDeficit91" },
       {  0x08161170, "nbi0.nbitm.SchedulerDeficit92" },
       {  0x08161174, "nbi0.nbitm.SchedulerDeficit93" },
       {  0x08161178, "nbi0.nbitm.SchedulerDeficit94" },
       {  0x0816117c, "nbi0.nbitm.SchedulerDeficit95" },
       {  0x08161180, "nbi0.nbitm.SchedulerDeficit96" },
       {  0x08161184, "nbi0.nbitm.SchedulerDeficit97" },
       {  0x08161188, "nbi0.nbitm.SchedulerDeficit98" },
       {  0x0816118c, "nbi0.nbitm.SchedulerDeficit99" },
       {  0x08161190, "nbi0.nbitm.SchedulerDeficit100" },
       {  0x08161194, "nbi0.nbitm.SchedulerDeficit101" },
       {  0x08161198, "nbi0.nbitm.SchedulerDeficit102" },
       {  0x0816119c, "nbi0.nbitm.SchedulerDeficit103" },
       {  0x081611a0, "nbi0.nbitm.SchedulerDeficit104" },
       {  0x081611a4, "nbi0.nbitm.SchedulerDeficit105" },
       {  0x081611a8, "nbi0.nbitm.SchedulerDeficit106" },
       {  0x081611ac, "nbi0.nbitm.SchedulerDeficit107" },
       {  0x081611b0, "nbi0.nbitm.SchedulerDeficit108" },
       {  0x081611b4, "nbi0.nbitm.SchedulerDeficit109" },
       {  0x081611b8, "nbi0.nbitm.SchedulerDeficit110" },
       {  0x081611bc, "nbi0.nbitm.SchedulerDeficit111" },
       {  0x081611c0, "nbi0.nbitm.SchedulerDeficit112" },
       {  0x081611c4, "nbi0.nbitm.SchedulerDeficit113" },
       {  0x081611c8, "nbi0.nbitm.SchedulerDeficit114" },
       {  0x081611cc, "nbi0.nbitm.SchedulerDeficit115" },
       {  0x081611d0, "nbi0.nbitm.SchedulerDeficit116" },
       {  0x081611d4, "nbi0.nbitm.SchedulerDeficit117" },
       {  0x081611d8, "nbi0.nbitm.SchedulerDeficit118" },
       {  0x081611dc, "nbi0.nbitm.SchedulerDeficit119" },
       {  0x081611e0, "nbi0.nbitm.SchedulerDeficit120" },
       {  0x081611e4, "nbi0.nbitm.SchedulerDeficit121" },
       {  0x081611e8, "nbi0.nbitm.SchedulerDeficit122" },
       {  0x081611ec, "nbi0.nbitm.SchedulerDeficit123" },
       {  0x081611f0, "nbi0.nbitm.SchedulerDeficit124" },
       {  0x081611f4, "nbi0.nbitm.SchedulerDeficit125" },
       {  0x081611f8, "nbi0.nbitm.SchedulerDeficit126" },
       {  0x081611fc, "nbi0.nbitm.SchedulerDeficit127" },
       {  0x081d0000, "nbi0.nbitm.ShaperRate0" },
       {  0x081d0004, "nbi0.nbitm.ShaperRate1" },
       {  0x081d0008, "nbi0.nbitm.ShaperRate2" },
       {  0x081d000c, "nbi0.nbitm.ShaperRate3" },
       {  0x081d0010, "nbi0.nbitm.ShaperRate4" },
       {  0x081d0014, "nbi0.nbitm.ShaperRate5" },
       {  0x081d0018, "nbi0.nbitm.ShaperRate6" },
       {  0x081d001c, "nbi0.nbitm.ShaperRate7" },
       {  0x081d0020, "nbi0.nbitm.ShaperRate8" },
       {  0x081d0024, "nbi0.nbitm.ShaperRate9" },
       {  0x081d0028, "nbi0.nbitm.ShaperRate10" },
       {  0x081d002c, "nbi0.nbitm.ShaperRate11" },
       {  0x081d0030, "nbi0.nbitm.ShaperRate12" },
       {  0x081d0034, "nbi0.nbitm.ShaperRate13" },
       {  0x081d0038, "nbi0.nbitm.ShaperRate14" },
       {  0x081d003c, "nbi0.nbitm.ShaperRate15" },
       {  0x081d0040, "nbi0.nbitm.ShaperRate16" },
       {  0x081d0044, "nbi0.nbitm.ShaperRate17" },
       {  0x081d0048, "nbi0.nbitm.ShaperRate18" },
       {  0x081d004c, "nbi0.nbitm.ShaperRate19" },
       {  0x081d0050, "nbi0.nbitm.ShaperRate20" },
       {  0x081d0054, "nbi0.nbitm.ShaperRate21" },
       {  0x081d0058, "nbi0.nbitm.ShaperRate22" },
       {  0x081d005c, "nbi0.nbitm.ShaperRate23" },
       {  0x081d0060, "nbi0.nbitm.ShaperRate24" },
       {  0x081d0064, "nbi0.nbitm.ShaperRate25" },
       {  0x081d0068, "nbi0.nbitm.ShaperRate26" },
       {  0x081d006c, "nbi0.nbitm.ShaperRate27" },
       {  0x081d0070, "nbi0.nbitm.ShaperRate28" },
       {  0x081d0074, "nbi0.nbitm.ShaperRate29" },
       {  0x081d0078, "nbi0.nbitm.ShaperRate30" },
       {  0x081d007c, "nbi0.nbitm.ShaperRate31" },
       {  0x081d0080, "nbi0.nbitm.ShaperRate32" },
       {  0x081d0084, "nbi0.nbitm.ShaperRate33" },
       {  0x081d0088, "nbi0.nbitm.ShaperRate34" },
       {  0x081d008c, "nbi0.nbitm.ShaperRate35" },
       {  0x081d0090, "nbi0.nbitm.ShaperRate36" },
       {  0x081d0094, "nbi0.nbitm.ShaperRate37" },
       {  0x081d0098, "nbi0.nbitm.ShaperRate38" },
       {  0x081d009c, "nbi0.nbitm.ShaperRate39" },
       {  0x081d00a0, "nbi0.nbitm.ShaperRate40" },
       {  0x081d00a4, "nbi0.nbitm.ShaperRate41" },
       {  0x081d00a8, "nbi0.nbitm.ShaperRate42" },
       {  0x081d00ac, "nbi0.nbitm.ShaperRate43" },
       {  0x081d00b0, "nbi0.nbitm.ShaperRate44" },
       {  0x081d00b4, "nbi0.nbitm.ShaperRate45" },
       {  0x081d00b8, "nbi0.nbitm.ShaperRate46" },
       {  0x081d00bc, "nbi0.nbitm.ShaperRate47" },
       {  0x081d00c0, "nbi0.nbitm.ShaperRate48" },
       {  0x081d00c4, "nbi0.nbitm.ShaperRate49" },
       {  0x081d00c8, "nbi0.nbitm.ShaperRate50" },
       {  0x081d00cc, "nbi0.nbitm.ShaperRate51" },
       {  0x081d00d0, "nbi0.nbitm.ShaperRate52" },
       {  0x081d00d4, "nbi0.nbitm.ShaperRate53" },
       {  0x081d00d8, "nbi0.nbitm.ShaperRate54" },
       {  0x081d00dc, "nbi0.nbitm.ShaperRate55" },
       {  0x081d00e0, "nbi0.nbitm.ShaperRate56" },
       {  0x081d00e4, "nbi0.nbitm.ShaperRate57" },
       {  0x081d00e8, "nbi0.nbitm.ShaperRate58" },
       {  0x081d00ec, "nbi0.nbitm.ShaperRate59" },
       {  0x081d00f0, "nbi0.nbitm.ShaperRate60" },
       {  0x081d00f4, "nbi0.nbitm.ShaperRate61" },
       {  0x081d00f8, "nbi0.nbitm.ShaperRate62" },
       {  0x081d00fc, "nbi0.nbitm.ShaperRate63" },
       {  0x081d0100, "nbi0.nbitm.ShaperRate64" },
       {  0x081d0104, "nbi0.nbitm.ShaperRate65" },
       {  0x081d0108, "nbi0.nbitm.ShaperRate66" },
       {  0x081d010c, "nbi0.nbitm.ShaperRate67" },
       {  0x081d0110, "nbi0.nbitm.ShaperRate68" },
       {  0x081d0114, "nbi0.nbitm.ShaperRate69" },
       {  0x081d0118, "nbi0.nbitm.ShaperRate70" },
       {  0x081d011c, "nbi0.nbitm.ShaperRate71" },
       {  0x081d0120, "nbi0.nbitm.ShaperRate72" },
       {  0x081d0124, "nbi0.nbitm.ShaperRate73" },
       {  0x081d0128, "nbi0.nbitm.ShaperRate74" },
       {  0x081d012c, "nbi0.nbitm.ShaperRate75" },
       {  0x081d0130, "nbi0.nbitm.ShaperRate76" },
       {  0x081d0134, "nbi0.nbitm.ShaperRate77" },
       {  0x081d0138, "nbi0.nbitm.ShaperRate78" },
       {  0x081d013c, "nbi0.nbitm.ShaperRate79" },
       {  0x081d0140, "nbi0.nbitm.ShaperRate80" },
       {  0x081d0144, "nbi0.nbitm.ShaperRate81" },
       {  0x081d0148, "nbi0.nbitm.ShaperRate82" },
       {  0x081d014c, "nbi0.nbitm.ShaperRate83" },
       {  0x081d0150, "nbi0.nbitm.ShaperRate84" },
       {  0x081d0154, "nbi0.nbitm.ShaperRate85" },
       {  0x081d0158, "nbi0.nbitm.ShaperRate86" },
       {  0x081d015c, "nbi0.nbitm.ShaperRate87" },
       {  0x081d0160, "nbi0.nbitm.ShaperRate88" },
       {  0x081d0164, "nbi0.nbitm.ShaperRate89" },
       {  0x081d0168, "nbi0.nbitm.ShaperRate90" },
       {  0x081d016c, "nbi0.nbitm.ShaperRate91" },
       {  0x081d0170, "nbi0.nbitm.ShaperRate92" },
       {  0x081d0174, "nbi0.nbitm.ShaperRate93" },
       {  0x081d0178, "nbi0.nbitm.ShaperRate94" },
       {  0x081d017c, "nbi0.nbitm.ShaperRate95" },
       {  0x081d0180, "nbi0.nbitm.ShaperRate96" },
       {  0x081d0184, "nbi0.nbitm.ShaperRate97" },
       {  0x081d0188, "nbi0.nbitm.ShaperRate98" },
       {  0x081d018c, "nbi0.nbitm.ShaperRate99" },
       {  0x081d0190, "nbi0.nbitm.ShaperRate100" },
       {  0x081d0194, "nbi0.nbitm.ShaperRate101" },
       {  0x081d0198, "nbi0.nbitm.ShaperRate102" },
       {  0x081d019c, "nbi0.nbitm.ShaperRate103" },
       {  0x081d01a0, "nbi0.nbitm.ShaperRate104" },
       {  0x081d01a4, "nbi0.nbitm.ShaperRate105" },
       {  0x081d01a8, "nbi0.nbitm.ShaperRate106" },
       {  0x081d01ac, "nbi0.nbitm.ShaperRate107" },
       {  0x081d01b0, "nbi0.nbitm.ShaperRate108" },
       {  0x081d01b4, "nbi0.nbitm.ShaperRate109" },
       {  0x081d01b8, "nbi0.nbitm.ShaperRate110" },
       {  0x081d01bc, "nbi0.nbitm.ShaperRate111" },
       {  0x081d01c0, "nbi0.nbitm.ShaperRate112" },
       {  0x081d01c4, "nbi0.nbitm.ShaperRate113" },
       {  0x081d01c8, "nbi0.nbitm.ShaperRate114" },
       {  0x081d01cc, "nbi0.nbitm.ShaperRate115" },
       {  0x081d01d0, "nbi0.nbitm.ShaperRate116" },
       {  0x081d01d4, "nbi0.nbitm.ShaperRate117" },
       {  0x081d01d8, "nbi0.nbitm.ShaperRate118" },
       {  0x081d01dc, "nbi0.nbitm.ShaperRate119" },
       {  0x081d01e0, "nbi0.nbitm.ShaperRate120" },
       {  0x081d01e4, "nbi0.nbitm.ShaperRate121" },
       {  0x081d01e8, "nbi0.nbitm.ShaperRate122" },
       {  0x081d01ec, "nbi0.nbitm.ShaperRate123" },
       {  0x081d01f0, "nbi0.nbitm.ShaperRate124" },
       {  0x081d01f4, "nbi0.nbitm.ShaperRate125" },
       {  0x081d01f8, "nbi0.nbitm.ShaperRate126" },
       {  0x081d01fc, "nbi0.nbitm.ShaperRate127" },
       {  0x081d0200, "nbi0.nbitm.ShaperRate128" },
       {  0x081d0204, "nbi0.nbitm.ShaperRate129" },
       {  0x081d0208, "nbi0.nbitm.ShaperRate130" },
       {  0x081d020c, "nbi0.nbitm.ShaperRate131" },
       {  0x081d0210, "nbi0.nbitm.ShaperRate132" },
       {  0x081d0214, "nbi0.nbitm.ShaperRate133" },
       {  0x081d0218, "nbi0.nbitm.ShaperRate134" },
       {  0x081d021c, "nbi0.nbitm.ShaperRate135" },
       {  0x081d0220, "nbi0.nbitm.ShaperRate136" },
       {  0x081d0224, "nbi0.nbitm.ShaperRate137" },
       {  0x081d0228, "nbi0.nbitm.ShaperRate138" },
       {  0x081d022c, "nbi0.nbitm.ShaperRate139" },
       {  0x081d0230, "nbi0.nbitm.ShaperRate140" },
       {  0x081d0234, "nbi0.nbitm.ShaperRate141" },
       {  0x081d0238, "nbi0.nbitm.ShaperRate142" },
       {  0x081d023c, "nbi0.nbitm.ShaperRate143" },
       {  0x081d0240, "nbi0.nbitm.ShaperRate144" },
       {  0x081d0800, "nbi0.nbitm.ShaperThreshold0" },
       {  0x081d0804, "nbi0.nbitm.ShaperThreshold1" },
       {  0x081d0808, "nbi0.nbitm.ShaperThreshold2" },
       {  0x081d080c, "nbi0.nbitm.ShaperThreshold3" },
       {  0x081d0810, "nbi0.nbitm.ShaperThreshold4" },
       {  0x081d0814, "nbi0.nbitm.ShaperThreshold5" },
       {  0x081d0818, "nbi0.nbitm.ShaperThreshold6" },
       {  0x081d081c, "nbi0.nbitm.ShaperThreshold7" },
       {  0x081d0820, "nbi0.nbitm.ShaperThreshold8" },
       {  0x081d0824, "nbi0.nbitm.ShaperThreshold9" },
       {  0x081d0828, "nbi0.nbitm.ShaperThreshold10" },
       {  0x081d082c, "nbi0.nbitm.ShaperThreshold11" },
       {  0x081d0830, "nbi0.nbitm.ShaperThreshold12" },
       {  0x081d0834, "nbi0.nbitm.ShaperThreshold13" },
       {  0x081d0838, "nbi0.nbitm.ShaperThreshold14" },
       {  0x081d083c, "nbi0.nbitm.ShaperThreshold15" },
       {  0x081d0840, "nbi0.nbitm.ShaperThreshold16" },
       {  0x081d0844, "nbi0.nbitm.ShaperThreshold17" },
       {  0x081d0848, "nbi0.nbitm.ShaperThreshold18" },
       {  0x081d084c, "nbi0.nbitm.ShaperThreshold19" },
       {  0x081d0850, "nbi0.nbitm.ShaperThreshold20" },
       {  0x081d0854, "nbi0.nbitm.ShaperThreshold21" },
       {  0x081d0858, "nbi0.nbitm.ShaperThreshold22" },
       {  0x081d085c, "nbi0.nbitm.ShaperThreshold23" },
       {  0x081d0860, "nbi0.nbitm.ShaperThreshold24" },
       {  0x081d0864, "nbi0.nbitm.ShaperThreshold25" },
       {  0x081d0868, "nbi0.nbitm.ShaperThreshold26" },
       {  0x081d086c, "nbi0.nbitm.ShaperThreshold27" },
       {  0x081d0870, "nbi0.nbitm.ShaperThreshold28" },
       {  0x081d0874, "nbi0.nbitm.ShaperThreshold29" },
       {  0x081d0878, "nbi0.nbitm.ShaperThreshold30" },
       {  0x081d087c, "nbi0.nbitm.ShaperThreshold31" },
       {  0x081d0880, "nbi0.nbitm.ShaperThreshold32" },
       {  0x081d0884, "nbi0.nbitm.ShaperThreshold33" },
       {  0x081d0888, "nbi0.nbitm.ShaperThreshold34" },
       {  0x081d088c, "nbi0.nbitm.ShaperThreshold35" },
       {  0x081d0890, "nbi0.nbitm.ShaperThreshold36" },
       {  0x081d0894, "nbi0.nbitm.ShaperThreshold37" },
       {  0x081d0898, "nbi0.nbitm.ShaperThreshold38" },
       {  0x081d089c, "nbi0.nbitm.ShaperThreshold39" },
       {  0x081d08a0, "nbi0.nbitm.ShaperThreshold40" },
       {  0x081d08a4, "nbi0.nbitm.ShaperThreshold41" },
       {  0x081d08a8, "nbi0.nbitm.ShaperThreshold42" },
       {  0x081d08ac, "nbi0.nbitm.ShaperThreshold43" },
       {  0x081d08b0, "nbi0.nbitm.ShaperThreshold44" },
       {  0x081d08b4, "nbi0.nbitm.ShaperThreshold45" },
       {  0x081d08b8, "nbi0.nbitm.ShaperThreshold46" },
       {  0x081d08bc, "nbi0.nbitm.ShaperThreshold47" },
       {  0x081d08c0, "nbi0.nbitm.ShaperThreshold48" },
       {  0x081d08c4, "nbi0.nbitm.ShaperThreshold49" },
       {  0x081d08c8, "nbi0.nbitm.ShaperThreshold50" },
       {  0x081d08cc, "nbi0.nbitm.ShaperThreshold51" },
       {  0x081d08d0, "nbi0.nbitm.ShaperThreshold52" },
       {  0x081d08d4, "nbi0.nbitm.ShaperThreshold53" },
       {  0x081d08d8, "nbi0.nbitm.ShaperThreshold54" },
       {  0x081d08dc, "nbi0.nbitm.ShaperThreshold55" },
       {  0x081d08e0, "nbi0.nbitm.ShaperThreshold56" },
       {  0x081d08e4, "nbi0.nbitm.ShaperThreshold57" },
       {  0x081d08e8, "nbi0.nbitm.ShaperThreshold58" },
       {  0x081d08ec, "nbi0.nbitm.ShaperThreshold59" },
       {  0x081d08f0, "nbi0.nbitm.ShaperThreshold60" },
       {  0x081d08f4, "nbi0.nbitm.ShaperThreshold61" },
       {  0x081d08f8, "nbi0.nbitm.ShaperThreshold62" },
       {  0x081d08fc, "nbi0.nbitm.ShaperThreshold63" },
       {  0x081d0900, "nbi0.nbitm.ShaperThreshold64" },
       {  0x081d0904, "nbi0.nbitm.ShaperThreshold65" },
       {  0x081d0908, "nbi0.nbitm.ShaperThreshold66" },
       {  0x081d090c, "nbi0.nbitm.ShaperThreshold67" },
       {  0x081d0910, "nbi0.nbitm.ShaperThreshold68" },
       {  0x081d0914, "nbi0.nbitm.ShaperThreshold69" },
       {  0x081d0918, "nbi0.nbitm.ShaperThreshold70" },
       {  0x081d091c, "nbi0.nbitm.ShaperThreshold71" },
       {  0x081d0920, "nbi0.nbitm.ShaperThreshold72" },
       {  0x081d0924, "nbi0.nbitm.ShaperThreshold73" },
       {  0x081d0928, "nbi0.nbitm.ShaperThreshold74" },
       {  0x081d092c, "nbi0.nbitm.ShaperThreshold75" },
       {  0x081d0930, "nbi0.nbitm.ShaperThreshold76" },
       {  0x081d0934, "nbi0.nbitm.ShaperThreshold77" },
       {  0x081d0938, "nbi0.nbitm.ShaperThreshold78" },
       {  0x081d093c, "nbi0.nbitm.ShaperThreshold79" },
       {  0x081d0940, "nbi0.nbitm.ShaperThreshold80" },
       {  0x081d0944, "nbi0.nbitm.ShaperThreshold81" },
       {  0x081d0948, "nbi0.nbitm.ShaperThreshold82" },
       {  0x081d094c, "nbi0.nbitm.ShaperThreshold83" },
       {  0x081d0950, "nbi0.nbitm.ShaperThreshold84" },
       {  0x081d0954, "nbi0.nbitm.ShaperThreshold85" },
       {  0x081d0958, "nbi0.nbitm.ShaperThreshold86" },
       {  0x081d095c, "nbi0.nbitm.ShaperThreshold87" },
       {  0x081d0960, "nbi0.nbitm.ShaperThreshold88" },
       {  0x081d0964, "nbi0.nbitm.ShaperThreshold89" },
       {  0x081d0968, "nbi0.nbitm.ShaperThreshold90" },
       {  0x081d096c, "nbi0.nbitm.ShaperThreshold91" },
       {  0x081d0970, "nbi0.nbitm.ShaperThreshold92" },
       {  0x081d0974, "nbi0.nbitm.ShaperThreshold93" },
       {  0x081d0978, "nbi0.nbitm.ShaperThreshold94" },
       {  0x081d097c, "nbi0.nbitm.ShaperThreshold95" },
       {  0x081d0980, "nbi0.nbitm.ShaperThreshold96" },
       {  0x081d0984, "nbi0.nbitm.ShaperThreshold97" },
       {  0x081d0988, "nbi0.nbitm.ShaperThreshold98" },
       {  0x081d098c, "nbi0.nbitm.ShaperThreshold99" },
       {  0x081d0990, "nbi0.nbitm.ShaperThreshold100" },
       {  0x081d0994, "nbi0.nbitm.ShaperThreshold101" },
       {  0x081d0998, "nbi0.nbitm.ShaperThreshold102" },
       {  0x081d099c, "nbi0.nbitm.ShaperThreshold103" },
       {  0x081d09a0, "nbi0.nbitm.ShaperThreshold104" },
       {  0x081d09a4, "nbi0.nbitm.ShaperThreshold105" },
       {  0x081d09a8, "nbi0.nbitm.ShaperThreshold106" },
       {  0x081d09ac, "nbi0.nbitm.ShaperThreshold107" },
       {  0x081d09b0, "nbi0.nbitm.ShaperThreshold108" },
       {  0x081d09b4, "nbi0.nbitm.ShaperThreshold109" },
       {  0x081d09b8, "nbi0.nbitm.ShaperThreshold110" },
       {  0x081d09bc, "nbi0.nbitm.ShaperThreshold111" },
       {  0x081d09c0, "nbi0.nbitm.ShaperThreshold112" },
       {  0x081d09c4, "nbi0.nbitm.ShaperThreshold113" },
       {  0x081d09c8, "nbi0.nbitm.ShaperThreshold114" },
       {  0x081d09cc, "nbi0.nbitm.ShaperThreshold115" },
       {  0x081d09d0, "nbi0.nbitm.ShaperThreshold116" },
       {  0x081d09d4, "nbi0.nbitm.ShaperThreshold117" },
       {  0x081d09d8, "nbi0.nbitm.ShaperThreshold118" },
       {  0x081d09dc, "nbi0.nbitm.ShaperThreshold119" },
       {  0x081d09e0, "nbi0.nbitm.ShaperThreshold120" },
       {  0x081d09e4, "nbi0.nbitm.ShaperThreshold121" },
       {  0x081d09e8, "nbi0.nbitm.ShaperThreshold122" },
       {  0x081d09ec, "nbi0.nbitm.ShaperThreshold123" },
       {  0x081d09f0, "nbi0.nbitm.ShaperThreshold124" },
       {  0x081d09f4, "nbi0.nbitm.ShaperThreshold125" },
       {  0x081d09f8, "nbi0.nbitm.ShaperThreshold126" },
       {  0x081d09fc, "nbi0.nbitm.ShaperThreshold127" },
       {  0x081d0a00, "nbi0.nbitm.ShaperThreshold128" },
       {  0x081d0a04, "nbi0.nbitm.ShaperThreshold129" },
       {  0x081d0a08, "nbi0.nbitm.ShaperThreshold130" },
       {  0x081d0a0c, "nbi0.nbitm.ShaperThreshold131" },
       {  0x081d0a10, "nbi0.nbitm.ShaperThreshold132" },
       {  0x081d0a14, "nbi0.nbitm.ShaperThreshold133" },
       {  0x081d0a18, "nbi0.nbitm.ShaperThreshold134" },
       {  0x081d0a1c, "nbi0.nbitm.ShaperThreshold135" },
       {  0x081d0a20, "nbi0.nbitm.ShaperThreshold136" },
       {  0x081d0a24, "nbi0.nbitm.ShaperThreshold137" },
       {  0x081d0a28, "nbi0.nbitm.ShaperThreshold138" },
       {  0x081d0a2c, "nbi0.nbitm.ShaperThreshold139" },
       {  0x081d0a30, "nbi0.nbitm.ShaperThreshold140" },
       {  0x081d0a34, "nbi0.nbitm.ShaperThreshold141" },
       {  0x081d0a38, "nbi0.nbitm.ShaperThreshold142" },
       {  0x081d0a3c, "nbi0.nbitm.ShaperThreshold143" },
       {  0x081d0a40, "nbi0.nbitm.ShaperThreshold144" },
       {  0x081d1000, "nbi0.nbitm.ShaperMaxOvershoot0" },
       {  0x081d1004, "nbi0.nbitm.ShaperMaxOvershoot1" },
       {  0x081d1008, "nbi0.nbitm.ShaperMaxOvershoot2" },
       {  0x081d100c, "nbi0.nbitm.ShaperMaxOvershoot3" },
       {  0x081d1010, "nbi0.nbitm.ShaperMaxOvershoot4" },
       {  0x081d1014, "nbi0.nbitm.ShaperMaxOvershoot5" },
       {  0x081d1018, "nbi0.nbitm.ShaperMaxOvershoot6" },
       {  0x081d101c, "nbi0.nbitm.ShaperMaxOvershoot7" },
       {  0x081d1020, "nbi0.nbitm.ShaperMaxOvershoot8" },
       {  0x081d1024, "nbi0.nbitm.ShaperMaxOvershoot9" },
       {  0x081d1028, "nbi0.nbitm.ShaperMaxOvershoot10" },
       {  0x081d102c, "nbi0.nbitm.ShaperMaxOvershoot11" },
       {  0x081d1030, "nbi0.nbitm.ShaperMaxOvershoot12" },
       {  0x081d1034, "nbi0.nbitm.ShaperMaxOvershoot13" },
       {  0x081d1038, "nbi0.nbitm.ShaperMaxOvershoot14" },
       {  0x081d103c, "nbi0.nbitm.ShaperMaxOvershoot15" },
       {  0x081d1040, "nbi0.nbitm.ShaperMaxOvershoot16" },
       {  0x081d1044, "nbi0.nbitm.ShaperMaxOvershoot17" },
       {  0x081d1048, "nbi0.nbitm.ShaperMaxOvershoot18" },
       {  0x081d104c, "nbi0.nbitm.ShaperMaxOvershoot19" },
       {  0x081d1050, "nbi0.nbitm.ShaperMaxOvershoot20" },
       {  0x081d1054, "nbi0.nbitm.ShaperMaxOvershoot21" },
       {  0x081d1058, "nbi0.nbitm.ShaperMaxOvershoot22" },
       {  0x081d105c, "nbi0.nbitm.ShaperMaxOvershoot23" },
       {  0x081d1060, "nbi0.nbitm.ShaperMaxOvershoot24" },
       {  0x081d1064, "nbi0.nbitm.ShaperMaxOvershoot25" },
       {  0x081d1068, "nbi0.nbitm.ShaperMaxOvershoot26" },
       {  0x081d106c, "nbi0.nbitm.ShaperMaxOvershoot27" },
       {  0x081d1070, "nbi0.nbitm.ShaperMaxOvershoot28" },
       {  0x081d1074, "nbi0.nbitm.ShaperMaxOvershoot29" },
       {  0x081d1078, "nbi0.nbitm.ShaperMaxOvershoot30" },
       {  0x081d107c, "nbi0.nbitm.ShaperMaxOvershoot31" },
       {  0x081d1080, "nbi0.nbitm.ShaperMaxOvershoot32" },
       {  0x081d1084, "nbi0.nbitm.ShaperMaxOvershoot33" },
       {  0x081d1088, "nbi0.nbitm.ShaperMaxOvershoot34" },
       {  0x081d108c, "nbi0.nbitm.ShaperMaxOvershoot35" },
       {  0x081d1090, "nbi0.nbitm.ShaperMaxOvershoot36" },
       {  0x081d1094, "nbi0.nbitm.ShaperMaxOvershoot37" },
       {  0x081d1098, "nbi0.nbitm.ShaperMaxOvershoot38" },
       {  0x081d109c, "nbi0.nbitm.ShaperMaxOvershoot39" },
       {  0x081d10a0, "nbi0.nbitm.ShaperMaxOvershoot40" },
       {  0x081d10a4, "nbi0.nbitm.ShaperMaxOvershoot41" },
       {  0x081d10a8, "nbi0.nbitm.ShaperMaxOvershoot42" },
       {  0x081d10ac, "nbi0.nbitm.ShaperMaxOvershoot43" },
       {  0x081d10b0, "nbi0.nbitm.ShaperMaxOvershoot44" },
       {  0x081d10b4, "nbi0.nbitm.ShaperMaxOvershoot45" },
       {  0x081d10b8, "nbi0.nbitm.ShaperMaxOvershoot46" },
       {  0x081d10bc, "nbi0.nbitm.ShaperMaxOvershoot47" },
       {  0x081d10c0, "nbi0.nbitm.ShaperMaxOvershoot48" },
       {  0x081d10c4, "nbi0.nbitm.ShaperMaxOvershoot49" },
       {  0x081d10c8, "nbi0.nbitm.ShaperMaxOvershoot50" },
       {  0x081d10cc, "nbi0.nbitm.ShaperMaxOvershoot51" },
       {  0x081d10d0, "nbi0.nbitm.ShaperMaxOvershoot52" },
       {  0x081d10d4, "nbi0.nbitm.ShaperMaxOvershoot53" },
       {  0x081d10d8, "nbi0.nbitm.ShaperMaxOvershoot54" },
       {  0x081d10dc, "nbi0.nbitm.ShaperMaxOvershoot55" },
       {  0x081d10e0, "nbi0.nbitm.ShaperMaxOvershoot56" },
       {  0x081d10e4, "nbi0.nbitm.ShaperMaxOvershoot57" },
       {  0x081d10e8, "nbi0.nbitm.ShaperMaxOvershoot58" },
       {  0x081d10ec, "nbi0.nbitm.ShaperMaxOvershoot59" },
       {  0x081d10f0, "nbi0.nbitm.ShaperMaxOvershoot60" },
       {  0x081d10f4, "nbi0.nbitm.ShaperMaxOvershoot61" },
       {  0x081d10f8, "nbi0.nbitm.ShaperMaxOvershoot62" },
       {  0x081d10fc, "nbi0.nbitm.ShaperMaxOvershoot63" },
       {  0x081d1100, "nbi0.nbitm.ShaperMaxOvershoot64" },
       {  0x081d1104, "nbi0.nbitm.ShaperMaxOvershoot65" },
       {  0x081d1108, "nbi0.nbitm.ShaperMaxOvershoot66" },
       {  0x081d110c, "nbi0.nbitm.ShaperMaxOvershoot67" },
       {  0x081d1110, "nbi0.nbitm.ShaperMaxOvershoot68" },
       {  0x081d1114, "nbi0.nbitm.ShaperMaxOvershoot69" },
       {  0x081d1118, "nbi0.nbitm.ShaperMaxOvershoot70" },
       {  0x081d111c, "nbi0.nbitm.ShaperMaxOvershoot71" },
       {  0x081d1120, "nbi0.nbitm.ShaperMaxOvershoot72" },
       {  0x081d1124, "nbi0.nbitm.ShaperMaxOvershoot73" },
       {  0x081d1128, "nbi0.nbitm.ShaperMaxOvershoot74" },
       {  0x081d112c, "nbi0.nbitm.ShaperMaxOvershoot75" },
       {  0x081d1130, "nbi0.nbitm.ShaperMaxOvershoot76" },
       {  0x081d1134, "nbi0.nbitm.ShaperMaxOvershoot77" },
       {  0x081d1138, "nbi0.nbitm.ShaperMaxOvershoot78" },
       {  0x081d113c, "nbi0.nbitm.ShaperMaxOvershoot79" },
       {  0x081d1140, "nbi0.nbitm.ShaperMaxOvershoot80" },
       {  0x081d1144, "nbi0.nbitm.ShaperMaxOvershoot81" },
       {  0x081d1148, "nbi0.nbitm.ShaperMaxOvershoot82" },
       {  0x081d114c, "nbi0.nbitm.ShaperMaxOvershoot83" },
       {  0x081d1150, "nbi0.nbitm.ShaperMaxOvershoot84" },
       {  0x081d1154, "nbi0.nbitm.ShaperMaxOvershoot85" },
       {  0x081d1158, "nbi0.nbitm.ShaperMaxOvershoot86" },
       {  0x081d115c, "nbi0.nbitm.ShaperMaxOvershoot87" },
       {  0x081d1160, "nbi0.nbitm.ShaperMaxOvershoot88" },
       {  0x081d1164, "nbi0.nbitm.ShaperMaxOvershoot89" },
       {  0x081d1168, "nbi0.nbitm.ShaperMaxOvershoot90" },
       {  0x081d116c, "nbi0.nbitm.ShaperMaxOvershoot91" },
       {  0x081d1170, "nbi0.nbitm.ShaperMaxOvershoot92" },
       {  0x081d1174, "nbi0.nbitm.ShaperMaxOvershoot93" },
       {  0x081d1178, "nbi0.nbitm.ShaperMaxOvershoot94" },
       {  0x081d117c, "nbi0.nbitm.ShaperMaxOvershoot95" },
       {  0x081d1180, "nbi0.nbitm.ShaperMaxOvershoot96" },
       {  0x081d1184, "nbi0.nbitm.ShaperMaxOvershoot97" },
       {  0x081d1188, "nbi0.nbitm.ShaperMaxOvershoot98" },
       {  0x081d118c, "nbi0.nbitm.ShaperMaxOvershoot99" },
       {  0x081d1190, "nbi0.nbitm.ShaperMaxOvershoot100" },
       {  0x081d1194, "nbi0.nbitm.ShaperMaxOvershoot101" },
       {  0x081d1198, "nbi0.nbitm.ShaperMaxOvershoot102" },
       {  0x081d119c, "nbi0.nbitm.ShaperMaxOvershoot103" },
       {  0x081d11a0, "nbi0.nbitm.ShaperMaxOvershoot104" },
       {  0x081d11a4, "nbi0.nbitm.ShaperMaxOvershoot105" },
       {  0x081d11a8, "nbi0.nbitm.ShaperMaxOvershoot106" },
       {  0x081d11ac, "nbi0.nbitm.ShaperMaxOvershoot107" },
       {  0x081d11b0, "nbi0.nbitm.ShaperMaxOvershoot108" },
       {  0x081d11b4, "nbi0.nbitm.ShaperMaxOvershoot109" },
       {  0x081d11b8, "nbi0.nbitm.ShaperMaxOvershoot110" },
       {  0x081d11bc, "nbi0.nbitm.ShaperMaxOvershoot111" },
       {  0x081d11c0, "nbi0.nbitm.ShaperMaxOvershoot112" },
       {  0x081d11c4, "nbi0.nbitm.ShaperMaxOvershoot113" },
       {  0x081d11c8, "nbi0.nbitm.ShaperMaxOvershoot114" },
       {  0x081d11cc, "nbi0.nbitm.ShaperMaxOvershoot115" },
       {  0x081d11d0, "nbi0.nbitm.ShaperMaxOvershoot116" },
       {  0x081d11d4, "nbi0.nbitm.ShaperMaxOvershoot117" },
       {  0x081d11d8, "nbi0.nbitm.ShaperMaxOvershoot118" },
       {  0x081d11dc, "nbi0.nbitm.ShaperMaxOvershoot119" },
       {  0x081d11e0, "nbi0.nbitm.ShaperMaxOvershoot120" },
       {  0x081d11e4, "nbi0.nbitm.ShaperMaxOvershoot121" },
       {  0x081d11e8, "nbi0.nbitm.ShaperMaxOvershoot122" },
       {  0x081d11ec, "nbi0.nbitm.ShaperMaxOvershoot123" },
       {  0x081d11f0, "nbi0.nbitm.ShaperMaxOvershoot124" },
       {  0x081d11f4, "nbi0.nbitm.ShaperMaxOvershoot125" },
       {  0x081d11f8, "nbi0.nbitm.ShaperMaxOvershoot126" },
       {  0x081d11fc, "nbi0.nbitm.ShaperMaxOvershoot127" },
       {  0x081d1200, "nbi0.nbitm.ShaperMaxOvershoot128" },
       {  0x081d1204, "nbi0.nbitm.ShaperMaxOvershoot129" },
       {  0x081d1208, "nbi0.nbitm.ShaperMaxOvershoot130" },
       {  0x081d120c, "nbi0.nbitm.ShaperMaxOvershoot131" },
       {  0x081d1210, "nbi0.nbitm.ShaperMaxOvershoot132" },
       {  0x081d1214, "nbi0.nbitm.ShaperMaxOvershoot133" },
       {  0x081d1218, "nbi0.nbitm.ShaperMaxOvershoot134" },
       {  0x081d121c, "nbi0.nbitm.ShaperMaxOvershoot135" },
       {  0x081d1220, "nbi0.nbitm.ShaperMaxOvershoot136" },
       {  0x081d1224, "nbi0.nbitm.ShaperMaxOvershoot137" },
       {  0x081d1228, "nbi0.nbitm.ShaperMaxOvershoot138" },
       {  0x081d122c, "nbi0.nbitm.ShaperMaxOvershoot139" },
       {  0x081d1230, "nbi0.nbitm.ShaperMaxOvershoot140" },
       {  0x081d1234, "nbi0.nbitm.ShaperMaxOvershoot141" },
       {  0x081d1238, "nbi0.nbitm.ShaperMaxOvershoot142" },
       {  0x081d123c, "nbi0.nbitm.ShaperMaxOvershoot143" },
       {  0x081d1240, "nbi0.nbitm.ShaperMaxOvershoot144" },
       {  0x081d1800, "nbi0.nbitm.ShaperRateAdjust0" },
       {  0x081d1804, "nbi0.nbitm.ShaperRateAdjust1" },
       {  0x081d1808, "nbi0.nbitm.ShaperRateAdjust2" },
       {  0x081d180c, "nbi0.nbitm.ShaperRateAdjust3" },
       {  0x081d1810, "nbi0.nbitm.ShaperRateAdjust4" },
       {  0x081d1814, "nbi0.nbitm.ShaperRateAdjust5" },
       {  0x081d1818, "nbi0.nbitm.ShaperRateAdjust6" },
       {  0x081d181c, "nbi0.nbitm.ShaperRateAdjust7" },
       {  0x081d1820, "nbi0.nbitm.ShaperRateAdjust8" },
       {  0x081d1824, "nbi0.nbitm.ShaperRateAdjust9" },
       {  0x081d1828, "nbi0.nbitm.ShaperRateAdjust10" },
       {  0x081d182c, "nbi0.nbitm.ShaperRateAdjust11" },
       {  0x081d1830, "nbi0.nbitm.ShaperRateAdjust12" },
       {  0x081d1834, "nbi0.nbitm.ShaperRateAdjust13" },
       {  0x081d1838, "nbi0.nbitm.ShaperRateAdjust14" },
       {  0x081d183c, "nbi0.nbitm.ShaperRateAdjust15" },
       {  0x081d1840, "nbi0.nbitm.ShaperRateAdjust16" },
       {  0x081d1844, "nbi0.nbitm.ShaperRateAdjust17" },
       {  0x081d1848, "nbi0.nbitm.ShaperRateAdjust18" },
       {  0x081d184c, "nbi0.nbitm.ShaperRateAdjust19" },
       {  0x081d1850, "nbi0.nbitm.ShaperRateAdjust20" },
       {  0x081d1854, "nbi0.nbitm.ShaperRateAdjust21" },
       {  0x081d1858, "nbi0.nbitm.ShaperRateAdjust22" },
       {  0x081d185c, "nbi0.nbitm.ShaperRateAdjust23" },
       {  0x081d1860, "nbi0.nbitm.ShaperRateAdjust24" },
       {  0x081d1864, "nbi0.nbitm.ShaperRateAdjust25" },
       {  0x081d1868, "nbi0.nbitm.ShaperRateAdjust26" },
       {  0x081d186c, "nbi0.nbitm.ShaperRateAdjust27" },
       {  0x081d1870, "nbi0.nbitm.ShaperRateAdjust28" },
       {  0x081d1874, "nbi0.nbitm.ShaperRateAdjust29" },
       {  0x081d1878, "nbi0.nbitm.ShaperRateAdjust30" },
       {  0x081d187c, "nbi0.nbitm.ShaperRateAdjust31" },
       {  0x081d1880, "nbi0.nbitm.ShaperRateAdjust32" },
       {  0x081d1884, "nbi0.nbitm.ShaperRateAdjust33" },
       {  0x081d1888, "nbi0.nbitm.ShaperRateAdjust34" },
       {  0x081d188c, "nbi0.nbitm.ShaperRateAdjust35" },
       {  0x081d1890, "nbi0.nbitm.ShaperRateAdjust36" },
       {  0x081d1894, "nbi0.nbitm.ShaperRateAdjust37" },
       {  0x081d1898, "nbi0.nbitm.ShaperRateAdjust38" },
       {  0x081d189c, "nbi0.nbitm.ShaperRateAdjust39" },
       {  0x081d18a0, "nbi0.nbitm.ShaperRateAdjust40" },
       {  0x081d18a4, "nbi0.nbitm.ShaperRateAdjust41" },
       {  0x081d18a8, "nbi0.nbitm.ShaperRateAdjust42" },
       {  0x081d18ac, "nbi0.nbitm.ShaperRateAdjust43" },
       {  0x081d18b0, "nbi0.nbitm.ShaperRateAdjust44" },
       {  0x081d18b4, "nbi0.nbitm.ShaperRateAdjust45" },
       {  0x081d18b8, "nbi0.nbitm.ShaperRateAdjust46" },
       {  0x081d18bc, "nbi0.nbitm.ShaperRateAdjust47" },
       {  0x081d18c0, "nbi0.nbitm.ShaperRateAdjust48" },
       {  0x081d18c4, "nbi0.nbitm.ShaperRateAdjust49" },
       {  0x081d18c8, "nbi0.nbitm.ShaperRateAdjust50" },
       {  0x081d18cc, "nbi0.nbitm.ShaperRateAdjust51" },
       {  0x081d18d0, "nbi0.nbitm.ShaperRateAdjust52" },
       {  0x081d18d4, "nbi0.nbitm.ShaperRateAdjust53" },
       {  0x081d18d8, "nbi0.nbitm.ShaperRateAdjust54" },
       {  0x081d18dc, "nbi0.nbitm.ShaperRateAdjust55" },
       {  0x081d18e0, "nbi0.nbitm.ShaperRateAdjust56" },
       {  0x081d18e4, "nbi0.nbitm.ShaperRateAdjust57" },
       {  0x081d18e8, "nbi0.nbitm.ShaperRateAdjust58" },
       {  0x081d18ec, "nbi0.nbitm.ShaperRateAdjust59" },
       {  0x081d18f0, "nbi0.nbitm.ShaperRateAdjust60" },
       {  0x081d18f4, "nbi0.nbitm.ShaperRateAdjust61" },
       {  0x081d18f8, "nbi0.nbitm.ShaperRateAdjust62" },
       {  0x081d18fc, "nbi0.nbitm.ShaperRateAdjust63" },
       {  0x081d1900, "nbi0.nbitm.ShaperRateAdjust64" },
       {  0x081d1904, "nbi0.nbitm.ShaperRateAdjust65" },
       {  0x081d1908, "nbi0.nbitm.ShaperRateAdjust66" },
       {  0x081d190c, "nbi0.nbitm.ShaperRateAdjust67" },
       {  0x081d1910, "nbi0.nbitm.ShaperRateAdjust68" },
       {  0x081d1914, "nbi0.nbitm.ShaperRateAdjust69" },
       {  0x081d1918, "nbi0.nbitm.ShaperRateAdjust70" },
       {  0x081d191c, "nbi0.nbitm.ShaperRateAdjust71" },
       {  0x081d1920, "nbi0.nbitm.ShaperRateAdjust72" },
       {  0x081d1924, "nbi0.nbitm.ShaperRateAdjust73" },
       {  0x081d1928, "nbi0.nbitm.ShaperRateAdjust74" },
       {  0x081d192c, "nbi0.nbitm.ShaperRateAdjust75" },
       {  0x081d1930, "nbi0.nbitm.ShaperRateAdjust76" },
       {  0x081d1934, "nbi0.nbitm.ShaperRateAdjust77" },
       {  0x081d1938, "nbi0.nbitm.ShaperRateAdjust78" },
       {  0x081d193c, "nbi0.nbitm.ShaperRateAdjust79" },
       {  0x081d1940, "nbi0.nbitm.ShaperRateAdjust80" },
       {  0x081d1944, "nbi0.nbitm.ShaperRateAdjust81" },
       {  0x081d1948, "nbi0.nbitm.ShaperRateAdjust82" },
       {  0x081d194c, "nbi0.nbitm.ShaperRateAdjust83" },
       {  0x081d1950, "nbi0.nbitm.ShaperRateAdjust84" },
       {  0x081d1954, "nbi0.nbitm.ShaperRateAdjust85" },
       {  0x081d1958, "nbi0.nbitm.ShaperRateAdjust86" },
       {  0x081d195c, "nbi0.nbitm.ShaperRateAdjust87" },
       {  0x081d1960, "nbi0.nbitm.ShaperRateAdjust88" },
       {  0x081d1964, "nbi0.nbitm.ShaperRateAdjust89" },
       {  0x081d1968, "nbi0.nbitm.ShaperRateAdjust90" },
       {  0x081d196c, "nbi0.nbitm.ShaperRateAdjust91" },
       {  0x081d1970, "nbi0.nbitm.ShaperRateAdjust92" },
       {  0x081d1974, "nbi0.nbitm.ShaperRateAdjust93" },
       {  0x081d1978, "nbi0.nbitm.ShaperRateAdjust94" },
       {  0x081d197c, "nbi0.nbitm.ShaperRateAdjust95" },
       {  0x081d1980, "nbi0.nbitm.ShaperRateAdjust96" },
       {  0x081d1984, "nbi0.nbitm.ShaperRateAdjust97" },
       {  0x081d1988, "nbi0.nbitm.ShaperRateAdjust98" },
       {  0x081d198c, "nbi0.nbitm.ShaperRateAdjust99" },
       {  0x081d1990, "nbi0.nbitm.ShaperRateAdjust100" },
       {  0x081d1994, "nbi0.nbitm.ShaperRateAdjust101" },
       {  0x081d1998, "nbi0.nbitm.ShaperRateAdjust102" },
       {  0x081d199c, "nbi0.nbitm.ShaperRateAdjust103" },
       {  0x081d19a0, "nbi0.nbitm.ShaperRateAdjust104" },
       {  0x081d19a4, "nbi0.nbitm.ShaperRateAdjust105" },
       {  0x081d19a8, "nbi0.nbitm.ShaperRateAdjust106" },
       {  0x081d19ac, "nbi0.nbitm.ShaperRateAdjust107" },
       {  0x081d19b0, "nbi0.nbitm.ShaperRateAdjust108" },
       {  0x081d19b4, "nbi0.nbitm.ShaperRateAdjust109" },
       {  0x081d19b8, "nbi0.nbitm.ShaperRateAdjust110" },
       {  0x081d19bc, "nbi0.nbitm.ShaperRateAdjust111" },
       {  0x081d19c0, "nbi0.nbitm.ShaperRateAdjust112" },
       {  0x081d19c4, "nbi0.nbitm.ShaperRateAdjust113" },
       {  0x081d19c8, "nbi0.nbitm.ShaperRateAdjust114" },
       {  0x081d19cc, "nbi0.nbitm.ShaperRateAdjust115" },
       {  0x081d19d0, "nbi0.nbitm.ShaperRateAdjust116" },
       {  0x081d19d4, "nbi0.nbitm.ShaperRateAdjust117" },
       {  0x081d19d8, "nbi0.nbitm.ShaperRateAdjust118" },
       {  0x081d19dc, "nbi0.nbitm.ShaperRateAdjust119" },
       {  0x081d19e0, "nbi0.nbitm.ShaperRateAdjust120" },
       {  0x081d19e4, "nbi0.nbitm.ShaperRateAdjust121" },
       {  0x081d19e8, "nbi0.nbitm.ShaperRateAdjust122" },
       {  0x081d19ec, "nbi0.nbitm.ShaperRateAdjust123" },
       {  0x081d19f0, "nbi0.nbitm.ShaperRateAdjust124" },
       {  0x081d19f4, "nbi0.nbitm.ShaperRateAdjust125" },
       {  0x081d19f8, "nbi0.nbitm.ShaperRateAdjust126" },
       {  0x081d19fc, "nbi0.nbitm.ShaperRateAdjust127" },
       {  0x081d1a00, "nbi0.nbitm.ShaperRateAdjust128" },
       {  0x081d1a04, "nbi0.nbitm.ShaperRateAdjust129" },
       {  0x081d1a08, "nbi0.nbitm.ShaperRateAdjust130" },
       {  0x081d1a0c, "nbi0.nbitm.ShaperRateAdjust131" },
       {  0x081d1a10, "nbi0.nbitm.ShaperRateAdjust132" },
       {  0x081d1a14, "nbi0.nbitm.ShaperRateAdjust133" },
       {  0x081d1a18, "nbi0.nbitm.ShaperRateAdjust134" },
       {  0x081d1a1c, "nbi0.nbitm.ShaperRateAdjust135" },
       {  0x081d1a20, "nbi0.nbitm.ShaperRateAdjust136" },
       {  0x081d1a24, "nbi0.nbitm.ShaperRateAdjust137" },
       {  0x081d1a28, "nbi0.nbitm.ShaperRateAdjust138" },
       {  0x081d1a2c, "nbi0.nbitm.ShaperRateAdjust139" },
       {  0x081d1a30, "nbi0.nbitm.ShaperRateAdjust140" },
       {  0x081d1a34, "nbi0.nbitm.ShaperRateAdjust141" },
       {  0x081d1a38, "nbi0.nbitm.ShaperRateAdjust142" },
       {  0x081d1a3c, "nbi0.nbitm.ShaperRateAdjust143" },
       {  0x081d1a40, "nbi0.nbitm.ShaperRateAdjust144" },
       {  0x08280000, "nbi0.nbi_packet_preclassifier.PicoengineConfig" },
       {  0x08280004, "nbi0.nbi_packet_preclassifier.PicoengineSetup" },
       {  0x08280008, "nbi0.nbi_packet_preclassifier.PicoengineRunControl" },
       {  0x0828000c, "nbi0.nbi_packet_preclassifier.TableExtend" },
       {  0x08280010, "nbi0.nbi_packet_preclassifier.ThrottleConfig" },
       {  0x08280014, "nbi0.nbi_packet_preclassifier.ThrottleAction" },
       {  0x08280018, "nbi0.nbi_packet_preclassifier.PAConfig" },
       {  0x08280020, "nbi0.nbi_packet_preclassifier.TunnelOverride0" },
       {  0x08280024, "nbi0.nbi_packet_preclassifier.TunnelOverride1" },
       {  0x08280028, "nbi0.nbi_packet_preclassifier.TunnelOverride2" },
       {  0x08280080, "nbi0.nbi_packet_preclassifier.ActiveSet0Low" },
       {  0x08280084, "nbi0.nbi_packet_preclassifier.ActiveSet0High" },
       {  0x08280088, "nbi0.nbi_packet_preclassifier.ActiveSet1Low" },
       {  0x0828008c, "nbi0.nbi_packet_preclassifier.ActiveSet1High" },
       {  0x082800c0, "nbi0.nbi_packet_preclassifier.ClassifiedSmall" },
       {  0x082800c4, "nbi0.nbi_packet_preclassifier.ClassifiedLarge" },
       {  0x082800c8, "nbi0.nbi_packet_preclassifier.Tunnel" },
       {  0x08280180, "nbi0.nbi_packet_preclassifier.MulticycleTable0Set0" },
       {  0x08280184, "nbi0.nbi_packet_preclassifier.MulticycleTable1Set0" },
       {  0x08280188, "nbi0.nbi_packet_preclassifier.MulticycleTable2Set0" },
       {  0x0828018c, "nbi0.nbi_packet_preclassifier.MulticycleTable3Set0" },
       {  0x08280190, "nbi0.nbi_packet_preclassifier.MulticycleTable4Set0" },
       {  0x08280194, "nbi0.nbi_packet_preclassifier.MulticycleTable5Set0" },
       {  0x08280198, "nbi0.nbi_packet_preclassifier.MulticycleTable6Set0" },
       {  0x0828019c, "nbi0.nbi_packet_preclassifier.MulticycleTable7Set0" },
       {  0x082801a0, "nbi0.nbi_packet_preclassifier.MulticycleTable0Set1" },
       {  0x082801a4, "nbi0.nbi_packet_preclassifier.MulticycleTable1Set1" },
       {  0x082801a8, "nbi0.nbi_packet_preclassifier.MulticycleTable2Set1" },
       {  0x082801ac, "nbi0.nbi_packet_preclassifier.MulticycleTable3Set1" },
       {  0x082801b0, "nbi0.nbi_packet_preclassifier.MulticycleTable4Set1" },
       {  0x082801b4, "nbi0.nbi_packet_preclassifier.MulticycleTable5Set1" },
       {  0x082801b8, "nbi0.nbi_packet_preclassifier.MulticycleTable6Set1" },
       {  0x082801bc, "nbi0.nbi_packet_preclassifier.MulticycleTable7Set1" },
       {  0x08290000, "nbi0.nbi_packet_preclassifier.BufferStatus" },
       {  0x08290004, "nbi0.nbi_packet_preclassifier.Config" },
       {  0x08290008, "nbi0.nbi_packet_preclassifier.TcamTagControl0" },
       {  0x0829000c, "nbi0.nbi_packet_preclassifier.TcamTagControl1" },
       {  0x08290010, "nbi0.nbi_packet_preclassifier.TcamTag0" },
       {  0x08290014, "nbi0.nbi_packet_preclassifier.TcamTag1" },
       {  0x08290018, "nbi0.nbi_packet_preclassifier.Sequence" },
       {  0x0829001c, "nbi0.nbi_packet_preclassifier.TableSet" },
       {  0x08290020, "nbi0.nbi_packet_preclassifier.Override" },
       {  0x08290024, "nbi0.nbi_packet_preclassifier.OverridePort" },
       {  0x08290028, "nbi0.nbi_packet_preclassifier.OverrideFlags" },
       {  0x0829002c, "nbi0.nbi_packet_preclassifier.OverrideOffsets" },
       {  0x08290030, "nbi0.nbi_packet_preclassifier.CreditConfig" },
       {  0x08290200, "nbi0.nbi_packet_preclassifier.TcamMatchLow0" },
       {  0x08290204, "nbi0.nbi_packet_preclassifier.TcamMatchHigh0" },
       {  0x08290208, "nbi0.nbi_packet_preclassifier.TcamMaskLow0" },
       {  0x0829020c, "nbi0.nbi_packet_preclassifier.TcamMaskHigh0" },
       {  0x08290210, "nbi0.nbi_packet_preclassifier.TcamMatchLow1" },
       {  0x08290214, "nbi0.nbi_packet_preclassifier.TcamMatchHigh1" },
       {  0x08290218, "nbi0.nbi_packet_preclassifier.TcamMaskLow1" },
       {  0x0829021c, "nbi0.nbi_packet_preclassifier.TcamMaskHigh1" },
       {  0x08290220, "nbi0.nbi_packet_preclassifier.TcamMatchLow2" },
       {  0x08290224, "nbi0.nbi_packet_preclassifier.TcamMatchHigh2" },
       {  0x08290228, "nbi0.nbi_packet_preclassifier.TcamMaskLow2" },
       {  0x0829022c, "nbi0.nbi_packet_preclassifier.TcamMaskHigh2" },
       {  0x08290230, "nbi0.nbi_packet_preclassifier.TcamMatchLow3" },
       {  0x08290234, "nbi0.nbi_packet_preclassifier.TcamMatchHigh3" },
       {  0x08290238, "nbi0.nbi_packet_preclassifier.TcamMaskLow3" },
       {  0x0829023c, "nbi0.nbi_packet_preclassifier.TcamMaskHigh3" },
       {  0x08290240, "nbi0.nbi_packet_preclassifier.TcamMatchLow4" },
       {  0x08290244, "nbi0.nbi_packet_preclassifier.TcamMatchHigh4" },
       {  0x08290248, "nbi0.nbi_packet_preclassifier.TcamMaskLow4" },
       {  0x0829024c, "nbi0.nbi_packet_preclassifier.TcamMaskHigh4" },
       {  0x08290250, "nbi0.nbi_packet_preclassifier.TcamMatchLow5" },
       {  0x08290254, "nbi0.nbi_packet_preclassifier.TcamMatchHigh5" },
       {  0x08290258, "nbi0.nbi_packet_preclassifier.TcamMaskLow5" },
       {  0x0829025c, "nbi0.nbi_packet_preclassifier.TcamMaskHigh5" },
       {  0x08290260, "nbi0.nbi_packet_preclassifier.TcamMatchLow6" },
       {  0x08290264, "nbi0.nbi_packet_preclassifier.TcamMatchHigh6" },
       {  0x08290268, "nbi0.nbi_packet_preclassifier.TcamMaskLow6" },
       {  0x0829026c, "nbi0.nbi_packet_preclassifier.TcamMaskHigh6" },
       {  0x08290300, "nbi0.nbi_packet_preclassifier.TcamMapping0" },
       {  0x08290304, "nbi0.nbi_packet_preclassifier.TcamMapping1" },
       {  0x08290308, "nbi0.nbi_packet_preclassifier.TcamMapping2" },
       {  0x0829030c, "nbi0.nbi_packet_preclassifier.TcamMapping3" },
       {  0x08290310, "nbi0.nbi_packet_preclassifier.TcamMapping4" },
       {  0x08290314, "nbi0.nbi_packet_preclassifier.TcamMapping5" },
       {  0x08290318, "nbi0.nbi_packet_preclassifier.TcamMapping6" },
       {  0x0829031c, "nbi0.nbi_packet_preclassifier.TcamMapping7" },
       {  0x08290400, "nbi0.nbi_packet_preclassifier.PortCfg0" },
       {  0x08290404, "nbi0.nbi_packet_preclassifier.PortCfg1" },
       {  0x08290408, "nbi0.nbi_packet_preclassifier.PortCfg2" },
       {  0x0829040c, "nbi0.nbi_packet_preclassifier.PortCfg3" },
       {  0x08290410, "nbi0.nbi_packet_preclassifier.PortCfg4" },
       {  0x08290414, "nbi0.nbi_packet_preclassifier.PortCfg5" },
       {  0x08290418, "nbi0.nbi_packet_preclassifier.PortCfg6" },
       {  0x0829041c, "nbi0.nbi_packet_preclassifier.PortCfg7" },
       {  0x08290420, "nbi0.nbi_packet_preclassifier.PortCfg8" },
       {  0x08290424, "nbi0.nbi_packet_preclassifier.PortCfg9" },
       {  0x08290428, "nbi0.nbi_packet_preclassifier.PortCfg10" },
       {  0x0829042c, "nbi0.nbi_packet_preclassifier.PortCfg11" },
       {  0x08290430, "nbi0.nbi_packet_preclassifier.PortCfg12" },
       {  0x08290434, "nbi0.nbi_packet_preclassifier.PortCfg13" },
       {  0x08290438, "nbi0.nbi_packet_preclassifier.PortCfg14" },
       {  0x0829043c, "nbi0.nbi_packet_preclassifier.PortCfg15" },
       {  0x08290440, "nbi0.nbi_packet_preclassifier.PortCfg16" },
       {  0x08290444, "nbi0.nbi_packet_preclassifier.PortCfg17" },
       {  0x08290448, "nbi0.nbi_packet_preclassifier.PortCfg18" },
       {  0x0829044c, "nbi0.nbi_packet_preclassifier.PortCfg19" },
       {  0x08290450, "nbi0.nbi_packet_preclassifier.PortCfg20" },
       {  0x08290454, "nbi0.nbi_packet_preclassifier.PortCfg21" },
       {  0x08290458, "nbi0.nbi_packet_preclassifier.PortCfg22" },
       {  0x0829045c, "nbi0.nbi_packet_preclassifier.PortCfg23" },
       {  0x08290460, "nbi0.nbi_packet_preclassifier.PortCfg24" },
       {  0x08290464, "nbi0.nbi_packet_preclassifier.PortCfg25" },
       {  0x08290468, "nbi0.nbi_packet_preclassifier.PortCfg26" },
       {  0x0829046c, "nbi0.nbi_packet_preclassifier.PortCfg27" },
       {  0x08290470, "nbi0.nbi_packet_preclassifier.PortCfg28" },
       {  0x08290474, "nbi0.nbi_packet_preclassifier.PortCfg29" },
       {  0x08290478, "nbi0.nbi_packet_preclassifier.PortCfg30" },
       {  0x0829047c, "nbi0.nbi_packet_preclassifier.PortCfg31" },
       {  0x08290480, "nbi0.nbi_packet_preclassifier.PortCfg32" },
       {  0x08290484, "nbi0.nbi_packet_preclassifier.PortCfg33" },
       {  0x08290488, "nbi0.nbi_packet_preclassifier.PortCfg34" },
       {  0x0829048c, "nbi0.nbi_packet_preclassifier.PortCfg35" },
       {  0x08290490, "nbi0.nbi_packet_preclassifier.PortCfg36" },
       {  0x08290494, "nbi0.nbi_packet_preclassifier.PortCfg37" },
       {  0x08290498, "nbi0.nbi_packet_preclassifier.PortCfg38" },
       {  0x0829049c, "nbi0.nbi_packet_preclassifier.PortCfg39" },
       {  0x082904a0, "nbi0.nbi_packet_preclassifier.PortCfg40" },
       {  0x082904a4, "nbi0.nbi_packet_preclassifier.PortCfg41" },
       {  0x082904a8, "nbi0.nbi_packet_preclassifier.PortCfg42" },
       {  0x082904ac, "nbi0.nbi_packet_preclassifier.PortCfg43" },
       {  0x082904b0, "nbi0.nbi_packet_preclassifier.PortCfg44" },
       {  0x082904b4, "nbi0.nbi_packet_preclassifier.PortCfg45" },
       {  0x082904b8, "nbi0.nbi_packet_preclassifier.PortCfg46" },
       {  0x082904bc, "nbi0.nbi_packet_preclassifier.PortCfg47" },
       {  0x082904c0, "nbi0.nbi_packet_preclassifier.PortCfg48" },
       {  0x082904c4, "nbi0.nbi_packet_preclassifier.PortCfg49" },
       {  0x082904c8, "nbi0.nbi_packet_preclassifier.PortCfg50" },
       {  0x082904cc, "nbi0.nbi_packet_preclassifier.PortCfg51" },
       {  0x082904d0, "nbi0.nbi_packet_preclassifier.PortCfg52" },
       {  0x082904d4, "nbi0.nbi_packet_preclassifier.PortCfg53" },
       {  0x082904d8, "nbi0.nbi_packet_preclassifier.PortCfg54" },
       {  0x082904dc, "nbi0.nbi_packet_preclassifier.PortCfg55" },
       {  0x082904e0, "nbi0.nbi_packet_preclassifier.PortCfg56" },
       {  0x082904e4, "nbi0.nbi_packet_preclassifier.PortCfg57" },
       {  0x082904e8, "nbi0.nbi_packet_preclassifier.PortCfg58" },
       {  0x082904ec, "nbi0.nbi_packet_preclassifier.PortCfg59" },
       {  0x082904f0, "nbi0.nbi_packet_preclassifier.PortCfg60" },
       {  0x082904f4, "nbi0.nbi_packet_preclassifier.PortCfg61" },
       {  0x082904f8, "nbi0.nbi_packet_preclassifier.PortCfg62" },
       {  0x082904fc, "nbi0.nbi_packet_preclassifier.PortCfg63" },
       {  0x08290500, "nbi0.nbi_packet_preclassifier.PortCfg64" },
       {  0x08290504, "nbi0.nbi_packet_preclassifier.PortCfg65" },
       {  0x08290508, "nbi0.nbi_packet_preclassifier.PortCfg66" },
       {  0x0829050c, "nbi0.nbi_packet_preclassifier.PortCfg67" },
       {  0x08290510, "nbi0.nbi_packet_preclassifier.PortCfg68" },
       {  0x08290514, "nbi0.nbi_packet_preclassifier.PortCfg69" },
       {  0x08290518, "nbi0.nbi_packet_preclassifier.PortCfg70" },
       {  0x0829051c, "nbi0.nbi_packet_preclassifier.PortCfg71" },
       {  0x08290520, "nbi0.nbi_packet_preclassifier.PortCfg72" },
       {  0x08290524, "nbi0.nbi_packet_preclassifier.PortCfg73" },
       {  0x08290528, "nbi0.nbi_packet_preclassifier.PortCfg74" },
       {  0x0829052c, "nbi0.nbi_packet_preclassifier.PortCfg75" },
       {  0x08290530, "nbi0.nbi_packet_preclassifier.PortCfg76" },
       {  0x08290534, "nbi0.nbi_packet_preclassifier.PortCfg77" },
       {  0x08290538, "nbi0.nbi_packet_preclassifier.PortCfg78" },
       {  0x0829053c, "nbi0.nbi_packet_preclassifier.PortCfg79" },
       {  0x08290540, "nbi0.nbi_packet_preclassifier.PortCfg80" },
       {  0x08290544, "nbi0.nbi_packet_preclassifier.PortCfg81" },
       {  0x08290548, "nbi0.nbi_packet_preclassifier.PortCfg82" },
       {  0x0829054c, "nbi0.nbi_packet_preclassifier.PortCfg83" },
       {  0x08290550, "nbi0.nbi_packet_preclassifier.PortCfg84" },
       {  0x08290554, "nbi0.nbi_packet_preclassifier.PortCfg85" },
       {  0x08290558, "nbi0.nbi_packet_preclassifier.PortCfg86" },
       {  0x0829055c, "nbi0.nbi_packet_preclassifier.PortCfg87" },
       {  0x08290560, "nbi0.nbi_packet_preclassifier.PortCfg88" },
       {  0x08290564, "nbi0.nbi_packet_preclassifier.PortCfg89" },
       {  0x08290568, "nbi0.nbi_packet_preclassifier.PortCfg90" },
       {  0x0829056c, "nbi0.nbi_packet_preclassifier.PortCfg91" },
       {  0x08290570, "nbi0.nbi_packet_preclassifier.PortCfg92" },
       {  0x08290574, "nbi0.nbi_packet_preclassifier.PortCfg93" },
       {  0x08290578, "nbi0.nbi_packet_preclassifier.PortCfg94" },
       {  0x0829057c, "nbi0.nbi_packet_preclassifier.PortCfg95" },
       {  0x08290580, "nbi0.nbi_packet_preclassifier.PortCfg96" },
       {  0x08290584, "nbi0.nbi_packet_preclassifier.PortCfg97" },
       {  0x08290588, "nbi0.nbi_packet_preclassifier.PortCfg98" },
       {  0x0829058c, "nbi0.nbi_packet_preclassifier.PortCfg99" },
       {  0x08290590, "nbi0.nbi_packet_preclassifier.PortCfg100" },
       {  0x08290594, "nbi0.nbi_packet_preclassifier.PortCfg101" },
       {  0x08290598, "nbi0.nbi_packet_preclassifier.PortCfg102" },
       {  0x0829059c, "nbi0.nbi_packet_preclassifier.PortCfg103" },
       {  0x082905a0, "nbi0.nbi_packet_preclassifier.PortCfg104" },
       {  0x082905a4, "nbi0.nbi_packet_preclassifier.PortCfg105" },
       {  0x082905a8, "nbi0.nbi_packet_preclassifier.PortCfg106" },
       {  0x082905ac, "nbi0.nbi_packet_preclassifier.PortCfg107" },
       {  0x082905b0, "nbi0.nbi_packet_preclassifier.PortCfg108" },
       {  0x082905b4, "nbi0.nbi_packet_preclassifier.PortCfg109" },
       {  0x082905b8, "nbi0.nbi_packet_preclassifier.PortCfg110" },
       {  0x082905bc, "nbi0.nbi_packet_preclassifier.PortCfg111" },
       {  0x082905c0, "nbi0.nbi_packet_preclassifier.PortCfg112" },
       {  0x082905c4, "nbi0.nbi_packet_preclassifier.PortCfg113" },
       {  0x082905c8, "nbi0.nbi_packet_preclassifier.PortCfg114" },
       {  0x082905cc, "nbi0.nbi_packet_preclassifier.PortCfg115" },
       {  0x082905d0, "nbi0.nbi_packet_preclassifier.PortCfg116" },
       {  0x082905d4, "nbi0.nbi_packet_preclassifier.PortCfg117" },
       {  0x082905d8, "nbi0.nbi_packet_preclassifier.PortCfg118" },
       {  0x082905dc, "nbi0.nbi_packet_preclassifier.PortCfg119" },
       {  0x082905e0, "nbi0.nbi_packet_preclassifier.PortCfg120" },
       {  0x082905e4, "nbi0.nbi_packet_preclassifier.PortCfg121" },
       {  0x082905e8, "nbi0.nbi_packet_preclassifier.PortCfg122" },
       {  0x082905ec, "nbi0.nbi_packet_preclassifier.PortCfg123" },
       {  0x082905f0, "nbi0.nbi_packet_preclassifier.PortCfg124" },
       {  0x082905f4, "nbi0.nbi_packet_preclassifier.PortCfg125" },
       {  0x082905f8, "nbi0.nbi_packet_preclassifier.PortCfg126" },
       {  0x082905fc, "nbi0.nbi_packet_preclassifier.PortCfg127" },
       {  0x082a0000, "nbi0.nbi_packet_preclassifier.policer.Accumulator0" },
       {  0x082a0004, "nbi0.nbi_packet_preclassifier.policer.Accumulator1" },
       {  0x082a0008, "nbi0.nbi_packet_preclassifier.policer.Accumulator2" },
       {  0x082a000c, "nbi0.nbi_packet_preclassifier.policer.Accumulator3" },
       {  0x082a0010, "nbi0.nbi_packet_preclassifier.policer.Accumulator4" },
       {  0x082a0014, "nbi0.nbi_packet_preclassifier.policer.Accumulator5" },
       {  0x082a0018, "nbi0.nbi_packet_preclassifier.policer.Accumulator6" },
       {  0x082a001c, "nbi0.nbi_packet_preclassifier.policer.Accumulator7" },
       {  0x082a0020, "nbi0.nbi_packet_preclassifier.policer.CreditRate0" },
       {  0x082a0024, "nbi0.nbi_packet_preclassifier.policer.CreditRate1" },
       {  0x082a0028, "nbi0.nbi_packet_preclassifier.policer.CreditRate2" },
       {  0x082a002c, "nbi0.nbi_packet_preclassifier.policer.CreditRate3" },
       {  0x082a0030, "nbi0.nbi_packet_preclassifier.policer.CreditRate4" },
       {  0x082a0034, "nbi0.nbi_packet_preclassifier.policer.CreditRate5" },
       {  0x082a0038, "nbi0.nbi_packet_preclassifier.policer.CreditRate6" },
       {  0x082a003c, "nbi0.nbi_packet_preclassifier.policer.CreditRate7" },
       {  0x082a0040, "nbi0.nbi_packet_preclassifier.policer.Comparator0" },
       {  0x082a0044, "nbi0.nbi_packet_preclassifier.policer.Comparator1" },
       {  0x082a0048, "nbi0.nbi_packet_preclassifier.policer.Comparator2" },
       {  0x082a004c, "nbi0.nbi_packet_preclassifier.policer.Comparator3" },
       {  0x082a0050, "nbi0.nbi_packet_preclassifier.policer.Comparator4" },
       {  0x082a0054, "nbi0.nbi_packet_preclassifier.policer.Comparator5" },
       {  0x082a0058, "nbi0.nbi_packet_preclassifier.policer.Comparator6" },
       {  0x082a005c, "nbi0.nbi_packet_preclassifier.policer.Comparator7" },
       {  0x082a0060, "nbi0.nbi_packet_preclassifier.policer.Config" },
       {  0x082a0080, "nbi0.nbi_packet_preclassifier.policer.Sequence0" },
       {  0x082a0084, "nbi0.nbi_packet_preclassifier.policer.Sequence1" },
       {  0x082a0088, "nbi0.nbi_packet_preclassifier.policer.Sequence2" },
       {  0x082a008c, "nbi0.nbi_packet_preclassifier.policer.Sequence3" },
       {  0x082a0090, "nbi0.nbi_packet_preclassifier.policer.Sequence4" },
       {  0x082a0094, "nbi0.nbi_packet_preclassifier.policer.Sequence5" },
       {  0x082a0098, "nbi0.nbi_packet_preclassifier.policer.Sequence6" },
       {  0x082a009c, "nbi0.nbi_packet_preclassifier.policer.Sequence7" },
       {  0x083c0000, "nbi0.packet_modifier.NbiPmCnfg" },
       {  0x083c0004, "nbi0.packet_modifier.NbiPmPktCntHi" },
       {  0x083c0008, "nbi0.packet_modifier.NbiPmPktCntLo" },
       {  0x083c000c, "nbi0.packet_modifier.NbiPmModCntHi" },
       {  0x083c0010, "nbi0.packet_modifier.NbiPmModCntLo" },
       {  0x083c0014, "nbi0.packet_modifier.NbiPmPktErrCntHi" },
       {  0x083c0018, "nbi0.packet_modifier.NbiPmPktErrCntLo" },
       {  0x083c001c, "nbi0.packet_modifier.NbiPmModscrDecodeErrCntHi" },
       {  0x083c0020, "nbi0.packet_modifier.NbiPmModscrDecodeErrCntLo" },
       {  0x083c0024, "nbi0.assertions.NbiPmAssertCfg0" },
       {  0x083c0028, "nbi0.credit_tracker_config.NbiPmCreditThrottleConfig" },
       {  0x083c002c, "nbi0.packet_modifier.NbiPmSwCreditLimit" },
       {  0x083c0030, "nbi0.assertions.NbiPmAssertCfg1" },
       {  0x083c0034, "nbi0.perf_mux_config.NbiPmPerfCtrl" },
       {  0x083c0038, "nbi0.packet_modifier.NbiPmDisableErrors" },
       {  0x083e0000, "nbi0.peripheral_interrupt_manager.Status" },
       {  0x083e0008, "nbi0.peripheral_interrupt_manager.IntStatusLow" },
       {  0x083e0010, "nbi0.peripheral_interrupt_manager.IntStatusMid" },
       {  0x083e0018, "nbi0.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x083e0028, "nbi0.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x083e002c, "nbi0.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x083e0030, "nbi0.peripheral_interrupt_manager.EventOut" },
       {  0x083e0038, "nbi0.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x083e003c, "nbi0.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x083e0040, "nbi0.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x083e0044, "nbi0.assertions.AssertionsConfig" },
       {  0x083e0048, "nbi0.credit_tracker_config.CreditThrottleConfig" },
       {  0x083e004c, "nbi0.credit_tracker_config.CreditThrottleAction" },
       {  0x083e0050, "nbi0.dsf_cpp_config.DsfCppConfig" },
       {  0x083e0054, "nbi0.dsf_cpp_config.DsfCppAction" },
       {  0x083f0000, "nbi0.nbi_top_csr.NbiMuXlate" },
       {  0x083f0004, "nbi0.nbi_top_csr.NbiStat" },
       {  0x083f0008, "nbi0.nbi_top_csr.NbiCtrl" },
       {  0x083f000c, "nbi0.nbi_top_csr.NbiXpbMaxTo" },
       {  0x083f0010, "nbi0.nbi_top_csr.NbiMacRd256XpbMaxTo" },
       {  0x083f0014, "nbi0.nbi_top_csr.NbiXpbToStat" },
       {  0x083f0018, "nbi0.nbi_top_csr.NbiMacRd256XpbToStat" },
       {  0x083f001c, "nbi0.nbi_top_csr.NbiDsfCmdHndlSwCL" },
       {  0x083f0020, "nbi0.nbi_top_csr.NbiDsfPullidHndlSwCL" },
       {  0x083f0024, "nbi0.nbi_top_csr.NbiDsfPulldataHndlSwCL" },
       {  0x083f0028, "nbi0.nbi_top_csr.NbiDsfPushDHndlSwCL" },
       {  0x083f002c, "nbi0.nbi_top_csr.NbiMasterDsfCppCmdSwCL" },
       {  0x083f0030, "nbi0.nbi_top_csr.NbiMasterDsfCppPullidSwCL" },
       {  0x083f0034, "nbi0.nbi_top_csr.NbiCppTargetCtrlSwCL" },
       {  0x083f0038, "nbi0.nbi_top_csr.NbiDsfCppTm4PushDSwCL" },
       {  0x083f003c, "nbi0.credit_tracker_config.NbiTopCreditThrottleCfg0" },
       {  0x083f0040, "nbi0.credit_tracker_config.NbiTopCreditThrottleCfg1" },
       {  0x083f0044, "nbi0.credit_tracker_config.NbiTopCreditThrottleCfg2" },
       {  0x083f0048, "nbi0.credit_tracker_config.NbiTopCreditThrottleCfg3" },
       {  0x083f004c, "nbi0.nbi_top_csr.NbiDsfCppHndlAssrtCfg" },
       {  0x083f0050, "nbi0.nbi_top_csr.NbiMiscTopAssrtCfg" },
       {  0x083f0054, "nbi0.perf_mux_config.NbiTopPerfCtrl" },
       {  0x083f0058, "nbi0.nbi_top_csr.NbiSharedTargetCtrlSwCL" },
       {  0x083f005c, "nbi0.nbi_top_csr.NbiDebugCsr" },
       {  0x08400000, "mci0.mac_csr.MacBlkReset" },
       {  0x08400004, "mci0.mac_csr.MacHyd0BlkReset" },
       {  0x08400008, "mci0.mac_csr.MacHyd1BlkReset" },
       {  0x0840000c, "mci0.mac_csr.MacMuxCtrl" },
       {  0x08400010, "mci0.mac_csr.MacSerDesEn" },
       {  0x08400014, "mci0.mac_csr.MacSysSupCtrl" },
       {  0x08400018, "mci0.mac_csr.MacSysSupStat" },
       {  0x0840001c, "mci0.mac_csr.MacTimeStampNsec" },
       {  0x08400020, "mci0.mac_csr.MacTimeStampSec" },
       {  0x08400024, "mci0.mac_csr.MacTimeStampIncr" },
       {  0x08400028, "mci0.mac_csr.MacTimeStampSetNsec" },
       {  0x0840002c, "mci0.mac_csr.MacTimeStampSetSec" },
       {  0x08400030, "mci0.mac_csr.MacTdm0CycleWord3100" },
       {  0x08400034, "mci0.mac_csr.MacTdm0CycleWord4732" },
       {  0x08400038, "mci0.mac_csr.MacTdm1CycleWord3100" },
       {  0x0840003c, "mci0.mac_csr.MacTdm1CycleWord4732" },
       {  0x08400040, "mci0.mac_csr.MacTdm0Mode0900" },
       {  0x08400044, "mci0.mac_csr.MacTdm0Mode1110CrcEn" },
       {  0x08400048, "mci0.mac_csr.MacTdm1Mode0900" },
       {  0x0840004c, "mci0.mac_csr.MacTdm1Mode1110CrcEn" },
       {  0x08400050, "mci0.mac_csr.MacPort2to0ChanAssign" },
       {  0x08400054, "mci0.mac_csr.MacPort5to3ChanAssign" },
       {  0x08400058, "mci0.mac_csr.MacPort8to6ChanAssign" },
       {  0x0840005c, "mci0.mac_csr.MacPort11to9ChanAssign" },
       {  0x08400060, "mci0.mac_csr.MacPort14to12ChanAssign" },
       {  0x08400064, "mci0.mac_csr.MacPort17to15ChanAssign" },
       {  0x08400068, "mci0.mac_csr.MacPort20to18ChanAssign" },
       {  0x0840006c, "mci0.mac_csr.MacPort23to21ChanAssign" },
       {  0x08400070, "mci0.mac_csr.MacPrePendCtl03to00" },
       {  0x08400074, "mci0.mac_csr.MacPrePendCtl07to04" },
       {  0x08400078, "mci0.mac_csr.MacPrePendCtl11to08" },
       {  0x0840007c, "mci0.mac_csr.MacPrePendCtl15to12" },
       {  0x08400080, "mci0.mac_csr.MacPrePendCtl19to16" },
       {  0x08400084, "mci0.mac_csr.MacPrePendCtl23to20" },
       {  0x08400088, "mci0.mac_csr.MacPrePendDsaCtl15to00" },
       {  0x0840008c, "mci0.mac_csr.MacPrePendDsaCtlLkand23to16" },
       {  0x08400090, "mci0.mac_csr.MacInterlakenCtl1" },
       {  0x08400094, "mci0.mac_csr.MacInterlakenCtl2" },
       {  0x08400098, "mci0.mac_csr.EgBufferCreditPoolCount" },
       {  0x0840009c, "mci0.mac_csr.TxMpbCreditInit" },
       {  0x084000a0, "mci0.mac_csr.IgBufferCreditPoolCount" },
       {  0x084000a4, "mci0.mac_csr.RxMpbCreditInit" },
       {  0x084000a8, "mci0.mac_csr.MacTdmRateCreditInit" },
       {  0x084000ac, "mci0.mac_csr.MacInterruptErrStatus0" },
       {  0x084000b0, "mci0.mac_csr.MacInterruptErrStatus1" },
       {  0x084000b4, "mci0.mac_csr.MacInterruptErrEn0" },
       {  0x084000b8, "mci0.mac_csr.MacInterruptErrEn1" },
       {  0x084000bc, "mci0.mac_csr.MacLiveStatus0" },
       {  0x084000c0, "mci0.mac_csr.MacLiveStatus1" },
       {  0x084000c4, "mci0.mac_csr.MacChanRdAddr" },
       {  0x084000c8, "mci0.mac_csr.MacChanBufCount" },
       {  0x084000cc, "mci0.mac_csr.PauseWaterMark0" },
       {  0x084000d0, "mci0.mac_csr.PauseWaterMark1" },
       {  0x084000d4, "mci0.mac_csr.PauseWaterMark2" },
       {  0x084000d8, "mci0.mac_csr.PauseWaterMark3" },
       {  0x084000dc, "mci0.mac_csr.PauseWaterMark4" },
       {  0x084000e0, "mci0.mac_csr.PauseWaterMark5" },
       {  0x084000e4, "mci0.mac_csr.PauseWaterMark6" },
       {  0x084000e8, "mci0.mac_csr.PauseWaterMark7" },
       {  0x084000ec, "mci0.mac_csr.PauseWaterMark8" },
       {  0x084000f0, "mci0.mac_csr.PauseWaterMark9" },
       {  0x084000f4, "mci0.mac_csr.PauseWaterMark10" },
       {  0x084000f8, "mci0.mac_csr.PauseWaterMark11" },
       {  0x084000fc, "mci0.mac_csr.PauseWaterMark12" },
       {  0x08400100, "mci0.mac_csr.PauseWaterMark13" },
       {  0x08400104, "mci0.mac_csr.PauseWaterMark14" },
       {  0x08400108, "mci0.mac_csr.PauseWaterMark15" },
       {  0x0840010c, "mci0.mac_csr.PauseWaterMark16" },
       {  0x08400110, "mci0.mac_csr.PauseWaterMark17" },
       {  0x08400114, "mci0.mac_csr.PauseWaterMark18" },
       {  0x08400118, "mci0.mac_csr.PauseWaterMark19" },
       {  0x0840011c, "mci0.mac_csr.PauseWaterMark20" },
       {  0x08400120, "mci0.mac_csr.PauseWaterMark21" },
       {  0x08400124, "mci0.mac_csr.PauseWaterMark22" },
       {  0x08400128, "mci0.mac_csr.PauseWaterMark23" },
       {  0x0840012c, "mci0.mac_csr.PauseWaterMark24" },
       {  0x08400130, "mci0.mac_csr.PauseWaterMark25" },
       {  0x08400134, "mci0.mac_csr.PauseWaterMark26" },
       {  0x08400138, "mci0.mac_csr.PauseWaterMark27" },
       {  0x0840013c, "mci0.mac_csr.PauseWaterMark28" },
       {  0x08400140, "mci0.mac_csr.PauseWaterMark29" },
       {  0x08400144, "mci0.mac_csr.PauseWaterMark30" },
       {  0x08400148, "mci0.mac_csr.PauseWaterMark31" },
       {  0x0840014c, "mci0.mac_csr.PauseWaterMark32" },
       {  0x08400150, "mci0.mac_csr.PauseWaterMark33" },
       {  0x08400154, "mci0.mac_csr.PauseWaterMark34" },
       {  0x08400158, "mci0.mac_csr.PauseWaterMark35" },
       {  0x0840015c, "mci0.mac_csr.PauseWaterMark36" },
       {  0x08400160, "mci0.mac_csr.PauseWaterMark37" },
       {  0x08400164, "mci0.mac_csr.PauseWaterMark38" },
       {  0x08400168, "mci0.mac_csr.PauseWaterMark39" },
       {  0x0840016c, "mci0.mac_csr.PauseWaterMark40" },
       {  0x08400170, "mci0.mac_csr.PauseWaterMark41" },
       {  0x08400174, "mci0.mac_csr.PauseWaterMark42" },
       {  0x08400178, "mci0.mac_csr.PauseWaterMark43" },
       {  0x0840017c, "mci0.mac_csr.PauseWaterMark44" },
       {  0x08400180, "mci0.mac_csr.PauseWaterMark45" },
       {  0x08400184, "mci0.mac_csr.PauseWaterMark46" },
       {  0x08400188, "mci0.mac_csr.PauseWaterMark47" },
       {  0x0840018c, "mci0.mac_csr.PauseWaterMark48" },
       {  0x08400190, "mci0.mac_csr.PauseWaterMark49" },
       {  0x08400194, "mci0.mac_csr.PauseWaterMark50" },
       {  0x08400198, "mci0.mac_csr.PauseWaterMark51" },
       {  0x0840019c, "mci0.mac_csr.PauseWaterMark52" },
       {  0x084001a0, "mci0.mac_csr.PauseWaterMark53" },
       {  0x084001a4, "mci0.mac_csr.PauseWaterMark54" },
       {  0x084001a8, "mci0.mac_csr.PauseWaterMark55" },
       {  0x084001ac, "mci0.mac_csr.PauseWaterMark56" },
       {  0x084001b0, "mci0.mac_csr.PauseWaterMark57" },
       {  0x084001b4, "mci0.mac_csr.PauseWaterMark58" },
       {  0x084001b8, "mci0.mac_csr.PauseWaterMark59" },
       {  0x084001bc, "mci0.mac_csr.PauseWaterMark60" },
       {  0x084001c0, "mci0.mac_csr.PauseWaterMark61" },
       {  0x084001c4, "mci0.mac_csr.PauseWaterMark62" },
       {  0x084001c8, "mci0.mac_csr.PauseWaterMark63" },
       {  0x084001cc, "mci0.mac_csr.MacEgPrePendDsaCtl15to00" },
       {  0x084001d0, "mci0.mac_csr.MacEgPrePendDsaCtlLkand23to16" },
       {  0x084001d4, "mci0.mac_csr.IgChanUsedBufferCreditsRw" },
       {  0x084001d8, "mci0.mac_csr.IgChanUsedBufferCreditsRdData" },
       {  0x084001dc, "mci0.mac_csr.IgPortPrependEn0" },
       {  0x084001e0, "mci0.mac_csr.IgPortPrependEn1" },
       {  0x084001e8, "mci0.mac_csr.EgVlanMatchReg0" },
       {  0x084001ec, "mci0.mac_csr.EgVlanMatchReg1" },
       {  0x084001f0, "mci0.mac_csr.IgVlanMatchReg0" },
       {  0x084001f4, "mci0.mac_csr.IgVlanMatchReg1" },
       {  0x08400200, "mci0.mac_csr.EgCmdPrependEn0Lo" },
       {  0x08400204, "mci0.mac_csr.EgCmdPrependEn0Hi" },
       {  0x08400208, "mci0.mac_csr.EgCmdPrependEn1Lo" },
       {  0x0840020c, "mci0.mac_csr.EgCmdPrependEn1Hi" },
       {  0x08400240, "mci0.mac_csr.MacEgPort2to0ChanAssign" },
       {  0x08400244, "mci0.mac_csr.MacEgPort5to3ChanAssign" },
       {  0x08400248, "mci0.mac_csr.MacEgPort8to6ChanAssign" },
       {  0x0840024c, "mci0.mac_csr.MacEgPort11to9ChanAssign" },
       {  0x08400250, "mci0.mac_csr.MacEgPort14to12ChanAssign" },
       {  0x08400254, "mci0.mac_csr.MacEgPort17to15ChanAssign" },
       {  0x08400258, "mci0.mac_csr.MacEgPort20to18ChanAssign" },
       {  0x0840025c, "mci0.mac_csr.MacEgPort23to21ChanAssign" },
       {  0x08400260, "mci0.mac_csr.MacEgIlkChanAssign" },
       {  0x08400264, "mci0.mac_csr.MacEgPortRR" },
       {  0x08400268, "mci0.mac_csr.MacOobFcTmCntl" },
       {  0x0840026c, "mci0.mac_csr.MacOobFcTmReMap" },
       {  0x08400680, "mci0.mac_csr.MacPcpReMap0" },
       {  0x08400684, "mci0.mac_csr.MacPcpReMap1" },
       {  0x08400688, "mci0.mac_csr.MacPcpReMap2" },
       {  0x0840068c, "mci0.mac_csr.MacPcpReMap3" },
       {  0x08400690, "mci0.mac_csr.MacPcpReMap4" },
       {  0x08400694, "mci0.mac_csr.MacPcpReMap5" },
       {  0x08400698, "mci0.mac_csr.MacPcpReMap6" },
       {  0x0840069c, "mci0.mac_csr.MacPcpReMap7" },
       {  0x084006a0, "mci0.mac_csr.MacPcpReMap8" },
       {  0x084006a4, "mci0.mac_csr.MacPcpReMap9" },
       {  0x084006a8, "mci0.mac_csr.MacPcpReMap10" },
       {  0x084006ac, "mci0.mac_csr.MacPcpReMap11" },
       {  0x084006b0, "mci0.mac_csr.MacPcpReMap12" },
       {  0x084006b4, "mci0.mac_csr.MacPcpReMap13" },
       {  0x084006b8, "mci0.mac_csr.MacPcpReMap14" },
       {  0x084006bc, "mci0.mac_csr.MacPcpReMap15" },
       {  0x084006c0, "mci0.mac_csr.MacPcpReMap16" },
       {  0x084006c4, "mci0.mac_csr.MacPcpReMap17" },
       {  0x084006c8, "mci0.mac_csr.MacPcpReMap18" },
       {  0x084006cc, "mci0.mac_csr.MacPcpReMap19" },
       {  0x084006d0, "mci0.mac_csr.MacPcpReMap20" },
       {  0x084006d4, "mci0.mac_csr.MacPcpReMap21" },
       {  0x084006d8, "mci0.mac_csr.MacPcpReMap22" },
       {  0x084006dc, "mci0.mac_csr.MacPcpReMap23" },
       {  0x08400700, "mci0.mac_csr.MacPortHwm0" },
       {  0x08400704, "mci0.mac_csr.MacPortHwm1" },
       {  0x08400708, "mci0.mac_csr.MacPortHwm2" },
       {  0x0840070c, "mci0.mac_csr.MacPortHwm3" },
       {  0x08400710, "mci0.mac_csr.MacPortHwm4" },
       {  0x08400714, "mci0.mac_csr.MacPortHwm5" },
       {  0x08400718, "mci0.mac_csr.MacPortHwm6" },
       {  0x0840071c, "mci0.mac_csr.MacPortHwm7" },
       {  0x08400720, "mci0.mac_csr.MacPortHwm8" },
       {  0x08400724, "mci0.mac_csr.MacPortHwm9" },
       {  0x08400728, "mci0.mac_csr.MacPortHwm10" },
       {  0x0840072c, "mci0.mac_csr.MacPortHwm11" },
       {  0x08400730, "mci0.mac_csr.MacPortHwmLk1Lk0" },
       {  0x084007b0, "mci0.mac_csr.EgLnkLstRdData" },
       {  0x084007b4, "mci0.mac_csr.IgLnkLstRdData" },
       {  0x084007b8, "mci0.mac_csr.EgLnkLstRdWr" },
       {  0x084007bc, "mci0.mac_csr.IgLnkLstRdWr" },
       {  0x084007c0, "mci0.mac_csr.SerDes4RdWr03To00" },
       {  0x084007c4, "mci0.mac_csr.SerDes4RdWr07To04" },
       {  0x084007c8, "mci0.mac_csr.SerDes4RdWr11To08" },
       {  0x084007cc, "mci0.mac_csr.SerDes4RdWr15To12" },
       {  0x084007d0, "mci0.mac_csr.SerDes4RdWr19To16" },
       {  0x084007d4, "mci0.mac_csr.SerDes4RdWr23To20" },
       {  0x084007d8, "mci0.mac_csr.IgDqTdmMemoryRW" },
       {  0x084007e0, "mci0.mac_csr.SerDes4RdData03To00" },
       {  0x084007e4, "mci0.mac_csr.SerDes4RdData07To04" },
       {  0x084007e8, "mci0.mac_csr.SerDes4RdData11To08" },
       {  0x084007ec, "mci0.mac_csr.SerDes4RdData15To12" },
       {  0x084007f0, "mci0.mac_csr.SerDes4RdData19To16" },
       {  0x084007f4, "mci0.mac_csr.SerDes4RdData23To20" },
       {  0x084007f8, "mci0.mac_csr.IgDqTdmMemoryRdData" },
       {  0x08400800, "mci0.mac_csr.SerDesPdRx" },
       {  0x08400804, "mci0.mac_csr.SerDesPdTx" },
       {  0x08400808, "mci0.mac_csr.SerDesPdSy" },
       {  0x0840080c, "mci0.mac_csr.SerDesCkMuxSel" },
       {  0x08400810, "mci0.mac_csr.SerDesSigDetect" },
       {  0x08400814, "mci0.mac_csr.SerDesSigDetectOvr" },
       {  0x08400818, "mci0.mac_csr.SerDesEthRxActDetect" },
       {  0x0840081c, "mci0.mac_csr.SerDesEthTxActDetect" },
       {  0x08400820, "mci0.mac_csr.SerDesLinkUp" },
       {  0x08400824, "mci0.mac_csr.ParityErrInject" },
       {  0x08400840, "mci0.mac_csr.IgParityErrStatus" },
       {  0x08400844, "mci0.mac_csr.EgParityErrStatus" },
       {  0x08410000, "mci0.peripheral_interrupt_manager.Status" },
       {  0x08410008, "mci0.peripheral_interrupt_manager.IntStatusLow" },
       {  0x08410010, "mci0.peripheral_interrupt_manager.IntStatusMid" },
       {  0x08410018, "mci0.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x08410028, "mci0.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x0841002c, "mci0.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x08410030, "mci0.peripheral_interrupt_manager.EventOut" },
       {  0x08410038, "mci0.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x0841003c, "mci0.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x08410040, "mci0.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x08410044, "mci0.assertions.AssertionsConfig" },
       {  0x08410048, "mci0.credit_tracker_config.CreditThrottleConfig" },
       {  0x0841004c, "mci0.credit_tracker_config.CreditThrottleAction" },
       {  0x08410050, "mci0.dsf_cpp_config.DsfCppConfig" },
       {  0x08410054, "mci0.dsf_cpp_config.DsfCppAction" },
       {  0x09100000, "nbi1.nbi_dma_csr.NbiDmaCfg" },
       {  0x09100004, "nbi1.nbi_dma_csr.NbiDmaSpare" },
       {  0x0910000c, "nbi1.nbi_dma_csr.NbiDmaBlqEvent" },
       {  0x09100010, "nbi1.nbi_dma_csr.NbiDmaRate" },
       {  0x09100014, "nbi1.nbi_dma_csr.NbiDmaCredit" },
       {  0x09100018, "nbi1.nbi_dma_csr.NbiDmaBpeChainEnd" },
       {  0x09100020, "nbi1.nbi_dma_csr.NbiDmaBP0Cfg" },
       {  0x09100024, "nbi1.nbi_dma_csr.NbiDmaBP1Cfg" },
       {  0x09100028, "nbi1.nbi_dma_csr.NbiDmaBP2Cfg" },
       {  0x0910002c, "nbi1.nbi_dma_csr.NbiDmaBP3Cfg" },
       {  0x09100030, "nbi1.nbi_dma_csr.NbiDmaBP4Cfg" },
       {  0x09100034, "nbi1.nbi_dma_csr.NbiDmaBP5Cfg" },
       {  0x09100038, "nbi1.nbi_dma_csr.NbiDmaBP6Cfg" },
       {  0x0910003c, "nbi1.nbi_dma_csr.NbiDmaBP7Cfg" },
       {  0x09100040, "nbi1.nbi_dma_csr.NbiDmaBpe0Cfg" },
       {  0x09100044, "nbi1.nbi_dma_csr.NbiDmaBpe1Cfg" },
       {  0x09100048, "nbi1.nbi_dma_csr.NbiDmaBpe2Cfg" },
       {  0x0910004c, "nbi1.nbi_dma_csr.NbiDmaBpe3Cfg" },
       {  0x09100050, "nbi1.nbi_dma_csr.NbiDmaBpe4Cfg" },
       {  0x09100054, "nbi1.nbi_dma_csr.NbiDmaBpe5Cfg" },
       {  0x09100058, "nbi1.nbi_dma_csr.NbiDmaBpe6Cfg" },
       {  0x0910005c, "nbi1.nbi_dma_csr.NbiDmaBpe7Cfg" },
       {  0x09100060, "nbi1.nbi_dma_csr.NbiDmaBpe8Cfg" },
       {  0x09100064, "nbi1.nbi_dma_csr.NbiDmaBpe9Cfg" },
       {  0x09100068, "nbi1.nbi_dma_csr.NbiDmaBpe10Cfg" },
       {  0x0910006c, "nbi1.nbi_dma_csr.NbiDmaBpe11Cfg" },
       {  0x09100070, "nbi1.nbi_dma_csr.NbiDmaBpe12Cfg" },
       {  0x09100074, "nbi1.nbi_dma_csr.NbiDmaBpe13Cfg" },
       {  0x09100078, "nbi1.nbi_dma_csr.NbiDmaBpe14Cfg" },
       {  0x0910007c, "nbi1.nbi_dma_csr.NbiDmaBpe15Cfg" },
       {  0x09100080, "nbi1.nbi_dma_csr.NbiDmaBpe16Cfg" },
       {  0x09100084, "nbi1.nbi_dma_csr.NbiDmaBpe17Cfg" },
       {  0x09100088, "nbi1.nbi_dma_csr.NbiDmaBpe18Cfg" },
       {  0x0910008c, "nbi1.nbi_dma_csr.NbiDmaBpe19Cfg" },
       {  0x09100090, "nbi1.nbi_dma_csr.NbiDmaBpe20Cfg" },
       {  0x09100094, "nbi1.nbi_dma_csr.NbiDmaBpe21Cfg" },
       {  0x09100098, "nbi1.nbi_dma_csr.NbiDmaBpe22Cfg" },
       {  0x0910009c, "nbi1.nbi_dma_csr.NbiDmaBpe23Cfg" },
       {  0x091000a0, "nbi1.nbi_dma_csr.NbiDmaBpe24Cfg" },
       {  0x091000a4, "nbi1.nbi_dma_csr.NbiDmaBpe25Cfg" },
       {  0x091000a8, "nbi1.nbi_dma_csr.NbiDmaBpe26Cfg" },
       {  0x091000ac, "nbi1.nbi_dma_csr.NbiDmaBpe27Cfg" },
       {  0x091000b0, "nbi1.nbi_dma_csr.NbiDmaBpe28Cfg" },
       {  0x091000b4, "nbi1.nbi_dma_csr.NbiDmaBpe29Cfg" },
       {  0x091000b8, "nbi1.nbi_dma_csr.NbiDmaBpe30Cfg" },
       {  0x091000bc, "nbi1.nbi_dma_csr.NbiDmaBpe31Cfg" },
       {  0x091000c0, "nbi1.nbi_dma_csr.NbiDmaPktCntLo" },
       {  0x091000c4, "nbi1.nbi_dma_csr.NbiDmaPktCntHi" },
       {  0x091000c8, "nbi1.nbi_dma_csr.NbiDmaByteCntLo" },
       {  0x091000cc, "nbi1.nbi_dma_csr.NbiDmaByteCntHi" },
       {  0x091000d0, "nbi1.nbi_dma_csr.NbiDmaDropPktCntLo" },
       {  0x091000d4, "nbi1.nbi_dma_csr.NbiDmaDropPktCntHi" },
       {  0x091000d8, "nbi1.nbi_dma_csr.NbiDmaDropByteCntLo" },
       {  0x091000dc, "nbi1.nbi_dma_csr.NbiDmaDropByteCntHi" },
       {  0x091000e0, "nbi1.nbi_dma_csr.NbiDmaBuffAllocCreditLimit0" },
       {  0x091000e4, "nbi1.nbi_dma_csr.NbiDmaBuffAllocCreditLimit1" },
       {  0x091000e8, "nbi1.nbi_dma_csr.NbiDmaCppMstrCreditLimit" },
       {  0x091000ec, "nbi1.nbi_dma_csr.NbiDmaArbiterCreditLimit0" },
       {  0x091000f0, "nbi1.nbi_dma_csr.NbiDmaArbiterCreditLimit1" },
       {  0x091000f4, "nbi1.nbi_dma_csr.NbiDmaCtrlCreditLimit0" },
       {  0x091000f8, "nbi1.nbi_dma_csr.NbiDmaCtrlCreditLimit1" },
       {  0x091000fc, "nbi1.nbi_dma_csr.NbiDmaPushBusCreditLimit" },
       {  0x09100100, "nbi1.nbi_dma_csr.NbiDmaRdCtrlCreditLimit0" },
       {  0x09100104, "nbi1.nbi_dma_csr.NbiDmaRdCtrlCreditLimit1" },
       {  0x09100108, "nbi1.nbi_dma_csr.NbiDmaRdCtrlCreditLimit2" },
       {  0x0910010c, "nbi1.nbi_dma_csr.NbiDmaMcrArbiterCreditLimit" },
       {  0x09100110, "nbi1.credit_tracker_config.NbiDmaCreditThrottleCfg0" },
       {  0x09100114, "nbi1.credit_tracker_config.NbiDmaCreditThrottleCfg1" },
       {  0x09100118, "nbi1.credit_tracker_config.NbiDmaCreditThrottleCfg2" },
       {  0x0910011c, "nbi1.credit_tracker_config.NbiDmaCreditThrottleCfg3" },
       {  0x09100120, "nbi1.credit_tracker_config.NbiDmaCreditThrottleCfg4" },
       {  0x09100124, "nbi1.credit_tracker_config.NbiDmaCreditThrottleCfg5" },
       {  0x09100128, "nbi1.credit_tracker_config.NbiDmaCreditThrottleCfg6" },
       {  0x0910012c, "nbi1.credit_tracker_config.NbiDmaCreditThrottleCfg7" },
       {  0x09100130, "nbi1.nbi_dma_csr.NbiDmaAssertionsCfg" },
       {  0x09100134, "nbi1.perf_mux_config.NbiDmaPerfCtrl" },
       {  0x09140000, "nbi1.nbitm.TrafficManagerConfig" },
       {  0x09140004, "nbi1.nbitm.DropRate" },
       {  0x09140008, "nbi1.nbitm.BlqEvent" },
       {  0x0914000c, "nbi1.nbitm.SwCreditLimit0" },
       {  0x09140010, "nbi1.nbitm.SwCreditLimit1" },
       {  0x09140014, "nbi1.nbitm.SwCreditLimit2" },
       {  0x09140018, "nbi1.nbitm.SwCreditLimit3" },
       {  0x0914001c, "nbi1.nbitm.SwCreditLimit4" },
       {  0x09140020, "nbi1.nbitm.SwCreditLimit5" },
       {  0x09140024, "nbi1.nbitm.SwCreditLimit6" },
       {  0x09140028, "nbi1.nbitm.SwCreditLimit7" },
       {  0x0914002c, "nbi1.nbitm.SwCreditLimit8" },
       {  0x09140030, "nbi1.nbitm.SwCreditLimitBlq" },
       {  0x09140034, "nbi1.nbitm.SwCreditLimitMcrCmdCtrl" },
       {  0x09140038, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig0" },
       {  0x0914003c, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig1" },
       {  0x09140040, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig2" },
       {  0x09140044, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig3" },
       {  0x09140048, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig4" },
       {  0x0914004c, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig5" },
       {  0x09140050, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig6" },
       {  0x09140054, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig7" },
       {  0x09140058, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig8" },
       {  0x0914005c, "nbi1.nbitm.SwCreditLimit9" },
       {  0x09140060, "nbi1.nbitm.SwCreditLimit10" },
       {  0x09140064, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig9" },
       {  0x09140068, "nbi1.nbitm.NbitmAssertCfg0" },
       {  0x0914006c, "nbi1.perf_mux_config.nbitm_perf_ctrl0" },
       {  0x09140070, "nbi1.perf_mux_config.nbitm_perf_ctrl1" },
       {  0x09140074, "nbi1.nbitm.EgressRateLimit" },
       {  0x09140078, "nbi1.nbitm.EgressPullIdPortEnable" },
       {  0x0914007c, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig10" },
       {  0x09140080, "nbi1.credit_tracker_config.NbitmCreditThrottleConfig11" },
       {  0x09140084, "nbi1.nbitm.NbitmAssertCfg1" },
       {  0x09140100, "nbi1.nbitm.OutOfOrderCount0" },
       {  0x09140104, "nbi1.nbitm.OutOfOrderCount1" },
       {  0x09140108, "nbi1.nbitm.OutOfOrderCount2" },
       {  0x0914010c, "nbi1.nbitm.OutOfOrderCount3" },
       {  0x09140110, "nbi1.nbitm.OutOfOrderCount4" },
       {  0x09140114, "nbi1.nbitm.OutOfOrderCount5" },
       {  0x09140118, "nbi1.nbitm.OutOfOrderCount6" },
       {  0x0914011c, "nbi1.nbitm.OutOfOrderCount7" },
       {  0x09140120, "nbi1.nbitm.OutOfOrderCount8" },
       {  0x09140124, "nbi1.nbitm.OutOfOrderCount9" },
       {  0x09140128, "nbi1.nbitm.OutOfOrderCount10" },
       {  0x0914012c, "nbi1.nbitm.OutOfOrderCount11" },
       {  0x09140130, "nbi1.nbitm.OutOfOrderCount12" },
       {  0x09140134, "nbi1.nbitm.OutOfOrderCount13" },
       {  0x09140138, "nbi1.nbitm.OutOfOrderCount14" },
       {  0x0914013c, "nbi1.nbitm.OutOfOrderCount15" },
       {  0x09140140, "nbi1.nbitm.OutOfOrderCount16" },
       {  0x09140144, "nbi1.nbitm.OutOfOrderCount17" },
       {  0x09140148, "nbi1.nbitm.OutOfOrderCount18" },
       {  0x0914014c, "nbi1.nbitm.OutOfOrderCount19" },
       {  0x09140150, "nbi1.nbitm.OutOfOrderCount20" },
       {  0x09140154, "nbi1.nbitm.OutOfOrderCount21" },
       {  0x09140158, "nbi1.nbitm.OutOfOrderCount22" },
       {  0x0914015c, "nbi1.nbitm.OutOfOrderCount23" },
       {  0x09140160, "nbi1.nbitm.OutOfOrderCount24" },
       {  0x09140164, "nbi1.nbitm.OutOfOrderCount25" },
       {  0x09140168, "nbi1.nbitm.OutOfOrderCount26" },
       {  0x0914016c, "nbi1.nbitm.OutOfOrderCount27" },
       {  0x09140170, "nbi1.nbitm.OutOfOrderCount28" },
       {  0x09140174, "nbi1.nbitm.OutOfOrderCount29" },
       {  0x09140178, "nbi1.nbitm.OutOfOrderCount30" },
       {  0x0914017c, "nbi1.nbitm.OutOfOrderCount31" },
       {  0x09140200, "nbi1.nbitm.OutOfOrderCountClear0" },
       {  0x09140204, "nbi1.nbitm.OutOfOrderCountClear1" },
       {  0x09140208, "nbi1.nbitm.OutOfOrderCountClear2" },
       {  0x0914020c, "nbi1.nbitm.OutOfOrderCountClear3" },
       {  0x09140210, "nbi1.nbitm.OutOfOrderCountClear4" },
       {  0x09140214, "nbi1.nbitm.OutOfOrderCountClear5" },
       {  0x09140218, "nbi1.nbitm.OutOfOrderCountClear6" },
       {  0x0914021c, "nbi1.nbitm.OutOfOrderCountClear7" },
       {  0x09140220, "nbi1.nbitm.OutOfOrderCountClear8" },
       {  0x09140224, "nbi1.nbitm.OutOfOrderCountClear9" },
       {  0x09140228, "nbi1.nbitm.OutOfOrderCountClear10" },
       {  0x0914022c, "nbi1.nbitm.OutOfOrderCountClear11" },
       {  0x09140230, "nbi1.nbitm.OutOfOrderCountClear12" },
       {  0x09140234, "nbi1.nbitm.OutOfOrderCountClear13" },
       {  0x09140238, "nbi1.nbitm.OutOfOrderCountClear14" },
       {  0x0914023c, "nbi1.nbitm.OutOfOrderCountClear15" },
       {  0x09140240, "nbi1.nbitm.OutOfOrderCountClear16" },
       {  0x09140244, "nbi1.nbitm.OutOfOrderCountClear17" },
       {  0x09140248, "nbi1.nbitm.OutOfOrderCountClear18" },
       {  0x0914024c, "nbi1.nbitm.OutOfOrderCountClear19" },
       {  0x09140250, "nbi1.nbitm.OutOfOrderCountClear20" },
       {  0x09140254, "nbi1.nbitm.OutOfOrderCountClear21" },
       {  0x09140258, "nbi1.nbitm.OutOfOrderCountClear22" },
       {  0x0914025c, "nbi1.nbitm.OutOfOrderCountClear23" },
       {  0x09140260, "nbi1.nbitm.OutOfOrderCountClear24" },
       {  0x09140264, "nbi1.nbitm.OutOfOrderCountClear25" },
       {  0x09140268, "nbi1.nbitm.OutOfOrderCountClear26" },
       {  0x0914026c, "nbi1.nbitm.OutOfOrderCountClear27" },
       {  0x09140270, "nbi1.nbitm.OutOfOrderCountClear28" },
       {  0x09140274, "nbi1.nbitm.OutOfOrderCountClear29" },
       {  0x09140278, "nbi1.nbitm.OutOfOrderCountClear30" },
       {  0x0914027c, "nbi1.nbitm.OutOfOrderCountClear31" },
       {  0x09140300, "nbi1.nbitm.MiniPktCreditConfig" },
       {  0x09140304, "nbi1.nbitm.MiniPktFreePoolCredit0" },
       {  0x09140308, "nbi1.nbitm.MiniPktFreePoolCredit1" },
       {  0x09140400, "nbi1.nbitm.MiniPktChannelCredit0" },
       {  0x09140404, "nbi1.nbitm.MiniPktChannelCredit1" },
       {  0x09140408, "nbi1.nbitm.MiniPktChannelCredit2" },
       {  0x0914040c, "nbi1.nbitm.MiniPktChannelCredit3" },
       {  0x09140410, "nbi1.nbitm.MiniPktChannelCredit4" },
       {  0x09140414, "nbi1.nbitm.MiniPktChannelCredit5" },
       {  0x09140418, "nbi1.nbitm.MiniPktChannelCredit6" },
       {  0x0914041c, "nbi1.nbitm.MiniPktChannelCredit7" },
       {  0x09140420, "nbi1.nbitm.MiniPktChannelCredit8" },
       {  0x09140424, "nbi1.nbitm.MiniPktChannelCredit9" },
       {  0x09140428, "nbi1.nbitm.MiniPktChannelCredit10" },
       {  0x0914042c, "nbi1.nbitm.MiniPktChannelCredit11" },
       {  0x09140430, "nbi1.nbitm.MiniPktChannelCredit12" },
       {  0x09140434, "nbi1.nbitm.MiniPktChannelCredit13" },
       {  0x09140438, "nbi1.nbitm.MiniPktChannelCredit14" },
       {  0x0914043c, "nbi1.nbitm.MiniPktChannelCredit15" },
       {  0x09140440, "nbi1.nbitm.MiniPktChannelCredit16" },
       {  0x09140444, "nbi1.nbitm.MiniPktChannelCredit17" },
       {  0x09140448, "nbi1.nbitm.MiniPktChannelCredit18" },
       {  0x0914044c, "nbi1.nbitm.MiniPktChannelCredit19" },
       {  0x09140450, "nbi1.nbitm.MiniPktChannelCredit20" },
       {  0x09140454, "nbi1.nbitm.MiniPktChannelCredit21" },
       {  0x09140458, "nbi1.nbitm.MiniPktChannelCredit22" },
       {  0x0914045c, "nbi1.nbitm.MiniPktChannelCredit23" },
       {  0x09140460, "nbi1.nbitm.MiniPktChannelCredit24" },
       {  0x09140464, "nbi1.nbitm.MiniPktChannelCredit25" },
       {  0x09140468, "nbi1.nbitm.MiniPktChannelCredit26" },
       {  0x0914046c, "nbi1.nbitm.MiniPktChannelCredit27" },
       {  0x09140470, "nbi1.nbitm.MiniPktChannelCredit28" },
       {  0x09140474, "nbi1.nbitm.MiniPktChannelCredit29" },
       {  0x09140478, "nbi1.nbitm.MiniPktChannelCredit30" },
       {  0x0914047c, "nbi1.nbitm.MiniPktChannelCredit31" },
       {  0x09140480, "nbi1.nbitm.MiniPktChannelCredit32" },
       {  0x09140484, "nbi1.nbitm.MiniPktChannelCredit33" },
       {  0x09140488, "nbi1.nbitm.MiniPktChannelCredit34" },
       {  0x0914048c, "nbi1.nbitm.MiniPktChannelCredit35" },
       {  0x09140490, "nbi1.nbitm.MiniPktChannelCredit36" },
       {  0x09140494, "nbi1.nbitm.MiniPktChannelCredit37" },
       {  0x09140498, "nbi1.nbitm.MiniPktChannelCredit38" },
       {  0x0914049c, "nbi1.nbitm.MiniPktChannelCredit39" },
       {  0x091404a0, "nbi1.nbitm.MiniPktChannelCredit40" },
       {  0x091404a4, "nbi1.nbitm.MiniPktChannelCredit41" },
       {  0x091404a8, "nbi1.nbitm.MiniPktChannelCredit42" },
       {  0x091404ac, "nbi1.nbitm.MiniPktChannelCredit43" },
       {  0x091404b0, "nbi1.nbitm.MiniPktChannelCredit44" },
       {  0x091404b4, "nbi1.nbitm.MiniPktChannelCredit45" },
       {  0x091404b8, "nbi1.nbitm.MiniPktChannelCredit46" },
       {  0x091404bc, "nbi1.nbitm.MiniPktChannelCredit47" },
       {  0x091404c0, "nbi1.nbitm.MiniPktChannelCredit48" },
       {  0x091404c4, "nbi1.nbitm.MiniPktChannelCredit49" },
       {  0x091404c8, "nbi1.nbitm.MiniPktChannelCredit50" },
       {  0x091404cc, "nbi1.nbitm.MiniPktChannelCredit51" },
       {  0x091404d0, "nbi1.nbitm.MiniPktChannelCredit52" },
       {  0x091404d4, "nbi1.nbitm.MiniPktChannelCredit53" },
       {  0x091404d8, "nbi1.nbitm.MiniPktChannelCredit54" },
       {  0x091404dc, "nbi1.nbitm.MiniPktChannelCredit55" },
       {  0x091404e0, "nbi1.nbitm.MiniPktChannelCredit56" },
       {  0x091404e4, "nbi1.nbitm.MiniPktChannelCredit57" },
       {  0x091404e8, "nbi1.nbitm.MiniPktChannelCredit58" },
       {  0x091404ec, "nbi1.nbitm.MiniPktChannelCredit59" },
       {  0x091404f0, "nbi1.nbitm.MiniPktChannelCredit60" },
       {  0x091404f4, "nbi1.nbitm.MiniPktChannelCredit61" },
       {  0x091404f8, "nbi1.nbitm.MiniPktChannelCredit62" },
       {  0x091404fc, "nbi1.nbitm.MiniPktChannelCredit63" },
       {  0x09140500, "nbi1.nbitm.MiniPktChannelCredit64" },
       {  0x09140504, "nbi1.nbitm.MiniPktChannelCredit65" },
       {  0x09140508, "nbi1.nbitm.MiniPktChannelCredit66" },
       {  0x0914050c, "nbi1.nbitm.MiniPktChannelCredit67" },
       {  0x09140510, "nbi1.nbitm.MiniPktChannelCredit68" },
       {  0x09140514, "nbi1.nbitm.MiniPktChannelCredit69" },
       {  0x09140518, "nbi1.nbitm.MiniPktChannelCredit70" },
       {  0x0914051c, "nbi1.nbitm.MiniPktChannelCredit71" },
       {  0x09140520, "nbi1.nbitm.MiniPktChannelCredit72" },
       {  0x09140524, "nbi1.nbitm.MiniPktChannelCredit73" },
       {  0x09140528, "nbi1.nbitm.MiniPktChannelCredit74" },
       {  0x0914052c, "nbi1.nbitm.MiniPktChannelCredit75" },
       {  0x09140530, "nbi1.nbitm.MiniPktChannelCredit76" },
       {  0x09140534, "nbi1.nbitm.MiniPktChannelCredit77" },
       {  0x09140538, "nbi1.nbitm.MiniPktChannelCredit78" },
       {  0x0914053c, "nbi1.nbitm.MiniPktChannelCredit79" },
       {  0x09140540, "nbi1.nbitm.MiniPktChannelCredit80" },
       {  0x09140544, "nbi1.nbitm.MiniPktChannelCredit81" },
       {  0x09140548, "nbi1.nbitm.MiniPktChannelCredit82" },
       {  0x0914054c, "nbi1.nbitm.MiniPktChannelCredit83" },
       {  0x09140550, "nbi1.nbitm.MiniPktChannelCredit84" },
       {  0x09140554, "nbi1.nbitm.MiniPktChannelCredit85" },
       {  0x09140558, "nbi1.nbitm.MiniPktChannelCredit86" },
       {  0x0914055c, "nbi1.nbitm.MiniPktChannelCredit87" },
       {  0x09140560, "nbi1.nbitm.MiniPktChannelCredit88" },
       {  0x09140564, "nbi1.nbitm.MiniPktChannelCredit89" },
       {  0x09140568, "nbi1.nbitm.MiniPktChannelCredit90" },
       {  0x0914056c, "nbi1.nbitm.MiniPktChannelCredit91" },
       {  0x09140570, "nbi1.nbitm.MiniPktChannelCredit92" },
       {  0x09140574, "nbi1.nbitm.MiniPktChannelCredit93" },
       {  0x09140578, "nbi1.nbitm.MiniPktChannelCredit94" },
       {  0x0914057c, "nbi1.nbitm.MiniPktChannelCredit95" },
       {  0x09140580, "nbi1.nbitm.MiniPktChannelCredit96" },
       {  0x09140584, "nbi1.nbitm.MiniPktChannelCredit97" },
       {  0x09140588, "nbi1.nbitm.MiniPktChannelCredit98" },
       {  0x0914058c, "nbi1.nbitm.MiniPktChannelCredit99" },
       {  0x09140590, "nbi1.nbitm.MiniPktChannelCredit100" },
       {  0x09140594, "nbi1.nbitm.MiniPktChannelCredit101" },
       {  0x09140598, "nbi1.nbitm.MiniPktChannelCredit102" },
       {  0x0914059c, "nbi1.nbitm.MiniPktChannelCredit103" },
       {  0x091405a0, "nbi1.nbitm.MiniPktChannelCredit104" },
       {  0x091405a4, "nbi1.nbitm.MiniPktChannelCredit105" },
       {  0x091405a8, "nbi1.nbitm.MiniPktChannelCredit106" },
       {  0x091405ac, "nbi1.nbitm.MiniPktChannelCredit107" },
       {  0x091405b0, "nbi1.nbitm.MiniPktChannelCredit108" },
       {  0x091405b4, "nbi1.nbitm.MiniPktChannelCredit109" },
       {  0x091405b8, "nbi1.nbitm.MiniPktChannelCredit110" },
       {  0x091405bc, "nbi1.nbitm.MiniPktChannelCredit111" },
       {  0x091405c0, "nbi1.nbitm.MiniPktChannelCredit112" },
       {  0x091405c4, "nbi1.nbitm.MiniPktChannelCredit113" },
       {  0x091405c8, "nbi1.nbitm.MiniPktChannelCredit114" },
       {  0x091405cc, "nbi1.nbitm.MiniPktChannelCredit115" },
       {  0x091405d0, "nbi1.nbitm.MiniPktChannelCredit116" },
       {  0x091405d4, "nbi1.nbitm.MiniPktChannelCredit117" },
       {  0x091405d8, "nbi1.nbitm.MiniPktChannelCredit118" },
       {  0x091405dc, "nbi1.nbitm.MiniPktChannelCredit119" },
       {  0x091405e0, "nbi1.nbitm.MiniPktChannelCredit120" },
       {  0x091405e4, "nbi1.nbitm.MiniPktChannelCredit121" },
       {  0x091405e8, "nbi1.nbitm.MiniPktChannelCredit122" },
       {  0x091405ec, "nbi1.nbitm.MiniPktChannelCredit123" },
       {  0x091405f0, "nbi1.nbitm.MiniPktChannelCredit124" },
       {  0x091405f4, "nbi1.nbitm.MiniPktChannelCredit125" },
       {  0x091405f8, "nbi1.nbitm.MiniPktChannelCredit126" },
       {  0x091405fc, "nbi1.nbitm.MiniPktChannelCredit127" },
       {  0x09140600, "nbi1.nbitm.ReorderActivity" },
       {  0x09150000, "nbi1.nbitm.QueueStatus0" },
       {  0x09150004, "nbi1.nbitm.QueueStatus1" },
       {  0x09150008, "nbi1.nbitm.QueueStatus2" },
       {  0x0915000c, "nbi1.nbitm.QueueStatus3" },
       {  0x09150010, "nbi1.nbitm.QueueStatus4" },
       {  0x09150014, "nbi1.nbitm.QueueStatus5" },
       {  0x09150018, "nbi1.nbitm.QueueStatus6" },
       {  0x0915001c, "nbi1.nbitm.QueueStatus7" },
       {  0x09150020, "nbi1.nbitm.QueueStatus8" },
       {  0x09150024, "nbi1.nbitm.QueueStatus9" },
       {  0x09150028, "nbi1.nbitm.QueueStatus10" },
       {  0x0915002c, "nbi1.nbitm.QueueStatus11" },
       {  0x09150030, "nbi1.nbitm.QueueStatus12" },
       {  0x09150034, "nbi1.nbitm.QueueStatus13" },
       {  0x09150038, "nbi1.nbitm.QueueStatus14" },
       {  0x0915003c, "nbi1.nbitm.QueueStatus15" },
       {  0x09150040, "nbi1.nbitm.QueueStatus16" },
       {  0x09150044, "nbi1.nbitm.QueueStatus17" },
       {  0x09150048, "nbi1.nbitm.QueueStatus18" },
       {  0x0915004c, "nbi1.nbitm.QueueStatus19" },
       {  0x09150050, "nbi1.nbitm.QueueStatus20" },
       {  0x09150054, "nbi1.nbitm.QueueStatus21" },
       {  0x09150058, "nbi1.nbitm.QueueStatus22" },
       {  0x0915005c, "nbi1.nbitm.QueueStatus23" },
       {  0x09150060, "nbi1.nbitm.QueueStatus24" },
       {  0x09150064, "nbi1.nbitm.QueueStatus25" },
       {  0x09150068, "nbi1.nbitm.QueueStatus26" },
       {  0x0915006c, "nbi1.nbitm.QueueStatus27" },
       {  0x09150070, "nbi1.nbitm.QueueStatus28" },
       {  0x09150074, "nbi1.nbitm.QueueStatus29" },
       {  0x09150078, "nbi1.nbitm.QueueStatus30" },
       {  0x0915007c, "nbi1.nbitm.QueueStatus31" },
       {  0x09150080, "nbi1.nbitm.QueueStatus32" },
       {  0x09150084, "nbi1.nbitm.QueueStatus33" },
       {  0x09150088, "nbi1.nbitm.QueueStatus34" },
       {  0x0915008c, "nbi1.nbitm.QueueStatus35" },
       {  0x09150090, "nbi1.nbitm.QueueStatus36" },
       {  0x09150094, "nbi1.nbitm.QueueStatus37" },
       {  0x09150098, "nbi1.nbitm.QueueStatus38" },
       {  0x0915009c, "nbi1.nbitm.QueueStatus39" },
       {  0x091500a0, "nbi1.nbitm.QueueStatus40" },
       {  0x091500a4, "nbi1.nbitm.QueueStatus41" },
       {  0x091500a8, "nbi1.nbitm.QueueStatus42" },
       {  0x091500ac, "nbi1.nbitm.QueueStatus43" },
       {  0x091500b0, "nbi1.nbitm.QueueStatus44" },
       {  0x091500b4, "nbi1.nbitm.QueueStatus45" },
       {  0x091500b8, "nbi1.nbitm.QueueStatus46" },
       {  0x091500bc, "nbi1.nbitm.QueueStatus47" },
       {  0x091500c0, "nbi1.nbitm.QueueStatus48" },
       {  0x091500c4, "nbi1.nbitm.QueueStatus49" },
       {  0x091500c8, "nbi1.nbitm.QueueStatus50" },
       {  0x091500cc, "nbi1.nbitm.QueueStatus51" },
       {  0x091500d0, "nbi1.nbitm.QueueStatus52" },
       {  0x091500d4, "nbi1.nbitm.QueueStatus53" },
       {  0x091500d8, "nbi1.nbitm.QueueStatus54" },
       {  0x091500dc, "nbi1.nbitm.QueueStatus55" },
       {  0x091500e0, "nbi1.nbitm.QueueStatus56" },
       {  0x091500e4, "nbi1.nbitm.QueueStatus57" },
       {  0x091500e8, "nbi1.nbitm.QueueStatus58" },
       {  0x091500ec, "nbi1.nbitm.QueueStatus59" },
       {  0x091500f0, "nbi1.nbitm.QueueStatus60" },
       {  0x091500f4, "nbi1.nbitm.QueueStatus61" },
       {  0x091500f8, "nbi1.nbitm.QueueStatus62" },
       {  0x091500fc, "nbi1.nbitm.QueueStatus63" },
       {  0x09150100, "nbi1.nbitm.QueueStatus64" },
       {  0x09150104, "nbi1.nbitm.QueueStatus65" },
       {  0x09150108, "nbi1.nbitm.QueueStatus66" },
       {  0x0915010c, "nbi1.nbitm.QueueStatus67" },
       {  0x09150110, "nbi1.nbitm.QueueStatus68" },
       {  0x09150114, "nbi1.nbitm.QueueStatus69" },
       {  0x09150118, "nbi1.nbitm.QueueStatus70" },
       {  0x0915011c, "nbi1.nbitm.QueueStatus71" },
       {  0x09150120, "nbi1.nbitm.QueueStatus72" },
       {  0x09150124, "nbi1.nbitm.QueueStatus73" },
       {  0x09150128, "nbi1.nbitm.QueueStatus74" },
       {  0x0915012c, "nbi1.nbitm.QueueStatus75" },
       {  0x09150130, "nbi1.nbitm.QueueStatus76" },
       {  0x09150134, "nbi1.nbitm.QueueStatus77" },
       {  0x09150138, "nbi1.nbitm.QueueStatus78" },
       {  0x0915013c, "nbi1.nbitm.QueueStatus79" },
       {  0x09150140, "nbi1.nbitm.QueueStatus80" },
       {  0x09150144, "nbi1.nbitm.QueueStatus81" },
       {  0x09150148, "nbi1.nbitm.QueueStatus82" },
       {  0x0915014c, "nbi1.nbitm.QueueStatus83" },
       {  0x09150150, "nbi1.nbitm.QueueStatus84" },
       {  0x09150154, "nbi1.nbitm.QueueStatus85" },
       {  0x09150158, "nbi1.nbitm.QueueStatus86" },
       {  0x0915015c, "nbi1.nbitm.QueueStatus87" },
       {  0x09150160, "nbi1.nbitm.QueueStatus88" },
       {  0x09150164, "nbi1.nbitm.QueueStatus89" },
       {  0x09150168, "nbi1.nbitm.QueueStatus90" },
       {  0x0915016c, "nbi1.nbitm.QueueStatus91" },
       {  0x09150170, "nbi1.nbitm.QueueStatus92" },
       {  0x09150174, "nbi1.nbitm.QueueStatus93" },
       {  0x09150178, "nbi1.nbitm.QueueStatus94" },
       {  0x0915017c, "nbi1.nbitm.QueueStatus95" },
       {  0x09150180, "nbi1.nbitm.QueueStatus96" },
       {  0x09150184, "nbi1.nbitm.QueueStatus97" },
       {  0x09150188, "nbi1.nbitm.QueueStatus98" },
       {  0x0915018c, "nbi1.nbitm.QueueStatus99" },
       {  0x09150190, "nbi1.nbitm.QueueStatus100" },
       {  0x09150194, "nbi1.nbitm.QueueStatus101" },
       {  0x09150198, "nbi1.nbitm.QueueStatus102" },
       {  0x0915019c, "nbi1.nbitm.QueueStatus103" },
       {  0x091501a0, "nbi1.nbitm.QueueStatus104" },
       {  0x091501a4, "nbi1.nbitm.QueueStatus105" },
       {  0x091501a8, "nbi1.nbitm.QueueStatus106" },
       {  0x091501ac, "nbi1.nbitm.QueueStatus107" },
       {  0x091501b0, "nbi1.nbitm.QueueStatus108" },
       {  0x091501b4, "nbi1.nbitm.QueueStatus109" },
       {  0x091501b8, "nbi1.nbitm.QueueStatus110" },
       {  0x091501bc, "nbi1.nbitm.QueueStatus111" },
       {  0x091501c0, "nbi1.nbitm.QueueStatus112" },
       {  0x091501c4, "nbi1.nbitm.QueueStatus113" },
       {  0x091501c8, "nbi1.nbitm.QueueStatus114" },
       {  0x091501cc, "nbi1.nbitm.QueueStatus115" },
       {  0x091501d0, "nbi1.nbitm.QueueStatus116" },
       {  0x091501d4, "nbi1.nbitm.QueueStatus117" },
       {  0x091501d8, "nbi1.nbitm.QueueStatus118" },
       {  0x091501dc, "nbi1.nbitm.QueueStatus119" },
       {  0x091501e0, "nbi1.nbitm.QueueStatus120" },
       {  0x091501e4, "nbi1.nbitm.QueueStatus121" },
       {  0x091501e8, "nbi1.nbitm.QueueStatus122" },
       {  0x091501ec, "nbi1.nbitm.QueueStatus123" },
       {  0x091501f0, "nbi1.nbitm.QueueStatus124" },
       {  0x091501f4, "nbi1.nbitm.QueueStatus125" },
       {  0x091501f8, "nbi1.nbitm.QueueStatus126" },
       {  0x091501fc, "nbi1.nbitm.QueueStatus127" },
       {  0x09150200, "nbi1.nbitm.QueueStatus128" },
       {  0x09150204, "nbi1.nbitm.QueueStatus129" },
       {  0x09150208, "nbi1.nbitm.QueueStatus130" },
       {  0x0915020c, "nbi1.nbitm.QueueStatus131" },
       {  0x09150210, "nbi1.nbitm.QueueStatus132" },
       {  0x09150214, "nbi1.nbitm.QueueStatus133" },
       {  0x09150218, "nbi1.nbitm.QueueStatus134" },
       {  0x0915021c, "nbi1.nbitm.QueueStatus135" },
       {  0x09150220, "nbi1.nbitm.QueueStatus136" },
       {  0x09150224, "nbi1.nbitm.QueueStatus137" },
       {  0x09150228, "nbi1.nbitm.QueueStatus138" },
       {  0x0915022c, "nbi1.nbitm.QueueStatus139" },
       {  0x09150230, "nbi1.nbitm.QueueStatus140" },
       {  0x09150234, "nbi1.nbitm.QueueStatus141" },
       {  0x09150238, "nbi1.nbitm.QueueStatus142" },
       {  0x0915023c, "nbi1.nbitm.QueueStatus143" },
       {  0x09150240, "nbi1.nbitm.QueueStatus144" },
       {  0x09150244, "nbi1.nbitm.QueueStatus145" },
       {  0x09150248, "nbi1.nbitm.QueueStatus146" },
       {  0x0915024c, "nbi1.nbitm.QueueStatus147" },
       {  0x09150250, "nbi1.nbitm.QueueStatus148" },
       {  0x09150254, "nbi1.nbitm.QueueStatus149" },
       {  0x09150258, "nbi1.nbitm.QueueStatus150" },
       {  0x0915025c, "nbi1.nbitm.QueueStatus151" },
       {  0x09150260, "nbi1.nbitm.QueueStatus152" },
       {  0x09150264, "nbi1.nbitm.QueueStatus153" },
       {  0x09150268, "nbi1.nbitm.QueueStatus154" },
       {  0x0915026c, "nbi1.nbitm.QueueStatus155" },
       {  0x09150270, "nbi1.nbitm.QueueStatus156" },
       {  0x09150274, "nbi1.nbitm.QueueStatus157" },
       {  0x09150278, "nbi1.nbitm.QueueStatus158" },
       {  0x0915027c, "nbi1.nbitm.QueueStatus159" },
       {  0x09150280, "nbi1.nbitm.QueueStatus160" },
       {  0x09150284, "nbi1.nbitm.QueueStatus161" },
       {  0x09150288, "nbi1.nbitm.QueueStatus162" },
       {  0x0915028c, "nbi1.nbitm.QueueStatus163" },
       {  0x09150290, "nbi1.nbitm.QueueStatus164" },
       {  0x09150294, "nbi1.nbitm.QueueStatus165" },
       {  0x09150298, "nbi1.nbitm.QueueStatus166" },
       {  0x0915029c, "nbi1.nbitm.QueueStatus167" },
       {  0x091502a0, "nbi1.nbitm.QueueStatus168" },
       {  0x091502a4, "nbi1.nbitm.QueueStatus169" },
       {  0x091502a8, "nbi1.nbitm.QueueStatus170" },
       {  0x091502ac, "nbi1.nbitm.QueueStatus171" },
       {  0x091502b0, "nbi1.nbitm.QueueStatus172" },
       {  0x091502b4, "nbi1.nbitm.QueueStatus173" },
       {  0x091502b8, "nbi1.nbitm.QueueStatus174" },
       {  0x091502bc, "nbi1.nbitm.QueueStatus175" },
       {  0x091502c0, "nbi1.nbitm.QueueStatus176" },
       {  0x091502c4, "nbi1.nbitm.QueueStatus177" },
       {  0x091502c8, "nbi1.nbitm.QueueStatus178" },
       {  0x091502cc, "nbi1.nbitm.QueueStatus179" },
       {  0x091502d0, "nbi1.nbitm.QueueStatus180" },
       {  0x091502d4, "nbi1.nbitm.QueueStatus181" },
       {  0x091502d8, "nbi1.nbitm.QueueStatus182" },
       {  0x091502dc, "nbi1.nbitm.QueueStatus183" },
       {  0x091502e0, "nbi1.nbitm.QueueStatus184" },
       {  0x091502e4, "nbi1.nbitm.QueueStatus185" },
       {  0x091502e8, "nbi1.nbitm.QueueStatus186" },
       {  0x091502ec, "nbi1.nbitm.QueueStatus187" },
       {  0x091502f0, "nbi1.nbitm.QueueStatus188" },
       {  0x091502f4, "nbi1.nbitm.QueueStatus189" },
       {  0x091502f8, "nbi1.nbitm.QueueStatus190" },
       {  0x091502fc, "nbi1.nbitm.QueueStatus191" },
       {  0x09150300, "nbi1.nbitm.QueueStatus192" },
       {  0x09150304, "nbi1.nbitm.QueueStatus193" },
       {  0x09150308, "nbi1.nbitm.QueueStatus194" },
       {  0x0915030c, "nbi1.nbitm.QueueStatus195" },
       {  0x09150310, "nbi1.nbitm.QueueStatus196" },
       {  0x09150314, "nbi1.nbitm.QueueStatus197" },
       {  0x09150318, "nbi1.nbitm.QueueStatus198" },
       {  0x0915031c, "nbi1.nbitm.QueueStatus199" },
       {  0x09150320, "nbi1.nbitm.QueueStatus200" },
       {  0x09150324, "nbi1.nbitm.QueueStatus201" },
       {  0x09150328, "nbi1.nbitm.QueueStatus202" },
       {  0x0915032c, "nbi1.nbitm.QueueStatus203" },
       {  0x09150330, "nbi1.nbitm.QueueStatus204" },
       {  0x09150334, "nbi1.nbitm.QueueStatus205" },
       {  0x09150338, "nbi1.nbitm.QueueStatus206" },
       {  0x0915033c, "nbi1.nbitm.QueueStatus207" },
       {  0x09150340, "nbi1.nbitm.QueueStatus208" },
       {  0x09150344, "nbi1.nbitm.QueueStatus209" },
       {  0x09150348, "nbi1.nbitm.QueueStatus210" },
       {  0x0915034c, "nbi1.nbitm.QueueStatus211" },
       {  0x09150350, "nbi1.nbitm.QueueStatus212" },
       {  0x09150354, "nbi1.nbitm.QueueStatus213" },
       {  0x09150358, "nbi1.nbitm.QueueStatus214" },
       {  0x0915035c, "nbi1.nbitm.QueueStatus215" },
       {  0x09150360, "nbi1.nbitm.QueueStatus216" },
       {  0x09150364, "nbi1.nbitm.QueueStatus217" },
       {  0x09150368, "nbi1.nbitm.QueueStatus218" },
       {  0x0915036c, "nbi1.nbitm.QueueStatus219" },
       {  0x09150370, "nbi1.nbitm.QueueStatus220" },
       {  0x09150374, "nbi1.nbitm.QueueStatus221" },
       {  0x09150378, "nbi1.nbitm.QueueStatus222" },
       {  0x0915037c, "nbi1.nbitm.QueueStatus223" },
       {  0x09150380, "nbi1.nbitm.QueueStatus224" },
       {  0x09150384, "nbi1.nbitm.QueueStatus225" },
       {  0x09150388, "nbi1.nbitm.QueueStatus226" },
       {  0x0915038c, "nbi1.nbitm.QueueStatus227" },
       {  0x09150390, "nbi1.nbitm.QueueStatus228" },
       {  0x09150394, "nbi1.nbitm.QueueStatus229" },
       {  0x09150398, "nbi1.nbitm.QueueStatus230" },
       {  0x0915039c, "nbi1.nbitm.QueueStatus231" },
       {  0x091503a0, "nbi1.nbitm.QueueStatus232" },
       {  0x091503a4, "nbi1.nbitm.QueueStatus233" },
       {  0x091503a8, "nbi1.nbitm.QueueStatus234" },
       {  0x091503ac, "nbi1.nbitm.QueueStatus235" },
       {  0x091503b0, "nbi1.nbitm.QueueStatus236" },
       {  0x091503b4, "nbi1.nbitm.QueueStatus237" },
       {  0x091503b8, "nbi1.nbitm.QueueStatus238" },
       {  0x091503bc, "nbi1.nbitm.QueueStatus239" },
       {  0x091503c0, "nbi1.nbitm.QueueStatus240" },
       {  0x091503c4, "nbi1.nbitm.QueueStatus241" },
       {  0x091503c8, "nbi1.nbitm.QueueStatus242" },
       {  0x091503cc, "nbi1.nbitm.QueueStatus243" },
       {  0x091503d0, "nbi1.nbitm.QueueStatus244" },
       {  0x091503d4, "nbi1.nbitm.QueueStatus245" },
       {  0x091503d8, "nbi1.nbitm.QueueStatus246" },
       {  0x091503dc, "nbi1.nbitm.QueueStatus247" },
       {  0x091503e0, "nbi1.nbitm.QueueStatus248" },
       {  0x091503e4, "nbi1.nbitm.QueueStatus249" },
       {  0x091503e8, "nbi1.nbitm.QueueStatus250" },
       {  0x091503ec, "nbi1.nbitm.QueueStatus251" },
       {  0x091503f0, "nbi1.nbitm.QueueStatus252" },
       {  0x091503f4, "nbi1.nbitm.QueueStatus253" },
       {  0x091503f8, "nbi1.nbitm.QueueStatus254" },
       {  0x091503fc, "nbi1.nbitm.QueueStatus255" },
       {  0x09150400, "nbi1.nbitm.QueueStatus256" },
       {  0x09150404, "nbi1.nbitm.QueueStatus257" },
       {  0x09150408, "nbi1.nbitm.QueueStatus258" },
       {  0x0915040c, "nbi1.nbitm.QueueStatus259" },
       {  0x09150410, "nbi1.nbitm.QueueStatus260" },
       {  0x09150414, "nbi1.nbitm.QueueStatus261" },
       {  0x09150418, "nbi1.nbitm.QueueStatus262" },
       {  0x0915041c, "nbi1.nbitm.QueueStatus263" },
       {  0x09150420, "nbi1.nbitm.QueueStatus264" },
       {  0x09150424, "nbi1.nbitm.QueueStatus265" },
       {  0x09150428, "nbi1.nbitm.QueueStatus266" },
       {  0x0915042c, "nbi1.nbitm.QueueStatus267" },
       {  0x09150430, "nbi1.nbitm.QueueStatus268" },
       {  0x09150434, "nbi1.nbitm.QueueStatus269" },
       {  0x09150438, "nbi1.nbitm.QueueStatus270" },
       {  0x0915043c, "nbi1.nbitm.QueueStatus271" },
       {  0x09150440, "nbi1.nbitm.QueueStatus272" },
       {  0x09150444, "nbi1.nbitm.QueueStatus273" },
       {  0x09150448, "nbi1.nbitm.QueueStatus274" },
       {  0x0915044c, "nbi1.nbitm.QueueStatus275" },
       {  0x09150450, "nbi1.nbitm.QueueStatus276" },
       {  0x09150454, "nbi1.nbitm.QueueStatus277" },
       {  0x09150458, "nbi1.nbitm.QueueStatus278" },
       {  0x0915045c, "nbi1.nbitm.QueueStatus279" },
       {  0x09150460, "nbi1.nbitm.QueueStatus280" },
       {  0x09150464, "nbi1.nbitm.QueueStatus281" },
       {  0x09150468, "nbi1.nbitm.QueueStatus282" },
       {  0x0915046c, "nbi1.nbitm.QueueStatus283" },
       {  0x09150470, "nbi1.nbitm.QueueStatus284" },
       {  0x09150474, "nbi1.nbitm.QueueStatus285" },
       {  0x09150478, "nbi1.nbitm.QueueStatus286" },
       {  0x0915047c, "nbi1.nbitm.QueueStatus287" },
       {  0x09150480, "nbi1.nbitm.QueueStatus288" },
       {  0x09150484, "nbi1.nbitm.QueueStatus289" },
       {  0x09150488, "nbi1.nbitm.QueueStatus290" },
       {  0x0915048c, "nbi1.nbitm.QueueStatus291" },
       {  0x09150490, "nbi1.nbitm.QueueStatus292" },
       {  0x09150494, "nbi1.nbitm.QueueStatus293" },
       {  0x09150498, "nbi1.nbitm.QueueStatus294" },
       {  0x0915049c, "nbi1.nbitm.QueueStatus295" },
       {  0x091504a0, "nbi1.nbitm.QueueStatus296" },
       {  0x091504a4, "nbi1.nbitm.QueueStatus297" },
       {  0x091504a8, "nbi1.nbitm.QueueStatus298" },
       {  0x091504ac, "nbi1.nbitm.QueueStatus299" },
       {  0x091504b0, "nbi1.nbitm.QueueStatus300" },
       {  0x091504b4, "nbi1.nbitm.QueueStatus301" },
       {  0x091504b8, "nbi1.nbitm.QueueStatus302" },
       {  0x091504bc, "nbi1.nbitm.QueueStatus303" },
       {  0x091504c0, "nbi1.nbitm.QueueStatus304" },
       {  0x091504c4, "nbi1.nbitm.QueueStatus305" },
       {  0x091504c8, "nbi1.nbitm.QueueStatus306" },
       {  0x091504cc, "nbi1.nbitm.QueueStatus307" },
       {  0x091504d0, "nbi1.nbitm.QueueStatus308" },
       {  0x091504d4, "nbi1.nbitm.QueueStatus309" },
       {  0x091504d8, "nbi1.nbitm.QueueStatus310" },
       {  0x091504dc, "nbi1.nbitm.QueueStatus311" },
       {  0x091504e0, "nbi1.nbitm.QueueStatus312" },
       {  0x091504e4, "nbi1.nbitm.QueueStatus313" },
       {  0x091504e8, "nbi1.nbitm.QueueStatus314" },
       {  0x091504ec, "nbi1.nbitm.QueueStatus315" },
       {  0x091504f0, "nbi1.nbitm.QueueStatus316" },
       {  0x091504f4, "nbi1.nbitm.QueueStatus317" },
       {  0x091504f8, "nbi1.nbitm.QueueStatus318" },
       {  0x091504fc, "nbi1.nbitm.QueueStatus319" },
       {  0x09150500, "nbi1.nbitm.QueueStatus320" },
       {  0x09150504, "nbi1.nbitm.QueueStatus321" },
       {  0x09150508, "nbi1.nbitm.QueueStatus322" },
       {  0x0915050c, "nbi1.nbitm.QueueStatus323" },
       {  0x09150510, "nbi1.nbitm.QueueStatus324" },
       {  0x09150514, "nbi1.nbitm.QueueStatus325" },
       {  0x09150518, "nbi1.nbitm.QueueStatus326" },
       {  0x0915051c, "nbi1.nbitm.QueueStatus327" },
       {  0x09150520, "nbi1.nbitm.QueueStatus328" },
       {  0x09150524, "nbi1.nbitm.QueueStatus329" },
       {  0x09150528, "nbi1.nbitm.QueueStatus330" },
       {  0x0915052c, "nbi1.nbitm.QueueStatus331" },
       {  0x09150530, "nbi1.nbitm.QueueStatus332" },
       {  0x09150534, "nbi1.nbitm.QueueStatus333" },
       {  0x09150538, "nbi1.nbitm.QueueStatus334" },
       {  0x0915053c, "nbi1.nbitm.QueueStatus335" },
       {  0x09150540, "nbi1.nbitm.QueueStatus336" },
       {  0x09150544, "nbi1.nbitm.QueueStatus337" },
       {  0x09150548, "nbi1.nbitm.QueueStatus338" },
       {  0x0915054c, "nbi1.nbitm.QueueStatus339" },
       {  0x09150550, "nbi1.nbitm.QueueStatus340" },
       {  0x09150554, "nbi1.nbitm.QueueStatus341" },
       {  0x09150558, "nbi1.nbitm.QueueStatus342" },
       {  0x0915055c, "nbi1.nbitm.QueueStatus343" },
       {  0x09150560, "nbi1.nbitm.QueueStatus344" },
       {  0x09150564, "nbi1.nbitm.QueueStatus345" },
       {  0x09150568, "nbi1.nbitm.QueueStatus346" },
       {  0x0915056c, "nbi1.nbitm.QueueStatus347" },
       {  0x09150570, "nbi1.nbitm.QueueStatus348" },
       {  0x09150574, "nbi1.nbitm.QueueStatus349" },
       {  0x09150578, "nbi1.nbitm.QueueStatus350" },
       {  0x0915057c, "nbi1.nbitm.QueueStatus351" },
       {  0x09150580, "nbi1.nbitm.QueueStatus352" },
       {  0x09150584, "nbi1.nbitm.QueueStatus353" },
       {  0x09150588, "nbi1.nbitm.QueueStatus354" },
       {  0x0915058c, "nbi1.nbitm.QueueStatus355" },
       {  0x09150590, "nbi1.nbitm.QueueStatus356" },
       {  0x09150594, "nbi1.nbitm.QueueStatus357" },
       {  0x09150598, "nbi1.nbitm.QueueStatus358" },
       {  0x0915059c, "nbi1.nbitm.QueueStatus359" },
       {  0x091505a0, "nbi1.nbitm.QueueStatus360" },
       {  0x091505a4, "nbi1.nbitm.QueueStatus361" },
       {  0x091505a8, "nbi1.nbitm.QueueStatus362" },
       {  0x091505ac, "nbi1.nbitm.QueueStatus363" },
       {  0x091505b0, "nbi1.nbitm.QueueStatus364" },
       {  0x091505b4, "nbi1.nbitm.QueueStatus365" },
       {  0x091505b8, "nbi1.nbitm.QueueStatus366" },
       {  0x091505bc, "nbi1.nbitm.QueueStatus367" },
       {  0x091505c0, "nbi1.nbitm.QueueStatus368" },
       {  0x091505c4, "nbi1.nbitm.QueueStatus369" },
       {  0x091505c8, "nbi1.nbitm.QueueStatus370" },
       {  0x091505cc, "nbi1.nbitm.QueueStatus371" },
       {  0x091505d0, "nbi1.nbitm.QueueStatus372" },
       {  0x091505d4, "nbi1.nbitm.QueueStatus373" },
       {  0x091505d8, "nbi1.nbitm.QueueStatus374" },
       {  0x091505dc, "nbi1.nbitm.QueueStatus375" },
       {  0x091505e0, "nbi1.nbitm.QueueStatus376" },
       {  0x091505e4, "nbi1.nbitm.QueueStatus377" },
       {  0x091505e8, "nbi1.nbitm.QueueStatus378" },
       {  0x091505ec, "nbi1.nbitm.QueueStatus379" },
       {  0x091505f0, "nbi1.nbitm.QueueStatus380" },
       {  0x091505f4, "nbi1.nbitm.QueueStatus381" },
       {  0x091505f8, "nbi1.nbitm.QueueStatus382" },
       {  0x091505fc, "nbi1.nbitm.QueueStatus383" },
       {  0x09150600, "nbi1.nbitm.QueueStatus384" },
       {  0x09150604, "nbi1.nbitm.QueueStatus385" },
       {  0x09150608, "nbi1.nbitm.QueueStatus386" },
       {  0x0915060c, "nbi1.nbitm.QueueStatus387" },
       {  0x09150610, "nbi1.nbitm.QueueStatus388" },
       {  0x09150614, "nbi1.nbitm.QueueStatus389" },
       {  0x09150618, "nbi1.nbitm.QueueStatus390" },
       {  0x0915061c, "nbi1.nbitm.QueueStatus391" },
       {  0x09150620, "nbi1.nbitm.QueueStatus392" },
       {  0x09150624, "nbi1.nbitm.QueueStatus393" },
       {  0x09150628, "nbi1.nbitm.QueueStatus394" },
       {  0x0915062c, "nbi1.nbitm.QueueStatus395" },
       {  0x09150630, "nbi1.nbitm.QueueStatus396" },
       {  0x09150634, "nbi1.nbitm.QueueStatus397" },
       {  0x09150638, "nbi1.nbitm.QueueStatus398" },
       {  0x0915063c, "nbi1.nbitm.QueueStatus399" },
       {  0x09150640, "nbi1.nbitm.QueueStatus400" },
       {  0x09150644, "nbi1.nbitm.QueueStatus401" },
       {  0x09150648, "nbi1.nbitm.QueueStatus402" },
       {  0x0915064c, "nbi1.nbitm.QueueStatus403" },
       {  0x09150650, "nbi1.nbitm.QueueStatus404" },
       {  0x09150654, "nbi1.nbitm.QueueStatus405" },
       {  0x09150658, "nbi1.nbitm.QueueStatus406" },
       {  0x0915065c, "nbi1.nbitm.QueueStatus407" },
       {  0x09150660, "nbi1.nbitm.QueueStatus408" },
       {  0x09150664, "nbi1.nbitm.QueueStatus409" },
       {  0x09150668, "nbi1.nbitm.QueueStatus410" },
       {  0x0915066c, "nbi1.nbitm.QueueStatus411" },
       {  0x09150670, "nbi1.nbitm.QueueStatus412" },
       {  0x09150674, "nbi1.nbitm.QueueStatus413" },
       {  0x09150678, "nbi1.nbitm.QueueStatus414" },
       {  0x0915067c, "nbi1.nbitm.QueueStatus415" },
       {  0x09150680, "nbi1.nbitm.QueueStatus416" },
       {  0x09150684, "nbi1.nbitm.QueueStatus417" },
       {  0x09150688, "nbi1.nbitm.QueueStatus418" },
       {  0x0915068c, "nbi1.nbitm.QueueStatus419" },
       {  0x09150690, "nbi1.nbitm.QueueStatus420" },
       {  0x09150694, "nbi1.nbitm.QueueStatus421" },
       {  0x09150698, "nbi1.nbitm.QueueStatus422" },
       {  0x0915069c, "nbi1.nbitm.QueueStatus423" },
       {  0x091506a0, "nbi1.nbitm.QueueStatus424" },
       {  0x091506a4, "nbi1.nbitm.QueueStatus425" },
       {  0x091506a8, "nbi1.nbitm.QueueStatus426" },
       {  0x091506ac, "nbi1.nbitm.QueueStatus427" },
       {  0x091506b0, "nbi1.nbitm.QueueStatus428" },
       {  0x091506b4, "nbi1.nbitm.QueueStatus429" },
       {  0x091506b8, "nbi1.nbitm.QueueStatus430" },
       {  0x091506bc, "nbi1.nbitm.QueueStatus431" },
       {  0x091506c0, "nbi1.nbitm.QueueStatus432" },
       {  0x091506c4, "nbi1.nbitm.QueueStatus433" },
       {  0x091506c8, "nbi1.nbitm.QueueStatus434" },
       {  0x091506cc, "nbi1.nbitm.QueueStatus435" },
       {  0x091506d0, "nbi1.nbitm.QueueStatus436" },
       {  0x091506d4, "nbi1.nbitm.QueueStatus437" },
       {  0x091506d8, "nbi1.nbitm.QueueStatus438" },
       {  0x091506dc, "nbi1.nbitm.QueueStatus439" },
       {  0x091506e0, "nbi1.nbitm.QueueStatus440" },
       {  0x091506e4, "nbi1.nbitm.QueueStatus441" },
       {  0x091506e8, "nbi1.nbitm.QueueStatus442" },
       {  0x091506ec, "nbi1.nbitm.QueueStatus443" },
       {  0x091506f0, "nbi1.nbitm.QueueStatus444" },
       {  0x091506f4, "nbi1.nbitm.QueueStatus445" },
       {  0x091506f8, "nbi1.nbitm.QueueStatus446" },
       {  0x091506fc, "nbi1.nbitm.QueueStatus447" },
       {  0x09150700, "nbi1.nbitm.QueueStatus448" },
       {  0x09150704, "nbi1.nbitm.QueueStatus449" },
       {  0x09150708, "nbi1.nbitm.QueueStatus450" },
       {  0x0915070c, "nbi1.nbitm.QueueStatus451" },
       {  0x09150710, "nbi1.nbitm.QueueStatus452" },
       {  0x09150714, "nbi1.nbitm.QueueStatus453" },
       {  0x09150718, "nbi1.nbitm.QueueStatus454" },
       {  0x0915071c, "nbi1.nbitm.QueueStatus455" },
       {  0x09150720, "nbi1.nbitm.QueueStatus456" },
       {  0x09150724, "nbi1.nbitm.QueueStatus457" },
       {  0x09150728, "nbi1.nbitm.QueueStatus458" },
       {  0x0915072c, "nbi1.nbitm.QueueStatus459" },
       {  0x09150730, "nbi1.nbitm.QueueStatus460" },
       {  0x09150734, "nbi1.nbitm.QueueStatus461" },
       {  0x09150738, "nbi1.nbitm.QueueStatus462" },
       {  0x0915073c, "nbi1.nbitm.QueueStatus463" },
       {  0x09150740, "nbi1.nbitm.QueueStatus464" },
       {  0x09150744, "nbi1.nbitm.QueueStatus465" },
       {  0x09150748, "nbi1.nbitm.QueueStatus466" },
       {  0x0915074c, "nbi1.nbitm.QueueStatus467" },
       {  0x09150750, "nbi1.nbitm.QueueStatus468" },
       {  0x09150754, "nbi1.nbitm.QueueStatus469" },
       {  0x09150758, "nbi1.nbitm.QueueStatus470" },
       {  0x0915075c, "nbi1.nbitm.QueueStatus471" },
       {  0x09150760, "nbi1.nbitm.QueueStatus472" },
       {  0x09150764, "nbi1.nbitm.QueueStatus473" },
       {  0x09150768, "nbi1.nbitm.QueueStatus474" },
       {  0x0915076c, "nbi1.nbitm.QueueStatus475" },
       {  0x09150770, "nbi1.nbitm.QueueStatus476" },
       {  0x09150774, "nbi1.nbitm.QueueStatus477" },
       {  0x09150778, "nbi1.nbitm.QueueStatus478" },
       {  0x0915077c, "nbi1.nbitm.QueueStatus479" },
       {  0x09150780, "nbi1.nbitm.QueueStatus480" },
       {  0x09150784, "nbi1.nbitm.QueueStatus481" },
       {  0x09150788, "nbi1.nbitm.QueueStatus482" },
       {  0x0915078c, "nbi1.nbitm.QueueStatus483" },
       {  0x09150790, "nbi1.nbitm.QueueStatus484" },
       {  0x09150794, "nbi1.nbitm.QueueStatus485" },
       {  0x09150798, "nbi1.nbitm.QueueStatus486" },
       {  0x0915079c, "nbi1.nbitm.QueueStatus487" },
       {  0x091507a0, "nbi1.nbitm.QueueStatus488" },
       {  0x091507a4, "nbi1.nbitm.QueueStatus489" },
       {  0x091507a8, "nbi1.nbitm.QueueStatus490" },
       {  0x091507ac, "nbi1.nbitm.QueueStatus491" },
       {  0x091507b0, "nbi1.nbitm.QueueStatus492" },
       {  0x091507b4, "nbi1.nbitm.QueueStatus493" },
       {  0x091507b8, "nbi1.nbitm.QueueStatus494" },
       {  0x091507bc, "nbi1.nbitm.QueueStatus495" },
       {  0x091507c0, "nbi1.nbitm.QueueStatus496" },
       {  0x091507c4, "nbi1.nbitm.QueueStatus497" },
       {  0x091507c8, "nbi1.nbitm.QueueStatus498" },
       {  0x091507cc, "nbi1.nbitm.QueueStatus499" },
       {  0x091507d0, "nbi1.nbitm.QueueStatus500" },
       {  0x091507d4, "nbi1.nbitm.QueueStatus501" },
       {  0x091507d8, "nbi1.nbitm.QueueStatus502" },
       {  0x091507dc, "nbi1.nbitm.QueueStatus503" },
       {  0x091507e0, "nbi1.nbitm.QueueStatus504" },
       {  0x091507e4, "nbi1.nbitm.QueueStatus505" },
       {  0x091507e8, "nbi1.nbitm.QueueStatus506" },
       {  0x091507ec, "nbi1.nbitm.QueueStatus507" },
       {  0x091507f0, "nbi1.nbitm.QueueStatus508" },
       {  0x091507f4, "nbi1.nbitm.QueueStatus509" },
       {  0x091507f8, "nbi1.nbitm.QueueStatus510" },
       {  0x091507fc, "nbi1.nbitm.QueueStatus511" },
       {  0x09150800, "nbi1.nbitm.QueueStatus512" },
       {  0x09150804, "nbi1.nbitm.QueueStatus513" },
       {  0x09150808, "nbi1.nbitm.QueueStatus514" },
       {  0x0915080c, "nbi1.nbitm.QueueStatus515" },
       {  0x09150810, "nbi1.nbitm.QueueStatus516" },
       {  0x09150814, "nbi1.nbitm.QueueStatus517" },
       {  0x09150818, "nbi1.nbitm.QueueStatus518" },
       {  0x0915081c, "nbi1.nbitm.QueueStatus519" },
       {  0x09150820, "nbi1.nbitm.QueueStatus520" },
       {  0x09150824, "nbi1.nbitm.QueueStatus521" },
       {  0x09150828, "nbi1.nbitm.QueueStatus522" },
       {  0x0915082c, "nbi1.nbitm.QueueStatus523" },
       {  0x09150830, "nbi1.nbitm.QueueStatus524" },
       {  0x09150834, "nbi1.nbitm.QueueStatus525" },
       {  0x09150838, "nbi1.nbitm.QueueStatus526" },
       {  0x0915083c, "nbi1.nbitm.QueueStatus527" },
       {  0x09150840, "nbi1.nbitm.QueueStatus528" },
       {  0x09150844, "nbi1.nbitm.QueueStatus529" },
       {  0x09150848, "nbi1.nbitm.QueueStatus530" },
       {  0x0915084c, "nbi1.nbitm.QueueStatus531" },
       {  0x09150850, "nbi1.nbitm.QueueStatus532" },
       {  0x09150854, "nbi1.nbitm.QueueStatus533" },
       {  0x09150858, "nbi1.nbitm.QueueStatus534" },
       {  0x0915085c, "nbi1.nbitm.QueueStatus535" },
       {  0x09150860, "nbi1.nbitm.QueueStatus536" },
       {  0x09150864, "nbi1.nbitm.QueueStatus537" },
       {  0x09150868, "nbi1.nbitm.QueueStatus538" },
       {  0x0915086c, "nbi1.nbitm.QueueStatus539" },
       {  0x09150870, "nbi1.nbitm.QueueStatus540" },
       {  0x09150874, "nbi1.nbitm.QueueStatus541" },
       {  0x09150878, "nbi1.nbitm.QueueStatus542" },
       {  0x0915087c, "nbi1.nbitm.QueueStatus543" },
       {  0x09150880, "nbi1.nbitm.QueueStatus544" },
       {  0x09150884, "nbi1.nbitm.QueueStatus545" },
       {  0x09150888, "nbi1.nbitm.QueueStatus546" },
       {  0x0915088c, "nbi1.nbitm.QueueStatus547" },
       {  0x09150890, "nbi1.nbitm.QueueStatus548" },
       {  0x09150894, "nbi1.nbitm.QueueStatus549" },
       {  0x09150898, "nbi1.nbitm.QueueStatus550" },
       {  0x0915089c, "nbi1.nbitm.QueueStatus551" },
       {  0x091508a0, "nbi1.nbitm.QueueStatus552" },
       {  0x091508a4, "nbi1.nbitm.QueueStatus553" },
       {  0x091508a8, "nbi1.nbitm.QueueStatus554" },
       {  0x091508ac, "nbi1.nbitm.QueueStatus555" },
       {  0x091508b0, "nbi1.nbitm.QueueStatus556" },
       {  0x091508b4, "nbi1.nbitm.QueueStatus557" },
       {  0x091508b8, "nbi1.nbitm.QueueStatus558" },
       {  0x091508bc, "nbi1.nbitm.QueueStatus559" },
       {  0x091508c0, "nbi1.nbitm.QueueStatus560" },
       {  0x091508c4, "nbi1.nbitm.QueueStatus561" },
       {  0x091508c8, "nbi1.nbitm.QueueStatus562" },
       {  0x091508cc, "nbi1.nbitm.QueueStatus563" },
       {  0x091508d0, "nbi1.nbitm.QueueStatus564" },
       {  0x091508d4, "nbi1.nbitm.QueueStatus565" },
       {  0x091508d8, "nbi1.nbitm.QueueStatus566" },
       {  0x091508dc, "nbi1.nbitm.QueueStatus567" },
       {  0x091508e0, "nbi1.nbitm.QueueStatus568" },
       {  0x091508e4, "nbi1.nbitm.QueueStatus569" },
       {  0x091508e8, "nbi1.nbitm.QueueStatus570" },
       {  0x091508ec, "nbi1.nbitm.QueueStatus571" },
       {  0x091508f0, "nbi1.nbitm.QueueStatus572" },
       {  0x091508f4, "nbi1.nbitm.QueueStatus573" },
       {  0x091508f8, "nbi1.nbitm.QueueStatus574" },
       {  0x091508fc, "nbi1.nbitm.QueueStatus575" },
       {  0x09150900, "nbi1.nbitm.QueueStatus576" },
       {  0x09150904, "nbi1.nbitm.QueueStatus577" },
       {  0x09150908, "nbi1.nbitm.QueueStatus578" },
       {  0x0915090c, "nbi1.nbitm.QueueStatus579" },
       {  0x09150910, "nbi1.nbitm.QueueStatus580" },
       {  0x09150914, "nbi1.nbitm.QueueStatus581" },
       {  0x09150918, "nbi1.nbitm.QueueStatus582" },
       {  0x0915091c, "nbi1.nbitm.QueueStatus583" },
       {  0x09150920, "nbi1.nbitm.QueueStatus584" },
       {  0x09150924, "nbi1.nbitm.QueueStatus585" },
       {  0x09150928, "nbi1.nbitm.QueueStatus586" },
       {  0x0915092c, "nbi1.nbitm.QueueStatus587" },
       {  0x09150930, "nbi1.nbitm.QueueStatus588" },
       {  0x09150934, "nbi1.nbitm.QueueStatus589" },
       {  0x09150938, "nbi1.nbitm.QueueStatus590" },
       {  0x0915093c, "nbi1.nbitm.QueueStatus591" },
       {  0x09150940, "nbi1.nbitm.QueueStatus592" },
       {  0x09150944, "nbi1.nbitm.QueueStatus593" },
       {  0x09150948, "nbi1.nbitm.QueueStatus594" },
       {  0x0915094c, "nbi1.nbitm.QueueStatus595" },
       {  0x09150950, "nbi1.nbitm.QueueStatus596" },
       {  0x09150954, "nbi1.nbitm.QueueStatus597" },
       {  0x09150958, "nbi1.nbitm.QueueStatus598" },
       {  0x0915095c, "nbi1.nbitm.QueueStatus599" },
       {  0x09150960, "nbi1.nbitm.QueueStatus600" },
       {  0x09150964, "nbi1.nbitm.QueueStatus601" },
       {  0x09150968, "nbi1.nbitm.QueueStatus602" },
       {  0x0915096c, "nbi1.nbitm.QueueStatus603" },
       {  0x09150970, "nbi1.nbitm.QueueStatus604" },
       {  0x09150974, "nbi1.nbitm.QueueStatus605" },
       {  0x09150978, "nbi1.nbitm.QueueStatus606" },
       {  0x0915097c, "nbi1.nbitm.QueueStatus607" },
       {  0x09150980, "nbi1.nbitm.QueueStatus608" },
       {  0x09150984, "nbi1.nbitm.QueueStatus609" },
       {  0x09150988, "nbi1.nbitm.QueueStatus610" },
       {  0x0915098c, "nbi1.nbitm.QueueStatus611" },
       {  0x09150990, "nbi1.nbitm.QueueStatus612" },
       {  0x09150994, "nbi1.nbitm.QueueStatus613" },
       {  0x09150998, "nbi1.nbitm.QueueStatus614" },
       {  0x0915099c, "nbi1.nbitm.QueueStatus615" },
       {  0x091509a0, "nbi1.nbitm.QueueStatus616" },
       {  0x091509a4, "nbi1.nbitm.QueueStatus617" },
       {  0x091509a8, "nbi1.nbitm.QueueStatus618" },
       {  0x091509ac, "nbi1.nbitm.QueueStatus619" },
       {  0x091509b0, "nbi1.nbitm.QueueStatus620" },
       {  0x091509b4, "nbi1.nbitm.QueueStatus621" },
       {  0x091509b8, "nbi1.nbitm.QueueStatus622" },
       {  0x091509bc, "nbi1.nbitm.QueueStatus623" },
       {  0x091509c0, "nbi1.nbitm.QueueStatus624" },
       {  0x091509c4, "nbi1.nbitm.QueueStatus625" },
       {  0x091509c8, "nbi1.nbitm.QueueStatus626" },
       {  0x091509cc, "nbi1.nbitm.QueueStatus627" },
       {  0x091509d0, "nbi1.nbitm.QueueStatus628" },
       {  0x091509d4, "nbi1.nbitm.QueueStatus629" },
       {  0x091509d8, "nbi1.nbitm.QueueStatus630" },
       {  0x091509dc, "nbi1.nbitm.QueueStatus631" },
       {  0x091509e0, "nbi1.nbitm.QueueStatus632" },
       {  0x091509e4, "nbi1.nbitm.QueueStatus633" },
       {  0x091509e8, "nbi1.nbitm.QueueStatus634" },
       {  0x091509ec, "nbi1.nbitm.QueueStatus635" },
       {  0x091509f0, "nbi1.nbitm.QueueStatus636" },
       {  0x091509f4, "nbi1.nbitm.QueueStatus637" },
       {  0x091509f8, "nbi1.nbitm.QueueStatus638" },
       {  0x091509fc, "nbi1.nbitm.QueueStatus639" },
       {  0x09150a00, "nbi1.nbitm.QueueStatus640" },
       {  0x09150a04, "nbi1.nbitm.QueueStatus641" },
       {  0x09150a08, "nbi1.nbitm.QueueStatus642" },
       {  0x09150a0c, "nbi1.nbitm.QueueStatus643" },
       {  0x09150a10, "nbi1.nbitm.QueueStatus644" },
       {  0x09150a14, "nbi1.nbitm.QueueStatus645" },
       {  0x09150a18, "nbi1.nbitm.QueueStatus646" },
       {  0x09150a1c, "nbi1.nbitm.QueueStatus647" },
       {  0x09150a20, "nbi1.nbitm.QueueStatus648" },
       {  0x09150a24, "nbi1.nbitm.QueueStatus649" },
       {  0x09150a28, "nbi1.nbitm.QueueStatus650" },
       {  0x09150a2c, "nbi1.nbitm.QueueStatus651" },
       {  0x09150a30, "nbi1.nbitm.QueueStatus652" },
       {  0x09150a34, "nbi1.nbitm.QueueStatus653" },
       {  0x09150a38, "nbi1.nbitm.QueueStatus654" },
       {  0x09150a3c, "nbi1.nbitm.QueueStatus655" },
       {  0x09150a40, "nbi1.nbitm.QueueStatus656" },
       {  0x09150a44, "nbi1.nbitm.QueueStatus657" },
       {  0x09150a48, "nbi1.nbitm.QueueStatus658" },
       {  0x09150a4c, "nbi1.nbitm.QueueStatus659" },
       {  0x09150a50, "nbi1.nbitm.QueueStatus660" },
       {  0x09150a54, "nbi1.nbitm.QueueStatus661" },
       {  0x09150a58, "nbi1.nbitm.QueueStatus662" },
       {  0x09150a5c, "nbi1.nbitm.QueueStatus663" },
       {  0x09150a60, "nbi1.nbitm.QueueStatus664" },
       {  0x09150a64, "nbi1.nbitm.QueueStatus665" },
       {  0x09150a68, "nbi1.nbitm.QueueStatus666" },
       {  0x09150a6c, "nbi1.nbitm.QueueStatus667" },
       {  0x09150a70, "nbi1.nbitm.QueueStatus668" },
       {  0x09150a74, "nbi1.nbitm.QueueStatus669" },
       {  0x09150a78, "nbi1.nbitm.QueueStatus670" },
       {  0x09150a7c, "nbi1.nbitm.QueueStatus671" },
       {  0x09150a80, "nbi1.nbitm.QueueStatus672" },
       {  0x09150a84, "nbi1.nbitm.QueueStatus673" },
       {  0x09150a88, "nbi1.nbitm.QueueStatus674" },
       {  0x09150a8c, "nbi1.nbitm.QueueStatus675" },
       {  0x09150a90, "nbi1.nbitm.QueueStatus676" },
       {  0x09150a94, "nbi1.nbitm.QueueStatus677" },
       {  0x09150a98, "nbi1.nbitm.QueueStatus678" },
       {  0x09150a9c, "nbi1.nbitm.QueueStatus679" },
       {  0x09150aa0, "nbi1.nbitm.QueueStatus680" },
       {  0x09150aa4, "nbi1.nbitm.QueueStatus681" },
       {  0x09150aa8, "nbi1.nbitm.QueueStatus682" },
       {  0x09150aac, "nbi1.nbitm.QueueStatus683" },
       {  0x09150ab0, "nbi1.nbitm.QueueStatus684" },
       {  0x09150ab4, "nbi1.nbitm.QueueStatus685" },
       {  0x09150ab8, "nbi1.nbitm.QueueStatus686" },
       {  0x09150abc, "nbi1.nbitm.QueueStatus687" },
       {  0x09150ac0, "nbi1.nbitm.QueueStatus688" },
       {  0x09150ac4, "nbi1.nbitm.QueueStatus689" },
       {  0x09150ac8, "nbi1.nbitm.QueueStatus690" },
       {  0x09150acc, "nbi1.nbitm.QueueStatus691" },
       {  0x09150ad0, "nbi1.nbitm.QueueStatus692" },
       {  0x09150ad4, "nbi1.nbitm.QueueStatus693" },
       {  0x09150ad8, "nbi1.nbitm.QueueStatus694" },
       {  0x09150adc, "nbi1.nbitm.QueueStatus695" },
       {  0x09150ae0, "nbi1.nbitm.QueueStatus696" },
       {  0x09150ae4, "nbi1.nbitm.QueueStatus697" },
       {  0x09150ae8, "nbi1.nbitm.QueueStatus698" },
       {  0x09150aec, "nbi1.nbitm.QueueStatus699" },
       {  0x09150af0, "nbi1.nbitm.QueueStatus700" },
       {  0x09150af4, "nbi1.nbitm.QueueStatus701" },
       {  0x09150af8, "nbi1.nbitm.QueueStatus702" },
       {  0x09150afc, "nbi1.nbitm.QueueStatus703" },
       {  0x09150b00, "nbi1.nbitm.QueueStatus704" },
       {  0x09150b04, "nbi1.nbitm.QueueStatus705" },
       {  0x09150b08, "nbi1.nbitm.QueueStatus706" },
       {  0x09150b0c, "nbi1.nbitm.QueueStatus707" },
       {  0x09150b10, "nbi1.nbitm.QueueStatus708" },
       {  0x09150b14, "nbi1.nbitm.QueueStatus709" },
       {  0x09150b18, "nbi1.nbitm.QueueStatus710" },
       {  0x09150b1c, "nbi1.nbitm.QueueStatus711" },
       {  0x09150b20, "nbi1.nbitm.QueueStatus712" },
       {  0x09150b24, "nbi1.nbitm.QueueStatus713" },
       {  0x09150b28, "nbi1.nbitm.QueueStatus714" },
       {  0x09150b2c, "nbi1.nbitm.QueueStatus715" },
       {  0x09150b30, "nbi1.nbitm.QueueStatus716" },
       {  0x09150b34, "nbi1.nbitm.QueueStatus717" },
       {  0x09150b38, "nbi1.nbitm.QueueStatus718" },
       {  0x09150b3c, "nbi1.nbitm.QueueStatus719" },
       {  0x09150b40, "nbi1.nbitm.QueueStatus720" },
       {  0x09150b44, "nbi1.nbitm.QueueStatus721" },
       {  0x09150b48, "nbi1.nbitm.QueueStatus722" },
       {  0x09150b4c, "nbi1.nbitm.QueueStatus723" },
       {  0x09150b50, "nbi1.nbitm.QueueStatus724" },
       {  0x09150b54, "nbi1.nbitm.QueueStatus725" },
       {  0x09150b58, "nbi1.nbitm.QueueStatus726" },
       {  0x09150b5c, "nbi1.nbitm.QueueStatus727" },
       {  0x09150b60, "nbi1.nbitm.QueueStatus728" },
       {  0x09150b64, "nbi1.nbitm.QueueStatus729" },
       {  0x09150b68, "nbi1.nbitm.QueueStatus730" },
       {  0x09150b6c, "nbi1.nbitm.QueueStatus731" },
       {  0x09150b70, "nbi1.nbitm.QueueStatus732" },
       {  0x09150b74, "nbi1.nbitm.QueueStatus733" },
       {  0x09150b78, "nbi1.nbitm.QueueStatus734" },
       {  0x09150b7c, "nbi1.nbitm.QueueStatus735" },
       {  0x09150b80, "nbi1.nbitm.QueueStatus736" },
       {  0x09150b84, "nbi1.nbitm.QueueStatus737" },
       {  0x09150b88, "nbi1.nbitm.QueueStatus738" },
       {  0x09150b8c, "nbi1.nbitm.QueueStatus739" },
       {  0x09150b90, "nbi1.nbitm.QueueStatus740" },
       {  0x09150b94, "nbi1.nbitm.QueueStatus741" },
       {  0x09150b98, "nbi1.nbitm.QueueStatus742" },
       {  0x09150b9c, "nbi1.nbitm.QueueStatus743" },
       {  0x09150ba0, "nbi1.nbitm.QueueStatus744" },
       {  0x09150ba4, "nbi1.nbitm.QueueStatus745" },
       {  0x09150ba8, "nbi1.nbitm.QueueStatus746" },
       {  0x09150bac, "nbi1.nbitm.QueueStatus747" },
       {  0x09150bb0, "nbi1.nbitm.QueueStatus748" },
       {  0x09150bb4, "nbi1.nbitm.QueueStatus749" },
       {  0x09150bb8, "nbi1.nbitm.QueueStatus750" },
       {  0x09150bbc, "nbi1.nbitm.QueueStatus751" },
       {  0x09150bc0, "nbi1.nbitm.QueueStatus752" },
       {  0x09150bc4, "nbi1.nbitm.QueueStatus753" },
       {  0x09150bc8, "nbi1.nbitm.QueueStatus754" },
       {  0x09150bcc, "nbi1.nbitm.QueueStatus755" },
       {  0x09150bd0, "nbi1.nbitm.QueueStatus756" },
       {  0x09150bd4, "nbi1.nbitm.QueueStatus757" },
       {  0x09150bd8, "nbi1.nbitm.QueueStatus758" },
       {  0x09150bdc, "nbi1.nbitm.QueueStatus759" },
       {  0x09150be0, "nbi1.nbitm.QueueStatus760" },
       {  0x09150be4, "nbi1.nbitm.QueueStatus761" },
       {  0x09150be8, "nbi1.nbitm.QueueStatus762" },
       {  0x09150bec, "nbi1.nbitm.QueueStatus763" },
       {  0x09150bf0, "nbi1.nbitm.QueueStatus764" },
       {  0x09150bf4, "nbi1.nbitm.QueueStatus765" },
       {  0x09150bf8, "nbi1.nbitm.QueueStatus766" },
       {  0x09150bfc, "nbi1.nbitm.QueueStatus767" },
       {  0x09150c00, "nbi1.nbitm.QueueStatus768" },
       {  0x09150c04, "nbi1.nbitm.QueueStatus769" },
       {  0x09150c08, "nbi1.nbitm.QueueStatus770" },
       {  0x09150c0c, "nbi1.nbitm.QueueStatus771" },
       {  0x09150c10, "nbi1.nbitm.QueueStatus772" },
       {  0x09150c14, "nbi1.nbitm.QueueStatus773" },
       {  0x09150c18, "nbi1.nbitm.QueueStatus774" },
       {  0x09150c1c, "nbi1.nbitm.QueueStatus775" },
       {  0x09150c20, "nbi1.nbitm.QueueStatus776" },
       {  0x09150c24, "nbi1.nbitm.QueueStatus777" },
       {  0x09150c28, "nbi1.nbitm.QueueStatus778" },
       {  0x09150c2c, "nbi1.nbitm.QueueStatus779" },
       {  0x09150c30, "nbi1.nbitm.QueueStatus780" },
       {  0x09150c34, "nbi1.nbitm.QueueStatus781" },
       {  0x09150c38, "nbi1.nbitm.QueueStatus782" },
       {  0x09150c3c, "nbi1.nbitm.QueueStatus783" },
       {  0x09150c40, "nbi1.nbitm.QueueStatus784" },
       {  0x09150c44, "nbi1.nbitm.QueueStatus785" },
       {  0x09150c48, "nbi1.nbitm.QueueStatus786" },
       {  0x09150c4c, "nbi1.nbitm.QueueStatus787" },
       {  0x09150c50, "nbi1.nbitm.QueueStatus788" },
       {  0x09150c54, "nbi1.nbitm.QueueStatus789" },
       {  0x09150c58, "nbi1.nbitm.QueueStatus790" },
       {  0x09150c5c, "nbi1.nbitm.QueueStatus791" },
       {  0x09150c60, "nbi1.nbitm.QueueStatus792" },
       {  0x09150c64, "nbi1.nbitm.QueueStatus793" },
       {  0x09150c68, "nbi1.nbitm.QueueStatus794" },
       {  0x09150c6c, "nbi1.nbitm.QueueStatus795" },
       {  0x09150c70, "nbi1.nbitm.QueueStatus796" },
       {  0x09150c74, "nbi1.nbitm.QueueStatus797" },
       {  0x09150c78, "nbi1.nbitm.QueueStatus798" },
       {  0x09150c7c, "nbi1.nbitm.QueueStatus799" },
       {  0x09150c80, "nbi1.nbitm.QueueStatus800" },
       {  0x09150c84, "nbi1.nbitm.QueueStatus801" },
       {  0x09150c88, "nbi1.nbitm.QueueStatus802" },
       {  0x09150c8c, "nbi1.nbitm.QueueStatus803" },
       {  0x09150c90, "nbi1.nbitm.QueueStatus804" },
       {  0x09150c94, "nbi1.nbitm.QueueStatus805" },
       {  0x09150c98, "nbi1.nbitm.QueueStatus806" },
       {  0x09150c9c, "nbi1.nbitm.QueueStatus807" },
       {  0x09150ca0, "nbi1.nbitm.QueueStatus808" },
       {  0x09150ca4, "nbi1.nbitm.QueueStatus809" },
       {  0x09150ca8, "nbi1.nbitm.QueueStatus810" },
       {  0x09150cac, "nbi1.nbitm.QueueStatus811" },
       {  0x09150cb0, "nbi1.nbitm.QueueStatus812" },
       {  0x09150cb4, "nbi1.nbitm.QueueStatus813" },
       {  0x09150cb8, "nbi1.nbitm.QueueStatus814" },
       {  0x09150cbc, "nbi1.nbitm.QueueStatus815" },
       {  0x09150cc0, "nbi1.nbitm.QueueStatus816" },
       {  0x09150cc4, "nbi1.nbitm.QueueStatus817" },
       {  0x09150cc8, "nbi1.nbitm.QueueStatus818" },
       {  0x09150ccc, "nbi1.nbitm.QueueStatus819" },
       {  0x09150cd0, "nbi1.nbitm.QueueStatus820" },
       {  0x09150cd4, "nbi1.nbitm.QueueStatus821" },
       {  0x09150cd8, "nbi1.nbitm.QueueStatus822" },
       {  0x09150cdc, "nbi1.nbitm.QueueStatus823" },
       {  0x09150ce0, "nbi1.nbitm.QueueStatus824" },
       {  0x09150ce4, "nbi1.nbitm.QueueStatus825" },
       {  0x09150ce8, "nbi1.nbitm.QueueStatus826" },
       {  0x09150cec, "nbi1.nbitm.QueueStatus827" },
       {  0x09150cf0, "nbi1.nbitm.QueueStatus828" },
       {  0x09150cf4, "nbi1.nbitm.QueueStatus829" },
       {  0x09150cf8, "nbi1.nbitm.QueueStatus830" },
       {  0x09150cfc, "nbi1.nbitm.QueueStatus831" },
       {  0x09150d00, "nbi1.nbitm.QueueStatus832" },
       {  0x09150d04, "nbi1.nbitm.QueueStatus833" },
       {  0x09150d08, "nbi1.nbitm.QueueStatus834" },
       {  0x09150d0c, "nbi1.nbitm.QueueStatus835" },
       {  0x09150d10, "nbi1.nbitm.QueueStatus836" },
       {  0x09150d14, "nbi1.nbitm.QueueStatus837" },
       {  0x09150d18, "nbi1.nbitm.QueueStatus838" },
       {  0x09150d1c, "nbi1.nbitm.QueueStatus839" },
       {  0x09150d20, "nbi1.nbitm.QueueStatus840" },
       {  0x09150d24, "nbi1.nbitm.QueueStatus841" },
       {  0x09150d28, "nbi1.nbitm.QueueStatus842" },
       {  0x09150d2c, "nbi1.nbitm.QueueStatus843" },
       {  0x09150d30, "nbi1.nbitm.QueueStatus844" },
       {  0x09150d34, "nbi1.nbitm.QueueStatus845" },
       {  0x09150d38, "nbi1.nbitm.QueueStatus846" },
       {  0x09150d3c, "nbi1.nbitm.QueueStatus847" },
       {  0x09150d40, "nbi1.nbitm.QueueStatus848" },
       {  0x09150d44, "nbi1.nbitm.QueueStatus849" },
       {  0x09150d48, "nbi1.nbitm.QueueStatus850" },
       {  0x09150d4c, "nbi1.nbitm.QueueStatus851" },
       {  0x09150d50, "nbi1.nbitm.QueueStatus852" },
       {  0x09150d54, "nbi1.nbitm.QueueStatus853" },
       {  0x09150d58, "nbi1.nbitm.QueueStatus854" },
       {  0x09150d5c, "nbi1.nbitm.QueueStatus855" },
       {  0x09150d60, "nbi1.nbitm.QueueStatus856" },
       {  0x09150d64, "nbi1.nbitm.QueueStatus857" },
       {  0x09150d68, "nbi1.nbitm.QueueStatus858" },
       {  0x09150d6c, "nbi1.nbitm.QueueStatus859" },
       {  0x09150d70, "nbi1.nbitm.QueueStatus860" },
       {  0x09150d74, "nbi1.nbitm.QueueStatus861" },
       {  0x09150d78, "nbi1.nbitm.QueueStatus862" },
       {  0x09150d7c, "nbi1.nbitm.QueueStatus863" },
       {  0x09150d80, "nbi1.nbitm.QueueStatus864" },
       {  0x09150d84, "nbi1.nbitm.QueueStatus865" },
       {  0x09150d88, "nbi1.nbitm.QueueStatus866" },
       {  0x09150d8c, "nbi1.nbitm.QueueStatus867" },
       {  0x09150d90, "nbi1.nbitm.QueueStatus868" },
       {  0x09150d94, "nbi1.nbitm.QueueStatus869" },
       {  0x09150d98, "nbi1.nbitm.QueueStatus870" },
       {  0x09150d9c, "nbi1.nbitm.QueueStatus871" },
       {  0x09150da0, "nbi1.nbitm.QueueStatus872" },
       {  0x09150da4, "nbi1.nbitm.QueueStatus873" },
       {  0x09150da8, "nbi1.nbitm.QueueStatus874" },
       {  0x09150dac, "nbi1.nbitm.QueueStatus875" },
       {  0x09150db0, "nbi1.nbitm.QueueStatus876" },
       {  0x09150db4, "nbi1.nbitm.QueueStatus877" },
       {  0x09150db8, "nbi1.nbitm.QueueStatus878" },
       {  0x09150dbc, "nbi1.nbitm.QueueStatus879" },
       {  0x09150dc0, "nbi1.nbitm.QueueStatus880" },
       {  0x09150dc4, "nbi1.nbitm.QueueStatus881" },
       {  0x09150dc8, "nbi1.nbitm.QueueStatus882" },
       {  0x09150dcc, "nbi1.nbitm.QueueStatus883" },
       {  0x09150dd0, "nbi1.nbitm.QueueStatus884" },
       {  0x09150dd4, "nbi1.nbitm.QueueStatus885" },
       {  0x09150dd8, "nbi1.nbitm.QueueStatus886" },
       {  0x09150ddc, "nbi1.nbitm.QueueStatus887" },
       {  0x09150de0, "nbi1.nbitm.QueueStatus888" },
       {  0x09150de4, "nbi1.nbitm.QueueStatus889" },
       {  0x09150de8, "nbi1.nbitm.QueueStatus890" },
       {  0x09150dec, "nbi1.nbitm.QueueStatus891" },
       {  0x09150df0, "nbi1.nbitm.QueueStatus892" },
       {  0x09150df4, "nbi1.nbitm.QueueStatus893" },
       {  0x09150df8, "nbi1.nbitm.QueueStatus894" },
       {  0x09150dfc, "nbi1.nbitm.QueueStatus895" },
       {  0x09150e00, "nbi1.nbitm.QueueStatus896" },
       {  0x09150e04, "nbi1.nbitm.QueueStatus897" },
       {  0x09150e08, "nbi1.nbitm.QueueStatus898" },
       {  0x09150e0c, "nbi1.nbitm.QueueStatus899" },
       {  0x09150e10, "nbi1.nbitm.QueueStatus900" },
       {  0x09150e14, "nbi1.nbitm.QueueStatus901" },
       {  0x09150e18, "nbi1.nbitm.QueueStatus902" },
       {  0x09150e1c, "nbi1.nbitm.QueueStatus903" },
       {  0x09150e20, "nbi1.nbitm.QueueStatus904" },
       {  0x09150e24, "nbi1.nbitm.QueueStatus905" },
       {  0x09150e28, "nbi1.nbitm.QueueStatus906" },
       {  0x09150e2c, "nbi1.nbitm.QueueStatus907" },
       {  0x09150e30, "nbi1.nbitm.QueueStatus908" },
       {  0x09150e34, "nbi1.nbitm.QueueStatus909" },
       {  0x09150e38, "nbi1.nbitm.QueueStatus910" },
       {  0x09150e3c, "nbi1.nbitm.QueueStatus911" },
       {  0x09150e40, "nbi1.nbitm.QueueStatus912" },
       {  0x09150e44, "nbi1.nbitm.QueueStatus913" },
       {  0x09150e48, "nbi1.nbitm.QueueStatus914" },
       {  0x09150e4c, "nbi1.nbitm.QueueStatus915" },
       {  0x09150e50, "nbi1.nbitm.QueueStatus916" },
       {  0x09150e54, "nbi1.nbitm.QueueStatus917" },
       {  0x09150e58, "nbi1.nbitm.QueueStatus918" },
       {  0x09150e5c, "nbi1.nbitm.QueueStatus919" },
       {  0x09150e60, "nbi1.nbitm.QueueStatus920" },
       {  0x09150e64, "nbi1.nbitm.QueueStatus921" },
       {  0x09150e68, "nbi1.nbitm.QueueStatus922" },
       {  0x09150e6c, "nbi1.nbitm.QueueStatus923" },
       {  0x09150e70, "nbi1.nbitm.QueueStatus924" },
       {  0x09150e74, "nbi1.nbitm.QueueStatus925" },
       {  0x09150e78, "nbi1.nbitm.QueueStatus926" },
       {  0x09150e7c, "nbi1.nbitm.QueueStatus927" },
       {  0x09150e80, "nbi1.nbitm.QueueStatus928" },
       {  0x09150e84, "nbi1.nbitm.QueueStatus929" },
       {  0x09150e88, "nbi1.nbitm.QueueStatus930" },
       {  0x09150e8c, "nbi1.nbitm.QueueStatus931" },
       {  0x09150e90, "nbi1.nbitm.QueueStatus932" },
       {  0x09150e94, "nbi1.nbitm.QueueStatus933" },
       {  0x09150e98, "nbi1.nbitm.QueueStatus934" },
       {  0x09150e9c, "nbi1.nbitm.QueueStatus935" },
       {  0x09150ea0, "nbi1.nbitm.QueueStatus936" },
       {  0x09150ea4, "nbi1.nbitm.QueueStatus937" },
       {  0x09150ea8, "nbi1.nbitm.QueueStatus938" },
       {  0x09150eac, "nbi1.nbitm.QueueStatus939" },
       {  0x09150eb0, "nbi1.nbitm.QueueStatus940" },
       {  0x09150eb4, "nbi1.nbitm.QueueStatus941" },
       {  0x09150eb8, "nbi1.nbitm.QueueStatus942" },
       {  0x09150ebc, "nbi1.nbitm.QueueStatus943" },
       {  0x09150ec0, "nbi1.nbitm.QueueStatus944" },
       {  0x09150ec4, "nbi1.nbitm.QueueStatus945" },
       {  0x09150ec8, "nbi1.nbitm.QueueStatus946" },
       {  0x09150ecc, "nbi1.nbitm.QueueStatus947" },
       {  0x09150ed0, "nbi1.nbitm.QueueStatus948" },
       {  0x09150ed4, "nbi1.nbitm.QueueStatus949" },
       {  0x09150ed8, "nbi1.nbitm.QueueStatus950" },
       {  0x09150edc, "nbi1.nbitm.QueueStatus951" },
       {  0x09150ee0, "nbi1.nbitm.QueueStatus952" },
       {  0x09150ee4, "nbi1.nbitm.QueueStatus953" },
       {  0x09150ee8, "nbi1.nbitm.QueueStatus954" },
       {  0x09150eec, "nbi1.nbitm.QueueStatus955" },
       {  0x09150ef0, "nbi1.nbitm.QueueStatus956" },
       {  0x09150ef4, "nbi1.nbitm.QueueStatus957" },
       {  0x09150ef8, "nbi1.nbitm.QueueStatus958" },
       {  0x09150efc, "nbi1.nbitm.QueueStatus959" },
       {  0x09150f00, "nbi1.nbitm.QueueStatus960" },
       {  0x09150f04, "nbi1.nbitm.QueueStatus961" },
       {  0x09150f08, "nbi1.nbitm.QueueStatus962" },
       {  0x09150f0c, "nbi1.nbitm.QueueStatus963" },
       {  0x09150f10, "nbi1.nbitm.QueueStatus964" },
       {  0x09150f14, "nbi1.nbitm.QueueStatus965" },
       {  0x09150f18, "nbi1.nbitm.QueueStatus966" },
       {  0x09150f1c, "nbi1.nbitm.QueueStatus967" },
       {  0x09150f20, "nbi1.nbitm.QueueStatus968" },
       {  0x09150f24, "nbi1.nbitm.QueueStatus969" },
       {  0x09150f28, "nbi1.nbitm.QueueStatus970" },
       {  0x09150f2c, "nbi1.nbitm.QueueStatus971" },
       {  0x09150f30, "nbi1.nbitm.QueueStatus972" },
       {  0x09150f34, "nbi1.nbitm.QueueStatus973" },
       {  0x09150f38, "nbi1.nbitm.QueueStatus974" },
       {  0x09150f3c, "nbi1.nbitm.QueueStatus975" },
       {  0x09150f40, "nbi1.nbitm.QueueStatus976" },
       {  0x09150f44, "nbi1.nbitm.QueueStatus977" },
       {  0x09150f48, "nbi1.nbitm.QueueStatus978" },
       {  0x09150f4c, "nbi1.nbitm.QueueStatus979" },
       {  0x09150f50, "nbi1.nbitm.QueueStatus980" },
       {  0x09150f54, "nbi1.nbitm.QueueStatus981" },
       {  0x09150f58, "nbi1.nbitm.QueueStatus982" },
       {  0x09150f5c, "nbi1.nbitm.QueueStatus983" },
       {  0x09150f60, "nbi1.nbitm.QueueStatus984" },
       {  0x09150f64, "nbi1.nbitm.QueueStatus985" },
       {  0x09150f68, "nbi1.nbitm.QueueStatus986" },
       {  0x09150f6c, "nbi1.nbitm.QueueStatus987" },
       {  0x09150f70, "nbi1.nbitm.QueueStatus988" },
       {  0x09150f74, "nbi1.nbitm.QueueStatus989" },
       {  0x09150f78, "nbi1.nbitm.QueueStatus990" },
       {  0x09150f7c, "nbi1.nbitm.QueueStatus991" },
       {  0x09150f80, "nbi1.nbitm.QueueStatus992" },
       {  0x09150f84, "nbi1.nbitm.QueueStatus993" },
       {  0x09150f88, "nbi1.nbitm.QueueStatus994" },
       {  0x09150f8c, "nbi1.nbitm.QueueStatus995" },
       {  0x09150f90, "nbi1.nbitm.QueueStatus996" },
       {  0x09150f94, "nbi1.nbitm.QueueStatus997" },
       {  0x09150f98, "nbi1.nbitm.QueueStatus998" },
       {  0x09150f9c, "nbi1.nbitm.QueueStatus999" },
       {  0x09150fa0, "nbi1.nbitm.QueueStatus1000" },
       {  0x09150fa4, "nbi1.nbitm.QueueStatus1001" },
       {  0x09150fa8, "nbi1.nbitm.QueueStatus1002" },
       {  0x09150fac, "nbi1.nbitm.QueueStatus1003" },
       {  0x09150fb0, "nbi1.nbitm.QueueStatus1004" },
       {  0x09150fb4, "nbi1.nbitm.QueueStatus1005" },
       {  0x09150fb8, "nbi1.nbitm.QueueStatus1006" },
       {  0x09150fbc, "nbi1.nbitm.QueueStatus1007" },
       {  0x09150fc0, "nbi1.nbitm.QueueStatus1008" },
       {  0x09150fc4, "nbi1.nbitm.QueueStatus1009" },
       {  0x09150fc8, "nbi1.nbitm.QueueStatus1010" },
       {  0x09150fcc, "nbi1.nbitm.QueueStatus1011" },
       {  0x09150fd0, "nbi1.nbitm.QueueStatus1012" },
       {  0x09150fd4, "nbi1.nbitm.QueueStatus1013" },
       {  0x09150fd8, "nbi1.nbitm.QueueStatus1014" },
       {  0x09150fdc, "nbi1.nbitm.QueueStatus1015" },
       {  0x09150fe0, "nbi1.nbitm.QueueStatus1016" },
       {  0x09150fe4, "nbi1.nbitm.QueueStatus1017" },
       {  0x09150fe8, "nbi1.nbitm.QueueStatus1018" },
       {  0x09150fec, "nbi1.nbitm.QueueStatus1019" },
       {  0x09150ff0, "nbi1.nbitm.QueueStatus1020" },
       {  0x09150ff4, "nbi1.nbitm.QueueStatus1021" },
       {  0x09150ff8, "nbi1.nbitm.QueueStatus1022" },
       {  0x09150ffc, "nbi1.nbitm.QueueStatus1023" },
       {  0x09151000, "nbi1.nbitm.QueueConfig0" },
       {  0x09151004, "nbi1.nbitm.QueueConfig1" },
       {  0x09151008, "nbi1.nbitm.QueueConfig2" },
       {  0x0915100c, "nbi1.nbitm.QueueConfig3" },
       {  0x09151010, "nbi1.nbitm.QueueConfig4" },
       {  0x09151014, "nbi1.nbitm.QueueConfig5" },
       {  0x09151018, "nbi1.nbitm.QueueConfig6" },
       {  0x0915101c, "nbi1.nbitm.QueueConfig7" },
       {  0x09151020, "nbi1.nbitm.QueueConfig8" },
       {  0x09151024, "nbi1.nbitm.QueueConfig9" },
       {  0x09151028, "nbi1.nbitm.QueueConfig10" },
       {  0x0915102c, "nbi1.nbitm.QueueConfig11" },
       {  0x09151030, "nbi1.nbitm.QueueConfig12" },
       {  0x09151034, "nbi1.nbitm.QueueConfig13" },
       {  0x09151038, "nbi1.nbitm.QueueConfig14" },
       {  0x0915103c, "nbi1.nbitm.QueueConfig15" },
       {  0x09151040, "nbi1.nbitm.QueueConfig16" },
       {  0x09151044, "nbi1.nbitm.QueueConfig17" },
       {  0x09151048, "nbi1.nbitm.QueueConfig18" },
       {  0x0915104c, "nbi1.nbitm.QueueConfig19" },
       {  0x09151050, "nbi1.nbitm.QueueConfig20" },
       {  0x09151054, "nbi1.nbitm.QueueConfig21" },
       {  0x09151058, "nbi1.nbitm.QueueConfig22" },
       {  0x0915105c, "nbi1.nbitm.QueueConfig23" },
       {  0x09151060, "nbi1.nbitm.QueueConfig24" },
       {  0x09151064, "nbi1.nbitm.QueueConfig25" },
       {  0x09151068, "nbi1.nbitm.QueueConfig26" },
       {  0x0915106c, "nbi1.nbitm.QueueConfig27" },
       {  0x09151070, "nbi1.nbitm.QueueConfig28" },
       {  0x09151074, "nbi1.nbitm.QueueConfig29" },
       {  0x09151078, "nbi1.nbitm.QueueConfig30" },
       {  0x0915107c, "nbi1.nbitm.QueueConfig31" },
       {  0x09151080, "nbi1.nbitm.QueueConfig32" },
       {  0x09151084, "nbi1.nbitm.QueueConfig33" },
       {  0x09151088, "nbi1.nbitm.QueueConfig34" },
       {  0x0915108c, "nbi1.nbitm.QueueConfig35" },
       {  0x09151090, "nbi1.nbitm.QueueConfig36" },
       {  0x09151094, "nbi1.nbitm.QueueConfig37" },
       {  0x09151098, "nbi1.nbitm.QueueConfig38" },
       {  0x0915109c, "nbi1.nbitm.QueueConfig39" },
       {  0x091510a0, "nbi1.nbitm.QueueConfig40" },
       {  0x091510a4, "nbi1.nbitm.QueueConfig41" },
       {  0x091510a8, "nbi1.nbitm.QueueConfig42" },
       {  0x091510ac, "nbi1.nbitm.QueueConfig43" },
       {  0x091510b0, "nbi1.nbitm.QueueConfig44" },
       {  0x091510b4, "nbi1.nbitm.QueueConfig45" },
       {  0x091510b8, "nbi1.nbitm.QueueConfig46" },
       {  0x091510bc, "nbi1.nbitm.QueueConfig47" },
       {  0x091510c0, "nbi1.nbitm.QueueConfig48" },
       {  0x091510c4, "nbi1.nbitm.QueueConfig49" },
       {  0x091510c8, "nbi1.nbitm.QueueConfig50" },
       {  0x091510cc, "nbi1.nbitm.QueueConfig51" },
       {  0x091510d0, "nbi1.nbitm.QueueConfig52" },
       {  0x091510d4, "nbi1.nbitm.QueueConfig53" },
       {  0x091510d8, "nbi1.nbitm.QueueConfig54" },
       {  0x091510dc, "nbi1.nbitm.QueueConfig55" },
       {  0x091510e0, "nbi1.nbitm.QueueConfig56" },
       {  0x091510e4, "nbi1.nbitm.QueueConfig57" },
       {  0x091510e8, "nbi1.nbitm.QueueConfig58" },
       {  0x091510ec, "nbi1.nbitm.QueueConfig59" },
       {  0x091510f0, "nbi1.nbitm.QueueConfig60" },
       {  0x091510f4, "nbi1.nbitm.QueueConfig61" },
       {  0x091510f8, "nbi1.nbitm.QueueConfig62" },
       {  0x091510fc, "nbi1.nbitm.QueueConfig63" },
       {  0x09151100, "nbi1.nbitm.QueueConfig64" },
       {  0x09151104, "nbi1.nbitm.QueueConfig65" },
       {  0x09151108, "nbi1.nbitm.QueueConfig66" },
       {  0x0915110c, "nbi1.nbitm.QueueConfig67" },
       {  0x09151110, "nbi1.nbitm.QueueConfig68" },
       {  0x09151114, "nbi1.nbitm.QueueConfig69" },
       {  0x09151118, "nbi1.nbitm.QueueConfig70" },
       {  0x0915111c, "nbi1.nbitm.QueueConfig71" },
       {  0x09151120, "nbi1.nbitm.QueueConfig72" },
       {  0x09151124, "nbi1.nbitm.QueueConfig73" },
       {  0x09151128, "nbi1.nbitm.QueueConfig74" },
       {  0x0915112c, "nbi1.nbitm.QueueConfig75" },
       {  0x09151130, "nbi1.nbitm.QueueConfig76" },
       {  0x09151134, "nbi1.nbitm.QueueConfig77" },
       {  0x09151138, "nbi1.nbitm.QueueConfig78" },
       {  0x0915113c, "nbi1.nbitm.QueueConfig79" },
       {  0x09151140, "nbi1.nbitm.QueueConfig80" },
       {  0x09151144, "nbi1.nbitm.QueueConfig81" },
       {  0x09151148, "nbi1.nbitm.QueueConfig82" },
       {  0x0915114c, "nbi1.nbitm.QueueConfig83" },
       {  0x09151150, "nbi1.nbitm.QueueConfig84" },
       {  0x09151154, "nbi1.nbitm.QueueConfig85" },
       {  0x09151158, "nbi1.nbitm.QueueConfig86" },
       {  0x0915115c, "nbi1.nbitm.QueueConfig87" },
       {  0x09151160, "nbi1.nbitm.QueueConfig88" },
       {  0x09151164, "nbi1.nbitm.QueueConfig89" },
       {  0x09151168, "nbi1.nbitm.QueueConfig90" },
       {  0x0915116c, "nbi1.nbitm.QueueConfig91" },
       {  0x09151170, "nbi1.nbitm.QueueConfig92" },
       {  0x09151174, "nbi1.nbitm.QueueConfig93" },
       {  0x09151178, "nbi1.nbitm.QueueConfig94" },
       {  0x0915117c, "nbi1.nbitm.QueueConfig95" },
       {  0x09151180, "nbi1.nbitm.QueueConfig96" },
       {  0x09151184, "nbi1.nbitm.QueueConfig97" },
       {  0x09151188, "nbi1.nbitm.QueueConfig98" },
       {  0x0915118c, "nbi1.nbitm.QueueConfig99" },
       {  0x09151190, "nbi1.nbitm.QueueConfig100" },
       {  0x09151194, "nbi1.nbitm.QueueConfig101" },
       {  0x09151198, "nbi1.nbitm.QueueConfig102" },
       {  0x0915119c, "nbi1.nbitm.QueueConfig103" },
       {  0x091511a0, "nbi1.nbitm.QueueConfig104" },
       {  0x091511a4, "nbi1.nbitm.QueueConfig105" },
       {  0x091511a8, "nbi1.nbitm.QueueConfig106" },
       {  0x091511ac, "nbi1.nbitm.QueueConfig107" },
       {  0x091511b0, "nbi1.nbitm.QueueConfig108" },
       {  0x091511b4, "nbi1.nbitm.QueueConfig109" },
       {  0x091511b8, "nbi1.nbitm.QueueConfig110" },
       {  0x091511bc, "nbi1.nbitm.QueueConfig111" },
       {  0x091511c0, "nbi1.nbitm.QueueConfig112" },
       {  0x091511c4, "nbi1.nbitm.QueueConfig113" },
       {  0x091511c8, "nbi1.nbitm.QueueConfig114" },
       {  0x091511cc, "nbi1.nbitm.QueueConfig115" },
       {  0x091511d0, "nbi1.nbitm.QueueConfig116" },
       {  0x091511d4, "nbi1.nbitm.QueueConfig117" },
       {  0x091511d8, "nbi1.nbitm.QueueConfig118" },
       {  0x091511dc, "nbi1.nbitm.QueueConfig119" },
       {  0x091511e0, "nbi1.nbitm.QueueConfig120" },
       {  0x091511e4, "nbi1.nbitm.QueueConfig121" },
       {  0x091511e8, "nbi1.nbitm.QueueConfig122" },
       {  0x091511ec, "nbi1.nbitm.QueueConfig123" },
       {  0x091511f0, "nbi1.nbitm.QueueConfig124" },
       {  0x091511f4, "nbi1.nbitm.QueueConfig125" },
       {  0x091511f8, "nbi1.nbitm.QueueConfig126" },
       {  0x091511fc, "nbi1.nbitm.QueueConfig127" },
       {  0x09151200, "nbi1.nbitm.QueueConfig128" },
       {  0x09151204, "nbi1.nbitm.QueueConfig129" },
       {  0x09151208, "nbi1.nbitm.QueueConfig130" },
       {  0x0915120c, "nbi1.nbitm.QueueConfig131" },
       {  0x09151210, "nbi1.nbitm.QueueConfig132" },
       {  0x09151214, "nbi1.nbitm.QueueConfig133" },
       {  0x09151218, "nbi1.nbitm.QueueConfig134" },
       {  0x0915121c, "nbi1.nbitm.QueueConfig135" },
       {  0x09151220, "nbi1.nbitm.QueueConfig136" },
       {  0x09151224, "nbi1.nbitm.QueueConfig137" },
       {  0x09151228, "nbi1.nbitm.QueueConfig138" },
       {  0x0915122c, "nbi1.nbitm.QueueConfig139" },
       {  0x09151230, "nbi1.nbitm.QueueConfig140" },
       {  0x09151234, "nbi1.nbitm.QueueConfig141" },
       {  0x09151238, "nbi1.nbitm.QueueConfig142" },
       {  0x0915123c, "nbi1.nbitm.QueueConfig143" },
       {  0x09151240, "nbi1.nbitm.QueueConfig144" },
       {  0x09151244, "nbi1.nbitm.QueueConfig145" },
       {  0x09151248, "nbi1.nbitm.QueueConfig146" },
       {  0x0915124c, "nbi1.nbitm.QueueConfig147" },
       {  0x09151250, "nbi1.nbitm.QueueConfig148" },
       {  0x09151254, "nbi1.nbitm.QueueConfig149" },
       {  0x09151258, "nbi1.nbitm.QueueConfig150" },
       {  0x0915125c, "nbi1.nbitm.QueueConfig151" },
       {  0x09151260, "nbi1.nbitm.QueueConfig152" },
       {  0x09151264, "nbi1.nbitm.QueueConfig153" },
       {  0x09151268, "nbi1.nbitm.QueueConfig154" },
       {  0x0915126c, "nbi1.nbitm.QueueConfig155" },
       {  0x09151270, "nbi1.nbitm.QueueConfig156" },
       {  0x09151274, "nbi1.nbitm.QueueConfig157" },
       {  0x09151278, "nbi1.nbitm.QueueConfig158" },
       {  0x0915127c, "nbi1.nbitm.QueueConfig159" },
       {  0x09151280, "nbi1.nbitm.QueueConfig160" },
       {  0x09151284, "nbi1.nbitm.QueueConfig161" },
       {  0x09151288, "nbi1.nbitm.QueueConfig162" },
       {  0x0915128c, "nbi1.nbitm.QueueConfig163" },
       {  0x09151290, "nbi1.nbitm.QueueConfig164" },
       {  0x09151294, "nbi1.nbitm.QueueConfig165" },
       {  0x09151298, "nbi1.nbitm.QueueConfig166" },
       {  0x0915129c, "nbi1.nbitm.QueueConfig167" },
       {  0x091512a0, "nbi1.nbitm.QueueConfig168" },
       {  0x091512a4, "nbi1.nbitm.QueueConfig169" },
       {  0x091512a8, "nbi1.nbitm.QueueConfig170" },
       {  0x091512ac, "nbi1.nbitm.QueueConfig171" },
       {  0x091512b0, "nbi1.nbitm.QueueConfig172" },
       {  0x091512b4, "nbi1.nbitm.QueueConfig173" },
       {  0x091512b8, "nbi1.nbitm.QueueConfig174" },
       {  0x091512bc, "nbi1.nbitm.QueueConfig175" },
       {  0x091512c0, "nbi1.nbitm.QueueConfig176" },
       {  0x091512c4, "nbi1.nbitm.QueueConfig177" },
       {  0x091512c8, "nbi1.nbitm.QueueConfig178" },
       {  0x091512cc, "nbi1.nbitm.QueueConfig179" },
       {  0x091512d0, "nbi1.nbitm.QueueConfig180" },
       {  0x091512d4, "nbi1.nbitm.QueueConfig181" },
       {  0x091512d8, "nbi1.nbitm.QueueConfig182" },
       {  0x091512dc, "nbi1.nbitm.QueueConfig183" },
       {  0x091512e0, "nbi1.nbitm.QueueConfig184" },
       {  0x091512e4, "nbi1.nbitm.QueueConfig185" },
       {  0x091512e8, "nbi1.nbitm.QueueConfig186" },
       {  0x091512ec, "nbi1.nbitm.QueueConfig187" },
       {  0x091512f0, "nbi1.nbitm.QueueConfig188" },
       {  0x091512f4, "nbi1.nbitm.QueueConfig189" },
       {  0x091512f8, "nbi1.nbitm.QueueConfig190" },
       {  0x091512fc, "nbi1.nbitm.QueueConfig191" },
       {  0x09151300, "nbi1.nbitm.QueueConfig192" },
       {  0x09151304, "nbi1.nbitm.QueueConfig193" },
       {  0x09151308, "nbi1.nbitm.QueueConfig194" },
       {  0x0915130c, "nbi1.nbitm.QueueConfig195" },
       {  0x09151310, "nbi1.nbitm.QueueConfig196" },
       {  0x09151314, "nbi1.nbitm.QueueConfig197" },
       {  0x09151318, "nbi1.nbitm.QueueConfig198" },
       {  0x0915131c, "nbi1.nbitm.QueueConfig199" },
       {  0x09151320, "nbi1.nbitm.QueueConfig200" },
       {  0x09151324, "nbi1.nbitm.QueueConfig201" },
       {  0x09151328, "nbi1.nbitm.QueueConfig202" },
       {  0x0915132c, "nbi1.nbitm.QueueConfig203" },
       {  0x09151330, "nbi1.nbitm.QueueConfig204" },
       {  0x09151334, "nbi1.nbitm.QueueConfig205" },
       {  0x09151338, "nbi1.nbitm.QueueConfig206" },
       {  0x0915133c, "nbi1.nbitm.QueueConfig207" },
       {  0x09151340, "nbi1.nbitm.QueueConfig208" },
       {  0x09151344, "nbi1.nbitm.QueueConfig209" },
       {  0x09151348, "nbi1.nbitm.QueueConfig210" },
       {  0x0915134c, "nbi1.nbitm.QueueConfig211" },
       {  0x09151350, "nbi1.nbitm.QueueConfig212" },
       {  0x09151354, "nbi1.nbitm.QueueConfig213" },
       {  0x09151358, "nbi1.nbitm.QueueConfig214" },
       {  0x0915135c, "nbi1.nbitm.QueueConfig215" },
       {  0x09151360, "nbi1.nbitm.QueueConfig216" },
       {  0x09151364, "nbi1.nbitm.QueueConfig217" },
       {  0x09151368, "nbi1.nbitm.QueueConfig218" },
       {  0x0915136c, "nbi1.nbitm.QueueConfig219" },
       {  0x09151370, "nbi1.nbitm.QueueConfig220" },
       {  0x09151374, "nbi1.nbitm.QueueConfig221" },
       {  0x09151378, "nbi1.nbitm.QueueConfig222" },
       {  0x0915137c, "nbi1.nbitm.QueueConfig223" },
       {  0x09151380, "nbi1.nbitm.QueueConfig224" },
       {  0x09151384, "nbi1.nbitm.QueueConfig225" },
       {  0x09151388, "nbi1.nbitm.QueueConfig226" },
       {  0x0915138c, "nbi1.nbitm.QueueConfig227" },
       {  0x09151390, "nbi1.nbitm.QueueConfig228" },
       {  0x09151394, "nbi1.nbitm.QueueConfig229" },
       {  0x09151398, "nbi1.nbitm.QueueConfig230" },
       {  0x0915139c, "nbi1.nbitm.QueueConfig231" },
       {  0x091513a0, "nbi1.nbitm.QueueConfig232" },
       {  0x091513a4, "nbi1.nbitm.QueueConfig233" },
       {  0x091513a8, "nbi1.nbitm.QueueConfig234" },
       {  0x091513ac, "nbi1.nbitm.QueueConfig235" },
       {  0x091513b0, "nbi1.nbitm.QueueConfig236" },
       {  0x091513b4, "nbi1.nbitm.QueueConfig237" },
       {  0x091513b8, "nbi1.nbitm.QueueConfig238" },
       {  0x091513bc, "nbi1.nbitm.QueueConfig239" },
       {  0x091513c0, "nbi1.nbitm.QueueConfig240" },
       {  0x091513c4, "nbi1.nbitm.QueueConfig241" },
       {  0x091513c8, "nbi1.nbitm.QueueConfig242" },
       {  0x091513cc, "nbi1.nbitm.QueueConfig243" },
       {  0x091513d0, "nbi1.nbitm.QueueConfig244" },
       {  0x091513d4, "nbi1.nbitm.QueueConfig245" },
       {  0x091513d8, "nbi1.nbitm.QueueConfig246" },
       {  0x091513dc, "nbi1.nbitm.QueueConfig247" },
       {  0x091513e0, "nbi1.nbitm.QueueConfig248" },
       {  0x091513e4, "nbi1.nbitm.QueueConfig249" },
       {  0x091513e8, "nbi1.nbitm.QueueConfig250" },
       {  0x091513ec, "nbi1.nbitm.QueueConfig251" },
       {  0x091513f0, "nbi1.nbitm.QueueConfig252" },
       {  0x091513f4, "nbi1.nbitm.QueueConfig253" },
       {  0x091513f8, "nbi1.nbitm.QueueConfig254" },
       {  0x091513fc, "nbi1.nbitm.QueueConfig255" },
       {  0x09151400, "nbi1.nbitm.QueueConfig256" },
       {  0x09151404, "nbi1.nbitm.QueueConfig257" },
       {  0x09151408, "nbi1.nbitm.QueueConfig258" },
       {  0x0915140c, "nbi1.nbitm.QueueConfig259" },
       {  0x09151410, "nbi1.nbitm.QueueConfig260" },
       {  0x09151414, "nbi1.nbitm.QueueConfig261" },
       {  0x09151418, "nbi1.nbitm.QueueConfig262" },
       {  0x0915141c, "nbi1.nbitm.QueueConfig263" },
       {  0x09151420, "nbi1.nbitm.QueueConfig264" },
       {  0x09151424, "nbi1.nbitm.QueueConfig265" },
       {  0x09151428, "nbi1.nbitm.QueueConfig266" },
       {  0x0915142c, "nbi1.nbitm.QueueConfig267" },
       {  0x09151430, "nbi1.nbitm.QueueConfig268" },
       {  0x09151434, "nbi1.nbitm.QueueConfig269" },
       {  0x09151438, "nbi1.nbitm.QueueConfig270" },
       {  0x0915143c, "nbi1.nbitm.QueueConfig271" },
       {  0x09151440, "nbi1.nbitm.QueueConfig272" },
       {  0x09151444, "nbi1.nbitm.QueueConfig273" },
       {  0x09151448, "nbi1.nbitm.QueueConfig274" },
       {  0x0915144c, "nbi1.nbitm.QueueConfig275" },
       {  0x09151450, "nbi1.nbitm.QueueConfig276" },
       {  0x09151454, "nbi1.nbitm.QueueConfig277" },
       {  0x09151458, "nbi1.nbitm.QueueConfig278" },
       {  0x0915145c, "nbi1.nbitm.QueueConfig279" },
       {  0x09151460, "nbi1.nbitm.QueueConfig280" },
       {  0x09151464, "nbi1.nbitm.QueueConfig281" },
       {  0x09151468, "nbi1.nbitm.QueueConfig282" },
       {  0x0915146c, "nbi1.nbitm.QueueConfig283" },
       {  0x09151470, "nbi1.nbitm.QueueConfig284" },
       {  0x09151474, "nbi1.nbitm.QueueConfig285" },
       {  0x09151478, "nbi1.nbitm.QueueConfig286" },
       {  0x0915147c, "nbi1.nbitm.QueueConfig287" },
       {  0x09151480, "nbi1.nbitm.QueueConfig288" },
       {  0x09151484, "nbi1.nbitm.QueueConfig289" },
       {  0x09151488, "nbi1.nbitm.QueueConfig290" },
       {  0x0915148c, "nbi1.nbitm.QueueConfig291" },
       {  0x09151490, "nbi1.nbitm.QueueConfig292" },
       {  0x09151494, "nbi1.nbitm.QueueConfig293" },
       {  0x09151498, "nbi1.nbitm.QueueConfig294" },
       {  0x0915149c, "nbi1.nbitm.QueueConfig295" },
       {  0x091514a0, "nbi1.nbitm.QueueConfig296" },
       {  0x091514a4, "nbi1.nbitm.QueueConfig297" },
       {  0x091514a8, "nbi1.nbitm.QueueConfig298" },
       {  0x091514ac, "nbi1.nbitm.QueueConfig299" },
       {  0x091514b0, "nbi1.nbitm.QueueConfig300" },
       {  0x091514b4, "nbi1.nbitm.QueueConfig301" },
       {  0x091514b8, "nbi1.nbitm.QueueConfig302" },
       {  0x091514bc, "nbi1.nbitm.QueueConfig303" },
       {  0x091514c0, "nbi1.nbitm.QueueConfig304" },
       {  0x091514c4, "nbi1.nbitm.QueueConfig305" },
       {  0x091514c8, "nbi1.nbitm.QueueConfig306" },
       {  0x091514cc, "nbi1.nbitm.QueueConfig307" },
       {  0x091514d0, "nbi1.nbitm.QueueConfig308" },
       {  0x091514d4, "nbi1.nbitm.QueueConfig309" },
       {  0x091514d8, "nbi1.nbitm.QueueConfig310" },
       {  0x091514dc, "nbi1.nbitm.QueueConfig311" },
       {  0x091514e0, "nbi1.nbitm.QueueConfig312" },
       {  0x091514e4, "nbi1.nbitm.QueueConfig313" },
       {  0x091514e8, "nbi1.nbitm.QueueConfig314" },
       {  0x091514ec, "nbi1.nbitm.QueueConfig315" },
       {  0x091514f0, "nbi1.nbitm.QueueConfig316" },
       {  0x091514f4, "nbi1.nbitm.QueueConfig317" },
       {  0x091514f8, "nbi1.nbitm.QueueConfig318" },
       {  0x091514fc, "nbi1.nbitm.QueueConfig319" },
       {  0x09151500, "nbi1.nbitm.QueueConfig320" },
       {  0x09151504, "nbi1.nbitm.QueueConfig321" },
       {  0x09151508, "nbi1.nbitm.QueueConfig322" },
       {  0x0915150c, "nbi1.nbitm.QueueConfig323" },
       {  0x09151510, "nbi1.nbitm.QueueConfig324" },
       {  0x09151514, "nbi1.nbitm.QueueConfig325" },
       {  0x09151518, "nbi1.nbitm.QueueConfig326" },
       {  0x0915151c, "nbi1.nbitm.QueueConfig327" },
       {  0x09151520, "nbi1.nbitm.QueueConfig328" },
       {  0x09151524, "nbi1.nbitm.QueueConfig329" },
       {  0x09151528, "nbi1.nbitm.QueueConfig330" },
       {  0x0915152c, "nbi1.nbitm.QueueConfig331" },
       {  0x09151530, "nbi1.nbitm.QueueConfig332" },
       {  0x09151534, "nbi1.nbitm.QueueConfig333" },
       {  0x09151538, "nbi1.nbitm.QueueConfig334" },
       {  0x0915153c, "nbi1.nbitm.QueueConfig335" },
       {  0x09151540, "nbi1.nbitm.QueueConfig336" },
       {  0x09151544, "nbi1.nbitm.QueueConfig337" },
       {  0x09151548, "nbi1.nbitm.QueueConfig338" },
       {  0x0915154c, "nbi1.nbitm.QueueConfig339" },
       {  0x09151550, "nbi1.nbitm.QueueConfig340" },
       {  0x09151554, "nbi1.nbitm.QueueConfig341" },
       {  0x09151558, "nbi1.nbitm.QueueConfig342" },
       {  0x0915155c, "nbi1.nbitm.QueueConfig343" },
       {  0x09151560, "nbi1.nbitm.QueueConfig344" },
       {  0x09151564, "nbi1.nbitm.QueueConfig345" },
       {  0x09151568, "nbi1.nbitm.QueueConfig346" },
       {  0x0915156c, "nbi1.nbitm.QueueConfig347" },
       {  0x09151570, "nbi1.nbitm.QueueConfig348" },
       {  0x09151574, "nbi1.nbitm.QueueConfig349" },
       {  0x09151578, "nbi1.nbitm.QueueConfig350" },
       {  0x0915157c, "nbi1.nbitm.QueueConfig351" },
       {  0x09151580, "nbi1.nbitm.QueueConfig352" },
       {  0x09151584, "nbi1.nbitm.QueueConfig353" },
       {  0x09151588, "nbi1.nbitm.QueueConfig354" },
       {  0x0915158c, "nbi1.nbitm.QueueConfig355" },
       {  0x09151590, "nbi1.nbitm.QueueConfig356" },
       {  0x09151594, "nbi1.nbitm.QueueConfig357" },
       {  0x09151598, "nbi1.nbitm.QueueConfig358" },
       {  0x0915159c, "nbi1.nbitm.QueueConfig359" },
       {  0x091515a0, "nbi1.nbitm.QueueConfig360" },
       {  0x091515a4, "nbi1.nbitm.QueueConfig361" },
       {  0x091515a8, "nbi1.nbitm.QueueConfig362" },
       {  0x091515ac, "nbi1.nbitm.QueueConfig363" },
       {  0x091515b0, "nbi1.nbitm.QueueConfig364" },
       {  0x091515b4, "nbi1.nbitm.QueueConfig365" },
       {  0x091515b8, "nbi1.nbitm.QueueConfig366" },
       {  0x091515bc, "nbi1.nbitm.QueueConfig367" },
       {  0x091515c0, "nbi1.nbitm.QueueConfig368" },
       {  0x091515c4, "nbi1.nbitm.QueueConfig369" },
       {  0x091515c8, "nbi1.nbitm.QueueConfig370" },
       {  0x091515cc, "nbi1.nbitm.QueueConfig371" },
       {  0x091515d0, "nbi1.nbitm.QueueConfig372" },
       {  0x091515d4, "nbi1.nbitm.QueueConfig373" },
       {  0x091515d8, "nbi1.nbitm.QueueConfig374" },
       {  0x091515dc, "nbi1.nbitm.QueueConfig375" },
       {  0x091515e0, "nbi1.nbitm.QueueConfig376" },
       {  0x091515e4, "nbi1.nbitm.QueueConfig377" },
       {  0x091515e8, "nbi1.nbitm.QueueConfig378" },
       {  0x091515ec, "nbi1.nbitm.QueueConfig379" },
       {  0x091515f0, "nbi1.nbitm.QueueConfig380" },
       {  0x091515f4, "nbi1.nbitm.QueueConfig381" },
       {  0x091515f8, "nbi1.nbitm.QueueConfig382" },
       {  0x091515fc, "nbi1.nbitm.QueueConfig383" },
       {  0x09151600, "nbi1.nbitm.QueueConfig384" },
       {  0x09151604, "nbi1.nbitm.QueueConfig385" },
       {  0x09151608, "nbi1.nbitm.QueueConfig386" },
       {  0x0915160c, "nbi1.nbitm.QueueConfig387" },
       {  0x09151610, "nbi1.nbitm.QueueConfig388" },
       {  0x09151614, "nbi1.nbitm.QueueConfig389" },
       {  0x09151618, "nbi1.nbitm.QueueConfig390" },
       {  0x0915161c, "nbi1.nbitm.QueueConfig391" },
       {  0x09151620, "nbi1.nbitm.QueueConfig392" },
       {  0x09151624, "nbi1.nbitm.QueueConfig393" },
       {  0x09151628, "nbi1.nbitm.QueueConfig394" },
       {  0x0915162c, "nbi1.nbitm.QueueConfig395" },
       {  0x09151630, "nbi1.nbitm.QueueConfig396" },
       {  0x09151634, "nbi1.nbitm.QueueConfig397" },
       {  0x09151638, "nbi1.nbitm.QueueConfig398" },
       {  0x0915163c, "nbi1.nbitm.QueueConfig399" },
       {  0x09151640, "nbi1.nbitm.QueueConfig400" },
       {  0x09151644, "nbi1.nbitm.QueueConfig401" },
       {  0x09151648, "nbi1.nbitm.QueueConfig402" },
       {  0x0915164c, "nbi1.nbitm.QueueConfig403" },
       {  0x09151650, "nbi1.nbitm.QueueConfig404" },
       {  0x09151654, "nbi1.nbitm.QueueConfig405" },
       {  0x09151658, "nbi1.nbitm.QueueConfig406" },
       {  0x0915165c, "nbi1.nbitm.QueueConfig407" },
       {  0x09151660, "nbi1.nbitm.QueueConfig408" },
       {  0x09151664, "nbi1.nbitm.QueueConfig409" },
       {  0x09151668, "nbi1.nbitm.QueueConfig410" },
       {  0x0915166c, "nbi1.nbitm.QueueConfig411" },
       {  0x09151670, "nbi1.nbitm.QueueConfig412" },
       {  0x09151674, "nbi1.nbitm.QueueConfig413" },
       {  0x09151678, "nbi1.nbitm.QueueConfig414" },
       {  0x0915167c, "nbi1.nbitm.QueueConfig415" },
       {  0x09151680, "nbi1.nbitm.QueueConfig416" },
       {  0x09151684, "nbi1.nbitm.QueueConfig417" },
       {  0x09151688, "nbi1.nbitm.QueueConfig418" },
       {  0x0915168c, "nbi1.nbitm.QueueConfig419" },
       {  0x09151690, "nbi1.nbitm.QueueConfig420" },
       {  0x09151694, "nbi1.nbitm.QueueConfig421" },
       {  0x09151698, "nbi1.nbitm.QueueConfig422" },
       {  0x0915169c, "nbi1.nbitm.QueueConfig423" },
       {  0x091516a0, "nbi1.nbitm.QueueConfig424" },
       {  0x091516a4, "nbi1.nbitm.QueueConfig425" },
       {  0x091516a8, "nbi1.nbitm.QueueConfig426" },
       {  0x091516ac, "nbi1.nbitm.QueueConfig427" },
       {  0x091516b0, "nbi1.nbitm.QueueConfig428" },
       {  0x091516b4, "nbi1.nbitm.QueueConfig429" },
       {  0x091516b8, "nbi1.nbitm.QueueConfig430" },
       {  0x091516bc, "nbi1.nbitm.QueueConfig431" },
       {  0x091516c0, "nbi1.nbitm.QueueConfig432" },
       {  0x091516c4, "nbi1.nbitm.QueueConfig433" },
       {  0x091516c8, "nbi1.nbitm.QueueConfig434" },
       {  0x091516cc, "nbi1.nbitm.QueueConfig435" },
       {  0x091516d0, "nbi1.nbitm.QueueConfig436" },
       {  0x091516d4, "nbi1.nbitm.QueueConfig437" },
       {  0x091516d8, "nbi1.nbitm.QueueConfig438" },
       {  0x091516dc, "nbi1.nbitm.QueueConfig439" },
       {  0x091516e0, "nbi1.nbitm.QueueConfig440" },
       {  0x091516e4, "nbi1.nbitm.QueueConfig441" },
       {  0x091516e8, "nbi1.nbitm.QueueConfig442" },
       {  0x091516ec, "nbi1.nbitm.QueueConfig443" },
       {  0x091516f0, "nbi1.nbitm.QueueConfig444" },
       {  0x091516f4, "nbi1.nbitm.QueueConfig445" },
       {  0x091516f8, "nbi1.nbitm.QueueConfig446" },
       {  0x091516fc, "nbi1.nbitm.QueueConfig447" },
       {  0x09151700, "nbi1.nbitm.QueueConfig448" },
       {  0x09151704, "nbi1.nbitm.QueueConfig449" },
       {  0x09151708, "nbi1.nbitm.QueueConfig450" },
       {  0x0915170c, "nbi1.nbitm.QueueConfig451" },
       {  0x09151710, "nbi1.nbitm.QueueConfig452" },
       {  0x09151714, "nbi1.nbitm.QueueConfig453" },
       {  0x09151718, "nbi1.nbitm.QueueConfig454" },
       {  0x0915171c, "nbi1.nbitm.QueueConfig455" },
       {  0x09151720, "nbi1.nbitm.QueueConfig456" },
       {  0x09151724, "nbi1.nbitm.QueueConfig457" },
       {  0x09151728, "nbi1.nbitm.QueueConfig458" },
       {  0x0915172c, "nbi1.nbitm.QueueConfig459" },
       {  0x09151730, "nbi1.nbitm.QueueConfig460" },
       {  0x09151734, "nbi1.nbitm.QueueConfig461" },
       {  0x09151738, "nbi1.nbitm.QueueConfig462" },
       {  0x0915173c, "nbi1.nbitm.QueueConfig463" },
       {  0x09151740, "nbi1.nbitm.QueueConfig464" },
       {  0x09151744, "nbi1.nbitm.QueueConfig465" },
       {  0x09151748, "nbi1.nbitm.QueueConfig466" },
       {  0x0915174c, "nbi1.nbitm.QueueConfig467" },
       {  0x09151750, "nbi1.nbitm.QueueConfig468" },
       {  0x09151754, "nbi1.nbitm.QueueConfig469" },
       {  0x09151758, "nbi1.nbitm.QueueConfig470" },
       {  0x0915175c, "nbi1.nbitm.QueueConfig471" },
       {  0x09151760, "nbi1.nbitm.QueueConfig472" },
       {  0x09151764, "nbi1.nbitm.QueueConfig473" },
       {  0x09151768, "nbi1.nbitm.QueueConfig474" },
       {  0x0915176c, "nbi1.nbitm.QueueConfig475" },
       {  0x09151770, "nbi1.nbitm.QueueConfig476" },
       {  0x09151774, "nbi1.nbitm.QueueConfig477" },
       {  0x09151778, "nbi1.nbitm.QueueConfig478" },
       {  0x0915177c, "nbi1.nbitm.QueueConfig479" },
       {  0x09151780, "nbi1.nbitm.QueueConfig480" },
       {  0x09151784, "nbi1.nbitm.QueueConfig481" },
       {  0x09151788, "nbi1.nbitm.QueueConfig482" },
       {  0x0915178c, "nbi1.nbitm.QueueConfig483" },
       {  0x09151790, "nbi1.nbitm.QueueConfig484" },
       {  0x09151794, "nbi1.nbitm.QueueConfig485" },
       {  0x09151798, "nbi1.nbitm.QueueConfig486" },
       {  0x0915179c, "nbi1.nbitm.QueueConfig487" },
       {  0x091517a0, "nbi1.nbitm.QueueConfig488" },
       {  0x091517a4, "nbi1.nbitm.QueueConfig489" },
       {  0x091517a8, "nbi1.nbitm.QueueConfig490" },
       {  0x091517ac, "nbi1.nbitm.QueueConfig491" },
       {  0x091517b0, "nbi1.nbitm.QueueConfig492" },
       {  0x091517b4, "nbi1.nbitm.QueueConfig493" },
       {  0x091517b8, "nbi1.nbitm.QueueConfig494" },
       {  0x091517bc, "nbi1.nbitm.QueueConfig495" },
       {  0x091517c0, "nbi1.nbitm.QueueConfig496" },
       {  0x091517c4, "nbi1.nbitm.QueueConfig497" },
       {  0x091517c8, "nbi1.nbitm.QueueConfig498" },
       {  0x091517cc, "nbi1.nbitm.QueueConfig499" },
       {  0x091517d0, "nbi1.nbitm.QueueConfig500" },
       {  0x091517d4, "nbi1.nbitm.QueueConfig501" },
       {  0x091517d8, "nbi1.nbitm.QueueConfig502" },
       {  0x091517dc, "nbi1.nbitm.QueueConfig503" },
       {  0x091517e0, "nbi1.nbitm.QueueConfig504" },
       {  0x091517e4, "nbi1.nbitm.QueueConfig505" },
       {  0x091517e8, "nbi1.nbitm.QueueConfig506" },
       {  0x091517ec, "nbi1.nbitm.QueueConfig507" },
       {  0x091517f0, "nbi1.nbitm.QueueConfig508" },
       {  0x091517f4, "nbi1.nbitm.QueueConfig509" },
       {  0x091517f8, "nbi1.nbitm.QueueConfig510" },
       {  0x091517fc, "nbi1.nbitm.QueueConfig511" },
       {  0x09151800, "nbi1.nbitm.QueueConfig512" },
       {  0x09151804, "nbi1.nbitm.QueueConfig513" },
       {  0x09151808, "nbi1.nbitm.QueueConfig514" },
       {  0x0915180c, "nbi1.nbitm.QueueConfig515" },
       {  0x09151810, "nbi1.nbitm.QueueConfig516" },
       {  0x09151814, "nbi1.nbitm.QueueConfig517" },
       {  0x09151818, "nbi1.nbitm.QueueConfig518" },
       {  0x0915181c, "nbi1.nbitm.QueueConfig519" },
       {  0x09151820, "nbi1.nbitm.QueueConfig520" },
       {  0x09151824, "nbi1.nbitm.QueueConfig521" },
       {  0x09151828, "nbi1.nbitm.QueueConfig522" },
       {  0x0915182c, "nbi1.nbitm.QueueConfig523" },
       {  0x09151830, "nbi1.nbitm.QueueConfig524" },
       {  0x09151834, "nbi1.nbitm.QueueConfig525" },
       {  0x09151838, "nbi1.nbitm.QueueConfig526" },
       {  0x0915183c, "nbi1.nbitm.QueueConfig527" },
       {  0x09151840, "nbi1.nbitm.QueueConfig528" },
       {  0x09151844, "nbi1.nbitm.QueueConfig529" },
       {  0x09151848, "nbi1.nbitm.QueueConfig530" },
       {  0x0915184c, "nbi1.nbitm.QueueConfig531" },
       {  0x09151850, "nbi1.nbitm.QueueConfig532" },
       {  0x09151854, "nbi1.nbitm.QueueConfig533" },
       {  0x09151858, "nbi1.nbitm.QueueConfig534" },
       {  0x0915185c, "nbi1.nbitm.QueueConfig535" },
       {  0x09151860, "nbi1.nbitm.QueueConfig536" },
       {  0x09151864, "nbi1.nbitm.QueueConfig537" },
       {  0x09151868, "nbi1.nbitm.QueueConfig538" },
       {  0x0915186c, "nbi1.nbitm.QueueConfig539" },
       {  0x09151870, "nbi1.nbitm.QueueConfig540" },
       {  0x09151874, "nbi1.nbitm.QueueConfig541" },
       {  0x09151878, "nbi1.nbitm.QueueConfig542" },
       {  0x0915187c, "nbi1.nbitm.QueueConfig543" },
       {  0x09151880, "nbi1.nbitm.QueueConfig544" },
       {  0x09151884, "nbi1.nbitm.QueueConfig545" },
       {  0x09151888, "nbi1.nbitm.QueueConfig546" },
       {  0x0915188c, "nbi1.nbitm.QueueConfig547" },
       {  0x09151890, "nbi1.nbitm.QueueConfig548" },
       {  0x09151894, "nbi1.nbitm.QueueConfig549" },
       {  0x09151898, "nbi1.nbitm.QueueConfig550" },
       {  0x0915189c, "nbi1.nbitm.QueueConfig551" },
       {  0x091518a0, "nbi1.nbitm.QueueConfig552" },
       {  0x091518a4, "nbi1.nbitm.QueueConfig553" },
       {  0x091518a8, "nbi1.nbitm.QueueConfig554" },
       {  0x091518ac, "nbi1.nbitm.QueueConfig555" },
       {  0x091518b0, "nbi1.nbitm.QueueConfig556" },
       {  0x091518b4, "nbi1.nbitm.QueueConfig557" },
       {  0x091518b8, "nbi1.nbitm.QueueConfig558" },
       {  0x091518bc, "nbi1.nbitm.QueueConfig559" },
       {  0x091518c0, "nbi1.nbitm.QueueConfig560" },
       {  0x091518c4, "nbi1.nbitm.QueueConfig561" },
       {  0x091518c8, "nbi1.nbitm.QueueConfig562" },
       {  0x091518cc, "nbi1.nbitm.QueueConfig563" },
       {  0x091518d0, "nbi1.nbitm.QueueConfig564" },
       {  0x091518d4, "nbi1.nbitm.QueueConfig565" },
       {  0x091518d8, "nbi1.nbitm.QueueConfig566" },
       {  0x091518dc, "nbi1.nbitm.QueueConfig567" },
       {  0x091518e0, "nbi1.nbitm.QueueConfig568" },
       {  0x091518e4, "nbi1.nbitm.QueueConfig569" },
       {  0x091518e8, "nbi1.nbitm.QueueConfig570" },
       {  0x091518ec, "nbi1.nbitm.QueueConfig571" },
       {  0x091518f0, "nbi1.nbitm.QueueConfig572" },
       {  0x091518f4, "nbi1.nbitm.QueueConfig573" },
       {  0x091518f8, "nbi1.nbitm.QueueConfig574" },
       {  0x091518fc, "nbi1.nbitm.QueueConfig575" },
       {  0x09151900, "nbi1.nbitm.QueueConfig576" },
       {  0x09151904, "nbi1.nbitm.QueueConfig577" },
       {  0x09151908, "nbi1.nbitm.QueueConfig578" },
       {  0x0915190c, "nbi1.nbitm.QueueConfig579" },
       {  0x09151910, "nbi1.nbitm.QueueConfig580" },
       {  0x09151914, "nbi1.nbitm.QueueConfig581" },
       {  0x09151918, "nbi1.nbitm.QueueConfig582" },
       {  0x0915191c, "nbi1.nbitm.QueueConfig583" },
       {  0x09151920, "nbi1.nbitm.QueueConfig584" },
       {  0x09151924, "nbi1.nbitm.QueueConfig585" },
       {  0x09151928, "nbi1.nbitm.QueueConfig586" },
       {  0x0915192c, "nbi1.nbitm.QueueConfig587" },
       {  0x09151930, "nbi1.nbitm.QueueConfig588" },
       {  0x09151934, "nbi1.nbitm.QueueConfig589" },
       {  0x09151938, "nbi1.nbitm.QueueConfig590" },
       {  0x0915193c, "nbi1.nbitm.QueueConfig591" },
       {  0x09151940, "nbi1.nbitm.QueueConfig592" },
       {  0x09151944, "nbi1.nbitm.QueueConfig593" },
       {  0x09151948, "nbi1.nbitm.QueueConfig594" },
       {  0x0915194c, "nbi1.nbitm.QueueConfig595" },
       {  0x09151950, "nbi1.nbitm.QueueConfig596" },
       {  0x09151954, "nbi1.nbitm.QueueConfig597" },
       {  0x09151958, "nbi1.nbitm.QueueConfig598" },
       {  0x0915195c, "nbi1.nbitm.QueueConfig599" },
       {  0x09151960, "nbi1.nbitm.QueueConfig600" },
       {  0x09151964, "nbi1.nbitm.QueueConfig601" },
       {  0x09151968, "nbi1.nbitm.QueueConfig602" },
       {  0x0915196c, "nbi1.nbitm.QueueConfig603" },
       {  0x09151970, "nbi1.nbitm.QueueConfig604" },
       {  0x09151974, "nbi1.nbitm.QueueConfig605" },
       {  0x09151978, "nbi1.nbitm.QueueConfig606" },
       {  0x0915197c, "nbi1.nbitm.QueueConfig607" },
       {  0x09151980, "nbi1.nbitm.QueueConfig608" },
       {  0x09151984, "nbi1.nbitm.QueueConfig609" },
       {  0x09151988, "nbi1.nbitm.QueueConfig610" },
       {  0x0915198c, "nbi1.nbitm.QueueConfig611" },
       {  0x09151990, "nbi1.nbitm.QueueConfig612" },
       {  0x09151994, "nbi1.nbitm.QueueConfig613" },
       {  0x09151998, "nbi1.nbitm.QueueConfig614" },
       {  0x0915199c, "nbi1.nbitm.QueueConfig615" },
       {  0x091519a0, "nbi1.nbitm.QueueConfig616" },
       {  0x091519a4, "nbi1.nbitm.QueueConfig617" },
       {  0x091519a8, "nbi1.nbitm.QueueConfig618" },
       {  0x091519ac, "nbi1.nbitm.QueueConfig619" },
       {  0x091519b0, "nbi1.nbitm.QueueConfig620" },
       {  0x091519b4, "nbi1.nbitm.QueueConfig621" },
       {  0x091519b8, "nbi1.nbitm.QueueConfig622" },
       {  0x091519bc, "nbi1.nbitm.QueueConfig623" },
       {  0x091519c0, "nbi1.nbitm.QueueConfig624" },
       {  0x091519c4, "nbi1.nbitm.QueueConfig625" },
       {  0x091519c8, "nbi1.nbitm.QueueConfig626" },
       {  0x091519cc, "nbi1.nbitm.QueueConfig627" },
       {  0x091519d0, "nbi1.nbitm.QueueConfig628" },
       {  0x091519d4, "nbi1.nbitm.QueueConfig629" },
       {  0x091519d8, "nbi1.nbitm.QueueConfig630" },
       {  0x091519dc, "nbi1.nbitm.QueueConfig631" },
       {  0x091519e0, "nbi1.nbitm.QueueConfig632" },
       {  0x091519e4, "nbi1.nbitm.QueueConfig633" },
       {  0x091519e8, "nbi1.nbitm.QueueConfig634" },
       {  0x091519ec, "nbi1.nbitm.QueueConfig635" },
       {  0x091519f0, "nbi1.nbitm.QueueConfig636" },
       {  0x091519f4, "nbi1.nbitm.QueueConfig637" },
       {  0x091519f8, "nbi1.nbitm.QueueConfig638" },
       {  0x091519fc, "nbi1.nbitm.QueueConfig639" },
       {  0x09151a00, "nbi1.nbitm.QueueConfig640" },
       {  0x09151a04, "nbi1.nbitm.QueueConfig641" },
       {  0x09151a08, "nbi1.nbitm.QueueConfig642" },
       {  0x09151a0c, "nbi1.nbitm.QueueConfig643" },
       {  0x09151a10, "nbi1.nbitm.QueueConfig644" },
       {  0x09151a14, "nbi1.nbitm.QueueConfig645" },
       {  0x09151a18, "nbi1.nbitm.QueueConfig646" },
       {  0x09151a1c, "nbi1.nbitm.QueueConfig647" },
       {  0x09151a20, "nbi1.nbitm.QueueConfig648" },
       {  0x09151a24, "nbi1.nbitm.QueueConfig649" },
       {  0x09151a28, "nbi1.nbitm.QueueConfig650" },
       {  0x09151a2c, "nbi1.nbitm.QueueConfig651" },
       {  0x09151a30, "nbi1.nbitm.QueueConfig652" },
       {  0x09151a34, "nbi1.nbitm.QueueConfig653" },
       {  0x09151a38, "nbi1.nbitm.QueueConfig654" },
       {  0x09151a3c, "nbi1.nbitm.QueueConfig655" },
       {  0x09151a40, "nbi1.nbitm.QueueConfig656" },
       {  0x09151a44, "nbi1.nbitm.QueueConfig657" },
       {  0x09151a48, "nbi1.nbitm.QueueConfig658" },
       {  0x09151a4c, "nbi1.nbitm.QueueConfig659" },
       {  0x09151a50, "nbi1.nbitm.QueueConfig660" },
       {  0x09151a54, "nbi1.nbitm.QueueConfig661" },
       {  0x09151a58, "nbi1.nbitm.QueueConfig662" },
       {  0x09151a5c, "nbi1.nbitm.QueueConfig663" },
       {  0x09151a60, "nbi1.nbitm.QueueConfig664" },
       {  0x09151a64, "nbi1.nbitm.QueueConfig665" },
       {  0x09151a68, "nbi1.nbitm.QueueConfig666" },
       {  0x09151a6c, "nbi1.nbitm.QueueConfig667" },
       {  0x09151a70, "nbi1.nbitm.QueueConfig668" },
       {  0x09151a74, "nbi1.nbitm.QueueConfig669" },
       {  0x09151a78, "nbi1.nbitm.QueueConfig670" },
       {  0x09151a7c, "nbi1.nbitm.QueueConfig671" },
       {  0x09151a80, "nbi1.nbitm.QueueConfig672" },
       {  0x09151a84, "nbi1.nbitm.QueueConfig673" },
       {  0x09151a88, "nbi1.nbitm.QueueConfig674" },
       {  0x09151a8c, "nbi1.nbitm.QueueConfig675" },
       {  0x09151a90, "nbi1.nbitm.QueueConfig676" },
       {  0x09151a94, "nbi1.nbitm.QueueConfig677" },
       {  0x09151a98, "nbi1.nbitm.QueueConfig678" },
       {  0x09151a9c, "nbi1.nbitm.QueueConfig679" },
       {  0x09151aa0, "nbi1.nbitm.QueueConfig680" },
       {  0x09151aa4, "nbi1.nbitm.QueueConfig681" },
       {  0x09151aa8, "nbi1.nbitm.QueueConfig682" },
       {  0x09151aac, "nbi1.nbitm.QueueConfig683" },
       {  0x09151ab0, "nbi1.nbitm.QueueConfig684" },
       {  0x09151ab4, "nbi1.nbitm.QueueConfig685" },
       {  0x09151ab8, "nbi1.nbitm.QueueConfig686" },
       {  0x09151abc, "nbi1.nbitm.QueueConfig687" },
       {  0x09151ac0, "nbi1.nbitm.QueueConfig688" },
       {  0x09151ac4, "nbi1.nbitm.QueueConfig689" },
       {  0x09151ac8, "nbi1.nbitm.QueueConfig690" },
       {  0x09151acc, "nbi1.nbitm.QueueConfig691" },
       {  0x09151ad0, "nbi1.nbitm.QueueConfig692" },
       {  0x09151ad4, "nbi1.nbitm.QueueConfig693" },
       {  0x09151ad8, "nbi1.nbitm.QueueConfig694" },
       {  0x09151adc, "nbi1.nbitm.QueueConfig695" },
       {  0x09151ae0, "nbi1.nbitm.QueueConfig696" },
       {  0x09151ae4, "nbi1.nbitm.QueueConfig697" },
       {  0x09151ae8, "nbi1.nbitm.QueueConfig698" },
       {  0x09151aec, "nbi1.nbitm.QueueConfig699" },
       {  0x09151af0, "nbi1.nbitm.QueueConfig700" },
       {  0x09151af4, "nbi1.nbitm.QueueConfig701" },
       {  0x09151af8, "nbi1.nbitm.QueueConfig702" },
       {  0x09151afc, "nbi1.nbitm.QueueConfig703" },
       {  0x09151b00, "nbi1.nbitm.QueueConfig704" },
       {  0x09151b04, "nbi1.nbitm.QueueConfig705" },
       {  0x09151b08, "nbi1.nbitm.QueueConfig706" },
       {  0x09151b0c, "nbi1.nbitm.QueueConfig707" },
       {  0x09151b10, "nbi1.nbitm.QueueConfig708" },
       {  0x09151b14, "nbi1.nbitm.QueueConfig709" },
       {  0x09151b18, "nbi1.nbitm.QueueConfig710" },
       {  0x09151b1c, "nbi1.nbitm.QueueConfig711" },
       {  0x09151b20, "nbi1.nbitm.QueueConfig712" },
       {  0x09151b24, "nbi1.nbitm.QueueConfig713" },
       {  0x09151b28, "nbi1.nbitm.QueueConfig714" },
       {  0x09151b2c, "nbi1.nbitm.QueueConfig715" },
       {  0x09151b30, "nbi1.nbitm.QueueConfig716" },
       {  0x09151b34, "nbi1.nbitm.QueueConfig717" },
       {  0x09151b38, "nbi1.nbitm.QueueConfig718" },
       {  0x09151b3c, "nbi1.nbitm.QueueConfig719" },
       {  0x09151b40, "nbi1.nbitm.QueueConfig720" },
       {  0x09151b44, "nbi1.nbitm.QueueConfig721" },
       {  0x09151b48, "nbi1.nbitm.QueueConfig722" },
       {  0x09151b4c, "nbi1.nbitm.QueueConfig723" },
       {  0x09151b50, "nbi1.nbitm.QueueConfig724" },
       {  0x09151b54, "nbi1.nbitm.QueueConfig725" },
       {  0x09151b58, "nbi1.nbitm.QueueConfig726" },
       {  0x09151b5c, "nbi1.nbitm.QueueConfig727" },
       {  0x09151b60, "nbi1.nbitm.QueueConfig728" },
       {  0x09151b64, "nbi1.nbitm.QueueConfig729" },
       {  0x09151b68, "nbi1.nbitm.QueueConfig730" },
       {  0x09151b6c, "nbi1.nbitm.QueueConfig731" },
       {  0x09151b70, "nbi1.nbitm.QueueConfig732" },
       {  0x09151b74, "nbi1.nbitm.QueueConfig733" },
       {  0x09151b78, "nbi1.nbitm.QueueConfig734" },
       {  0x09151b7c, "nbi1.nbitm.QueueConfig735" },
       {  0x09151b80, "nbi1.nbitm.QueueConfig736" },
       {  0x09151b84, "nbi1.nbitm.QueueConfig737" },
       {  0x09151b88, "nbi1.nbitm.QueueConfig738" },
       {  0x09151b8c, "nbi1.nbitm.QueueConfig739" },
       {  0x09151b90, "nbi1.nbitm.QueueConfig740" },
       {  0x09151b94, "nbi1.nbitm.QueueConfig741" },
       {  0x09151b98, "nbi1.nbitm.QueueConfig742" },
       {  0x09151b9c, "nbi1.nbitm.QueueConfig743" },
       {  0x09151ba0, "nbi1.nbitm.QueueConfig744" },
       {  0x09151ba4, "nbi1.nbitm.QueueConfig745" },
       {  0x09151ba8, "nbi1.nbitm.QueueConfig746" },
       {  0x09151bac, "nbi1.nbitm.QueueConfig747" },
       {  0x09151bb0, "nbi1.nbitm.QueueConfig748" },
       {  0x09151bb4, "nbi1.nbitm.QueueConfig749" },
       {  0x09151bb8, "nbi1.nbitm.QueueConfig750" },
       {  0x09151bbc, "nbi1.nbitm.QueueConfig751" },
       {  0x09151bc0, "nbi1.nbitm.QueueConfig752" },
       {  0x09151bc4, "nbi1.nbitm.QueueConfig753" },
       {  0x09151bc8, "nbi1.nbitm.QueueConfig754" },
       {  0x09151bcc, "nbi1.nbitm.QueueConfig755" },
       {  0x09151bd0, "nbi1.nbitm.QueueConfig756" },
       {  0x09151bd4, "nbi1.nbitm.QueueConfig757" },
       {  0x09151bd8, "nbi1.nbitm.QueueConfig758" },
       {  0x09151bdc, "nbi1.nbitm.QueueConfig759" },
       {  0x09151be0, "nbi1.nbitm.QueueConfig760" },
       {  0x09151be4, "nbi1.nbitm.QueueConfig761" },
       {  0x09151be8, "nbi1.nbitm.QueueConfig762" },
       {  0x09151bec, "nbi1.nbitm.QueueConfig763" },
       {  0x09151bf0, "nbi1.nbitm.QueueConfig764" },
       {  0x09151bf4, "nbi1.nbitm.QueueConfig765" },
       {  0x09151bf8, "nbi1.nbitm.QueueConfig766" },
       {  0x09151bfc, "nbi1.nbitm.QueueConfig767" },
       {  0x09151c00, "nbi1.nbitm.QueueConfig768" },
       {  0x09151c04, "nbi1.nbitm.QueueConfig769" },
       {  0x09151c08, "nbi1.nbitm.QueueConfig770" },
       {  0x09151c0c, "nbi1.nbitm.QueueConfig771" },
       {  0x09151c10, "nbi1.nbitm.QueueConfig772" },
       {  0x09151c14, "nbi1.nbitm.QueueConfig773" },
       {  0x09151c18, "nbi1.nbitm.QueueConfig774" },
       {  0x09151c1c, "nbi1.nbitm.QueueConfig775" },
       {  0x09151c20, "nbi1.nbitm.QueueConfig776" },
       {  0x09151c24, "nbi1.nbitm.QueueConfig777" },
       {  0x09151c28, "nbi1.nbitm.QueueConfig778" },
       {  0x09151c2c, "nbi1.nbitm.QueueConfig779" },
       {  0x09151c30, "nbi1.nbitm.QueueConfig780" },
       {  0x09151c34, "nbi1.nbitm.QueueConfig781" },
       {  0x09151c38, "nbi1.nbitm.QueueConfig782" },
       {  0x09151c3c, "nbi1.nbitm.QueueConfig783" },
       {  0x09151c40, "nbi1.nbitm.QueueConfig784" },
       {  0x09151c44, "nbi1.nbitm.QueueConfig785" },
       {  0x09151c48, "nbi1.nbitm.QueueConfig786" },
       {  0x09151c4c, "nbi1.nbitm.QueueConfig787" },
       {  0x09151c50, "nbi1.nbitm.QueueConfig788" },
       {  0x09151c54, "nbi1.nbitm.QueueConfig789" },
       {  0x09151c58, "nbi1.nbitm.QueueConfig790" },
       {  0x09151c5c, "nbi1.nbitm.QueueConfig791" },
       {  0x09151c60, "nbi1.nbitm.QueueConfig792" },
       {  0x09151c64, "nbi1.nbitm.QueueConfig793" },
       {  0x09151c68, "nbi1.nbitm.QueueConfig794" },
       {  0x09151c6c, "nbi1.nbitm.QueueConfig795" },
       {  0x09151c70, "nbi1.nbitm.QueueConfig796" },
       {  0x09151c74, "nbi1.nbitm.QueueConfig797" },
       {  0x09151c78, "nbi1.nbitm.QueueConfig798" },
       {  0x09151c7c, "nbi1.nbitm.QueueConfig799" },
       {  0x09151c80, "nbi1.nbitm.QueueConfig800" },
       {  0x09151c84, "nbi1.nbitm.QueueConfig801" },
       {  0x09151c88, "nbi1.nbitm.QueueConfig802" },
       {  0x09151c8c, "nbi1.nbitm.QueueConfig803" },
       {  0x09151c90, "nbi1.nbitm.QueueConfig804" },
       {  0x09151c94, "nbi1.nbitm.QueueConfig805" },
       {  0x09151c98, "nbi1.nbitm.QueueConfig806" },
       {  0x09151c9c, "nbi1.nbitm.QueueConfig807" },
       {  0x09151ca0, "nbi1.nbitm.QueueConfig808" },
       {  0x09151ca4, "nbi1.nbitm.QueueConfig809" },
       {  0x09151ca8, "nbi1.nbitm.QueueConfig810" },
       {  0x09151cac, "nbi1.nbitm.QueueConfig811" },
       {  0x09151cb0, "nbi1.nbitm.QueueConfig812" },
       {  0x09151cb4, "nbi1.nbitm.QueueConfig813" },
       {  0x09151cb8, "nbi1.nbitm.QueueConfig814" },
       {  0x09151cbc, "nbi1.nbitm.QueueConfig815" },
       {  0x09151cc0, "nbi1.nbitm.QueueConfig816" },
       {  0x09151cc4, "nbi1.nbitm.QueueConfig817" },
       {  0x09151cc8, "nbi1.nbitm.QueueConfig818" },
       {  0x09151ccc, "nbi1.nbitm.QueueConfig819" },
       {  0x09151cd0, "nbi1.nbitm.QueueConfig820" },
       {  0x09151cd4, "nbi1.nbitm.QueueConfig821" },
       {  0x09151cd8, "nbi1.nbitm.QueueConfig822" },
       {  0x09151cdc, "nbi1.nbitm.QueueConfig823" },
       {  0x09151ce0, "nbi1.nbitm.QueueConfig824" },
       {  0x09151ce4, "nbi1.nbitm.QueueConfig825" },
       {  0x09151ce8, "nbi1.nbitm.QueueConfig826" },
       {  0x09151cec, "nbi1.nbitm.QueueConfig827" },
       {  0x09151cf0, "nbi1.nbitm.QueueConfig828" },
       {  0x09151cf4, "nbi1.nbitm.QueueConfig829" },
       {  0x09151cf8, "nbi1.nbitm.QueueConfig830" },
       {  0x09151cfc, "nbi1.nbitm.QueueConfig831" },
       {  0x09151d00, "nbi1.nbitm.QueueConfig832" },
       {  0x09151d04, "nbi1.nbitm.QueueConfig833" },
       {  0x09151d08, "nbi1.nbitm.QueueConfig834" },
       {  0x09151d0c, "nbi1.nbitm.QueueConfig835" },
       {  0x09151d10, "nbi1.nbitm.QueueConfig836" },
       {  0x09151d14, "nbi1.nbitm.QueueConfig837" },
       {  0x09151d18, "nbi1.nbitm.QueueConfig838" },
       {  0x09151d1c, "nbi1.nbitm.QueueConfig839" },
       {  0x09151d20, "nbi1.nbitm.QueueConfig840" },
       {  0x09151d24, "nbi1.nbitm.QueueConfig841" },
       {  0x09151d28, "nbi1.nbitm.QueueConfig842" },
       {  0x09151d2c, "nbi1.nbitm.QueueConfig843" },
       {  0x09151d30, "nbi1.nbitm.QueueConfig844" },
       {  0x09151d34, "nbi1.nbitm.QueueConfig845" },
       {  0x09151d38, "nbi1.nbitm.QueueConfig846" },
       {  0x09151d3c, "nbi1.nbitm.QueueConfig847" },
       {  0x09151d40, "nbi1.nbitm.QueueConfig848" },
       {  0x09151d44, "nbi1.nbitm.QueueConfig849" },
       {  0x09151d48, "nbi1.nbitm.QueueConfig850" },
       {  0x09151d4c, "nbi1.nbitm.QueueConfig851" },
       {  0x09151d50, "nbi1.nbitm.QueueConfig852" },
       {  0x09151d54, "nbi1.nbitm.QueueConfig853" },
       {  0x09151d58, "nbi1.nbitm.QueueConfig854" },
       {  0x09151d5c, "nbi1.nbitm.QueueConfig855" },
       {  0x09151d60, "nbi1.nbitm.QueueConfig856" },
       {  0x09151d64, "nbi1.nbitm.QueueConfig857" },
       {  0x09151d68, "nbi1.nbitm.QueueConfig858" },
       {  0x09151d6c, "nbi1.nbitm.QueueConfig859" },
       {  0x09151d70, "nbi1.nbitm.QueueConfig860" },
       {  0x09151d74, "nbi1.nbitm.QueueConfig861" },
       {  0x09151d78, "nbi1.nbitm.QueueConfig862" },
       {  0x09151d7c, "nbi1.nbitm.QueueConfig863" },
       {  0x09151d80, "nbi1.nbitm.QueueConfig864" },
       {  0x09151d84, "nbi1.nbitm.QueueConfig865" },
       {  0x09151d88, "nbi1.nbitm.QueueConfig866" },
       {  0x09151d8c, "nbi1.nbitm.QueueConfig867" },
       {  0x09151d90, "nbi1.nbitm.QueueConfig868" },
       {  0x09151d94, "nbi1.nbitm.QueueConfig869" },
       {  0x09151d98, "nbi1.nbitm.QueueConfig870" },
       {  0x09151d9c, "nbi1.nbitm.QueueConfig871" },
       {  0x09151da0, "nbi1.nbitm.QueueConfig872" },
       {  0x09151da4, "nbi1.nbitm.QueueConfig873" },
       {  0x09151da8, "nbi1.nbitm.QueueConfig874" },
       {  0x09151dac, "nbi1.nbitm.QueueConfig875" },
       {  0x09151db0, "nbi1.nbitm.QueueConfig876" },
       {  0x09151db4, "nbi1.nbitm.QueueConfig877" },
       {  0x09151db8, "nbi1.nbitm.QueueConfig878" },
       {  0x09151dbc, "nbi1.nbitm.QueueConfig879" },
       {  0x09151dc0, "nbi1.nbitm.QueueConfig880" },
       {  0x09151dc4, "nbi1.nbitm.QueueConfig881" },
       {  0x09151dc8, "nbi1.nbitm.QueueConfig882" },
       {  0x09151dcc, "nbi1.nbitm.QueueConfig883" },
       {  0x09151dd0, "nbi1.nbitm.QueueConfig884" },
       {  0x09151dd4, "nbi1.nbitm.QueueConfig885" },
       {  0x09151dd8, "nbi1.nbitm.QueueConfig886" },
       {  0x09151ddc, "nbi1.nbitm.QueueConfig887" },
       {  0x09151de0, "nbi1.nbitm.QueueConfig888" },
       {  0x09151de4, "nbi1.nbitm.QueueConfig889" },
       {  0x09151de8, "nbi1.nbitm.QueueConfig890" },
       {  0x09151dec, "nbi1.nbitm.QueueConfig891" },
       {  0x09151df0, "nbi1.nbitm.QueueConfig892" },
       {  0x09151df4, "nbi1.nbitm.QueueConfig893" },
       {  0x09151df8, "nbi1.nbitm.QueueConfig894" },
       {  0x09151dfc, "nbi1.nbitm.QueueConfig895" },
       {  0x09151e00, "nbi1.nbitm.QueueConfig896" },
       {  0x09151e04, "nbi1.nbitm.QueueConfig897" },
       {  0x09151e08, "nbi1.nbitm.QueueConfig898" },
       {  0x09151e0c, "nbi1.nbitm.QueueConfig899" },
       {  0x09151e10, "nbi1.nbitm.QueueConfig900" },
       {  0x09151e14, "nbi1.nbitm.QueueConfig901" },
       {  0x09151e18, "nbi1.nbitm.QueueConfig902" },
       {  0x09151e1c, "nbi1.nbitm.QueueConfig903" },
       {  0x09151e20, "nbi1.nbitm.QueueConfig904" },
       {  0x09151e24, "nbi1.nbitm.QueueConfig905" },
       {  0x09151e28, "nbi1.nbitm.QueueConfig906" },
       {  0x09151e2c, "nbi1.nbitm.QueueConfig907" },
       {  0x09151e30, "nbi1.nbitm.QueueConfig908" },
       {  0x09151e34, "nbi1.nbitm.QueueConfig909" },
       {  0x09151e38, "nbi1.nbitm.QueueConfig910" },
       {  0x09151e3c, "nbi1.nbitm.QueueConfig911" },
       {  0x09151e40, "nbi1.nbitm.QueueConfig912" },
       {  0x09151e44, "nbi1.nbitm.QueueConfig913" },
       {  0x09151e48, "nbi1.nbitm.QueueConfig914" },
       {  0x09151e4c, "nbi1.nbitm.QueueConfig915" },
       {  0x09151e50, "nbi1.nbitm.QueueConfig916" },
       {  0x09151e54, "nbi1.nbitm.QueueConfig917" },
       {  0x09151e58, "nbi1.nbitm.QueueConfig918" },
       {  0x09151e5c, "nbi1.nbitm.QueueConfig919" },
       {  0x09151e60, "nbi1.nbitm.QueueConfig920" },
       {  0x09151e64, "nbi1.nbitm.QueueConfig921" },
       {  0x09151e68, "nbi1.nbitm.QueueConfig922" },
       {  0x09151e6c, "nbi1.nbitm.QueueConfig923" },
       {  0x09151e70, "nbi1.nbitm.QueueConfig924" },
       {  0x09151e74, "nbi1.nbitm.QueueConfig925" },
       {  0x09151e78, "nbi1.nbitm.QueueConfig926" },
       {  0x09151e7c, "nbi1.nbitm.QueueConfig927" },
       {  0x09151e80, "nbi1.nbitm.QueueConfig928" },
       {  0x09151e84, "nbi1.nbitm.QueueConfig929" },
       {  0x09151e88, "nbi1.nbitm.QueueConfig930" },
       {  0x09151e8c, "nbi1.nbitm.QueueConfig931" },
       {  0x09151e90, "nbi1.nbitm.QueueConfig932" },
       {  0x09151e94, "nbi1.nbitm.QueueConfig933" },
       {  0x09151e98, "nbi1.nbitm.QueueConfig934" },
       {  0x09151e9c, "nbi1.nbitm.QueueConfig935" },
       {  0x09151ea0, "nbi1.nbitm.QueueConfig936" },
       {  0x09151ea4, "nbi1.nbitm.QueueConfig937" },
       {  0x09151ea8, "nbi1.nbitm.QueueConfig938" },
       {  0x09151eac, "nbi1.nbitm.QueueConfig939" },
       {  0x09151eb0, "nbi1.nbitm.QueueConfig940" },
       {  0x09151eb4, "nbi1.nbitm.QueueConfig941" },
       {  0x09151eb8, "nbi1.nbitm.QueueConfig942" },
       {  0x09151ebc, "nbi1.nbitm.QueueConfig943" },
       {  0x09151ec0, "nbi1.nbitm.QueueConfig944" },
       {  0x09151ec4, "nbi1.nbitm.QueueConfig945" },
       {  0x09151ec8, "nbi1.nbitm.QueueConfig946" },
       {  0x09151ecc, "nbi1.nbitm.QueueConfig947" },
       {  0x09151ed0, "nbi1.nbitm.QueueConfig948" },
       {  0x09151ed4, "nbi1.nbitm.QueueConfig949" },
       {  0x09151ed8, "nbi1.nbitm.QueueConfig950" },
       {  0x09151edc, "nbi1.nbitm.QueueConfig951" },
       {  0x09151ee0, "nbi1.nbitm.QueueConfig952" },
       {  0x09151ee4, "nbi1.nbitm.QueueConfig953" },
       {  0x09151ee8, "nbi1.nbitm.QueueConfig954" },
       {  0x09151eec, "nbi1.nbitm.QueueConfig955" },
       {  0x09151ef0, "nbi1.nbitm.QueueConfig956" },
       {  0x09151ef4, "nbi1.nbitm.QueueConfig957" },
       {  0x09151ef8, "nbi1.nbitm.QueueConfig958" },
       {  0x09151efc, "nbi1.nbitm.QueueConfig959" },
       {  0x09151f00, "nbi1.nbitm.QueueConfig960" },
       {  0x09151f04, "nbi1.nbitm.QueueConfig961" },
       {  0x09151f08, "nbi1.nbitm.QueueConfig962" },
       {  0x09151f0c, "nbi1.nbitm.QueueConfig963" },
       {  0x09151f10, "nbi1.nbitm.QueueConfig964" },
       {  0x09151f14, "nbi1.nbitm.QueueConfig965" },
       {  0x09151f18, "nbi1.nbitm.QueueConfig966" },
       {  0x09151f1c, "nbi1.nbitm.QueueConfig967" },
       {  0x09151f20, "nbi1.nbitm.QueueConfig968" },
       {  0x09151f24, "nbi1.nbitm.QueueConfig969" },
       {  0x09151f28, "nbi1.nbitm.QueueConfig970" },
       {  0x09151f2c, "nbi1.nbitm.QueueConfig971" },
       {  0x09151f30, "nbi1.nbitm.QueueConfig972" },
       {  0x09151f34, "nbi1.nbitm.QueueConfig973" },
       {  0x09151f38, "nbi1.nbitm.QueueConfig974" },
       {  0x09151f3c, "nbi1.nbitm.QueueConfig975" },
       {  0x09151f40, "nbi1.nbitm.QueueConfig976" },
       {  0x09151f44, "nbi1.nbitm.QueueConfig977" },
       {  0x09151f48, "nbi1.nbitm.QueueConfig978" },
       {  0x09151f4c, "nbi1.nbitm.QueueConfig979" },
       {  0x09151f50, "nbi1.nbitm.QueueConfig980" },
       {  0x09151f54, "nbi1.nbitm.QueueConfig981" },
       {  0x09151f58, "nbi1.nbitm.QueueConfig982" },
       {  0x09151f5c, "nbi1.nbitm.QueueConfig983" },
       {  0x09151f60, "nbi1.nbitm.QueueConfig984" },
       {  0x09151f64, "nbi1.nbitm.QueueConfig985" },
       {  0x09151f68, "nbi1.nbitm.QueueConfig986" },
       {  0x09151f6c, "nbi1.nbitm.QueueConfig987" },
       {  0x09151f70, "nbi1.nbitm.QueueConfig988" },
       {  0x09151f74, "nbi1.nbitm.QueueConfig989" },
       {  0x09151f78, "nbi1.nbitm.QueueConfig990" },
       {  0x09151f7c, "nbi1.nbitm.QueueConfig991" },
       {  0x09151f80, "nbi1.nbitm.QueueConfig992" },
       {  0x09151f84, "nbi1.nbitm.QueueConfig993" },
       {  0x09151f88, "nbi1.nbitm.QueueConfig994" },
       {  0x09151f8c, "nbi1.nbitm.QueueConfig995" },
       {  0x09151f90, "nbi1.nbitm.QueueConfig996" },
       {  0x09151f94, "nbi1.nbitm.QueueConfig997" },
       {  0x09151f98, "nbi1.nbitm.QueueConfig998" },
       {  0x09151f9c, "nbi1.nbitm.QueueConfig999" },
       {  0x09151fa0, "nbi1.nbitm.QueueConfig1000" },
       {  0x09151fa4, "nbi1.nbitm.QueueConfig1001" },
       {  0x09151fa8, "nbi1.nbitm.QueueConfig1002" },
       {  0x09151fac, "nbi1.nbitm.QueueConfig1003" },
       {  0x09151fb0, "nbi1.nbitm.QueueConfig1004" },
       {  0x09151fb4, "nbi1.nbitm.QueueConfig1005" },
       {  0x09151fb8, "nbi1.nbitm.QueueConfig1006" },
       {  0x09151fbc, "nbi1.nbitm.QueueConfig1007" },
       {  0x09151fc0, "nbi1.nbitm.QueueConfig1008" },
       {  0x09151fc4, "nbi1.nbitm.QueueConfig1009" },
       {  0x09151fc8, "nbi1.nbitm.QueueConfig1010" },
       {  0x09151fcc, "nbi1.nbitm.QueueConfig1011" },
       {  0x09151fd0, "nbi1.nbitm.QueueConfig1012" },
       {  0x09151fd4, "nbi1.nbitm.QueueConfig1013" },
       {  0x09151fd8, "nbi1.nbitm.QueueConfig1014" },
       {  0x09151fdc, "nbi1.nbitm.QueueConfig1015" },
       {  0x09151fe0, "nbi1.nbitm.QueueConfig1016" },
       {  0x09151fe4, "nbi1.nbitm.QueueConfig1017" },
       {  0x09151fe8, "nbi1.nbitm.QueueConfig1018" },
       {  0x09151fec, "nbi1.nbitm.QueueConfig1019" },
       {  0x09151ff0, "nbi1.nbitm.QueueConfig1020" },
       {  0x09151ff4, "nbi1.nbitm.QueueConfig1021" },
       {  0x09151ff8, "nbi1.nbitm.QueueConfig1022" },
       {  0x09151ffc, "nbi1.nbitm.QueueConfig1023" },
       {  0x09160000, "nbi1.nbitm.SchedulerConfig0" },
       {  0x09160004, "nbi1.nbitm.SchedulerConfig1" },
       {  0x09160008, "nbi1.nbitm.SchedulerConfig2" },
       {  0x0916000c, "nbi1.nbitm.SchedulerConfig3" },
       {  0x09160010, "nbi1.nbitm.SchedulerConfig4" },
       {  0x09160014, "nbi1.nbitm.SchedulerConfig5" },
       {  0x09160018, "nbi1.nbitm.SchedulerConfig6" },
       {  0x0916001c, "nbi1.nbitm.SchedulerConfig7" },
       {  0x09160020, "nbi1.nbitm.SchedulerConfig8" },
       {  0x09160024, "nbi1.nbitm.SchedulerConfig9" },
       {  0x09160028, "nbi1.nbitm.SchedulerConfig10" },
       {  0x0916002c, "nbi1.nbitm.SchedulerConfig11" },
       {  0x09160030, "nbi1.nbitm.SchedulerConfig12" },
       {  0x09160034, "nbi1.nbitm.SchedulerConfig13" },
       {  0x09160038, "nbi1.nbitm.SchedulerConfig14" },
       {  0x0916003c, "nbi1.nbitm.SchedulerConfig15" },
       {  0x09160040, "nbi1.nbitm.SchedulerConfig16" },
       {  0x09160044, "nbi1.nbitm.SchedulerConfig17" },
       {  0x09160048, "nbi1.nbitm.SchedulerConfig18" },
       {  0x0916004c, "nbi1.nbitm.SchedulerConfig19" },
       {  0x09160050, "nbi1.nbitm.SchedulerConfig20" },
       {  0x09160054, "nbi1.nbitm.SchedulerConfig21" },
       {  0x09160058, "nbi1.nbitm.SchedulerConfig22" },
       {  0x0916005c, "nbi1.nbitm.SchedulerConfig23" },
       {  0x09160060, "nbi1.nbitm.SchedulerConfig24" },
       {  0x09160064, "nbi1.nbitm.SchedulerConfig25" },
       {  0x09160068, "nbi1.nbitm.SchedulerConfig26" },
       {  0x0916006c, "nbi1.nbitm.SchedulerConfig27" },
       {  0x09160070, "nbi1.nbitm.SchedulerConfig28" },
       {  0x09160074, "nbi1.nbitm.SchedulerConfig29" },
       {  0x09160078, "nbi1.nbitm.SchedulerConfig30" },
       {  0x0916007c, "nbi1.nbitm.SchedulerConfig31" },
       {  0x09160080, "nbi1.nbitm.SchedulerConfig32" },
       {  0x09160084, "nbi1.nbitm.SchedulerConfig33" },
       {  0x09160088, "nbi1.nbitm.SchedulerConfig34" },
       {  0x0916008c, "nbi1.nbitm.SchedulerConfig35" },
       {  0x09160090, "nbi1.nbitm.SchedulerConfig36" },
       {  0x09160094, "nbi1.nbitm.SchedulerConfig37" },
       {  0x09160098, "nbi1.nbitm.SchedulerConfig38" },
       {  0x0916009c, "nbi1.nbitm.SchedulerConfig39" },
       {  0x091600a0, "nbi1.nbitm.SchedulerConfig40" },
       {  0x091600a4, "nbi1.nbitm.SchedulerConfig41" },
       {  0x091600a8, "nbi1.nbitm.SchedulerConfig42" },
       {  0x091600ac, "nbi1.nbitm.SchedulerConfig43" },
       {  0x091600b0, "nbi1.nbitm.SchedulerConfig44" },
       {  0x091600b4, "nbi1.nbitm.SchedulerConfig45" },
       {  0x091600b8, "nbi1.nbitm.SchedulerConfig46" },
       {  0x091600bc, "nbi1.nbitm.SchedulerConfig47" },
       {  0x091600c0, "nbi1.nbitm.SchedulerConfig48" },
       {  0x091600c4, "nbi1.nbitm.SchedulerConfig49" },
       {  0x091600c8, "nbi1.nbitm.SchedulerConfig50" },
       {  0x091600cc, "nbi1.nbitm.SchedulerConfig51" },
       {  0x091600d0, "nbi1.nbitm.SchedulerConfig52" },
       {  0x091600d4, "nbi1.nbitm.SchedulerConfig53" },
       {  0x091600d8, "nbi1.nbitm.SchedulerConfig54" },
       {  0x091600dc, "nbi1.nbitm.SchedulerConfig55" },
       {  0x091600e0, "nbi1.nbitm.SchedulerConfig56" },
       {  0x091600e4, "nbi1.nbitm.SchedulerConfig57" },
       {  0x091600e8, "nbi1.nbitm.SchedulerConfig58" },
       {  0x091600ec, "nbi1.nbitm.SchedulerConfig59" },
       {  0x091600f0, "nbi1.nbitm.SchedulerConfig60" },
       {  0x091600f4, "nbi1.nbitm.SchedulerConfig61" },
       {  0x091600f8, "nbi1.nbitm.SchedulerConfig62" },
       {  0x091600fc, "nbi1.nbitm.SchedulerConfig63" },
       {  0x09160100, "nbi1.nbitm.SchedulerConfig64" },
       {  0x09160104, "nbi1.nbitm.SchedulerConfig65" },
       {  0x09160108, "nbi1.nbitm.SchedulerConfig66" },
       {  0x0916010c, "nbi1.nbitm.SchedulerConfig67" },
       {  0x09160110, "nbi1.nbitm.SchedulerConfig68" },
       {  0x09160114, "nbi1.nbitm.SchedulerConfig69" },
       {  0x09160118, "nbi1.nbitm.SchedulerConfig70" },
       {  0x0916011c, "nbi1.nbitm.SchedulerConfig71" },
       {  0x09160120, "nbi1.nbitm.SchedulerConfig72" },
       {  0x09160124, "nbi1.nbitm.SchedulerConfig73" },
       {  0x09160128, "nbi1.nbitm.SchedulerConfig74" },
       {  0x0916012c, "nbi1.nbitm.SchedulerConfig75" },
       {  0x09160130, "nbi1.nbitm.SchedulerConfig76" },
       {  0x09160134, "nbi1.nbitm.SchedulerConfig77" },
       {  0x09160138, "nbi1.nbitm.SchedulerConfig78" },
       {  0x0916013c, "nbi1.nbitm.SchedulerConfig79" },
       {  0x09160140, "nbi1.nbitm.SchedulerConfig80" },
       {  0x09160144, "nbi1.nbitm.SchedulerConfig81" },
       {  0x09160148, "nbi1.nbitm.SchedulerConfig82" },
       {  0x0916014c, "nbi1.nbitm.SchedulerConfig83" },
       {  0x09160150, "nbi1.nbitm.SchedulerConfig84" },
       {  0x09160154, "nbi1.nbitm.SchedulerConfig85" },
       {  0x09160158, "nbi1.nbitm.SchedulerConfig86" },
       {  0x0916015c, "nbi1.nbitm.SchedulerConfig87" },
       {  0x09160160, "nbi1.nbitm.SchedulerConfig88" },
       {  0x09160164, "nbi1.nbitm.SchedulerConfig89" },
       {  0x09160168, "nbi1.nbitm.SchedulerConfig90" },
       {  0x0916016c, "nbi1.nbitm.SchedulerConfig91" },
       {  0x09160170, "nbi1.nbitm.SchedulerConfig92" },
       {  0x09160174, "nbi1.nbitm.SchedulerConfig93" },
       {  0x09160178, "nbi1.nbitm.SchedulerConfig94" },
       {  0x0916017c, "nbi1.nbitm.SchedulerConfig95" },
       {  0x09160180, "nbi1.nbitm.SchedulerConfig96" },
       {  0x09160184, "nbi1.nbitm.SchedulerConfig97" },
       {  0x09160188, "nbi1.nbitm.SchedulerConfig98" },
       {  0x0916018c, "nbi1.nbitm.SchedulerConfig99" },
       {  0x09160190, "nbi1.nbitm.SchedulerConfig100" },
       {  0x09160194, "nbi1.nbitm.SchedulerConfig101" },
       {  0x09160198, "nbi1.nbitm.SchedulerConfig102" },
       {  0x0916019c, "nbi1.nbitm.SchedulerConfig103" },
       {  0x091601a0, "nbi1.nbitm.SchedulerConfig104" },
       {  0x091601a4, "nbi1.nbitm.SchedulerConfig105" },
       {  0x091601a8, "nbi1.nbitm.SchedulerConfig106" },
       {  0x091601ac, "nbi1.nbitm.SchedulerConfig107" },
       {  0x091601b0, "nbi1.nbitm.SchedulerConfig108" },
       {  0x091601b4, "nbi1.nbitm.SchedulerConfig109" },
       {  0x091601b8, "nbi1.nbitm.SchedulerConfig110" },
       {  0x091601bc, "nbi1.nbitm.SchedulerConfig111" },
       {  0x091601c0, "nbi1.nbitm.SchedulerConfig112" },
       {  0x091601c4, "nbi1.nbitm.SchedulerConfig113" },
       {  0x091601c8, "nbi1.nbitm.SchedulerConfig114" },
       {  0x091601cc, "nbi1.nbitm.SchedulerConfig115" },
       {  0x091601d0, "nbi1.nbitm.SchedulerConfig116" },
       {  0x091601d4, "nbi1.nbitm.SchedulerConfig117" },
       {  0x091601d8, "nbi1.nbitm.SchedulerConfig118" },
       {  0x091601dc, "nbi1.nbitm.SchedulerConfig119" },
       {  0x091601e0, "nbi1.nbitm.SchedulerConfig120" },
       {  0x091601e4, "nbi1.nbitm.SchedulerConfig121" },
       {  0x091601e8, "nbi1.nbitm.SchedulerConfig122" },
       {  0x091601ec, "nbi1.nbitm.SchedulerConfig123" },
       {  0x091601f0, "nbi1.nbitm.SchedulerConfig124" },
       {  0x091601f4, "nbi1.nbitm.SchedulerConfig125" },
       {  0x091601f8, "nbi1.nbitm.SchedulerConfig126" },
       {  0x091601fc, "nbi1.nbitm.SchedulerConfig127" },
       {  0x09160200, "nbi1.nbitm.SchedulerConfig128" },
       {  0x09160204, "nbi1.nbitm.SchedulerConfig129" },
       {  0x09160208, "nbi1.nbitm.SchedulerConfig130" },
       {  0x0916020c, "nbi1.nbitm.SchedulerConfig131" },
       {  0x09160210, "nbi1.nbitm.SchedulerConfig132" },
       {  0x09160214, "nbi1.nbitm.SchedulerConfig133" },
       {  0x09160218, "nbi1.nbitm.SchedulerConfig134" },
       {  0x0916021c, "nbi1.nbitm.SchedulerConfig135" },
       {  0x09160220, "nbi1.nbitm.SchedulerConfig136" },
       {  0x09160224, "nbi1.nbitm.SchedulerConfig137" },
       {  0x09160228, "nbi1.nbitm.SchedulerConfig138" },
       {  0x0916022c, "nbi1.nbitm.SchedulerConfig139" },
       {  0x09160230, "nbi1.nbitm.SchedulerConfig140" },
       {  0x09160234, "nbi1.nbitm.SchedulerConfig141" },
       {  0x09160238, "nbi1.nbitm.SchedulerConfig142" },
       {  0x0916023c, "nbi1.nbitm.SchedulerConfig143" },
       {  0x09160240, "nbi1.nbitm.SchedulerConfig144" },
       {  0x09160800, "nbi1.nbitm.SchedulerWeight0" },
       {  0x09160804, "nbi1.nbitm.SchedulerWeight1" },
       {  0x09160808, "nbi1.nbitm.SchedulerWeight2" },
       {  0x0916080c, "nbi1.nbitm.SchedulerWeight3" },
       {  0x09160810, "nbi1.nbitm.SchedulerWeight4" },
       {  0x09160814, "nbi1.nbitm.SchedulerWeight5" },
       {  0x09160818, "nbi1.nbitm.SchedulerWeight6" },
       {  0x0916081c, "nbi1.nbitm.SchedulerWeight7" },
       {  0x09160820, "nbi1.nbitm.SchedulerWeight8" },
       {  0x09160824, "nbi1.nbitm.SchedulerWeight9" },
       {  0x09160828, "nbi1.nbitm.SchedulerWeight10" },
       {  0x0916082c, "nbi1.nbitm.SchedulerWeight11" },
       {  0x09160830, "nbi1.nbitm.SchedulerWeight12" },
       {  0x09160834, "nbi1.nbitm.SchedulerWeight13" },
       {  0x09160838, "nbi1.nbitm.SchedulerWeight14" },
       {  0x0916083c, "nbi1.nbitm.SchedulerWeight15" },
       {  0x09160840, "nbi1.nbitm.SchedulerWeight16" },
       {  0x09160844, "nbi1.nbitm.SchedulerWeight17" },
       {  0x09160848, "nbi1.nbitm.SchedulerWeight18" },
       {  0x0916084c, "nbi1.nbitm.SchedulerWeight19" },
       {  0x09160850, "nbi1.nbitm.SchedulerWeight20" },
       {  0x09160854, "nbi1.nbitm.SchedulerWeight21" },
       {  0x09160858, "nbi1.nbitm.SchedulerWeight22" },
       {  0x0916085c, "nbi1.nbitm.SchedulerWeight23" },
       {  0x09160860, "nbi1.nbitm.SchedulerWeight24" },
       {  0x09160864, "nbi1.nbitm.SchedulerWeight25" },
       {  0x09160868, "nbi1.nbitm.SchedulerWeight26" },
       {  0x0916086c, "nbi1.nbitm.SchedulerWeight27" },
       {  0x09160870, "nbi1.nbitm.SchedulerWeight28" },
       {  0x09160874, "nbi1.nbitm.SchedulerWeight29" },
       {  0x09160878, "nbi1.nbitm.SchedulerWeight30" },
       {  0x0916087c, "nbi1.nbitm.SchedulerWeight31" },
       {  0x09160880, "nbi1.nbitm.SchedulerWeight32" },
       {  0x09160884, "nbi1.nbitm.SchedulerWeight33" },
       {  0x09160888, "nbi1.nbitm.SchedulerWeight34" },
       {  0x0916088c, "nbi1.nbitm.SchedulerWeight35" },
       {  0x09160890, "nbi1.nbitm.SchedulerWeight36" },
       {  0x09160894, "nbi1.nbitm.SchedulerWeight37" },
       {  0x09160898, "nbi1.nbitm.SchedulerWeight38" },
       {  0x0916089c, "nbi1.nbitm.SchedulerWeight39" },
       {  0x091608a0, "nbi1.nbitm.SchedulerWeight40" },
       {  0x091608a4, "nbi1.nbitm.SchedulerWeight41" },
       {  0x091608a8, "nbi1.nbitm.SchedulerWeight42" },
       {  0x091608ac, "nbi1.nbitm.SchedulerWeight43" },
       {  0x091608b0, "nbi1.nbitm.SchedulerWeight44" },
       {  0x091608b4, "nbi1.nbitm.SchedulerWeight45" },
       {  0x091608b8, "nbi1.nbitm.SchedulerWeight46" },
       {  0x091608bc, "nbi1.nbitm.SchedulerWeight47" },
       {  0x091608c0, "nbi1.nbitm.SchedulerWeight48" },
       {  0x091608c4, "nbi1.nbitm.SchedulerWeight49" },
       {  0x091608c8, "nbi1.nbitm.SchedulerWeight50" },
       {  0x091608cc, "nbi1.nbitm.SchedulerWeight51" },
       {  0x091608d0, "nbi1.nbitm.SchedulerWeight52" },
       {  0x091608d4, "nbi1.nbitm.SchedulerWeight53" },
       {  0x091608d8, "nbi1.nbitm.SchedulerWeight54" },
       {  0x091608dc, "nbi1.nbitm.SchedulerWeight55" },
       {  0x091608e0, "nbi1.nbitm.SchedulerWeight56" },
       {  0x091608e4, "nbi1.nbitm.SchedulerWeight57" },
       {  0x091608e8, "nbi1.nbitm.SchedulerWeight58" },
       {  0x091608ec, "nbi1.nbitm.SchedulerWeight59" },
       {  0x091608f0, "nbi1.nbitm.SchedulerWeight60" },
       {  0x091608f4, "nbi1.nbitm.SchedulerWeight61" },
       {  0x091608f8, "nbi1.nbitm.SchedulerWeight62" },
       {  0x091608fc, "nbi1.nbitm.SchedulerWeight63" },
       {  0x09160900, "nbi1.nbitm.SchedulerWeight64" },
       {  0x09160904, "nbi1.nbitm.SchedulerWeight65" },
       {  0x09160908, "nbi1.nbitm.SchedulerWeight66" },
       {  0x0916090c, "nbi1.nbitm.SchedulerWeight67" },
       {  0x09160910, "nbi1.nbitm.SchedulerWeight68" },
       {  0x09160914, "nbi1.nbitm.SchedulerWeight69" },
       {  0x09160918, "nbi1.nbitm.SchedulerWeight70" },
       {  0x0916091c, "nbi1.nbitm.SchedulerWeight71" },
       {  0x09160920, "nbi1.nbitm.SchedulerWeight72" },
       {  0x09160924, "nbi1.nbitm.SchedulerWeight73" },
       {  0x09160928, "nbi1.nbitm.SchedulerWeight74" },
       {  0x0916092c, "nbi1.nbitm.SchedulerWeight75" },
       {  0x09160930, "nbi1.nbitm.SchedulerWeight76" },
       {  0x09160934, "nbi1.nbitm.SchedulerWeight77" },
       {  0x09160938, "nbi1.nbitm.SchedulerWeight78" },
       {  0x0916093c, "nbi1.nbitm.SchedulerWeight79" },
       {  0x09160940, "nbi1.nbitm.SchedulerWeight80" },
       {  0x09160944, "nbi1.nbitm.SchedulerWeight81" },
       {  0x09160948, "nbi1.nbitm.SchedulerWeight82" },
       {  0x0916094c, "nbi1.nbitm.SchedulerWeight83" },
       {  0x09160950, "nbi1.nbitm.SchedulerWeight84" },
       {  0x09160954, "nbi1.nbitm.SchedulerWeight85" },
       {  0x09160958, "nbi1.nbitm.SchedulerWeight86" },
       {  0x0916095c, "nbi1.nbitm.SchedulerWeight87" },
       {  0x09160960, "nbi1.nbitm.SchedulerWeight88" },
       {  0x09160964, "nbi1.nbitm.SchedulerWeight89" },
       {  0x09160968, "nbi1.nbitm.SchedulerWeight90" },
       {  0x0916096c, "nbi1.nbitm.SchedulerWeight91" },
       {  0x09160970, "nbi1.nbitm.SchedulerWeight92" },
       {  0x09160974, "nbi1.nbitm.SchedulerWeight93" },
       {  0x09160978, "nbi1.nbitm.SchedulerWeight94" },
       {  0x0916097c, "nbi1.nbitm.SchedulerWeight95" },
       {  0x09160980, "nbi1.nbitm.SchedulerWeight96" },
       {  0x09160984, "nbi1.nbitm.SchedulerWeight97" },
       {  0x09160988, "nbi1.nbitm.SchedulerWeight98" },
       {  0x0916098c, "nbi1.nbitm.SchedulerWeight99" },
       {  0x09160990, "nbi1.nbitm.SchedulerWeight100" },
       {  0x09160994, "nbi1.nbitm.SchedulerWeight101" },
       {  0x09160998, "nbi1.nbitm.SchedulerWeight102" },
       {  0x0916099c, "nbi1.nbitm.SchedulerWeight103" },
       {  0x091609a0, "nbi1.nbitm.SchedulerWeight104" },
       {  0x091609a4, "nbi1.nbitm.SchedulerWeight105" },
       {  0x091609a8, "nbi1.nbitm.SchedulerWeight106" },
       {  0x091609ac, "nbi1.nbitm.SchedulerWeight107" },
       {  0x091609b0, "nbi1.nbitm.SchedulerWeight108" },
       {  0x091609b4, "nbi1.nbitm.SchedulerWeight109" },
       {  0x091609b8, "nbi1.nbitm.SchedulerWeight110" },
       {  0x091609bc, "nbi1.nbitm.SchedulerWeight111" },
       {  0x091609c0, "nbi1.nbitm.SchedulerWeight112" },
       {  0x091609c4, "nbi1.nbitm.SchedulerWeight113" },
       {  0x091609c8, "nbi1.nbitm.SchedulerWeight114" },
       {  0x091609cc, "nbi1.nbitm.SchedulerWeight115" },
       {  0x091609d0, "nbi1.nbitm.SchedulerWeight116" },
       {  0x091609d4, "nbi1.nbitm.SchedulerWeight117" },
       {  0x091609d8, "nbi1.nbitm.SchedulerWeight118" },
       {  0x091609dc, "nbi1.nbitm.SchedulerWeight119" },
       {  0x091609e0, "nbi1.nbitm.SchedulerWeight120" },
       {  0x091609e4, "nbi1.nbitm.SchedulerWeight121" },
       {  0x091609e8, "nbi1.nbitm.SchedulerWeight122" },
       {  0x091609ec, "nbi1.nbitm.SchedulerWeight123" },
       {  0x091609f0, "nbi1.nbitm.SchedulerWeight124" },
       {  0x091609f4, "nbi1.nbitm.SchedulerWeight125" },
       {  0x091609f8, "nbi1.nbitm.SchedulerWeight126" },
       {  0x091609fc, "nbi1.nbitm.SchedulerWeight127" },
       {  0x09161000, "nbi1.nbitm.SchedulerDeficit0" },
       {  0x09161004, "nbi1.nbitm.SchedulerDeficit1" },
       {  0x09161008, "nbi1.nbitm.SchedulerDeficit2" },
       {  0x0916100c, "nbi1.nbitm.SchedulerDeficit3" },
       {  0x09161010, "nbi1.nbitm.SchedulerDeficit4" },
       {  0x09161014, "nbi1.nbitm.SchedulerDeficit5" },
       {  0x09161018, "nbi1.nbitm.SchedulerDeficit6" },
       {  0x0916101c, "nbi1.nbitm.SchedulerDeficit7" },
       {  0x09161020, "nbi1.nbitm.SchedulerDeficit8" },
       {  0x09161024, "nbi1.nbitm.SchedulerDeficit9" },
       {  0x09161028, "nbi1.nbitm.SchedulerDeficit10" },
       {  0x0916102c, "nbi1.nbitm.SchedulerDeficit11" },
       {  0x09161030, "nbi1.nbitm.SchedulerDeficit12" },
       {  0x09161034, "nbi1.nbitm.SchedulerDeficit13" },
       {  0x09161038, "nbi1.nbitm.SchedulerDeficit14" },
       {  0x0916103c, "nbi1.nbitm.SchedulerDeficit15" },
       {  0x09161040, "nbi1.nbitm.SchedulerDeficit16" },
       {  0x09161044, "nbi1.nbitm.SchedulerDeficit17" },
       {  0x09161048, "nbi1.nbitm.SchedulerDeficit18" },
       {  0x0916104c, "nbi1.nbitm.SchedulerDeficit19" },
       {  0x09161050, "nbi1.nbitm.SchedulerDeficit20" },
       {  0x09161054, "nbi1.nbitm.SchedulerDeficit21" },
       {  0x09161058, "nbi1.nbitm.SchedulerDeficit22" },
       {  0x0916105c, "nbi1.nbitm.SchedulerDeficit23" },
       {  0x09161060, "nbi1.nbitm.SchedulerDeficit24" },
       {  0x09161064, "nbi1.nbitm.SchedulerDeficit25" },
       {  0x09161068, "nbi1.nbitm.SchedulerDeficit26" },
       {  0x0916106c, "nbi1.nbitm.SchedulerDeficit27" },
       {  0x09161070, "nbi1.nbitm.SchedulerDeficit28" },
       {  0x09161074, "nbi1.nbitm.SchedulerDeficit29" },
       {  0x09161078, "nbi1.nbitm.SchedulerDeficit30" },
       {  0x0916107c, "nbi1.nbitm.SchedulerDeficit31" },
       {  0x09161080, "nbi1.nbitm.SchedulerDeficit32" },
       {  0x09161084, "nbi1.nbitm.SchedulerDeficit33" },
       {  0x09161088, "nbi1.nbitm.SchedulerDeficit34" },
       {  0x0916108c, "nbi1.nbitm.SchedulerDeficit35" },
       {  0x09161090, "nbi1.nbitm.SchedulerDeficit36" },
       {  0x09161094, "nbi1.nbitm.SchedulerDeficit37" },
       {  0x09161098, "nbi1.nbitm.SchedulerDeficit38" },
       {  0x0916109c, "nbi1.nbitm.SchedulerDeficit39" },
       {  0x091610a0, "nbi1.nbitm.SchedulerDeficit40" },
       {  0x091610a4, "nbi1.nbitm.SchedulerDeficit41" },
       {  0x091610a8, "nbi1.nbitm.SchedulerDeficit42" },
       {  0x091610ac, "nbi1.nbitm.SchedulerDeficit43" },
       {  0x091610b0, "nbi1.nbitm.SchedulerDeficit44" },
       {  0x091610b4, "nbi1.nbitm.SchedulerDeficit45" },
       {  0x091610b8, "nbi1.nbitm.SchedulerDeficit46" },
       {  0x091610bc, "nbi1.nbitm.SchedulerDeficit47" },
       {  0x091610c0, "nbi1.nbitm.SchedulerDeficit48" },
       {  0x091610c4, "nbi1.nbitm.SchedulerDeficit49" },
       {  0x091610c8, "nbi1.nbitm.SchedulerDeficit50" },
       {  0x091610cc, "nbi1.nbitm.SchedulerDeficit51" },
       {  0x091610d0, "nbi1.nbitm.SchedulerDeficit52" },
       {  0x091610d4, "nbi1.nbitm.SchedulerDeficit53" },
       {  0x091610d8, "nbi1.nbitm.SchedulerDeficit54" },
       {  0x091610dc, "nbi1.nbitm.SchedulerDeficit55" },
       {  0x091610e0, "nbi1.nbitm.SchedulerDeficit56" },
       {  0x091610e4, "nbi1.nbitm.SchedulerDeficit57" },
       {  0x091610e8, "nbi1.nbitm.SchedulerDeficit58" },
       {  0x091610ec, "nbi1.nbitm.SchedulerDeficit59" },
       {  0x091610f0, "nbi1.nbitm.SchedulerDeficit60" },
       {  0x091610f4, "nbi1.nbitm.SchedulerDeficit61" },
       {  0x091610f8, "nbi1.nbitm.SchedulerDeficit62" },
       {  0x091610fc, "nbi1.nbitm.SchedulerDeficit63" },
       {  0x09161100, "nbi1.nbitm.SchedulerDeficit64" },
       {  0x09161104, "nbi1.nbitm.SchedulerDeficit65" },
       {  0x09161108, "nbi1.nbitm.SchedulerDeficit66" },
       {  0x0916110c, "nbi1.nbitm.SchedulerDeficit67" },
       {  0x09161110, "nbi1.nbitm.SchedulerDeficit68" },
       {  0x09161114, "nbi1.nbitm.SchedulerDeficit69" },
       {  0x09161118, "nbi1.nbitm.SchedulerDeficit70" },
       {  0x0916111c, "nbi1.nbitm.SchedulerDeficit71" },
       {  0x09161120, "nbi1.nbitm.SchedulerDeficit72" },
       {  0x09161124, "nbi1.nbitm.SchedulerDeficit73" },
       {  0x09161128, "nbi1.nbitm.SchedulerDeficit74" },
       {  0x0916112c, "nbi1.nbitm.SchedulerDeficit75" },
       {  0x09161130, "nbi1.nbitm.SchedulerDeficit76" },
       {  0x09161134, "nbi1.nbitm.SchedulerDeficit77" },
       {  0x09161138, "nbi1.nbitm.SchedulerDeficit78" },
       {  0x0916113c, "nbi1.nbitm.SchedulerDeficit79" },
       {  0x09161140, "nbi1.nbitm.SchedulerDeficit80" },
       {  0x09161144, "nbi1.nbitm.SchedulerDeficit81" },
       {  0x09161148, "nbi1.nbitm.SchedulerDeficit82" },
       {  0x0916114c, "nbi1.nbitm.SchedulerDeficit83" },
       {  0x09161150, "nbi1.nbitm.SchedulerDeficit84" },
       {  0x09161154, "nbi1.nbitm.SchedulerDeficit85" },
       {  0x09161158, "nbi1.nbitm.SchedulerDeficit86" },
       {  0x0916115c, "nbi1.nbitm.SchedulerDeficit87" },
       {  0x09161160, "nbi1.nbitm.SchedulerDeficit88" },
       {  0x09161164, "nbi1.nbitm.SchedulerDeficit89" },
       {  0x09161168, "nbi1.nbitm.SchedulerDeficit90" },
       {  0x0916116c, "nbi1.nbitm.SchedulerDeficit91" },
       {  0x09161170, "nbi1.nbitm.SchedulerDeficit92" },
       {  0x09161174, "nbi1.nbitm.SchedulerDeficit93" },
       {  0x09161178, "nbi1.nbitm.SchedulerDeficit94" },
       {  0x0916117c, "nbi1.nbitm.SchedulerDeficit95" },
       {  0x09161180, "nbi1.nbitm.SchedulerDeficit96" },
       {  0x09161184, "nbi1.nbitm.SchedulerDeficit97" },
       {  0x09161188, "nbi1.nbitm.SchedulerDeficit98" },
       {  0x0916118c, "nbi1.nbitm.SchedulerDeficit99" },
       {  0x09161190, "nbi1.nbitm.SchedulerDeficit100" },
       {  0x09161194, "nbi1.nbitm.SchedulerDeficit101" },
       {  0x09161198, "nbi1.nbitm.SchedulerDeficit102" },
       {  0x0916119c, "nbi1.nbitm.SchedulerDeficit103" },
       {  0x091611a0, "nbi1.nbitm.SchedulerDeficit104" },
       {  0x091611a4, "nbi1.nbitm.SchedulerDeficit105" },
       {  0x091611a8, "nbi1.nbitm.SchedulerDeficit106" },
       {  0x091611ac, "nbi1.nbitm.SchedulerDeficit107" },
       {  0x091611b0, "nbi1.nbitm.SchedulerDeficit108" },
       {  0x091611b4, "nbi1.nbitm.SchedulerDeficit109" },
       {  0x091611b8, "nbi1.nbitm.SchedulerDeficit110" },
       {  0x091611bc, "nbi1.nbitm.SchedulerDeficit111" },
       {  0x091611c0, "nbi1.nbitm.SchedulerDeficit112" },
       {  0x091611c4, "nbi1.nbitm.SchedulerDeficit113" },
       {  0x091611c8, "nbi1.nbitm.SchedulerDeficit114" },
       {  0x091611cc, "nbi1.nbitm.SchedulerDeficit115" },
       {  0x091611d0, "nbi1.nbitm.SchedulerDeficit116" },
       {  0x091611d4, "nbi1.nbitm.SchedulerDeficit117" },
       {  0x091611d8, "nbi1.nbitm.SchedulerDeficit118" },
       {  0x091611dc, "nbi1.nbitm.SchedulerDeficit119" },
       {  0x091611e0, "nbi1.nbitm.SchedulerDeficit120" },
       {  0x091611e4, "nbi1.nbitm.SchedulerDeficit121" },
       {  0x091611e8, "nbi1.nbitm.SchedulerDeficit122" },
       {  0x091611ec, "nbi1.nbitm.SchedulerDeficit123" },
       {  0x091611f0, "nbi1.nbitm.SchedulerDeficit124" },
       {  0x091611f4, "nbi1.nbitm.SchedulerDeficit125" },
       {  0x091611f8, "nbi1.nbitm.SchedulerDeficit126" },
       {  0x091611fc, "nbi1.nbitm.SchedulerDeficit127" },
       {  0x091d0000, "nbi1.nbitm.ShaperRate0" },
       {  0x091d0004, "nbi1.nbitm.ShaperRate1" },
       {  0x091d0008, "nbi1.nbitm.ShaperRate2" },
       {  0x091d000c, "nbi1.nbitm.ShaperRate3" },
       {  0x091d0010, "nbi1.nbitm.ShaperRate4" },
       {  0x091d0014, "nbi1.nbitm.ShaperRate5" },
       {  0x091d0018, "nbi1.nbitm.ShaperRate6" },
       {  0x091d001c, "nbi1.nbitm.ShaperRate7" },
       {  0x091d0020, "nbi1.nbitm.ShaperRate8" },
       {  0x091d0024, "nbi1.nbitm.ShaperRate9" },
       {  0x091d0028, "nbi1.nbitm.ShaperRate10" },
       {  0x091d002c, "nbi1.nbitm.ShaperRate11" },
       {  0x091d0030, "nbi1.nbitm.ShaperRate12" },
       {  0x091d0034, "nbi1.nbitm.ShaperRate13" },
       {  0x091d0038, "nbi1.nbitm.ShaperRate14" },
       {  0x091d003c, "nbi1.nbitm.ShaperRate15" },
       {  0x091d0040, "nbi1.nbitm.ShaperRate16" },
       {  0x091d0044, "nbi1.nbitm.ShaperRate17" },
       {  0x091d0048, "nbi1.nbitm.ShaperRate18" },
       {  0x091d004c, "nbi1.nbitm.ShaperRate19" },
       {  0x091d0050, "nbi1.nbitm.ShaperRate20" },
       {  0x091d0054, "nbi1.nbitm.ShaperRate21" },
       {  0x091d0058, "nbi1.nbitm.ShaperRate22" },
       {  0x091d005c, "nbi1.nbitm.ShaperRate23" },
       {  0x091d0060, "nbi1.nbitm.ShaperRate24" },
       {  0x091d0064, "nbi1.nbitm.ShaperRate25" },
       {  0x091d0068, "nbi1.nbitm.ShaperRate26" },
       {  0x091d006c, "nbi1.nbitm.ShaperRate27" },
       {  0x091d0070, "nbi1.nbitm.ShaperRate28" },
       {  0x091d0074, "nbi1.nbitm.ShaperRate29" },
       {  0x091d0078, "nbi1.nbitm.ShaperRate30" },
       {  0x091d007c, "nbi1.nbitm.ShaperRate31" },
       {  0x091d0080, "nbi1.nbitm.ShaperRate32" },
       {  0x091d0084, "nbi1.nbitm.ShaperRate33" },
       {  0x091d0088, "nbi1.nbitm.ShaperRate34" },
       {  0x091d008c, "nbi1.nbitm.ShaperRate35" },
       {  0x091d0090, "nbi1.nbitm.ShaperRate36" },
       {  0x091d0094, "nbi1.nbitm.ShaperRate37" },
       {  0x091d0098, "nbi1.nbitm.ShaperRate38" },
       {  0x091d009c, "nbi1.nbitm.ShaperRate39" },
       {  0x091d00a0, "nbi1.nbitm.ShaperRate40" },
       {  0x091d00a4, "nbi1.nbitm.ShaperRate41" },
       {  0x091d00a8, "nbi1.nbitm.ShaperRate42" },
       {  0x091d00ac, "nbi1.nbitm.ShaperRate43" },
       {  0x091d00b0, "nbi1.nbitm.ShaperRate44" },
       {  0x091d00b4, "nbi1.nbitm.ShaperRate45" },
       {  0x091d00b8, "nbi1.nbitm.ShaperRate46" },
       {  0x091d00bc, "nbi1.nbitm.ShaperRate47" },
       {  0x091d00c0, "nbi1.nbitm.ShaperRate48" },
       {  0x091d00c4, "nbi1.nbitm.ShaperRate49" },
       {  0x091d00c8, "nbi1.nbitm.ShaperRate50" },
       {  0x091d00cc, "nbi1.nbitm.ShaperRate51" },
       {  0x091d00d0, "nbi1.nbitm.ShaperRate52" },
       {  0x091d00d4, "nbi1.nbitm.ShaperRate53" },
       {  0x091d00d8, "nbi1.nbitm.ShaperRate54" },
       {  0x091d00dc, "nbi1.nbitm.ShaperRate55" },
       {  0x091d00e0, "nbi1.nbitm.ShaperRate56" },
       {  0x091d00e4, "nbi1.nbitm.ShaperRate57" },
       {  0x091d00e8, "nbi1.nbitm.ShaperRate58" },
       {  0x091d00ec, "nbi1.nbitm.ShaperRate59" },
       {  0x091d00f0, "nbi1.nbitm.ShaperRate60" },
       {  0x091d00f4, "nbi1.nbitm.ShaperRate61" },
       {  0x091d00f8, "nbi1.nbitm.ShaperRate62" },
       {  0x091d00fc, "nbi1.nbitm.ShaperRate63" },
       {  0x091d0100, "nbi1.nbitm.ShaperRate64" },
       {  0x091d0104, "nbi1.nbitm.ShaperRate65" },
       {  0x091d0108, "nbi1.nbitm.ShaperRate66" },
       {  0x091d010c, "nbi1.nbitm.ShaperRate67" },
       {  0x091d0110, "nbi1.nbitm.ShaperRate68" },
       {  0x091d0114, "nbi1.nbitm.ShaperRate69" },
       {  0x091d0118, "nbi1.nbitm.ShaperRate70" },
       {  0x091d011c, "nbi1.nbitm.ShaperRate71" },
       {  0x091d0120, "nbi1.nbitm.ShaperRate72" },
       {  0x091d0124, "nbi1.nbitm.ShaperRate73" },
       {  0x091d0128, "nbi1.nbitm.ShaperRate74" },
       {  0x091d012c, "nbi1.nbitm.ShaperRate75" },
       {  0x091d0130, "nbi1.nbitm.ShaperRate76" },
       {  0x091d0134, "nbi1.nbitm.ShaperRate77" },
       {  0x091d0138, "nbi1.nbitm.ShaperRate78" },
       {  0x091d013c, "nbi1.nbitm.ShaperRate79" },
       {  0x091d0140, "nbi1.nbitm.ShaperRate80" },
       {  0x091d0144, "nbi1.nbitm.ShaperRate81" },
       {  0x091d0148, "nbi1.nbitm.ShaperRate82" },
       {  0x091d014c, "nbi1.nbitm.ShaperRate83" },
       {  0x091d0150, "nbi1.nbitm.ShaperRate84" },
       {  0x091d0154, "nbi1.nbitm.ShaperRate85" },
       {  0x091d0158, "nbi1.nbitm.ShaperRate86" },
       {  0x091d015c, "nbi1.nbitm.ShaperRate87" },
       {  0x091d0160, "nbi1.nbitm.ShaperRate88" },
       {  0x091d0164, "nbi1.nbitm.ShaperRate89" },
       {  0x091d0168, "nbi1.nbitm.ShaperRate90" },
       {  0x091d016c, "nbi1.nbitm.ShaperRate91" },
       {  0x091d0170, "nbi1.nbitm.ShaperRate92" },
       {  0x091d0174, "nbi1.nbitm.ShaperRate93" },
       {  0x091d0178, "nbi1.nbitm.ShaperRate94" },
       {  0x091d017c, "nbi1.nbitm.ShaperRate95" },
       {  0x091d0180, "nbi1.nbitm.ShaperRate96" },
       {  0x091d0184, "nbi1.nbitm.ShaperRate97" },
       {  0x091d0188, "nbi1.nbitm.ShaperRate98" },
       {  0x091d018c, "nbi1.nbitm.ShaperRate99" },
       {  0x091d0190, "nbi1.nbitm.ShaperRate100" },
       {  0x091d0194, "nbi1.nbitm.ShaperRate101" },
       {  0x091d0198, "nbi1.nbitm.ShaperRate102" },
       {  0x091d019c, "nbi1.nbitm.ShaperRate103" },
       {  0x091d01a0, "nbi1.nbitm.ShaperRate104" },
       {  0x091d01a4, "nbi1.nbitm.ShaperRate105" },
       {  0x091d01a8, "nbi1.nbitm.ShaperRate106" },
       {  0x091d01ac, "nbi1.nbitm.ShaperRate107" },
       {  0x091d01b0, "nbi1.nbitm.ShaperRate108" },
       {  0x091d01b4, "nbi1.nbitm.ShaperRate109" },
       {  0x091d01b8, "nbi1.nbitm.ShaperRate110" },
       {  0x091d01bc, "nbi1.nbitm.ShaperRate111" },
       {  0x091d01c0, "nbi1.nbitm.ShaperRate112" },
       {  0x091d01c4, "nbi1.nbitm.ShaperRate113" },
       {  0x091d01c8, "nbi1.nbitm.ShaperRate114" },
       {  0x091d01cc, "nbi1.nbitm.ShaperRate115" },
       {  0x091d01d0, "nbi1.nbitm.ShaperRate116" },
       {  0x091d01d4, "nbi1.nbitm.ShaperRate117" },
       {  0x091d01d8, "nbi1.nbitm.ShaperRate118" },
       {  0x091d01dc, "nbi1.nbitm.ShaperRate119" },
       {  0x091d01e0, "nbi1.nbitm.ShaperRate120" },
       {  0x091d01e4, "nbi1.nbitm.ShaperRate121" },
       {  0x091d01e8, "nbi1.nbitm.ShaperRate122" },
       {  0x091d01ec, "nbi1.nbitm.ShaperRate123" },
       {  0x091d01f0, "nbi1.nbitm.ShaperRate124" },
       {  0x091d01f4, "nbi1.nbitm.ShaperRate125" },
       {  0x091d01f8, "nbi1.nbitm.ShaperRate126" },
       {  0x091d01fc, "nbi1.nbitm.ShaperRate127" },
       {  0x091d0200, "nbi1.nbitm.ShaperRate128" },
       {  0x091d0204, "nbi1.nbitm.ShaperRate129" },
       {  0x091d0208, "nbi1.nbitm.ShaperRate130" },
       {  0x091d020c, "nbi1.nbitm.ShaperRate131" },
       {  0x091d0210, "nbi1.nbitm.ShaperRate132" },
       {  0x091d0214, "nbi1.nbitm.ShaperRate133" },
       {  0x091d0218, "nbi1.nbitm.ShaperRate134" },
       {  0x091d021c, "nbi1.nbitm.ShaperRate135" },
       {  0x091d0220, "nbi1.nbitm.ShaperRate136" },
       {  0x091d0224, "nbi1.nbitm.ShaperRate137" },
       {  0x091d0228, "nbi1.nbitm.ShaperRate138" },
       {  0x091d022c, "nbi1.nbitm.ShaperRate139" },
       {  0x091d0230, "nbi1.nbitm.ShaperRate140" },
       {  0x091d0234, "nbi1.nbitm.ShaperRate141" },
       {  0x091d0238, "nbi1.nbitm.ShaperRate142" },
       {  0x091d023c, "nbi1.nbitm.ShaperRate143" },
       {  0x091d0240, "nbi1.nbitm.ShaperRate144" },
       {  0x091d0800, "nbi1.nbitm.ShaperThreshold0" },
       {  0x091d0804, "nbi1.nbitm.ShaperThreshold1" },
       {  0x091d0808, "nbi1.nbitm.ShaperThreshold2" },
       {  0x091d080c, "nbi1.nbitm.ShaperThreshold3" },
       {  0x091d0810, "nbi1.nbitm.ShaperThreshold4" },
       {  0x091d0814, "nbi1.nbitm.ShaperThreshold5" },
       {  0x091d0818, "nbi1.nbitm.ShaperThreshold6" },
       {  0x091d081c, "nbi1.nbitm.ShaperThreshold7" },
       {  0x091d0820, "nbi1.nbitm.ShaperThreshold8" },
       {  0x091d0824, "nbi1.nbitm.ShaperThreshold9" },
       {  0x091d0828, "nbi1.nbitm.ShaperThreshold10" },
       {  0x091d082c, "nbi1.nbitm.ShaperThreshold11" },
       {  0x091d0830, "nbi1.nbitm.ShaperThreshold12" },
       {  0x091d0834, "nbi1.nbitm.ShaperThreshold13" },
       {  0x091d0838, "nbi1.nbitm.ShaperThreshold14" },
       {  0x091d083c, "nbi1.nbitm.ShaperThreshold15" },
       {  0x091d0840, "nbi1.nbitm.ShaperThreshold16" },
       {  0x091d0844, "nbi1.nbitm.ShaperThreshold17" },
       {  0x091d0848, "nbi1.nbitm.ShaperThreshold18" },
       {  0x091d084c, "nbi1.nbitm.ShaperThreshold19" },
       {  0x091d0850, "nbi1.nbitm.ShaperThreshold20" },
       {  0x091d0854, "nbi1.nbitm.ShaperThreshold21" },
       {  0x091d0858, "nbi1.nbitm.ShaperThreshold22" },
       {  0x091d085c, "nbi1.nbitm.ShaperThreshold23" },
       {  0x091d0860, "nbi1.nbitm.ShaperThreshold24" },
       {  0x091d0864, "nbi1.nbitm.ShaperThreshold25" },
       {  0x091d0868, "nbi1.nbitm.ShaperThreshold26" },
       {  0x091d086c, "nbi1.nbitm.ShaperThreshold27" },
       {  0x091d0870, "nbi1.nbitm.ShaperThreshold28" },
       {  0x091d0874, "nbi1.nbitm.ShaperThreshold29" },
       {  0x091d0878, "nbi1.nbitm.ShaperThreshold30" },
       {  0x091d087c, "nbi1.nbitm.ShaperThreshold31" },
       {  0x091d0880, "nbi1.nbitm.ShaperThreshold32" },
       {  0x091d0884, "nbi1.nbitm.ShaperThreshold33" },
       {  0x091d0888, "nbi1.nbitm.ShaperThreshold34" },
       {  0x091d088c, "nbi1.nbitm.ShaperThreshold35" },
       {  0x091d0890, "nbi1.nbitm.ShaperThreshold36" },
       {  0x091d0894, "nbi1.nbitm.ShaperThreshold37" },
       {  0x091d0898, "nbi1.nbitm.ShaperThreshold38" },
       {  0x091d089c, "nbi1.nbitm.ShaperThreshold39" },
       {  0x091d08a0, "nbi1.nbitm.ShaperThreshold40" },
       {  0x091d08a4, "nbi1.nbitm.ShaperThreshold41" },
       {  0x091d08a8, "nbi1.nbitm.ShaperThreshold42" },
       {  0x091d08ac, "nbi1.nbitm.ShaperThreshold43" },
       {  0x091d08b0, "nbi1.nbitm.ShaperThreshold44" },
       {  0x091d08b4, "nbi1.nbitm.ShaperThreshold45" },
       {  0x091d08b8, "nbi1.nbitm.ShaperThreshold46" },
       {  0x091d08bc, "nbi1.nbitm.ShaperThreshold47" },
       {  0x091d08c0, "nbi1.nbitm.ShaperThreshold48" },
       {  0x091d08c4, "nbi1.nbitm.ShaperThreshold49" },
       {  0x091d08c8, "nbi1.nbitm.ShaperThreshold50" },
       {  0x091d08cc, "nbi1.nbitm.ShaperThreshold51" },
       {  0x091d08d0, "nbi1.nbitm.ShaperThreshold52" },
       {  0x091d08d4, "nbi1.nbitm.ShaperThreshold53" },
       {  0x091d08d8, "nbi1.nbitm.ShaperThreshold54" },
       {  0x091d08dc, "nbi1.nbitm.ShaperThreshold55" },
       {  0x091d08e0, "nbi1.nbitm.ShaperThreshold56" },
       {  0x091d08e4, "nbi1.nbitm.ShaperThreshold57" },
       {  0x091d08e8, "nbi1.nbitm.ShaperThreshold58" },
       {  0x091d08ec, "nbi1.nbitm.ShaperThreshold59" },
       {  0x091d08f0, "nbi1.nbitm.ShaperThreshold60" },
       {  0x091d08f4, "nbi1.nbitm.ShaperThreshold61" },
       {  0x091d08f8, "nbi1.nbitm.ShaperThreshold62" },
       {  0x091d08fc, "nbi1.nbitm.ShaperThreshold63" },
       {  0x091d0900, "nbi1.nbitm.ShaperThreshold64" },
       {  0x091d0904, "nbi1.nbitm.ShaperThreshold65" },
       {  0x091d0908, "nbi1.nbitm.ShaperThreshold66" },
       {  0x091d090c, "nbi1.nbitm.ShaperThreshold67" },
       {  0x091d0910, "nbi1.nbitm.ShaperThreshold68" },
       {  0x091d0914, "nbi1.nbitm.ShaperThreshold69" },
       {  0x091d0918, "nbi1.nbitm.ShaperThreshold70" },
       {  0x091d091c, "nbi1.nbitm.ShaperThreshold71" },
       {  0x091d0920, "nbi1.nbitm.ShaperThreshold72" },
       {  0x091d0924, "nbi1.nbitm.ShaperThreshold73" },
       {  0x091d0928, "nbi1.nbitm.ShaperThreshold74" },
       {  0x091d092c, "nbi1.nbitm.ShaperThreshold75" },
       {  0x091d0930, "nbi1.nbitm.ShaperThreshold76" },
       {  0x091d0934, "nbi1.nbitm.ShaperThreshold77" },
       {  0x091d0938, "nbi1.nbitm.ShaperThreshold78" },
       {  0x091d093c, "nbi1.nbitm.ShaperThreshold79" },
       {  0x091d0940, "nbi1.nbitm.ShaperThreshold80" },
       {  0x091d0944, "nbi1.nbitm.ShaperThreshold81" },
       {  0x091d0948, "nbi1.nbitm.ShaperThreshold82" },
       {  0x091d094c, "nbi1.nbitm.ShaperThreshold83" },
       {  0x091d0950, "nbi1.nbitm.ShaperThreshold84" },
       {  0x091d0954, "nbi1.nbitm.ShaperThreshold85" },
       {  0x091d0958, "nbi1.nbitm.ShaperThreshold86" },
       {  0x091d095c, "nbi1.nbitm.ShaperThreshold87" },
       {  0x091d0960, "nbi1.nbitm.ShaperThreshold88" },
       {  0x091d0964, "nbi1.nbitm.ShaperThreshold89" },
       {  0x091d0968, "nbi1.nbitm.ShaperThreshold90" },
       {  0x091d096c, "nbi1.nbitm.ShaperThreshold91" },
       {  0x091d0970, "nbi1.nbitm.ShaperThreshold92" },
       {  0x091d0974, "nbi1.nbitm.ShaperThreshold93" },
       {  0x091d0978, "nbi1.nbitm.ShaperThreshold94" },
       {  0x091d097c, "nbi1.nbitm.ShaperThreshold95" },
       {  0x091d0980, "nbi1.nbitm.ShaperThreshold96" },
       {  0x091d0984, "nbi1.nbitm.ShaperThreshold97" },
       {  0x091d0988, "nbi1.nbitm.ShaperThreshold98" },
       {  0x091d098c, "nbi1.nbitm.ShaperThreshold99" },
       {  0x091d0990, "nbi1.nbitm.ShaperThreshold100" },
       {  0x091d0994, "nbi1.nbitm.ShaperThreshold101" },
       {  0x091d0998, "nbi1.nbitm.ShaperThreshold102" },
       {  0x091d099c, "nbi1.nbitm.ShaperThreshold103" },
       {  0x091d09a0, "nbi1.nbitm.ShaperThreshold104" },
       {  0x091d09a4, "nbi1.nbitm.ShaperThreshold105" },
       {  0x091d09a8, "nbi1.nbitm.ShaperThreshold106" },
       {  0x091d09ac, "nbi1.nbitm.ShaperThreshold107" },
       {  0x091d09b0, "nbi1.nbitm.ShaperThreshold108" },
       {  0x091d09b4, "nbi1.nbitm.ShaperThreshold109" },
       {  0x091d09b8, "nbi1.nbitm.ShaperThreshold110" },
       {  0x091d09bc, "nbi1.nbitm.ShaperThreshold111" },
       {  0x091d09c0, "nbi1.nbitm.ShaperThreshold112" },
       {  0x091d09c4, "nbi1.nbitm.ShaperThreshold113" },
       {  0x091d09c8, "nbi1.nbitm.ShaperThreshold114" },
       {  0x091d09cc, "nbi1.nbitm.ShaperThreshold115" },
       {  0x091d09d0, "nbi1.nbitm.ShaperThreshold116" },
       {  0x091d09d4, "nbi1.nbitm.ShaperThreshold117" },
       {  0x091d09d8, "nbi1.nbitm.ShaperThreshold118" },
       {  0x091d09dc, "nbi1.nbitm.ShaperThreshold119" },
       {  0x091d09e0, "nbi1.nbitm.ShaperThreshold120" },
       {  0x091d09e4, "nbi1.nbitm.ShaperThreshold121" },
       {  0x091d09e8, "nbi1.nbitm.ShaperThreshold122" },
       {  0x091d09ec, "nbi1.nbitm.ShaperThreshold123" },
       {  0x091d09f0, "nbi1.nbitm.ShaperThreshold124" },
       {  0x091d09f4, "nbi1.nbitm.ShaperThreshold125" },
       {  0x091d09f8, "nbi1.nbitm.ShaperThreshold126" },
       {  0x091d09fc, "nbi1.nbitm.ShaperThreshold127" },
       {  0x091d0a00, "nbi1.nbitm.ShaperThreshold128" },
       {  0x091d0a04, "nbi1.nbitm.ShaperThreshold129" },
       {  0x091d0a08, "nbi1.nbitm.ShaperThreshold130" },
       {  0x091d0a0c, "nbi1.nbitm.ShaperThreshold131" },
       {  0x091d0a10, "nbi1.nbitm.ShaperThreshold132" },
       {  0x091d0a14, "nbi1.nbitm.ShaperThreshold133" },
       {  0x091d0a18, "nbi1.nbitm.ShaperThreshold134" },
       {  0x091d0a1c, "nbi1.nbitm.ShaperThreshold135" },
       {  0x091d0a20, "nbi1.nbitm.ShaperThreshold136" },
       {  0x091d0a24, "nbi1.nbitm.ShaperThreshold137" },
       {  0x091d0a28, "nbi1.nbitm.ShaperThreshold138" },
       {  0x091d0a2c, "nbi1.nbitm.ShaperThreshold139" },
       {  0x091d0a30, "nbi1.nbitm.ShaperThreshold140" },
       {  0x091d0a34, "nbi1.nbitm.ShaperThreshold141" },
       {  0x091d0a38, "nbi1.nbitm.ShaperThreshold142" },
       {  0x091d0a3c, "nbi1.nbitm.ShaperThreshold143" },
       {  0x091d0a40, "nbi1.nbitm.ShaperThreshold144" },
       {  0x091d1000, "nbi1.nbitm.ShaperMaxOvershoot0" },
       {  0x091d1004, "nbi1.nbitm.ShaperMaxOvershoot1" },
       {  0x091d1008, "nbi1.nbitm.ShaperMaxOvershoot2" },
       {  0x091d100c, "nbi1.nbitm.ShaperMaxOvershoot3" },
       {  0x091d1010, "nbi1.nbitm.ShaperMaxOvershoot4" },
       {  0x091d1014, "nbi1.nbitm.ShaperMaxOvershoot5" },
       {  0x091d1018, "nbi1.nbitm.ShaperMaxOvershoot6" },
       {  0x091d101c, "nbi1.nbitm.ShaperMaxOvershoot7" },
       {  0x091d1020, "nbi1.nbitm.ShaperMaxOvershoot8" },
       {  0x091d1024, "nbi1.nbitm.ShaperMaxOvershoot9" },
       {  0x091d1028, "nbi1.nbitm.ShaperMaxOvershoot10" },
       {  0x091d102c, "nbi1.nbitm.ShaperMaxOvershoot11" },
       {  0x091d1030, "nbi1.nbitm.ShaperMaxOvershoot12" },
       {  0x091d1034, "nbi1.nbitm.ShaperMaxOvershoot13" },
       {  0x091d1038, "nbi1.nbitm.ShaperMaxOvershoot14" },
       {  0x091d103c, "nbi1.nbitm.ShaperMaxOvershoot15" },
       {  0x091d1040, "nbi1.nbitm.ShaperMaxOvershoot16" },
       {  0x091d1044, "nbi1.nbitm.ShaperMaxOvershoot17" },
       {  0x091d1048, "nbi1.nbitm.ShaperMaxOvershoot18" },
       {  0x091d104c, "nbi1.nbitm.ShaperMaxOvershoot19" },
       {  0x091d1050, "nbi1.nbitm.ShaperMaxOvershoot20" },
       {  0x091d1054, "nbi1.nbitm.ShaperMaxOvershoot21" },
       {  0x091d1058, "nbi1.nbitm.ShaperMaxOvershoot22" },
       {  0x091d105c, "nbi1.nbitm.ShaperMaxOvershoot23" },
       {  0x091d1060, "nbi1.nbitm.ShaperMaxOvershoot24" },
       {  0x091d1064, "nbi1.nbitm.ShaperMaxOvershoot25" },
       {  0x091d1068, "nbi1.nbitm.ShaperMaxOvershoot26" },
       {  0x091d106c, "nbi1.nbitm.ShaperMaxOvershoot27" },
       {  0x091d1070, "nbi1.nbitm.ShaperMaxOvershoot28" },
       {  0x091d1074, "nbi1.nbitm.ShaperMaxOvershoot29" },
       {  0x091d1078, "nbi1.nbitm.ShaperMaxOvershoot30" },
       {  0x091d107c, "nbi1.nbitm.ShaperMaxOvershoot31" },
       {  0x091d1080, "nbi1.nbitm.ShaperMaxOvershoot32" },
       {  0x091d1084, "nbi1.nbitm.ShaperMaxOvershoot33" },
       {  0x091d1088, "nbi1.nbitm.ShaperMaxOvershoot34" },
       {  0x091d108c, "nbi1.nbitm.ShaperMaxOvershoot35" },
       {  0x091d1090, "nbi1.nbitm.ShaperMaxOvershoot36" },
       {  0x091d1094, "nbi1.nbitm.ShaperMaxOvershoot37" },
       {  0x091d1098, "nbi1.nbitm.ShaperMaxOvershoot38" },
       {  0x091d109c, "nbi1.nbitm.ShaperMaxOvershoot39" },
       {  0x091d10a0, "nbi1.nbitm.ShaperMaxOvershoot40" },
       {  0x091d10a4, "nbi1.nbitm.ShaperMaxOvershoot41" },
       {  0x091d10a8, "nbi1.nbitm.ShaperMaxOvershoot42" },
       {  0x091d10ac, "nbi1.nbitm.ShaperMaxOvershoot43" },
       {  0x091d10b0, "nbi1.nbitm.ShaperMaxOvershoot44" },
       {  0x091d10b4, "nbi1.nbitm.ShaperMaxOvershoot45" },
       {  0x091d10b8, "nbi1.nbitm.ShaperMaxOvershoot46" },
       {  0x091d10bc, "nbi1.nbitm.ShaperMaxOvershoot47" },
       {  0x091d10c0, "nbi1.nbitm.ShaperMaxOvershoot48" },
       {  0x091d10c4, "nbi1.nbitm.ShaperMaxOvershoot49" },
       {  0x091d10c8, "nbi1.nbitm.ShaperMaxOvershoot50" },
       {  0x091d10cc, "nbi1.nbitm.ShaperMaxOvershoot51" },
       {  0x091d10d0, "nbi1.nbitm.ShaperMaxOvershoot52" },
       {  0x091d10d4, "nbi1.nbitm.ShaperMaxOvershoot53" },
       {  0x091d10d8, "nbi1.nbitm.ShaperMaxOvershoot54" },
       {  0x091d10dc, "nbi1.nbitm.ShaperMaxOvershoot55" },
       {  0x091d10e0, "nbi1.nbitm.ShaperMaxOvershoot56" },
       {  0x091d10e4, "nbi1.nbitm.ShaperMaxOvershoot57" },
       {  0x091d10e8, "nbi1.nbitm.ShaperMaxOvershoot58" },
       {  0x091d10ec, "nbi1.nbitm.ShaperMaxOvershoot59" },
       {  0x091d10f0, "nbi1.nbitm.ShaperMaxOvershoot60" },
       {  0x091d10f4, "nbi1.nbitm.ShaperMaxOvershoot61" },
       {  0x091d10f8, "nbi1.nbitm.ShaperMaxOvershoot62" },
       {  0x091d10fc, "nbi1.nbitm.ShaperMaxOvershoot63" },
       {  0x091d1100, "nbi1.nbitm.ShaperMaxOvershoot64" },
       {  0x091d1104, "nbi1.nbitm.ShaperMaxOvershoot65" },
       {  0x091d1108, "nbi1.nbitm.ShaperMaxOvershoot66" },
       {  0x091d110c, "nbi1.nbitm.ShaperMaxOvershoot67" },
       {  0x091d1110, "nbi1.nbitm.ShaperMaxOvershoot68" },
       {  0x091d1114, "nbi1.nbitm.ShaperMaxOvershoot69" },
       {  0x091d1118, "nbi1.nbitm.ShaperMaxOvershoot70" },
       {  0x091d111c, "nbi1.nbitm.ShaperMaxOvershoot71" },
       {  0x091d1120, "nbi1.nbitm.ShaperMaxOvershoot72" },
       {  0x091d1124, "nbi1.nbitm.ShaperMaxOvershoot73" },
       {  0x091d1128, "nbi1.nbitm.ShaperMaxOvershoot74" },
       {  0x091d112c, "nbi1.nbitm.ShaperMaxOvershoot75" },
       {  0x091d1130, "nbi1.nbitm.ShaperMaxOvershoot76" },
       {  0x091d1134, "nbi1.nbitm.ShaperMaxOvershoot77" },
       {  0x091d1138, "nbi1.nbitm.ShaperMaxOvershoot78" },
       {  0x091d113c, "nbi1.nbitm.ShaperMaxOvershoot79" },
       {  0x091d1140, "nbi1.nbitm.ShaperMaxOvershoot80" },
       {  0x091d1144, "nbi1.nbitm.ShaperMaxOvershoot81" },
       {  0x091d1148, "nbi1.nbitm.ShaperMaxOvershoot82" },
       {  0x091d114c, "nbi1.nbitm.ShaperMaxOvershoot83" },
       {  0x091d1150, "nbi1.nbitm.ShaperMaxOvershoot84" },
       {  0x091d1154, "nbi1.nbitm.ShaperMaxOvershoot85" },
       {  0x091d1158, "nbi1.nbitm.ShaperMaxOvershoot86" },
       {  0x091d115c, "nbi1.nbitm.ShaperMaxOvershoot87" },
       {  0x091d1160, "nbi1.nbitm.ShaperMaxOvershoot88" },
       {  0x091d1164, "nbi1.nbitm.ShaperMaxOvershoot89" },
       {  0x091d1168, "nbi1.nbitm.ShaperMaxOvershoot90" },
       {  0x091d116c, "nbi1.nbitm.ShaperMaxOvershoot91" },
       {  0x091d1170, "nbi1.nbitm.ShaperMaxOvershoot92" },
       {  0x091d1174, "nbi1.nbitm.ShaperMaxOvershoot93" },
       {  0x091d1178, "nbi1.nbitm.ShaperMaxOvershoot94" },
       {  0x091d117c, "nbi1.nbitm.ShaperMaxOvershoot95" },
       {  0x091d1180, "nbi1.nbitm.ShaperMaxOvershoot96" },
       {  0x091d1184, "nbi1.nbitm.ShaperMaxOvershoot97" },
       {  0x091d1188, "nbi1.nbitm.ShaperMaxOvershoot98" },
       {  0x091d118c, "nbi1.nbitm.ShaperMaxOvershoot99" },
       {  0x091d1190, "nbi1.nbitm.ShaperMaxOvershoot100" },
       {  0x091d1194, "nbi1.nbitm.ShaperMaxOvershoot101" },
       {  0x091d1198, "nbi1.nbitm.ShaperMaxOvershoot102" },
       {  0x091d119c, "nbi1.nbitm.ShaperMaxOvershoot103" },
       {  0x091d11a0, "nbi1.nbitm.ShaperMaxOvershoot104" },
       {  0x091d11a4, "nbi1.nbitm.ShaperMaxOvershoot105" },
       {  0x091d11a8, "nbi1.nbitm.ShaperMaxOvershoot106" },
       {  0x091d11ac, "nbi1.nbitm.ShaperMaxOvershoot107" },
       {  0x091d11b0, "nbi1.nbitm.ShaperMaxOvershoot108" },
       {  0x091d11b4, "nbi1.nbitm.ShaperMaxOvershoot109" },
       {  0x091d11b8, "nbi1.nbitm.ShaperMaxOvershoot110" },
       {  0x091d11bc, "nbi1.nbitm.ShaperMaxOvershoot111" },
       {  0x091d11c0, "nbi1.nbitm.ShaperMaxOvershoot112" },
       {  0x091d11c4, "nbi1.nbitm.ShaperMaxOvershoot113" },
       {  0x091d11c8, "nbi1.nbitm.ShaperMaxOvershoot114" },
       {  0x091d11cc, "nbi1.nbitm.ShaperMaxOvershoot115" },
       {  0x091d11d0, "nbi1.nbitm.ShaperMaxOvershoot116" },
       {  0x091d11d4, "nbi1.nbitm.ShaperMaxOvershoot117" },
       {  0x091d11d8, "nbi1.nbitm.ShaperMaxOvershoot118" },
       {  0x091d11dc, "nbi1.nbitm.ShaperMaxOvershoot119" },
       {  0x091d11e0, "nbi1.nbitm.ShaperMaxOvershoot120" },
       {  0x091d11e4, "nbi1.nbitm.ShaperMaxOvershoot121" },
       {  0x091d11e8, "nbi1.nbitm.ShaperMaxOvershoot122" },
       {  0x091d11ec, "nbi1.nbitm.ShaperMaxOvershoot123" },
       {  0x091d11f0, "nbi1.nbitm.ShaperMaxOvershoot124" },
       {  0x091d11f4, "nbi1.nbitm.ShaperMaxOvershoot125" },
       {  0x091d11f8, "nbi1.nbitm.ShaperMaxOvershoot126" },
       {  0x091d11fc, "nbi1.nbitm.ShaperMaxOvershoot127" },
       {  0x091d1200, "nbi1.nbitm.ShaperMaxOvershoot128" },
       {  0x091d1204, "nbi1.nbitm.ShaperMaxOvershoot129" },
       {  0x091d1208, "nbi1.nbitm.ShaperMaxOvershoot130" },
       {  0x091d120c, "nbi1.nbitm.ShaperMaxOvershoot131" },
       {  0x091d1210, "nbi1.nbitm.ShaperMaxOvershoot132" },
       {  0x091d1214, "nbi1.nbitm.ShaperMaxOvershoot133" },
       {  0x091d1218, "nbi1.nbitm.ShaperMaxOvershoot134" },
       {  0x091d121c, "nbi1.nbitm.ShaperMaxOvershoot135" },
       {  0x091d1220, "nbi1.nbitm.ShaperMaxOvershoot136" },
       {  0x091d1224, "nbi1.nbitm.ShaperMaxOvershoot137" },
       {  0x091d1228, "nbi1.nbitm.ShaperMaxOvershoot138" },
       {  0x091d122c, "nbi1.nbitm.ShaperMaxOvershoot139" },
       {  0x091d1230, "nbi1.nbitm.ShaperMaxOvershoot140" },
       {  0x091d1234, "nbi1.nbitm.ShaperMaxOvershoot141" },
       {  0x091d1238, "nbi1.nbitm.ShaperMaxOvershoot142" },
       {  0x091d123c, "nbi1.nbitm.ShaperMaxOvershoot143" },
       {  0x091d1240, "nbi1.nbitm.ShaperMaxOvershoot144" },
       {  0x091d1800, "nbi1.nbitm.ShaperRateAdjust0" },
       {  0x091d1804, "nbi1.nbitm.ShaperRateAdjust1" },
       {  0x091d1808, "nbi1.nbitm.ShaperRateAdjust2" },
       {  0x091d180c, "nbi1.nbitm.ShaperRateAdjust3" },
       {  0x091d1810, "nbi1.nbitm.ShaperRateAdjust4" },
       {  0x091d1814, "nbi1.nbitm.ShaperRateAdjust5" },
       {  0x091d1818, "nbi1.nbitm.ShaperRateAdjust6" },
       {  0x091d181c, "nbi1.nbitm.ShaperRateAdjust7" },
       {  0x091d1820, "nbi1.nbitm.ShaperRateAdjust8" },
       {  0x091d1824, "nbi1.nbitm.ShaperRateAdjust9" },
       {  0x091d1828, "nbi1.nbitm.ShaperRateAdjust10" },
       {  0x091d182c, "nbi1.nbitm.ShaperRateAdjust11" },
       {  0x091d1830, "nbi1.nbitm.ShaperRateAdjust12" },
       {  0x091d1834, "nbi1.nbitm.ShaperRateAdjust13" },
       {  0x091d1838, "nbi1.nbitm.ShaperRateAdjust14" },
       {  0x091d183c, "nbi1.nbitm.ShaperRateAdjust15" },
       {  0x091d1840, "nbi1.nbitm.ShaperRateAdjust16" },
       {  0x091d1844, "nbi1.nbitm.ShaperRateAdjust17" },
       {  0x091d1848, "nbi1.nbitm.ShaperRateAdjust18" },
       {  0x091d184c, "nbi1.nbitm.ShaperRateAdjust19" },
       {  0x091d1850, "nbi1.nbitm.ShaperRateAdjust20" },
       {  0x091d1854, "nbi1.nbitm.ShaperRateAdjust21" },
       {  0x091d1858, "nbi1.nbitm.ShaperRateAdjust22" },
       {  0x091d185c, "nbi1.nbitm.ShaperRateAdjust23" },
       {  0x091d1860, "nbi1.nbitm.ShaperRateAdjust24" },
       {  0x091d1864, "nbi1.nbitm.ShaperRateAdjust25" },
       {  0x091d1868, "nbi1.nbitm.ShaperRateAdjust26" },
       {  0x091d186c, "nbi1.nbitm.ShaperRateAdjust27" },
       {  0x091d1870, "nbi1.nbitm.ShaperRateAdjust28" },
       {  0x091d1874, "nbi1.nbitm.ShaperRateAdjust29" },
       {  0x091d1878, "nbi1.nbitm.ShaperRateAdjust30" },
       {  0x091d187c, "nbi1.nbitm.ShaperRateAdjust31" },
       {  0x091d1880, "nbi1.nbitm.ShaperRateAdjust32" },
       {  0x091d1884, "nbi1.nbitm.ShaperRateAdjust33" },
       {  0x091d1888, "nbi1.nbitm.ShaperRateAdjust34" },
       {  0x091d188c, "nbi1.nbitm.ShaperRateAdjust35" },
       {  0x091d1890, "nbi1.nbitm.ShaperRateAdjust36" },
       {  0x091d1894, "nbi1.nbitm.ShaperRateAdjust37" },
       {  0x091d1898, "nbi1.nbitm.ShaperRateAdjust38" },
       {  0x091d189c, "nbi1.nbitm.ShaperRateAdjust39" },
       {  0x091d18a0, "nbi1.nbitm.ShaperRateAdjust40" },
       {  0x091d18a4, "nbi1.nbitm.ShaperRateAdjust41" },
       {  0x091d18a8, "nbi1.nbitm.ShaperRateAdjust42" },
       {  0x091d18ac, "nbi1.nbitm.ShaperRateAdjust43" },
       {  0x091d18b0, "nbi1.nbitm.ShaperRateAdjust44" },
       {  0x091d18b4, "nbi1.nbitm.ShaperRateAdjust45" },
       {  0x091d18b8, "nbi1.nbitm.ShaperRateAdjust46" },
       {  0x091d18bc, "nbi1.nbitm.ShaperRateAdjust47" },
       {  0x091d18c0, "nbi1.nbitm.ShaperRateAdjust48" },
       {  0x091d18c4, "nbi1.nbitm.ShaperRateAdjust49" },
       {  0x091d18c8, "nbi1.nbitm.ShaperRateAdjust50" },
       {  0x091d18cc, "nbi1.nbitm.ShaperRateAdjust51" },
       {  0x091d18d0, "nbi1.nbitm.ShaperRateAdjust52" },
       {  0x091d18d4, "nbi1.nbitm.ShaperRateAdjust53" },
       {  0x091d18d8, "nbi1.nbitm.ShaperRateAdjust54" },
       {  0x091d18dc, "nbi1.nbitm.ShaperRateAdjust55" },
       {  0x091d18e0, "nbi1.nbitm.ShaperRateAdjust56" },
       {  0x091d18e4, "nbi1.nbitm.ShaperRateAdjust57" },
       {  0x091d18e8, "nbi1.nbitm.ShaperRateAdjust58" },
       {  0x091d18ec, "nbi1.nbitm.ShaperRateAdjust59" },
       {  0x091d18f0, "nbi1.nbitm.ShaperRateAdjust60" },
       {  0x091d18f4, "nbi1.nbitm.ShaperRateAdjust61" },
       {  0x091d18f8, "nbi1.nbitm.ShaperRateAdjust62" },
       {  0x091d18fc, "nbi1.nbitm.ShaperRateAdjust63" },
       {  0x091d1900, "nbi1.nbitm.ShaperRateAdjust64" },
       {  0x091d1904, "nbi1.nbitm.ShaperRateAdjust65" },
       {  0x091d1908, "nbi1.nbitm.ShaperRateAdjust66" },
       {  0x091d190c, "nbi1.nbitm.ShaperRateAdjust67" },
       {  0x091d1910, "nbi1.nbitm.ShaperRateAdjust68" },
       {  0x091d1914, "nbi1.nbitm.ShaperRateAdjust69" },
       {  0x091d1918, "nbi1.nbitm.ShaperRateAdjust70" },
       {  0x091d191c, "nbi1.nbitm.ShaperRateAdjust71" },
       {  0x091d1920, "nbi1.nbitm.ShaperRateAdjust72" },
       {  0x091d1924, "nbi1.nbitm.ShaperRateAdjust73" },
       {  0x091d1928, "nbi1.nbitm.ShaperRateAdjust74" },
       {  0x091d192c, "nbi1.nbitm.ShaperRateAdjust75" },
       {  0x091d1930, "nbi1.nbitm.ShaperRateAdjust76" },
       {  0x091d1934, "nbi1.nbitm.ShaperRateAdjust77" },
       {  0x091d1938, "nbi1.nbitm.ShaperRateAdjust78" },
       {  0x091d193c, "nbi1.nbitm.ShaperRateAdjust79" },
       {  0x091d1940, "nbi1.nbitm.ShaperRateAdjust80" },
       {  0x091d1944, "nbi1.nbitm.ShaperRateAdjust81" },
       {  0x091d1948, "nbi1.nbitm.ShaperRateAdjust82" },
       {  0x091d194c, "nbi1.nbitm.ShaperRateAdjust83" },
       {  0x091d1950, "nbi1.nbitm.ShaperRateAdjust84" },
       {  0x091d1954, "nbi1.nbitm.ShaperRateAdjust85" },
       {  0x091d1958, "nbi1.nbitm.ShaperRateAdjust86" },
       {  0x091d195c, "nbi1.nbitm.ShaperRateAdjust87" },
       {  0x091d1960, "nbi1.nbitm.ShaperRateAdjust88" },
       {  0x091d1964, "nbi1.nbitm.ShaperRateAdjust89" },
       {  0x091d1968, "nbi1.nbitm.ShaperRateAdjust90" },
       {  0x091d196c, "nbi1.nbitm.ShaperRateAdjust91" },
       {  0x091d1970, "nbi1.nbitm.ShaperRateAdjust92" },
       {  0x091d1974, "nbi1.nbitm.ShaperRateAdjust93" },
       {  0x091d1978, "nbi1.nbitm.ShaperRateAdjust94" },
       {  0x091d197c, "nbi1.nbitm.ShaperRateAdjust95" },
       {  0x091d1980, "nbi1.nbitm.ShaperRateAdjust96" },
       {  0x091d1984, "nbi1.nbitm.ShaperRateAdjust97" },
       {  0x091d1988, "nbi1.nbitm.ShaperRateAdjust98" },
       {  0x091d198c, "nbi1.nbitm.ShaperRateAdjust99" },
       {  0x091d1990, "nbi1.nbitm.ShaperRateAdjust100" },
       {  0x091d1994, "nbi1.nbitm.ShaperRateAdjust101" },
       {  0x091d1998, "nbi1.nbitm.ShaperRateAdjust102" },
       {  0x091d199c, "nbi1.nbitm.ShaperRateAdjust103" },
       {  0x091d19a0, "nbi1.nbitm.ShaperRateAdjust104" },
       {  0x091d19a4, "nbi1.nbitm.ShaperRateAdjust105" },
       {  0x091d19a8, "nbi1.nbitm.ShaperRateAdjust106" },
       {  0x091d19ac, "nbi1.nbitm.ShaperRateAdjust107" },
       {  0x091d19b0, "nbi1.nbitm.ShaperRateAdjust108" },
       {  0x091d19b4, "nbi1.nbitm.ShaperRateAdjust109" },
       {  0x091d19b8, "nbi1.nbitm.ShaperRateAdjust110" },
       {  0x091d19bc, "nbi1.nbitm.ShaperRateAdjust111" },
       {  0x091d19c0, "nbi1.nbitm.ShaperRateAdjust112" },
       {  0x091d19c4, "nbi1.nbitm.ShaperRateAdjust113" },
       {  0x091d19c8, "nbi1.nbitm.ShaperRateAdjust114" },
       {  0x091d19cc, "nbi1.nbitm.ShaperRateAdjust115" },
       {  0x091d19d0, "nbi1.nbitm.ShaperRateAdjust116" },
       {  0x091d19d4, "nbi1.nbitm.ShaperRateAdjust117" },
       {  0x091d19d8, "nbi1.nbitm.ShaperRateAdjust118" },
       {  0x091d19dc, "nbi1.nbitm.ShaperRateAdjust119" },
       {  0x091d19e0, "nbi1.nbitm.ShaperRateAdjust120" },
       {  0x091d19e4, "nbi1.nbitm.ShaperRateAdjust121" },
       {  0x091d19e8, "nbi1.nbitm.ShaperRateAdjust122" },
       {  0x091d19ec, "nbi1.nbitm.ShaperRateAdjust123" },
       {  0x091d19f0, "nbi1.nbitm.ShaperRateAdjust124" },
       {  0x091d19f4, "nbi1.nbitm.ShaperRateAdjust125" },
       {  0x091d19f8, "nbi1.nbitm.ShaperRateAdjust126" },
       {  0x091d19fc, "nbi1.nbitm.ShaperRateAdjust127" },
       {  0x091d1a00, "nbi1.nbitm.ShaperRateAdjust128" },
       {  0x091d1a04, "nbi1.nbitm.ShaperRateAdjust129" },
       {  0x091d1a08, "nbi1.nbitm.ShaperRateAdjust130" },
       {  0x091d1a0c, "nbi1.nbitm.ShaperRateAdjust131" },
       {  0x091d1a10, "nbi1.nbitm.ShaperRateAdjust132" },
       {  0x091d1a14, "nbi1.nbitm.ShaperRateAdjust133" },
       {  0x091d1a18, "nbi1.nbitm.ShaperRateAdjust134" },
       {  0x091d1a1c, "nbi1.nbitm.ShaperRateAdjust135" },
       {  0x091d1a20, "nbi1.nbitm.ShaperRateAdjust136" },
       {  0x091d1a24, "nbi1.nbitm.ShaperRateAdjust137" },
       {  0x091d1a28, "nbi1.nbitm.ShaperRateAdjust138" },
       {  0x091d1a2c, "nbi1.nbitm.ShaperRateAdjust139" },
       {  0x091d1a30, "nbi1.nbitm.ShaperRateAdjust140" },
       {  0x091d1a34, "nbi1.nbitm.ShaperRateAdjust141" },
       {  0x091d1a38, "nbi1.nbitm.ShaperRateAdjust142" },
       {  0x091d1a3c, "nbi1.nbitm.ShaperRateAdjust143" },
       {  0x091d1a40, "nbi1.nbitm.ShaperRateAdjust144" },
       {  0x09280000, "nbi1.nbi_packet_preclassifier.PicoengineConfig" },
       {  0x09280004, "nbi1.nbi_packet_preclassifier.PicoengineSetup" },
       {  0x09280008, "nbi1.nbi_packet_preclassifier.PicoengineRunControl" },
       {  0x0928000c, "nbi1.nbi_packet_preclassifier.TableExtend" },
       {  0x09280010, "nbi1.nbi_packet_preclassifier.ThrottleConfig" },
       {  0x09280014, "nbi1.nbi_packet_preclassifier.ThrottleAction" },
       {  0x09280018, "nbi1.nbi_packet_preclassifier.PAConfig" },
       {  0x09280020, "nbi1.nbi_packet_preclassifier.TunnelOverride0" },
       {  0x09280024, "nbi1.nbi_packet_preclassifier.TunnelOverride1" },
       {  0x09280028, "nbi1.nbi_packet_preclassifier.TunnelOverride2" },
       {  0x09280080, "nbi1.nbi_packet_preclassifier.ActiveSet0Low" },
       {  0x09280084, "nbi1.nbi_packet_preclassifier.ActiveSet0High" },
       {  0x09280088, "nbi1.nbi_packet_preclassifier.ActiveSet1Low" },
       {  0x0928008c, "nbi1.nbi_packet_preclassifier.ActiveSet1High" },
       {  0x092800c0, "nbi1.nbi_packet_preclassifier.ClassifiedSmall" },
       {  0x092800c4, "nbi1.nbi_packet_preclassifier.ClassifiedLarge" },
       {  0x092800c8, "nbi1.nbi_packet_preclassifier.Tunnel" },
       {  0x09280180, "nbi1.nbi_packet_preclassifier.MulticycleTable0Set0" },
       {  0x09280184, "nbi1.nbi_packet_preclassifier.MulticycleTable1Set0" },
       {  0x09280188, "nbi1.nbi_packet_preclassifier.MulticycleTable2Set0" },
       {  0x0928018c, "nbi1.nbi_packet_preclassifier.MulticycleTable3Set0" },
       {  0x09280190, "nbi1.nbi_packet_preclassifier.MulticycleTable4Set0" },
       {  0x09280194, "nbi1.nbi_packet_preclassifier.MulticycleTable5Set0" },
       {  0x09280198, "nbi1.nbi_packet_preclassifier.MulticycleTable6Set0" },
       {  0x0928019c, "nbi1.nbi_packet_preclassifier.MulticycleTable7Set0" },
       {  0x092801a0, "nbi1.nbi_packet_preclassifier.MulticycleTable0Set1" },
       {  0x092801a4, "nbi1.nbi_packet_preclassifier.MulticycleTable1Set1" },
       {  0x092801a8, "nbi1.nbi_packet_preclassifier.MulticycleTable2Set1" },
       {  0x092801ac, "nbi1.nbi_packet_preclassifier.MulticycleTable3Set1" },
       {  0x092801b0, "nbi1.nbi_packet_preclassifier.MulticycleTable4Set1" },
       {  0x092801b4, "nbi1.nbi_packet_preclassifier.MulticycleTable5Set1" },
       {  0x092801b8, "nbi1.nbi_packet_preclassifier.MulticycleTable6Set1" },
       {  0x092801bc, "nbi1.nbi_packet_preclassifier.MulticycleTable7Set1" },
       {  0x09290000, "nbi1.nbi_packet_preclassifier.BufferStatus" },
       {  0x09290004, "nbi1.nbi_packet_preclassifier.Config" },
       {  0x09290008, "nbi1.nbi_packet_preclassifier.TcamTagControl0" },
       {  0x0929000c, "nbi1.nbi_packet_preclassifier.TcamTagControl1" },
       {  0x09290010, "nbi1.nbi_packet_preclassifier.TcamTag0" },
       {  0x09290014, "nbi1.nbi_packet_preclassifier.TcamTag1" },
       {  0x09290018, "nbi1.nbi_packet_preclassifier.Sequence" },
       {  0x0929001c, "nbi1.nbi_packet_preclassifier.TableSet" },
       {  0x09290020, "nbi1.nbi_packet_preclassifier.Override" },
       {  0x09290024, "nbi1.nbi_packet_preclassifier.OverridePort" },
       {  0x09290028, "nbi1.nbi_packet_preclassifier.OverrideFlags" },
       {  0x0929002c, "nbi1.nbi_packet_preclassifier.OverrideOffsets" },
       {  0x09290030, "nbi1.nbi_packet_preclassifier.CreditConfig" },
       {  0x09290200, "nbi1.nbi_packet_preclassifier.TcamMatchLow0" },
       {  0x09290204, "nbi1.nbi_packet_preclassifier.TcamMatchHigh0" },
       {  0x09290208, "nbi1.nbi_packet_preclassifier.TcamMaskLow0" },
       {  0x0929020c, "nbi1.nbi_packet_preclassifier.TcamMaskHigh0" },
       {  0x09290210, "nbi1.nbi_packet_preclassifier.TcamMatchLow1" },
       {  0x09290214, "nbi1.nbi_packet_preclassifier.TcamMatchHigh1" },
       {  0x09290218, "nbi1.nbi_packet_preclassifier.TcamMaskLow1" },
       {  0x0929021c, "nbi1.nbi_packet_preclassifier.TcamMaskHigh1" },
       {  0x09290220, "nbi1.nbi_packet_preclassifier.TcamMatchLow2" },
       {  0x09290224, "nbi1.nbi_packet_preclassifier.TcamMatchHigh2" },
       {  0x09290228, "nbi1.nbi_packet_preclassifier.TcamMaskLow2" },
       {  0x0929022c, "nbi1.nbi_packet_preclassifier.TcamMaskHigh2" },
       {  0x09290230, "nbi1.nbi_packet_preclassifier.TcamMatchLow3" },
       {  0x09290234, "nbi1.nbi_packet_preclassifier.TcamMatchHigh3" },
       {  0x09290238, "nbi1.nbi_packet_preclassifier.TcamMaskLow3" },
       {  0x0929023c, "nbi1.nbi_packet_preclassifier.TcamMaskHigh3" },
       {  0x09290240, "nbi1.nbi_packet_preclassifier.TcamMatchLow4" },
       {  0x09290244, "nbi1.nbi_packet_preclassifier.TcamMatchHigh4" },
       {  0x09290248, "nbi1.nbi_packet_preclassifier.TcamMaskLow4" },
       {  0x0929024c, "nbi1.nbi_packet_preclassifier.TcamMaskHigh4" },
       {  0x09290250, "nbi1.nbi_packet_preclassifier.TcamMatchLow5" },
       {  0x09290254, "nbi1.nbi_packet_preclassifier.TcamMatchHigh5" },
       {  0x09290258, "nbi1.nbi_packet_preclassifier.TcamMaskLow5" },
       {  0x0929025c, "nbi1.nbi_packet_preclassifier.TcamMaskHigh5" },
       {  0x09290260, "nbi1.nbi_packet_preclassifier.TcamMatchLow6" },
       {  0x09290264, "nbi1.nbi_packet_preclassifier.TcamMatchHigh6" },
       {  0x09290268, "nbi1.nbi_packet_preclassifier.TcamMaskLow6" },
       {  0x0929026c, "nbi1.nbi_packet_preclassifier.TcamMaskHigh6" },
       {  0x09290300, "nbi1.nbi_packet_preclassifier.TcamMapping0" },
       {  0x09290304, "nbi1.nbi_packet_preclassifier.TcamMapping1" },
       {  0x09290308, "nbi1.nbi_packet_preclassifier.TcamMapping2" },
       {  0x0929030c, "nbi1.nbi_packet_preclassifier.TcamMapping3" },
       {  0x09290310, "nbi1.nbi_packet_preclassifier.TcamMapping4" },
       {  0x09290314, "nbi1.nbi_packet_preclassifier.TcamMapping5" },
       {  0x09290318, "nbi1.nbi_packet_preclassifier.TcamMapping6" },
       {  0x0929031c, "nbi1.nbi_packet_preclassifier.TcamMapping7" },
       {  0x09290400, "nbi1.nbi_packet_preclassifier.PortCfg0" },
       {  0x09290404, "nbi1.nbi_packet_preclassifier.PortCfg1" },
       {  0x09290408, "nbi1.nbi_packet_preclassifier.PortCfg2" },
       {  0x0929040c, "nbi1.nbi_packet_preclassifier.PortCfg3" },
       {  0x09290410, "nbi1.nbi_packet_preclassifier.PortCfg4" },
       {  0x09290414, "nbi1.nbi_packet_preclassifier.PortCfg5" },
       {  0x09290418, "nbi1.nbi_packet_preclassifier.PortCfg6" },
       {  0x0929041c, "nbi1.nbi_packet_preclassifier.PortCfg7" },
       {  0x09290420, "nbi1.nbi_packet_preclassifier.PortCfg8" },
       {  0x09290424, "nbi1.nbi_packet_preclassifier.PortCfg9" },
       {  0x09290428, "nbi1.nbi_packet_preclassifier.PortCfg10" },
       {  0x0929042c, "nbi1.nbi_packet_preclassifier.PortCfg11" },
       {  0x09290430, "nbi1.nbi_packet_preclassifier.PortCfg12" },
       {  0x09290434, "nbi1.nbi_packet_preclassifier.PortCfg13" },
       {  0x09290438, "nbi1.nbi_packet_preclassifier.PortCfg14" },
       {  0x0929043c, "nbi1.nbi_packet_preclassifier.PortCfg15" },
       {  0x09290440, "nbi1.nbi_packet_preclassifier.PortCfg16" },
       {  0x09290444, "nbi1.nbi_packet_preclassifier.PortCfg17" },
       {  0x09290448, "nbi1.nbi_packet_preclassifier.PortCfg18" },
       {  0x0929044c, "nbi1.nbi_packet_preclassifier.PortCfg19" },
       {  0x09290450, "nbi1.nbi_packet_preclassifier.PortCfg20" },
       {  0x09290454, "nbi1.nbi_packet_preclassifier.PortCfg21" },
       {  0x09290458, "nbi1.nbi_packet_preclassifier.PortCfg22" },
       {  0x0929045c, "nbi1.nbi_packet_preclassifier.PortCfg23" },
       {  0x09290460, "nbi1.nbi_packet_preclassifier.PortCfg24" },
       {  0x09290464, "nbi1.nbi_packet_preclassifier.PortCfg25" },
       {  0x09290468, "nbi1.nbi_packet_preclassifier.PortCfg26" },
       {  0x0929046c, "nbi1.nbi_packet_preclassifier.PortCfg27" },
       {  0x09290470, "nbi1.nbi_packet_preclassifier.PortCfg28" },
       {  0x09290474, "nbi1.nbi_packet_preclassifier.PortCfg29" },
       {  0x09290478, "nbi1.nbi_packet_preclassifier.PortCfg30" },
       {  0x0929047c, "nbi1.nbi_packet_preclassifier.PortCfg31" },
       {  0x09290480, "nbi1.nbi_packet_preclassifier.PortCfg32" },
       {  0x09290484, "nbi1.nbi_packet_preclassifier.PortCfg33" },
       {  0x09290488, "nbi1.nbi_packet_preclassifier.PortCfg34" },
       {  0x0929048c, "nbi1.nbi_packet_preclassifier.PortCfg35" },
       {  0x09290490, "nbi1.nbi_packet_preclassifier.PortCfg36" },
       {  0x09290494, "nbi1.nbi_packet_preclassifier.PortCfg37" },
       {  0x09290498, "nbi1.nbi_packet_preclassifier.PortCfg38" },
       {  0x0929049c, "nbi1.nbi_packet_preclassifier.PortCfg39" },
       {  0x092904a0, "nbi1.nbi_packet_preclassifier.PortCfg40" },
       {  0x092904a4, "nbi1.nbi_packet_preclassifier.PortCfg41" },
       {  0x092904a8, "nbi1.nbi_packet_preclassifier.PortCfg42" },
       {  0x092904ac, "nbi1.nbi_packet_preclassifier.PortCfg43" },
       {  0x092904b0, "nbi1.nbi_packet_preclassifier.PortCfg44" },
       {  0x092904b4, "nbi1.nbi_packet_preclassifier.PortCfg45" },
       {  0x092904b8, "nbi1.nbi_packet_preclassifier.PortCfg46" },
       {  0x092904bc, "nbi1.nbi_packet_preclassifier.PortCfg47" },
       {  0x092904c0, "nbi1.nbi_packet_preclassifier.PortCfg48" },
       {  0x092904c4, "nbi1.nbi_packet_preclassifier.PortCfg49" },
       {  0x092904c8, "nbi1.nbi_packet_preclassifier.PortCfg50" },
       {  0x092904cc, "nbi1.nbi_packet_preclassifier.PortCfg51" },
       {  0x092904d0, "nbi1.nbi_packet_preclassifier.PortCfg52" },
       {  0x092904d4, "nbi1.nbi_packet_preclassifier.PortCfg53" },
       {  0x092904d8, "nbi1.nbi_packet_preclassifier.PortCfg54" },
       {  0x092904dc, "nbi1.nbi_packet_preclassifier.PortCfg55" },
       {  0x092904e0, "nbi1.nbi_packet_preclassifier.PortCfg56" },
       {  0x092904e4, "nbi1.nbi_packet_preclassifier.PortCfg57" },
       {  0x092904e8, "nbi1.nbi_packet_preclassifier.PortCfg58" },
       {  0x092904ec, "nbi1.nbi_packet_preclassifier.PortCfg59" },
       {  0x092904f0, "nbi1.nbi_packet_preclassifier.PortCfg60" },
       {  0x092904f4, "nbi1.nbi_packet_preclassifier.PortCfg61" },
       {  0x092904f8, "nbi1.nbi_packet_preclassifier.PortCfg62" },
       {  0x092904fc, "nbi1.nbi_packet_preclassifier.PortCfg63" },
       {  0x09290500, "nbi1.nbi_packet_preclassifier.PortCfg64" },
       {  0x09290504, "nbi1.nbi_packet_preclassifier.PortCfg65" },
       {  0x09290508, "nbi1.nbi_packet_preclassifier.PortCfg66" },
       {  0x0929050c, "nbi1.nbi_packet_preclassifier.PortCfg67" },
       {  0x09290510, "nbi1.nbi_packet_preclassifier.PortCfg68" },
       {  0x09290514, "nbi1.nbi_packet_preclassifier.PortCfg69" },
       {  0x09290518, "nbi1.nbi_packet_preclassifier.PortCfg70" },
       {  0x0929051c, "nbi1.nbi_packet_preclassifier.PortCfg71" },
       {  0x09290520, "nbi1.nbi_packet_preclassifier.PortCfg72" },
       {  0x09290524, "nbi1.nbi_packet_preclassifier.PortCfg73" },
       {  0x09290528, "nbi1.nbi_packet_preclassifier.PortCfg74" },
       {  0x0929052c, "nbi1.nbi_packet_preclassifier.PortCfg75" },
       {  0x09290530, "nbi1.nbi_packet_preclassifier.PortCfg76" },
       {  0x09290534, "nbi1.nbi_packet_preclassifier.PortCfg77" },
       {  0x09290538, "nbi1.nbi_packet_preclassifier.PortCfg78" },
       {  0x0929053c, "nbi1.nbi_packet_preclassifier.PortCfg79" },
       {  0x09290540, "nbi1.nbi_packet_preclassifier.PortCfg80" },
       {  0x09290544, "nbi1.nbi_packet_preclassifier.PortCfg81" },
       {  0x09290548, "nbi1.nbi_packet_preclassifier.PortCfg82" },
       {  0x0929054c, "nbi1.nbi_packet_preclassifier.PortCfg83" },
       {  0x09290550, "nbi1.nbi_packet_preclassifier.PortCfg84" },
       {  0x09290554, "nbi1.nbi_packet_preclassifier.PortCfg85" },
       {  0x09290558, "nbi1.nbi_packet_preclassifier.PortCfg86" },
       {  0x0929055c, "nbi1.nbi_packet_preclassifier.PortCfg87" },
       {  0x09290560, "nbi1.nbi_packet_preclassifier.PortCfg88" },
       {  0x09290564, "nbi1.nbi_packet_preclassifier.PortCfg89" },
       {  0x09290568, "nbi1.nbi_packet_preclassifier.PortCfg90" },
       {  0x0929056c, "nbi1.nbi_packet_preclassifier.PortCfg91" },
       {  0x09290570, "nbi1.nbi_packet_preclassifier.PortCfg92" },
       {  0x09290574, "nbi1.nbi_packet_preclassifier.PortCfg93" },
       {  0x09290578, "nbi1.nbi_packet_preclassifier.PortCfg94" },
       {  0x0929057c, "nbi1.nbi_packet_preclassifier.PortCfg95" },
       {  0x09290580, "nbi1.nbi_packet_preclassifier.PortCfg96" },
       {  0x09290584, "nbi1.nbi_packet_preclassifier.PortCfg97" },
       {  0x09290588, "nbi1.nbi_packet_preclassifier.PortCfg98" },
       {  0x0929058c, "nbi1.nbi_packet_preclassifier.PortCfg99" },
       {  0x09290590, "nbi1.nbi_packet_preclassifier.PortCfg100" },
       {  0x09290594, "nbi1.nbi_packet_preclassifier.PortCfg101" },
       {  0x09290598, "nbi1.nbi_packet_preclassifier.PortCfg102" },
       {  0x0929059c, "nbi1.nbi_packet_preclassifier.PortCfg103" },
       {  0x092905a0, "nbi1.nbi_packet_preclassifier.PortCfg104" },
       {  0x092905a4, "nbi1.nbi_packet_preclassifier.PortCfg105" },
       {  0x092905a8, "nbi1.nbi_packet_preclassifier.PortCfg106" },
       {  0x092905ac, "nbi1.nbi_packet_preclassifier.PortCfg107" },
       {  0x092905b0, "nbi1.nbi_packet_preclassifier.PortCfg108" },
       {  0x092905b4, "nbi1.nbi_packet_preclassifier.PortCfg109" },
       {  0x092905b8, "nbi1.nbi_packet_preclassifier.PortCfg110" },
       {  0x092905bc, "nbi1.nbi_packet_preclassifier.PortCfg111" },
       {  0x092905c0, "nbi1.nbi_packet_preclassifier.PortCfg112" },
       {  0x092905c4, "nbi1.nbi_packet_preclassifier.PortCfg113" },
       {  0x092905c8, "nbi1.nbi_packet_preclassifier.PortCfg114" },
       {  0x092905cc, "nbi1.nbi_packet_preclassifier.PortCfg115" },
       {  0x092905d0, "nbi1.nbi_packet_preclassifier.PortCfg116" },
       {  0x092905d4, "nbi1.nbi_packet_preclassifier.PortCfg117" },
       {  0x092905d8, "nbi1.nbi_packet_preclassifier.PortCfg118" },
       {  0x092905dc, "nbi1.nbi_packet_preclassifier.PortCfg119" },
       {  0x092905e0, "nbi1.nbi_packet_preclassifier.PortCfg120" },
       {  0x092905e4, "nbi1.nbi_packet_preclassifier.PortCfg121" },
       {  0x092905e8, "nbi1.nbi_packet_preclassifier.PortCfg122" },
       {  0x092905ec, "nbi1.nbi_packet_preclassifier.PortCfg123" },
       {  0x092905f0, "nbi1.nbi_packet_preclassifier.PortCfg124" },
       {  0x092905f4, "nbi1.nbi_packet_preclassifier.PortCfg125" },
       {  0x092905f8, "nbi1.nbi_packet_preclassifier.PortCfg126" },
       {  0x092905fc, "nbi1.nbi_packet_preclassifier.PortCfg127" },
       {  0x092a0000, "nbi1.nbi_packet_preclassifier.policer.Accumulator0" },
       {  0x092a0004, "nbi1.nbi_packet_preclassifier.policer.Accumulator1" },
       {  0x092a0008, "nbi1.nbi_packet_preclassifier.policer.Accumulator2" },
       {  0x092a000c, "nbi1.nbi_packet_preclassifier.policer.Accumulator3" },
       {  0x092a0010, "nbi1.nbi_packet_preclassifier.policer.Accumulator4" },
       {  0x092a0014, "nbi1.nbi_packet_preclassifier.policer.Accumulator5" },
       {  0x092a0018, "nbi1.nbi_packet_preclassifier.policer.Accumulator6" },
       {  0x092a001c, "nbi1.nbi_packet_preclassifier.policer.Accumulator7" },
       {  0x092a0020, "nbi1.nbi_packet_preclassifier.policer.CreditRate0" },
       {  0x092a0024, "nbi1.nbi_packet_preclassifier.policer.CreditRate1" },
       {  0x092a0028, "nbi1.nbi_packet_preclassifier.policer.CreditRate2" },
       {  0x092a002c, "nbi1.nbi_packet_preclassifier.policer.CreditRate3" },
       {  0x092a0030, "nbi1.nbi_packet_preclassifier.policer.CreditRate4" },
       {  0x092a0034, "nbi1.nbi_packet_preclassifier.policer.CreditRate5" },
       {  0x092a0038, "nbi1.nbi_packet_preclassifier.policer.CreditRate6" },
       {  0x092a003c, "nbi1.nbi_packet_preclassifier.policer.CreditRate7" },
       {  0x092a0040, "nbi1.nbi_packet_preclassifier.policer.Comparator0" },
       {  0x092a0044, "nbi1.nbi_packet_preclassifier.policer.Comparator1" },
       {  0x092a0048, "nbi1.nbi_packet_preclassifier.policer.Comparator2" },
       {  0x092a004c, "nbi1.nbi_packet_preclassifier.policer.Comparator3" },
       {  0x092a0050, "nbi1.nbi_packet_preclassifier.policer.Comparator4" },
       {  0x092a0054, "nbi1.nbi_packet_preclassifier.policer.Comparator5" },
       {  0x092a0058, "nbi1.nbi_packet_preclassifier.policer.Comparator6" },
       {  0x092a005c, "nbi1.nbi_packet_preclassifier.policer.Comparator7" },
       {  0x092a0060, "nbi1.nbi_packet_preclassifier.policer.Config" },
       {  0x092a0080, "nbi1.nbi_packet_preclassifier.policer.Sequence0" },
       {  0x092a0084, "nbi1.nbi_packet_preclassifier.policer.Sequence1" },
       {  0x092a0088, "nbi1.nbi_packet_preclassifier.policer.Sequence2" },
       {  0x092a008c, "nbi1.nbi_packet_preclassifier.policer.Sequence3" },
       {  0x092a0090, "nbi1.nbi_packet_preclassifier.policer.Sequence4" },
       {  0x092a0094, "nbi1.nbi_packet_preclassifier.policer.Sequence5" },
       {  0x092a0098, "nbi1.nbi_packet_preclassifier.policer.Sequence6" },
       {  0x092a009c, "nbi1.nbi_packet_preclassifier.policer.Sequence7" },
       {  0x093c0000, "nbi1.packet_modifier.NbiPmCnfg" },
       {  0x093c0004, "nbi1.packet_modifier.NbiPmPktCntHi" },
       {  0x093c0008, "nbi1.packet_modifier.NbiPmPktCntLo" },
       {  0x093c000c, "nbi1.packet_modifier.NbiPmModCntHi" },
       {  0x093c0010, "nbi1.packet_modifier.NbiPmModCntLo" },
       {  0x093c0014, "nbi1.packet_modifier.NbiPmPktErrCntHi" },
       {  0x093c0018, "nbi1.packet_modifier.NbiPmPktErrCntLo" },
       {  0x093c001c, "nbi1.packet_modifier.NbiPmModscrDecodeErrCntHi" },
       {  0x093c0020, "nbi1.packet_modifier.NbiPmModscrDecodeErrCntLo" },
       {  0x093c0024, "nbi1.assertions.NbiPmAssertCfg0" },
       {  0x093c0028, "nbi1.credit_tracker_config.NbiPmCreditThrottleConfig" },
       {  0x093c002c, "nbi1.packet_modifier.NbiPmSwCreditLimit" },
       {  0x093c0030, "nbi1.assertions.NbiPmAssertCfg1" },
       {  0x093c0034, "nbi1.perf_mux_config.NbiPmPerfCtrl" },
       {  0x093c0038, "nbi1.packet_modifier.NbiPmDisableErrors" },
       {  0x093e0000, "nbi1.peripheral_interrupt_manager.Status" },
       {  0x093e0008, "nbi1.peripheral_interrupt_manager.IntStatusLow" },
       {  0x093e0010, "nbi1.peripheral_interrupt_manager.IntStatusMid" },
       {  0x093e0018, "nbi1.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x093e0028, "nbi1.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x093e002c, "nbi1.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x093e0030, "nbi1.peripheral_interrupt_manager.EventOut" },
       {  0x093e0038, "nbi1.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x093e003c, "nbi1.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x093e0040, "nbi1.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x093e0044, "nbi1.assertions.AssertionsConfig" },
       {  0x093e0048, "nbi1.credit_tracker_config.CreditThrottleConfig" },
       {  0x093e004c, "nbi1.credit_tracker_config.CreditThrottleAction" },
       {  0x093e0050, "nbi1.dsf_cpp_config.DsfCppConfig" },
       {  0x093e0054, "nbi1.dsf_cpp_config.DsfCppAction" },
       {  0x093f0000, "nbi1.nbi_top_csr.NbiMuXlate" },
       {  0x093f0004, "nbi1.nbi_top_csr.NbiStat" },
       {  0x093f0008, "nbi1.nbi_top_csr.NbiCtrl" },
       {  0x093f000c, "nbi1.nbi_top_csr.NbiXpbMaxTo" },
       {  0x093f0010, "nbi1.nbi_top_csr.NbiMacRd256XpbMaxTo" },
       {  0x093f0014, "nbi1.nbi_top_csr.NbiXpbToStat" },
       {  0x093f0018, "nbi1.nbi_top_csr.NbiMacRd256XpbToStat" },
       {  0x093f001c, "nbi1.nbi_top_csr.NbiDsfCmdHndlSwCL" },
       {  0x093f0020, "nbi1.nbi_top_csr.NbiDsfPullidHndlSwCL" },
       {  0x093f0024, "nbi1.nbi_top_csr.NbiDsfPulldataHndlSwCL" },
       {  0x093f0028, "nbi1.nbi_top_csr.NbiDsfPushDHndlSwCL" },
       {  0x093f002c, "nbi1.nbi_top_csr.NbiMasterDsfCppCmdSwCL" },
       {  0x093f0030, "nbi1.nbi_top_csr.NbiMasterDsfCppPullidSwCL" },
       {  0x093f0034, "nbi1.nbi_top_csr.NbiCppTargetCtrlSwCL" },
       {  0x093f0038, "nbi1.nbi_top_csr.NbiDsfCppTm4PushDSwCL" },
       {  0x093f003c, "nbi1.credit_tracker_config.NbiTopCreditThrottleCfg0" },
       {  0x093f0040, "nbi1.credit_tracker_config.NbiTopCreditThrottleCfg1" },
       {  0x093f0044, "nbi1.credit_tracker_config.NbiTopCreditThrottleCfg2" },
       {  0x093f0048, "nbi1.credit_tracker_config.NbiTopCreditThrottleCfg3" },
       {  0x093f004c, "nbi1.nbi_top_csr.NbiDsfCppHndlAssrtCfg" },
       {  0x093f0050, "nbi1.nbi_top_csr.NbiMiscTopAssrtCfg" },
       {  0x093f0054, "nbi1.perf_mux_config.NbiTopPerfCtrl" },
       {  0x093f0058, "nbi1.nbi_top_csr.NbiSharedTargetCtrlSwCL" },
       {  0x093f005c, "nbi1.nbi_top_csr.NbiDebugCsr" },
       {  0x09400000, "mci1.mac_csr.MacBlkReset" },
       {  0x09400004, "mci1.mac_csr.MacHyd0BlkReset" },
       {  0x09400008, "mci1.mac_csr.MacHyd1BlkReset" },
       {  0x0940000c, "mci1.mac_csr.MacMuxCtrl" },
       {  0x09400010, "mci1.mac_csr.MacSerDesEn" },
       {  0x09400014, "mci1.mac_csr.MacSysSupCtrl" },
       {  0x09400018, "mci1.mac_csr.MacSysSupStat" },
       {  0x0940001c, "mci1.mac_csr.MacTimeStampNsec" },
       {  0x09400020, "mci1.mac_csr.MacTimeStampSec" },
       {  0x09400024, "mci1.mac_csr.MacTimeStampIncr" },
       {  0x09400028, "mci1.mac_csr.MacTimeStampSetNsec" },
       {  0x0940002c, "mci1.mac_csr.MacTimeStampSetSec" },
       {  0x09400030, "mci1.mac_csr.MacTdm0CycleWord3100" },
       {  0x09400034, "mci1.mac_csr.MacTdm0CycleWord4732" },
       {  0x09400038, "mci1.mac_csr.MacTdm1CycleWord3100" },
       {  0x0940003c, "mci1.mac_csr.MacTdm1CycleWord4732" },
       {  0x09400040, "mci1.mac_csr.MacTdm0Mode0900" },
       {  0x09400044, "mci1.mac_csr.MacTdm0Mode1110CrcEn" },
       {  0x09400048, "mci1.mac_csr.MacTdm1Mode0900" },
       {  0x0940004c, "mci1.mac_csr.MacTdm1Mode1110CrcEn" },
       {  0x09400050, "mci1.mac_csr.MacPort2to0ChanAssign" },
       {  0x09400054, "mci1.mac_csr.MacPort5to3ChanAssign" },
       {  0x09400058, "mci1.mac_csr.MacPort8to6ChanAssign" },
       {  0x0940005c, "mci1.mac_csr.MacPort11to9ChanAssign" },
       {  0x09400060, "mci1.mac_csr.MacPort14to12ChanAssign" },
       {  0x09400064, "mci1.mac_csr.MacPort17to15ChanAssign" },
       {  0x09400068, "mci1.mac_csr.MacPort20to18ChanAssign" },
       {  0x0940006c, "mci1.mac_csr.MacPort23to21ChanAssign" },
       {  0x09400070, "mci1.mac_csr.MacPrePendCtl03to00" },
       {  0x09400074, "mci1.mac_csr.MacPrePendCtl07to04" },
       {  0x09400078, "mci1.mac_csr.MacPrePendCtl11to08" },
       {  0x0940007c, "mci1.mac_csr.MacPrePendCtl15to12" },
       {  0x09400080, "mci1.mac_csr.MacPrePendCtl19to16" },
       {  0x09400084, "mci1.mac_csr.MacPrePendCtl23to20" },
       {  0x09400088, "mci1.mac_csr.MacPrePendDsaCtl15to00" },
       {  0x0940008c, "mci1.mac_csr.MacPrePendDsaCtlLkand23to16" },
       {  0x09400090, "mci1.mac_csr.MacInterlakenCtl1" },
       {  0x09400094, "mci1.mac_csr.MacInterlakenCtl2" },
       {  0x09400098, "mci1.mac_csr.EgBufferCreditPoolCount" },
       {  0x0940009c, "mci1.mac_csr.TxMpbCreditInit" },
       {  0x094000a0, "mci1.mac_csr.IgBufferCreditPoolCount" },
       {  0x094000a4, "mci1.mac_csr.RxMpbCreditInit" },
       {  0x094000a8, "mci1.mac_csr.MacTdmRateCreditInit" },
       {  0x094000ac, "mci1.mac_csr.MacInterruptErrStatus0" },
       {  0x094000b0, "mci1.mac_csr.MacInterruptErrStatus1" },
       {  0x094000b4, "mci1.mac_csr.MacInterruptErrEn0" },
       {  0x094000b8, "mci1.mac_csr.MacInterruptErrEn1" },
       {  0x094000bc, "mci1.mac_csr.MacLiveStatus0" },
       {  0x094000c0, "mci1.mac_csr.MacLiveStatus1" },
       {  0x094000c4, "mci1.mac_csr.MacChanRdAddr" },
       {  0x094000c8, "mci1.mac_csr.MacChanBufCount" },
       {  0x094000cc, "mci1.mac_csr.PauseWaterMark0" },
       {  0x094000d0, "mci1.mac_csr.PauseWaterMark1" },
       {  0x094000d4, "mci1.mac_csr.PauseWaterMark2" },
       {  0x094000d8, "mci1.mac_csr.PauseWaterMark3" },
       {  0x094000dc, "mci1.mac_csr.PauseWaterMark4" },
       {  0x094000e0, "mci1.mac_csr.PauseWaterMark5" },
       {  0x094000e4, "mci1.mac_csr.PauseWaterMark6" },
       {  0x094000e8, "mci1.mac_csr.PauseWaterMark7" },
       {  0x094000ec, "mci1.mac_csr.PauseWaterMark8" },
       {  0x094000f0, "mci1.mac_csr.PauseWaterMark9" },
       {  0x094000f4, "mci1.mac_csr.PauseWaterMark10" },
       {  0x094000f8, "mci1.mac_csr.PauseWaterMark11" },
       {  0x094000fc, "mci1.mac_csr.PauseWaterMark12" },
       {  0x09400100, "mci1.mac_csr.PauseWaterMark13" },
       {  0x09400104, "mci1.mac_csr.PauseWaterMark14" },
       {  0x09400108, "mci1.mac_csr.PauseWaterMark15" },
       {  0x0940010c, "mci1.mac_csr.PauseWaterMark16" },
       {  0x09400110, "mci1.mac_csr.PauseWaterMark17" },
       {  0x09400114, "mci1.mac_csr.PauseWaterMark18" },
       {  0x09400118, "mci1.mac_csr.PauseWaterMark19" },
       {  0x0940011c, "mci1.mac_csr.PauseWaterMark20" },
       {  0x09400120, "mci1.mac_csr.PauseWaterMark21" },
       {  0x09400124, "mci1.mac_csr.PauseWaterMark22" },
       {  0x09400128, "mci1.mac_csr.PauseWaterMark23" },
       {  0x0940012c, "mci1.mac_csr.PauseWaterMark24" },
       {  0x09400130, "mci1.mac_csr.PauseWaterMark25" },
       {  0x09400134, "mci1.mac_csr.PauseWaterMark26" },
       {  0x09400138, "mci1.mac_csr.PauseWaterMark27" },
       {  0x0940013c, "mci1.mac_csr.PauseWaterMark28" },
       {  0x09400140, "mci1.mac_csr.PauseWaterMark29" },
       {  0x09400144, "mci1.mac_csr.PauseWaterMark30" },
       {  0x09400148, "mci1.mac_csr.PauseWaterMark31" },
       {  0x0940014c, "mci1.mac_csr.PauseWaterMark32" },
       {  0x09400150, "mci1.mac_csr.PauseWaterMark33" },
       {  0x09400154, "mci1.mac_csr.PauseWaterMark34" },
       {  0x09400158, "mci1.mac_csr.PauseWaterMark35" },
       {  0x0940015c, "mci1.mac_csr.PauseWaterMark36" },
       {  0x09400160, "mci1.mac_csr.PauseWaterMark37" },
       {  0x09400164, "mci1.mac_csr.PauseWaterMark38" },
       {  0x09400168, "mci1.mac_csr.PauseWaterMark39" },
       {  0x0940016c, "mci1.mac_csr.PauseWaterMark40" },
       {  0x09400170, "mci1.mac_csr.PauseWaterMark41" },
       {  0x09400174, "mci1.mac_csr.PauseWaterMark42" },
       {  0x09400178, "mci1.mac_csr.PauseWaterMark43" },
       {  0x0940017c, "mci1.mac_csr.PauseWaterMark44" },
       {  0x09400180, "mci1.mac_csr.PauseWaterMark45" },
       {  0x09400184, "mci1.mac_csr.PauseWaterMark46" },
       {  0x09400188, "mci1.mac_csr.PauseWaterMark47" },
       {  0x0940018c, "mci1.mac_csr.PauseWaterMark48" },
       {  0x09400190, "mci1.mac_csr.PauseWaterMark49" },
       {  0x09400194, "mci1.mac_csr.PauseWaterMark50" },
       {  0x09400198, "mci1.mac_csr.PauseWaterMark51" },
       {  0x0940019c, "mci1.mac_csr.PauseWaterMark52" },
       {  0x094001a0, "mci1.mac_csr.PauseWaterMark53" },
       {  0x094001a4, "mci1.mac_csr.PauseWaterMark54" },
       {  0x094001a8, "mci1.mac_csr.PauseWaterMark55" },
       {  0x094001ac, "mci1.mac_csr.PauseWaterMark56" },
       {  0x094001b0, "mci1.mac_csr.PauseWaterMark57" },
       {  0x094001b4, "mci1.mac_csr.PauseWaterMark58" },
       {  0x094001b8, "mci1.mac_csr.PauseWaterMark59" },
       {  0x094001bc, "mci1.mac_csr.PauseWaterMark60" },
       {  0x094001c0, "mci1.mac_csr.PauseWaterMark61" },
       {  0x094001c4, "mci1.mac_csr.PauseWaterMark62" },
       {  0x094001c8, "mci1.mac_csr.PauseWaterMark63" },
       {  0x094001cc, "mci1.mac_csr.MacEgPrePendDsaCtl15to00" },
       {  0x094001d0, "mci1.mac_csr.MacEgPrePendDsaCtlLkand23to16" },
       {  0x094001d4, "mci1.mac_csr.IgChanUsedBufferCreditsRw" },
       {  0x094001d8, "mci1.mac_csr.IgChanUsedBufferCreditsRdData" },
       {  0x094001dc, "mci1.mac_csr.IgPortPrependEn0" },
       {  0x094001e0, "mci1.mac_csr.IgPortPrependEn1" },
       {  0x094001e8, "mci1.mac_csr.EgVlanMatchReg0" },
       {  0x094001ec, "mci1.mac_csr.EgVlanMatchReg1" },
       {  0x094001f0, "mci1.mac_csr.IgVlanMatchReg0" },
       {  0x094001f4, "mci1.mac_csr.IgVlanMatchReg1" },
       {  0x09400200, "mci1.mac_csr.EgCmdPrependEn0Lo" },
       {  0x09400204, "mci1.mac_csr.EgCmdPrependEn0Hi" },
       {  0x09400208, "mci1.mac_csr.EgCmdPrependEn1Lo" },
       {  0x0940020c, "mci1.mac_csr.EgCmdPrependEn1Hi" },
       {  0x09400240, "mci1.mac_csr.MacEgPort2to0ChanAssign" },
       {  0x09400244, "mci1.mac_csr.MacEgPort5to3ChanAssign" },
       {  0x09400248, "mci1.mac_csr.MacEgPort8to6ChanAssign" },
       {  0x0940024c, "mci1.mac_csr.MacEgPort11to9ChanAssign" },
       {  0x09400250, "mci1.mac_csr.MacEgPort14to12ChanAssign" },
       {  0x09400254, "mci1.mac_csr.MacEgPort17to15ChanAssign" },
       {  0x09400258, "mci1.mac_csr.MacEgPort20to18ChanAssign" },
       {  0x0940025c, "mci1.mac_csr.MacEgPort23to21ChanAssign" },
       {  0x09400260, "mci1.mac_csr.MacEgIlkChanAssign" },
       {  0x09400264, "mci1.mac_csr.MacEgPortRR" },
       {  0x09400268, "mci1.mac_csr.MacOobFcTmCntl" },
       {  0x0940026c, "mci1.mac_csr.MacOobFcTmReMap" },
       {  0x09400680, "mci1.mac_csr.MacPcpReMap0" },
       {  0x09400684, "mci1.mac_csr.MacPcpReMap1" },
       {  0x09400688, "mci1.mac_csr.MacPcpReMap2" },
       {  0x0940068c, "mci1.mac_csr.MacPcpReMap3" },
       {  0x09400690, "mci1.mac_csr.MacPcpReMap4" },
       {  0x09400694, "mci1.mac_csr.MacPcpReMap5" },
       {  0x09400698, "mci1.mac_csr.MacPcpReMap6" },
       {  0x0940069c, "mci1.mac_csr.MacPcpReMap7" },
       {  0x094006a0, "mci1.mac_csr.MacPcpReMap8" },
       {  0x094006a4, "mci1.mac_csr.MacPcpReMap9" },
       {  0x094006a8, "mci1.mac_csr.MacPcpReMap10" },
       {  0x094006ac, "mci1.mac_csr.MacPcpReMap11" },
       {  0x094006b0, "mci1.mac_csr.MacPcpReMap12" },
       {  0x094006b4, "mci1.mac_csr.MacPcpReMap13" },
       {  0x094006b8, "mci1.mac_csr.MacPcpReMap14" },
       {  0x094006bc, "mci1.mac_csr.MacPcpReMap15" },
       {  0x094006c0, "mci1.mac_csr.MacPcpReMap16" },
       {  0x094006c4, "mci1.mac_csr.MacPcpReMap17" },
       {  0x094006c8, "mci1.mac_csr.MacPcpReMap18" },
       {  0x094006cc, "mci1.mac_csr.MacPcpReMap19" },
       {  0x094006d0, "mci1.mac_csr.MacPcpReMap20" },
       {  0x094006d4, "mci1.mac_csr.MacPcpReMap21" },
       {  0x094006d8, "mci1.mac_csr.MacPcpReMap22" },
       {  0x094006dc, "mci1.mac_csr.MacPcpReMap23" },
       {  0x09400700, "mci1.mac_csr.MacPortHwm0" },
       {  0x09400704, "mci1.mac_csr.MacPortHwm1" },
       {  0x09400708, "mci1.mac_csr.MacPortHwm2" },
       {  0x0940070c, "mci1.mac_csr.MacPortHwm3" },
       {  0x09400710, "mci1.mac_csr.MacPortHwm4" },
       {  0x09400714, "mci1.mac_csr.MacPortHwm5" },
       {  0x09400718, "mci1.mac_csr.MacPortHwm6" },
       {  0x0940071c, "mci1.mac_csr.MacPortHwm7" },
       {  0x09400720, "mci1.mac_csr.MacPortHwm8" },
       {  0x09400724, "mci1.mac_csr.MacPortHwm9" },
       {  0x09400728, "mci1.mac_csr.MacPortHwm10" },
       {  0x0940072c, "mci1.mac_csr.MacPortHwm11" },
       {  0x09400730, "mci1.mac_csr.MacPortHwmLk1Lk0" },
       {  0x094007b0, "mci1.mac_csr.EgLnkLstRdData" },
       {  0x094007b4, "mci1.mac_csr.IgLnkLstRdData" },
       {  0x094007b8, "mci1.mac_csr.EgLnkLstRdWr" },
       {  0x094007bc, "mci1.mac_csr.IgLnkLstRdWr" },
       {  0x094007c0, "mci1.mac_csr.SerDes4RdWr03To00" },
       {  0x094007c4, "mci1.mac_csr.SerDes4RdWr07To04" },
       {  0x094007c8, "mci1.mac_csr.SerDes4RdWr11To08" },
       {  0x094007cc, "mci1.mac_csr.SerDes4RdWr15To12" },
       {  0x094007d0, "mci1.mac_csr.SerDes4RdWr19To16" },
       {  0x094007d4, "mci1.mac_csr.SerDes4RdWr23To20" },
       {  0x094007d8, "mci1.mac_csr.IgDqTdmMemoryRW" },
       {  0x094007e0, "mci1.mac_csr.SerDes4RdData03To00" },
       {  0x094007e4, "mci1.mac_csr.SerDes4RdData07To04" },
       {  0x094007e8, "mci1.mac_csr.SerDes4RdData11To08" },
       {  0x094007ec, "mci1.mac_csr.SerDes4RdData15To12" },
       {  0x094007f0, "mci1.mac_csr.SerDes4RdData19To16" },
       {  0x094007f4, "mci1.mac_csr.SerDes4RdData23To20" },
       {  0x094007f8, "mci1.mac_csr.IgDqTdmMemoryRdData" },
       {  0x09400800, "mci1.mac_csr.SerDesPdRx" },
       {  0x09400804, "mci1.mac_csr.SerDesPdTx" },
       {  0x09400808, "mci1.mac_csr.SerDesPdSy" },
       {  0x0940080c, "mci1.mac_csr.SerDesCkMuxSel" },
       {  0x09400810, "mci1.mac_csr.SerDesSigDetect" },
       {  0x09400814, "mci1.mac_csr.SerDesSigDetectOvr" },
       {  0x09400818, "mci1.mac_csr.SerDesEthRxActDetect" },
       {  0x0940081c, "mci1.mac_csr.SerDesEthTxActDetect" },
       {  0x09400820, "mci1.mac_csr.SerDesLinkUp" },
       {  0x09400824, "mci1.mac_csr.ParityErrInject" },
       {  0x09400840, "mci1.mac_csr.IgParityErrStatus" },
       {  0x09400844, "mci1.mac_csr.EgParityErrStatus" },
       {  0x09410000, "mci1.peripheral_interrupt_manager.Status" },
       {  0x09410008, "mci1.peripheral_interrupt_manager.IntStatusLow" },
       {  0x09410010, "mci1.peripheral_interrupt_manager.IntStatusMid" },
       {  0x09410018, "mci1.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x09410028, "mci1.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x0941002c, "mci1.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x09410030, "mci1.peripheral_interrupt_manager.EventOut" },
       {  0x09410038, "mci1.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x0941003c, "mci1.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x09410040, "mci1.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x09410044, "mci1.assertions.AssertionsConfig" },
       {  0x09410048, "mci1.credit_tracker_config.CreditThrottleConfig" },
       {  0x0941004c, "mci1.credit_tracker_config.CreditThrottleAction" },
       {  0x09410050, "mci1.dsf_cpp_config.DsfCppConfig" },
       {  0x09410054, "mci1.dsf_cpp_config.DsfCppAction" },
       {  0x0c070000, "cri0.mu_packet_engine.MUPEMemConfig" },
       {  0x0c070004, "cri0.mu_packet_engine.MUPEWQConfig" },
       {  0x0c070008, "cri0.mu_packet_engine.MUPECredits0" },
       {  0x0c07000c, "cri0.mu_packet_engine.MUPECredits1" },
       {  0x0c070010, "cri0.mu_packet_engine.MUPECredits2" },
       {  0x0c070014, "cri0.mu_packet_engine.MUPECredits3" },
       {  0x0c070020, "cri0.mu_packet_engine.MUPELBConfig" },
       {  0x0c070040, "cri0.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x0c070044, "cri0.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x0c070048, "cri0.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x0c07004c, "cri0.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x0c070050, "cri0.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x0c070054, "cri0.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x0c070058, "cri0.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x0c07005c, "cri0.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x0c070060, "cri0.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x0c070064, "cri0.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x0c070400, "cri0.mu_packet_engine.MUPEActivePacketCount" },
       {  0x0c070404, "cri0.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x0c070800, "cri0.mu_packet_engine.MUPEConfig" },
       {  0x0c070804, "cri0.mu_packet_engine.MUPEAction" },
       {  0x0c070808, "cri0.mu_packet_engine.MUPEThrottleMask0" },
       {  0x0c07080c, "cri0.mu_packet_engine.MUPEThrottleMask1" },
       {  0x0c080000, "cri0.mu_misc_engine.XpbErrConfig" },
       {  0x0c080004, "cri0.mu_misc_engine.XpbTOErrStat" },
       {  0x0c080008, "cri0.mu_misc_engine.XpbWrErrStat" },
       {  0x0c08000c, "cri0.mu_misc_engine.SwCreditLimit" },
       {  0x0c080010, "cri0.credit_tracker_config.CreditThrottle" },
       {  0x0c080100, "cri0.mu_misc_engine.Ring_0_Base" },
       {  0x0c080104, "cri0.mu_misc_engine.Ring_0_Head" },
       {  0x0c080108, "cri0.mu_misc_engine.Ring_0_Tail" },
       {  0x0c080110, "cri0.mu_misc_engine.Ring_1_Base" },
       {  0x0c080114, "cri0.mu_misc_engine.Ring_1_Head" },
       {  0x0c080118, "cri0.mu_misc_engine.Ring_1_Tail" },
       {  0x0c080120, "cri0.mu_misc_engine.Ring_2_Base" },
       {  0x0c080124, "cri0.mu_misc_engine.Ring_2_Head" },
       {  0x0c080128, "cri0.mu_misc_engine.Ring_2_Tail" },
       {  0x0c080130, "cri0.mu_misc_engine.Ring_3_Base" },
       {  0x0c080134, "cri0.mu_misc_engine.Ring_3_Head" },
       {  0x0c080138, "cri0.mu_misc_engine.Ring_3_Tail" },
       {  0x0c080140, "cri0.mu_misc_engine.Ring_4_Base" },
       {  0x0c080144, "cri0.mu_misc_engine.Ring_4_Head" },
       {  0x0c080148, "cri0.mu_misc_engine.Ring_4_Tail" },
       {  0x0c080150, "cri0.mu_misc_engine.Ring_5_Base" },
       {  0x0c080154, "cri0.mu_misc_engine.Ring_5_Head" },
       {  0x0c080158, "cri0.mu_misc_engine.Ring_5_Tail" },
       {  0x0c080160, "cri0.mu_misc_engine.Ring_6_Base" },
       {  0x0c080164, "cri0.mu_misc_engine.Ring_6_Head" },
       {  0x0c080168, "cri0.mu_misc_engine.Ring_6_Tail" },
       {  0x0c080170, "cri0.mu_misc_engine.Ring_7_Base" },
       {  0x0c080174, "cri0.mu_misc_engine.Ring_7_Head" },
       {  0x0c080178, "cri0.mu_misc_engine.Ring_7_Tail" },
       {  0x0c080180, "cri0.mu_misc_engine.Ring_8_Base" },
       {  0x0c080184, "cri0.mu_misc_engine.Ring_8_Head" },
       {  0x0c080188, "cri0.mu_misc_engine.Ring_8_Tail" },
       {  0x0c080190, "cri0.mu_misc_engine.Ring_9_Base" },
       {  0x0c080194, "cri0.mu_misc_engine.Ring_9_Head" },
       {  0x0c080198, "cri0.mu_misc_engine.Ring_9_Tail" },
       {  0x0c0801a0, "cri0.mu_misc_engine.Ring_10_Base" },
       {  0x0c0801a4, "cri0.mu_misc_engine.Ring_10_Head" },
       {  0x0c0801a8, "cri0.mu_misc_engine.Ring_10_Tail" },
       {  0x0c0801b0, "cri0.mu_misc_engine.Ring_11_Base" },
       {  0x0c0801b4, "cri0.mu_misc_engine.Ring_11_Head" },
       {  0x0c0801b8, "cri0.mu_misc_engine.Ring_11_Tail" },
       {  0x0c0801c0, "cri0.mu_misc_engine.Ring_12_Base" },
       {  0x0c0801c4, "cri0.mu_misc_engine.Ring_12_Head" },
       {  0x0c0801c8, "cri0.mu_misc_engine.Ring_12_Tail" },
       {  0x0c0801d0, "cri0.mu_misc_engine.Ring_13_Base" },
       {  0x0c0801d4, "cri0.mu_misc_engine.Ring_13_Head" },
       {  0x0c0801d8, "cri0.mu_misc_engine.Ring_13_Tail" },
       {  0x0c0801e0, "cri0.mu_misc_engine.Ring_14_Base" },
       {  0x0c0801e4, "cri0.mu_misc_engine.Ring_14_Head" },
       {  0x0c0801e8, "cri0.mu_misc_engine.Ring_14_Tail" },
       {  0x0c0801f0, "cri0.mu_misc_engine.Ring_15_Base" },
       {  0x0c0801f4, "cri0.mu_misc_engine.Ring_15_Head" },
       {  0x0c0801f8, "cri0.mu_misc_engine.Ring_15_Tail" },
       {  0x0c0a0000, "cri0.island_master_bridge.Target0AddressModeCfg" },
       {  0x0c0a0004, "cri0.island_master_bridge.Target1AddressModeCfg" },
       {  0x0c0a0008, "cri0.island_master_bridge.Target2AddressModeCfg" },
       {  0x0c0a000c, "cri0.island_master_bridge.Target3AddressModeCfg" },
       {  0x0c0a0010, "cri0.island_master_bridge.Target4AddressModeCfg" },
       {  0x0c0a0014, "cri0.island_master_bridge.Target5AddressModeCfg" },
       {  0x0c0a0018, "cri0.island_master_bridge.Target6AddressModeCfg" },
       {  0x0c0a001c, "cri0.island_master_bridge.Target7AddressModeCfg" },
       {  0x0c0a0020, "cri0.island_master_bridge.Target8AddressModeCfg" },
       {  0x0c0a0024, "cri0.island_master_bridge.Target9AddressModeCfg" },
       {  0x0c0a0028, "cri0.island_master_bridge.Target10AddressModeCfg" },
       {  0x0c0a002c, "cri0.island_master_bridge.Target11AddressModeCfg" },
       {  0x0c0a0030, "cri0.island_master_bridge.Target12AddressModeCfg" },
       {  0x0c0a0034, "cri0.island_master_bridge.Target13AddressModeCfg" },
       {  0x0c0a0038, "cri0.island_master_bridge.Target14AddressModeCfg" },
       {  0x0c0a003c, "cri0.island_master_bridge.Target15AddressModeCfg" },
       {  0x0c0a0040, "cri0.island_master_bridge.IslandConfigurationClassA" },
       {  0x0c0a0044, "cri0.island_master_bridge.ImbSmPushBusCfg" },
       {  0x0c0a0048, "cri0.island_master_bridge.ImbPullDaBusCfg" },
       {  0x0c0a004c, "cri0.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x0c0a0050, "cri0.island_master_bridge.ImbIslandIdCfg" },
       {  0x0c0a0054, "cri0.island_master_bridge.CmdCreditTrackers" },
       {  0x0c0a0058, "cri0.island_master_bridge.DsfDataCreditTrackers" },
       {  0x0c0a005c, "cri0.island_master_bridge.PushMstCreditTrackers" },
       {  0x0c0a0060, "cri0.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x0c0a0064, "cri0.island_master_bridge.PullidMstCreditTrackers" },
       {  0x0c0a0068, "cri0.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x0c0b0000, "cri0.peripheral_interrupt_manager.Status" },
       {  0x0c0b0008, "cri0.peripheral_interrupt_manager.IntStatusLow" },
       {  0x0c0b0010, "cri0.peripheral_interrupt_manager.IntStatusMid" },
       {  0x0c0b0018, "cri0.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x0c0b0028, "cri0.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x0c0b002c, "cri0.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x0c0b0030, "cri0.peripheral_interrupt_manager.EventOut" },
       {  0x0c0b0038, "cri0.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x0c0b003c, "cri0.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x0c0b0040, "cri0.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x0c0b0044, "cri0.assertions.AssertionsConfig" },
       {  0x0c0b0048, "cri0.credit_tracker_config.CreditThrottleConfig" },
       {  0x0c0b004c, "cri0.credit_tracker_config.CreditThrottleAction" },
       {  0x0c0b0050, "cri0.dsf_cpp_config.interrupt_mgr.DsfCppConfig" },
       {  0x0c0b0054, "cri0.dsf_cpp_config.interrupt_mgr.DsfCppAction" },
       {  0x0c0c0000, "cri0.peripheral_trng.AsyncRing" },
       {  0x0c0c0004, "cri0.peripheral_trng.AsyncTest" },
       {  0x0c0c0010, "cri0.peripheral_trng.AsyncConfig" },
       {  0x0c0f0000, "cri0.peripheral_performance_analyzer.Configuration" },
       {  0x0c0f0008, "cri0.peripheral_performance_analyzer.Timer" },
       {  0x0c0f0010, "cri0.peripheral_performance_analyzer.FifoControl" },
       {  0x0c0f0014, "cri0.peripheral_performance_analyzer.FifoData" },
       {  0x0c0f0018, "cri0.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x0c0f001c, "cri0.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x0c0f0020, "cri0.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x0c0f0024, "cri0.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x0c0f0028, "cri0.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x0c0f002c, "cri0.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x0c0f0040, "cri0.peripheral_performance_analyzer.MaskCompare0" },
       {  0x0c0f0044, "cri0.peripheral_performance_analyzer.MaskCompare1" },
       {  0x0c0f0048, "cri0.peripheral_performance_analyzer.MaskCompare2" },
       {  0x0c0f004c, "cri0.peripheral_performance_analyzer.MaskCompare3" },
       {  0x0c0f0050, "cri0.peripheral_performance_analyzer.MaskCompare4" },
       {  0x0c0f0054, "cri0.peripheral_performance_analyzer.MaskCompare5" },
       {  0x0c0f0058, "cri0.peripheral_performance_analyzer.MaskCompare6" },
       {  0x0c0f005c, "cri0.peripheral_performance_analyzer.MaskCompare7" },
       {  0x0c0f0060, "cri0.peripheral_performance_analyzer.MaskCompare8" },
       {  0x0c0f0064, "cri0.peripheral_performance_analyzer.MaskCompare9" },
       {  0x0c0f0068, "cri0.peripheral_performance_analyzer.MaskCompare10" },
       {  0x0c0f006c, "cri0.peripheral_performance_analyzer.MaskCompare11" },
       {  0x0c0f0070, "cri0.peripheral_performance_analyzer.MaskCompare12" },
       {  0x0c0f0074, "cri0.peripheral_performance_analyzer.MaskCompare13" },
       {  0x0c0f0078, "cri0.peripheral_performance_analyzer.MaskCompare14" },
       {  0x0c0f007c, "cri0.peripheral_performance_analyzer.MaskCompare15" },
       {  0x0c0f0080, "cri0.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x0c0f0084, "cri0.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x0c0f0088, "cri0.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x0c0f008c, "cri0.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x0c0f0090, "cri0.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x0c0f0094, "cri0.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x0c0f0098, "cri0.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x0c0f009c, "cri0.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x0c0f00a0, "cri0.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x0c0f00a4, "cri0.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x0c0f00a8, "cri0.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x0c0f00ac, "cri0.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x0c0f00b0, "cri0.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x0c0f00b4, "cri0.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x0c0f00b8, "cri0.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x0c0f00bc, "cri0.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x0c0f00c0, "cri0.peripheral_performance_analyzer.Capture0" },
       {  0x0c0f00c4, "cri0.peripheral_performance_analyzer.Capture1" },
       {  0x0c0f00c8, "cri0.peripheral_performance_analyzer.Capture2" },
       {  0x0c0f00cc, "cri0.peripheral_performance_analyzer.Capture3" },
       {  0x0c0f00d0, "cri0.peripheral_performance_analyzer.Capture4" },
       {  0x0c0f00d4, "cri0.peripheral_performance_analyzer.Capture5" },
       {  0x0c0f00d8, "cri0.peripheral_performance_analyzer.Capture6" },
       {  0x0c0f00dc, "cri0.peripheral_performance_analyzer.Capture7" },
       {  0x0c0f00e0, "cri0.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x0c0f00e4, "cri0.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x0c0f00e8, "cri0.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x0c0f00ec, "cri0.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x0c110010, "cri0.crypto_cif.CIFErrFrst1" },
       {  0x0c110014, "cri0.crypto_cif.CIFErrFrst2" },
       {  0x0c110018, "cri0.crypto_cif.CIFErrFrst3" },
       {  0x0c110020, "cri0.crypto_cif.CIFErr1" },
       {  0x0c110024, "cri0.crypto_cif.CIFErr2" },
       {  0x0c110028, "cri0.crypto_cif.CIFErr3" },
       {  0x0c110030, "cri0.crypto_cif.CIFErrMask1" },
       {  0x0c110034, "cri0.crypto_cif.CIFErrMask2" },
       {  0x0c110038, "cri0.crypto_cif.CIFErrMask3" },
       {  0x0c110040, "cri0.crypto_cif.CIFErrClear1" },
       {  0x0c110044, "cri0.crypto_cif.CIFErrClear2" },
       {  0x0c110048, "cri0.crypto_cif.CIFErrClear3" },
       {  0x0c110050, "cri0.crypto_cif.CIFPerfSel" },
       {  0x0c110054, "cri0.crypto_cif.CIFDbgRdCtrl" },
       {  0x0c110058, "cri0.crypto_cif.CIFDbgRdAddr" },
       {  0x0c11005c, "cri0.crypto_cif.CRYPT_assert_cfg" },
       {  0x0c110064, "cri0.dsf_cpp_config.cif.DsfCppConfig" },
       {  0x0c110068, "cri0.dsf_cpp_config.cif.DsfCppAction" },
       {  0x0c170000, "cri0.crypto_bulk.BasicConfig" },
       {  0x0c170004, "cri0.crypto_bulk.PerfBusSel" },
       {  0x0c170008, "cri0.crypto_bulk.WtchDgTmrCnf" },
       {  0x0c170010, "cri0.crypto_bulk.ErrorReg" },
       {  0x0c170014, "cri0.crypto_bulk.WhsOnFrstErr" },
       {  0x0c170018, "cri0.crypto_bulk.ErrorMask" },
       {  0x0c17001c, "cri0.crypto_bulk.ClkStopMask" },
       {  0x0c170020, "cri0.crypto_bulk.TestMode" },
       {  0x0c180000, "cri0.crypto_bulkeng.crypt_0.ErrRegLo" },
       {  0x0c180004, "cri0.crypto_bulkeng.crypt_0.ErrRegHi" },
       {  0x0c180008, "cri0.crypto_bulkeng.crypt_0.WhosOnFrstLo" },
       {  0x0c18000c, "cri0.crypto_bulkeng.crypt_0.WhosOnFrstHi" },
       {  0x0c180010, "cri0.crypto_bulkeng.crypt_0.ErrMaskLo" },
       {  0x0c180014, "cri0.crypto_bulkeng.crypt_0.ErrMaskHi" },
       {  0x0c180018, "cri0.crypto_bulkeng.crypt_0.ClkStpMskLo" },
       {  0x0c18001c, "cri0.crypto_bulkeng.crypt_0.ClkStpMskHi" },
       {  0x0c180020, "cri0.crypto_bulkeng.crypt_0.TstMdErrInj" },
       {  0x0c190000, "cri0.crypto_bulkeng.crypt_1.ErrRegLo" },
       {  0x0c190004, "cri0.crypto_bulkeng.crypt_1.ErrRegHi" },
       {  0x0c190008, "cri0.crypto_bulkeng.crypt_1.WhosOnFrstLo" },
       {  0x0c19000c, "cri0.crypto_bulkeng.crypt_1.WhosOnFrstHi" },
       {  0x0c190010, "cri0.crypto_bulkeng.crypt_1.ErrMaskLo" },
       {  0x0c190014, "cri0.crypto_bulkeng.crypt_1.ErrMaskHi" },
       {  0x0c190018, "cri0.crypto_bulkeng.crypt_1.ClkStpMskLo" },
       {  0x0c19001c, "cri0.crypto_bulkeng.crypt_1.ClkStpMskHi" },
       {  0x0c190020, "cri0.crypto_bulkeng.crypt_1.TstMdErrInj" },
       {  0x0c1a0000, "cri0.crypto_bulkeng.crypt_2.ErrRegLo" },
       {  0x0c1a0004, "cri0.crypto_bulkeng.crypt_2.ErrRegHi" },
       {  0x0c1a0008, "cri0.crypto_bulkeng.crypt_2.WhosOnFrstLo" },
       {  0x0c1a000c, "cri0.crypto_bulkeng.crypt_2.WhosOnFrstHi" },
       {  0x0c1a0010, "cri0.crypto_bulkeng.crypt_2.ErrMaskLo" },
       {  0x0c1a0014, "cri0.crypto_bulkeng.crypt_2.ErrMaskHi" },
       {  0x0c1a0018, "cri0.crypto_bulkeng.crypt_2.ClkStpMskLo" },
       {  0x0c1a001c, "cri0.crypto_bulkeng.crypt_2.ClkStpMskHi" },
       {  0x0c1a0020, "cri0.crypto_bulkeng.crypt_2.TstMdErrInj" },
       {  0x0c1b0000, "cri0.crypto_bulkeng.crypt_3.ErrRegLo" },
       {  0x0c1b0004, "cri0.crypto_bulkeng.crypt_3.ErrRegHi" },
       {  0x0c1b0008, "cri0.crypto_bulkeng.crypt_3.WhosOnFrstLo" },
       {  0x0c1b000c, "cri0.crypto_bulkeng.crypt_3.WhosOnFrstHi" },
       {  0x0c1b0010, "cri0.crypto_bulkeng.crypt_3.ErrMaskLo" },
       {  0x0c1b0014, "cri0.crypto_bulkeng.crypt_3.ErrMaskHi" },
       {  0x0c1b0018, "cri0.crypto_bulkeng.crypt_3.ClkStpMskLo" },
       {  0x0c1b001c, "cri0.crypto_bulkeng.crypt_3.ClkStpMskHi" },
       {  0x0c1b0020, "cri0.crypto_bulkeng.crypt_3.TstMdErrInj" },
       {  0x0c1c0000, "cri0.crypto_bulkeng.crypt_4.ErrRegLo" },
       {  0x0c1c0004, "cri0.crypto_bulkeng.crypt_4.ErrRegHi" },
       {  0x0c1c0008, "cri0.crypto_bulkeng.crypt_4.WhosOnFrstLo" },
       {  0x0c1c000c, "cri0.crypto_bulkeng.crypt_4.WhosOnFrstHi" },
       {  0x0c1c0010, "cri0.crypto_bulkeng.crypt_4.ErrMaskLo" },
       {  0x0c1c0014, "cri0.crypto_bulkeng.crypt_4.ErrMaskHi" },
       {  0x0c1c0018, "cri0.crypto_bulkeng.crypt_4.ClkStpMskLo" },
       {  0x0c1c001c, "cri0.crypto_bulkeng.crypt_4.ClkStpMskHi" },
       {  0x0c1c0020, "cri0.crypto_bulkeng.crypt_4.TstMdErrInj" },
       {  0x0c1d0000, "cri0.crypto_bulkeng.crypt_5.ErrRegLo" },
       {  0x0c1d0004, "cri0.crypto_bulkeng.crypt_5.ErrRegHi" },
       {  0x0c1d0008, "cri0.crypto_bulkeng.crypt_5.WhosOnFrstLo" },
       {  0x0c1d000c, "cri0.crypto_bulkeng.crypt_5.WhosOnFrstHi" },
       {  0x0c1d0010, "cri0.crypto_bulkeng.crypt_5.ErrMaskLo" },
       {  0x0c1d0014, "cri0.crypto_bulkeng.crypt_5.ErrMaskHi" },
       {  0x0c1d0018, "cri0.crypto_bulkeng.crypt_5.ClkStpMskLo" },
       {  0x0c1d001c, "cri0.crypto_bulkeng.crypt_5.ClkStpMskHi" },
       {  0x0c1d0020, "cri0.crypto_bulkeng.crypt_5.TstMdErrInj" },
       {  0x0d070000, "cri1.mu_packet_engine.MUPEMemConfig" },
       {  0x0d070004, "cri1.mu_packet_engine.MUPEWQConfig" },
       {  0x0d070008, "cri1.mu_packet_engine.MUPECredits0" },
       {  0x0d07000c, "cri1.mu_packet_engine.MUPECredits1" },
       {  0x0d070010, "cri1.mu_packet_engine.MUPECredits2" },
       {  0x0d070014, "cri1.mu_packet_engine.MUPECredits3" },
       {  0x0d070020, "cri1.mu_packet_engine.MUPELBConfig" },
       {  0x0d070040, "cri1.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x0d070044, "cri1.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x0d070048, "cri1.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x0d07004c, "cri1.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x0d070050, "cri1.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x0d070054, "cri1.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x0d070058, "cri1.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x0d07005c, "cri1.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x0d070060, "cri1.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x0d070064, "cri1.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x0d070400, "cri1.mu_packet_engine.MUPEActivePacketCount" },
       {  0x0d070404, "cri1.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x0d070800, "cri1.mu_packet_engine.MUPEConfig" },
       {  0x0d070804, "cri1.mu_packet_engine.MUPEAction" },
       {  0x0d070808, "cri1.mu_packet_engine.MUPEThrottleMask0" },
       {  0x0d07080c, "cri1.mu_packet_engine.MUPEThrottleMask1" },
       {  0x0d080000, "cri1.mu_misc_engine.XpbErrConfig" },
       {  0x0d080004, "cri1.mu_misc_engine.XpbTOErrStat" },
       {  0x0d080008, "cri1.mu_misc_engine.XpbWrErrStat" },
       {  0x0d08000c, "cri1.mu_misc_engine.SwCreditLimit" },
       {  0x0d080010, "cri1.credit_tracker_config.CreditThrottle" },
       {  0x0d080100, "cri1.mu_misc_engine.Ring_0_Base" },
       {  0x0d080104, "cri1.mu_misc_engine.Ring_0_Head" },
       {  0x0d080108, "cri1.mu_misc_engine.Ring_0_Tail" },
       {  0x0d080110, "cri1.mu_misc_engine.Ring_1_Base" },
       {  0x0d080114, "cri1.mu_misc_engine.Ring_1_Head" },
       {  0x0d080118, "cri1.mu_misc_engine.Ring_1_Tail" },
       {  0x0d080120, "cri1.mu_misc_engine.Ring_2_Base" },
       {  0x0d080124, "cri1.mu_misc_engine.Ring_2_Head" },
       {  0x0d080128, "cri1.mu_misc_engine.Ring_2_Tail" },
       {  0x0d080130, "cri1.mu_misc_engine.Ring_3_Base" },
       {  0x0d080134, "cri1.mu_misc_engine.Ring_3_Head" },
       {  0x0d080138, "cri1.mu_misc_engine.Ring_3_Tail" },
       {  0x0d080140, "cri1.mu_misc_engine.Ring_4_Base" },
       {  0x0d080144, "cri1.mu_misc_engine.Ring_4_Head" },
       {  0x0d080148, "cri1.mu_misc_engine.Ring_4_Tail" },
       {  0x0d080150, "cri1.mu_misc_engine.Ring_5_Base" },
       {  0x0d080154, "cri1.mu_misc_engine.Ring_5_Head" },
       {  0x0d080158, "cri1.mu_misc_engine.Ring_5_Tail" },
       {  0x0d080160, "cri1.mu_misc_engine.Ring_6_Base" },
       {  0x0d080164, "cri1.mu_misc_engine.Ring_6_Head" },
       {  0x0d080168, "cri1.mu_misc_engine.Ring_6_Tail" },
       {  0x0d080170, "cri1.mu_misc_engine.Ring_7_Base" },
       {  0x0d080174, "cri1.mu_misc_engine.Ring_7_Head" },
       {  0x0d080178, "cri1.mu_misc_engine.Ring_7_Tail" },
       {  0x0d080180, "cri1.mu_misc_engine.Ring_8_Base" },
       {  0x0d080184, "cri1.mu_misc_engine.Ring_8_Head" },
       {  0x0d080188, "cri1.mu_misc_engine.Ring_8_Tail" },
       {  0x0d080190, "cri1.mu_misc_engine.Ring_9_Base" },
       {  0x0d080194, "cri1.mu_misc_engine.Ring_9_Head" },
       {  0x0d080198, "cri1.mu_misc_engine.Ring_9_Tail" },
       {  0x0d0801a0, "cri1.mu_misc_engine.Ring_10_Base" },
       {  0x0d0801a4, "cri1.mu_misc_engine.Ring_10_Head" },
       {  0x0d0801a8, "cri1.mu_misc_engine.Ring_10_Tail" },
       {  0x0d0801b0, "cri1.mu_misc_engine.Ring_11_Base" },
       {  0x0d0801b4, "cri1.mu_misc_engine.Ring_11_Head" },
       {  0x0d0801b8, "cri1.mu_misc_engine.Ring_11_Tail" },
       {  0x0d0801c0, "cri1.mu_misc_engine.Ring_12_Base" },
       {  0x0d0801c4, "cri1.mu_misc_engine.Ring_12_Head" },
       {  0x0d0801c8, "cri1.mu_misc_engine.Ring_12_Tail" },
       {  0x0d0801d0, "cri1.mu_misc_engine.Ring_13_Base" },
       {  0x0d0801d4, "cri1.mu_misc_engine.Ring_13_Head" },
       {  0x0d0801d8, "cri1.mu_misc_engine.Ring_13_Tail" },
       {  0x0d0801e0, "cri1.mu_misc_engine.Ring_14_Base" },
       {  0x0d0801e4, "cri1.mu_misc_engine.Ring_14_Head" },
       {  0x0d0801e8, "cri1.mu_misc_engine.Ring_14_Tail" },
       {  0x0d0801f0, "cri1.mu_misc_engine.Ring_15_Base" },
       {  0x0d0801f4, "cri1.mu_misc_engine.Ring_15_Head" },
       {  0x0d0801f8, "cri1.mu_misc_engine.Ring_15_Tail" },
       {  0x0d0a0000, "cri1.island_master_bridge.Target0AddressModeCfg" },
       {  0x0d0a0004, "cri1.island_master_bridge.Target1AddressModeCfg" },
       {  0x0d0a0008, "cri1.island_master_bridge.Target2AddressModeCfg" },
       {  0x0d0a000c, "cri1.island_master_bridge.Target3AddressModeCfg" },
       {  0x0d0a0010, "cri1.island_master_bridge.Target4AddressModeCfg" },
       {  0x0d0a0014, "cri1.island_master_bridge.Target5AddressModeCfg" },
       {  0x0d0a0018, "cri1.island_master_bridge.Target6AddressModeCfg" },
       {  0x0d0a001c, "cri1.island_master_bridge.Target7AddressModeCfg" },
       {  0x0d0a0020, "cri1.island_master_bridge.Target8AddressModeCfg" },
       {  0x0d0a0024, "cri1.island_master_bridge.Target9AddressModeCfg" },
       {  0x0d0a0028, "cri1.island_master_bridge.Target10AddressModeCfg" },
       {  0x0d0a002c, "cri1.island_master_bridge.Target11AddressModeCfg" },
       {  0x0d0a0030, "cri1.island_master_bridge.Target12AddressModeCfg" },
       {  0x0d0a0034, "cri1.island_master_bridge.Target13AddressModeCfg" },
       {  0x0d0a0038, "cri1.island_master_bridge.Target14AddressModeCfg" },
       {  0x0d0a003c, "cri1.island_master_bridge.Target15AddressModeCfg" },
       {  0x0d0a0040, "cri1.island_master_bridge.IslandConfigurationClassA" },
       {  0x0d0a0044, "cri1.island_master_bridge.ImbSmPushBusCfg" },
       {  0x0d0a0048, "cri1.island_master_bridge.ImbPullDaBusCfg" },
       {  0x0d0a004c, "cri1.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x0d0a0050, "cri1.island_master_bridge.ImbIslandIdCfg" },
       {  0x0d0a0054, "cri1.island_master_bridge.CmdCreditTrackers" },
       {  0x0d0a0058, "cri1.island_master_bridge.DsfDataCreditTrackers" },
       {  0x0d0a005c, "cri1.island_master_bridge.PushMstCreditTrackers" },
       {  0x0d0a0060, "cri1.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x0d0a0064, "cri1.island_master_bridge.PullidMstCreditTrackers" },
       {  0x0d0a0068, "cri1.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x0d0b0000, "cri1.peripheral_interrupt_manager.Status" },
       {  0x0d0b0008, "cri1.peripheral_interrupt_manager.IntStatusLow" },
       {  0x0d0b0010, "cri1.peripheral_interrupt_manager.IntStatusMid" },
       {  0x0d0b0018, "cri1.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x0d0b0028, "cri1.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x0d0b002c, "cri1.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x0d0b0030, "cri1.peripheral_interrupt_manager.EventOut" },
       {  0x0d0b0038, "cri1.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x0d0b003c, "cri1.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x0d0b0040, "cri1.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x0d0b0044, "cri1.assertions.AssertionsConfig" },
       {  0x0d0b0048, "cri1.credit_tracker_config.CreditThrottleConfig" },
       {  0x0d0b004c, "cri1.credit_tracker_config.CreditThrottleAction" },
       {  0x0d0b0050, "cri1.dsf_cpp_config.interrupt_mgr.DsfCppConfig" },
       {  0x0d0b0054, "cri1.dsf_cpp_config.interrupt_mgr.DsfCppAction" },
       {  0x0d0c0000, "cri1.peripheral_trng.AsyncRing" },
       {  0x0d0c0004, "cri1.peripheral_trng.AsyncTest" },
       {  0x0d0c0010, "cri1.peripheral_trng.AsyncConfig" },
       {  0x0d0f0000, "cri1.peripheral_performance_analyzer.Configuration" },
       {  0x0d0f0008, "cri1.peripheral_performance_analyzer.Timer" },
       {  0x0d0f0010, "cri1.peripheral_performance_analyzer.FifoControl" },
       {  0x0d0f0014, "cri1.peripheral_performance_analyzer.FifoData" },
       {  0x0d0f0018, "cri1.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x0d0f001c, "cri1.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x0d0f0020, "cri1.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x0d0f0024, "cri1.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x0d0f0028, "cri1.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x0d0f002c, "cri1.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x0d0f0040, "cri1.peripheral_performance_analyzer.MaskCompare0" },
       {  0x0d0f0044, "cri1.peripheral_performance_analyzer.MaskCompare1" },
       {  0x0d0f0048, "cri1.peripheral_performance_analyzer.MaskCompare2" },
       {  0x0d0f004c, "cri1.peripheral_performance_analyzer.MaskCompare3" },
       {  0x0d0f0050, "cri1.peripheral_performance_analyzer.MaskCompare4" },
       {  0x0d0f0054, "cri1.peripheral_performance_analyzer.MaskCompare5" },
       {  0x0d0f0058, "cri1.peripheral_performance_analyzer.MaskCompare6" },
       {  0x0d0f005c, "cri1.peripheral_performance_analyzer.MaskCompare7" },
       {  0x0d0f0060, "cri1.peripheral_performance_analyzer.MaskCompare8" },
       {  0x0d0f0064, "cri1.peripheral_performance_analyzer.MaskCompare9" },
       {  0x0d0f0068, "cri1.peripheral_performance_analyzer.MaskCompare10" },
       {  0x0d0f006c, "cri1.peripheral_performance_analyzer.MaskCompare11" },
       {  0x0d0f0070, "cri1.peripheral_performance_analyzer.MaskCompare12" },
       {  0x0d0f0074, "cri1.peripheral_performance_analyzer.MaskCompare13" },
       {  0x0d0f0078, "cri1.peripheral_performance_analyzer.MaskCompare14" },
       {  0x0d0f007c, "cri1.peripheral_performance_analyzer.MaskCompare15" },
       {  0x0d0f0080, "cri1.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x0d0f0084, "cri1.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x0d0f0088, "cri1.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x0d0f008c, "cri1.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x0d0f0090, "cri1.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x0d0f0094, "cri1.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x0d0f0098, "cri1.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x0d0f009c, "cri1.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x0d0f00a0, "cri1.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x0d0f00a4, "cri1.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x0d0f00a8, "cri1.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x0d0f00ac, "cri1.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x0d0f00b0, "cri1.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x0d0f00b4, "cri1.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x0d0f00b8, "cri1.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x0d0f00bc, "cri1.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x0d0f00c0, "cri1.peripheral_performance_analyzer.Capture0" },
       {  0x0d0f00c4, "cri1.peripheral_performance_analyzer.Capture1" },
       {  0x0d0f00c8, "cri1.peripheral_performance_analyzer.Capture2" },
       {  0x0d0f00cc, "cri1.peripheral_performance_analyzer.Capture3" },
       {  0x0d0f00d0, "cri1.peripheral_performance_analyzer.Capture4" },
       {  0x0d0f00d4, "cri1.peripheral_performance_analyzer.Capture5" },
       {  0x0d0f00d8, "cri1.peripheral_performance_analyzer.Capture6" },
       {  0x0d0f00dc, "cri1.peripheral_performance_analyzer.Capture7" },
       {  0x0d0f00e0, "cri1.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x0d0f00e4, "cri1.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x0d0f00e8, "cri1.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x0d0f00ec, "cri1.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x0d110010, "cri1.crypto_cif.CIFErrFrst1" },
       {  0x0d110014, "cri1.crypto_cif.CIFErrFrst2" },
       {  0x0d110018, "cri1.crypto_cif.CIFErrFrst3" },
       {  0x0d110020, "cri1.crypto_cif.CIFErr1" },
       {  0x0d110024, "cri1.crypto_cif.CIFErr2" },
       {  0x0d110028, "cri1.crypto_cif.CIFErr3" },
       {  0x0d110030, "cri1.crypto_cif.CIFErrMask1" },
       {  0x0d110034, "cri1.crypto_cif.CIFErrMask2" },
       {  0x0d110038, "cri1.crypto_cif.CIFErrMask3" },
       {  0x0d110040, "cri1.crypto_cif.CIFErrClear1" },
       {  0x0d110044, "cri1.crypto_cif.CIFErrClear2" },
       {  0x0d110048, "cri1.crypto_cif.CIFErrClear3" },
       {  0x0d110050, "cri1.crypto_cif.CIFPerfSel" },
       {  0x0d110054, "cri1.crypto_cif.CIFDbgRdCtrl" },
       {  0x0d110058, "cri1.crypto_cif.CIFDbgRdAddr" },
       {  0x0d11005c, "cri1.crypto_cif.CRYPT_assert_cfg" },
       {  0x0d110064, "cri1.dsf_cpp_config.cif.DsfCppConfig" },
       {  0x0d110068, "cri1.dsf_cpp_config.cif.DsfCppAction" },
       {  0x0d170000, "cri1.crypto_bulk.BasicConfig" },
       {  0x0d170004, "cri1.crypto_bulk.PerfBusSel" },
       {  0x0d170008, "cri1.crypto_bulk.WtchDgTmrCnf" },
       {  0x0d170010, "cri1.crypto_bulk.ErrorReg" },
       {  0x0d170014, "cri1.crypto_bulk.WhsOnFrstErr" },
       {  0x0d170018, "cri1.crypto_bulk.ErrorMask" },
       {  0x0d17001c, "cri1.crypto_bulk.ClkStopMask" },
       {  0x0d170020, "cri1.crypto_bulk.TestMode" },
       {  0x0d180000, "cri1.crypto_bulkeng.crypt_0.ErrRegLo" },
       {  0x0d180004, "cri1.crypto_bulkeng.crypt_0.ErrRegHi" },
       {  0x0d180008, "cri1.crypto_bulkeng.crypt_0.WhosOnFrstLo" },
       {  0x0d18000c, "cri1.crypto_bulkeng.crypt_0.WhosOnFrstHi" },
       {  0x0d180010, "cri1.crypto_bulkeng.crypt_0.ErrMaskLo" },
       {  0x0d180014, "cri1.crypto_bulkeng.crypt_0.ErrMaskHi" },
       {  0x0d180018, "cri1.crypto_bulkeng.crypt_0.ClkStpMskLo" },
       {  0x0d18001c, "cri1.crypto_bulkeng.crypt_0.ClkStpMskHi" },
       {  0x0d180020, "cri1.crypto_bulkeng.crypt_0.TstMdErrInj" },
       {  0x0d190000, "cri1.crypto_bulkeng.crypt_1.ErrRegLo" },
       {  0x0d190004, "cri1.crypto_bulkeng.crypt_1.ErrRegHi" },
       {  0x0d190008, "cri1.crypto_bulkeng.crypt_1.WhosOnFrstLo" },
       {  0x0d19000c, "cri1.crypto_bulkeng.crypt_1.WhosOnFrstHi" },
       {  0x0d190010, "cri1.crypto_bulkeng.crypt_1.ErrMaskLo" },
       {  0x0d190014, "cri1.crypto_bulkeng.crypt_1.ErrMaskHi" },
       {  0x0d190018, "cri1.crypto_bulkeng.crypt_1.ClkStpMskLo" },
       {  0x0d19001c, "cri1.crypto_bulkeng.crypt_1.ClkStpMskHi" },
       {  0x0d190020, "cri1.crypto_bulkeng.crypt_1.TstMdErrInj" },
       {  0x0d1a0000, "cri1.crypto_bulkeng.crypt_2.ErrRegLo" },
       {  0x0d1a0004, "cri1.crypto_bulkeng.crypt_2.ErrRegHi" },
       {  0x0d1a0008, "cri1.crypto_bulkeng.crypt_2.WhosOnFrstLo" },
       {  0x0d1a000c, "cri1.crypto_bulkeng.crypt_2.WhosOnFrstHi" },
       {  0x0d1a0010, "cri1.crypto_bulkeng.crypt_2.ErrMaskLo" },
       {  0x0d1a0014, "cri1.crypto_bulkeng.crypt_2.ErrMaskHi" },
       {  0x0d1a0018, "cri1.crypto_bulkeng.crypt_2.ClkStpMskLo" },
       {  0x0d1a001c, "cri1.crypto_bulkeng.crypt_2.ClkStpMskHi" },
       {  0x0d1a0020, "cri1.crypto_bulkeng.crypt_2.TstMdErrInj" },
       {  0x0d1b0000, "cri1.crypto_bulkeng.crypt_3.ErrRegLo" },
       {  0x0d1b0004, "cri1.crypto_bulkeng.crypt_3.ErrRegHi" },
       {  0x0d1b0008, "cri1.crypto_bulkeng.crypt_3.WhosOnFrstLo" },
       {  0x0d1b000c, "cri1.crypto_bulkeng.crypt_3.WhosOnFrstHi" },
       {  0x0d1b0010, "cri1.crypto_bulkeng.crypt_3.ErrMaskLo" },
       {  0x0d1b0014, "cri1.crypto_bulkeng.crypt_3.ErrMaskHi" },
       {  0x0d1b0018, "cri1.crypto_bulkeng.crypt_3.ClkStpMskLo" },
       {  0x0d1b001c, "cri1.crypto_bulkeng.crypt_3.ClkStpMskHi" },
       {  0x0d1b0020, "cri1.crypto_bulkeng.crypt_3.TstMdErrInj" },
       {  0x0d1c0000, "cri1.crypto_bulkeng.crypt_4.ErrRegLo" },
       {  0x0d1c0004, "cri1.crypto_bulkeng.crypt_4.ErrRegHi" },
       {  0x0d1c0008, "cri1.crypto_bulkeng.crypt_4.WhosOnFrstLo" },
       {  0x0d1c000c, "cri1.crypto_bulkeng.crypt_4.WhosOnFrstHi" },
       {  0x0d1c0010, "cri1.crypto_bulkeng.crypt_4.ErrMaskLo" },
       {  0x0d1c0014, "cri1.crypto_bulkeng.crypt_4.ErrMaskHi" },
       {  0x0d1c0018, "cri1.crypto_bulkeng.crypt_4.ClkStpMskLo" },
       {  0x0d1c001c, "cri1.crypto_bulkeng.crypt_4.ClkStpMskHi" },
       {  0x0d1c0020, "cri1.crypto_bulkeng.crypt_4.TstMdErrInj" },
       {  0x0d1d0000, "cri1.crypto_bulkeng.crypt_5.ErrRegLo" },
       {  0x0d1d0004, "cri1.crypto_bulkeng.crypt_5.ErrRegHi" },
       {  0x0d1d0008, "cri1.crypto_bulkeng.crypt_5.WhosOnFrstLo" },
       {  0x0d1d000c, "cri1.crypto_bulkeng.crypt_5.WhosOnFrstHi" },
       {  0x0d1d0010, "cri1.crypto_bulkeng.crypt_5.ErrMaskLo" },
       {  0x0d1d0014, "cri1.crypto_bulkeng.crypt_5.ErrMaskHi" },
       {  0x0d1d0018, "cri1.crypto_bulkeng.crypt_5.ClkStpMskLo" },
       {  0x0d1d001c, "cri1.crypto_bulkeng.crypt_5.ClkStpMskHi" },
       {  0x0d1d0020, "cri1.crypto_bulkeng.crypt_5.TstMdErrInj" },
       {  0x20070000, "mei0.mu_packet_engine.MUPEMemConfig" },
       {  0x20070004, "mei0.mu_packet_engine.MUPEWQConfig" },
       {  0x20070008, "mei0.mu_packet_engine.MUPECredits0" },
       {  0x2007000c, "mei0.mu_packet_engine.MUPECredits1" },
       {  0x20070010, "mei0.mu_packet_engine.MUPECredits2" },
       {  0x20070014, "mei0.mu_packet_engine.MUPECredits3" },
       {  0x20070020, "mei0.mu_packet_engine.MUPELBConfig" },
       {  0x20070040, "mei0.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x20070044, "mei0.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x20070048, "mei0.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x2007004c, "mei0.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x20070050, "mei0.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x20070054, "mei0.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x20070058, "mei0.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x2007005c, "mei0.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x20070060, "mei0.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x20070064, "mei0.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x20070400, "mei0.mu_packet_engine.MUPEActivePacketCount" },
       {  0x20070404, "mei0.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x20070800, "mei0.mu_packet_engine.MUPEConfig" },
       {  0x20070804, "mei0.mu_packet_engine.MUPEAction" },
       {  0x20070808, "mei0.mu_packet_engine.MUPEThrottleMask0" },
       {  0x2007080c, "mei0.mu_packet_engine.MUPEThrottleMask1" },
       {  0x20080000, "mei0.mu_misc_engine.XpbErrConfig" },
       {  0x20080004, "mei0.mu_misc_engine.XpbTOErrStat" },
       {  0x20080008, "mei0.mu_misc_engine.XpbWrErrStat" },
       {  0x2008000c, "mei0.mu_misc_engine.SwCreditLimit" },
       {  0x20080010, "mei0.credit_tracker_config.CreditThrottle" },
       {  0x20080100, "mei0.mu_misc_engine.Ring_0_Base" },
       {  0x20080104, "mei0.mu_misc_engine.Ring_0_Head" },
       {  0x20080108, "mei0.mu_misc_engine.Ring_0_Tail" },
       {  0x20080110, "mei0.mu_misc_engine.Ring_1_Base" },
       {  0x20080114, "mei0.mu_misc_engine.Ring_1_Head" },
       {  0x20080118, "mei0.mu_misc_engine.Ring_1_Tail" },
       {  0x20080120, "mei0.mu_misc_engine.Ring_2_Base" },
       {  0x20080124, "mei0.mu_misc_engine.Ring_2_Head" },
       {  0x20080128, "mei0.mu_misc_engine.Ring_2_Tail" },
       {  0x20080130, "mei0.mu_misc_engine.Ring_3_Base" },
       {  0x20080134, "mei0.mu_misc_engine.Ring_3_Head" },
       {  0x20080138, "mei0.mu_misc_engine.Ring_3_Tail" },
       {  0x20080140, "mei0.mu_misc_engine.Ring_4_Base" },
       {  0x20080144, "mei0.mu_misc_engine.Ring_4_Head" },
       {  0x20080148, "mei0.mu_misc_engine.Ring_4_Tail" },
       {  0x20080150, "mei0.mu_misc_engine.Ring_5_Base" },
       {  0x20080154, "mei0.mu_misc_engine.Ring_5_Head" },
       {  0x20080158, "mei0.mu_misc_engine.Ring_5_Tail" },
       {  0x20080160, "mei0.mu_misc_engine.Ring_6_Base" },
       {  0x20080164, "mei0.mu_misc_engine.Ring_6_Head" },
       {  0x20080168, "mei0.mu_misc_engine.Ring_6_Tail" },
       {  0x20080170, "mei0.mu_misc_engine.Ring_7_Base" },
       {  0x20080174, "mei0.mu_misc_engine.Ring_7_Head" },
       {  0x20080178, "mei0.mu_misc_engine.Ring_7_Tail" },
       {  0x20080180, "mei0.mu_misc_engine.Ring_8_Base" },
       {  0x20080184, "mei0.mu_misc_engine.Ring_8_Head" },
       {  0x20080188, "mei0.mu_misc_engine.Ring_8_Tail" },
       {  0x20080190, "mei0.mu_misc_engine.Ring_9_Base" },
       {  0x20080194, "mei0.mu_misc_engine.Ring_9_Head" },
       {  0x20080198, "mei0.mu_misc_engine.Ring_9_Tail" },
       {  0x200801a0, "mei0.mu_misc_engine.Ring_10_Base" },
       {  0x200801a4, "mei0.mu_misc_engine.Ring_10_Head" },
       {  0x200801a8, "mei0.mu_misc_engine.Ring_10_Tail" },
       {  0x200801b0, "mei0.mu_misc_engine.Ring_11_Base" },
       {  0x200801b4, "mei0.mu_misc_engine.Ring_11_Head" },
       {  0x200801b8, "mei0.mu_misc_engine.Ring_11_Tail" },
       {  0x200801c0, "mei0.mu_misc_engine.Ring_12_Base" },
       {  0x200801c4, "mei0.mu_misc_engine.Ring_12_Head" },
       {  0x200801c8, "mei0.mu_misc_engine.Ring_12_Tail" },
       {  0x200801d0, "mei0.mu_misc_engine.Ring_13_Base" },
       {  0x200801d4, "mei0.mu_misc_engine.Ring_13_Head" },
       {  0x200801d8, "mei0.mu_misc_engine.Ring_13_Tail" },
       {  0x200801e0, "mei0.mu_misc_engine.Ring_14_Base" },
       {  0x200801e4, "mei0.mu_misc_engine.Ring_14_Head" },
       {  0x200801e8, "mei0.mu_misc_engine.Ring_14_Tail" },
       {  0x200801f0, "mei0.mu_misc_engine.Ring_15_Base" },
       {  0x200801f4, "mei0.mu_misc_engine.Ring_15_Head" },
       {  0x200801f8, "mei0.mu_misc_engine.Ring_15_Tail" },
       {  0x200a0000, "mei0.island_master_bridge.Target0AddressModeCfg" },
       {  0x200a0004, "mei0.island_master_bridge.Target1AddressModeCfg" },
       {  0x200a0008, "mei0.island_master_bridge.Target2AddressModeCfg" },
       {  0x200a000c, "mei0.island_master_bridge.Target3AddressModeCfg" },
       {  0x200a0010, "mei0.island_master_bridge.Target4AddressModeCfg" },
       {  0x200a0014, "mei0.island_master_bridge.Target5AddressModeCfg" },
       {  0x200a0018, "mei0.island_master_bridge.Target6AddressModeCfg" },
       {  0x200a001c, "mei0.island_master_bridge.Target7AddressModeCfg" },
       {  0x200a0020, "mei0.island_master_bridge.Target8AddressModeCfg" },
       {  0x200a0024, "mei0.island_master_bridge.Target9AddressModeCfg" },
       {  0x200a0028, "mei0.island_master_bridge.Target10AddressModeCfg" },
       {  0x200a002c, "mei0.island_master_bridge.Target11AddressModeCfg" },
       {  0x200a0030, "mei0.island_master_bridge.Target12AddressModeCfg" },
       {  0x200a0034, "mei0.island_master_bridge.Target13AddressModeCfg" },
       {  0x200a0038, "mei0.island_master_bridge.Target14AddressModeCfg" },
       {  0x200a003c, "mei0.island_master_bridge.Target15AddressModeCfg" },
       {  0x200a0040, "mei0.island_master_bridge.IslandConfigurationClassA" },
       {  0x200a0044, "mei0.island_master_bridge.ImbSmPushBusCfg" },
       {  0x200a0048, "mei0.island_master_bridge.ImbPullDaBusCfg" },
       {  0x200a004c, "mei0.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x200a0050, "mei0.island_master_bridge.ImbIslandIdCfg" },
       {  0x200a0054, "mei0.island_master_bridge.CmdCreditTrackers" },
       {  0x200a0058, "mei0.island_master_bridge.DsfDataCreditTrackers" },
       {  0x200a005c, "mei0.island_master_bridge.PushMstCreditTrackers" },
       {  0x200a0060, "mei0.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x200a0064, "mei0.island_master_bridge.PullidMstCreditTrackers" },
       {  0x200a0068, "mei0.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x200b0000, "mei0.peripheral_interrupt_manager.Status" },
       {  0x200b0008, "mei0.peripheral_interrupt_manager.IntStatusLow" },
       {  0x200b0010, "mei0.peripheral_interrupt_manager.IntStatusMid" },
       {  0x200b0018, "mei0.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x200b0028, "mei0.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x200b002c, "mei0.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x200b0030, "mei0.peripheral_interrupt_manager.EventOut" },
       {  0x200b0038, "mei0.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x200b003c, "mei0.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x200b0040, "mei0.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x200b0044, "mei0.assertions.AssertionsConfig" },
       {  0x200b0048, "mei0.credit_tracker_config.CreditThrottleConfig" },
       {  0x200b004c, "mei0.credit_tracker_config.CreditThrottleAction" },
       {  0x200b0050, "mei0.dsf_cpp_config.DsfCppConfig" },
       {  0x200b0054, "mei0.dsf_cpp_config.DsfCppAction" },
       {  0x200c0000, "mei0.peripheral_trng.AsyncRing" },
       {  0x200c0004, "mei0.peripheral_trng.AsyncTest" },
       {  0x200c0010, "mei0.peripheral_trng.AsyncConfig" },
       {  0x200f0000, "mei0.peripheral_performance_analyzer.Configuration" },
       {  0x200f0008, "mei0.peripheral_performance_analyzer.Timer" },
       {  0x200f0010, "mei0.peripheral_performance_analyzer.FifoControl" },
       {  0x200f0014, "mei0.peripheral_performance_analyzer.FifoData" },
       {  0x200f0018, "mei0.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x200f001c, "mei0.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x200f0020, "mei0.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x200f0024, "mei0.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x200f0028, "mei0.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x200f002c, "mei0.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x200f0040, "mei0.peripheral_performance_analyzer.MaskCompare0" },
       {  0x200f0044, "mei0.peripheral_performance_analyzer.MaskCompare1" },
       {  0x200f0048, "mei0.peripheral_performance_analyzer.MaskCompare2" },
       {  0x200f004c, "mei0.peripheral_performance_analyzer.MaskCompare3" },
       {  0x200f0050, "mei0.peripheral_performance_analyzer.MaskCompare4" },
       {  0x200f0054, "mei0.peripheral_performance_analyzer.MaskCompare5" },
       {  0x200f0058, "mei0.peripheral_performance_analyzer.MaskCompare6" },
       {  0x200f005c, "mei0.peripheral_performance_analyzer.MaskCompare7" },
       {  0x200f0060, "mei0.peripheral_performance_analyzer.MaskCompare8" },
       {  0x200f0064, "mei0.peripheral_performance_analyzer.MaskCompare9" },
       {  0x200f0068, "mei0.peripheral_performance_analyzer.MaskCompare10" },
       {  0x200f006c, "mei0.peripheral_performance_analyzer.MaskCompare11" },
       {  0x200f0070, "mei0.peripheral_performance_analyzer.MaskCompare12" },
       {  0x200f0074, "mei0.peripheral_performance_analyzer.MaskCompare13" },
       {  0x200f0078, "mei0.peripheral_performance_analyzer.MaskCompare14" },
       {  0x200f007c, "mei0.peripheral_performance_analyzer.MaskCompare15" },
       {  0x200f0080, "mei0.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x200f0084, "mei0.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x200f0088, "mei0.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x200f008c, "mei0.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x200f0090, "mei0.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x200f0094, "mei0.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x200f0098, "mei0.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x200f009c, "mei0.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x200f00a0, "mei0.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x200f00a4, "mei0.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x200f00a8, "mei0.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x200f00ac, "mei0.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x200f00b0, "mei0.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x200f00b4, "mei0.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x200f00b8, "mei0.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x200f00bc, "mei0.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x200f00c0, "mei0.peripheral_performance_analyzer.Capture0" },
       {  0x200f00c4, "mei0.peripheral_performance_analyzer.Capture1" },
       {  0x200f00c8, "mei0.peripheral_performance_analyzer.Capture2" },
       {  0x200f00cc, "mei0.peripheral_performance_analyzer.Capture3" },
       {  0x200f00d0, "mei0.peripheral_performance_analyzer.Capture4" },
       {  0x200f00d4, "mei0.peripheral_performance_analyzer.Capture5" },
       {  0x200f00d8, "mei0.peripheral_performance_analyzer.Capture6" },
       {  0x200f00dc, "mei0.peripheral_performance_analyzer.Capture7" },
       {  0x200f00e0, "mei0.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x200f00e4, "mei0.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x200f00e8, "mei0.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x200f00ec, "mei0.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x21070000, "mei1.mu_packet_engine.MUPEMemConfig" },
       {  0x21070004, "mei1.mu_packet_engine.MUPEWQConfig" },
       {  0x21070008, "mei1.mu_packet_engine.MUPECredits0" },
       {  0x2107000c, "mei1.mu_packet_engine.MUPECredits1" },
       {  0x21070010, "mei1.mu_packet_engine.MUPECredits2" },
       {  0x21070014, "mei1.mu_packet_engine.MUPECredits3" },
       {  0x21070020, "mei1.mu_packet_engine.MUPELBConfig" },
       {  0x21070040, "mei1.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x21070044, "mei1.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x21070048, "mei1.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x2107004c, "mei1.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x21070050, "mei1.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x21070054, "mei1.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x21070058, "mei1.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x2107005c, "mei1.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x21070060, "mei1.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x21070064, "mei1.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x21070400, "mei1.mu_packet_engine.MUPEActivePacketCount" },
       {  0x21070404, "mei1.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x21070800, "mei1.mu_packet_engine.MUPEConfig" },
       {  0x21070804, "mei1.mu_packet_engine.MUPEAction" },
       {  0x21070808, "mei1.mu_packet_engine.MUPEThrottleMask0" },
       {  0x2107080c, "mei1.mu_packet_engine.MUPEThrottleMask1" },
       {  0x21080000, "mei1.mu_misc_engine.XpbErrConfig" },
       {  0x21080004, "mei1.mu_misc_engine.XpbTOErrStat" },
       {  0x21080008, "mei1.mu_misc_engine.XpbWrErrStat" },
       {  0x2108000c, "mei1.mu_misc_engine.SwCreditLimit" },
       {  0x21080010, "mei1.credit_tracker_config.CreditThrottle" },
       {  0x21080100, "mei1.mu_misc_engine.Ring_0_Base" },
       {  0x21080104, "mei1.mu_misc_engine.Ring_0_Head" },
       {  0x21080108, "mei1.mu_misc_engine.Ring_0_Tail" },
       {  0x21080110, "mei1.mu_misc_engine.Ring_1_Base" },
       {  0x21080114, "mei1.mu_misc_engine.Ring_1_Head" },
       {  0x21080118, "mei1.mu_misc_engine.Ring_1_Tail" },
       {  0x21080120, "mei1.mu_misc_engine.Ring_2_Base" },
       {  0x21080124, "mei1.mu_misc_engine.Ring_2_Head" },
       {  0x21080128, "mei1.mu_misc_engine.Ring_2_Tail" },
       {  0x21080130, "mei1.mu_misc_engine.Ring_3_Base" },
       {  0x21080134, "mei1.mu_misc_engine.Ring_3_Head" },
       {  0x21080138, "mei1.mu_misc_engine.Ring_3_Tail" },
       {  0x21080140, "mei1.mu_misc_engine.Ring_4_Base" },
       {  0x21080144, "mei1.mu_misc_engine.Ring_4_Head" },
       {  0x21080148, "mei1.mu_misc_engine.Ring_4_Tail" },
       {  0x21080150, "mei1.mu_misc_engine.Ring_5_Base" },
       {  0x21080154, "mei1.mu_misc_engine.Ring_5_Head" },
       {  0x21080158, "mei1.mu_misc_engine.Ring_5_Tail" },
       {  0x21080160, "mei1.mu_misc_engine.Ring_6_Base" },
       {  0x21080164, "mei1.mu_misc_engine.Ring_6_Head" },
       {  0x21080168, "mei1.mu_misc_engine.Ring_6_Tail" },
       {  0x21080170, "mei1.mu_misc_engine.Ring_7_Base" },
       {  0x21080174, "mei1.mu_misc_engine.Ring_7_Head" },
       {  0x21080178, "mei1.mu_misc_engine.Ring_7_Tail" },
       {  0x21080180, "mei1.mu_misc_engine.Ring_8_Base" },
       {  0x21080184, "mei1.mu_misc_engine.Ring_8_Head" },
       {  0x21080188, "mei1.mu_misc_engine.Ring_8_Tail" },
       {  0x21080190, "mei1.mu_misc_engine.Ring_9_Base" },
       {  0x21080194, "mei1.mu_misc_engine.Ring_9_Head" },
       {  0x21080198, "mei1.mu_misc_engine.Ring_9_Tail" },
       {  0x210801a0, "mei1.mu_misc_engine.Ring_10_Base" },
       {  0x210801a4, "mei1.mu_misc_engine.Ring_10_Head" },
       {  0x210801a8, "mei1.mu_misc_engine.Ring_10_Tail" },
       {  0x210801b0, "mei1.mu_misc_engine.Ring_11_Base" },
       {  0x210801b4, "mei1.mu_misc_engine.Ring_11_Head" },
       {  0x210801b8, "mei1.mu_misc_engine.Ring_11_Tail" },
       {  0x210801c0, "mei1.mu_misc_engine.Ring_12_Base" },
       {  0x210801c4, "mei1.mu_misc_engine.Ring_12_Head" },
       {  0x210801c8, "mei1.mu_misc_engine.Ring_12_Tail" },
       {  0x210801d0, "mei1.mu_misc_engine.Ring_13_Base" },
       {  0x210801d4, "mei1.mu_misc_engine.Ring_13_Head" },
       {  0x210801d8, "mei1.mu_misc_engine.Ring_13_Tail" },
       {  0x210801e0, "mei1.mu_misc_engine.Ring_14_Base" },
       {  0x210801e4, "mei1.mu_misc_engine.Ring_14_Head" },
       {  0x210801e8, "mei1.mu_misc_engine.Ring_14_Tail" },
       {  0x210801f0, "mei1.mu_misc_engine.Ring_15_Base" },
       {  0x210801f4, "mei1.mu_misc_engine.Ring_15_Head" },
       {  0x210801f8, "mei1.mu_misc_engine.Ring_15_Tail" },
       {  0x210a0000, "mei1.island_master_bridge.Target0AddressModeCfg" },
       {  0x210a0004, "mei1.island_master_bridge.Target1AddressModeCfg" },
       {  0x210a0008, "mei1.island_master_bridge.Target2AddressModeCfg" },
       {  0x210a000c, "mei1.island_master_bridge.Target3AddressModeCfg" },
       {  0x210a0010, "mei1.island_master_bridge.Target4AddressModeCfg" },
       {  0x210a0014, "mei1.island_master_bridge.Target5AddressModeCfg" },
       {  0x210a0018, "mei1.island_master_bridge.Target6AddressModeCfg" },
       {  0x210a001c, "mei1.island_master_bridge.Target7AddressModeCfg" },
       {  0x210a0020, "mei1.island_master_bridge.Target8AddressModeCfg" },
       {  0x210a0024, "mei1.island_master_bridge.Target9AddressModeCfg" },
       {  0x210a0028, "mei1.island_master_bridge.Target10AddressModeCfg" },
       {  0x210a002c, "mei1.island_master_bridge.Target11AddressModeCfg" },
       {  0x210a0030, "mei1.island_master_bridge.Target12AddressModeCfg" },
       {  0x210a0034, "mei1.island_master_bridge.Target13AddressModeCfg" },
       {  0x210a0038, "mei1.island_master_bridge.Target14AddressModeCfg" },
       {  0x210a003c, "mei1.island_master_bridge.Target15AddressModeCfg" },
       {  0x210a0040, "mei1.island_master_bridge.IslandConfigurationClassA" },
       {  0x210a0044, "mei1.island_master_bridge.ImbSmPushBusCfg" },
       {  0x210a0048, "mei1.island_master_bridge.ImbPullDaBusCfg" },
       {  0x210a004c, "mei1.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x210a0050, "mei1.island_master_bridge.ImbIslandIdCfg" },
       {  0x210a0054, "mei1.island_master_bridge.CmdCreditTrackers" },
       {  0x210a0058, "mei1.island_master_bridge.DsfDataCreditTrackers" },
       {  0x210a005c, "mei1.island_master_bridge.PushMstCreditTrackers" },
       {  0x210a0060, "mei1.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x210a0064, "mei1.island_master_bridge.PullidMstCreditTrackers" },
       {  0x210a0068, "mei1.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x210b0000, "mei1.peripheral_interrupt_manager.Status" },
       {  0x210b0008, "mei1.peripheral_interrupt_manager.IntStatusLow" },
       {  0x210b0010, "mei1.peripheral_interrupt_manager.IntStatusMid" },
       {  0x210b0018, "mei1.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x210b0028, "mei1.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x210b002c, "mei1.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x210b0030, "mei1.peripheral_interrupt_manager.EventOut" },
       {  0x210b0038, "mei1.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x210b003c, "mei1.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x210b0040, "mei1.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x210b0044, "mei1.assertions.AssertionsConfig" },
       {  0x210b0048, "mei1.credit_tracker_config.CreditThrottleConfig" },
       {  0x210b004c, "mei1.credit_tracker_config.CreditThrottleAction" },
       {  0x210b0050, "mei1.dsf_cpp_config.DsfCppConfig" },
       {  0x210b0054, "mei1.dsf_cpp_config.DsfCppAction" },
       {  0x210c0000, "mei1.peripheral_trng.AsyncRing" },
       {  0x210c0004, "mei1.peripheral_trng.AsyncTest" },
       {  0x210c0010, "mei1.peripheral_trng.AsyncConfig" },
       {  0x210f0000, "mei1.peripheral_performance_analyzer.Configuration" },
       {  0x210f0008, "mei1.peripheral_performance_analyzer.Timer" },
       {  0x210f0010, "mei1.peripheral_performance_analyzer.FifoControl" },
       {  0x210f0014, "mei1.peripheral_performance_analyzer.FifoData" },
       {  0x210f0018, "mei1.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x210f001c, "mei1.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x210f0020, "mei1.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x210f0024, "mei1.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x210f0028, "mei1.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x210f002c, "mei1.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x210f0040, "mei1.peripheral_performance_analyzer.MaskCompare0" },
       {  0x210f0044, "mei1.peripheral_performance_analyzer.MaskCompare1" },
       {  0x210f0048, "mei1.peripheral_performance_analyzer.MaskCompare2" },
       {  0x210f004c, "mei1.peripheral_performance_analyzer.MaskCompare3" },
       {  0x210f0050, "mei1.peripheral_performance_analyzer.MaskCompare4" },
       {  0x210f0054, "mei1.peripheral_performance_analyzer.MaskCompare5" },
       {  0x210f0058, "mei1.peripheral_performance_analyzer.MaskCompare6" },
       {  0x210f005c, "mei1.peripheral_performance_analyzer.MaskCompare7" },
       {  0x210f0060, "mei1.peripheral_performance_analyzer.MaskCompare8" },
       {  0x210f0064, "mei1.peripheral_performance_analyzer.MaskCompare9" },
       {  0x210f0068, "mei1.peripheral_performance_analyzer.MaskCompare10" },
       {  0x210f006c, "mei1.peripheral_performance_analyzer.MaskCompare11" },
       {  0x210f0070, "mei1.peripheral_performance_analyzer.MaskCompare12" },
       {  0x210f0074, "mei1.peripheral_performance_analyzer.MaskCompare13" },
       {  0x210f0078, "mei1.peripheral_performance_analyzer.MaskCompare14" },
       {  0x210f007c, "mei1.peripheral_performance_analyzer.MaskCompare15" },
       {  0x210f0080, "mei1.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x210f0084, "mei1.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x210f0088, "mei1.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x210f008c, "mei1.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x210f0090, "mei1.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x210f0094, "mei1.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x210f0098, "mei1.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x210f009c, "mei1.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x210f00a0, "mei1.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x210f00a4, "mei1.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x210f00a8, "mei1.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x210f00ac, "mei1.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x210f00b0, "mei1.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x210f00b4, "mei1.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x210f00b8, "mei1.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x210f00bc, "mei1.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x210f00c0, "mei1.peripheral_performance_analyzer.Capture0" },
       {  0x210f00c4, "mei1.peripheral_performance_analyzer.Capture1" },
       {  0x210f00c8, "mei1.peripheral_performance_analyzer.Capture2" },
       {  0x210f00cc, "mei1.peripheral_performance_analyzer.Capture3" },
       {  0x210f00d0, "mei1.peripheral_performance_analyzer.Capture4" },
       {  0x210f00d4, "mei1.peripheral_performance_analyzer.Capture5" },
       {  0x210f00d8, "mei1.peripheral_performance_analyzer.Capture6" },
       {  0x210f00dc, "mei1.peripheral_performance_analyzer.Capture7" },
       {  0x210f00e0, "mei1.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x210f00e4, "mei1.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x210f00e8, "mei1.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x210f00ec, "mei1.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x22070000, "mei2.mu_packet_engine.MUPEMemConfig" },
       {  0x22070004, "mei2.mu_packet_engine.MUPEWQConfig" },
       {  0x22070008, "mei2.mu_packet_engine.MUPECredits0" },
       {  0x2207000c, "mei2.mu_packet_engine.MUPECredits1" },
       {  0x22070010, "mei2.mu_packet_engine.MUPECredits2" },
       {  0x22070014, "mei2.mu_packet_engine.MUPECredits3" },
       {  0x22070020, "mei2.mu_packet_engine.MUPELBConfig" },
       {  0x22070040, "mei2.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x22070044, "mei2.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x22070048, "mei2.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x2207004c, "mei2.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x22070050, "mei2.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x22070054, "mei2.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x22070058, "mei2.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x2207005c, "mei2.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x22070060, "mei2.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x22070064, "mei2.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x22070400, "mei2.mu_packet_engine.MUPEActivePacketCount" },
       {  0x22070404, "mei2.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x22070800, "mei2.mu_packet_engine.MUPEConfig" },
       {  0x22070804, "mei2.mu_packet_engine.MUPEAction" },
       {  0x22070808, "mei2.mu_packet_engine.MUPEThrottleMask0" },
       {  0x2207080c, "mei2.mu_packet_engine.MUPEThrottleMask1" },
       {  0x22080000, "mei2.mu_misc_engine.XpbErrConfig" },
       {  0x22080004, "mei2.mu_misc_engine.XpbTOErrStat" },
       {  0x22080008, "mei2.mu_misc_engine.XpbWrErrStat" },
       {  0x2208000c, "mei2.mu_misc_engine.SwCreditLimit" },
       {  0x22080010, "mei2.credit_tracker_config.CreditThrottle" },
       {  0x22080100, "mei2.mu_misc_engine.Ring_0_Base" },
       {  0x22080104, "mei2.mu_misc_engine.Ring_0_Head" },
       {  0x22080108, "mei2.mu_misc_engine.Ring_0_Tail" },
       {  0x22080110, "mei2.mu_misc_engine.Ring_1_Base" },
       {  0x22080114, "mei2.mu_misc_engine.Ring_1_Head" },
       {  0x22080118, "mei2.mu_misc_engine.Ring_1_Tail" },
       {  0x22080120, "mei2.mu_misc_engine.Ring_2_Base" },
       {  0x22080124, "mei2.mu_misc_engine.Ring_2_Head" },
       {  0x22080128, "mei2.mu_misc_engine.Ring_2_Tail" },
       {  0x22080130, "mei2.mu_misc_engine.Ring_3_Base" },
       {  0x22080134, "mei2.mu_misc_engine.Ring_3_Head" },
       {  0x22080138, "mei2.mu_misc_engine.Ring_3_Tail" },
       {  0x22080140, "mei2.mu_misc_engine.Ring_4_Base" },
       {  0x22080144, "mei2.mu_misc_engine.Ring_4_Head" },
       {  0x22080148, "mei2.mu_misc_engine.Ring_4_Tail" },
       {  0x22080150, "mei2.mu_misc_engine.Ring_5_Base" },
       {  0x22080154, "mei2.mu_misc_engine.Ring_5_Head" },
       {  0x22080158, "mei2.mu_misc_engine.Ring_5_Tail" },
       {  0x22080160, "mei2.mu_misc_engine.Ring_6_Base" },
       {  0x22080164, "mei2.mu_misc_engine.Ring_6_Head" },
       {  0x22080168, "mei2.mu_misc_engine.Ring_6_Tail" },
       {  0x22080170, "mei2.mu_misc_engine.Ring_7_Base" },
       {  0x22080174, "mei2.mu_misc_engine.Ring_7_Head" },
       {  0x22080178, "mei2.mu_misc_engine.Ring_7_Tail" },
       {  0x22080180, "mei2.mu_misc_engine.Ring_8_Base" },
       {  0x22080184, "mei2.mu_misc_engine.Ring_8_Head" },
       {  0x22080188, "mei2.mu_misc_engine.Ring_8_Tail" },
       {  0x22080190, "mei2.mu_misc_engine.Ring_9_Base" },
       {  0x22080194, "mei2.mu_misc_engine.Ring_9_Head" },
       {  0x22080198, "mei2.mu_misc_engine.Ring_9_Tail" },
       {  0x220801a0, "mei2.mu_misc_engine.Ring_10_Base" },
       {  0x220801a4, "mei2.mu_misc_engine.Ring_10_Head" },
       {  0x220801a8, "mei2.mu_misc_engine.Ring_10_Tail" },
       {  0x220801b0, "mei2.mu_misc_engine.Ring_11_Base" },
       {  0x220801b4, "mei2.mu_misc_engine.Ring_11_Head" },
       {  0x220801b8, "mei2.mu_misc_engine.Ring_11_Tail" },
       {  0x220801c0, "mei2.mu_misc_engine.Ring_12_Base" },
       {  0x220801c4, "mei2.mu_misc_engine.Ring_12_Head" },
       {  0x220801c8, "mei2.mu_misc_engine.Ring_12_Tail" },
       {  0x220801d0, "mei2.mu_misc_engine.Ring_13_Base" },
       {  0x220801d4, "mei2.mu_misc_engine.Ring_13_Head" },
       {  0x220801d8, "mei2.mu_misc_engine.Ring_13_Tail" },
       {  0x220801e0, "mei2.mu_misc_engine.Ring_14_Base" },
       {  0x220801e4, "mei2.mu_misc_engine.Ring_14_Head" },
       {  0x220801e8, "mei2.mu_misc_engine.Ring_14_Tail" },
       {  0x220801f0, "mei2.mu_misc_engine.Ring_15_Base" },
       {  0x220801f4, "mei2.mu_misc_engine.Ring_15_Head" },
       {  0x220801f8, "mei2.mu_misc_engine.Ring_15_Tail" },
       {  0x220a0000, "mei2.island_master_bridge.Target0AddressModeCfg" },
       {  0x220a0004, "mei2.island_master_bridge.Target1AddressModeCfg" },
       {  0x220a0008, "mei2.island_master_bridge.Target2AddressModeCfg" },
       {  0x220a000c, "mei2.island_master_bridge.Target3AddressModeCfg" },
       {  0x220a0010, "mei2.island_master_bridge.Target4AddressModeCfg" },
       {  0x220a0014, "mei2.island_master_bridge.Target5AddressModeCfg" },
       {  0x220a0018, "mei2.island_master_bridge.Target6AddressModeCfg" },
       {  0x220a001c, "mei2.island_master_bridge.Target7AddressModeCfg" },
       {  0x220a0020, "mei2.island_master_bridge.Target8AddressModeCfg" },
       {  0x220a0024, "mei2.island_master_bridge.Target9AddressModeCfg" },
       {  0x220a0028, "mei2.island_master_bridge.Target10AddressModeCfg" },
       {  0x220a002c, "mei2.island_master_bridge.Target11AddressModeCfg" },
       {  0x220a0030, "mei2.island_master_bridge.Target12AddressModeCfg" },
       {  0x220a0034, "mei2.island_master_bridge.Target13AddressModeCfg" },
       {  0x220a0038, "mei2.island_master_bridge.Target14AddressModeCfg" },
       {  0x220a003c, "mei2.island_master_bridge.Target15AddressModeCfg" },
       {  0x220a0040, "mei2.island_master_bridge.IslandConfigurationClassA" },
       {  0x220a0044, "mei2.island_master_bridge.ImbSmPushBusCfg" },
       {  0x220a0048, "mei2.island_master_bridge.ImbPullDaBusCfg" },
       {  0x220a004c, "mei2.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x220a0050, "mei2.island_master_bridge.ImbIslandIdCfg" },
       {  0x220a0054, "mei2.island_master_bridge.CmdCreditTrackers" },
       {  0x220a0058, "mei2.island_master_bridge.DsfDataCreditTrackers" },
       {  0x220a005c, "mei2.island_master_bridge.PushMstCreditTrackers" },
       {  0x220a0060, "mei2.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x220a0064, "mei2.island_master_bridge.PullidMstCreditTrackers" },
       {  0x220a0068, "mei2.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x220b0000, "mei2.peripheral_interrupt_manager.Status" },
       {  0x220b0008, "mei2.peripheral_interrupt_manager.IntStatusLow" },
       {  0x220b0010, "mei2.peripheral_interrupt_manager.IntStatusMid" },
       {  0x220b0018, "mei2.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x220b0028, "mei2.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x220b002c, "mei2.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x220b0030, "mei2.peripheral_interrupt_manager.EventOut" },
       {  0x220b0038, "mei2.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x220b003c, "mei2.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x220b0040, "mei2.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x220b0044, "mei2.assertions.AssertionsConfig" },
       {  0x220b0048, "mei2.credit_tracker_config.CreditThrottleConfig" },
       {  0x220b004c, "mei2.credit_tracker_config.CreditThrottleAction" },
       {  0x220b0050, "mei2.dsf_cpp_config.DsfCppConfig" },
       {  0x220b0054, "mei2.dsf_cpp_config.DsfCppAction" },
       {  0x220c0000, "mei2.peripheral_trng.AsyncRing" },
       {  0x220c0004, "mei2.peripheral_trng.AsyncTest" },
       {  0x220c0010, "mei2.peripheral_trng.AsyncConfig" },
       {  0x220f0000, "mei2.peripheral_performance_analyzer.Configuration" },
       {  0x220f0008, "mei2.peripheral_performance_analyzer.Timer" },
       {  0x220f0010, "mei2.peripheral_performance_analyzer.FifoControl" },
       {  0x220f0014, "mei2.peripheral_performance_analyzer.FifoData" },
       {  0x220f0018, "mei2.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x220f001c, "mei2.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x220f0020, "mei2.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x220f0024, "mei2.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x220f0028, "mei2.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x220f002c, "mei2.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x220f0040, "mei2.peripheral_performance_analyzer.MaskCompare0" },
       {  0x220f0044, "mei2.peripheral_performance_analyzer.MaskCompare1" },
       {  0x220f0048, "mei2.peripheral_performance_analyzer.MaskCompare2" },
       {  0x220f004c, "mei2.peripheral_performance_analyzer.MaskCompare3" },
       {  0x220f0050, "mei2.peripheral_performance_analyzer.MaskCompare4" },
       {  0x220f0054, "mei2.peripheral_performance_analyzer.MaskCompare5" },
       {  0x220f0058, "mei2.peripheral_performance_analyzer.MaskCompare6" },
       {  0x220f005c, "mei2.peripheral_performance_analyzer.MaskCompare7" },
       {  0x220f0060, "mei2.peripheral_performance_analyzer.MaskCompare8" },
       {  0x220f0064, "mei2.peripheral_performance_analyzer.MaskCompare9" },
       {  0x220f0068, "mei2.peripheral_performance_analyzer.MaskCompare10" },
       {  0x220f006c, "mei2.peripheral_performance_analyzer.MaskCompare11" },
       {  0x220f0070, "mei2.peripheral_performance_analyzer.MaskCompare12" },
       {  0x220f0074, "mei2.peripheral_performance_analyzer.MaskCompare13" },
       {  0x220f0078, "mei2.peripheral_performance_analyzer.MaskCompare14" },
       {  0x220f007c, "mei2.peripheral_performance_analyzer.MaskCompare15" },
       {  0x220f0080, "mei2.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x220f0084, "mei2.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x220f0088, "mei2.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x220f008c, "mei2.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x220f0090, "mei2.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x220f0094, "mei2.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x220f0098, "mei2.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x220f009c, "mei2.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x220f00a0, "mei2.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x220f00a4, "mei2.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x220f00a8, "mei2.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x220f00ac, "mei2.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x220f00b0, "mei2.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x220f00b4, "mei2.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x220f00b8, "mei2.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x220f00bc, "mei2.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x220f00c0, "mei2.peripheral_performance_analyzer.Capture0" },
       {  0x220f00c4, "mei2.peripheral_performance_analyzer.Capture1" },
       {  0x220f00c8, "mei2.peripheral_performance_analyzer.Capture2" },
       {  0x220f00cc, "mei2.peripheral_performance_analyzer.Capture3" },
       {  0x220f00d0, "mei2.peripheral_performance_analyzer.Capture4" },
       {  0x220f00d4, "mei2.peripheral_performance_analyzer.Capture5" },
       {  0x220f00d8, "mei2.peripheral_performance_analyzer.Capture6" },
       {  0x220f00dc, "mei2.peripheral_performance_analyzer.Capture7" },
       {  0x220f00e0, "mei2.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x220f00e4, "mei2.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x220f00e8, "mei2.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x220f00ec, "mei2.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x23070000, "mei3.mu_packet_engine.MUPEMemConfig" },
       {  0x23070004, "mei3.mu_packet_engine.MUPEWQConfig" },
       {  0x23070008, "mei3.mu_packet_engine.MUPECredits0" },
       {  0x2307000c, "mei3.mu_packet_engine.MUPECredits1" },
       {  0x23070010, "mei3.mu_packet_engine.MUPECredits2" },
       {  0x23070014, "mei3.mu_packet_engine.MUPECredits3" },
       {  0x23070020, "mei3.mu_packet_engine.MUPELBConfig" },
       {  0x23070040, "mei3.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x23070044, "mei3.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x23070048, "mei3.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x2307004c, "mei3.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x23070050, "mei3.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x23070054, "mei3.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x23070058, "mei3.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x2307005c, "mei3.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x23070060, "mei3.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x23070064, "mei3.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x23070400, "mei3.mu_packet_engine.MUPEActivePacketCount" },
       {  0x23070404, "mei3.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x23070800, "mei3.mu_packet_engine.MUPEConfig" },
       {  0x23070804, "mei3.mu_packet_engine.MUPEAction" },
       {  0x23070808, "mei3.mu_packet_engine.MUPEThrottleMask0" },
       {  0x2307080c, "mei3.mu_packet_engine.MUPEThrottleMask1" },
       {  0x23080000, "mei3.mu_misc_engine.XpbErrConfig" },
       {  0x23080004, "mei3.mu_misc_engine.XpbTOErrStat" },
       {  0x23080008, "mei3.mu_misc_engine.XpbWrErrStat" },
       {  0x2308000c, "mei3.mu_misc_engine.SwCreditLimit" },
       {  0x23080010, "mei3.credit_tracker_config.CreditThrottle" },
       {  0x23080100, "mei3.mu_misc_engine.Ring_0_Base" },
       {  0x23080104, "mei3.mu_misc_engine.Ring_0_Head" },
       {  0x23080108, "mei3.mu_misc_engine.Ring_0_Tail" },
       {  0x23080110, "mei3.mu_misc_engine.Ring_1_Base" },
       {  0x23080114, "mei3.mu_misc_engine.Ring_1_Head" },
       {  0x23080118, "mei3.mu_misc_engine.Ring_1_Tail" },
       {  0x23080120, "mei3.mu_misc_engine.Ring_2_Base" },
       {  0x23080124, "mei3.mu_misc_engine.Ring_2_Head" },
       {  0x23080128, "mei3.mu_misc_engine.Ring_2_Tail" },
       {  0x23080130, "mei3.mu_misc_engine.Ring_3_Base" },
       {  0x23080134, "mei3.mu_misc_engine.Ring_3_Head" },
       {  0x23080138, "mei3.mu_misc_engine.Ring_3_Tail" },
       {  0x23080140, "mei3.mu_misc_engine.Ring_4_Base" },
       {  0x23080144, "mei3.mu_misc_engine.Ring_4_Head" },
       {  0x23080148, "mei3.mu_misc_engine.Ring_4_Tail" },
       {  0x23080150, "mei3.mu_misc_engine.Ring_5_Base" },
       {  0x23080154, "mei3.mu_misc_engine.Ring_5_Head" },
       {  0x23080158, "mei3.mu_misc_engine.Ring_5_Tail" },
       {  0x23080160, "mei3.mu_misc_engine.Ring_6_Base" },
       {  0x23080164, "mei3.mu_misc_engine.Ring_6_Head" },
       {  0x23080168, "mei3.mu_misc_engine.Ring_6_Tail" },
       {  0x23080170, "mei3.mu_misc_engine.Ring_7_Base" },
       {  0x23080174, "mei3.mu_misc_engine.Ring_7_Head" },
       {  0x23080178, "mei3.mu_misc_engine.Ring_7_Tail" },
       {  0x23080180, "mei3.mu_misc_engine.Ring_8_Base" },
       {  0x23080184, "mei3.mu_misc_engine.Ring_8_Head" },
       {  0x23080188, "mei3.mu_misc_engine.Ring_8_Tail" },
       {  0x23080190, "mei3.mu_misc_engine.Ring_9_Base" },
       {  0x23080194, "mei3.mu_misc_engine.Ring_9_Head" },
       {  0x23080198, "mei3.mu_misc_engine.Ring_9_Tail" },
       {  0x230801a0, "mei3.mu_misc_engine.Ring_10_Base" },
       {  0x230801a4, "mei3.mu_misc_engine.Ring_10_Head" },
       {  0x230801a8, "mei3.mu_misc_engine.Ring_10_Tail" },
       {  0x230801b0, "mei3.mu_misc_engine.Ring_11_Base" },
       {  0x230801b4, "mei3.mu_misc_engine.Ring_11_Head" },
       {  0x230801b8, "mei3.mu_misc_engine.Ring_11_Tail" },
       {  0x230801c0, "mei3.mu_misc_engine.Ring_12_Base" },
       {  0x230801c4, "mei3.mu_misc_engine.Ring_12_Head" },
       {  0x230801c8, "mei3.mu_misc_engine.Ring_12_Tail" },
       {  0x230801d0, "mei3.mu_misc_engine.Ring_13_Base" },
       {  0x230801d4, "mei3.mu_misc_engine.Ring_13_Head" },
       {  0x230801d8, "mei3.mu_misc_engine.Ring_13_Tail" },
       {  0x230801e0, "mei3.mu_misc_engine.Ring_14_Base" },
       {  0x230801e4, "mei3.mu_misc_engine.Ring_14_Head" },
       {  0x230801e8, "mei3.mu_misc_engine.Ring_14_Tail" },
       {  0x230801f0, "mei3.mu_misc_engine.Ring_15_Base" },
       {  0x230801f4, "mei3.mu_misc_engine.Ring_15_Head" },
       {  0x230801f8, "mei3.mu_misc_engine.Ring_15_Tail" },
       {  0x230a0000, "mei3.island_master_bridge.Target0AddressModeCfg" },
       {  0x230a0004, "mei3.island_master_bridge.Target1AddressModeCfg" },
       {  0x230a0008, "mei3.island_master_bridge.Target2AddressModeCfg" },
       {  0x230a000c, "mei3.island_master_bridge.Target3AddressModeCfg" },
       {  0x230a0010, "mei3.island_master_bridge.Target4AddressModeCfg" },
       {  0x230a0014, "mei3.island_master_bridge.Target5AddressModeCfg" },
       {  0x230a0018, "mei3.island_master_bridge.Target6AddressModeCfg" },
       {  0x230a001c, "mei3.island_master_bridge.Target7AddressModeCfg" },
       {  0x230a0020, "mei3.island_master_bridge.Target8AddressModeCfg" },
       {  0x230a0024, "mei3.island_master_bridge.Target9AddressModeCfg" },
       {  0x230a0028, "mei3.island_master_bridge.Target10AddressModeCfg" },
       {  0x230a002c, "mei3.island_master_bridge.Target11AddressModeCfg" },
       {  0x230a0030, "mei3.island_master_bridge.Target12AddressModeCfg" },
       {  0x230a0034, "mei3.island_master_bridge.Target13AddressModeCfg" },
       {  0x230a0038, "mei3.island_master_bridge.Target14AddressModeCfg" },
       {  0x230a003c, "mei3.island_master_bridge.Target15AddressModeCfg" },
       {  0x230a0040, "mei3.island_master_bridge.IslandConfigurationClassA" },
       {  0x230a0044, "mei3.island_master_bridge.ImbSmPushBusCfg" },
       {  0x230a0048, "mei3.island_master_bridge.ImbPullDaBusCfg" },
       {  0x230a004c, "mei3.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x230a0050, "mei3.island_master_bridge.ImbIslandIdCfg" },
       {  0x230a0054, "mei3.island_master_bridge.CmdCreditTrackers" },
       {  0x230a0058, "mei3.island_master_bridge.DsfDataCreditTrackers" },
       {  0x230a005c, "mei3.island_master_bridge.PushMstCreditTrackers" },
       {  0x230a0060, "mei3.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x230a0064, "mei3.island_master_bridge.PullidMstCreditTrackers" },
       {  0x230a0068, "mei3.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x230b0000, "mei3.peripheral_interrupt_manager.Status" },
       {  0x230b0008, "mei3.peripheral_interrupt_manager.IntStatusLow" },
       {  0x230b0010, "mei3.peripheral_interrupt_manager.IntStatusMid" },
       {  0x230b0018, "mei3.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x230b0028, "mei3.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x230b002c, "mei3.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x230b0030, "mei3.peripheral_interrupt_manager.EventOut" },
       {  0x230b0038, "mei3.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x230b003c, "mei3.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x230b0040, "mei3.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x230b0044, "mei3.assertions.AssertionsConfig" },
       {  0x230b0048, "mei3.credit_tracker_config.CreditThrottleConfig" },
       {  0x230b004c, "mei3.credit_tracker_config.CreditThrottleAction" },
       {  0x230b0050, "mei3.dsf_cpp_config.DsfCppConfig" },
       {  0x230b0054, "mei3.dsf_cpp_config.DsfCppAction" },
       {  0x230c0000, "mei3.peripheral_trng.AsyncRing" },
       {  0x230c0004, "mei3.peripheral_trng.AsyncTest" },
       {  0x230c0010, "mei3.peripheral_trng.AsyncConfig" },
       {  0x230f0000, "mei3.peripheral_performance_analyzer.Configuration" },
       {  0x230f0008, "mei3.peripheral_performance_analyzer.Timer" },
       {  0x230f0010, "mei3.peripheral_performance_analyzer.FifoControl" },
       {  0x230f0014, "mei3.peripheral_performance_analyzer.FifoData" },
       {  0x230f0018, "mei3.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x230f001c, "mei3.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x230f0020, "mei3.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x230f0024, "mei3.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x230f0028, "mei3.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x230f002c, "mei3.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x230f0040, "mei3.peripheral_performance_analyzer.MaskCompare0" },
       {  0x230f0044, "mei3.peripheral_performance_analyzer.MaskCompare1" },
       {  0x230f0048, "mei3.peripheral_performance_analyzer.MaskCompare2" },
       {  0x230f004c, "mei3.peripheral_performance_analyzer.MaskCompare3" },
       {  0x230f0050, "mei3.peripheral_performance_analyzer.MaskCompare4" },
       {  0x230f0054, "mei3.peripheral_performance_analyzer.MaskCompare5" },
       {  0x230f0058, "mei3.peripheral_performance_analyzer.MaskCompare6" },
       {  0x230f005c, "mei3.peripheral_performance_analyzer.MaskCompare7" },
       {  0x230f0060, "mei3.peripheral_performance_analyzer.MaskCompare8" },
       {  0x230f0064, "mei3.peripheral_performance_analyzer.MaskCompare9" },
       {  0x230f0068, "mei3.peripheral_performance_analyzer.MaskCompare10" },
       {  0x230f006c, "mei3.peripheral_performance_analyzer.MaskCompare11" },
       {  0x230f0070, "mei3.peripheral_performance_analyzer.MaskCompare12" },
       {  0x230f0074, "mei3.peripheral_performance_analyzer.MaskCompare13" },
       {  0x230f0078, "mei3.peripheral_performance_analyzer.MaskCompare14" },
       {  0x230f007c, "mei3.peripheral_performance_analyzer.MaskCompare15" },
       {  0x230f0080, "mei3.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x230f0084, "mei3.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x230f0088, "mei3.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x230f008c, "mei3.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x230f0090, "mei3.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x230f0094, "mei3.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x230f0098, "mei3.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x230f009c, "mei3.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x230f00a0, "mei3.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x230f00a4, "mei3.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x230f00a8, "mei3.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x230f00ac, "mei3.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x230f00b0, "mei3.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x230f00b4, "mei3.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x230f00b8, "mei3.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x230f00bc, "mei3.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x230f00c0, "mei3.peripheral_performance_analyzer.Capture0" },
       {  0x230f00c4, "mei3.peripheral_performance_analyzer.Capture1" },
       {  0x230f00c8, "mei3.peripheral_performance_analyzer.Capture2" },
       {  0x230f00cc, "mei3.peripheral_performance_analyzer.Capture3" },
       {  0x230f00d0, "mei3.peripheral_performance_analyzer.Capture4" },
       {  0x230f00d4, "mei3.peripheral_performance_analyzer.Capture5" },
       {  0x230f00d8, "mei3.peripheral_performance_analyzer.Capture6" },
       {  0x230f00dc, "mei3.peripheral_performance_analyzer.Capture7" },
       {  0x230f00e0, "mei3.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x230f00e4, "mei3.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x230f00e8, "mei3.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x230f00ec, "mei3.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x24070000, "mei4.mu_packet_engine.MUPEMemConfig" },
       {  0x24070004, "mei4.mu_packet_engine.MUPEWQConfig" },
       {  0x24070008, "mei4.mu_packet_engine.MUPECredits0" },
       {  0x2407000c, "mei4.mu_packet_engine.MUPECredits1" },
       {  0x24070010, "mei4.mu_packet_engine.MUPECredits2" },
       {  0x24070014, "mei4.mu_packet_engine.MUPECredits3" },
       {  0x24070020, "mei4.mu_packet_engine.MUPELBConfig" },
       {  0x24070040, "mei4.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x24070044, "mei4.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x24070048, "mei4.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x2407004c, "mei4.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x24070050, "mei4.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x24070054, "mei4.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x24070058, "mei4.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x2407005c, "mei4.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x24070060, "mei4.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x24070064, "mei4.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x24070400, "mei4.mu_packet_engine.MUPEActivePacketCount" },
       {  0x24070404, "mei4.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x24070800, "mei4.mu_packet_engine.MUPEConfig" },
       {  0x24070804, "mei4.mu_packet_engine.MUPEAction" },
       {  0x24070808, "mei4.mu_packet_engine.MUPEThrottleMask0" },
       {  0x2407080c, "mei4.mu_packet_engine.MUPEThrottleMask1" },
       {  0x24080000, "mei4.mu_misc_engine.XpbErrConfig" },
       {  0x24080004, "mei4.mu_misc_engine.XpbTOErrStat" },
       {  0x24080008, "mei4.mu_misc_engine.XpbWrErrStat" },
       {  0x2408000c, "mei4.mu_misc_engine.SwCreditLimit" },
       {  0x24080010, "mei4.credit_tracker_config.CreditThrottle" },
       {  0x24080100, "mei4.mu_misc_engine.Ring_0_Base" },
       {  0x24080104, "mei4.mu_misc_engine.Ring_0_Head" },
       {  0x24080108, "mei4.mu_misc_engine.Ring_0_Tail" },
       {  0x24080110, "mei4.mu_misc_engine.Ring_1_Base" },
       {  0x24080114, "mei4.mu_misc_engine.Ring_1_Head" },
       {  0x24080118, "mei4.mu_misc_engine.Ring_1_Tail" },
       {  0x24080120, "mei4.mu_misc_engine.Ring_2_Base" },
       {  0x24080124, "mei4.mu_misc_engine.Ring_2_Head" },
       {  0x24080128, "mei4.mu_misc_engine.Ring_2_Tail" },
       {  0x24080130, "mei4.mu_misc_engine.Ring_3_Base" },
       {  0x24080134, "mei4.mu_misc_engine.Ring_3_Head" },
       {  0x24080138, "mei4.mu_misc_engine.Ring_3_Tail" },
       {  0x24080140, "mei4.mu_misc_engine.Ring_4_Base" },
       {  0x24080144, "mei4.mu_misc_engine.Ring_4_Head" },
       {  0x24080148, "mei4.mu_misc_engine.Ring_4_Tail" },
       {  0x24080150, "mei4.mu_misc_engine.Ring_5_Base" },
       {  0x24080154, "mei4.mu_misc_engine.Ring_5_Head" },
       {  0x24080158, "mei4.mu_misc_engine.Ring_5_Tail" },
       {  0x24080160, "mei4.mu_misc_engine.Ring_6_Base" },
       {  0x24080164, "mei4.mu_misc_engine.Ring_6_Head" },
       {  0x24080168, "mei4.mu_misc_engine.Ring_6_Tail" },
       {  0x24080170, "mei4.mu_misc_engine.Ring_7_Base" },
       {  0x24080174, "mei4.mu_misc_engine.Ring_7_Head" },
       {  0x24080178, "mei4.mu_misc_engine.Ring_7_Tail" },
       {  0x24080180, "mei4.mu_misc_engine.Ring_8_Base" },
       {  0x24080184, "mei4.mu_misc_engine.Ring_8_Head" },
       {  0x24080188, "mei4.mu_misc_engine.Ring_8_Tail" },
       {  0x24080190, "mei4.mu_misc_engine.Ring_9_Base" },
       {  0x24080194, "mei4.mu_misc_engine.Ring_9_Head" },
       {  0x24080198, "mei4.mu_misc_engine.Ring_9_Tail" },
       {  0x240801a0, "mei4.mu_misc_engine.Ring_10_Base" },
       {  0x240801a4, "mei4.mu_misc_engine.Ring_10_Head" },
       {  0x240801a8, "mei4.mu_misc_engine.Ring_10_Tail" },
       {  0x240801b0, "mei4.mu_misc_engine.Ring_11_Base" },
       {  0x240801b4, "mei4.mu_misc_engine.Ring_11_Head" },
       {  0x240801b8, "mei4.mu_misc_engine.Ring_11_Tail" },
       {  0x240801c0, "mei4.mu_misc_engine.Ring_12_Base" },
       {  0x240801c4, "mei4.mu_misc_engine.Ring_12_Head" },
       {  0x240801c8, "mei4.mu_misc_engine.Ring_12_Tail" },
       {  0x240801d0, "mei4.mu_misc_engine.Ring_13_Base" },
       {  0x240801d4, "mei4.mu_misc_engine.Ring_13_Head" },
       {  0x240801d8, "mei4.mu_misc_engine.Ring_13_Tail" },
       {  0x240801e0, "mei4.mu_misc_engine.Ring_14_Base" },
       {  0x240801e4, "mei4.mu_misc_engine.Ring_14_Head" },
       {  0x240801e8, "mei4.mu_misc_engine.Ring_14_Tail" },
       {  0x240801f0, "mei4.mu_misc_engine.Ring_15_Base" },
       {  0x240801f4, "mei4.mu_misc_engine.Ring_15_Head" },
       {  0x240801f8, "mei4.mu_misc_engine.Ring_15_Tail" },
       {  0x240a0000, "mei4.island_master_bridge.Target0AddressModeCfg" },
       {  0x240a0004, "mei4.island_master_bridge.Target1AddressModeCfg" },
       {  0x240a0008, "mei4.island_master_bridge.Target2AddressModeCfg" },
       {  0x240a000c, "mei4.island_master_bridge.Target3AddressModeCfg" },
       {  0x240a0010, "mei4.island_master_bridge.Target4AddressModeCfg" },
       {  0x240a0014, "mei4.island_master_bridge.Target5AddressModeCfg" },
       {  0x240a0018, "mei4.island_master_bridge.Target6AddressModeCfg" },
       {  0x240a001c, "mei4.island_master_bridge.Target7AddressModeCfg" },
       {  0x240a0020, "mei4.island_master_bridge.Target8AddressModeCfg" },
       {  0x240a0024, "mei4.island_master_bridge.Target9AddressModeCfg" },
       {  0x240a0028, "mei4.island_master_bridge.Target10AddressModeCfg" },
       {  0x240a002c, "mei4.island_master_bridge.Target11AddressModeCfg" },
       {  0x240a0030, "mei4.island_master_bridge.Target12AddressModeCfg" },
       {  0x240a0034, "mei4.island_master_bridge.Target13AddressModeCfg" },
       {  0x240a0038, "mei4.island_master_bridge.Target14AddressModeCfg" },
       {  0x240a003c, "mei4.island_master_bridge.Target15AddressModeCfg" },
       {  0x240a0040, "mei4.island_master_bridge.IslandConfigurationClassA" },
       {  0x240a0044, "mei4.island_master_bridge.ImbSmPushBusCfg" },
       {  0x240a0048, "mei4.island_master_bridge.ImbPullDaBusCfg" },
       {  0x240a004c, "mei4.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x240a0050, "mei4.island_master_bridge.ImbIslandIdCfg" },
       {  0x240a0054, "mei4.island_master_bridge.CmdCreditTrackers" },
       {  0x240a0058, "mei4.island_master_bridge.DsfDataCreditTrackers" },
       {  0x240a005c, "mei4.island_master_bridge.PushMstCreditTrackers" },
       {  0x240a0060, "mei4.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x240a0064, "mei4.island_master_bridge.PullidMstCreditTrackers" },
       {  0x240a0068, "mei4.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x240b0000, "mei4.peripheral_interrupt_manager.Status" },
       {  0x240b0008, "mei4.peripheral_interrupt_manager.IntStatusLow" },
       {  0x240b0010, "mei4.peripheral_interrupt_manager.IntStatusMid" },
       {  0x240b0018, "mei4.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x240b0028, "mei4.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x240b002c, "mei4.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x240b0030, "mei4.peripheral_interrupt_manager.EventOut" },
       {  0x240b0038, "mei4.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x240b003c, "mei4.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x240b0040, "mei4.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x240b0044, "mei4.assertions.AssertionsConfig" },
       {  0x240b0048, "mei4.credit_tracker_config.CreditThrottleConfig" },
       {  0x240b004c, "mei4.credit_tracker_config.CreditThrottleAction" },
       {  0x240b0050, "mei4.dsf_cpp_config.DsfCppConfig" },
       {  0x240b0054, "mei4.dsf_cpp_config.DsfCppAction" },
       {  0x240c0000, "mei4.peripheral_trng.AsyncRing" },
       {  0x240c0004, "mei4.peripheral_trng.AsyncTest" },
       {  0x240c0010, "mei4.peripheral_trng.AsyncConfig" },
       {  0x240f0000, "mei4.peripheral_performance_analyzer.Configuration" },
       {  0x240f0008, "mei4.peripheral_performance_analyzer.Timer" },
       {  0x240f0010, "mei4.peripheral_performance_analyzer.FifoControl" },
       {  0x240f0014, "mei4.peripheral_performance_analyzer.FifoData" },
       {  0x240f0018, "mei4.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x240f001c, "mei4.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x240f0020, "mei4.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x240f0024, "mei4.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x240f0028, "mei4.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x240f002c, "mei4.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x240f0040, "mei4.peripheral_performance_analyzer.MaskCompare0" },
       {  0x240f0044, "mei4.peripheral_performance_analyzer.MaskCompare1" },
       {  0x240f0048, "mei4.peripheral_performance_analyzer.MaskCompare2" },
       {  0x240f004c, "mei4.peripheral_performance_analyzer.MaskCompare3" },
       {  0x240f0050, "mei4.peripheral_performance_analyzer.MaskCompare4" },
       {  0x240f0054, "mei4.peripheral_performance_analyzer.MaskCompare5" },
       {  0x240f0058, "mei4.peripheral_performance_analyzer.MaskCompare6" },
       {  0x240f005c, "mei4.peripheral_performance_analyzer.MaskCompare7" },
       {  0x240f0060, "mei4.peripheral_performance_analyzer.MaskCompare8" },
       {  0x240f0064, "mei4.peripheral_performance_analyzer.MaskCompare9" },
       {  0x240f0068, "mei4.peripheral_performance_analyzer.MaskCompare10" },
       {  0x240f006c, "mei4.peripheral_performance_analyzer.MaskCompare11" },
       {  0x240f0070, "mei4.peripheral_performance_analyzer.MaskCompare12" },
       {  0x240f0074, "mei4.peripheral_performance_analyzer.MaskCompare13" },
       {  0x240f0078, "mei4.peripheral_performance_analyzer.MaskCompare14" },
       {  0x240f007c, "mei4.peripheral_performance_analyzer.MaskCompare15" },
       {  0x240f0080, "mei4.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x240f0084, "mei4.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x240f0088, "mei4.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x240f008c, "mei4.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x240f0090, "mei4.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x240f0094, "mei4.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x240f0098, "mei4.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x240f009c, "mei4.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x240f00a0, "mei4.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x240f00a4, "mei4.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x240f00a8, "mei4.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x240f00ac, "mei4.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x240f00b0, "mei4.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x240f00b4, "mei4.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x240f00b8, "mei4.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x240f00bc, "mei4.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x240f00c0, "mei4.peripheral_performance_analyzer.Capture0" },
       {  0x240f00c4, "mei4.peripheral_performance_analyzer.Capture1" },
       {  0x240f00c8, "mei4.peripheral_performance_analyzer.Capture2" },
       {  0x240f00cc, "mei4.peripheral_performance_analyzer.Capture3" },
       {  0x240f00d0, "mei4.peripheral_performance_analyzer.Capture4" },
       {  0x240f00d4, "mei4.peripheral_performance_analyzer.Capture5" },
       {  0x240f00d8, "mei4.peripheral_performance_analyzer.Capture6" },
       {  0x240f00dc, "mei4.peripheral_performance_analyzer.Capture7" },
       {  0x240f00e0, "mei4.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x240f00e4, "mei4.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x240f00e8, "mei4.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x240f00ec, "mei4.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x25070000, "mei5.mu_packet_engine.MUPEMemConfig" },
       {  0x25070004, "mei5.mu_packet_engine.MUPEWQConfig" },
       {  0x25070008, "mei5.mu_packet_engine.MUPECredits0" },
       {  0x2507000c, "mei5.mu_packet_engine.MUPECredits1" },
       {  0x25070010, "mei5.mu_packet_engine.MUPECredits2" },
       {  0x25070014, "mei5.mu_packet_engine.MUPECredits3" },
       {  0x25070020, "mei5.mu_packet_engine.MUPELBConfig" },
       {  0x25070040, "mei5.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x25070044, "mei5.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x25070048, "mei5.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x2507004c, "mei5.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x25070050, "mei5.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x25070054, "mei5.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x25070058, "mei5.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x2507005c, "mei5.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x25070060, "mei5.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x25070064, "mei5.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x25070400, "mei5.mu_packet_engine.MUPEActivePacketCount" },
       {  0x25070404, "mei5.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x25070800, "mei5.mu_packet_engine.MUPEConfig" },
       {  0x25070804, "mei5.mu_packet_engine.MUPEAction" },
       {  0x25070808, "mei5.mu_packet_engine.MUPEThrottleMask0" },
       {  0x2507080c, "mei5.mu_packet_engine.MUPEThrottleMask1" },
       {  0x25080000, "mei5.mu_misc_engine.XpbErrConfig" },
       {  0x25080004, "mei5.mu_misc_engine.XpbTOErrStat" },
       {  0x25080008, "mei5.mu_misc_engine.XpbWrErrStat" },
       {  0x2508000c, "mei5.mu_misc_engine.SwCreditLimit" },
       {  0x25080010, "mei5.credit_tracker_config.CreditThrottle" },
       {  0x25080100, "mei5.mu_misc_engine.Ring_0_Base" },
       {  0x25080104, "mei5.mu_misc_engine.Ring_0_Head" },
       {  0x25080108, "mei5.mu_misc_engine.Ring_0_Tail" },
       {  0x25080110, "mei5.mu_misc_engine.Ring_1_Base" },
       {  0x25080114, "mei5.mu_misc_engine.Ring_1_Head" },
       {  0x25080118, "mei5.mu_misc_engine.Ring_1_Tail" },
       {  0x25080120, "mei5.mu_misc_engine.Ring_2_Base" },
       {  0x25080124, "mei5.mu_misc_engine.Ring_2_Head" },
       {  0x25080128, "mei5.mu_misc_engine.Ring_2_Tail" },
       {  0x25080130, "mei5.mu_misc_engine.Ring_3_Base" },
       {  0x25080134, "mei5.mu_misc_engine.Ring_3_Head" },
       {  0x25080138, "mei5.mu_misc_engine.Ring_3_Tail" },
       {  0x25080140, "mei5.mu_misc_engine.Ring_4_Base" },
       {  0x25080144, "mei5.mu_misc_engine.Ring_4_Head" },
       {  0x25080148, "mei5.mu_misc_engine.Ring_4_Tail" },
       {  0x25080150, "mei5.mu_misc_engine.Ring_5_Base" },
       {  0x25080154, "mei5.mu_misc_engine.Ring_5_Head" },
       {  0x25080158, "mei5.mu_misc_engine.Ring_5_Tail" },
       {  0x25080160, "mei5.mu_misc_engine.Ring_6_Base" },
       {  0x25080164, "mei5.mu_misc_engine.Ring_6_Head" },
       {  0x25080168, "mei5.mu_misc_engine.Ring_6_Tail" },
       {  0x25080170, "mei5.mu_misc_engine.Ring_7_Base" },
       {  0x25080174, "mei5.mu_misc_engine.Ring_7_Head" },
       {  0x25080178, "mei5.mu_misc_engine.Ring_7_Tail" },
       {  0x25080180, "mei5.mu_misc_engine.Ring_8_Base" },
       {  0x25080184, "mei5.mu_misc_engine.Ring_8_Head" },
       {  0x25080188, "mei5.mu_misc_engine.Ring_8_Tail" },
       {  0x25080190, "mei5.mu_misc_engine.Ring_9_Base" },
       {  0x25080194, "mei5.mu_misc_engine.Ring_9_Head" },
       {  0x25080198, "mei5.mu_misc_engine.Ring_9_Tail" },
       {  0x250801a0, "mei5.mu_misc_engine.Ring_10_Base" },
       {  0x250801a4, "mei5.mu_misc_engine.Ring_10_Head" },
       {  0x250801a8, "mei5.mu_misc_engine.Ring_10_Tail" },
       {  0x250801b0, "mei5.mu_misc_engine.Ring_11_Base" },
       {  0x250801b4, "mei5.mu_misc_engine.Ring_11_Head" },
       {  0x250801b8, "mei5.mu_misc_engine.Ring_11_Tail" },
       {  0x250801c0, "mei5.mu_misc_engine.Ring_12_Base" },
       {  0x250801c4, "mei5.mu_misc_engine.Ring_12_Head" },
       {  0x250801c8, "mei5.mu_misc_engine.Ring_12_Tail" },
       {  0x250801d0, "mei5.mu_misc_engine.Ring_13_Base" },
       {  0x250801d4, "mei5.mu_misc_engine.Ring_13_Head" },
       {  0x250801d8, "mei5.mu_misc_engine.Ring_13_Tail" },
       {  0x250801e0, "mei5.mu_misc_engine.Ring_14_Base" },
       {  0x250801e4, "mei5.mu_misc_engine.Ring_14_Head" },
       {  0x250801e8, "mei5.mu_misc_engine.Ring_14_Tail" },
       {  0x250801f0, "mei5.mu_misc_engine.Ring_15_Base" },
       {  0x250801f4, "mei5.mu_misc_engine.Ring_15_Head" },
       {  0x250801f8, "mei5.mu_misc_engine.Ring_15_Tail" },
       {  0x250a0000, "mei5.island_master_bridge.Target0AddressModeCfg" },
       {  0x250a0004, "mei5.island_master_bridge.Target1AddressModeCfg" },
       {  0x250a0008, "mei5.island_master_bridge.Target2AddressModeCfg" },
       {  0x250a000c, "mei5.island_master_bridge.Target3AddressModeCfg" },
       {  0x250a0010, "mei5.island_master_bridge.Target4AddressModeCfg" },
       {  0x250a0014, "mei5.island_master_bridge.Target5AddressModeCfg" },
       {  0x250a0018, "mei5.island_master_bridge.Target6AddressModeCfg" },
       {  0x250a001c, "mei5.island_master_bridge.Target7AddressModeCfg" },
       {  0x250a0020, "mei5.island_master_bridge.Target8AddressModeCfg" },
       {  0x250a0024, "mei5.island_master_bridge.Target9AddressModeCfg" },
       {  0x250a0028, "mei5.island_master_bridge.Target10AddressModeCfg" },
       {  0x250a002c, "mei5.island_master_bridge.Target11AddressModeCfg" },
       {  0x250a0030, "mei5.island_master_bridge.Target12AddressModeCfg" },
       {  0x250a0034, "mei5.island_master_bridge.Target13AddressModeCfg" },
       {  0x250a0038, "mei5.island_master_bridge.Target14AddressModeCfg" },
       {  0x250a003c, "mei5.island_master_bridge.Target15AddressModeCfg" },
       {  0x250a0040, "mei5.island_master_bridge.IslandConfigurationClassA" },
       {  0x250a0044, "mei5.island_master_bridge.ImbSmPushBusCfg" },
       {  0x250a0048, "mei5.island_master_bridge.ImbPullDaBusCfg" },
       {  0x250a004c, "mei5.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x250a0050, "mei5.island_master_bridge.ImbIslandIdCfg" },
       {  0x250a0054, "mei5.island_master_bridge.CmdCreditTrackers" },
       {  0x250a0058, "mei5.island_master_bridge.DsfDataCreditTrackers" },
       {  0x250a005c, "mei5.island_master_bridge.PushMstCreditTrackers" },
       {  0x250a0060, "mei5.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x250a0064, "mei5.island_master_bridge.PullidMstCreditTrackers" },
       {  0x250a0068, "mei5.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x250b0000, "mei5.peripheral_interrupt_manager.Status" },
       {  0x250b0008, "mei5.peripheral_interrupt_manager.IntStatusLow" },
       {  0x250b0010, "mei5.peripheral_interrupt_manager.IntStatusMid" },
       {  0x250b0018, "mei5.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x250b0028, "mei5.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x250b002c, "mei5.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x250b0030, "mei5.peripheral_interrupt_manager.EventOut" },
       {  0x250b0038, "mei5.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x250b003c, "mei5.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x250b0040, "mei5.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x250b0044, "mei5.assertions.AssertionsConfig" },
       {  0x250b0048, "mei5.credit_tracker_config.CreditThrottleConfig" },
       {  0x250b004c, "mei5.credit_tracker_config.CreditThrottleAction" },
       {  0x250b0050, "mei5.dsf_cpp_config.DsfCppConfig" },
       {  0x250b0054, "mei5.dsf_cpp_config.DsfCppAction" },
       {  0x250c0000, "mei5.peripheral_trng.AsyncRing" },
       {  0x250c0004, "mei5.peripheral_trng.AsyncTest" },
       {  0x250c0010, "mei5.peripheral_trng.AsyncConfig" },
       {  0x250f0000, "mei5.peripheral_performance_analyzer.Configuration" },
       {  0x250f0008, "mei5.peripheral_performance_analyzer.Timer" },
       {  0x250f0010, "mei5.peripheral_performance_analyzer.FifoControl" },
       {  0x250f0014, "mei5.peripheral_performance_analyzer.FifoData" },
       {  0x250f0018, "mei5.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x250f001c, "mei5.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x250f0020, "mei5.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x250f0024, "mei5.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x250f0028, "mei5.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x250f002c, "mei5.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x250f0040, "mei5.peripheral_performance_analyzer.MaskCompare0" },
       {  0x250f0044, "mei5.peripheral_performance_analyzer.MaskCompare1" },
       {  0x250f0048, "mei5.peripheral_performance_analyzer.MaskCompare2" },
       {  0x250f004c, "mei5.peripheral_performance_analyzer.MaskCompare3" },
       {  0x250f0050, "mei5.peripheral_performance_analyzer.MaskCompare4" },
       {  0x250f0054, "mei5.peripheral_performance_analyzer.MaskCompare5" },
       {  0x250f0058, "mei5.peripheral_performance_analyzer.MaskCompare6" },
       {  0x250f005c, "mei5.peripheral_performance_analyzer.MaskCompare7" },
       {  0x250f0060, "mei5.peripheral_performance_analyzer.MaskCompare8" },
       {  0x250f0064, "mei5.peripheral_performance_analyzer.MaskCompare9" },
       {  0x250f0068, "mei5.peripheral_performance_analyzer.MaskCompare10" },
       {  0x250f006c, "mei5.peripheral_performance_analyzer.MaskCompare11" },
       {  0x250f0070, "mei5.peripheral_performance_analyzer.MaskCompare12" },
       {  0x250f0074, "mei5.peripheral_performance_analyzer.MaskCompare13" },
       {  0x250f0078, "mei5.peripheral_performance_analyzer.MaskCompare14" },
       {  0x250f007c, "mei5.peripheral_performance_analyzer.MaskCompare15" },
       {  0x250f0080, "mei5.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x250f0084, "mei5.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x250f0088, "mei5.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x250f008c, "mei5.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x250f0090, "mei5.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x250f0094, "mei5.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x250f0098, "mei5.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x250f009c, "mei5.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x250f00a0, "mei5.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x250f00a4, "mei5.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x250f00a8, "mei5.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x250f00ac, "mei5.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x250f00b0, "mei5.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x250f00b4, "mei5.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x250f00b8, "mei5.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x250f00bc, "mei5.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x250f00c0, "mei5.peripheral_performance_analyzer.Capture0" },
       {  0x250f00c4, "mei5.peripheral_performance_analyzer.Capture1" },
       {  0x250f00c8, "mei5.peripheral_performance_analyzer.Capture2" },
       {  0x250f00cc, "mei5.peripheral_performance_analyzer.Capture3" },
       {  0x250f00d0, "mei5.peripheral_performance_analyzer.Capture4" },
       {  0x250f00d4, "mei5.peripheral_performance_analyzer.Capture5" },
       {  0x250f00d8, "mei5.peripheral_performance_analyzer.Capture6" },
       {  0x250f00dc, "mei5.peripheral_performance_analyzer.Capture7" },
       {  0x250f00e0, "mei5.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x250f00e4, "mei5.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x250f00e8, "mei5.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x250f00ec, "mei5.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x26070000, "mei6.mu_packet_engine.MUPEMemConfig" },
       {  0x26070004, "mei6.mu_packet_engine.MUPEWQConfig" },
       {  0x26070008, "mei6.mu_packet_engine.MUPECredits0" },
       {  0x2607000c, "mei6.mu_packet_engine.MUPECredits1" },
       {  0x26070010, "mei6.mu_packet_engine.MUPECredits2" },
       {  0x26070014, "mei6.mu_packet_engine.MUPECredits3" },
       {  0x26070020, "mei6.mu_packet_engine.MUPELBConfig" },
       {  0x26070040, "mei6.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x26070044, "mei6.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x26070048, "mei6.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x2607004c, "mei6.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x26070050, "mei6.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x26070054, "mei6.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x26070058, "mei6.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x2607005c, "mei6.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x26070060, "mei6.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x26070064, "mei6.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x26070400, "mei6.mu_packet_engine.MUPEActivePacketCount" },
       {  0x26070404, "mei6.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x26070800, "mei6.mu_packet_engine.MUPEConfig" },
       {  0x26070804, "mei6.mu_packet_engine.MUPEAction" },
       {  0x26070808, "mei6.mu_packet_engine.MUPEThrottleMask0" },
       {  0x2607080c, "mei6.mu_packet_engine.MUPEThrottleMask1" },
       {  0x26080000, "mei6.mu_misc_engine.XpbErrConfig" },
       {  0x26080004, "mei6.mu_misc_engine.XpbTOErrStat" },
       {  0x26080008, "mei6.mu_misc_engine.XpbWrErrStat" },
       {  0x2608000c, "mei6.mu_misc_engine.SwCreditLimit" },
       {  0x26080010, "mei6.credit_tracker_config.CreditThrottle" },
       {  0x26080100, "mei6.mu_misc_engine.Ring_0_Base" },
       {  0x26080104, "mei6.mu_misc_engine.Ring_0_Head" },
       {  0x26080108, "mei6.mu_misc_engine.Ring_0_Tail" },
       {  0x26080110, "mei6.mu_misc_engine.Ring_1_Base" },
       {  0x26080114, "mei6.mu_misc_engine.Ring_1_Head" },
       {  0x26080118, "mei6.mu_misc_engine.Ring_1_Tail" },
       {  0x26080120, "mei6.mu_misc_engine.Ring_2_Base" },
       {  0x26080124, "mei6.mu_misc_engine.Ring_2_Head" },
       {  0x26080128, "mei6.mu_misc_engine.Ring_2_Tail" },
       {  0x26080130, "mei6.mu_misc_engine.Ring_3_Base" },
       {  0x26080134, "mei6.mu_misc_engine.Ring_3_Head" },
       {  0x26080138, "mei6.mu_misc_engine.Ring_3_Tail" },
       {  0x26080140, "mei6.mu_misc_engine.Ring_4_Base" },
       {  0x26080144, "mei6.mu_misc_engine.Ring_4_Head" },
       {  0x26080148, "mei6.mu_misc_engine.Ring_4_Tail" },
       {  0x26080150, "mei6.mu_misc_engine.Ring_5_Base" },
       {  0x26080154, "mei6.mu_misc_engine.Ring_5_Head" },
       {  0x26080158, "mei6.mu_misc_engine.Ring_5_Tail" },
       {  0x26080160, "mei6.mu_misc_engine.Ring_6_Base" },
       {  0x26080164, "mei6.mu_misc_engine.Ring_6_Head" },
       {  0x26080168, "mei6.mu_misc_engine.Ring_6_Tail" },
       {  0x26080170, "mei6.mu_misc_engine.Ring_7_Base" },
       {  0x26080174, "mei6.mu_misc_engine.Ring_7_Head" },
       {  0x26080178, "mei6.mu_misc_engine.Ring_7_Tail" },
       {  0x26080180, "mei6.mu_misc_engine.Ring_8_Base" },
       {  0x26080184, "mei6.mu_misc_engine.Ring_8_Head" },
       {  0x26080188, "mei6.mu_misc_engine.Ring_8_Tail" },
       {  0x26080190, "mei6.mu_misc_engine.Ring_9_Base" },
       {  0x26080194, "mei6.mu_misc_engine.Ring_9_Head" },
       {  0x26080198, "mei6.mu_misc_engine.Ring_9_Tail" },
       {  0x260801a0, "mei6.mu_misc_engine.Ring_10_Base" },
       {  0x260801a4, "mei6.mu_misc_engine.Ring_10_Head" },
       {  0x260801a8, "mei6.mu_misc_engine.Ring_10_Tail" },
       {  0x260801b0, "mei6.mu_misc_engine.Ring_11_Base" },
       {  0x260801b4, "mei6.mu_misc_engine.Ring_11_Head" },
       {  0x260801b8, "mei6.mu_misc_engine.Ring_11_Tail" },
       {  0x260801c0, "mei6.mu_misc_engine.Ring_12_Base" },
       {  0x260801c4, "mei6.mu_misc_engine.Ring_12_Head" },
       {  0x260801c8, "mei6.mu_misc_engine.Ring_12_Tail" },
       {  0x260801d0, "mei6.mu_misc_engine.Ring_13_Base" },
       {  0x260801d4, "mei6.mu_misc_engine.Ring_13_Head" },
       {  0x260801d8, "mei6.mu_misc_engine.Ring_13_Tail" },
       {  0x260801e0, "mei6.mu_misc_engine.Ring_14_Base" },
       {  0x260801e4, "mei6.mu_misc_engine.Ring_14_Head" },
       {  0x260801e8, "mei6.mu_misc_engine.Ring_14_Tail" },
       {  0x260801f0, "mei6.mu_misc_engine.Ring_15_Base" },
       {  0x260801f4, "mei6.mu_misc_engine.Ring_15_Head" },
       {  0x260801f8, "mei6.mu_misc_engine.Ring_15_Tail" },
       {  0x260a0000, "mei6.island_master_bridge.Target0AddressModeCfg" },
       {  0x260a0004, "mei6.island_master_bridge.Target1AddressModeCfg" },
       {  0x260a0008, "mei6.island_master_bridge.Target2AddressModeCfg" },
       {  0x260a000c, "mei6.island_master_bridge.Target3AddressModeCfg" },
       {  0x260a0010, "mei6.island_master_bridge.Target4AddressModeCfg" },
       {  0x260a0014, "mei6.island_master_bridge.Target5AddressModeCfg" },
       {  0x260a0018, "mei6.island_master_bridge.Target6AddressModeCfg" },
       {  0x260a001c, "mei6.island_master_bridge.Target7AddressModeCfg" },
       {  0x260a0020, "mei6.island_master_bridge.Target8AddressModeCfg" },
       {  0x260a0024, "mei6.island_master_bridge.Target9AddressModeCfg" },
       {  0x260a0028, "mei6.island_master_bridge.Target10AddressModeCfg" },
       {  0x260a002c, "mei6.island_master_bridge.Target11AddressModeCfg" },
       {  0x260a0030, "mei6.island_master_bridge.Target12AddressModeCfg" },
       {  0x260a0034, "mei6.island_master_bridge.Target13AddressModeCfg" },
       {  0x260a0038, "mei6.island_master_bridge.Target14AddressModeCfg" },
       {  0x260a003c, "mei6.island_master_bridge.Target15AddressModeCfg" },
       {  0x260a0040, "mei6.island_master_bridge.IslandConfigurationClassA" },
       {  0x260a0044, "mei6.island_master_bridge.ImbSmPushBusCfg" },
       {  0x260a0048, "mei6.island_master_bridge.ImbPullDaBusCfg" },
       {  0x260a004c, "mei6.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x260a0050, "mei6.island_master_bridge.ImbIslandIdCfg" },
       {  0x260a0054, "mei6.island_master_bridge.CmdCreditTrackers" },
       {  0x260a0058, "mei6.island_master_bridge.DsfDataCreditTrackers" },
       {  0x260a005c, "mei6.island_master_bridge.PushMstCreditTrackers" },
       {  0x260a0060, "mei6.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x260a0064, "mei6.island_master_bridge.PullidMstCreditTrackers" },
       {  0x260a0068, "mei6.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x260b0000, "mei6.peripheral_interrupt_manager.Status" },
       {  0x260b0008, "mei6.peripheral_interrupt_manager.IntStatusLow" },
       {  0x260b0010, "mei6.peripheral_interrupt_manager.IntStatusMid" },
       {  0x260b0018, "mei6.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x260b0028, "mei6.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x260b002c, "mei6.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x260b0030, "mei6.peripheral_interrupt_manager.EventOut" },
       {  0x260b0038, "mei6.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x260b003c, "mei6.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x260b0040, "mei6.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x260b0044, "mei6.assertions.AssertionsConfig" },
       {  0x260b0048, "mei6.credit_tracker_config.CreditThrottleConfig" },
       {  0x260b004c, "mei6.credit_tracker_config.CreditThrottleAction" },
       {  0x260b0050, "mei6.dsf_cpp_config.DsfCppConfig" },
       {  0x260b0054, "mei6.dsf_cpp_config.DsfCppAction" },
       {  0x260c0000, "mei6.peripheral_trng.AsyncRing" },
       {  0x260c0004, "mei6.peripheral_trng.AsyncTest" },
       {  0x260c0010, "mei6.peripheral_trng.AsyncConfig" },
       {  0x260f0000, "mei6.peripheral_performance_analyzer.Configuration" },
       {  0x260f0008, "mei6.peripheral_performance_analyzer.Timer" },
       {  0x260f0010, "mei6.peripheral_performance_analyzer.FifoControl" },
       {  0x260f0014, "mei6.peripheral_performance_analyzer.FifoData" },
       {  0x260f0018, "mei6.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x260f001c, "mei6.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x260f0020, "mei6.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x260f0024, "mei6.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x260f0028, "mei6.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x260f002c, "mei6.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x260f0040, "mei6.peripheral_performance_analyzer.MaskCompare0" },
       {  0x260f0044, "mei6.peripheral_performance_analyzer.MaskCompare1" },
       {  0x260f0048, "mei6.peripheral_performance_analyzer.MaskCompare2" },
       {  0x260f004c, "mei6.peripheral_performance_analyzer.MaskCompare3" },
       {  0x260f0050, "mei6.peripheral_performance_analyzer.MaskCompare4" },
       {  0x260f0054, "mei6.peripheral_performance_analyzer.MaskCompare5" },
       {  0x260f0058, "mei6.peripheral_performance_analyzer.MaskCompare6" },
       {  0x260f005c, "mei6.peripheral_performance_analyzer.MaskCompare7" },
       {  0x260f0060, "mei6.peripheral_performance_analyzer.MaskCompare8" },
       {  0x260f0064, "mei6.peripheral_performance_analyzer.MaskCompare9" },
       {  0x260f0068, "mei6.peripheral_performance_analyzer.MaskCompare10" },
       {  0x260f006c, "mei6.peripheral_performance_analyzer.MaskCompare11" },
       {  0x260f0070, "mei6.peripheral_performance_analyzer.MaskCompare12" },
       {  0x260f0074, "mei6.peripheral_performance_analyzer.MaskCompare13" },
       {  0x260f0078, "mei6.peripheral_performance_analyzer.MaskCompare14" },
       {  0x260f007c, "mei6.peripheral_performance_analyzer.MaskCompare15" },
       {  0x260f0080, "mei6.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x260f0084, "mei6.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x260f0088, "mei6.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x260f008c, "mei6.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x260f0090, "mei6.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x260f0094, "mei6.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x260f0098, "mei6.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x260f009c, "mei6.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x260f00a0, "mei6.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x260f00a4, "mei6.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x260f00a8, "mei6.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x260f00ac, "mei6.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x260f00b0, "mei6.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x260f00b4, "mei6.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x260f00b8, "mei6.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x260f00bc, "mei6.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x260f00c0, "mei6.peripheral_performance_analyzer.Capture0" },
       {  0x260f00c4, "mei6.peripheral_performance_analyzer.Capture1" },
       {  0x260f00c8, "mei6.peripheral_performance_analyzer.Capture2" },
       {  0x260f00cc, "mei6.peripheral_performance_analyzer.Capture3" },
       {  0x260f00d0, "mei6.peripheral_performance_analyzer.Capture4" },
       {  0x260f00d4, "mei6.peripheral_performance_analyzer.Capture5" },
       {  0x260f00d8, "mei6.peripheral_performance_analyzer.Capture6" },
       {  0x260f00dc, "mei6.peripheral_performance_analyzer.Capture7" },
       {  0x260f00e0, "mei6.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x260f00e4, "mei6.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x260f00e8, "mei6.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x260f00ec, "mei6.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x30070000, "ili0.mu_packet_engine.MUPEMemConfig" },
       {  0x30070004, "ili0.mu_packet_engine.MUPEWQConfig" },
       {  0x30070008, "ili0.mu_packet_engine.MUPECredits0" },
       {  0x3007000c, "ili0.mu_packet_engine.MUPECredits1" },
       {  0x30070010, "ili0.mu_packet_engine.MUPECredits2" },
       {  0x30070014, "ili0.mu_packet_engine.MUPECredits3" },
       {  0x30070020, "ili0.mu_packet_engine.MUPELBConfig" },
       {  0x30070040, "ili0.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x30070044, "ili0.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x30070048, "ili0.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x3007004c, "ili0.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x30070050, "ili0.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x30070054, "ili0.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x30070058, "ili0.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x3007005c, "ili0.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x30070060, "ili0.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x30070064, "ili0.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x30070400, "ili0.mu_packet_engine.MUPEActivePacketCount" },
       {  0x30070404, "ili0.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x30070800, "ili0.mu_packet_engine.MUPEConfig" },
       {  0x30070804, "ili0.mu_packet_engine.MUPEAction" },
       {  0x30070808, "ili0.mu_packet_engine.MUPEThrottleMask0" },
       {  0x3007080c, "ili0.mu_packet_engine.MUPEThrottleMask1" },
       {  0x30080000, "ili0.mu_misc_engine.XpbErrConfig" },
       {  0x30080004, "ili0.mu_misc_engine.XpbTOErrStat" },
       {  0x30080008, "ili0.mu_misc_engine.XpbWrErrStat" },
       {  0x3008000c, "ili0.mu_misc_engine.SwCreditLimit" },
       {  0x30080010, "ili0.credit_tracker_config.CreditThrottle" },
       {  0x30080100, "ili0.mu_misc_engine.Ring_0_Base" },
       {  0x30080104, "ili0.mu_misc_engine.Ring_0_Head" },
       {  0x30080108, "ili0.mu_misc_engine.Ring_0_Tail" },
       {  0x30080110, "ili0.mu_misc_engine.Ring_1_Base" },
       {  0x30080114, "ili0.mu_misc_engine.Ring_1_Head" },
       {  0x30080118, "ili0.mu_misc_engine.Ring_1_Tail" },
       {  0x30080120, "ili0.mu_misc_engine.Ring_2_Base" },
       {  0x30080124, "ili0.mu_misc_engine.Ring_2_Head" },
       {  0x30080128, "ili0.mu_misc_engine.Ring_2_Tail" },
       {  0x30080130, "ili0.mu_misc_engine.Ring_3_Base" },
       {  0x30080134, "ili0.mu_misc_engine.Ring_3_Head" },
       {  0x30080138, "ili0.mu_misc_engine.Ring_3_Tail" },
       {  0x30080140, "ili0.mu_misc_engine.Ring_4_Base" },
       {  0x30080144, "ili0.mu_misc_engine.Ring_4_Head" },
       {  0x30080148, "ili0.mu_misc_engine.Ring_4_Tail" },
       {  0x30080150, "ili0.mu_misc_engine.Ring_5_Base" },
       {  0x30080154, "ili0.mu_misc_engine.Ring_5_Head" },
       {  0x30080158, "ili0.mu_misc_engine.Ring_5_Tail" },
       {  0x30080160, "ili0.mu_misc_engine.Ring_6_Base" },
       {  0x30080164, "ili0.mu_misc_engine.Ring_6_Head" },
       {  0x30080168, "ili0.mu_misc_engine.Ring_6_Tail" },
       {  0x30080170, "ili0.mu_misc_engine.Ring_7_Base" },
       {  0x30080174, "ili0.mu_misc_engine.Ring_7_Head" },
       {  0x30080178, "ili0.mu_misc_engine.Ring_7_Tail" },
       {  0x30080180, "ili0.mu_misc_engine.Ring_8_Base" },
       {  0x30080184, "ili0.mu_misc_engine.Ring_8_Head" },
       {  0x30080188, "ili0.mu_misc_engine.Ring_8_Tail" },
       {  0x30080190, "ili0.mu_misc_engine.Ring_9_Base" },
       {  0x30080194, "ili0.mu_misc_engine.Ring_9_Head" },
       {  0x30080198, "ili0.mu_misc_engine.Ring_9_Tail" },
       {  0x300801a0, "ili0.mu_misc_engine.Ring_10_Base" },
       {  0x300801a4, "ili0.mu_misc_engine.Ring_10_Head" },
       {  0x300801a8, "ili0.mu_misc_engine.Ring_10_Tail" },
       {  0x300801b0, "ili0.mu_misc_engine.Ring_11_Base" },
       {  0x300801b4, "ili0.mu_misc_engine.Ring_11_Head" },
       {  0x300801b8, "ili0.mu_misc_engine.Ring_11_Tail" },
       {  0x300801c0, "ili0.mu_misc_engine.Ring_12_Base" },
       {  0x300801c4, "ili0.mu_misc_engine.Ring_12_Head" },
       {  0x300801c8, "ili0.mu_misc_engine.Ring_12_Tail" },
       {  0x300801d0, "ili0.mu_misc_engine.Ring_13_Base" },
       {  0x300801d4, "ili0.mu_misc_engine.Ring_13_Head" },
       {  0x300801d8, "ili0.mu_misc_engine.Ring_13_Tail" },
       {  0x300801e0, "ili0.mu_misc_engine.Ring_14_Base" },
       {  0x300801e4, "ili0.mu_misc_engine.Ring_14_Head" },
       {  0x300801e8, "ili0.mu_misc_engine.Ring_14_Tail" },
       {  0x300801f0, "ili0.mu_misc_engine.Ring_15_Base" },
       {  0x300801f4, "ili0.mu_misc_engine.Ring_15_Head" },
       {  0x300801f8, "ili0.mu_misc_engine.Ring_15_Tail" },
       {  0x300a0000, "ili0.island_master_bridge.Target0AddressModeCfg" },
       {  0x300a0004, "ili0.island_master_bridge.Target1AddressModeCfg" },
       {  0x300a0008, "ili0.island_master_bridge.Target2AddressModeCfg" },
       {  0x300a000c, "ili0.island_master_bridge.Target3AddressModeCfg" },
       {  0x300a0010, "ili0.island_master_bridge.Target4AddressModeCfg" },
       {  0x300a0014, "ili0.island_master_bridge.Target5AddressModeCfg" },
       {  0x300a0018, "ili0.island_master_bridge.Target6AddressModeCfg" },
       {  0x300a001c, "ili0.island_master_bridge.Target7AddressModeCfg" },
       {  0x300a0020, "ili0.island_master_bridge.Target8AddressModeCfg" },
       {  0x300a0024, "ili0.island_master_bridge.Target9AddressModeCfg" },
       {  0x300a0028, "ili0.island_master_bridge.Target10AddressModeCfg" },
       {  0x300a002c, "ili0.island_master_bridge.Target11AddressModeCfg" },
       {  0x300a0030, "ili0.island_master_bridge.Target12AddressModeCfg" },
       {  0x300a0034, "ili0.island_master_bridge.Target13AddressModeCfg" },
       {  0x300a0038, "ili0.island_master_bridge.Target14AddressModeCfg" },
       {  0x300a003c, "ili0.island_master_bridge.Target15AddressModeCfg" },
       {  0x300a0040, "ili0.island_master_bridge.IslandConfigurationClassA" },
       {  0x300a0044, "ili0.island_master_bridge.ImbSmPushBusCfg" },
       {  0x300a0048, "ili0.island_master_bridge.ImbPullDaBusCfg" },
       {  0x300a004c, "ili0.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x300a0050, "ili0.island_master_bridge.ImbIslandIdCfg" },
       {  0x300a0054, "ili0.island_master_bridge.CmdCreditTrackers" },
       {  0x300a0058, "ili0.island_master_bridge.DsfDataCreditTrackers" },
       {  0x300a005c, "ili0.island_master_bridge.PushMstCreditTrackers" },
       {  0x300a0060, "ili0.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x300a0064, "ili0.island_master_bridge.PullidMstCreditTrackers" },
       {  0x300a0068, "ili0.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x300b0000, "ili0.peripheral_interrupt_manager.Status" },
       {  0x300b0008, "ili0.peripheral_interrupt_manager.IntStatusLow" },
       {  0x300b0010, "ili0.peripheral_interrupt_manager.IntStatusMid" },
       {  0x300b0018, "ili0.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x300b0028, "ili0.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x300b002c, "ili0.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x300b0030, "ili0.peripheral_interrupt_manager.EventOut" },
       {  0x300b0038, "ili0.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x300b003c, "ili0.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x300b0040, "ili0.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x300b0044, "ili0.assertions.AssertionsConfig" },
       {  0x300b0048, "ili0.credit_tracker_config.CreditThrottleConfig" },
       {  0x300b004c, "ili0.credit_tracker_config.CreditThrottleAction" },
       {  0x300b0050, "ili0.dsf_cpp_config.DsfCppConfig" },
       {  0x300b0054, "ili0.dsf_cpp_config.DsfCppAction" },
       {  0x300c0000, "ili0.peripheral_trng.AsyncRing" },
       {  0x300c0004, "ili0.peripheral_trng.AsyncTest" },
       {  0x300c0010, "ili0.peripheral_trng.AsyncConfig" },
       {  0x300f0000, "ili0.peripheral_performance_analyzer.Configuration" },
       {  0x300f0008, "ili0.peripheral_performance_analyzer.Timer" },
       {  0x300f0010, "ili0.peripheral_performance_analyzer.FifoControl" },
       {  0x300f0014, "ili0.peripheral_performance_analyzer.FifoData" },
       {  0x300f0018, "ili0.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x300f001c, "ili0.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x300f0020, "ili0.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x300f0024, "ili0.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x300f0028, "ili0.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x300f002c, "ili0.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x300f0040, "ili0.peripheral_performance_analyzer.MaskCompare0" },
       {  0x300f0044, "ili0.peripheral_performance_analyzer.MaskCompare1" },
       {  0x300f0048, "ili0.peripheral_performance_analyzer.MaskCompare2" },
       {  0x300f004c, "ili0.peripheral_performance_analyzer.MaskCompare3" },
       {  0x300f0050, "ili0.peripheral_performance_analyzer.MaskCompare4" },
       {  0x300f0054, "ili0.peripheral_performance_analyzer.MaskCompare5" },
       {  0x300f0058, "ili0.peripheral_performance_analyzer.MaskCompare6" },
       {  0x300f005c, "ili0.peripheral_performance_analyzer.MaskCompare7" },
       {  0x300f0060, "ili0.peripheral_performance_analyzer.MaskCompare8" },
       {  0x300f0064, "ili0.peripheral_performance_analyzer.MaskCompare9" },
       {  0x300f0068, "ili0.peripheral_performance_analyzer.MaskCompare10" },
       {  0x300f006c, "ili0.peripheral_performance_analyzer.MaskCompare11" },
       {  0x300f0070, "ili0.peripheral_performance_analyzer.MaskCompare12" },
       {  0x300f0074, "ili0.peripheral_performance_analyzer.MaskCompare13" },
       {  0x300f0078, "ili0.peripheral_performance_analyzer.MaskCompare14" },
       {  0x300f007c, "ili0.peripheral_performance_analyzer.MaskCompare15" },
       {  0x300f0080, "ili0.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x300f0084, "ili0.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x300f0088, "ili0.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x300f008c, "ili0.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x300f0090, "ili0.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x300f0094, "ili0.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x300f0098, "ili0.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x300f009c, "ili0.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x300f00a0, "ili0.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x300f00a4, "ili0.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x300f00a8, "ili0.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x300f00ac, "ili0.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x300f00b0, "ili0.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x300f00b4, "ili0.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x300f00b8, "ili0.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x300f00bc, "ili0.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x300f00c0, "ili0.peripheral_performance_analyzer.Capture0" },
       {  0x300f00c4, "ili0.peripheral_performance_analyzer.Capture1" },
       {  0x300f00c8, "ili0.peripheral_performance_analyzer.Capture2" },
       {  0x300f00cc, "ili0.peripheral_performance_analyzer.Capture3" },
       {  0x300f00d0, "ili0.peripheral_performance_analyzer.Capture4" },
       {  0x300f00d4, "ili0.peripheral_performance_analyzer.Capture5" },
       {  0x300f00d8, "ili0.peripheral_performance_analyzer.Capture6" },
       {  0x300f00dc, "ili0.peripheral_performance_analyzer.Capture7" },
       {  0x300f00e0, "ili0.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x300f00e4, "ili0.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x300f00e8, "ili0.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x300f00ec, "ili0.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x30100000, "ili0.ila_csr.IlaCtrlCfg" },
       {  0x30100004, "ili0.ila_csr.IlaSpare" },
       {  0x3010000c, "ili0.ila_csr.IlaRxChTimeOutIntvl" },
       {  0x30100018, "ili0.ila_csr.IlaRxTcamHdrMask" },
       {  0x3010001c, "ili0.ila_csr.IlaTxByteCntHi" },
       {  0x30100020, "ili0.ila_csr.IlaTxByteCntLo" },
       {  0x30100024, "ili0.ila_csr.IlaTxPktCntHi" },
       {  0x30100028, "ili0.ila_csr.IlaTxPktCntLo" },
       {  0x3010002c, "ili0.ila_csr.IlaRxByteCntHi" },
       {  0x30100030, "ili0.ila_csr.IlaRxByteCntLo" },
       {  0x30100034, "ili0.ila_csr.IlaRxPktCntHi" },
       {  0x30100038, "ili0.ila_csr.IlaRxPktCntLo" },
       {  0x3010003c, "ili0.ila_csr.IlaRxErrByteCntHi" },
       {  0x30100040, "ili0.ila_csr.IlaRxErrByteCntLo" },
       {  0x30100044, "ili0.ila_csr.IlaRxErrPktCntHi" },
       {  0x30100048, "ili0.ila_csr.IlaRxErrPktCntLo" },
       {  0x3010004c, "ili0.ila_csr.IlaRetDescStat" },
       {  0x30100050, "ili0.ila_csr.IlaErrStat" },
       {  0x30100054, "ili0.ila_csr.IlaErrMask" },
       {  0x30100058, "ili0.ila_csr.IlaRxTcamErrCodeHi" },
       {  0x3010005c, "ili0.ila_csr.IlaRxTcamErrCodeLo" },
       {  0x30110000, "ili0.peripheral_interrupt_manager.shared_mem.Status" },
       {  0x30110008, "ili0.peripheral_interrupt_manager.shared_mem.IntStatusLow" },
       {  0x30110010, "ili0.peripheral_interrupt_manager.shared_mem.IntStatusMid" },
       {  0x30110018, "ili0.peripheral_interrupt_manager.shared_mem.IntStatusHigh" },
       {  0x30110028, "ili0.peripheral_interrupt_manager.shared_mem.StatusEventConfig0" },
       {  0x3011002c, "ili0.peripheral_interrupt_manager.shared_mem.StatusEventConfig1" },
       {  0x30110030, "ili0.peripheral_interrupt_manager.shared_mem.EventOut" },
       {  0x30110038, "ili0.peripheral_interrupt_manager.shared_mem.CaptureTimerStatus" },
       {  0x3011003c, "ili0.peripheral_interrupt_manager.shared_mem.CaptureTimerValue" },
       {  0x30110040, "ili0.perf_mux_config.shared_mem.PerformanceAnalyzerControl" },
       {  0x30110044, "ili0.assertions.shared_mem.AssertionsConfig" },
       {  0x30110048, "ili0.credit_tracker_config.shared_mem.CreditThrottleConfig" },
       {  0x3011004c, "ili0.credit_tracker_config.shared_mem.CreditThrottleAction" },
       {  0x30110050, "ili0.dsf_cpp_config.shared_mem.DsfCppConfig" },
       {  0x30110054, "ili0.dsf_cpp_config.shared_mem.DsfCppAction" },
       {  0x31070000, "ili1.mu_packet_engine.MUPEMemConfig" },
       {  0x31070004, "ili1.mu_packet_engine.MUPEWQConfig" },
       {  0x31070008, "ili1.mu_packet_engine.MUPECredits0" },
       {  0x3107000c, "ili1.mu_packet_engine.MUPECredits1" },
       {  0x31070010, "ili1.mu_packet_engine.MUPECredits2" },
       {  0x31070014, "ili1.mu_packet_engine.MUPECredits3" },
       {  0x31070020, "ili1.mu_packet_engine.MUPELBConfig" },
       {  0x31070040, "ili1.mu_packet_engine.MUPEMstrCmdSwCL" },
       {  0x31070044, "ili1.mu_packet_engine.MUPEMstrPullDataSwCL0" },
       {  0x31070048, "ili1.mu_packet_engine.MUPEMstrPullDataSwCL1" },
       {  0x3107004c, "ili1.mu_packet_engine.MUPEPendingReadFIFODataSwCL0" },
       {  0x31070050, "ili1.mu_packet_engine.MUPEPendingReadFIFODataSwCL1" },
       {  0x31070054, "ili1.mu_packet_engine.MUPEReadDataFIFODataSwCL0" },
       {  0x31070058, "ili1.mu_packet_engine.MUPEReadDataFIFODataSwCL1" },
       {  0x3107005c, "ili1.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL0" },
       {  0x31070060, "ili1.mu_packet_engine.MUPEDCPFreeRequestFIFOSwCL1" },
       {  0x31070064, "ili1.mu_packet_engine.MUPEPPCRequestFIFOSwCL" },
       {  0x31070400, "ili1.mu_packet_engine.MUPEActivePacketCount" },
       {  0x31070404, "ili1.mu_packet_engine.MUPEPeakPacketCount" },
       {  0x31070800, "ili1.mu_packet_engine.MUPEConfig" },
       {  0x31070804, "ili1.mu_packet_engine.MUPEAction" },
       {  0x31070808, "ili1.mu_packet_engine.MUPEThrottleMask0" },
       {  0x3107080c, "ili1.mu_packet_engine.MUPEThrottleMask1" },
       {  0x31080000, "ili1.mu_misc_engine.XpbErrConfig" },
       {  0x31080004, "ili1.mu_misc_engine.XpbTOErrStat" },
       {  0x31080008, "ili1.mu_misc_engine.XpbWrErrStat" },
       {  0x3108000c, "ili1.mu_misc_engine.SwCreditLimit" },
       {  0x31080010, "ili1.credit_tracker_config.CreditThrottle" },
       {  0x31080100, "ili1.mu_misc_engine.Ring_0_Base" },
       {  0x31080104, "ili1.mu_misc_engine.Ring_0_Head" },
       {  0x31080108, "ili1.mu_misc_engine.Ring_0_Tail" },
       {  0x31080110, "ili1.mu_misc_engine.Ring_1_Base" },
       {  0x31080114, "ili1.mu_misc_engine.Ring_1_Head" },
       {  0x31080118, "ili1.mu_misc_engine.Ring_1_Tail" },
       {  0x31080120, "ili1.mu_misc_engine.Ring_2_Base" },
       {  0x31080124, "ili1.mu_misc_engine.Ring_2_Head" },
       {  0x31080128, "ili1.mu_misc_engine.Ring_2_Tail" },
       {  0x31080130, "ili1.mu_misc_engine.Ring_3_Base" },
       {  0x31080134, "ili1.mu_misc_engine.Ring_3_Head" },
       {  0x31080138, "ili1.mu_misc_engine.Ring_3_Tail" },
       {  0x31080140, "ili1.mu_misc_engine.Ring_4_Base" },
       {  0x31080144, "ili1.mu_misc_engine.Ring_4_Head" },
       {  0x31080148, "ili1.mu_misc_engine.Ring_4_Tail" },
       {  0x31080150, "ili1.mu_misc_engine.Ring_5_Base" },
       {  0x31080154, "ili1.mu_misc_engine.Ring_5_Head" },
       {  0x31080158, "ili1.mu_misc_engine.Ring_5_Tail" },
       {  0x31080160, "ili1.mu_misc_engine.Ring_6_Base" },
       {  0x31080164, "ili1.mu_misc_engine.Ring_6_Head" },
       {  0x31080168, "ili1.mu_misc_engine.Ring_6_Tail" },
       {  0x31080170, "ili1.mu_misc_engine.Ring_7_Base" },
       {  0x31080174, "ili1.mu_misc_engine.Ring_7_Head" },
       {  0x31080178, "ili1.mu_misc_engine.Ring_7_Tail" },
       {  0x31080180, "ili1.mu_misc_engine.Ring_8_Base" },
       {  0x31080184, "ili1.mu_misc_engine.Ring_8_Head" },
       {  0x31080188, "ili1.mu_misc_engine.Ring_8_Tail" },
       {  0x31080190, "ili1.mu_misc_engine.Ring_9_Base" },
       {  0x31080194, "ili1.mu_misc_engine.Ring_9_Head" },
       {  0x31080198, "ili1.mu_misc_engine.Ring_9_Tail" },
       {  0x310801a0, "ili1.mu_misc_engine.Ring_10_Base" },
       {  0x310801a4, "ili1.mu_misc_engine.Ring_10_Head" },
       {  0x310801a8, "ili1.mu_misc_engine.Ring_10_Tail" },
       {  0x310801b0, "ili1.mu_misc_engine.Ring_11_Base" },
       {  0x310801b4, "ili1.mu_misc_engine.Ring_11_Head" },
       {  0x310801b8, "ili1.mu_misc_engine.Ring_11_Tail" },
       {  0x310801c0, "ili1.mu_misc_engine.Ring_12_Base" },
       {  0x310801c4, "ili1.mu_misc_engine.Ring_12_Head" },
       {  0x310801c8, "ili1.mu_misc_engine.Ring_12_Tail" },
       {  0x310801d0, "ili1.mu_misc_engine.Ring_13_Base" },
       {  0x310801d4, "ili1.mu_misc_engine.Ring_13_Head" },
       {  0x310801d8, "ili1.mu_misc_engine.Ring_13_Tail" },
       {  0x310801e0, "ili1.mu_misc_engine.Ring_14_Base" },
       {  0x310801e4, "ili1.mu_misc_engine.Ring_14_Head" },
       {  0x310801e8, "ili1.mu_misc_engine.Ring_14_Tail" },
       {  0x310801f0, "ili1.mu_misc_engine.Ring_15_Base" },
       {  0x310801f4, "ili1.mu_misc_engine.Ring_15_Head" },
       {  0x310801f8, "ili1.mu_misc_engine.Ring_15_Tail" },
       {  0x310a0000, "ili1.island_master_bridge.Target0AddressModeCfg" },
       {  0x310a0004, "ili1.island_master_bridge.Target1AddressModeCfg" },
       {  0x310a0008, "ili1.island_master_bridge.Target2AddressModeCfg" },
       {  0x310a000c, "ili1.island_master_bridge.Target3AddressModeCfg" },
       {  0x310a0010, "ili1.island_master_bridge.Target4AddressModeCfg" },
       {  0x310a0014, "ili1.island_master_bridge.Target5AddressModeCfg" },
       {  0x310a0018, "ili1.island_master_bridge.Target6AddressModeCfg" },
       {  0x310a001c, "ili1.island_master_bridge.Target7AddressModeCfg" },
       {  0x310a0020, "ili1.island_master_bridge.Target8AddressModeCfg" },
       {  0x310a0024, "ili1.island_master_bridge.Target9AddressModeCfg" },
       {  0x310a0028, "ili1.island_master_bridge.Target10AddressModeCfg" },
       {  0x310a002c, "ili1.island_master_bridge.Target11AddressModeCfg" },
       {  0x310a0030, "ili1.island_master_bridge.Target12AddressModeCfg" },
       {  0x310a0034, "ili1.island_master_bridge.Target13AddressModeCfg" },
       {  0x310a0038, "ili1.island_master_bridge.Target14AddressModeCfg" },
       {  0x310a003c, "ili1.island_master_bridge.Target15AddressModeCfg" },
       {  0x310a0040, "ili1.island_master_bridge.IslandConfigurationClassA" },
       {  0x310a0044, "ili1.island_master_bridge.ImbSmPushBusCfg" },
       {  0x310a0048, "ili1.island_master_bridge.ImbPullDaBusCfg" },
       {  0x310a004c, "ili1.island_master_bridge.ImbCmdArbitrationCfg" },
       {  0x310a0050, "ili1.island_master_bridge.ImbIslandIdCfg" },
       {  0x310a0054, "ili1.island_master_bridge.CmdCreditTrackers" },
       {  0x310a0058, "ili1.island_master_bridge.DsfDataCreditTrackers" },
       {  0x310a005c, "ili1.island_master_bridge.PushMstCreditTrackers" },
       {  0x310a0060, "ili1.island_master_bridge.DsfPullidCreditTrackers" },
       {  0x310a0064, "ili1.island_master_bridge.PullidMstCreditTrackers" },
       {  0x310a0068, "ili1.island_master_bridge.PullDaTgtCreditTrackers" },
       {  0x310b0000, "ili1.peripheral_interrupt_manager.Status" },
       {  0x310b0008, "ili1.peripheral_interrupt_manager.IntStatusLow" },
       {  0x310b0010, "ili1.peripheral_interrupt_manager.IntStatusMid" },
       {  0x310b0018, "ili1.peripheral_interrupt_manager.IntStatusHigh" },
       {  0x310b0028, "ili1.peripheral_interrupt_manager.StatusEventConfig0" },
       {  0x310b002c, "ili1.peripheral_interrupt_manager.StatusEventConfig1" },
       {  0x310b0030, "ili1.peripheral_interrupt_manager.EventOut" },
       {  0x310b0038, "ili1.peripheral_interrupt_manager.CaptureTimerStatus" },
       {  0x310b003c, "ili1.peripheral_interrupt_manager.CaptureTimerValue" },
       {  0x310b0040, "ili1.perf_mux_config.PerformanceAnalyzerControl" },
       {  0x310b0044, "ili1.assertions.AssertionsConfig" },
       {  0x310b0048, "ili1.credit_tracker_config.CreditThrottleConfig" },
       {  0x310b004c, "ili1.credit_tracker_config.CreditThrottleAction" },
       {  0x310b0050, "ili1.dsf_cpp_config.DsfCppConfig" },
       {  0x310b0054, "ili1.dsf_cpp_config.DsfCppAction" },
       {  0x310c0000, "ili1.peripheral_trng.AsyncRing" },
       {  0x310c0004, "ili1.peripheral_trng.AsyncTest" },
       {  0x310c0010, "ili1.peripheral_trng.AsyncConfig" },
       {  0x310f0000, "ili1.peripheral_performance_analyzer.Configuration" },
       {  0x310f0008, "ili1.peripheral_performance_analyzer.Timer" },
       {  0x310f0010, "ili1.peripheral_performance_analyzer.FifoControl" },
       {  0x310f0014, "ili1.peripheral_performance_analyzer.FifoData" },
       {  0x310f0018, "ili1.peripheral_performance_analyzer.TriggerFSMStatus" },
       {  0x310f001c, "ili1.peripheral_performance_analyzer.TriggerFSMControl" },
       {  0x310f0020, "ili1.peripheral_performance_analyzer.TriggerRestartCounter0" },
       {  0x310f0024, "ili1.peripheral_performance_analyzer.TriggerRestartCounter1" },
       {  0x310f0028, "ili1.peripheral_performance_analyzer.TriggerCounter0" },
       {  0x310f002c, "ili1.peripheral_performance_analyzer.TriggerCounter1" },
       {  0x310f0040, "ili1.peripheral_performance_analyzer.MaskCompare0" },
       {  0x310f0044, "ili1.peripheral_performance_analyzer.MaskCompare1" },
       {  0x310f0048, "ili1.peripheral_performance_analyzer.MaskCompare2" },
       {  0x310f004c, "ili1.peripheral_performance_analyzer.MaskCompare3" },
       {  0x310f0050, "ili1.peripheral_performance_analyzer.MaskCompare4" },
       {  0x310f0054, "ili1.peripheral_performance_analyzer.MaskCompare5" },
       {  0x310f0058, "ili1.peripheral_performance_analyzer.MaskCompare6" },
       {  0x310f005c, "ili1.peripheral_performance_analyzer.MaskCompare7" },
       {  0x310f0060, "ili1.peripheral_performance_analyzer.MaskCompare8" },
       {  0x310f0064, "ili1.peripheral_performance_analyzer.MaskCompare9" },
       {  0x310f0068, "ili1.peripheral_performance_analyzer.MaskCompare10" },
       {  0x310f006c, "ili1.peripheral_performance_analyzer.MaskCompare11" },
       {  0x310f0070, "ili1.peripheral_performance_analyzer.MaskCompare12" },
       {  0x310f0074, "ili1.peripheral_performance_analyzer.MaskCompare13" },
       {  0x310f0078, "ili1.peripheral_performance_analyzer.MaskCompare14" },
       {  0x310f007c, "ili1.peripheral_performance_analyzer.MaskCompare15" },
       {  0x310f0080, "ili1.peripheral_performance_analyzer.TriggerState0Config0" },
       {  0x310f0084, "ili1.peripheral_performance_analyzer.TriggerState0Config1" },
       {  0x310f0088, "ili1.peripheral_performance_analyzer.TriggerState1Config0" },
       {  0x310f008c, "ili1.peripheral_performance_analyzer.TriggerState1Config1" },
       {  0x310f0090, "ili1.peripheral_performance_analyzer.TriggerState2Config0" },
       {  0x310f0094, "ili1.peripheral_performance_analyzer.TriggerState2Config1" },
       {  0x310f0098, "ili1.peripheral_performance_analyzer.TriggerState3Config0" },
       {  0x310f009c, "ili1.peripheral_performance_analyzer.TriggerState3Config1" },
       {  0x310f00a0, "ili1.peripheral_performance_analyzer.TriggerState4Config0" },
       {  0x310f00a4, "ili1.peripheral_performance_analyzer.TriggerState4Config1" },
       {  0x310f00a8, "ili1.peripheral_performance_analyzer.TriggerState5Config0" },
       {  0x310f00ac, "ili1.peripheral_performance_analyzer.TriggerState5Config1" },
       {  0x310f00b0, "ili1.peripheral_performance_analyzer.TriggerState6Config0" },
       {  0x310f00b4, "ili1.peripheral_performance_analyzer.TriggerState6Config1" },
       {  0x310f00b8, "ili1.peripheral_performance_analyzer.TriggerState7Config0" },
       {  0x310f00bc, "ili1.peripheral_performance_analyzer.TriggerState7Config1" },
       {  0x310f00c0, "ili1.peripheral_performance_analyzer.Capture0" },
       {  0x310f00c4, "ili1.peripheral_performance_analyzer.Capture1" },
       {  0x310f00c8, "ili1.peripheral_performance_analyzer.Capture2" },
       {  0x310f00cc, "ili1.peripheral_performance_analyzer.Capture3" },
       {  0x310f00d0, "ili1.peripheral_performance_analyzer.Capture4" },
       {  0x310f00d4, "ili1.peripheral_performance_analyzer.Capture5" },
       {  0x310f00d8, "ili1.peripheral_performance_analyzer.Capture6" },
       {  0x310f00dc, "ili1.peripheral_performance_analyzer.Capture7" },
       {  0x310f00e0, "ili1.peripheral_performance_analyzer.PerformanceCounter0" },
       {  0x310f00e4, "ili1.peripheral_performance_analyzer.PerformanceCounter1" },
       {  0x310f00e8, "ili1.peripheral_performance_analyzer.PerformanceCounter2" },
       {  0x310f00ec, "ili1.peripheral_performance_analyzer.PerformanceCounter3" },
       {  0x31100000, "ili1.ila_csr.IlaCtrlCfg" },
       {  0x31100004, "ili1.ila_csr.IlaSpare" },
       {  0x3110000c, "ili1.ila_csr.IlaRxChTimeOutIntvl" },
       {  0x31100018, "ili1.ila_csr.IlaRxTcamHdrMask" },
       {  0x3110001c, "ili1.ila_csr.IlaTxByteCntHi" },
       {  0x31100020, "ili1.ila_csr.IlaTxByteCntLo" },
       {  0x31100024, "ili1.ila_csr.IlaTxPktCntHi" },
       {  0x31100028, "ili1.ila_csr.IlaTxPktCntLo" },
       {  0x3110002c, "ili1.ila_csr.IlaRxByteCntHi" },
       {  0x31100030, "ili1.ila_csr.IlaRxByteCntLo" },
       {  0x31100034, "ili1.ila_csr.IlaRxPktCntHi" },
       {  0x31100038, "ili1.ila_csr.IlaRxPktCntLo" },
       {  0x3110003c, "ili1.ila_csr.IlaRxErrByteCntHi" },
       {  0x31100040, "ili1.ila_csr.IlaRxErrByteCntLo" },
       {  0x31100044, "ili1.ila_csr.IlaRxErrPktCntHi" },
       {  0x31100048, "ili1.ila_csr.IlaRxErrPktCntLo" },
       {  0x3110004c, "ili1.ila_csr.IlaRetDescStat" },
       {  0x31100050, "ili1.ila_csr.IlaErrStat" },
       {  0x31100054, "ili1.ila_csr.IlaErrMask" },
       {  0x31100058, "ili1.ila_csr.IlaRxTcamErrCodeHi" },
       {  0x3110005c, "ili1.ila_csr.IlaRxTcamErrCodeLo" },
       {  0x31110000, "ili1.peripheral_interrupt_manager.shared_mem.Status" },
       {  0x31110008, "ili1.peripheral_interrupt_manager.shared_mem.IntStatusLow" },
       {  0x31110010, "ili1.peripheral_interrupt_manager.shared_mem.IntStatusMid" },
       {  0x31110018, "ili1.peripheral_interrupt_manager.shared_mem.IntStatusHigh" },
       {  0x31110028, "ili1.peripheral_interrupt_manager.shared_mem.StatusEventConfig0" },
       {  0x3111002c, "ili1.peripheral_interrupt_manager.shared_mem.StatusEventConfig1" },
       {  0x31110030, "ili1.peripheral_interrupt_manager.shared_mem.EventOut" },
       {  0x31110038, "ili1.peripheral_interrupt_manager.shared_mem.CaptureTimerStatus" },
       {  0x3111003c, "ili1.peripheral_interrupt_manager.shared_mem.CaptureTimerValue" },
       {  0x31110040, "ili1.perf_mux_config.shared_mem.PerformanceAnalyzerControl" },
       {  0x31110044, "ili1.assertions.shared_mem.AssertionsConfig" },
       {  0x31110048, "ili1.credit_tracker_config.shared_mem.CreditThrottleConfig" },
       {  0x3111004c, "ili1.credit_tracker_config.shared_mem.CreditThrottleAction" },
       {  0x31110050, "ili1.dsf_cpp_config.shared_mem.DsfCppConfig" },
       {  0x31110054, "ili1.dsf_cpp_config.shared_mem.DsfCppAction" },
    };

unsigned int xpb_csr_addr_map_count = 11202;

#define XPB_ami0_mu_packet_engine_MUPEMemConfig 0x01070000
#define XPB_ami0_mu_packet_engine_MUPEWQConfig 0x01070004
#define XPB_ami0_mu_packet_engine_MUPECredits0 0x01070008
#define XPB_ami0_mu_packet_engine_MUPECredits1 0x0107000c
#define XPB_ami0_mu_packet_engine_MUPECredits2 0x01070010
#define XPB_ami0_mu_packet_engine_MUPECredits3 0x01070014
#define XPB_ami0_mu_packet_engine_MUPELBConfig 0x01070020
#define XPB_ami0_mu_packet_engine_MUPEMstrCmdSwCL 0x01070040
#define XPB_ami0_mu_packet_engine_MUPEMstrPullDataSwCL0 0x01070044
#define XPB_ami0_mu_packet_engine_MUPEMstrPullDataSwCL1 0x01070048
#define XPB_ami0_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x0107004c
#define XPB_ami0_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x01070050
#define XPB_ami0_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x01070054
#define XPB_ami0_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x01070058
#define XPB_ami0_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x0107005c
#define XPB_ami0_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x01070060
#define XPB_ami0_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x01070064
#define XPB_ami0_mu_packet_engine_MUPEActivePacketCount 0x01070400
#define XPB_ami0_mu_packet_engine_MUPEPeakPacketCount 0x01070404
#define XPB_ami0_mu_packet_engine_MUPEConfig 0x01070800
#define XPB_ami0_mu_packet_engine_MUPEAction 0x01070804
#define XPB_ami0_mu_packet_engine_MUPEThrottleMask0 0x01070808
#define XPB_ami0_mu_packet_engine_MUPEThrottleMask1 0x0107080c
#define XPB_ami0_mu_misc_engine_XpbErrConfig 0x01080000
#define XPB_ami0_mu_misc_engine_XpbTOErrStat 0x01080004
#define XPB_ami0_mu_misc_engine_XpbWrErrStat 0x01080008
#define XPB_ami0_mu_misc_engine_SwCreditLimit 0x0108000c
#define XPB_ami0_credit_tracker_config_CreditThrottle 0x01080010
#define XPB_ami0_mu_misc_engine_Ring_0_Base 0x01080100
#define XPB_ami0_mu_misc_engine_Ring_0_Head 0x01080104
#define XPB_ami0_mu_misc_engine_Ring_0_Tail 0x01080108
#define XPB_ami0_mu_misc_engine_Ring_1_Base 0x01080110
#define XPB_ami0_mu_misc_engine_Ring_1_Head 0x01080114
#define XPB_ami0_mu_misc_engine_Ring_1_Tail 0x01080118
#define XPB_ami0_mu_misc_engine_Ring_2_Base 0x01080120
#define XPB_ami0_mu_misc_engine_Ring_2_Head 0x01080124
#define XPB_ami0_mu_misc_engine_Ring_2_Tail 0x01080128
#define XPB_ami0_mu_misc_engine_Ring_3_Base 0x01080130
#define XPB_ami0_mu_misc_engine_Ring_3_Head 0x01080134
#define XPB_ami0_mu_misc_engine_Ring_3_Tail 0x01080138
#define XPB_ami0_mu_misc_engine_Ring_4_Base 0x01080140
#define XPB_ami0_mu_misc_engine_Ring_4_Head 0x01080144
#define XPB_ami0_mu_misc_engine_Ring_4_Tail 0x01080148
#define XPB_ami0_mu_misc_engine_Ring_5_Base 0x01080150
#define XPB_ami0_mu_misc_engine_Ring_5_Head 0x01080154
#define XPB_ami0_mu_misc_engine_Ring_5_Tail 0x01080158
#define XPB_ami0_mu_misc_engine_Ring_6_Base 0x01080160
#define XPB_ami0_mu_misc_engine_Ring_6_Head 0x01080164
#define XPB_ami0_mu_misc_engine_Ring_6_Tail 0x01080168
#define XPB_ami0_mu_misc_engine_Ring_7_Base 0x01080170
#define XPB_ami0_mu_misc_engine_Ring_7_Head 0x01080174
#define XPB_ami0_mu_misc_engine_Ring_7_Tail 0x01080178
#define XPB_ami0_mu_misc_engine_Ring_8_Base 0x01080180
#define XPB_ami0_mu_misc_engine_Ring_8_Head 0x01080184
#define XPB_ami0_mu_misc_engine_Ring_8_Tail 0x01080188
#define XPB_ami0_mu_misc_engine_Ring_9_Base 0x01080190
#define XPB_ami0_mu_misc_engine_Ring_9_Head 0x01080194
#define XPB_ami0_mu_misc_engine_Ring_9_Tail 0x01080198
#define XPB_ami0_mu_misc_engine_Ring_10_Base 0x010801a0
#define XPB_ami0_mu_misc_engine_Ring_10_Head 0x010801a4
#define XPB_ami0_mu_misc_engine_Ring_10_Tail 0x010801a8
#define XPB_ami0_mu_misc_engine_Ring_11_Base 0x010801b0
#define XPB_ami0_mu_misc_engine_Ring_11_Head 0x010801b4
#define XPB_ami0_mu_misc_engine_Ring_11_Tail 0x010801b8
#define XPB_ami0_mu_misc_engine_Ring_12_Base 0x010801c0
#define XPB_ami0_mu_misc_engine_Ring_12_Head 0x010801c4
#define XPB_ami0_mu_misc_engine_Ring_12_Tail 0x010801c8
#define XPB_ami0_mu_misc_engine_Ring_13_Base 0x010801d0
#define XPB_ami0_mu_misc_engine_Ring_13_Head 0x010801d4
#define XPB_ami0_mu_misc_engine_Ring_13_Tail 0x010801d8
#define XPB_ami0_mu_misc_engine_Ring_14_Base 0x010801e0
#define XPB_ami0_mu_misc_engine_Ring_14_Head 0x010801e4
#define XPB_ami0_mu_misc_engine_Ring_14_Tail 0x010801e8
#define XPB_ami0_mu_misc_engine_Ring_15_Base 0x010801f0
#define XPB_ami0_mu_misc_engine_Ring_15_Head 0x010801f4
#define XPB_ami0_mu_misc_engine_Ring_15_Tail 0x010801f8
#define XPB_ami0_island_master_bridge_Target0AddressModeCfg 0x010a0000
#define XPB_ami0_island_master_bridge_Target1AddressModeCfg 0x010a0004
#define XPB_ami0_island_master_bridge_Target2AddressModeCfg 0x010a0008
#define XPB_ami0_island_master_bridge_Target3AddressModeCfg 0x010a000c
#define XPB_ami0_island_master_bridge_Target4AddressModeCfg 0x010a0010
#define XPB_ami0_island_master_bridge_Target5AddressModeCfg 0x010a0014
#define XPB_ami0_island_master_bridge_Target6AddressModeCfg 0x010a0018
#define XPB_ami0_island_master_bridge_Target7AddressModeCfg 0x010a001c
#define XPB_ami0_island_master_bridge_Target8AddressModeCfg 0x010a0020
#define XPB_ami0_island_master_bridge_Target9AddressModeCfg 0x010a0024
#define XPB_ami0_island_master_bridge_Target10AddressModeCfg 0x010a0028
#define XPB_ami0_island_master_bridge_Target11AddressModeCfg 0x010a002c
#define XPB_ami0_island_master_bridge_Target12AddressModeCfg 0x010a0030
#define XPB_ami0_island_master_bridge_Target13AddressModeCfg 0x010a0034
#define XPB_ami0_island_master_bridge_Target14AddressModeCfg 0x010a0038
#define XPB_ami0_island_master_bridge_Target15AddressModeCfg 0x010a003c
#define XPB_ami0_island_master_bridge_IslandConfigurationClassA 0x010a0040
#define XPB_ami0_island_master_bridge_ImbSmPushBusCfg 0x010a0044
#define XPB_ami0_island_master_bridge_ImbPullDaBusCfg 0x010a0048
#define XPB_ami0_island_master_bridge_ImbCmdArbitrationCfg 0x010a004c
#define XPB_ami0_island_master_bridge_ImbIslandIdCfg 0x010a0050
#define XPB_ami0_island_master_bridge_CmdCreditTrackers 0x010a0054
#define XPB_ami0_island_master_bridge_DsfDataCreditTrackers 0x010a0058
#define XPB_ami0_island_master_bridge_PushMstCreditTrackers 0x010a005c
#define XPB_ami0_island_master_bridge_DsfPullidCreditTrackers 0x010a0060
#define XPB_ami0_island_master_bridge_PullidMstCreditTrackers 0x010a0064
#define XPB_ami0_island_master_bridge_PullDaTgtCreditTrackers 0x010a0068
#define XPB_ami0_peripheral_interrupt_manager_Status 0x010b0000
#define XPB_ami0_peripheral_interrupt_manager_IntStatusLow 0x010b0008
#define XPB_ami0_peripheral_interrupt_manager_IntStatusMid 0x010b0010
#define XPB_ami0_peripheral_interrupt_manager_IntStatusHigh 0x010b0018
#define XPB_ami0_peripheral_interrupt_manager_StatusEventConfig0 0x010b0028
#define XPB_ami0_peripheral_interrupt_manager_StatusEventConfig1 0x010b002c
#define XPB_ami0_peripheral_interrupt_manager_EventOut 0x010b0030
#define XPB_ami0_peripheral_interrupt_manager_CaptureTimerStatus 0x010b0038
#define XPB_ami0_peripheral_interrupt_manager_CaptureTimerValue 0x010b003c
#define XPB_ami0_perf_mux_config_PerformanceAnalyzerControl 0x010b0040
#define XPB_ami0_assertions_AssertionsConfig 0x010b0044
#define XPB_ami0_credit_tracker_config_CreditThrottleConfig 0x010b0048
#define XPB_ami0_credit_tracker_config_CreditThrottleAction 0x010b004c
#define XPB_ami0_dsf_cpp_config_DsfCppConfig 0x010b0050
#define XPB_ami0_dsf_cpp_config_DsfCppAction 0x010b0054
#define XPB_ami0_peripheral_trng_AsyncRing 0x010c0000
#define XPB_ami0_peripheral_trng_AsyncTest 0x010c0004
#define XPB_ami0_peripheral_trng_AsyncConfig 0x010c0010
#define XPB_ami0_peripheral_performance_analyzer_Configuration 0x010f0000
#define XPB_ami0_peripheral_performance_analyzer_Timer 0x010f0008
#define XPB_ami0_peripheral_performance_analyzer_FifoControl 0x010f0010
#define XPB_ami0_peripheral_performance_analyzer_FifoData 0x010f0014
#define XPB_ami0_peripheral_performance_analyzer_TriggerFSMStatus 0x010f0018
#define XPB_ami0_peripheral_performance_analyzer_TriggerFSMControl 0x010f001c
#define XPB_ami0_peripheral_performance_analyzer_TriggerRestartCounter0 0x010f0020
#define XPB_ami0_peripheral_performance_analyzer_TriggerRestartCounter1 0x010f0024
#define XPB_ami0_peripheral_performance_analyzer_TriggerCounter0 0x010f0028
#define XPB_ami0_peripheral_performance_analyzer_TriggerCounter1 0x010f002c
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare0 0x010f0040
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare1 0x010f0044
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare2 0x010f0048
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare3 0x010f004c
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare4 0x010f0050
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare5 0x010f0054
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare6 0x010f0058
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare7 0x010f005c
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare8 0x010f0060
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare9 0x010f0064
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare10 0x010f0068
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare11 0x010f006c
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare12 0x010f0070
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare13 0x010f0074
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare14 0x010f0078
#define XPB_ami0_peripheral_performance_analyzer_MaskCompare15 0x010f007c
#define XPB_ami0_peripheral_performance_analyzer_TriggerState0Config0 0x010f0080
#define XPB_ami0_peripheral_performance_analyzer_TriggerState0Config1 0x010f0084
#define XPB_ami0_peripheral_performance_analyzer_TriggerState1Config0 0x010f0088
#define XPB_ami0_peripheral_performance_analyzer_TriggerState1Config1 0x010f008c
#define XPB_ami0_peripheral_performance_analyzer_TriggerState2Config0 0x010f0090
#define XPB_ami0_peripheral_performance_analyzer_TriggerState2Config1 0x010f0094
#define XPB_ami0_peripheral_performance_analyzer_TriggerState3Config0 0x010f0098
#define XPB_ami0_peripheral_performance_analyzer_TriggerState3Config1 0x010f009c
#define XPB_ami0_peripheral_performance_analyzer_TriggerState4Config0 0x010f00a0
#define XPB_ami0_peripheral_performance_analyzer_TriggerState4Config1 0x010f00a4
#define XPB_ami0_peripheral_performance_analyzer_TriggerState5Config0 0x010f00a8
#define XPB_ami0_peripheral_performance_analyzer_TriggerState5Config1 0x010f00ac
#define XPB_ami0_peripheral_performance_analyzer_TriggerState6Config0 0x010f00b0
#define XPB_ami0_peripheral_performance_analyzer_TriggerState6Config1 0x010f00b4
#define XPB_ami0_peripheral_performance_analyzer_TriggerState7Config0 0x010f00b8
#define XPB_ami0_peripheral_performance_analyzer_TriggerState7Config1 0x010f00bc
#define XPB_ami0_peripheral_performance_analyzer_Capture0 0x010f00c0
#define XPB_ami0_peripheral_performance_analyzer_Capture1 0x010f00c4
#define XPB_ami0_peripheral_performance_analyzer_Capture2 0x010f00c8
#define XPB_ami0_peripheral_performance_analyzer_Capture3 0x010f00cc
#define XPB_ami0_peripheral_performance_analyzer_Capture4 0x010f00d0
#define XPB_ami0_peripheral_performance_analyzer_Capture5 0x010f00d4
#define XPB_ami0_peripheral_performance_analyzer_Capture6 0x010f00d8
#define XPB_ami0_peripheral_performance_analyzer_Capture7 0x010f00dc
#define XPB_ami0_peripheral_performance_analyzer_PerformanceCounter0 0x010f00e0
#define XPB_ami0_peripheral_performance_analyzer_PerformanceCounter1 0x010f00e4
#define XPB_ami0_peripheral_performance_analyzer_PerformanceCounter2 0x010f00e8
#define XPB_ami0_peripheral_performance_analyzer_PerformanceCounter3 0x010f00ec
#define XPB_pci0_mu_packet_engine_MUPEMemConfig 0x04070000
#define XPB_pci0_mu_packet_engine_MUPEWQConfig 0x04070004
#define XPB_pci0_mu_packet_engine_MUPECredits0 0x04070008
#define XPB_pci0_mu_packet_engine_MUPECredits1 0x0407000c
#define XPB_pci0_mu_packet_engine_MUPECredits2 0x04070010
#define XPB_pci0_mu_packet_engine_MUPECredits3 0x04070014
#define XPB_pci0_mu_packet_engine_MUPELBConfig 0x04070020
#define XPB_pci0_mu_packet_engine_MUPEMstrCmdSwCL 0x04070040
#define XPB_pci0_mu_packet_engine_MUPEMstrPullDataSwCL0 0x04070044
#define XPB_pci0_mu_packet_engine_MUPEMstrPullDataSwCL1 0x04070048
#define XPB_pci0_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x0407004c
#define XPB_pci0_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x04070050
#define XPB_pci0_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x04070054
#define XPB_pci0_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x04070058
#define XPB_pci0_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x0407005c
#define XPB_pci0_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x04070060
#define XPB_pci0_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x04070064
#define XPB_pci0_mu_packet_engine_MUPEActivePacketCount 0x04070400
#define XPB_pci0_mu_packet_engine_MUPEPeakPacketCount 0x04070404
#define XPB_pci0_mu_packet_engine_MUPEConfig 0x04070800
#define XPB_pci0_mu_packet_engine_MUPEAction 0x04070804
#define XPB_pci0_mu_packet_engine_MUPEThrottleMask0 0x04070808
#define XPB_pci0_mu_packet_engine_MUPEThrottleMask1 0x0407080c
#define XPB_pci0_mu_misc_engine_XpbErrConfig 0x04080000
#define XPB_pci0_mu_misc_engine_XpbTOErrStat 0x04080004
#define XPB_pci0_mu_misc_engine_XpbWrErrStat 0x04080008
#define XPB_pci0_mu_misc_engine_SwCreditLimit 0x0408000c
#define XPB_pci0_credit_tracker_config_CreditThrottle 0x04080010
#define XPB_pci0_mu_misc_engine_Ring_0_Base 0x04080100
#define XPB_pci0_mu_misc_engine_Ring_0_Head 0x04080104
#define XPB_pci0_mu_misc_engine_Ring_0_Tail 0x04080108
#define XPB_pci0_mu_misc_engine_Ring_1_Base 0x04080110
#define XPB_pci0_mu_misc_engine_Ring_1_Head 0x04080114
#define XPB_pci0_mu_misc_engine_Ring_1_Tail 0x04080118
#define XPB_pci0_mu_misc_engine_Ring_2_Base 0x04080120
#define XPB_pci0_mu_misc_engine_Ring_2_Head 0x04080124
#define XPB_pci0_mu_misc_engine_Ring_2_Tail 0x04080128
#define XPB_pci0_mu_misc_engine_Ring_3_Base 0x04080130
#define XPB_pci0_mu_misc_engine_Ring_3_Head 0x04080134
#define XPB_pci0_mu_misc_engine_Ring_3_Tail 0x04080138
#define XPB_pci0_mu_misc_engine_Ring_4_Base 0x04080140
#define XPB_pci0_mu_misc_engine_Ring_4_Head 0x04080144
#define XPB_pci0_mu_misc_engine_Ring_4_Tail 0x04080148
#define XPB_pci0_mu_misc_engine_Ring_5_Base 0x04080150
#define XPB_pci0_mu_misc_engine_Ring_5_Head 0x04080154
#define XPB_pci0_mu_misc_engine_Ring_5_Tail 0x04080158
#define XPB_pci0_mu_misc_engine_Ring_6_Base 0x04080160
#define XPB_pci0_mu_misc_engine_Ring_6_Head 0x04080164
#define XPB_pci0_mu_misc_engine_Ring_6_Tail 0x04080168
#define XPB_pci0_mu_misc_engine_Ring_7_Base 0x04080170
#define XPB_pci0_mu_misc_engine_Ring_7_Head 0x04080174
#define XPB_pci0_mu_misc_engine_Ring_7_Tail 0x04080178
#define XPB_pci0_mu_misc_engine_Ring_8_Base 0x04080180
#define XPB_pci0_mu_misc_engine_Ring_8_Head 0x04080184
#define XPB_pci0_mu_misc_engine_Ring_8_Tail 0x04080188
#define XPB_pci0_mu_misc_engine_Ring_9_Base 0x04080190
#define XPB_pci0_mu_misc_engine_Ring_9_Head 0x04080194
#define XPB_pci0_mu_misc_engine_Ring_9_Tail 0x04080198
#define XPB_pci0_mu_misc_engine_Ring_10_Base 0x040801a0
#define XPB_pci0_mu_misc_engine_Ring_10_Head 0x040801a4
#define XPB_pci0_mu_misc_engine_Ring_10_Tail 0x040801a8
#define XPB_pci0_mu_misc_engine_Ring_11_Base 0x040801b0
#define XPB_pci0_mu_misc_engine_Ring_11_Head 0x040801b4
#define XPB_pci0_mu_misc_engine_Ring_11_Tail 0x040801b8
#define XPB_pci0_mu_misc_engine_Ring_12_Base 0x040801c0
#define XPB_pci0_mu_misc_engine_Ring_12_Head 0x040801c4
#define XPB_pci0_mu_misc_engine_Ring_12_Tail 0x040801c8
#define XPB_pci0_mu_misc_engine_Ring_13_Base 0x040801d0
#define XPB_pci0_mu_misc_engine_Ring_13_Head 0x040801d4
#define XPB_pci0_mu_misc_engine_Ring_13_Tail 0x040801d8
#define XPB_pci0_mu_misc_engine_Ring_14_Base 0x040801e0
#define XPB_pci0_mu_misc_engine_Ring_14_Head 0x040801e4
#define XPB_pci0_mu_misc_engine_Ring_14_Tail 0x040801e8
#define XPB_pci0_mu_misc_engine_Ring_15_Base 0x040801f0
#define XPB_pci0_mu_misc_engine_Ring_15_Head 0x040801f4
#define XPB_pci0_mu_misc_engine_Ring_15_Tail 0x040801f8
#define XPB_pci0_island_master_bridge_Target0AddressModeCfg 0x040a0000
#define XPB_pci0_island_master_bridge_Target1AddressModeCfg 0x040a0004
#define XPB_pci0_island_master_bridge_Target2AddressModeCfg 0x040a0008
#define XPB_pci0_island_master_bridge_Target3AddressModeCfg 0x040a000c
#define XPB_pci0_island_master_bridge_Target4AddressModeCfg 0x040a0010
#define XPB_pci0_island_master_bridge_Target5AddressModeCfg 0x040a0014
#define XPB_pci0_island_master_bridge_Target6AddressModeCfg 0x040a0018
#define XPB_pci0_island_master_bridge_Target7AddressModeCfg 0x040a001c
#define XPB_pci0_island_master_bridge_Target8AddressModeCfg 0x040a0020
#define XPB_pci0_island_master_bridge_Target9AddressModeCfg 0x040a0024
#define XPB_pci0_island_master_bridge_Target10AddressModeCfg 0x040a0028
#define XPB_pci0_island_master_bridge_Target11AddressModeCfg 0x040a002c
#define XPB_pci0_island_master_bridge_Target12AddressModeCfg 0x040a0030
#define XPB_pci0_island_master_bridge_Target13AddressModeCfg 0x040a0034
#define XPB_pci0_island_master_bridge_Target14AddressModeCfg 0x040a0038
#define XPB_pci0_island_master_bridge_Target15AddressModeCfg 0x040a003c
#define XPB_pci0_island_master_bridge_IslandConfigurationClassA 0x040a0040
#define XPB_pci0_island_master_bridge_ImbSmPushBusCfg 0x040a0044
#define XPB_pci0_island_master_bridge_ImbPullDaBusCfg 0x040a0048
#define XPB_pci0_island_master_bridge_ImbCmdArbitrationCfg 0x040a004c
#define XPB_pci0_island_master_bridge_ImbIslandIdCfg 0x040a0050
#define XPB_pci0_island_master_bridge_CmdCreditTrackers 0x040a0054
#define XPB_pci0_island_master_bridge_DsfDataCreditTrackers 0x040a0058
#define XPB_pci0_island_master_bridge_PushMstCreditTrackers 0x040a005c
#define XPB_pci0_island_master_bridge_DsfPullidCreditTrackers 0x040a0060
#define XPB_pci0_island_master_bridge_PullidMstCreditTrackers 0x040a0064
#define XPB_pci0_island_master_bridge_PullDaTgtCreditTrackers 0x040a0068
#define XPB_pci0_peripheral_interrupt_manager_Status 0x040b0000
#define XPB_pci0_peripheral_interrupt_manager_IntStatusLow 0x040b0008
#define XPB_pci0_peripheral_interrupt_manager_IntStatusMid 0x040b0010
#define XPB_pci0_peripheral_interrupt_manager_IntStatusHigh 0x040b0018
#define XPB_pci0_peripheral_interrupt_manager_StatusEventConfig0 0x040b0028
#define XPB_pci0_peripheral_interrupt_manager_StatusEventConfig1 0x040b002c
#define XPB_pci0_peripheral_interrupt_manager_EventOut 0x040b0030
#define XPB_pci0_peripheral_interrupt_manager_CaptureTimerStatus 0x040b0038
#define XPB_pci0_peripheral_interrupt_manager_CaptureTimerValue 0x040b003c
#define XPB_pci0_perf_mux_config_PerformanceAnalyzerControl 0x040b0040
#define XPB_pci0_assertions_AssertionsConfig 0x040b0044
#define XPB_pci0_credit_tracker_config_CreditThrottleConfig 0x040b0048
#define XPB_pci0_credit_tracker_config_CreditThrottleAction 0x040b004c
#define XPB_pci0_dsf_cpp_config_DsfCppConfig 0x040b0050
#define XPB_pci0_dsf_cpp_config_DsfCppAction 0x040b0054
#define XPB_pci0_peripheral_trng_AsyncRing 0x040c0000
#define XPB_pci0_peripheral_trng_AsyncTest 0x040c0004
#define XPB_pci0_peripheral_trng_AsyncConfig 0x040c0010
#define XPB_pci0_peripheral_performance_analyzer_Configuration 0x040f0000
#define XPB_pci0_peripheral_performance_analyzer_Timer 0x040f0008
#define XPB_pci0_peripheral_performance_analyzer_FifoControl 0x040f0010
#define XPB_pci0_peripheral_performance_analyzer_FifoData 0x040f0014
#define XPB_pci0_peripheral_performance_analyzer_TriggerFSMStatus 0x040f0018
#define XPB_pci0_peripheral_performance_analyzer_TriggerFSMControl 0x040f001c
#define XPB_pci0_peripheral_performance_analyzer_TriggerRestartCounter0 0x040f0020
#define XPB_pci0_peripheral_performance_analyzer_TriggerRestartCounter1 0x040f0024
#define XPB_pci0_peripheral_performance_analyzer_TriggerCounter0 0x040f0028
#define XPB_pci0_peripheral_performance_analyzer_TriggerCounter1 0x040f002c
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare0 0x040f0040
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare1 0x040f0044
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare2 0x040f0048
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare3 0x040f004c
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare4 0x040f0050
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare5 0x040f0054
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare6 0x040f0058
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare7 0x040f005c
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare8 0x040f0060
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare9 0x040f0064
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare10 0x040f0068
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare11 0x040f006c
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare12 0x040f0070
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare13 0x040f0074
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare14 0x040f0078
#define XPB_pci0_peripheral_performance_analyzer_MaskCompare15 0x040f007c
#define XPB_pci0_peripheral_performance_analyzer_TriggerState0Config0 0x040f0080
#define XPB_pci0_peripheral_performance_analyzer_TriggerState0Config1 0x040f0084
#define XPB_pci0_peripheral_performance_analyzer_TriggerState1Config0 0x040f0088
#define XPB_pci0_peripheral_performance_analyzer_TriggerState1Config1 0x040f008c
#define XPB_pci0_peripheral_performance_analyzer_TriggerState2Config0 0x040f0090
#define XPB_pci0_peripheral_performance_analyzer_TriggerState2Config1 0x040f0094
#define XPB_pci0_peripheral_performance_analyzer_TriggerState3Config0 0x040f0098
#define XPB_pci0_peripheral_performance_analyzer_TriggerState3Config1 0x040f009c
#define XPB_pci0_peripheral_performance_analyzer_TriggerState4Config0 0x040f00a0
#define XPB_pci0_peripheral_performance_analyzer_TriggerState4Config1 0x040f00a4
#define XPB_pci0_peripheral_performance_analyzer_TriggerState5Config0 0x040f00a8
#define XPB_pci0_peripheral_performance_analyzer_TriggerState5Config1 0x040f00ac
#define XPB_pci0_peripheral_performance_analyzer_TriggerState6Config0 0x040f00b0
#define XPB_pci0_peripheral_performance_analyzer_TriggerState6Config1 0x040f00b4
#define XPB_pci0_peripheral_performance_analyzer_TriggerState7Config0 0x040f00b8
#define XPB_pci0_peripheral_performance_analyzer_TriggerState7Config1 0x040f00bc
#define XPB_pci0_peripheral_performance_analyzer_Capture0 0x040f00c0
#define XPB_pci0_peripheral_performance_analyzer_Capture1 0x040f00c4
#define XPB_pci0_peripheral_performance_analyzer_Capture2 0x040f00c8
#define XPB_pci0_peripheral_performance_analyzer_Capture3 0x040f00cc
#define XPB_pci0_peripheral_performance_analyzer_Capture4 0x040f00d0
#define XPB_pci0_peripheral_performance_analyzer_Capture5 0x040f00d4
#define XPB_pci0_peripheral_performance_analyzer_Capture6 0x040f00d8
#define XPB_pci0_peripheral_performance_analyzer_Capture7 0x040f00dc
#define XPB_pci0_peripheral_performance_analyzer_PerformanceCounter0 0x040f00e0
#define XPB_pci0_peripheral_performance_analyzer_PerformanceCounter1 0x040f00e4
#define XPB_pci0_peripheral_performance_analyzer_PerformanceCounter2 0x040f00e8
#define XPB_pci0_peripheral_performance_analyzer_PerformanceCounter3 0x040f00ec
#define XPB_pci0_pcie_component_and_phy_PCIeCompConfig0 0x04100000
#define XPB_pci0_pcie_component_and_phy_PCIeCompConfig1 0x04100004
#define XPB_pci0_pcie_component_and_phy_PCIeCompConfig2 0x04100008
#define XPB_pci0_pcie_component_and_phy_PCIeCompConfig3 0x0410000c
#define XPB_pci0_pcie_component_and_phy_PCIeCpptPushCredit 0x04100014
#define XPB_pci0_pcie_component_and_phy_PCIePciemStatTotal 0x04100018
#define XPB_pci0_pcie_component_and_phy_PCIePciemStatWrite 0x0410001c
#define XPB_pci0_pcie_component_and_phy_PCIePciemStatRead 0x04100020
#define XPB_pci0_pcie_component_and_phy_PCIeSramCtl 0x04100024
#define XPB_pci0_pcie_component_and_phy_PCIeARIError0 0x04100028
#define XPB_pci0_pcie_component_and_phy_PCIeARIError1 0x0410002c
#define XPB_pci0_pcie_component_and_phy_PCIeARIError2 0x04100030
#define XPB_pci0_pcie_component_and_phy_PCIeARIError3 0x04100034
#define XPB_pci0_pcie_component_and_phy_PCIeARIError4 0x04100038
#define XPB_pci0_pcie_component_and_phy_PCIeARIError5 0x0410003c
#define XPB_pci0_pcie_component_and_phy_PCIeARIError6 0x04100040
#define XPB_pci0_pcie_component_and_phy_PCIeARIError7 0x04100044
#define XPB_pci0_pcie_component_and_phy_SerDes4RdWr03To00 0x04100048
#define XPB_pci0_pcie_component_and_phy_SerDes4RdWr07To04 0x0410004c
#define XPB_pci0_pcie_component_and_phy_SerDes4RdData03To00 0x04100050
#define XPB_pci0_pcie_component_and_phy_SerDes4RdData07To04 0x04100054
#define XPB_pci0_pcie_component_and_phy_PCIeAssertConfig 0x04100058
#define XPB_pci0_pcie_component_and_phy_PCIeCntrlrConfig0 0x04100060
#define XPB_pci0_pcie_component_and_phy_PCIeCntrlrConfig1 0x04100064
#define XPB_pci0_pcie_component_and_phy_PCIeCntrlrConfig2 0x04100068
#define XPB_pci0_pcie_component_and_phy_PCIeCntrlrConfig3 0x0410006c
#define XPB_pci0_pcie_component_and_phy_PCIeVfEnable0 0x04100070
#define XPB_pci0_pcie_component_and_phy_PCIeVfEnable1 0x04100074
#define XPB_pci0_pcie_component_and_phy_PCIeVfBusMasterEn0 0x04100078
#define XPB_pci0_pcie_component_and_phy_PCIeVfBusMasterEn1 0x0410007c
#define XPB_pci0_pcie_component_and_phy_PCIeVfFlrInProg0 0x04100080
#define XPB_pci0_pcie_component_and_phy_PCIeVfFlrInProg1 0x04100084
#define XPB_pci0_pcie_component_and_phy_PCIeVfTphReqEn0 0x04100090
#define XPB_pci0_pcie_component_and_phy_PCIeVfTphReqEn1 0x04100094
#define XPB_pci0_pcie_component_and_phy_PCIeVfPwrState0 0x04100098
#define XPB_pci0_pcie_component_and_phy_PCIeVfPwrState1 0x0410009c
#define XPB_pci0_pcie_component_and_phy_PCIeVfPwrState2 0x041000a0
#define XPB_pci0_pcie_component_and_phy_PCIeVfPwrState3 0x041000a4
#define XPB_pci0_pcie_component_and_phy_PCIeVfPwrState4 0x041000a8
#define XPB_pci0_pcie_component_and_phy_PCIeVfPwrState5 0x041000ac
#define XPB_pci0_pcie_component_and_phy_PCIeVfTphState0 0x041000b0
#define XPB_pci0_pcie_component_and_phy_PCIeVfTphState1 0x041000b4
#define XPB_pci0_pcie_component_and_phy_PCIeVfTphState2 0x041000b8
#define XPB_pci0_pcie_component_and_phy_PCIeVfTphState3 0x041000bc
#define XPB_pci0_pcie_component_and_phy_PCIeVfTphState4 0x041000c0
#define XPB_pci0_pcie_component_and_phy_PCIeVfTphState5 0x041000c4
#define XPB_pci0_pcie_component_and_phy_PCIeVfTphPwrState6 0x041000c8
#define XPB_pci0_pcie_component_and_phy_PCIeStateChangeStat 0x041000cc
#define XPB_pci0_pcie_component_and_phy_PCIePresetCoeff0 0x041000d0
#define XPB_pci0_pcie_component_and_phy_PCIePresetCoeff1 0x041000d4
#define XPB_pci0_pcie_component_and_phy_PCIePresetCoeff2 0x041000d8
#define XPB_pci0_pcie_component_and_phy_PCIePresetCoeff3 0x041000dc
#define XPB_pci0_pcie_component_and_phy_PCIePresetCoeff4 0x041000e0
#define XPB_pci0_pcie_component_and_phy_PCIePresetCoeff5 0x041000e4
#define XPB_pci0_pcie_component_and_phy_PCIePresetCoeff6 0x041000e8
#define XPB_pci0_pcie_component_and_phy_PCIePresetCoeff7 0x041000ec
#define XPB_pci0_pcie_component_and_phy_PCIePresetCoeff8 0x041000f0
#define XPB_pci0_pcie_component_and_phy_PCIePresetCoeff9 0x041000f4
#define XPB_pci0_pcie_component_and_phy_PCIePresetCoeff10 0x041000f8
#define XPB_pci0_pcie_component_and_phy_PCIeLocalLowFreq0 0x04100100
#define XPB_pci0_pcie_component_and_phy_PCIeLocalLowFreq1 0x04100104
#define XPB_pci0_pcie_component_and_phy_PCIeLocalFullSwing0 0x04100108
#define XPB_pci0_pcie_component_and_phy_PCIeLocalFullSwing1 0x0410010c
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_0 0x04100110
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_1 0x04100114
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_2 0x04100118
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_3 0x0410011c
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_4 0x04100120
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_5 0x04100124
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_6 0x04100128
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_7 0x0410012c
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_8 0x04100130
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_9 0x04100134
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_10 0x04100138
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_11 0x0410013c
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_12 0x04100140
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_13 0x04100144
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_14 0x04100148
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_15 0x0410014c
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_16 0x04100150
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_17 0x04100154
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_18 0x04100158
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_19 0x0410015c
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_20 0x04100160
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_21 0x04100164
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_22 0x04100168
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_23 0x0410016c
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_24 0x04100170
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_25 0x04100174
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_26 0x04100178
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_27 0x0410017c
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_28 0x04100180
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_29 0x04100184
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_30 0x04100188
#define XPB_pci0_pcie_component_and_phy_PcieEventMsiFuncMap_31 0x0410018c
#define XPB_pci0_pcie_component_and_phy_PCIeMSIxPendBitArray_0 0x04100190
#define XPB_pci0_pcie_component_and_phy_PCIeMSIxPendBitArray_1 0x04100194
#define XPB_pci0_pcie_component_and_phy_PCIeMSIxPendBitArray_2 0x04100198
#define XPB_pci0_pcie_component_and_phy_PCIeMSIxPendBitArray_3 0x0410019c
#define XPB_pci0_pcie_component_and_phy_PCIeMSIxPendBitArray_4 0x041001a0
#define XPB_pci0_pcie_component_and_phy_PCIeMSIxPendBitArray_5 0x041001a4
#define XPB_pci0_pcie_component_and_phy_PCIeMSIxPendBitArray_6 0x041001a8
#define XPB_pci0_pcie_component_and_phy_PCIeMSIxPendBitArray_7 0x041001ac
#define XPB_pci0_pcie_component_and_phy_PcieVendorMsgHeader0 0x041001b0
#define XPB_pci0_pcie_component_and_phy_PcieVendorMsgHeader1 0x041001b4
#define XPB_pci0_pcie_component_and_phy_PcieVendorMsgHeader2 0x041001b8
#define XPB_pci0_pcie_component_and_phy_PcieVendorMsgHeader3 0x041001bc
#define XPB_pci0_pcie_component_and_phy_PcieVendorMsgData0 0x041001c0
#define XPB_pci0_pcie_component_and_phy_PcieVendorMsgData1 0x041001c4
#define XPB_pci0_pcie_component_and_phy_PcieVendorMsgData2 0x041001c8
#define XPB_pci0_pcie_component_and_phy_PcieVendorMsgData3 0x041001cc
#define XPB_pci0_pcie_component_and_phy_PcieTxVendorMsgHeader0 0x041001d0
#define XPB_pci0_pcie_component_and_phy_PcieTxVendorMsgHeader1 0x041001d4
#define XPB_pci0_credit_tracker_config_PcieCreditThrottleCfg 0x041001d8
#define XPB_pci0_pcie_component_and_phy_PcieIntMsiMsgAborted 0x041001dc
#define XPB_pci1_mu_packet_engine_MUPEMemConfig 0x05070000
#define XPB_pci1_mu_packet_engine_MUPEWQConfig 0x05070004
#define XPB_pci1_mu_packet_engine_MUPECredits0 0x05070008
#define XPB_pci1_mu_packet_engine_MUPECredits1 0x0507000c
#define XPB_pci1_mu_packet_engine_MUPECredits2 0x05070010
#define XPB_pci1_mu_packet_engine_MUPECredits3 0x05070014
#define XPB_pci1_mu_packet_engine_MUPELBConfig 0x05070020
#define XPB_pci1_mu_packet_engine_MUPEMstrCmdSwCL 0x05070040
#define XPB_pci1_mu_packet_engine_MUPEMstrPullDataSwCL0 0x05070044
#define XPB_pci1_mu_packet_engine_MUPEMstrPullDataSwCL1 0x05070048
#define XPB_pci1_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x0507004c
#define XPB_pci1_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x05070050
#define XPB_pci1_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x05070054
#define XPB_pci1_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x05070058
#define XPB_pci1_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x0507005c
#define XPB_pci1_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x05070060
#define XPB_pci1_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x05070064
#define XPB_pci1_mu_packet_engine_MUPEActivePacketCount 0x05070400
#define XPB_pci1_mu_packet_engine_MUPEPeakPacketCount 0x05070404
#define XPB_pci1_mu_packet_engine_MUPEConfig 0x05070800
#define XPB_pci1_mu_packet_engine_MUPEAction 0x05070804
#define XPB_pci1_mu_packet_engine_MUPEThrottleMask0 0x05070808
#define XPB_pci1_mu_packet_engine_MUPEThrottleMask1 0x0507080c
#define XPB_pci1_mu_misc_engine_XpbErrConfig 0x05080000
#define XPB_pci1_mu_misc_engine_XpbTOErrStat 0x05080004
#define XPB_pci1_mu_misc_engine_XpbWrErrStat 0x05080008
#define XPB_pci1_mu_misc_engine_SwCreditLimit 0x0508000c
#define XPB_pci1_credit_tracker_config_CreditThrottle 0x05080010
#define XPB_pci1_mu_misc_engine_Ring_0_Base 0x05080100
#define XPB_pci1_mu_misc_engine_Ring_0_Head 0x05080104
#define XPB_pci1_mu_misc_engine_Ring_0_Tail 0x05080108
#define XPB_pci1_mu_misc_engine_Ring_1_Base 0x05080110
#define XPB_pci1_mu_misc_engine_Ring_1_Head 0x05080114
#define XPB_pci1_mu_misc_engine_Ring_1_Tail 0x05080118
#define XPB_pci1_mu_misc_engine_Ring_2_Base 0x05080120
#define XPB_pci1_mu_misc_engine_Ring_2_Head 0x05080124
#define XPB_pci1_mu_misc_engine_Ring_2_Tail 0x05080128
#define XPB_pci1_mu_misc_engine_Ring_3_Base 0x05080130
#define XPB_pci1_mu_misc_engine_Ring_3_Head 0x05080134
#define XPB_pci1_mu_misc_engine_Ring_3_Tail 0x05080138
#define XPB_pci1_mu_misc_engine_Ring_4_Base 0x05080140
#define XPB_pci1_mu_misc_engine_Ring_4_Head 0x05080144
#define XPB_pci1_mu_misc_engine_Ring_4_Tail 0x05080148
#define XPB_pci1_mu_misc_engine_Ring_5_Base 0x05080150
#define XPB_pci1_mu_misc_engine_Ring_5_Head 0x05080154
#define XPB_pci1_mu_misc_engine_Ring_5_Tail 0x05080158
#define XPB_pci1_mu_misc_engine_Ring_6_Base 0x05080160
#define XPB_pci1_mu_misc_engine_Ring_6_Head 0x05080164
#define XPB_pci1_mu_misc_engine_Ring_6_Tail 0x05080168
#define XPB_pci1_mu_misc_engine_Ring_7_Base 0x05080170
#define XPB_pci1_mu_misc_engine_Ring_7_Head 0x05080174
#define XPB_pci1_mu_misc_engine_Ring_7_Tail 0x05080178
#define XPB_pci1_mu_misc_engine_Ring_8_Base 0x05080180
#define XPB_pci1_mu_misc_engine_Ring_8_Head 0x05080184
#define XPB_pci1_mu_misc_engine_Ring_8_Tail 0x05080188
#define XPB_pci1_mu_misc_engine_Ring_9_Base 0x05080190
#define XPB_pci1_mu_misc_engine_Ring_9_Head 0x05080194
#define XPB_pci1_mu_misc_engine_Ring_9_Tail 0x05080198
#define XPB_pci1_mu_misc_engine_Ring_10_Base 0x050801a0
#define XPB_pci1_mu_misc_engine_Ring_10_Head 0x050801a4
#define XPB_pci1_mu_misc_engine_Ring_10_Tail 0x050801a8
#define XPB_pci1_mu_misc_engine_Ring_11_Base 0x050801b0
#define XPB_pci1_mu_misc_engine_Ring_11_Head 0x050801b4
#define XPB_pci1_mu_misc_engine_Ring_11_Tail 0x050801b8
#define XPB_pci1_mu_misc_engine_Ring_12_Base 0x050801c0
#define XPB_pci1_mu_misc_engine_Ring_12_Head 0x050801c4
#define XPB_pci1_mu_misc_engine_Ring_12_Tail 0x050801c8
#define XPB_pci1_mu_misc_engine_Ring_13_Base 0x050801d0
#define XPB_pci1_mu_misc_engine_Ring_13_Head 0x050801d4
#define XPB_pci1_mu_misc_engine_Ring_13_Tail 0x050801d8
#define XPB_pci1_mu_misc_engine_Ring_14_Base 0x050801e0
#define XPB_pci1_mu_misc_engine_Ring_14_Head 0x050801e4
#define XPB_pci1_mu_misc_engine_Ring_14_Tail 0x050801e8
#define XPB_pci1_mu_misc_engine_Ring_15_Base 0x050801f0
#define XPB_pci1_mu_misc_engine_Ring_15_Head 0x050801f4
#define XPB_pci1_mu_misc_engine_Ring_15_Tail 0x050801f8
#define XPB_pci1_island_master_bridge_Target0AddressModeCfg 0x050a0000
#define XPB_pci1_island_master_bridge_Target1AddressModeCfg 0x050a0004
#define XPB_pci1_island_master_bridge_Target2AddressModeCfg 0x050a0008
#define XPB_pci1_island_master_bridge_Target3AddressModeCfg 0x050a000c
#define XPB_pci1_island_master_bridge_Target4AddressModeCfg 0x050a0010
#define XPB_pci1_island_master_bridge_Target5AddressModeCfg 0x050a0014
#define XPB_pci1_island_master_bridge_Target6AddressModeCfg 0x050a0018
#define XPB_pci1_island_master_bridge_Target7AddressModeCfg 0x050a001c
#define XPB_pci1_island_master_bridge_Target8AddressModeCfg 0x050a0020
#define XPB_pci1_island_master_bridge_Target9AddressModeCfg 0x050a0024
#define XPB_pci1_island_master_bridge_Target10AddressModeCfg 0x050a0028
#define XPB_pci1_island_master_bridge_Target11AddressModeCfg 0x050a002c
#define XPB_pci1_island_master_bridge_Target12AddressModeCfg 0x050a0030
#define XPB_pci1_island_master_bridge_Target13AddressModeCfg 0x050a0034
#define XPB_pci1_island_master_bridge_Target14AddressModeCfg 0x050a0038
#define XPB_pci1_island_master_bridge_Target15AddressModeCfg 0x050a003c
#define XPB_pci1_island_master_bridge_IslandConfigurationClassA 0x050a0040
#define XPB_pci1_island_master_bridge_ImbSmPushBusCfg 0x050a0044
#define XPB_pci1_island_master_bridge_ImbPullDaBusCfg 0x050a0048
#define XPB_pci1_island_master_bridge_ImbCmdArbitrationCfg 0x050a004c
#define XPB_pci1_island_master_bridge_ImbIslandIdCfg 0x050a0050
#define XPB_pci1_island_master_bridge_CmdCreditTrackers 0x050a0054
#define XPB_pci1_island_master_bridge_DsfDataCreditTrackers 0x050a0058
#define XPB_pci1_island_master_bridge_PushMstCreditTrackers 0x050a005c
#define XPB_pci1_island_master_bridge_DsfPullidCreditTrackers 0x050a0060
#define XPB_pci1_island_master_bridge_PullidMstCreditTrackers 0x050a0064
#define XPB_pci1_island_master_bridge_PullDaTgtCreditTrackers 0x050a0068
#define XPB_pci1_peripheral_interrupt_manager_Status 0x050b0000
#define XPB_pci1_peripheral_interrupt_manager_IntStatusLow 0x050b0008
#define XPB_pci1_peripheral_interrupt_manager_IntStatusMid 0x050b0010
#define XPB_pci1_peripheral_interrupt_manager_IntStatusHigh 0x050b0018
#define XPB_pci1_peripheral_interrupt_manager_StatusEventConfig0 0x050b0028
#define XPB_pci1_peripheral_interrupt_manager_StatusEventConfig1 0x050b002c
#define XPB_pci1_peripheral_interrupt_manager_EventOut 0x050b0030
#define XPB_pci1_peripheral_interrupt_manager_CaptureTimerStatus 0x050b0038
#define XPB_pci1_peripheral_interrupt_manager_CaptureTimerValue 0x050b003c
#define XPB_pci1_perf_mux_config_PerformanceAnalyzerControl 0x050b0040
#define XPB_pci1_assertions_AssertionsConfig 0x050b0044
#define XPB_pci1_credit_tracker_config_CreditThrottleConfig 0x050b0048
#define XPB_pci1_credit_tracker_config_CreditThrottleAction 0x050b004c
#define XPB_pci1_dsf_cpp_config_DsfCppConfig 0x050b0050
#define XPB_pci1_dsf_cpp_config_DsfCppAction 0x050b0054
#define XPB_pci1_peripheral_trng_AsyncRing 0x050c0000
#define XPB_pci1_peripheral_trng_AsyncTest 0x050c0004
#define XPB_pci1_peripheral_trng_AsyncConfig 0x050c0010
#define XPB_pci1_peripheral_performance_analyzer_Configuration 0x050f0000
#define XPB_pci1_peripheral_performance_analyzer_Timer 0x050f0008
#define XPB_pci1_peripheral_performance_analyzer_FifoControl 0x050f0010
#define XPB_pci1_peripheral_performance_analyzer_FifoData 0x050f0014
#define XPB_pci1_peripheral_performance_analyzer_TriggerFSMStatus 0x050f0018
#define XPB_pci1_peripheral_performance_analyzer_TriggerFSMControl 0x050f001c
#define XPB_pci1_peripheral_performance_analyzer_TriggerRestartCounter0 0x050f0020
#define XPB_pci1_peripheral_performance_analyzer_TriggerRestartCounter1 0x050f0024
#define XPB_pci1_peripheral_performance_analyzer_TriggerCounter0 0x050f0028
#define XPB_pci1_peripheral_performance_analyzer_TriggerCounter1 0x050f002c
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare0 0x050f0040
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare1 0x050f0044
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare2 0x050f0048
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare3 0x050f004c
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare4 0x050f0050
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare5 0x050f0054
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare6 0x050f0058
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare7 0x050f005c
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare8 0x050f0060
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare9 0x050f0064
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare10 0x050f0068
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare11 0x050f006c
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare12 0x050f0070
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare13 0x050f0074
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare14 0x050f0078
#define XPB_pci1_peripheral_performance_analyzer_MaskCompare15 0x050f007c
#define XPB_pci1_peripheral_performance_analyzer_TriggerState0Config0 0x050f0080
#define XPB_pci1_peripheral_performance_analyzer_TriggerState0Config1 0x050f0084
#define XPB_pci1_peripheral_performance_analyzer_TriggerState1Config0 0x050f0088
#define XPB_pci1_peripheral_performance_analyzer_TriggerState1Config1 0x050f008c
#define XPB_pci1_peripheral_performance_analyzer_TriggerState2Config0 0x050f0090
#define XPB_pci1_peripheral_performance_analyzer_TriggerState2Config1 0x050f0094
#define XPB_pci1_peripheral_performance_analyzer_TriggerState3Config0 0x050f0098
#define XPB_pci1_peripheral_performance_analyzer_TriggerState3Config1 0x050f009c
#define XPB_pci1_peripheral_performance_analyzer_TriggerState4Config0 0x050f00a0
#define XPB_pci1_peripheral_performance_analyzer_TriggerState4Config1 0x050f00a4
#define XPB_pci1_peripheral_performance_analyzer_TriggerState5Config0 0x050f00a8
#define XPB_pci1_peripheral_performance_analyzer_TriggerState5Config1 0x050f00ac
#define XPB_pci1_peripheral_performance_analyzer_TriggerState6Config0 0x050f00b0
#define XPB_pci1_peripheral_performance_analyzer_TriggerState6Config1 0x050f00b4
#define XPB_pci1_peripheral_performance_analyzer_TriggerState7Config0 0x050f00b8
#define XPB_pci1_peripheral_performance_analyzer_TriggerState7Config1 0x050f00bc
#define XPB_pci1_peripheral_performance_analyzer_Capture0 0x050f00c0
#define XPB_pci1_peripheral_performance_analyzer_Capture1 0x050f00c4
#define XPB_pci1_peripheral_performance_analyzer_Capture2 0x050f00c8
#define XPB_pci1_peripheral_performance_analyzer_Capture3 0x050f00cc
#define XPB_pci1_peripheral_performance_analyzer_Capture4 0x050f00d0
#define XPB_pci1_peripheral_performance_analyzer_Capture5 0x050f00d4
#define XPB_pci1_peripheral_performance_analyzer_Capture6 0x050f00d8
#define XPB_pci1_peripheral_performance_analyzer_Capture7 0x050f00dc
#define XPB_pci1_peripheral_performance_analyzer_PerformanceCounter0 0x050f00e0
#define XPB_pci1_peripheral_performance_analyzer_PerformanceCounter1 0x050f00e4
#define XPB_pci1_peripheral_performance_analyzer_PerformanceCounter2 0x050f00e8
#define XPB_pci1_peripheral_performance_analyzer_PerformanceCounter3 0x050f00ec
#define XPB_pci1_pcie_component_and_phy_PCIeCompConfig0 0x05100000
#define XPB_pci1_pcie_component_and_phy_PCIeCompConfig1 0x05100004
#define XPB_pci1_pcie_component_and_phy_PCIeCompConfig2 0x05100008
#define XPB_pci1_pcie_component_and_phy_PCIeCompConfig3 0x0510000c
#define XPB_pci1_pcie_component_and_phy_PCIeCpptPushCredit 0x05100014
#define XPB_pci1_pcie_component_and_phy_PCIePciemStatTotal 0x05100018
#define XPB_pci1_pcie_component_and_phy_PCIePciemStatWrite 0x0510001c
#define XPB_pci1_pcie_component_and_phy_PCIePciemStatRead 0x05100020
#define XPB_pci1_pcie_component_and_phy_PCIeSramCtl 0x05100024
#define XPB_pci1_pcie_component_and_phy_PCIeARIError0 0x05100028
#define XPB_pci1_pcie_component_and_phy_PCIeARIError1 0x0510002c
#define XPB_pci1_pcie_component_and_phy_PCIeARIError2 0x05100030
#define XPB_pci1_pcie_component_and_phy_PCIeARIError3 0x05100034
#define XPB_pci1_pcie_component_and_phy_PCIeARIError4 0x05100038
#define XPB_pci1_pcie_component_and_phy_PCIeARIError5 0x0510003c
#define XPB_pci1_pcie_component_and_phy_PCIeARIError6 0x05100040
#define XPB_pci1_pcie_component_and_phy_PCIeARIError7 0x05100044
#define XPB_pci1_pcie_component_and_phy_SerDes4RdWr03To00 0x05100048
#define XPB_pci1_pcie_component_and_phy_SerDes4RdWr07To04 0x0510004c
#define XPB_pci1_pcie_component_and_phy_SerDes4RdData03To00 0x05100050
#define XPB_pci1_pcie_component_and_phy_SerDes4RdData07To04 0x05100054
#define XPB_pci1_pcie_component_and_phy_PCIeAssertConfig 0x05100058
#define XPB_pci1_pcie_component_and_phy_PCIeCntrlrConfig0 0x05100060
#define XPB_pci1_pcie_component_and_phy_PCIeCntrlrConfig1 0x05100064
#define XPB_pci1_pcie_component_and_phy_PCIeCntrlrConfig2 0x05100068
#define XPB_pci1_pcie_component_and_phy_PCIeCntrlrConfig3 0x0510006c
#define XPB_pci1_pcie_component_and_phy_PCIeVfEnable0 0x05100070
#define XPB_pci1_pcie_component_and_phy_PCIeVfEnable1 0x05100074
#define XPB_pci1_pcie_component_and_phy_PCIeVfBusMasterEn0 0x05100078
#define XPB_pci1_pcie_component_and_phy_PCIeVfBusMasterEn1 0x0510007c
#define XPB_pci1_pcie_component_and_phy_PCIeVfFlrInProg0 0x05100080
#define XPB_pci1_pcie_component_and_phy_PCIeVfFlrInProg1 0x05100084
#define XPB_pci1_pcie_component_and_phy_PCIeVfTphReqEn0 0x05100090
#define XPB_pci1_pcie_component_and_phy_PCIeVfTphReqEn1 0x05100094
#define XPB_pci1_pcie_component_and_phy_PCIeVfPwrState0 0x05100098
#define XPB_pci1_pcie_component_and_phy_PCIeVfPwrState1 0x0510009c
#define XPB_pci1_pcie_component_and_phy_PCIeVfPwrState2 0x051000a0
#define XPB_pci1_pcie_component_and_phy_PCIeVfPwrState3 0x051000a4
#define XPB_pci1_pcie_component_and_phy_PCIeVfPwrState4 0x051000a8
#define XPB_pci1_pcie_component_and_phy_PCIeVfPwrState5 0x051000ac
#define XPB_pci1_pcie_component_and_phy_PCIeVfTphState0 0x051000b0
#define XPB_pci1_pcie_component_and_phy_PCIeVfTphState1 0x051000b4
#define XPB_pci1_pcie_component_and_phy_PCIeVfTphState2 0x051000b8
#define XPB_pci1_pcie_component_and_phy_PCIeVfTphState3 0x051000bc
#define XPB_pci1_pcie_component_and_phy_PCIeVfTphState4 0x051000c0
#define XPB_pci1_pcie_component_and_phy_PCIeVfTphState5 0x051000c4
#define XPB_pci1_pcie_component_and_phy_PCIeVfTphPwrState6 0x051000c8
#define XPB_pci1_pcie_component_and_phy_PCIeStateChangeStat 0x051000cc
#define XPB_pci1_pcie_component_and_phy_PCIePresetCoeff0 0x051000d0
#define XPB_pci1_pcie_component_and_phy_PCIePresetCoeff1 0x051000d4
#define XPB_pci1_pcie_component_and_phy_PCIePresetCoeff2 0x051000d8
#define XPB_pci1_pcie_component_and_phy_PCIePresetCoeff3 0x051000dc
#define XPB_pci1_pcie_component_and_phy_PCIePresetCoeff4 0x051000e0
#define XPB_pci1_pcie_component_and_phy_PCIePresetCoeff5 0x051000e4
#define XPB_pci1_pcie_component_and_phy_PCIePresetCoeff6 0x051000e8
#define XPB_pci1_pcie_component_and_phy_PCIePresetCoeff7 0x051000ec
#define XPB_pci1_pcie_component_and_phy_PCIePresetCoeff8 0x051000f0
#define XPB_pci1_pcie_component_and_phy_PCIePresetCoeff9 0x051000f4
#define XPB_pci1_pcie_component_and_phy_PCIePresetCoeff10 0x051000f8
#define XPB_pci1_pcie_component_and_phy_PCIeLocalLowFreq0 0x05100100
#define XPB_pci1_pcie_component_and_phy_PCIeLocalLowFreq1 0x05100104
#define XPB_pci1_pcie_component_and_phy_PCIeLocalFullSwing0 0x05100108
#define XPB_pci1_pcie_component_and_phy_PCIeLocalFullSwing1 0x0510010c
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_0 0x05100110
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_1 0x05100114
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_2 0x05100118
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_3 0x0510011c
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_4 0x05100120
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_5 0x05100124
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_6 0x05100128
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_7 0x0510012c
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_8 0x05100130
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_9 0x05100134
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_10 0x05100138
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_11 0x0510013c
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_12 0x05100140
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_13 0x05100144
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_14 0x05100148
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_15 0x0510014c
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_16 0x05100150
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_17 0x05100154
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_18 0x05100158
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_19 0x0510015c
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_20 0x05100160
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_21 0x05100164
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_22 0x05100168
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_23 0x0510016c
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_24 0x05100170
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_25 0x05100174
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_26 0x05100178
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_27 0x0510017c
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_28 0x05100180
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_29 0x05100184
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_30 0x05100188
#define XPB_pci1_pcie_component_and_phy_PcieEventMsiFuncMap_31 0x0510018c
#define XPB_pci1_pcie_component_and_phy_PCIeMSIxPendBitArray_0 0x05100190
#define XPB_pci1_pcie_component_and_phy_PCIeMSIxPendBitArray_1 0x05100194
#define XPB_pci1_pcie_component_and_phy_PCIeMSIxPendBitArray_2 0x05100198
#define XPB_pci1_pcie_component_and_phy_PCIeMSIxPendBitArray_3 0x0510019c
#define XPB_pci1_pcie_component_and_phy_PCIeMSIxPendBitArray_4 0x051001a0
#define XPB_pci1_pcie_component_and_phy_PCIeMSIxPendBitArray_5 0x051001a4
#define XPB_pci1_pcie_component_and_phy_PCIeMSIxPendBitArray_6 0x051001a8
#define XPB_pci1_pcie_component_and_phy_PCIeMSIxPendBitArray_7 0x051001ac
#define XPB_pci1_pcie_component_and_phy_PcieVendorMsgHeader0 0x051001b0
#define XPB_pci1_pcie_component_and_phy_PcieVendorMsgHeader1 0x051001b4
#define XPB_pci1_pcie_component_and_phy_PcieVendorMsgHeader2 0x051001b8
#define XPB_pci1_pcie_component_and_phy_PcieVendorMsgHeader3 0x051001bc
#define XPB_pci1_pcie_component_and_phy_PcieVendorMsgData0 0x051001c0
#define XPB_pci1_pcie_component_and_phy_PcieVendorMsgData1 0x051001c4
#define XPB_pci1_pcie_component_and_phy_PcieVendorMsgData2 0x051001c8
#define XPB_pci1_pcie_component_and_phy_PcieVendorMsgData3 0x051001cc
#define XPB_pci1_pcie_component_and_phy_PcieTxVendorMsgHeader0 0x051001d0
#define XPB_pci1_pcie_component_and_phy_PcieTxVendorMsgHeader1 0x051001d4
#define XPB_pci1_credit_tracker_config_PcieCreditThrottleCfg 0x051001d8
#define XPB_pci1_pcie_component_and_phy_PcieIntMsiMsgAborted 0x051001dc
#define XPB_pci2_mu_packet_engine_MUPEMemConfig 0x06070000
#define XPB_pci2_mu_packet_engine_MUPEWQConfig 0x06070004
#define XPB_pci2_mu_packet_engine_MUPECredits0 0x06070008
#define XPB_pci2_mu_packet_engine_MUPECredits1 0x0607000c
#define XPB_pci2_mu_packet_engine_MUPECredits2 0x06070010
#define XPB_pci2_mu_packet_engine_MUPECredits3 0x06070014
#define XPB_pci2_mu_packet_engine_MUPELBConfig 0x06070020
#define XPB_pci2_mu_packet_engine_MUPEMstrCmdSwCL 0x06070040
#define XPB_pci2_mu_packet_engine_MUPEMstrPullDataSwCL0 0x06070044
#define XPB_pci2_mu_packet_engine_MUPEMstrPullDataSwCL1 0x06070048
#define XPB_pci2_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x0607004c
#define XPB_pci2_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x06070050
#define XPB_pci2_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x06070054
#define XPB_pci2_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x06070058
#define XPB_pci2_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x0607005c
#define XPB_pci2_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x06070060
#define XPB_pci2_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x06070064
#define XPB_pci2_mu_packet_engine_MUPEActivePacketCount 0x06070400
#define XPB_pci2_mu_packet_engine_MUPEPeakPacketCount 0x06070404
#define XPB_pci2_mu_packet_engine_MUPEConfig 0x06070800
#define XPB_pci2_mu_packet_engine_MUPEAction 0x06070804
#define XPB_pci2_mu_packet_engine_MUPEThrottleMask0 0x06070808
#define XPB_pci2_mu_packet_engine_MUPEThrottleMask1 0x0607080c
#define XPB_pci2_mu_misc_engine_XpbErrConfig 0x06080000
#define XPB_pci2_mu_misc_engine_XpbTOErrStat 0x06080004
#define XPB_pci2_mu_misc_engine_XpbWrErrStat 0x06080008
#define XPB_pci2_mu_misc_engine_SwCreditLimit 0x0608000c
#define XPB_pci2_credit_tracker_config_CreditThrottle 0x06080010
#define XPB_pci2_mu_misc_engine_Ring_0_Base 0x06080100
#define XPB_pci2_mu_misc_engine_Ring_0_Head 0x06080104
#define XPB_pci2_mu_misc_engine_Ring_0_Tail 0x06080108
#define XPB_pci2_mu_misc_engine_Ring_1_Base 0x06080110
#define XPB_pci2_mu_misc_engine_Ring_1_Head 0x06080114
#define XPB_pci2_mu_misc_engine_Ring_1_Tail 0x06080118
#define XPB_pci2_mu_misc_engine_Ring_2_Base 0x06080120
#define XPB_pci2_mu_misc_engine_Ring_2_Head 0x06080124
#define XPB_pci2_mu_misc_engine_Ring_2_Tail 0x06080128
#define XPB_pci2_mu_misc_engine_Ring_3_Base 0x06080130
#define XPB_pci2_mu_misc_engine_Ring_3_Head 0x06080134
#define XPB_pci2_mu_misc_engine_Ring_3_Tail 0x06080138
#define XPB_pci2_mu_misc_engine_Ring_4_Base 0x06080140
#define XPB_pci2_mu_misc_engine_Ring_4_Head 0x06080144
#define XPB_pci2_mu_misc_engine_Ring_4_Tail 0x06080148
#define XPB_pci2_mu_misc_engine_Ring_5_Base 0x06080150
#define XPB_pci2_mu_misc_engine_Ring_5_Head 0x06080154
#define XPB_pci2_mu_misc_engine_Ring_5_Tail 0x06080158
#define XPB_pci2_mu_misc_engine_Ring_6_Base 0x06080160
#define XPB_pci2_mu_misc_engine_Ring_6_Head 0x06080164
#define XPB_pci2_mu_misc_engine_Ring_6_Tail 0x06080168
#define XPB_pci2_mu_misc_engine_Ring_7_Base 0x06080170
#define XPB_pci2_mu_misc_engine_Ring_7_Head 0x06080174
#define XPB_pci2_mu_misc_engine_Ring_7_Tail 0x06080178
#define XPB_pci2_mu_misc_engine_Ring_8_Base 0x06080180
#define XPB_pci2_mu_misc_engine_Ring_8_Head 0x06080184
#define XPB_pci2_mu_misc_engine_Ring_8_Tail 0x06080188
#define XPB_pci2_mu_misc_engine_Ring_9_Base 0x06080190
#define XPB_pci2_mu_misc_engine_Ring_9_Head 0x06080194
#define XPB_pci2_mu_misc_engine_Ring_9_Tail 0x06080198
#define XPB_pci2_mu_misc_engine_Ring_10_Base 0x060801a0
#define XPB_pci2_mu_misc_engine_Ring_10_Head 0x060801a4
#define XPB_pci2_mu_misc_engine_Ring_10_Tail 0x060801a8
#define XPB_pci2_mu_misc_engine_Ring_11_Base 0x060801b0
#define XPB_pci2_mu_misc_engine_Ring_11_Head 0x060801b4
#define XPB_pci2_mu_misc_engine_Ring_11_Tail 0x060801b8
#define XPB_pci2_mu_misc_engine_Ring_12_Base 0x060801c0
#define XPB_pci2_mu_misc_engine_Ring_12_Head 0x060801c4
#define XPB_pci2_mu_misc_engine_Ring_12_Tail 0x060801c8
#define XPB_pci2_mu_misc_engine_Ring_13_Base 0x060801d0
#define XPB_pci2_mu_misc_engine_Ring_13_Head 0x060801d4
#define XPB_pci2_mu_misc_engine_Ring_13_Tail 0x060801d8
#define XPB_pci2_mu_misc_engine_Ring_14_Base 0x060801e0
#define XPB_pci2_mu_misc_engine_Ring_14_Head 0x060801e4
#define XPB_pci2_mu_misc_engine_Ring_14_Tail 0x060801e8
#define XPB_pci2_mu_misc_engine_Ring_15_Base 0x060801f0
#define XPB_pci2_mu_misc_engine_Ring_15_Head 0x060801f4
#define XPB_pci2_mu_misc_engine_Ring_15_Tail 0x060801f8
#define XPB_pci2_island_master_bridge_Target0AddressModeCfg 0x060a0000
#define XPB_pci2_island_master_bridge_Target1AddressModeCfg 0x060a0004
#define XPB_pci2_island_master_bridge_Target2AddressModeCfg 0x060a0008
#define XPB_pci2_island_master_bridge_Target3AddressModeCfg 0x060a000c
#define XPB_pci2_island_master_bridge_Target4AddressModeCfg 0x060a0010
#define XPB_pci2_island_master_bridge_Target5AddressModeCfg 0x060a0014
#define XPB_pci2_island_master_bridge_Target6AddressModeCfg 0x060a0018
#define XPB_pci2_island_master_bridge_Target7AddressModeCfg 0x060a001c
#define XPB_pci2_island_master_bridge_Target8AddressModeCfg 0x060a0020
#define XPB_pci2_island_master_bridge_Target9AddressModeCfg 0x060a0024
#define XPB_pci2_island_master_bridge_Target10AddressModeCfg 0x060a0028
#define XPB_pci2_island_master_bridge_Target11AddressModeCfg 0x060a002c
#define XPB_pci2_island_master_bridge_Target12AddressModeCfg 0x060a0030
#define XPB_pci2_island_master_bridge_Target13AddressModeCfg 0x060a0034
#define XPB_pci2_island_master_bridge_Target14AddressModeCfg 0x060a0038
#define XPB_pci2_island_master_bridge_Target15AddressModeCfg 0x060a003c
#define XPB_pci2_island_master_bridge_IslandConfigurationClassA 0x060a0040
#define XPB_pci2_island_master_bridge_ImbSmPushBusCfg 0x060a0044
#define XPB_pci2_island_master_bridge_ImbPullDaBusCfg 0x060a0048
#define XPB_pci2_island_master_bridge_ImbCmdArbitrationCfg 0x060a004c
#define XPB_pci2_island_master_bridge_ImbIslandIdCfg 0x060a0050
#define XPB_pci2_island_master_bridge_CmdCreditTrackers 0x060a0054
#define XPB_pci2_island_master_bridge_DsfDataCreditTrackers 0x060a0058
#define XPB_pci2_island_master_bridge_PushMstCreditTrackers 0x060a005c
#define XPB_pci2_island_master_bridge_DsfPullidCreditTrackers 0x060a0060
#define XPB_pci2_island_master_bridge_PullidMstCreditTrackers 0x060a0064
#define XPB_pci2_island_master_bridge_PullDaTgtCreditTrackers 0x060a0068
#define XPB_pci2_peripheral_interrupt_manager_Status 0x060b0000
#define XPB_pci2_peripheral_interrupt_manager_IntStatusLow 0x060b0008
#define XPB_pci2_peripheral_interrupt_manager_IntStatusMid 0x060b0010
#define XPB_pci2_peripheral_interrupt_manager_IntStatusHigh 0x060b0018
#define XPB_pci2_peripheral_interrupt_manager_StatusEventConfig0 0x060b0028
#define XPB_pci2_peripheral_interrupt_manager_StatusEventConfig1 0x060b002c
#define XPB_pci2_peripheral_interrupt_manager_EventOut 0x060b0030
#define XPB_pci2_peripheral_interrupt_manager_CaptureTimerStatus 0x060b0038
#define XPB_pci2_peripheral_interrupt_manager_CaptureTimerValue 0x060b003c
#define XPB_pci2_perf_mux_config_PerformanceAnalyzerControl 0x060b0040
#define XPB_pci2_assertions_AssertionsConfig 0x060b0044
#define XPB_pci2_credit_tracker_config_CreditThrottleConfig 0x060b0048
#define XPB_pci2_credit_tracker_config_CreditThrottleAction 0x060b004c
#define XPB_pci2_dsf_cpp_config_DsfCppConfig 0x060b0050
#define XPB_pci2_dsf_cpp_config_DsfCppAction 0x060b0054
#define XPB_pci2_peripheral_trng_AsyncRing 0x060c0000
#define XPB_pci2_peripheral_trng_AsyncTest 0x060c0004
#define XPB_pci2_peripheral_trng_AsyncConfig 0x060c0010
#define XPB_pci2_peripheral_performance_analyzer_Configuration 0x060f0000
#define XPB_pci2_peripheral_performance_analyzer_Timer 0x060f0008
#define XPB_pci2_peripheral_performance_analyzer_FifoControl 0x060f0010
#define XPB_pci2_peripheral_performance_analyzer_FifoData 0x060f0014
#define XPB_pci2_peripheral_performance_analyzer_TriggerFSMStatus 0x060f0018
#define XPB_pci2_peripheral_performance_analyzer_TriggerFSMControl 0x060f001c
#define XPB_pci2_peripheral_performance_analyzer_TriggerRestartCounter0 0x060f0020
#define XPB_pci2_peripheral_performance_analyzer_TriggerRestartCounter1 0x060f0024
#define XPB_pci2_peripheral_performance_analyzer_TriggerCounter0 0x060f0028
#define XPB_pci2_peripheral_performance_analyzer_TriggerCounter1 0x060f002c
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare0 0x060f0040
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare1 0x060f0044
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare2 0x060f0048
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare3 0x060f004c
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare4 0x060f0050
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare5 0x060f0054
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare6 0x060f0058
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare7 0x060f005c
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare8 0x060f0060
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare9 0x060f0064
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare10 0x060f0068
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare11 0x060f006c
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare12 0x060f0070
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare13 0x060f0074
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare14 0x060f0078
#define XPB_pci2_peripheral_performance_analyzer_MaskCompare15 0x060f007c
#define XPB_pci2_peripheral_performance_analyzer_TriggerState0Config0 0x060f0080
#define XPB_pci2_peripheral_performance_analyzer_TriggerState0Config1 0x060f0084
#define XPB_pci2_peripheral_performance_analyzer_TriggerState1Config0 0x060f0088
#define XPB_pci2_peripheral_performance_analyzer_TriggerState1Config1 0x060f008c
#define XPB_pci2_peripheral_performance_analyzer_TriggerState2Config0 0x060f0090
#define XPB_pci2_peripheral_performance_analyzer_TriggerState2Config1 0x060f0094
#define XPB_pci2_peripheral_performance_analyzer_TriggerState3Config0 0x060f0098
#define XPB_pci2_peripheral_performance_analyzer_TriggerState3Config1 0x060f009c
#define XPB_pci2_peripheral_performance_analyzer_TriggerState4Config0 0x060f00a0
#define XPB_pci2_peripheral_performance_analyzer_TriggerState4Config1 0x060f00a4
#define XPB_pci2_peripheral_performance_analyzer_TriggerState5Config0 0x060f00a8
#define XPB_pci2_peripheral_performance_analyzer_TriggerState5Config1 0x060f00ac
#define XPB_pci2_peripheral_performance_analyzer_TriggerState6Config0 0x060f00b0
#define XPB_pci2_peripheral_performance_analyzer_TriggerState6Config1 0x060f00b4
#define XPB_pci2_peripheral_performance_analyzer_TriggerState7Config0 0x060f00b8
#define XPB_pci2_peripheral_performance_analyzer_TriggerState7Config1 0x060f00bc
#define XPB_pci2_peripheral_performance_analyzer_Capture0 0x060f00c0
#define XPB_pci2_peripheral_performance_analyzer_Capture1 0x060f00c4
#define XPB_pci2_peripheral_performance_analyzer_Capture2 0x060f00c8
#define XPB_pci2_peripheral_performance_analyzer_Capture3 0x060f00cc
#define XPB_pci2_peripheral_performance_analyzer_Capture4 0x060f00d0
#define XPB_pci2_peripheral_performance_analyzer_Capture5 0x060f00d4
#define XPB_pci2_peripheral_performance_analyzer_Capture6 0x060f00d8
#define XPB_pci2_peripheral_performance_analyzer_Capture7 0x060f00dc
#define XPB_pci2_peripheral_performance_analyzer_PerformanceCounter0 0x060f00e0
#define XPB_pci2_peripheral_performance_analyzer_PerformanceCounter1 0x060f00e4
#define XPB_pci2_peripheral_performance_analyzer_PerformanceCounter2 0x060f00e8
#define XPB_pci2_peripheral_performance_analyzer_PerformanceCounter3 0x060f00ec
#define XPB_pci2_pcie_component_and_phy_PCIeCompConfig0 0x06100000
#define XPB_pci2_pcie_component_and_phy_PCIeCompConfig1 0x06100004
#define XPB_pci2_pcie_component_and_phy_PCIeCompConfig2 0x06100008
#define XPB_pci2_pcie_component_and_phy_PCIeCompConfig3 0x0610000c
#define XPB_pci2_pcie_component_and_phy_PCIeCpptPushCredit 0x06100014
#define XPB_pci2_pcie_component_and_phy_PCIePciemStatTotal 0x06100018
#define XPB_pci2_pcie_component_and_phy_PCIePciemStatWrite 0x0610001c
#define XPB_pci2_pcie_component_and_phy_PCIePciemStatRead 0x06100020
#define XPB_pci2_pcie_component_and_phy_PCIeSramCtl 0x06100024
#define XPB_pci2_pcie_component_and_phy_PCIeARIError0 0x06100028
#define XPB_pci2_pcie_component_and_phy_PCIeARIError1 0x0610002c
#define XPB_pci2_pcie_component_and_phy_PCIeARIError2 0x06100030
#define XPB_pci2_pcie_component_and_phy_PCIeARIError3 0x06100034
#define XPB_pci2_pcie_component_and_phy_PCIeARIError4 0x06100038
#define XPB_pci2_pcie_component_and_phy_PCIeARIError5 0x0610003c
#define XPB_pci2_pcie_component_and_phy_PCIeARIError6 0x06100040
#define XPB_pci2_pcie_component_and_phy_PCIeARIError7 0x06100044
#define XPB_pci2_pcie_component_and_phy_SerDes4RdWr03To00 0x06100048
#define XPB_pci2_pcie_component_and_phy_SerDes4RdWr07To04 0x0610004c
#define XPB_pci2_pcie_component_and_phy_SerDes4RdData03To00 0x06100050
#define XPB_pci2_pcie_component_and_phy_SerDes4RdData07To04 0x06100054
#define XPB_pci2_pcie_component_and_phy_PCIeAssertConfig 0x06100058
#define XPB_pci2_pcie_component_and_phy_PCIeCntrlrConfig0 0x06100060
#define XPB_pci2_pcie_component_and_phy_PCIeCntrlrConfig1 0x06100064
#define XPB_pci2_pcie_component_and_phy_PCIeCntrlrConfig2 0x06100068
#define XPB_pci2_pcie_component_and_phy_PCIeCntrlrConfig3 0x0610006c
#define XPB_pci2_pcie_component_and_phy_PCIeVfEnable0 0x06100070
#define XPB_pci2_pcie_component_and_phy_PCIeVfEnable1 0x06100074
#define XPB_pci2_pcie_component_and_phy_PCIeVfBusMasterEn0 0x06100078
#define XPB_pci2_pcie_component_and_phy_PCIeVfBusMasterEn1 0x0610007c
#define XPB_pci2_pcie_component_and_phy_PCIeVfFlrInProg0 0x06100080
#define XPB_pci2_pcie_component_and_phy_PCIeVfFlrInProg1 0x06100084
#define XPB_pci2_pcie_component_and_phy_PCIeVfTphReqEn0 0x06100090
#define XPB_pci2_pcie_component_and_phy_PCIeVfTphReqEn1 0x06100094
#define XPB_pci2_pcie_component_and_phy_PCIeVfPwrState0 0x06100098
#define XPB_pci2_pcie_component_and_phy_PCIeVfPwrState1 0x0610009c
#define XPB_pci2_pcie_component_and_phy_PCIeVfPwrState2 0x061000a0
#define XPB_pci2_pcie_component_and_phy_PCIeVfPwrState3 0x061000a4
#define XPB_pci2_pcie_component_and_phy_PCIeVfPwrState4 0x061000a8
#define XPB_pci2_pcie_component_and_phy_PCIeVfPwrState5 0x061000ac
#define XPB_pci2_pcie_component_and_phy_PCIeVfTphState0 0x061000b0
#define XPB_pci2_pcie_component_and_phy_PCIeVfTphState1 0x061000b4
#define XPB_pci2_pcie_component_and_phy_PCIeVfTphState2 0x061000b8
#define XPB_pci2_pcie_component_and_phy_PCIeVfTphState3 0x061000bc
#define XPB_pci2_pcie_component_and_phy_PCIeVfTphState4 0x061000c0
#define XPB_pci2_pcie_component_and_phy_PCIeVfTphState5 0x061000c4
#define XPB_pci2_pcie_component_and_phy_PCIeVfTphPwrState6 0x061000c8
#define XPB_pci2_pcie_component_and_phy_PCIeStateChangeStat 0x061000cc
#define XPB_pci2_pcie_component_and_phy_PCIePresetCoeff0 0x061000d0
#define XPB_pci2_pcie_component_and_phy_PCIePresetCoeff1 0x061000d4
#define XPB_pci2_pcie_component_and_phy_PCIePresetCoeff2 0x061000d8
#define XPB_pci2_pcie_component_and_phy_PCIePresetCoeff3 0x061000dc
#define XPB_pci2_pcie_component_and_phy_PCIePresetCoeff4 0x061000e0
#define XPB_pci2_pcie_component_and_phy_PCIePresetCoeff5 0x061000e4
#define XPB_pci2_pcie_component_and_phy_PCIePresetCoeff6 0x061000e8
#define XPB_pci2_pcie_component_and_phy_PCIePresetCoeff7 0x061000ec
#define XPB_pci2_pcie_component_and_phy_PCIePresetCoeff8 0x061000f0
#define XPB_pci2_pcie_component_and_phy_PCIePresetCoeff9 0x061000f4
#define XPB_pci2_pcie_component_and_phy_PCIePresetCoeff10 0x061000f8
#define XPB_pci2_pcie_component_and_phy_PCIeLocalLowFreq0 0x06100100
#define XPB_pci2_pcie_component_and_phy_PCIeLocalLowFreq1 0x06100104
#define XPB_pci2_pcie_component_and_phy_PCIeLocalFullSwing0 0x06100108
#define XPB_pci2_pcie_component_and_phy_PCIeLocalFullSwing1 0x0610010c
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_0 0x06100110
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_1 0x06100114
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_2 0x06100118
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_3 0x0610011c
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_4 0x06100120
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_5 0x06100124
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_6 0x06100128
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_7 0x0610012c
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_8 0x06100130
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_9 0x06100134
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_10 0x06100138
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_11 0x0610013c
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_12 0x06100140
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_13 0x06100144
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_14 0x06100148
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_15 0x0610014c
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_16 0x06100150
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_17 0x06100154
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_18 0x06100158
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_19 0x0610015c
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_20 0x06100160
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_21 0x06100164
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_22 0x06100168
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_23 0x0610016c
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_24 0x06100170
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_25 0x06100174
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_26 0x06100178
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_27 0x0610017c
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_28 0x06100180
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_29 0x06100184
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_30 0x06100188
#define XPB_pci2_pcie_component_and_phy_PcieEventMsiFuncMap_31 0x0610018c
#define XPB_pci2_pcie_component_and_phy_PCIeMSIxPendBitArray_0 0x06100190
#define XPB_pci2_pcie_component_and_phy_PCIeMSIxPendBitArray_1 0x06100194
#define XPB_pci2_pcie_component_and_phy_PCIeMSIxPendBitArray_2 0x06100198
#define XPB_pci2_pcie_component_and_phy_PCIeMSIxPendBitArray_3 0x0610019c
#define XPB_pci2_pcie_component_and_phy_PCIeMSIxPendBitArray_4 0x061001a0
#define XPB_pci2_pcie_component_and_phy_PCIeMSIxPendBitArray_5 0x061001a4
#define XPB_pci2_pcie_component_and_phy_PCIeMSIxPendBitArray_6 0x061001a8
#define XPB_pci2_pcie_component_and_phy_PCIeMSIxPendBitArray_7 0x061001ac
#define XPB_pci2_pcie_component_and_phy_PcieVendorMsgHeader0 0x061001b0
#define XPB_pci2_pcie_component_and_phy_PcieVendorMsgHeader1 0x061001b4
#define XPB_pci2_pcie_component_and_phy_PcieVendorMsgHeader2 0x061001b8
#define XPB_pci2_pcie_component_and_phy_PcieVendorMsgHeader3 0x061001bc
#define XPB_pci2_pcie_component_and_phy_PcieVendorMsgData0 0x061001c0
#define XPB_pci2_pcie_component_and_phy_PcieVendorMsgData1 0x061001c4
#define XPB_pci2_pcie_component_and_phy_PcieVendorMsgData2 0x061001c8
#define XPB_pci2_pcie_component_and_phy_PcieVendorMsgData3 0x061001cc
#define XPB_pci2_pcie_component_and_phy_PcieTxVendorMsgHeader0 0x061001d0
#define XPB_pci2_pcie_component_and_phy_PcieTxVendorMsgHeader1 0x061001d4
#define XPB_pci2_credit_tracker_config_PcieCreditThrottleCfg 0x061001d8
#define XPB_pci2_pcie_component_and_phy_PcieIntMsiMsgAborted 0x061001dc
#define XPB_pci3_mu_packet_engine_MUPEMemConfig 0x07070000
#define XPB_pci3_mu_packet_engine_MUPEWQConfig 0x07070004
#define XPB_pci3_mu_packet_engine_MUPECredits0 0x07070008
#define XPB_pci3_mu_packet_engine_MUPECredits1 0x0707000c
#define XPB_pci3_mu_packet_engine_MUPECredits2 0x07070010
#define XPB_pci3_mu_packet_engine_MUPECredits3 0x07070014
#define XPB_pci3_mu_packet_engine_MUPELBConfig 0x07070020
#define XPB_pci3_mu_packet_engine_MUPEMstrCmdSwCL 0x07070040
#define XPB_pci3_mu_packet_engine_MUPEMstrPullDataSwCL0 0x07070044
#define XPB_pci3_mu_packet_engine_MUPEMstrPullDataSwCL1 0x07070048
#define XPB_pci3_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x0707004c
#define XPB_pci3_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x07070050
#define XPB_pci3_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x07070054
#define XPB_pci3_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x07070058
#define XPB_pci3_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x0707005c
#define XPB_pci3_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x07070060
#define XPB_pci3_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x07070064
#define XPB_pci3_mu_packet_engine_MUPEActivePacketCount 0x07070400
#define XPB_pci3_mu_packet_engine_MUPEPeakPacketCount 0x07070404
#define XPB_pci3_mu_packet_engine_MUPEConfig 0x07070800
#define XPB_pci3_mu_packet_engine_MUPEAction 0x07070804
#define XPB_pci3_mu_packet_engine_MUPEThrottleMask0 0x07070808
#define XPB_pci3_mu_packet_engine_MUPEThrottleMask1 0x0707080c
#define XPB_pci3_mu_misc_engine_XpbErrConfig 0x07080000
#define XPB_pci3_mu_misc_engine_XpbTOErrStat 0x07080004
#define XPB_pci3_mu_misc_engine_XpbWrErrStat 0x07080008
#define XPB_pci3_mu_misc_engine_SwCreditLimit 0x0708000c
#define XPB_pci3_credit_tracker_config_CreditThrottle 0x07080010
#define XPB_pci3_mu_misc_engine_Ring_0_Base 0x07080100
#define XPB_pci3_mu_misc_engine_Ring_0_Head 0x07080104
#define XPB_pci3_mu_misc_engine_Ring_0_Tail 0x07080108
#define XPB_pci3_mu_misc_engine_Ring_1_Base 0x07080110
#define XPB_pci3_mu_misc_engine_Ring_1_Head 0x07080114
#define XPB_pci3_mu_misc_engine_Ring_1_Tail 0x07080118
#define XPB_pci3_mu_misc_engine_Ring_2_Base 0x07080120
#define XPB_pci3_mu_misc_engine_Ring_2_Head 0x07080124
#define XPB_pci3_mu_misc_engine_Ring_2_Tail 0x07080128
#define XPB_pci3_mu_misc_engine_Ring_3_Base 0x07080130
#define XPB_pci3_mu_misc_engine_Ring_3_Head 0x07080134
#define XPB_pci3_mu_misc_engine_Ring_3_Tail 0x07080138
#define XPB_pci3_mu_misc_engine_Ring_4_Base 0x07080140
#define XPB_pci3_mu_misc_engine_Ring_4_Head 0x07080144
#define XPB_pci3_mu_misc_engine_Ring_4_Tail 0x07080148
#define XPB_pci3_mu_misc_engine_Ring_5_Base 0x07080150
#define XPB_pci3_mu_misc_engine_Ring_5_Head 0x07080154
#define XPB_pci3_mu_misc_engine_Ring_5_Tail 0x07080158
#define XPB_pci3_mu_misc_engine_Ring_6_Base 0x07080160
#define XPB_pci3_mu_misc_engine_Ring_6_Head 0x07080164
#define XPB_pci3_mu_misc_engine_Ring_6_Tail 0x07080168
#define XPB_pci3_mu_misc_engine_Ring_7_Base 0x07080170
#define XPB_pci3_mu_misc_engine_Ring_7_Head 0x07080174
#define XPB_pci3_mu_misc_engine_Ring_7_Tail 0x07080178
#define XPB_pci3_mu_misc_engine_Ring_8_Base 0x07080180
#define XPB_pci3_mu_misc_engine_Ring_8_Head 0x07080184
#define XPB_pci3_mu_misc_engine_Ring_8_Tail 0x07080188
#define XPB_pci3_mu_misc_engine_Ring_9_Base 0x07080190
#define XPB_pci3_mu_misc_engine_Ring_9_Head 0x07080194
#define XPB_pci3_mu_misc_engine_Ring_9_Tail 0x07080198
#define XPB_pci3_mu_misc_engine_Ring_10_Base 0x070801a0
#define XPB_pci3_mu_misc_engine_Ring_10_Head 0x070801a4
#define XPB_pci3_mu_misc_engine_Ring_10_Tail 0x070801a8
#define XPB_pci3_mu_misc_engine_Ring_11_Base 0x070801b0
#define XPB_pci3_mu_misc_engine_Ring_11_Head 0x070801b4
#define XPB_pci3_mu_misc_engine_Ring_11_Tail 0x070801b8
#define XPB_pci3_mu_misc_engine_Ring_12_Base 0x070801c0
#define XPB_pci3_mu_misc_engine_Ring_12_Head 0x070801c4
#define XPB_pci3_mu_misc_engine_Ring_12_Tail 0x070801c8
#define XPB_pci3_mu_misc_engine_Ring_13_Base 0x070801d0
#define XPB_pci3_mu_misc_engine_Ring_13_Head 0x070801d4
#define XPB_pci3_mu_misc_engine_Ring_13_Tail 0x070801d8
#define XPB_pci3_mu_misc_engine_Ring_14_Base 0x070801e0
#define XPB_pci3_mu_misc_engine_Ring_14_Head 0x070801e4
#define XPB_pci3_mu_misc_engine_Ring_14_Tail 0x070801e8
#define XPB_pci3_mu_misc_engine_Ring_15_Base 0x070801f0
#define XPB_pci3_mu_misc_engine_Ring_15_Head 0x070801f4
#define XPB_pci3_mu_misc_engine_Ring_15_Tail 0x070801f8
#define XPB_pci3_island_master_bridge_Target0AddressModeCfg 0x070a0000
#define XPB_pci3_island_master_bridge_Target1AddressModeCfg 0x070a0004
#define XPB_pci3_island_master_bridge_Target2AddressModeCfg 0x070a0008
#define XPB_pci3_island_master_bridge_Target3AddressModeCfg 0x070a000c
#define XPB_pci3_island_master_bridge_Target4AddressModeCfg 0x070a0010
#define XPB_pci3_island_master_bridge_Target5AddressModeCfg 0x070a0014
#define XPB_pci3_island_master_bridge_Target6AddressModeCfg 0x070a0018
#define XPB_pci3_island_master_bridge_Target7AddressModeCfg 0x070a001c
#define XPB_pci3_island_master_bridge_Target8AddressModeCfg 0x070a0020
#define XPB_pci3_island_master_bridge_Target9AddressModeCfg 0x070a0024
#define XPB_pci3_island_master_bridge_Target10AddressModeCfg 0x070a0028
#define XPB_pci3_island_master_bridge_Target11AddressModeCfg 0x070a002c
#define XPB_pci3_island_master_bridge_Target12AddressModeCfg 0x070a0030
#define XPB_pci3_island_master_bridge_Target13AddressModeCfg 0x070a0034
#define XPB_pci3_island_master_bridge_Target14AddressModeCfg 0x070a0038
#define XPB_pci3_island_master_bridge_Target15AddressModeCfg 0x070a003c
#define XPB_pci3_island_master_bridge_IslandConfigurationClassA 0x070a0040
#define XPB_pci3_island_master_bridge_ImbSmPushBusCfg 0x070a0044
#define XPB_pci3_island_master_bridge_ImbPullDaBusCfg 0x070a0048
#define XPB_pci3_island_master_bridge_ImbCmdArbitrationCfg 0x070a004c
#define XPB_pci3_island_master_bridge_ImbIslandIdCfg 0x070a0050
#define XPB_pci3_island_master_bridge_CmdCreditTrackers 0x070a0054
#define XPB_pci3_island_master_bridge_DsfDataCreditTrackers 0x070a0058
#define XPB_pci3_island_master_bridge_PushMstCreditTrackers 0x070a005c
#define XPB_pci3_island_master_bridge_DsfPullidCreditTrackers 0x070a0060
#define XPB_pci3_island_master_bridge_PullidMstCreditTrackers 0x070a0064
#define XPB_pci3_island_master_bridge_PullDaTgtCreditTrackers 0x070a0068
#define XPB_pci3_peripheral_interrupt_manager_Status 0x070b0000
#define XPB_pci3_peripheral_interrupt_manager_IntStatusLow 0x070b0008
#define XPB_pci3_peripheral_interrupt_manager_IntStatusMid 0x070b0010
#define XPB_pci3_peripheral_interrupt_manager_IntStatusHigh 0x070b0018
#define XPB_pci3_peripheral_interrupt_manager_StatusEventConfig0 0x070b0028
#define XPB_pci3_peripheral_interrupt_manager_StatusEventConfig1 0x070b002c
#define XPB_pci3_peripheral_interrupt_manager_EventOut 0x070b0030
#define XPB_pci3_peripheral_interrupt_manager_CaptureTimerStatus 0x070b0038
#define XPB_pci3_peripheral_interrupt_manager_CaptureTimerValue 0x070b003c
#define XPB_pci3_perf_mux_config_PerformanceAnalyzerControl 0x070b0040
#define XPB_pci3_assertions_AssertionsConfig 0x070b0044
#define XPB_pci3_credit_tracker_config_CreditThrottleConfig 0x070b0048
#define XPB_pci3_credit_tracker_config_CreditThrottleAction 0x070b004c
#define XPB_pci3_dsf_cpp_config_DsfCppConfig 0x070b0050
#define XPB_pci3_dsf_cpp_config_DsfCppAction 0x070b0054
#define XPB_pci3_peripheral_trng_AsyncRing 0x070c0000
#define XPB_pci3_peripheral_trng_AsyncTest 0x070c0004
#define XPB_pci3_peripheral_trng_AsyncConfig 0x070c0010
#define XPB_pci3_peripheral_performance_analyzer_Configuration 0x070f0000
#define XPB_pci3_peripheral_performance_analyzer_Timer 0x070f0008
#define XPB_pci3_peripheral_performance_analyzer_FifoControl 0x070f0010
#define XPB_pci3_peripheral_performance_analyzer_FifoData 0x070f0014
#define XPB_pci3_peripheral_performance_analyzer_TriggerFSMStatus 0x070f0018
#define XPB_pci3_peripheral_performance_analyzer_TriggerFSMControl 0x070f001c
#define XPB_pci3_peripheral_performance_analyzer_TriggerRestartCounter0 0x070f0020
#define XPB_pci3_peripheral_performance_analyzer_TriggerRestartCounter1 0x070f0024
#define XPB_pci3_peripheral_performance_analyzer_TriggerCounter0 0x070f0028
#define XPB_pci3_peripheral_performance_analyzer_TriggerCounter1 0x070f002c
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare0 0x070f0040
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare1 0x070f0044
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare2 0x070f0048
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare3 0x070f004c
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare4 0x070f0050
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare5 0x070f0054
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare6 0x070f0058
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare7 0x070f005c
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare8 0x070f0060
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare9 0x070f0064
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare10 0x070f0068
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare11 0x070f006c
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare12 0x070f0070
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare13 0x070f0074
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare14 0x070f0078
#define XPB_pci3_peripheral_performance_analyzer_MaskCompare15 0x070f007c
#define XPB_pci3_peripheral_performance_analyzer_TriggerState0Config0 0x070f0080
#define XPB_pci3_peripheral_performance_analyzer_TriggerState0Config1 0x070f0084
#define XPB_pci3_peripheral_performance_analyzer_TriggerState1Config0 0x070f0088
#define XPB_pci3_peripheral_performance_analyzer_TriggerState1Config1 0x070f008c
#define XPB_pci3_peripheral_performance_analyzer_TriggerState2Config0 0x070f0090
#define XPB_pci3_peripheral_performance_analyzer_TriggerState2Config1 0x070f0094
#define XPB_pci3_peripheral_performance_analyzer_TriggerState3Config0 0x070f0098
#define XPB_pci3_peripheral_performance_analyzer_TriggerState3Config1 0x070f009c
#define XPB_pci3_peripheral_performance_analyzer_TriggerState4Config0 0x070f00a0
#define XPB_pci3_peripheral_performance_analyzer_TriggerState4Config1 0x070f00a4
#define XPB_pci3_peripheral_performance_analyzer_TriggerState5Config0 0x070f00a8
#define XPB_pci3_peripheral_performance_analyzer_TriggerState5Config1 0x070f00ac
#define XPB_pci3_peripheral_performance_analyzer_TriggerState6Config0 0x070f00b0
#define XPB_pci3_peripheral_performance_analyzer_TriggerState6Config1 0x070f00b4
#define XPB_pci3_peripheral_performance_analyzer_TriggerState7Config0 0x070f00b8
#define XPB_pci3_peripheral_performance_analyzer_TriggerState7Config1 0x070f00bc
#define XPB_pci3_peripheral_performance_analyzer_Capture0 0x070f00c0
#define XPB_pci3_peripheral_performance_analyzer_Capture1 0x070f00c4
#define XPB_pci3_peripheral_performance_analyzer_Capture2 0x070f00c8
#define XPB_pci3_peripheral_performance_analyzer_Capture3 0x070f00cc
#define XPB_pci3_peripheral_performance_analyzer_Capture4 0x070f00d0
#define XPB_pci3_peripheral_performance_analyzer_Capture5 0x070f00d4
#define XPB_pci3_peripheral_performance_analyzer_Capture6 0x070f00d8
#define XPB_pci3_peripheral_performance_analyzer_Capture7 0x070f00dc
#define XPB_pci3_peripheral_performance_analyzer_PerformanceCounter0 0x070f00e0
#define XPB_pci3_peripheral_performance_analyzer_PerformanceCounter1 0x070f00e4
#define XPB_pci3_peripheral_performance_analyzer_PerformanceCounter2 0x070f00e8
#define XPB_pci3_peripheral_performance_analyzer_PerformanceCounter3 0x070f00ec
#define XPB_pci3_pcie_component_and_phy_PCIeCompConfig0 0x07100000
#define XPB_pci3_pcie_component_and_phy_PCIeCompConfig1 0x07100004
#define XPB_pci3_pcie_component_and_phy_PCIeCompConfig2 0x07100008
#define XPB_pci3_pcie_component_and_phy_PCIeCompConfig3 0x0710000c
#define XPB_pci3_pcie_component_and_phy_PCIeCpptPushCredit 0x07100014
#define XPB_pci3_pcie_component_and_phy_PCIePciemStatTotal 0x07100018
#define XPB_pci3_pcie_component_and_phy_PCIePciemStatWrite 0x0710001c
#define XPB_pci3_pcie_component_and_phy_PCIePciemStatRead 0x07100020
#define XPB_pci3_pcie_component_and_phy_PCIeSramCtl 0x07100024
#define XPB_pci3_pcie_component_and_phy_PCIeARIError0 0x07100028
#define XPB_pci3_pcie_component_and_phy_PCIeARIError1 0x0710002c
#define XPB_pci3_pcie_component_and_phy_PCIeARIError2 0x07100030
#define XPB_pci3_pcie_component_and_phy_PCIeARIError3 0x07100034
#define XPB_pci3_pcie_component_and_phy_PCIeARIError4 0x07100038
#define XPB_pci3_pcie_component_and_phy_PCIeARIError5 0x0710003c
#define XPB_pci3_pcie_component_and_phy_PCIeARIError6 0x07100040
#define XPB_pci3_pcie_component_and_phy_PCIeARIError7 0x07100044
#define XPB_pci3_pcie_component_and_phy_SerDes4RdWr03To00 0x07100048
#define XPB_pci3_pcie_component_and_phy_SerDes4RdWr07To04 0x0710004c
#define XPB_pci3_pcie_component_and_phy_SerDes4RdData03To00 0x07100050
#define XPB_pci3_pcie_component_and_phy_SerDes4RdData07To04 0x07100054
#define XPB_pci3_pcie_component_and_phy_PCIeAssertConfig 0x07100058
#define XPB_pci3_pcie_component_and_phy_PCIeCntrlrConfig0 0x07100060
#define XPB_pci3_pcie_component_and_phy_PCIeCntrlrConfig1 0x07100064
#define XPB_pci3_pcie_component_and_phy_PCIeCntrlrConfig2 0x07100068
#define XPB_pci3_pcie_component_and_phy_PCIeCntrlrConfig3 0x0710006c
#define XPB_pci3_pcie_component_and_phy_PCIeVfEnable0 0x07100070
#define XPB_pci3_pcie_component_and_phy_PCIeVfEnable1 0x07100074
#define XPB_pci3_pcie_component_and_phy_PCIeVfBusMasterEn0 0x07100078
#define XPB_pci3_pcie_component_and_phy_PCIeVfBusMasterEn1 0x0710007c
#define XPB_pci3_pcie_component_and_phy_PCIeVfFlrInProg0 0x07100080
#define XPB_pci3_pcie_component_and_phy_PCIeVfFlrInProg1 0x07100084
#define XPB_pci3_pcie_component_and_phy_PCIeVfTphReqEn0 0x07100090
#define XPB_pci3_pcie_component_and_phy_PCIeVfTphReqEn1 0x07100094
#define XPB_pci3_pcie_component_and_phy_PCIeVfPwrState0 0x07100098
#define XPB_pci3_pcie_component_and_phy_PCIeVfPwrState1 0x0710009c
#define XPB_pci3_pcie_component_and_phy_PCIeVfPwrState2 0x071000a0
#define XPB_pci3_pcie_component_and_phy_PCIeVfPwrState3 0x071000a4
#define XPB_pci3_pcie_component_and_phy_PCIeVfPwrState4 0x071000a8
#define XPB_pci3_pcie_component_and_phy_PCIeVfPwrState5 0x071000ac
#define XPB_pci3_pcie_component_and_phy_PCIeVfTphState0 0x071000b0
#define XPB_pci3_pcie_component_and_phy_PCIeVfTphState1 0x071000b4
#define XPB_pci3_pcie_component_and_phy_PCIeVfTphState2 0x071000b8
#define XPB_pci3_pcie_component_and_phy_PCIeVfTphState3 0x071000bc
#define XPB_pci3_pcie_component_and_phy_PCIeVfTphState4 0x071000c0
#define XPB_pci3_pcie_component_and_phy_PCIeVfTphState5 0x071000c4
#define XPB_pci3_pcie_component_and_phy_PCIeVfTphPwrState6 0x071000c8
#define XPB_pci3_pcie_component_and_phy_PCIeStateChangeStat 0x071000cc
#define XPB_pci3_pcie_component_and_phy_PCIePresetCoeff0 0x071000d0
#define XPB_pci3_pcie_component_and_phy_PCIePresetCoeff1 0x071000d4
#define XPB_pci3_pcie_component_and_phy_PCIePresetCoeff2 0x071000d8
#define XPB_pci3_pcie_component_and_phy_PCIePresetCoeff3 0x071000dc
#define XPB_pci3_pcie_component_and_phy_PCIePresetCoeff4 0x071000e0
#define XPB_pci3_pcie_component_and_phy_PCIePresetCoeff5 0x071000e4
#define XPB_pci3_pcie_component_and_phy_PCIePresetCoeff6 0x071000e8
#define XPB_pci3_pcie_component_and_phy_PCIePresetCoeff7 0x071000ec
#define XPB_pci3_pcie_component_and_phy_PCIePresetCoeff8 0x071000f0
#define XPB_pci3_pcie_component_and_phy_PCIePresetCoeff9 0x071000f4
#define XPB_pci3_pcie_component_and_phy_PCIePresetCoeff10 0x071000f8
#define XPB_pci3_pcie_component_and_phy_PCIeLocalLowFreq0 0x07100100
#define XPB_pci3_pcie_component_and_phy_PCIeLocalLowFreq1 0x07100104
#define XPB_pci3_pcie_component_and_phy_PCIeLocalFullSwing0 0x07100108
#define XPB_pci3_pcie_component_and_phy_PCIeLocalFullSwing1 0x0710010c
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_0 0x07100110
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_1 0x07100114
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_2 0x07100118
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_3 0x0710011c
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_4 0x07100120
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_5 0x07100124
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_6 0x07100128
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_7 0x0710012c
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_8 0x07100130
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_9 0x07100134
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_10 0x07100138
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_11 0x0710013c
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_12 0x07100140
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_13 0x07100144
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_14 0x07100148
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_15 0x0710014c
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_16 0x07100150
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_17 0x07100154
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_18 0x07100158
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_19 0x0710015c
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_20 0x07100160
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_21 0x07100164
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_22 0x07100168
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_23 0x0710016c
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_24 0x07100170
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_25 0x07100174
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_26 0x07100178
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_27 0x0710017c
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_28 0x07100180
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_29 0x07100184
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_30 0x07100188
#define XPB_pci3_pcie_component_and_phy_PcieEventMsiFuncMap_31 0x0710018c
#define XPB_pci3_pcie_component_and_phy_PCIeMSIxPendBitArray_0 0x07100190
#define XPB_pci3_pcie_component_and_phy_PCIeMSIxPendBitArray_1 0x07100194
#define XPB_pci3_pcie_component_and_phy_PCIeMSIxPendBitArray_2 0x07100198
#define XPB_pci3_pcie_component_and_phy_PCIeMSIxPendBitArray_3 0x0710019c
#define XPB_pci3_pcie_component_and_phy_PCIeMSIxPendBitArray_4 0x071001a0
#define XPB_pci3_pcie_component_and_phy_PCIeMSIxPendBitArray_5 0x071001a4
#define XPB_pci3_pcie_component_and_phy_PCIeMSIxPendBitArray_6 0x071001a8
#define XPB_pci3_pcie_component_and_phy_PCIeMSIxPendBitArray_7 0x071001ac
#define XPB_pci3_pcie_component_and_phy_PcieVendorMsgHeader0 0x071001b0
#define XPB_pci3_pcie_component_and_phy_PcieVendorMsgHeader1 0x071001b4
#define XPB_pci3_pcie_component_and_phy_PcieVendorMsgHeader2 0x071001b8
#define XPB_pci3_pcie_component_and_phy_PcieVendorMsgHeader3 0x071001bc
#define XPB_pci3_pcie_component_and_phy_PcieVendorMsgData0 0x071001c0
#define XPB_pci3_pcie_component_and_phy_PcieVendorMsgData1 0x071001c4
#define XPB_pci3_pcie_component_and_phy_PcieVendorMsgData2 0x071001c8
#define XPB_pci3_pcie_component_and_phy_PcieVendorMsgData3 0x071001cc
#define XPB_pci3_pcie_component_and_phy_PcieTxVendorMsgHeader0 0x071001d0
#define XPB_pci3_pcie_component_and_phy_PcieTxVendorMsgHeader1 0x071001d4
#define XPB_pci3_credit_tracker_config_PcieCreditThrottleCfg 0x071001d8
#define XPB_pci3_pcie_component_and_phy_PcieIntMsiMsgAborted 0x071001dc
#define XPB_nbi0_nbi_dma_csr_NbiDmaCfg 0x08100000
#define XPB_nbi0_nbi_dma_csr_NbiDmaSpare 0x08100004
#define XPB_nbi0_nbi_dma_csr_NbiDmaBlqEvent 0x0810000c
#define XPB_nbi0_nbi_dma_csr_NbiDmaRate 0x08100010
#define XPB_nbi0_nbi_dma_csr_NbiDmaCredit 0x08100014
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpeChainEnd 0x08100018
#define XPB_nbi0_nbi_dma_csr_NbiDmaBP0Cfg 0x08100020
#define XPB_nbi0_nbi_dma_csr_NbiDmaBP1Cfg 0x08100024
#define XPB_nbi0_nbi_dma_csr_NbiDmaBP2Cfg 0x08100028
#define XPB_nbi0_nbi_dma_csr_NbiDmaBP3Cfg 0x0810002c
#define XPB_nbi0_nbi_dma_csr_NbiDmaBP4Cfg 0x08100030
#define XPB_nbi0_nbi_dma_csr_NbiDmaBP5Cfg 0x08100034
#define XPB_nbi0_nbi_dma_csr_NbiDmaBP6Cfg 0x08100038
#define XPB_nbi0_nbi_dma_csr_NbiDmaBP7Cfg 0x0810003c
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe0Cfg 0x08100040
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe1Cfg 0x08100044
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe2Cfg 0x08100048
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe3Cfg 0x0810004c
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe4Cfg 0x08100050
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe5Cfg 0x08100054
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe6Cfg 0x08100058
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe7Cfg 0x0810005c
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe8Cfg 0x08100060
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe9Cfg 0x08100064
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe10Cfg 0x08100068
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe11Cfg 0x0810006c
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe12Cfg 0x08100070
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe13Cfg 0x08100074
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe14Cfg 0x08100078
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe15Cfg 0x0810007c
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe16Cfg 0x08100080
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe17Cfg 0x08100084
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe18Cfg 0x08100088
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe19Cfg 0x0810008c
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe20Cfg 0x08100090
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe21Cfg 0x08100094
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe22Cfg 0x08100098
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe23Cfg 0x0810009c
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe24Cfg 0x081000a0
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe25Cfg 0x081000a4
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe26Cfg 0x081000a8
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe27Cfg 0x081000ac
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe28Cfg 0x081000b0
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe29Cfg 0x081000b4
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe30Cfg 0x081000b8
#define XPB_nbi0_nbi_dma_csr_NbiDmaBpe31Cfg 0x081000bc
#define XPB_nbi0_nbi_dma_csr_NbiDmaPktCntLo 0x081000c0
#define XPB_nbi0_nbi_dma_csr_NbiDmaPktCntHi 0x081000c4
#define XPB_nbi0_nbi_dma_csr_NbiDmaByteCntLo 0x081000c8
#define XPB_nbi0_nbi_dma_csr_NbiDmaByteCntHi 0x081000cc
#define XPB_nbi0_nbi_dma_csr_NbiDmaDropPktCntLo 0x081000d0
#define XPB_nbi0_nbi_dma_csr_NbiDmaDropPktCntHi 0x081000d4
#define XPB_nbi0_nbi_dma_csr_NbiDmaDropByteCntLo 0x081000d8
#define XPB_nbi0_nbi_dma_csr_NbiDmaDropByteCntHi 0x081000dc
#define XPB_nbi0_nbi_dma_csr_NbiDmaBuffAllocCreditLimit0 0x081000e0
#define XPB_nbi0_nbi_dma_csr_NbiDmaBuffAllocCreditLimit1 0x081000e4
#define XPB_nbi0_nbi_dma_csr_NbiDmaCppMstrCreditLimit 0x081000e8
#define XPB_nbi0_nbi_dma_csr_NbiDmaArbiterCreditLimit0 0x081000ec
#define XPB_nbi0_nbi_dma_csr_NbiDmaArbiterCreditLimit1 0x081000f0
#define XPB_nbi0_nbi_dma_csr_NbiDmaCtrlCreditLimit0 0x081000f4
#define XPB_nbi0_nbi_dma_csr_NbiDmaCtrlCreditLimit1 0x081000f8
#define XPB_nbi0_nbi_dma_csr_NbiDmaPushBusCreditLimit 0x081000fc
#define XPB_nbi0_nbi_dma_csr_NbiDmaRdCtrlCreditLimit0 0x08100100
#define XPB_nbi0_nbi_dma_csr_NbiDmaRdCtrlCreditLimit1 0x08100104
#define XPB_nbi0_nbi_dma_csr_NbiDmaRdCtrlCreditLimit2 0x08100108
#define XPB_nbi0_nbi_dma_csr_NbiDmaMcrArbiterCreditLimit 0x0810010c
#define XPB_nbi0_credit_tracker_config_NbiDmaCreditThrottleCfg0 0x08100110
#define XPB_nbi0_credit_tracker_config_NbiDmaCreditThrottleCfg1 0x08100114
#define XPB_nbi0_credit_tracker_config_NbiDmaCreditThrottleCfg2 0x08100118
#define XPB_nbi0_credit_tracker_config_NbiDmaCreditThrottleCfg3 0x0810011c
#define XPB_nbi0_credit_tracker_config_NbiDmaCreditThrottleCfg4 0x08100120
#define XPB_nbi0_credit_tracker_config_NbiDmaCreditThrottleCfg5 0x08100124
#define XPB_nbi0_credit_tracker_config_NbiDmaCreditThrottleCfg6 0x08100128
#define XPB_nbi0_credit_tracker_config_NbiDmaCreditThrottleCfg7 0x0810012c
#define XPB_nbi0_nbi_dma_csr_NbiDmaAssertionsCfg 0x08100130
#define XPB_nbi0_perf_mux_config_NbiDmaPerfCtrl 0x08100134
#define XPB_nbi0_nbitm_TrafficManagerConfig 0x08140000
#define XPB_nbi0_nbitm_DropRate 0x08140004
#define XPB_nbi0_nbitm_BlqEvent 0x08140008
#define XPB_nbi0_nbitm_SwCreditLimit0 0x0814000c
#define XPB_nbi0_nbitm_SwCreditLimit1 0x08140010
#define XPB_nbi0_nbitm_SwCreditLimit2 0x08140014
#define XPB_nbi0_nbitm_SwCreditLimit3 0x08140018
#define XPB_nbi0_nbitm_SwCreditLimit4 0x0814001c
#define XPB_nbi0_nbitm_SwCreditLimit5 0x08140020
#define XPB_nbi0_nbitm_SwCreditLimit6 0x08140024
#define XPB_nbi0_nbitm_SwCreditLimit7 0x08140028
#define XPB_nbi0_nbitm_SwCreditLimit8 0x0814002c
#define XPB_nbi0_nbitm_SwCreditLimitBlq 0x08140030
#define XPB_nbi0_nbitm_SwCreditLimitMcrCmdCtrl 0x08140034
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig0 0x08140038
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig1 0x0814003c
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig2 0x08140040
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig3 0x08140044
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig4 0x08140048
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig5 0x0814004c
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig6 0x08140050
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig7 0x08140054
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig8 0x08140058
#define XPB_nbi0_nbitm_SwCreditLimit9 0x0814005c
#define XPB_nbi0_nbitm_SwCreditLimit10 0x08140060
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig9 0x08140064
#define XPB_nbi0_nbitm_NbitmAssertCfg0 0x08140068
#define XPB_nbi0_perf_mux_config_nbitm_perf_ctrl0 0x0814006c
#define XPB_nbi0_perf_mux_config_nbitm_perf_ctrl1 0x08140070
#define XPB_nbi0_nbitm_EgressRateLimit 0x08140074
#define XPB_nbi0_nbitm_EgressPullIdPortEnable 0x08140078
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig10 0x0814007c
#define XPB_nbi0_credit_tracker_config_NbitmCreditThrottleConfig11 0x08140080
#define XPB_nbi0_nbitm_NbitmAssertCfg1 0x08140084
#define XPB_nbi0_nbitm_OutOfOrderCount0 0x08140100
#define XPB_nbi0_nbitm_OutOfOrderCount1 0x08140104
#define XPB_nbi0_nbitm_OutOfOrderCount2 0x08140108
#define XPB_nbi0_nbitm_OutOfOrderCount3 0x0814010c
#define XPB_nbi0_nbitm_OutOfOrderCount4 0x08140110
#define XPB_nbi0_nbitm_OutOfOrderCount5 0x08140114
#define XPB_nbi0_nbitm_OutOfOrderCount6 0x08140118
#define XPB_nbi0_nbitm_OutOfOrderCount7 0x0814011c
#define XPB_nbi0_nbitm_OutOfOrderCount8 0x08140120
#define XPB_nbi0_nbitm_OutOfOrderCount9 0x08140124
#define XPB_nbi0_nbitm_OutOfOrderCount10 0x08140128
#define XPB_nbi0_nbitm_OutOfOrderCount11 0x0814012c
#define XPB_nbi0_nbitm_OutOfOrderCount12 0x08140130
#define XPB_nbi0_nbitm_OutOfOrderCount13 0x08140134
#define XPB_nbi0_nbitm_OutOfOrderCount14 0x08140138
#define XPB_nbi0_nbitm_OutOfOrderCount15 0x0814013c
#define XPB_nbi0_nbitm_OutOfOrderCount16 0x08140140
#define XPB_nbi0_nbitm_OutOfOrderCount17 0x08140144
#define XPB_nbi0_nbitm_OutOfOrderCount18 0x08140148
#define XPB_nbi0_nbitm_OutOfOrderCount19 0x0814014c
#define XPB_nbi0_nbitm_OutOfOrderCount20 0x08140150
#define XPB_nbi0_nbitm_OutOfOrderCount21 0x08140154
#define XPB_nbi0_nbitm_OutOfOrderCount22 0x08140158
#define XPB_nbi0_nbitm_OutOfOrderCount23 0x0814015c
#define XPB_nbi0_nbitm_OutOfOrderCount24 0x08140160
#define XPB_nbi0_nbitm_OutOfOrderCount25 0x08140164
#define XPB_nbi0_nbitm_OutOfOrderCount26 0x08140168
#define XPB_nbi0_nbitm_OutOfOrderCount27 0x0814016c
#define XPB_nbi0_nbitm_OutOfOrderCount28 0x08140170
#define XPB_nbi0_nbitm_OutOfOrderCount29 0x08140174
#define XPB_nbi0_nbitm_OutOfOrderCount30 0x08140178
#define XPB_nbi0_nbitm_OutOfOrderCount31 0x0814017c
#define XPB_nbi0_nbitm_OutOfOrderCountClear0 0x08140200
#define XPB_nbi0_nbitm_OutOfOrderCountClear1 0x08140204
#define XPB_nbi0_nbitm_OutOfOrderCountClear2 0x08140208
#define XPB_nbi0_nbitm_OutOfOrderCountClear3 0x0814020c
#define XPB_nbi0_nbitm_OutOfOrderCountClear4 0x08140210
#define XPB_nbi0_nbitm_OutOfOrderCountClear5 0x08140214
#define XPB_nbi0_nbitm_OutOfOrderCountClear6 0x08140218
#define XPB_nbi0_nbitm_OutOfOrderCountClear7 0x0814021c
#define XPB_nbi0_nbitm_OutOfOrderCountClear8 0x08140220
#define XPB_nbi0_nbitm_OutOfOrderCountClear9 0x08140224
#define XPB_nbi0_nbitm_OutOfOrderCountClear10 0x08140228
#define XPB_nbi0_nbitm_OutOfOrderCountClear11 0x0814022c
#define XPB_nbi0_nbitm_OutOfOrderCountClear12 0x08140230
#define XPB_nbi0_nbitm_OutOfOrderCountClear13 0x08140234
#define XPB_nbi0_nbitm_OutOfOrderCountClear14 0x08140238
#define XPB_nbi0_nbitm_OutOfOrderCountClear15 0x0814023c
#define XPB_nbi0_nbitm_OutOfOrderCountClear16 0x08140240
#define XPB_nbi0_nbitm_OutOfOrderCountClear17 0x08140244
#define XPB_nbi0_nbitm_OutOfOrderCountClear18 0x08140248
#define XPB_nbi0_nbitm_OutOfOrderCountClear19 0x0814024c
#define XPB_nbi0_nbitm_OutOfOrderCountClear20 0x08140250
#define XPB_nbi0_nbitm_OutOfOrderCountClear21 0x08140254
#define XPB_nbi0_nbitm_OutOfOrderCountClear22 0x08140258
#define XPB_nbi0_nbitm_OutOfOrderCountClear23 0x0814025c
#define XPB_nbi0_nbitm_OutOfOrderCountClear24 0x08140260
#define XPB_nbi0_nbitm_OutOfOrderCountClear25 0x08140264
#define XPB_nbi0_nbitm_OutOfOrderCountClear26 0x08140268
#define XPB_nbi0_nbitm_OutOfOrderCountClear27 0x0814026c
#define XPB_nbi0_nbitm_OutOfOrderCountClear28 0x08140270
#define XPB_nbi0_nbitm_OutOfOrderCountClear29 0x08140274
#define XPB_nbi0_nbitm_OutOfOrderCountClear30 0x08140278
#define XPB_nbi0_nbitm_OutOfOrderCountClear31 0x0814027c
#define XPB_nbi0_nbitm_MiniPktCreditConfig 0x08140300
#define XPB_nbi0_nbitm_MiniPktFreePoolCredit0 0x08140304
#define XPB_nbi0_nbitm_MiniPktFreePoolCredit1 0x08140308
#define XPB_nbi0_nbitm_MiniPktChannelCredit0 0x08140400
#define XPB_nbi0_nbitm_MiniPktChannelCredit1 0x08140404
#define XPB_nbi0_nbitm_MiniPktChannelCredit2 0x08140408
#define XPB_nbi0_nbitm_MiniPktChannelCredit3 0x0814040c
#define XPB_nbi0_nbitm_MiniPktChannelCredit4 0x08140410
#define XPB_nbi0_nbitm_MiniPktChannelCredit5 0x08140414
#define XPB_nbi0_nbitm_MiniPktChannelCredit6 0x08140418
#define XPB_nbi0_nbitm_MiniPktChannelCredit7 0x0814041c
#define XPB_nbi0_nbitm_MiniPktChannelCredit8 0x08140420
#define XPB_nbi0_nbitm_MiniPktChannelCredit9 0x08140424
#define XPB_nbi0_nbitm_MiniPktChannelCredit10 0x08140428
#define XPB_nbi0_nbitm_MiniPktChannelCredit11 0x0814042c
#define XPB_nbi0_nbitm_MiniPktChannelCredit12 0x08140430
#define XPB_nbi0_nbitm_MiniPktChannelCredit13 0x08140434
#define XPB_nbi0_nbitm_MiniPktChannelCredit14 0x08140438
#define XPB_nbi0_nbitm_MiniPktChannelCredit15 0x0814043c
#define XPB_nbi0_nbitm_MiniPktChannelCredit16 0x08140440
#define XPB_nbi0_nbitm_MiniPktChannelCredit17 0x08140444
#define XPB_nbi0_nbitm_MiniPktChannelCredit18 0x08140448
#define XPB_nbi0_nbitm_MiniPktChannelCredit19 0x0814044c
#define XPB_nbi0_nbitm_MiniPktChannelCredit20 0x08140450
#define XPB_nbi0_nbitm_MiniPktChannelCredit21 0x08140454
#define XPB_nbi0_nbitm_MiniPktChannelCredit22 0x08140458
#define XPB_nbi0_nbitm_MiniPktChannelCredit23 0x0814045c
#define XPB_nbi0_nbitm_MiniPktChannelCredit24 0x08140460
#define XPB_nbi0_nbitm_MiniPktChannelCredit25 0x08140464
#define XPB_nbi0_nbitm_MiniPktChannelCredit26 0x08140468
#define XPB_nbi0_nbitm_MiniPktChannelCredit27 0x0814046c
#define XPB_nbi0_nbitm_MiniPktChannelCredit28 0x08140470
#define XPB_nbi0_nbitm_MiniPktChannelCredit29 0x08140474
#define XPB_nbi0_nbitm_MiniPktChannelCredit30 0x08140478
#define XPB_nbi0_nbitm_MiniPktChannelCredit31 0x0814047c
#define XPB_nbi0_nbitm_MiniPktChannelCredit32 0x08140480
#define XPB_nbi0_nbitm_MiniPktChannelCredit33 0x08140484
#define XPB_nbi0_nbitm_MiniPktChannelCredit34 0x08140488
#define XPB_nbi0_nbitm_MiniPktChannelCredit35 0x0814048c
#define XPB_nbi0_nbitm_MiniPktChannelCredit36 0x08140490
#define XPB_nbi0_nbitm_MiniPktChannelCredit37 0x08140494
#define XPB_nbi0_nbitm_MiniPktChannelCredit38 0x08140498
#define XPB_nbi0_nbitm_MiniPktChannelCredit39 0x0814049c
#define XPB_nbi0_nbitm_MiniPktChannelCredit40 0x081404a0
#define XPB_nbi0_nbitm_MiniPktChannelCredit41 0x081404a4
#define XPB_nbi0_nbitm_MiniPktChannelCredit42 0x081404a8
#define XPB_nbi0_nbitm_MiniPktChannelCredit43 0x081404ac
#define XPB_nbi0_nbitm_MiniPktChannelCredit44 0x081404b0
#define XPB_nbi0_nbitm_MiniPktChannelCredit45 0x081404b4
#define XPB_nbi0_nbitm_MiniPktChannelCredit46 0x081404b8
#define XPB_nbi0_nbitm_MiniPktChannelCredit47 0x081404bc
#define XPB_nbi0_nbitm_MiniPktChannelCredit48 0x081404c0
#define XPB_nbi0_nbitm_MiniPktChannelCredit49 0x081404c4
#define XPB_nbi0_nbitm_MiniPktChannelCredit50 0x081404c8
#define XPB_nbi0_nbitm_MiniPktChannelCredit51 0x081404cc
#define XPB_nbi0_nbitm_MiniPktChannelCredit52 0x081404d0
#define XPB_nbi0_nbitm_MiniPktChannelCredit53 0x081404d4
#define XPB_nbi0_nbitm_MiniPktChannelCredit54 0x081404d8
#define XPB_nbi0_nbitm_MiniPktChannelCredit55 0x081404dc
#define XPB_nbi0_nbitm_MiniPktChannelCredit56 0x081404e0
#define XPB_nbi0_nbitm_MiniPktChannelCredit57 0x081404e4
#define XPB_nbi0_nbitm_MiniPktChannelCredit58 0x081404e8
#define XPB_nbi0_nbitm_MiniPktChannelCredit59 0x081404ec
#define XPB_nbi0_nbitm_MiniPktChannelCredit60 0x081404f0
#define XPB_nbi0_nbitm_MiniPktChannelCredit61 0x081404f4
#define XPB_nbi0_nbitm_MiniPktChannelCredit62 0x081404f8
#define XPB_nbi0_nbitm_MiniPktChannelCredit63 0x081404fc
#define XPB_nbi0_nbitm_MiniPktChannelCredit64 0x08140500
#define XPB_nbi0_nbitm_MiniPktChannelCredit65 0x08140504
#define XPB_nbi0_nbitm_MiniPktChannelCredit66 0x08140508
#define XPB_nbi0_nbitm_MiniPktChannelCredit67 0x0814050c
#define XPB_nbi0_nbitm_MiniPktChannelCredit68 0x08140510
#define XPB_nbi0_nbitm_MiniPktChannelCredit69 0x08140514
#define XPB_nbi0_nbitm_MiniPktChannelCredit70 0x08140518
#define XPB_nbi0_nbitm_MiniPktChannelCredit71 0x0814051c
#define XPB_nbi0_nbitm_MiniPktChannelCredit72 0x08140520
#define XPB_nbi0_nbitm_MiniPktChannelCredit73 0x08140524
#define XPB_nbi0_nbitm_MiniPktChannelCredit74 0x08140528
#define XPB_nbi0_nbitm_MiniPktChannelCredit75 0x0814052c
#define XPB_nbi0_nbitm_MiniPktChannelCredit76 0x08140530
#define XPB_nbi0_nbitm_MiniPktChannelCredit77 0x08140534
#define XPB_nbi0_nbitm_MiniPktChannelCredit78 0x08140538
#define XPB_nbi0_nbitm_MiniPktChannelCredit79 0x0814053c
#define XPB_nbi0_nbitm_MiniPktChannelCredit80 0x08140540
#define XPB_nbi0_nbitm_MiniPktChannelCredit81 0x08140544
#define XPB_nbi0_nbitm_MiniPktChannelCredit82 0x08140548
#define XPB_nbi0_nbitm_MiniPktChannelCredit83 0x0814054c
#define XPB_nbi0_nbitm_MiniPktChannelCredit84 0x08140550
#define XPB_nbi0_nbitm_MiniPktChannelCredit85 0x08140554
#define XPB_nbi0_nbitm_MiniPktChannelCredit86 0x08140558
#define XPB_nbi0_nbitm_MiniPktChannelCredit87 0x0814055c
#define XPB_nbi0_nbitm_MiniPktChannelCredit88 0x08140560
#define XPB_nbi0_nbitm_MiniPktChannelCredit89 0x08140564
#define XPB_nbi0_nbitm_MiniPktChannelCredit90 0x08140568
#define XPB_nbi0_nbitm_MiniPktChannelCredit91 0x0814056c
#define XPB_nbi0_nbitm_MiniPktChannelCredit92 0x08140570
#define XPB_nbi0_nbitm_MiniPktChannelCredit93 0x08140574
#define XPB_nbi0_nbitm_MiniPktChannelCredit94 0x08140578
#define XPB_nbi0_nbitm_MiniPktChannelCredit95 0x0814057c
#define XPB_nbi0_nbitm_MiniPktChannelCredit96 0x08140580
#define XPB_nbi0_nbitm_MiniPktChannelCredit97 0x08140584
#define XPB_nbi0_nbitm_MiniPktChannelCredit98 0x08140588
#define XPB_nbi0_nbitm_MiniPktChannelCredit99 0x0814058c
#define XPB_nbi0_nbitm_MiniPktChannelCredit100 0x08140590
#define XPB_nbi0_nbitm_MiniPktChannelCredit101 0x08140594
#define XPB_nbi0_nbitm_MiniPktChannelCredit102 0x08140598
#define XPB_nbi0_nbitm_MiniPktChannelCredit103 0x0814059c
#define XPB_nbi0_nbitm_MiniPktChannelCredit104 0x081405a0
#define XPB_nbi0_nbitm_MiniPktChannelCredit105 0x081405a4
#define XPB_nbi0_nbitm_MiniPktChannelCredit106 0x081405a8
#define XPB_nbi0_nbitm_MiniPktChannelCredit107 0x081405ac
#define XPB_nbi0_nbitm_MiniPktChannelCredit108 0x081405b0
#define XPB_nbi0_nbitm_MiniPktChannelCredit109 0x081405b4
#define XPB_nbi0_nbitm_MiniPktChannelCredit110 0x081405b8
#define XPB_nbi0_nbitm_MiniPktChannelCredit111 0x081405bc
#define XPB_nbi0_nbitm_MiniPktChannelCredit112 0x081405c0
#define XPB_nbi0_nbitm_MiniPktChannelCredit113 0x081405c4
#define XPB_nbi0_nbitm_MiniPktChannelCredit114 0x081405c8
#define XPB_nbi0_nbitm_MiniPktChannelCredit115 0x081405cc
#define XPB_nbi0_nbitm_MiniPktChannelCredit116 0x081405d0
#define XPB_nbi0_nbitm_MiniPktChannelCredit117 0x081405d4
#define XPB_nbi0_nbitm_MiniPktChannelCredit118 0x081405d8
#define XPB_nbi0_nbitm_MiniPktChannelCredit119 0x081405dc
#define XPB_nbi0_nbitm_MiniPktChannelCredit120 0x081405e0
#define XPB_nbi0_nbitm_MiniPktChannelCredit121 0x081405e4
#define XPB_nbi0_nbitm_MiniPktChannelCredit122 0x081405e8
#define XPB_nbi0_nbitm_MiniPktChannelCredit123 0x081405ec
#define XPB_nbi0_nbitm_MiniPktChannelCredit124 0x081405f0
#define XPB_nbi0_nbitm_MiniPktChannelCredit125 0x081405f4
#define XPB_nbi0_nbitm_MiniPktChannelCredit126 0x081405f8
#define XPB_nbi0_nbitm_MiniPktChannelCredit127 0x081405fc
#define XPB_nbi0_nbitm_ReorderActivity 0x08140600
#define XPB_nbi0_nbitm_QueueStatus0 0x08150000
#define XPB_nbi0_nbitm_QueueStatus1 0x08150004
#define XPB_nbi0_nbitm_QueueStatus2 0x08150008
#define XPB_nbi0_nbitm_QueueStatus3 0x0815000c
#define XPB_nbi0_nbitm_QueueStatus4 0x08150010
#define XPB_nbi0_nbitm_QueueStatus5 0x08150014
#define XPB_nbi0_nbitm_QueueStatus6 0x08150018
#define XPB_nbi0_nbitm_QueueStatus7 0x0815001c
#define XPB_nbi0_nbitm_QueueStatus8 0x08150020
#define XPB_nbi0_nbitm_QueueStatus9 0x08150024
#define XPB_nbi0_nbitm_QueueStatus10 0x08150028
#define XPB_nbi0_nbitm_QueueStatus11 0x0815002c
#define XPB_nbi0_nbitm_QueueStatus12 0x08150030
#define XPB_nbi0_nbitm_QueueStatus13 0x08150034
#define XPB_nbi0_nbitm_QueueStatus14 0x08150038
#define XPB_nbi0_nbitm_QueueStatus15 0x0815003c
#define XPB_nbi0_nbitm_QueueStatus16 0x08150040
#define XPB_nbi0_nbitm_QueueStatus17 0x08150044
#define XPB_nbi0_nbitm_QueueStatus18 0x08150048
#define XPB_nbi0_nbitm_QueueStatus19 0x0815004c
#define XPB_nbi0_nbitm_QueueStatus20 0x08150050
#define XPB_nbi0_nbitm_QueueStatus21 0x08150054
#define XPB_nbi0_nbitm_QueueStatus22 0x08150058
#define XPB_nbi0_nbitm_QueueStatus23 0x0815005c
#define XPB_nbi0_nbitm_QueueStatus24 0x08150060
#define XPB_nbi0_nbitm_QueueStatus25 0x08150064
#define XPB_nbi0_nbitm_QueueStatus26 0x08150068
#define XPB_nbi0_nbitm_QueueStatus27 0x0815006c
#define XPB_nbi0_nbitm_QueueStatus28 0x08150070
#define XPB_nbi0_nbitm_QueueStatus29 0x08150074
#define XPB_nbi0_nbitm_QueueStatus30 0x08150078
#define XPB_nbi0_nbitm_QueueStatus31 0x0815007c
#define XPB_nbi0_nbitm_QueueStatus32 0x08150080
#define XPB_nbi0_nbitm_QueueStatus33 0x08150084
#define XPB_nbi0_nbitm_QueueStatus34 0x08150088
#define XPB_nbi0_nbitm_QueueStatus35 0x0815008c
#define XPB_nbi0_nbitm_QueueStatus36 0x08150090
#define XPB_nbi0_nbitm_QueueStatus37 0x08150094
#define XPB_nbi0_nbitm_QueueStatus38 0x08150098
#define XPB_nbi0_nbitm_QueueStatus39 0x0815009c
#define XPB_nbi0_nbitm_QueueStatus40 0x081500a0
#define XPB_nbi0_nbitm_QueueStatus41 0x081500a4
#define XPB_nbi0_nbitm_QueueStatus42 0x081500a8
#define XPB_nbi0_nbitm_QueueStatus43 0x081500ac
#define XPB_nbi0_nbitm_QueueStatus44 0x081500b0
#define XPB_nbi0_nbitm_QueueStatus45 0x081500b4
#define XPB_nbi0_nbitm_QueueStatus46 0x081500b8
#define XPB_nbi0_nbitm_QueueStatus47 0x081500bc
#define XPB_nbi0_nbitm_QueueStatus48 0x081500c0
#define XPB_nbi0_nbitm_QueueStatus49 0x081500c4
#define XPB_nbi0_nbitm_QueueStatus50 0x081500c8
#define XPB_nbi0_nbitm_QueueStatus51 0x081500cc
#define XPB_nbi0_nbitm_QueueStatus52 0x081500d0
#define XPB_nbi0_nbitm_QueueStatus53 0x081500d4
#define XPB_nbi0_nbitm_QueueStatus54 0x081500d8
#define XPB_nbi0_nbitm_QueueStatus55 0x081500dc
#define XPB_nbi0_nbitm_QueueStatus56 0x081500e0
#define XPB_nbi0_nbitm_QueueStatus57 0x081500e4
#define XPB_nbi0_nbitm_QueueStatus58 0x081500e8
#define XPB_nbi0_nbitm_QueueStatus59 0x081500ec
#define XPB_nbi0_nbitm_QueueStatus60 0x081500f0
#define XPB_nbi0_nbitm_QueueStatus61 0x081500f4
#define XPB_nbi0_nbitm_QueueStatus62 0x081500f8
#define XPB_nbi0_nbitm_QueueStatus63 0x081500fc
#define XPB_nbi0_nbitm_QueueStatus64 0x08150100
#define XPB_nbi0_nbitm_QueueStatus65 0x08150104
#define XPB_nbi0_nbitm_QueueStatus66 0x08150108
#define XPB_nbi0_nbitm_QueueStatus67 0x0815010c
#define XPB_nbi0_nbitm_QueueStatus68 0x08150110
#define XPB_nbi0_nbitm_QueueStatus69 0x08150114
#define XPB_nbi0_nbitm_QueueStatus70 0x08150118
#define XPB_nbi0_nbitm_QueueStatus71 0x0815011c
#define XPB_nbi0_nbitm_QueueStatus72 0x08150120
#define XPB_nbi0_nbitm_QueueStatus73 0x08150124
#define XPB_nbi0_nbitm_QueueStatus74 0x08150128
#define XPB_nbi0_nbitm_QueueStatus75 0x0815012c
#define XPB_nbi0_nbitm_QueueStatus76 0x08150130
#define XPB_nbi0_nbitm_QueueStatus77 0x08150134
#define XPB_nbi0_nbitm_QueueStatus78 0x08150138
#define XPB_nbi0_nbitm_QueueStatus79 0x0815013c
#define XPB_nbi0_nbitm_QueueStatus80 0x08150140
#define XPB_nbi0_nbitm_QueueStatus81 0x08150144
#define XPB_nbi0_nbitm_QueueStatus82 0x08150148
#define XPB_nbi0_nbitm_QueueStatus83 0x0815014c
#define XPB_nbi0_nbitm_QueueStatus84 0x08150150
#define XPB_nbi0_nbitm_QueueStatus85 0x08150154
#define XPB_nbi0_nbitm_QueueStatus86 0x08150158
#define XPB_nbi0_nbitm_QueueStatus87 0x0815015c
#define XPB_nbi0_nbitm_QueueStatus88 0x08150160
#define XPB_nbi0_nbitm_QueueStatus89 0x08150164
#define XPB_nbi0_nbitm_QueueStatus90 0x08150168
#define XPB_nbi0_nbitm_QueueStatus91 0x0815016c
#define XPB_nbi0_nbitm_QueueStatus92 0x08150170
#define XPB_nbi0_nbitm_QueueStatus93 0x08150174
#define XPB_nbi0_nbitm_QueueStatus94 0x08150178
#define XPB_nbi0_nbitm_QueueStatus95 0x0815017c
#define XPB_nbi0_nbitm_QueueStatus96 0x08150180
#define XPB_nbi0_nbitm_QueueStatus97 0x08150184
#define XPB_nbi0_nbitm_QueueStatus98 0x08150188
#define XPB_nbi0_nbitm_QueueStatus99 0x0815018c
#define XPB_nbi0_nbitm_QueueStatus100 0x08150190
#define XPB_nbi0_nbitm_QueueStatus101 0x08150194
#define XPB_nbi0_nbitm_QueueStatus102 0x08150198
#define XPB_nbi0_nbitm_QueueStatus103 0x0815019c
#define XPB_nbi0_nbitm_QueueStatus104 0x081501a0
#define XPB_nbi0_nbitm_QueueStatus105 0x081501a4
#define XPB_nbi0_nbitm_QueueStatus106 0x081501a8
#define XPB_nbi0_nbitm_QueueStatus107 0x081501ac
#define XPB_nbi0_nbitm_QueueStatus108 0x081501b0
#define XPB_nbi0_nbitm_QueueStatus109 0x081501b4
#define XPB_nbi0_nbitm_QueueStatus110 0x081501b8
#define XPB_nbi0_nbitm_QueueStatus111 0x081501bc
#define XPB_nbi0_nbitm_QueueStatus112 0x081501c0
#define XPB_nbi0_nbitm_QueueStatus113 0x081501c4
#define XPB_nbi0_nbitm_QueueStatus114 0x081501c8
#define XPB_nbi0_nbitm_QueueStatus115 0x081501cc
#define XPB_nbi0_nbitm_QueueStatus116 0x081501d0
#define XPB_nbi0_nbitm_QueueStatus117 0x081501d4
#define XPB_nbi0_nbitm_QueueStatus118 0x081501d8
#define XPB_nbi0_nbitm_QueueStatus119 0x081501dc
#define XPB_nbi0_nbitm_QueueStatus120 0x081501e0
#define XPB_nbi0_nbitm_QueueStatus121 0x081501e4
#define XPB_nbi0_nbitm_QueueStatus122 0x081501e8
#define XPB_nbi0_nbitm_QueueStatus123 0x081501ec
#define XPB_nbi0_nbitm_QueueStatus124 0x081501f0
#define XPB_nbi0_nbitm_QueueStatus125 0x081501f4
#define XPB_nbi0_nbitm_QueueStatus126 0x081501f8
#define XPB_nbi0_nbitm_QueueStatus127 0x081501fc
#define XPB_nbi0_nbitm_QueueStatus128 0x08150200
#define XPB_nbi0_nbitm_QueueStatus129 0x08150204
#define XPB_nbi0_nbitm_QueueStatus130 0x08150208
#define XPB_nbi0_nbitm_QueueStatus131 0x0815020c
#define XPB_nbi0_nbitm_QueueStatus132 0x08150210
#define XPB_nbi0_nbitm_QueueStatus133 0x08150214
#define XPB_nbi0_nbitm_QueueStatus134 0x08150218
#define XPB_nbi0_nbitm_QueueStatus135 0x0815021c
#define XPB_nbi0_nbitm_QueueStatus136 0x08150220
#define XPB_nbi0_nbitm_QueueStatus137 0x08150224
#define XPB_nbi0_nbitm_QueueStatus138 0x08150228
#define XPB_nbi0_nbitm_QueueStatus139 0x0815022c
#define XPB_nbi0_nbitm_QueueStatus140 0x08150230
#define XPB_nbi0_nbitm_QueueStatus141 0x08150234
#define XPB_nbi0_nbitm_QueueStatus142 0x08150238
#define XPB_nbi0_nbitm_QueueStatus143 0x0815023c
#define XPB_nbi0_nbitm_QueueStatus144 0x08150240
#define XPB_nbi0_nbitm_QueueStatus145 0x08150244
#define XPB_nbi0_nbitm_QueueStatus146 0x08150248
#define XPB_nbi0_nbitm_QueueStatus147 0x0815024c
#define XPB_nbi0_nbitm_QueueStatus148 0x08150250
#define XPB_nbi0_nbitm_QueueStatus149 0x08150254
#define XPB_nbi0_nbitm_QueueStatus150 0x08150258
#define XPB_nbi0_nbitm_QueueStatus151 0x0815025c
#define XPB_nbi0_nbitm_QueueStatus152 0x08150260
#define XPB_nbi0_nbitm_QueueStatus153 0x08150264
#define XPB_nbi0_nbitm_QueueStatus154 0x08150268
#define XPB_nbi0_nbitm_QueueStatus155 0x0815026c
#define XPB_nbi0_nbitm_QueueStatus156 0x08150270
#define XPB_nbi0_nbitm_QueueStatus157 0x08150274
#define XPB_nbi0_nbitm_QueueStatus158 0x08150278
#define XPB_nbi0_nbitm_QueueStatus159 0x0815027c
#define XPB_nbi0_nbitm_QueueStatus160 0x08150280
#define XPB_nbi0_nbitm_QueueStatus161 0x08150284
#define XPB_nbi0_nbitm_QueueStatus162 0x08150288
#define XPB_nbi0_nbitm_QueueStatus163 0x0815028c
#define XPB_nbi0_nbitm_QueueStatus164 0x08150290
#define XPB_nbi0_nbitm_QueueStatus165 0x08150294
#define XPB_nbi0_nbitm_QueueStatus166 0x08150298
#define XPB_nbi0_nbitm_QueueStatus167 0x0815029c
#define XPB_nbi0_nbitm_QueueStatus168 0x081502a0
#define XPB_nbi0_nbitm_QueueStatus169 0x081502a4
#define XPB_nbi0_nbitm_QueueStatus170 0x081502a8
#define XPB_nbi0_nbitm_QueueStatus171 0x081502ac
#define XPB_nbi0_nbitm_QueueStatus172 0x081502b0
#define XPB_nbi0_nbitm_QueueStatus173 0x081502b4
#define XPB_nbi0_nbitm_QueueStatus174 0x081502b8
#define XPB_nbi0_nbitm_QueueStatus175 0x081502bc
#define XPB_nbi0_nbitm_QueueStatus176 0x081502c0
#define XPB_nbi0_nbitm_QueueStatus177 0x081502c4
#define XPB_nbi0_nbitm_QueueStatus178 0x081502c8
#define XPB_nbi0_nbitm_QueueStatus179 0x081502cc
#define XPB_nbi0_nbitm_QueueStatus180 0x081502d0
#define XPB_nbi0_nbitm_QueueStatus181 0x081502d4
#define XPB_nbi0_nbitm_QueueStatus182 0x081502d8
#define XPB_nbi0_nbitm_QueueStatus183 0x081502dc
#define XPB_nbi0_nbitm_QueueStatus184 0x081502e0
#define XPB_nbi0_nbitm_QueueStatus185 0x081502e4
#define XPB_nbi0_nbitm_QueueStatus186 0x081502e8
#define XPB_nbi0_nbitm_QueueStatus187 0x081502ec
#define XPB_nbi0_nbitm_QueueStatus188 0x081502f0
#define XPB_nbi0_nbitm_QueueStatus189 0x081502f4
#define XPB_nbi0_nbitm_QueueStatus190 0x081502f8
#define XPB_nbi0_nbitm_QueueStatus191 0x081502fc
#define XPB_nbi0_nbitm_QueueStatus192 0x08150300
#define XPB_nbi0_nbitm_QueueStatus193 0x08150304
#define XPB_nbi0_nbitm_QueueStatus194 0x08150308
#define XPB_nbi0_nbitm_QueueStatus195 0x0815030c
#define XPB_nbi0_nbitm_QueueStatus196 0x08150310
#define XPB_nbi0_nbitm_QueueStatus197 0x08150314
#define XPB_nbi0_nbitm_QueueStatus198 0x08150318
#define XPB_nbi0_nbitm_QueueStatus199 0x0815031c
#define XPB_nbi0_nbitm_QueueStatus200 0x08150320
#define XPB_nbi0_nbitm_QueueStatus201 0x08150324
#define XPB_nbi0_nbitm_QueueStatus202 0x08150328
#define XPB_nbi0_nbitm_QueueStatus203 0x0815032c
#define XPB_nbi0_nbitm_QueueStatus204 0x08150330
#define XPB_nbi0_nbitm_QueueStatus205 0x08150334
#define XPB_nbi0_nbitm_QueueStatus206 0x08150338
#define XPB_nbi0_nbitm_QueueStatus207 0x0815033c
#define XPB_nbi0_nbitm_QueueStatus208 0x08150340
#define XPB_nbi0_nbitm_QueueStatus209 0x08150344
#define XPB_nbi0_nbitm_QueueStatus210 0x08150348
#define XPB_nbi0_nbitm_QueueStatus211 0x0815034c
#define XPB_nbi0_nbitm_QueueStatus212 0x08150350
#define XPB_nbi0_nbitm_QueueStatus213 0x08150354
#define XPB_nbi0_nbitm_QueueStatus214 0x08150358
#define XPB_nbi0_nbitm_QueueStatus215 0x0815035c
#define XPB_nbi0_nbitm_QueueStatus216 0x08150360
#define XPB_nbi0_nbitm_QueueStatus217 0x08150364
#define XPB_nbi0_nbitm_QueueStatus218 0x08150368
#define XPB_nbi0_nbitm_QueueStatus219 0x0815036c
#define XPB_nbi0_nbitm_QueueStatus220 0x08150370
#define XPB_nbi0_nbitm_QueueStatus221 0x08150374
#define XPB_nbi0_nbitm_QueueStatus222 0x08150378
#define XPB_nbi0_nbitm_QueueStatus223 0x0815037c
#define XPB_nbi0_nbitm_QueueStatus224 0x08150380
#define XPB_nbi0_nbitm_QueueStatus225 0x08150384
#define XPB_nbi0_nbitm_QueueStatus226 0x08150388
#define XPB_nbi0_nbitm_QueueStatus227 0x0815038c
#define XPB_nbi0_nbitm_QueueStatus228 0x08150390
#define XPB_nbi0_nbitm_QueueStatus229 0x08150394
#define XPB_nbi0_nbitm_QueueStatus230 0x08150398
#define XPB_nbi0_nbitm_QueueStatus231 0x0815039c
#define XPB_nbi0_nbitm_QueueStatus232 0x081503a0
#define XPB_nbi0_nbitm_QueueStatus233 0x081503a4
#define XPB_nbi0_nbitm_QueueStatus234 0x081503a8
#define XPB_nbi0_nbitm_QueueStatus235 0x081503ac
#define XPB_nbi0_nbitm_QueueStatus236 0x081503b0
#define XPB_nbi0_nbitm_QueueStatus237 0x081503b4
#define XPB_nbi0_nbitm_QueueStatus238 0x081503b8
#define XPB_nbi0_nbitm_QueueStatus239 0x081503bc
#define XPB_nbi0_nbitm_QueueStatus240 0x081503c0
#define XPB_nbi0_nbitm_QueueStatus241 0x081503c4
#define XPB_nbi0_nbitm_QueueStatus242 0x081503c8
#define XPB_nbi0_nbitm_QueueStatus243 0x081503cc
#define XPB_nbi0_nbitm_QueueStatus244 0x081503d0
#define XPB_nbi0_nbitm_QueueStatus245 0x081503d4
#define XPB_nbi0_nbitm_QueueStatus246 0x081503d8
#define XPB_nbi0_nbitm_QueueStatus247 0x081503dc
#define XPB_nbi0_nbitm_QueueStatus248 0x081503e0
#define XPB_nbi0_nbitm_QueueStatus249 0x081503e4
#define XPB_nbi0_nbitm_QueueStatus250 0x081503e8
#define XPB_nbi0_nbitm_QueueStatus251 0x081503ec
#define XPB_nbi0_nbitm_QueueStatus252 0x081503f0
#define XPB_nbi0_nbitm_QueueStatus253 0x081503f4
#define XPB_nbi0_nbitm_QueueStatus254 0x081503f8
#define XPB_nbi0_nbitm_QueueStatus255 0x081503fc
#define XPB_nbi0_nbitm_QueueStatus256 0x08150400
#define XPB_nbi0_nbitm_QueueStatus257 0x08150404
#define XPB_nbi0_nbitm_QueueStatus258 0x08150408
#define XPB_nbi0_nbitm_QueueStatus259 0x0815040c
#define XPB_nbi0_nbitm_QueueStatus260 0x08150410
#define XPB_nbi0_nbitm_QueueStatus261 0x08150414
#define XPB_nbi0_nbitm_QueueStatus262 0x08150418
#define XPB_nbi0_nbitm_QueueStatus263 0x0815041c
#define XPB_nbi0_nbitm_QueueStatus264 0x08150420
#define XPB_nbi0_nbitm_QueueStatus265 0x08150424
#define XPB_nbi0_nbitm_QueueStatus266 0x08150428
#define XPB_nbi0_nbitm_QueueStatus267 0x0815042c
#define XPB_nbi0_nbitm_QueueStatus268 0x08150430
#define XPB_nbi0_nbitm_QueueStatus269 0x08150434
#define XPB_nbi0_nbitm_QueueStatus270 0x08150438
#define XPB_nbi0_nbitm_QueueStatus271 0x0815043c
#define XPB_nbi0_nbitm_QueueStatus272 0x08150440
#define XPB_nbi0_nbitm_QueueStatus273 0x08150444
#define XPB_nbi0_nbitm_QueueStatus274 0x08150448
#define XPB_nbi0_nbitm_QueueStatus275 0x0815044c
#define XPB_nbi0_nbitm_QueueStatus276 0x08150450
#define XPB_nbi0_nbitm_QueueStatus277 0x08150454
#define XPB_nbi0_nbitm_QueueStatus278 0x08150458
#define XPB_nbi0_nbitm_QueueStatus279 0x0815045c
#define XPB_nbi0_nbitm_QueueStatus280 0x08150460
#define XPB_nbi0_nbitm_QueueStatus281 0x08150464
#define XPB_nbi0_nbitm_QueueStatus282 0x08150468
#define XPB_nbi0_nbitm_QueueStatus283 0x0815046c
#define XPB_nbi0_nbitm_QueueStatus284 0x08150470
#define XPB_nbi0_nbitm_QueueStatus285 0x08150474
#define XPB_nbi0_nbitm_QueueStatus286 0x08150478
#define XPB_nbi0_nbitm_QueueStatus287 0x0815047c
#define XPB_nbi0_nbitm_QueueStatus288 0x08150480
#define XPB_nbi0_nbitm_QueueStatus289 0x08150484
#define XPB_nbi0_nbitm_QueueStatus290 0x08150488
#define XPB_nbi0_nbitm_QueueStatus291 0x0815048c
#define XPB_nbi0_nbitm_QueueStatus292 0x08150490
#define XPB_nbi0_nbitm_QueueStatus293 0x08150494
#define XPB_nbi0_nbitm_QueueStatus294 0x08150498
#define XPB_nbi0_nbitm_QueueStatus295 0x0815049c
#define XPB_nbi0_nbitm_QueueStatus296 0x081504a0
#define XPB_nbi0_nbitm_QueueStatus297 0x081504a4
#define XPB_nbi0_nbitm_QueueStatus298 0x081504a8
#define XPB_nbi0_nbitm_QueueStatus299 0x081504ac
#define XPB_nbi0_nbitm_QueueStatus300 0x081504b0
#define XPB_nbi0_nbitm_QueueStatus301 0x081504b4
#define XPB_nbi0_nbitm_QueueStatus302 0x081504b8
#define XPB_nbi0_nbitm_QueueStatus303 0x081504bc
#define XPB_nbi0_nbitm_QueueStatus304 0x081504c0
#define XPB_nbi0_nbitm_QueueStatus305 0x081504c4
#define XPB_nbi0_nbitm_QueueStatus306 0x081504c8
#define XPB_nbi0_nbitm_QueueStatus307 0x081504cc
#define XPB_nbi0_nbitm_QueueStatus308 0x081504d0
#define XPB_nbi0_nbitm_QueueStatus309 0x081504d4
#define XPB_nbi0_nbitm_QueueStatus310 0x081504d8
#define XPB_nbi0_nbitm_QueueStatus311 0x081504dc
#define XPB_nbi0_nbitm_QueueStatus312 0x081504e0
#define XPB_nbi0_nbitm_QueueStatus313 0x081504e4
#define XPB_nbi0_nbitm_QueueStatus314 0x081504e8
#define XPB_nbi0_nbitm_QueueStatus315 0x081504ec
#define XPB_nbi0_nbitm_QueueStatus316 0x081504f0
#define XPB_nbi0_nbitm_QueueStatus317 0x081504f4
#define XPB_nbi0_nbitm_QueueStatus318 0x081504f8
#define XPB_nbi0_nbitm_QueueStatus319 0x081504fc
#define XPB_nbi0_nbitm_QueueStatus320 0x08150500
#define XPB_nbi0_nbitm_QueueStatus321 0x08150504
#define XPB_nbi0_nbitm_QueueStatus322 0x08150508
#define XPB_nbi0_nbitm_QueueStatus323 0x0815050c
#define XPB_nbi0_nbitm_QueueStatus324 0x08150510
#define XPB_nbi0_nbitm_QueueStatus325 0x08150514
#define XPB_nbi0_nbitm_QueueStatus326 0x08150518
#define XPB_nbi0_nbitm_QueueStatus327 0x0815051c
#define XPB_nbi0_nbitm_QueueStatus328 0x08150520
#define XPB_nbi0_nbitm_QueueStatus329 0x08150524
#define XPB_nbi0_nbitm_QueueStatus330 0x08150528
#define XPB_nbi0_nbitm_QueueStatus331 0x0815052c
#define XPB_nbi0_nbitm_QueueStatus332 0x08150530
#define XPB_nbi0_nbitm_QueueStatus333 0x08150534
#define XPB_nbi0_nbitm_QueueStatus334 0x08150538
#define XPB_nbi0_nbitm_QueueStatus335 0x0815053c
#define XPB_nbi0_nbitm_QueueStatus336 0x08150540
#define XPB_nbi0_nbitm_QueueStatus337 0x08150544
#define XPB_nbi0_nbitm_QueueStatus338 0x08150548
#define XPB_nbi0_nbitm_QueueStatus339 0x0815054c
#define XPB_nbi0_nbitm_QueueStatus340 0x08150550
#define XPB_nbi0_nbitm_QueueStatus341 0x08150554
#define XPB_nbi0_nbitm_QueueStatus342 0x08150558
#define XPB_nbi0_nbitm_QueueStatus343 0x0815055c
#define XPB_nbi0_nbitm_QueueStatus344 0x08150560
#define XPB_nbi0_nbitm_QueueStatus345 0x08150564
#define XPB_nbi0_nbitm_QueueStatus346 0x08150568
#define XPB_nbi0_nbitm_QueueStatus347 0x0815056c
#define XPB_nbi0_nbitm_QueueStatus348 0x08150570
#define XPB_nbi0_nbitm_QueueStatus349 0x08150574
#define XPB_nbi0_nbitm_QueueStatus350 0x08150578
#define XPB_nbi0_nbitm_QueueStatus351 0x0815057c
#define XPB_nbi0_nbitm_QueueStatus352 0x08150580
#define XPB_nbi0_nbitm_QueueStatus353 0x08150584
#define XPB_nbi0_nbitm_QueueStatus354 0x08150588
#define XPB_nbi0_nbitm_QueueStatus355 0x0815058c
#define XPB_nbi0_nbitm_QueueStatus356 0x08150590
#define XPB_nbi0_nbitm_QueueStatus357 0x08150594
#define XPB_nbi0_nbitm_QueueStatus358 0x08150598
#define XPB_nbi0_nbitm_QueueStatus359 0x0815059c
#define XPB_nbi0_nbitm_QueueStatus360 0x081505a0
#define XPB_nbi0_nbitm_QueueStatus361 0x081505a4
#define XPB_nbi0_nbitm_QueueStatus362 0x081505a8
#define XPB_nbi0_nbitm_QueueStatus363 0x081505ac
#define XPB_nbi0_nbitm_QueueStatus364 0x081505b0
#define XPB_nbi0_nbitm_QueueStatus365 0x081505b4
#define XPB_nbi0_nbitm_QueueStatus366 0x081505b8
#define XPB_nbi0_nbitm_QueueStatus367 0x081505bc
#define XPB_nbi0_nbitm_QueueStatus368 0x081505c0
#define XPB_nbi0_nbitm_QueueStatus369 0x081505c4
#define XPB_nbi0_nbitm_QueueStatus370 0x081505c8
#define XPB_nbi0_nbitm_QueueStatus371 0x081505cc
#define XPB_nbi0_nbitm_QueueStatus372 0x081505d0
#define XPB_nbi0_nbitm_QueueStatus373 0x081505d4
#define XPB_nbi0_nbitm_QueueStatus374 0x081505d8
#define XPB_nbi0_nbitm_QueueStatus375 0x081505dc
#define XPB_nbi0_nbitm_QueueStatus376 0x081505e0
#define XPB_nbi0_nbitm_QueueStatus377 0x081505e4
#define XPB_nbi0_nbitm_QueueStatus378 0x081505e8
#define XPB_nbi0_nbitm_QueueStatus379 0x081505ec
#define XPB_nbi0_nbitm_QueueStatus380 0x081505f0
#define XPB_nbi0_nbitm_QueueStatus381 0x081505f4
#define XPB_nbi0_nbitm_QueueStatus382 0x081505f8
#define XPB_nbi0_nbitm_QueueStatus383 0x081505fc
#define XPB_nbi0_nbitm_QueueStatus384 0x08150600
#define XPB_nbi0_nbitm_QueueStatus385 0x08150604
#define XPB_nbi0_nbitm_QueueStatus386 0x08150608
#define XPB_nbi0_nbitm_QueueStatus387 0x0815060c
#define XPB_nbi0_nbitm_QueueStatus388 0x08150610
#define XPB_nbi0_nbitm_QueueStatus389 0x08150614
#define XPB_nbi0_nbitm_QueueStatus390 0x08150618
#define XPB_nbi0_nbitm_QueueStatus391 0x0815061c
#define XPB_nbi0_nbitm_QueueStatus392 0x08150620
#define XPB_nbi0_nbitm_QueueStatus393 0x08150624
#define XPB_nbi0_nbitm_QueueStatus394 0x08150628
#define XPB_nbi0_nbitm_QueueStatus395 0x0815062c
#define XPB_nbi0_nbitm_QueueStatus396 0x08150630
#define XPB_nbi0_nbitm_QueueStatus397 0x08150634
#define XPB_nbi0_nbitm_QueueStatus398 0x08150638
#define XPB_nbi0_nbitm_QueueStatus399 0x0815063c
#define XPB_nbi0_nbitm_QueueStatus400 0x08150640
#define XPB_nbi0_nbitm_QueueStatus401 0x08150644
#define XPB_nbi0_nbitm_QueueStatus402 0x08150648
#define XPB_nbi0_nbitm_QueueStatus403 0x0815064c
#define XPB_nbi0_nbitm_QueueStatus404 0x08150650
#define XPB_nbi0_nbitm_QueueStatus405 0x08150654
#define XPB_nbi0_nbitm_QueueStatus406 0x08150658
#define XPB_nbi0_nbitm_QueueStatus407 0x0815065c
#define XPB_nbi0_nbitm_QueueStatus408 0x08150660
#define XPB_nbi0_nbitm_QueueStatus409 0x08150664
#define XPB_nbi0_nbitm_QueueStatus410 0x08150668
#define XPB_nbi0_nbitm_QueueStatus411 0x0815066c
#define XPB_nbi0_nbitm_QueueStatus412 0x08150670
#define XPB_nbi0_nbitm_QueueStatus413 0x08150674
#define XPB_nbi0_nbitm_QueueStatus414 0x08150678
#define XPB_nbi0_nbitm_QueueStatus415 0x0815067c
#define XPB_nbi0_nbitm_QueueStatus416 0x08150680
#define XPB_nbi0_nbitm_QueueStatus417 0x08150684
#define XPB_nbi0_nbitm_QueueStatus418 0x08150688
#define XPB_nbi0_nbitm_QueueStatus419 0x0815068c
#define XPB_nbi0_nbitm_QueueStatus420 0x08150690
#define XPB_nbi0_nbitm_QueueStatus421 0x08150694
#define XPB_nbi0_nbitm_QueueStatus422 0x08150698
#define XPB_nbi0_nbitm_QueueStatus423 0x0815069c
#define XPB_nbi0_nbitm_QueueStatus424 0x081506a0
#define XPB_nbi0_nbitm_QueueStatus425 0x081506a4
#define XPB_nbi0_nbitm_QueueStatus426 0x081506a8
#define XPB_nbi0_nbitm_QueueStatus427 0x081506ac
#define XPB_nbi0_nbitm_QueueStatus428 0x081506b0
#define XPB_nbi0_nbitm_QueueStatus429 0x081506b4
#define XPB_nbi0_nbitm_QueueStatus430 0x081506b8
#define XPB_nbi0_nbitm_QueueStatus431 0x081506bc
#define XPB_nbi0_nbitm_QueueStatus432 0x081506c0
#define XPB_nbi0_nbitm_QueueStatus433 0x081506c4
#define XPB_nbi0_nbitm_QueueStatus434 0x081506c8
#define XPB_nbi0_nbitm_QueueStatus435 0x081506cc
#define XPB_nbi0_nbitm_QueueStatus436 0x081506d0
#define XPB_nbi0_nbitm_QueueStatus437 0x081506d4
#define XPB_nbi0_nbitm_QueueStatus438 0x081506d8
#define XPB_nbi0_nbitm_QueueStatus439 0x081506dc
#define XPB_nbi0_nbitm_QueueStatus440 0x081506e0
#define XPB_nbi0_nbitm_QueueStatus441 0x081506e4
#define XPB_nbi0_nbitm_QueueStatus442 0x081506e8
#define XPB_nbi0_nbitm_QueueStatus443 0x081506ec
#define XPB_nbi0_nbitm_QueueStatus444 0x081506f0
#define XPB_nbi0_nbitm_QueueStatus445 0x081506f4
#define XPB_nbi0_nbitm_QueueStatus446 0x081506f8
#define XPB_nbi0_nbitm_QueueStatus447 0x081506fc
#define XPB_nbi0_nbitm_QueueStatus448 0x08150700
#define XPB_nbi0_nbitm_QueueStatus449 0x08150704
#define XPB_nbi0_nbitm_QueueStatus450 0x08150708
#define XPB_nbi0_nbitm_QueueStatus451 0x0815070c
#define XPB_nbi0_nbitm_QueueStatus452 0x08150710
#define XPB_nbi0_nbitm_QueueStatus453 0x08150714
#define XPB_nbi0_nbitm_QueueStatus454 0x08150718
#define XPB_nbi0_nbitm_QueueStatus455 0x0815071c
#define XPB_nbi0_nbitm_QueueStatus456 0x08150720
#define XPB_nbi0_nbitm_QueueStatus457 0x08150724
#define XPB_nbi0_nbitm_QueueStatus458 0x08150728
#define XPB_nbi0_nbitm_QueueStatus459 0x0815072c
#define XPB_nbi0_nbitm_QueueStatus460 0x08150730
#define XPB_nbi0_nbitm_QueueStatus461 0x08150734
#define XPB_nbi0_nbitm_QueueStatus462 0x08150738
#define XPB_nbi0_nbitm_QueueStatus463 0x0815073c
#define XPB_nbi0_nbitm_QueueStatus464 0x08150740
#define XPB_nbi0_nbitm_QueueStatus465 0x08150744
#define XPB_nbi0_nbitm_QueueStatus466 0x08150748
#define XPB_nbi0_nbitm_QueueStatus467 0x0815074c
#define XPB_nbi0_nbitm_QueueStatus468 0x08150750
#define XPB_nbi0_nbitm_QueueStatus469 0x08150754
#define XPB_nbi0_nbitm_QueueStatus470 0x08150758
#define XPB_nbi0_nbitm_QueueStatus471 0x0815075c
#define XPB_nbi0_nbitm_QueueStatus472 0x08150760
#define XPB_nbi0_nbitm_QueueStatus473 0x08150764
#define XPB_nbi0_nbitm_QueueStatus474 0x08150768
#define XPB_nbi0_nbitm_QueueStatus475 0x0815076c
#define XPB_nbi0_nbitm_QueueStatus476 0x08150770
#define XPB_nbi0_nbitm_QueueStatus477 0x08150774
#define XPB_nbi0_nbitm_QueueStatus478 0x08150778
#define XPB_nbi0_nbitm_QueueStatus479 0x0815077c
#define XPB_nbi0_nbitm_QueueStatus480 0x08150780
#define XPB_nbi0_nbitm_QueueStatus481 0x08150784
#define XPB_nbi0_nbitm_QueueStatus482 0x08150788
#define XPB_nbi0_nbitm_QueueStatus483 0x0815078c
#define XPB_nbi0_nbitm_QueueStatus484 0x08150790
#define XPB_nbi0_nbitm_QueueStatus485 0x08150794
#define XPB_nbi0_nbitm_QueueStatus486 0x08150798
#define XPB_nbi0_nbitm_QueueStatus487 0x0815079c
#define XPB_nbi0_nbitm_QueueStatus488 0x081507a0
#define XPB_nbi0_nbitm_QueueStatus489 0x081507a4
#define XPB_nbi0_nbitm_QueueStatus490 0x081507a8
#define XPB_nbi0_nbitm_QueueStatus491 0x081507ac
#define XPB_nbi0_nbitm_QueueStatus492 0x081507b0
#define XPB_nbi0_nbitm_QueueStatus493 0x081507b4
#define XPB_nbi0_nbitm_QueueStatus494 0x081507b8
#define XPB_nbi0_nbitm_QueueStatus495 0x081507bc
#define XPB_nbi0_nbitm_QueueStatus496 0x081507c0
#define XPB_nbi0_nbitm_QueueStatus497 0x081507c4
#define XPB_nbi0_nbitm_QueueStatus498 0x081507c8
#define XPB_nbi0_nbitm_QueueStatus499 0x081507cc
#define XPB_nbi0_nbitm_QueueStatus500 0x081507d0
#define XPB_nbi0_nbitm_QueueStatus501 0x081507d4
#define XPB_nbi0_nbitm_QueueStatus502 0x081507d8
#define XPB_nbi0_nbitm_QueueStatus503 0x081507dc
#define XPB_nbi0_nbitm_QueueStatus504 0x081507e0
#define XPB_nbi0_nbitm_QueueStatus505 0x081507e4
#define XPB_nbi0_nbitm_QueueStatus506 0x081507e8
#define XPB_nbi0_nbitm_QueueStatus507 0x081507ec
#define XPB_nbi0_nbitm_QueueStatus508 0x081507f0
#define XPB_nbi0_nbitm_QueueStatus509 0x081507f4
#define XPB_nbi0_nbitm_QueueStatus510 0x081507f8
#define XPB_nbi0_nbitm_QueueStatus511 0x081507fc
#define XPB_nbi0_nbitm_QueueStatus512 0x08150800
#define XPB_nbi0_nbitm_QueueStatus513 0x08150804
#define XPB_nbi0_nbitm_QueueStatus514 0x08150808
#define XPB_nbi0_nbitm_QueueStatus515 0x0815080c
#define XPB_nbi0_nbitm_QueueStatus516 0x08150810
#define XPB_nbi0_nbitm_QueueStatus517 0x08150814
#define XPB_nbi0_nbitm_QueueStatus518 0x08150818
#define XPB_nbi0_nbitm_QueueStatus519 0x0815081c
#define XPB_nbi0_nbitm_QueueStatus520 0x08150820
#define XPB_nbi0_nbitm_QueueStatus521 0x08150824
#define XPB_nbi0_nbitm_QueueStatus522 0x08150828
#define XPB_nbi0_nbitm_QueueStatus523 0x0815082c
#define XPB_nbi0_nbitm_QueueStatus524 0x08150830
#define XPB_nbi0_nbitm_QueueStatus525 0x08150834
#define XPB_nbi0_nbitm_QueueStatus526 0x08150838
#define XPB_nbi0_nbitm_QueueStatus527 0x0815083c
#define XPB_nbi0_nbitm_QueueStatus528 0x08150840
#define XPB_nbi0_nbitm_QueueStatus529 0x08150844
#define XPB_nbi0_nbitm_QueueStatus530 0x08150848
#define XPB_nbi0_nbitm_QueueStatus531 0x0815084c
#define XPB_nbi0_nbitm_QueueStatus532 0x08150850
#define XPB_nbi0_nbitm_QueueStatus533 0x08150854
#define XPB_nbi0_nbitm_QueueStatus534 0x08150858
#define XPB_nbi0_nbitm_QueueStatus535 0x0815085c
#define XPB_nbi0_nbitm_QueueStatus536 0x08150860
#define XPB_nbi0_nbitm_QueueStatus537 0x08150864
#define XPB_nbi0_nbitm_QueueStatus538 0x08150868
#define XPB_nbi0_nbitm_QueueStatus539 0x0815086c
#define XPB_nbi0_nbitm_QueueStatus540 0x08150870
#define XPB_nbi0_nbitm_QueueStatus541 0x08150874
#define XPB_nbi0_nbitm_QueueStatus542 0x08150878
#define XPB_nbi0_nbitm_QueueStatus543 0x0815087c
#define XPB_nbi0_nbitm_QueueStatus544 0x08150880
#define XPB_nbi0_nbitm_QueueStatus545 0x08150884
#define XPB_nbi0_nbitm_QueueStatus546 0x08150888
#define XPB_nbi0_nbitm_QueueStatus547 0x0815088c
#define XPB_nbi0_nbitm_QueueStatus548 0x08150890
#define XPB_nbi0_nbitm_QueueStatus549 0x08150894
#define XPB_nbi0_nbitm_QueueStatus550 0x08150898
#define XPB_nbi0_nbitm_QueueStatus551 0x0815089c
#define XPB_nbi0_nbitm_QueueStatus552 0x081508a0
#define XPB_nbi0_nbitm_QueueStatus553 0x081508a4
#define XPB_nbi0_nbitm_QueueStatus554 0x081508a8
#define XPB_nbi0_nbitm_QueueStatus555 0x081508ac
#define XPB_nbi0_nbitm_QueueStatus556 0x081508b0
#define XPB_nbi0_nbitm_QueueStatus557 0x081508b4
#define XPB_nbi0_nbitm_QueueStatus558 0x081508b8
#define XPB_nbi0_nbitm_QueueStatus559 0x081508bc
#define XPB_nbi0_nbitm_QueueStatus560 0x081508c0
#define XPB_nbi0_nbitm_QueueStatus561 0x081508c4
#define XPB_nbi0_nbitm_QueueStatus562 0x081508c8
#define XPB_nbi0_nbitm_QueueStatus563 0x081508cc
#define XPB_nbi0_nbitm_QueueStatus564 0x081508d0
#define XPB_nbi0_nbitm_QueueStatus565 0x081508d4
#define XPB_nbi0_nbitm_QueueStatus566 0x081508d8
#define XPB_nbi0_nbitm_QueueStatus567 0x081508dc
#define XPB_nbi0_nbitm_QueueStatus568 0x081508e0
#define XPB_nbi0_nbitm_QueueStatus569 0x081508e4
#define XPB_nbi0_nbitm_QueueStatus570 0x081508e8
#define XPB_nbi0_nbitm_QueueStatus571 0x081508ec
#define XPB_nbi0_nbitm_QueueStatus572 0x081508f0
#define XPB_nbi0_nbitm_QueueStatus573 0x081508f4
#define XPB_nbi0_nbitm_QueueStatus574 0x081508f8
#define XPB_nbi0_nbitm_QueueStatus575 0x081508fc
#define XPB_nbi0_nbitm_QueueStatus576 0x08150900
#define XPB_nbi0_nbitm_QueueStatus577 0x08150904
#define XPB_nbi0_nbitm_QueueStatus578 0x08150908
#define XPB_nbi0_nbitm_QueueStatus579 0x0815090c
#define XPB_nbi0_nbitm_QueueStatus580 0x08150910
#define XPB_nbi0_nbitm_QueueStatus581 0x08150914
#define XPB_nbi0_nbitm_QueueStatus582 0x08150918
#define XPB_nbi0_nbitm_QueueStatus583 0x0815091c
#define XPB_nbi0_nbitm_QueueStatus584 0x08150920
#define XPB_nbi0_nbitm_QueueStatus585 0x08150924
#define XPB_nbi0_nbitm_QueueStatus586 0x08150928
#define XPB_nbi0_nbitm_QueueStatus587 0x0815092c
#define XPB_nbi0_nbitm_QueueStatus588 0x08150930
#define XPB_nbi0_nbitm_QueueStatus589 0x08150934
#define XPB_nbi0_nbitm_QueueStatus590 0x08150938
#define XPB_nbi0_nbitm_QueueStatus591 0x0815093c
#define XPB_nbi0_nbitm_QueueStatus592 0x08150940
#define XPB_nbi0_nbitm_QueueStatus593 0x08150944
#define XPB_nbi0_nbitm_QueueStatus594 0x08150948
#define XPB_nbi0_nbitm_QueueStatus595 0x0815094c
#define XPB_nbi0_nbitm_QueueStatus596 0x08150950
#define XPB_nbi0_nbitm_QueueStatus597 0x08150954
#define XPB_nbi0_nbitm_QueueStatus598 0x08150958
#define XPB_nbi0_nbitm_QueueStatus599 0x0815095c
#define XPB_nbi0_nbitm_QueueStatus600 0x08150960
#define XPB_nbi0_nbitm_QueueStatus601 0x08150964
#define XPB_nbi0_nbitm_QueueStatus602 0x08150968
#define XPB_nbi0_nbitm_QueueStatus603 0x0815096c
#define XPB_nbi0_nbitm_QueueStatus604 0x08150970
#define XPB_nbi0_nbitm_QueueStatus605 0x08150974
#define XPB_nbi0_nbitm_QueueStatus606 0x08150978
#define XPB_nbi0_nbitm_QueueStatus607 0x0815097c
#define XPB_nbi0_nbitm_QueueStatus608 0x08150980
#define XPB_nbi0_nbitm_QueueStatus609 0x08150984
#define XPB_nbi0_nbitm_QueueStatus610 0x08150988
#define XPB_nbi0_nbitm_QueueStatus611 0x0815098c
#define XPB_nbi0_nbitm_QueueStatus612 0x08150990
#define XPB_nbi0_nbitm_QueueStatus613 0x08150994
#define XPB_nbi0_nbitm_QueueStatus614 0x08150998
#define XPB_nbi0_nbitm_QueueStatus615 0x0815099c
#define XPB_nbi0_nbitm_QueueStatus616 0x081509a0
#define XPB_nbi0_nbitm_QueueStatus617 0x081509a4
#define XPB_nbi0_nbitm_QueueStatus618 0x081509a8
#define XPB_nbi0_nbitm_QueueStatus619 0x081509ac
#define XPB_nbi0_nbitm_QueueStatus620 0x081509b0
#define XPB_nbi0_nbitm_QueueStatus621 0x081509b4
#define XPB_nbi0_nbitm_QueueStatus622 0x081509b8
#define XPB_nbi0_nbitm_QueueStatus623 0x081509bc
#define XPB_nbi0_nbitm_QueueStatus624 0x081509c0
#define XPB_nbi0_nbitm_QueueStatus625 0x081509c4
#define XPB_nbi0_nbitm_QueueStatus626 0x081509c8
#define XPB_nbi0_nbitm_QueueStatus627 0x081509cc
#define XPB_nbi0_nbitm_QueueStatus628 0x081509d0
#define XPB_nbi0_nbitm_QueueStatus629 0x081509d4
#define XPB_nbi0_nbitm_QueueStatus630 0x081509d8
#define XPB_nbi0_nbitm_QueueStatus631 0x081509dc
#define XPB_nbi0_nbitm_QueueStatus632 0x081509e0
#define XPB_nbi0_nbitm_QueueStatus633 0x081509e4
#define XPB_nbi0_nbitm_QueueStatus634 0x081509e8
#define XPB_nbi0_nbitm_QueueStatus635 0x081509ec
#define XPB_nbi0_nbitm_QueueStatus636 0x081509f0
#define XPB_nbi0_nbitm_QueueStatus637 0x081509f4
#define XPB_nbi0_nbitm_QueueStatus638 0x081509f8
#define XPB_nbi0_nbitm_QueueStatus639 0x081509fc
#define XPB_nbi0_nbitm_QueueStatus640 0x08150a00
#define XPB_nbi0_nbitm_QueueStatus641 0x08150a04
#define XPB_nbi0_nbitm_QueueStatus642 0x08150a08
#define XPB_nbi0_nbitm_QueueStatus643 0x08150a0c
#define XPB_nbi0_nbitm_QueueStatus644 0x08150a10
#define XPB_nbi0_nbitm_QueueStatus645 0x08150a14
#define XPB_nbi0_nbitm_QueueStatus646 0x08150a18
#define XPB_nbi0_nbitm_QueueStatus647 0x08150a1c
#define XPB_nbi0_nbitm_QueueStatus648 0x08150a20
#define XPB_nbi0_nbitm_QueueStatus649 0x08150a24
#define XPB_nbi0_nbitm_QueueStatus650 0x08150a28
#define XPB_nbi0_nbitm_QueueStatus651 0x08150a2c
#define XPB_nbi0_nbitm_QueueStatus652 0x08150a30
#define XPB_nbi0_nbitm_QueueStatus653 0x08150a34
#define XPB_nbi0_nbitm_QueueStatus654 0x08150a38
#define XPB_nbi0_nbitm_QueueStatus655 0x08150a3c
#define XPB_nbi0_nbitm_QueueStatus656 0x08150a40
#define XPB_nbi0_nbitm_QueueStatus657 0x08150a44
#define XPB_nbi0_nbitm_QueueStatus658 0x08150a48
#define XPB_nbi0_nbitm_QueueStatus659 0x08150a4c
#define XPB_nbi0_nbitm_QueueStatus660 0x08150a50
#define XPB_nbi0_nbitm_QueueStatus661 0x08150a54
#define XPB_nbi0_nbitm_QueueStatus662 0x08150a58
#define XPB_nbi0_nbitm_QueueStatus663 0x08150a5c
#define XPB_nbi0_nbitm_QueueStatus664 0x08150a60
#define XPB_nbi0_nbitm_QueueStatus665 0x08150a64
#define XPB_nbi0_nbitm_QueueStatus666 0x08150a68
#define XPB_nbi0_nbitm_QueueStatus667 0x08150a6c
#define XPB_nbi0_nbitm_QueueStatus668 0x08150a70
#define XPB_nbi0_nbitm_QueueStatus669 0x08150a74
#define XPB_nbi0_nbitm_QueueStatus670 0x08150a78
#define XPB_nbi0_nbitm_QueueStatus671 0x08150a7c
#define XPB_nbi0_nbitm_QueueStatus672 0x08150a80
#define XPB_nbi0_nbitm_QueueStatus673 0x08150a84
#define XPB_nbi0_nbitm_QueueStatus674 0x08150a88
#define XPB_nbi0_nbitm_QueueStatus675 0x08150a8c
#define XPB_nbi0_nbitm_QueueStatus676 0x08150a90
#define XPB_nbi0_nbitm_QueueStatus677 0x08150a94
#define XPB_nbi0_nbitm_QueueStatus678 0x08150a98
#define XPB_nbi0_nbitm_QueueStatus679 0x08150a9c
#define XPB_nbi0_nbitm_QueueStatus680 0x08150aa0
#define XPB_nbi0_nbitm_QueueStatus681 0x08150aa4
#define XPB_nbi0_nbitm_QueueStatus682 0x08150aa8
#define XPB_nbi0_nbitm_QueueStatus683 0x08150aac
#define XPB_nbi0_nbitm_QueueStatus684 0x08150ab0
#define XPB_nbi0_nbitm_QueueStatus685 0x08150ab4
#define XPB_nbi0_nbitm_QueueStatus686 0x08150ab8
#define XPB_nbi0_nbitm_QueueStatus687 0x08150abc
#define XPB_nbi0_nbitm_QueueStatus688 0x08150ac0
#define XPB_nbi0_nbitm_QueueStatus689 0x08150ac4
#define XPB_nbi0_nbitm_QueueStatus690 0x08150ac8
#define XPB_nbi0_nbitm_QueueStatus691 0x08150acc
#define XPB_nbi0_nbitm_QueueStatus692 0x08150ad0
#define XPB_nbi0_nbitm_QueueStatus693 0x08150ad4
#define XPB_nbi0_nbitm_QueueStatus694 0x08150ad8
#define XPB_nbi0_nbitm_QueueStatus695 0x08150adc
#define XPB_nbi0_nbitm_QueueStatus696 0x08150ae0
#define XPB_nbi0_nbitm_QueueStatus697 0x08150ae4
#define XPB_nbi0_nbitm_QueueStatus698 0x08150ae8
#define XPB_nbi0_nbitm_QueueStatus699 0x08150aec
#define XPB_nbi0_nbitm_QueueStatus700 0x08150af0
#define XPB_nbi0_nbitm_QueueStatus701 0x08150af4
#define XPB_nbi0_nbitm_QueueStatus702 0x08150af8
#define XPB_nbi0_nbitm_QueueStatus703 0x08150afc
#define XPB_nbi0_nbitm_QueueStatus704 0x08150b00
#define XPB_nbi0_nbitm_QueueStatus705 0x08150b04
#define XPB_nbi0_nbitm_QueueStatus706 0x08150b08
#define XPB_nbi0_nbitm_QueueStatus707 0x08150b0c
#define XPB_nbi0_nbitm_QueueStatus708 0x08150b10
#define XPB_nbi0_nbitm_QueueStatus709 0x08150b14
#define XPB_nbi0_nbitm_QueueStatus710 0x08150b18
#define XPB_nbi0_nbitm_QueueStatus711 0x08150b1c
#define XPB_nbi0_nbitm_QueueStatus712 0x08150b20
#define XPB_nbi0_nbitm_QueueStatus713 0x08150b24
#define XPB_nbi0_nbitm_QueueStatus714 0x08150b28
#define XPB_nbi0_nbitm_QueueStatus715 0x08150b2c
#define XPB_nbi0_nbitm_QueueStatus716 0x08150b30
#define XPB_nbi0_nbitm_QueueStatus717 0x08150b34
#define XPB_nbi0_nbitm_QueueStatus718 0x08150b38
#define XPB_nbi0_nbitm_QueueStatus719 0x08150b3c
#define XPB_nbi0_nbitm_QueueStatus720 0x08150b40
#define XPB_nbi0_nbitm_QueueStatus721 0x08150b44
#define XPB_nbi0_nbitm_QueueStatus722 0x08150b48
#define XPB_nbi0_nbitm_QueueStatus723 0x08150b4c
#define XPB_nbi0_nbitm_QueueStatus724 0x08150b50
#define XPB_nbi0_nbitm_QueueStatus725 0x08150b54
#define XPB_nbi0_nbitm_QueueStatus726 0x08150b58
#define XPB_nbi0_nbitm_QueueStatus727 0x08150b5c
#define XPB_nbi0_nbitm_QueueStatus728 0x08150b60
#define XPB_nbi0_nbitm_QueueStatus729 0x08150b64
#define XPB_nbi0_nbitm_QueueStatus730 0x08150b68
#define XPB_nbi0_nbitm_QueueStatus731 0x08150b6c
#define XPB_nbi0_nbitm_QueueStatus732 0x08150b70
#define XPB_nbi0_nbitm_QueueStatus733 0x08150b74
#define XPB_nbi0_nbitm_QueueStatus734 0x08150b78
#define XPB_nbi0_nbitm_QueueStatus735 0x08150b7c
#define XPB_nbi0_nbitm_QueueStatus736 0x08150b80
#define XPB_nbi0_nbitm_QueueStatus737 0x08150b84
#define XPB_nbi0_nbitm_QueueStatus738 0x08150b88
#define XPB_nbi0_nbitm_QueueStatus739 0x08150b8c
#define XPB_nbi0_nbitm_QueueStatus740 0x08150b90
#define XPB_nbi0_nbitm_QueueStatus741 0x08150b94
#define XPB_nbi0_nbitm_QueueStatus742 0x08150b98
#define XPB_nbi0_nbitm_QueueStatus743 0x08150b9c
#define XPB_nbi0_nbitm_QueueStatus744 0x08150ba0
#define XPB_nbi0_nbitm_QueueStatus745 0x08150ba4
#define XPB_nbi0_nbitm_QueueStatus746 0x08150ba8
#define XPB_nbi0_nbitm_QueueStatus747 0x08150bac
#define XPB_nbi0_nbitm_QueueStatus748 0x08150bb0
#define XPB_nbi0_nbitm_QueueStatus749 0x08150bb4
#define XPB_nbi0_nbitm_QueueStatus750 0x08150bb8
#define XPB_nbi0_nbitm_QueueStatus751 0x08150bbc
#define XPB_nbi0_nbitm_QueueStatus752 0x08150bc0
#define XPB_nbi0_nbitm_QueueStatus753 0x08150bc4
#define XPB_nbi0_nbitm_QueueStatus754 0x08150bc8
#define XPB_nbi0_nbitm_QueueStatus755 0x08150bcc
#define XPB_nbi0_nbitm_QueueStatus756 0x08150bd0
#define XPB_nbi0_nbitm_QueueStatus757 0x08150bd4
#define XPB_nbi0_nbitm_QueueStatus758 0x08150bd8
#define XPB_nbi0_nbitm_QueueStatus759 0x08150bdc
#define XPB_nbi0_nbitm_QueueStatus760 0x08150be0
#define XPB_nbi0_nbitm_QueueStatus761 0x08150be4
#define XPB_nbi0_nbitm_QueueStatus762 0x08150be8
#define XPB_nbi0_nbitm_QueueStatus763 0x08150bec
#define XPB_nbi0_nbitm_QueueStatus764 0x08150bf0
#define XPB_nbi0_nbitm_QueueStatus765 0x08150bf4
#define XPB_nbi0_nbitm_QueueStatus766 0x08150bf8
#define XPB_nbi0_nbitm_QueueStatus767 0x08150bfc
#define XPB_nbi0_nbitm_QueueStatus768 0x08150c00
#define XPB_nbi0_nbitm_QueueStatus769 0x08150c04
#define XPB_nbi0_nbitm_QueueStatus770 0x08150c08
#define XPB_nbi0_nbitm_QueueStatus771 0x08150c0c
#define XPB_nbi0_nbitm_QueueStatus772 0x08150c10
#define XPB_nbi0_nbitm_QueueStatus773 0x08150c14
#define XPB_nbi0_nbitm_QueueStatus774 0x08150c18
#define XPB_nbi0_nbitm_QueueStatus775 0x08150c1c
#define XPB_nbi0_nbitm_QueueStatus776 0x08150c20
#define XPB_nbi0_nbitm_QueueStatus777 0x08150c24
#define XPB_nbi0_nbitm_QueueStatus778 0x08150c28
#define XPB_nbi0_nbitm_QueueStatus779 0x08150c2c
#define XPB_nbi0_nbitm_QueueStatus780 0x08150c30
#define XPB_nbi0_nbitm_QueueStatus781 0x08150c34
#define XPB_nbi0_nbitm_QueueStatus782 0x08150c38
#define XPB_nbi0_nbitm_QueueStatus783 0x08150c3c
#define XPB_nbi0_nbitm_QueueStatus784 0x08150c40
#define XPB_nbi0_nbitm_QueueStatus785 0x08150c44
#define XPB_nbi0_nbitm_QueueStatus786 0x08150c48
#define XPB_nbi0_nbitm_QueueStatus787 0x08150c4c
#define XPB_nbi0_nbitm_QueueStatus788 0x08150c50
#define XPB_nbi0_nbitm_QueueStatus789 0x08150c54
#define XPB_nbi0_nbitm_QueueStatus790 0x08150c58
#define XPB_nbi0_nbitm_QueueStatus791 0x08150c5c
#define XPB_nbi0_nbitm_QueueStatus792 0x08150c60
#define XPB_nbi0_nbitm_QueueStatus793 0x08150c64
#define XPB_nbi0_nbitm_QueueStatus794 0x08150c68
#define XPB_nbi0_nbitm_QueueStatus795 0x08150c6c
#define XPB_nbi0_nbitm_QueueStatus796 0x08150c70
#define XPB_nbi0_nbitm_QueueStatus797 0x08150c74
#define XPB_nbi0_nbitm_QueueStatus798 0x08150c78
#define XPB_nbi0_nbitm_QueueStatus799 0x08150c7c
#define XPB_nbi0_nbitm_QueueStatus800 0x08150c80
#define XPB_nbi0_nbitm_QueueStatus801 0x08150c84
#define XPB_nbi0_nbitm_QueueStatus802 0x08150c88
#define XPB_nbi0_nbitm_QueueStatus803 0x08150c8c
#define XPB_nbi0_nbitm_QueueStatus804 0x08150c90
#define XPB_nbi0_nbitm_QueueStatus805 0x08150c94
#define XPB_nbi0_nbitm_QueueStatus806 0x08150c98
#define XPB_nbi0_nbitm_QueueStatus807 0x08150c9c
#define XPB_nbi0_nbitm_QueueStatus808 0x08150ca0
#define XPB_nbi0_nbitm_QueueStatus809 0x08150ca4
#define XPB_nbi0_nbitm_QueueStatus810 0x08150ca8
#define XPB_nbi0_nbitm_QueueStatus811 0x08150cac
#define XPB_nbi0_nbitm_QueueStatus812 0x08150cb0
#define XPB_nbi0_nbitm_QueueStatus813 0x08150cb4
#define XPB_nbi0_nbitm_QueueStatus814 0x08150cb8
#define XPB_nbi0_nbitm_QueueStatus815 0x08150cbc
#define XPB_nbi0_nbitm_QueueStatus816 0x08150cc0
#define XPB_nbi0_nbitm_QueueStatus817 0x08150cc4
#define XPB_nbi0_nbitm_QueueStatus818 0x08150cc8
#define XPB_nbi0_nbitm_QueueStatus819 0x08150ccc
#define XPB_nbi0_nbitm_QueueStatus820 0x08150cd0
#define XPB_nbi0_nbitm_QueueStatus821 0x08150cd4
#define XPB_nbi0_nbitm_QueueStatus822 0x08150cd8
#define XPB_nbi0_nbitm_QueueStatus823 0x08150cdc
#define XPB_nbi0_nbitm_QueueStatus824 0x08150ce0
#define XPB_nbi0_nbitm_QueueStatus825 0x08150ce4
#define XPB_nbi0_nbitm_QueueStatus826 0x08150ce8
#define XPB_nbi0_nbitm_QueueStatus827 0x08150cec
#define XPB_nbi0_nbitm_QueueStatus828 0x08150cf0
#define XPB_nbi0_nbitm_QueueStatus829 0x08150cf4
#define XPB_nbi0_nbitm_QueueStatus830 0x08150cf8
#define XPB_nbi0_nbitm_QueueStatus831 0x08150cfc
#define XPB_nbi0_nbitm_QueueStatus832 0x08150d00
#define XPB_nbi0_nbitm_QueueStatus833 0x08150d04
#define XPB_nbi0_nbitm_QueueStatus834 0x08150d08
#define XPB_nbi0_nbitm_QueueStatus835 0x08150d0c
#define XPB_nbi0_nbitm_QueueStatus836 0x08150d10
#define XPB_nbi0_nbitm_QueueStatus837 0x08150d14
#define XPB_nbi0_nbitm_QueueStatus838 0x08150d18
#define XPB_nbi0_nbitm_QueueStatus839 0x08150d1c
#define XPB_nbi0_nbitm_QueueStatus840 0x08150d20
#define XPB_nbi0_nbitm_QueueStatus841 0x08150d24
#define XPB_nbi0_nbitm_QueueStatus842 0x08150d28
#define XPB_nbi0_nbitm_QueueStatus843 0x08150d2c
#define XPB_nbi0_nbitm_QueueStatus844 0x08150d30
#define XPB_nbi0_nbitm_QueueStatus845 0x08150d34
#define XPB_nbi0_nbitm_QueueStatus846 0x08150d38
#define XPB_nbi0_nbitm_QueueStatus847 0x08150d3c
#define XPB_nbi0_nbitm_QueueStatus848 0x08150d40
#define XPB_nbi0_nbitm_QueueStatus849 0x08150d44
#define XPB_nbi0_nbitm_QueueStatus850 0x08150d48
#define XPB_nbi0_nbitm_QueueStatus851 0x08150d4c
#define XPB_nbi0_nbitm_QueueStatus852 0x08150d50
#define XPB_nbi0_nbitm_QueueStatus853 0x08150d54
#define XPB_nbi0_nbitm_QueueStatus854 0x08150d58
#define XPB_nbi0_nbitm_QueueStatus855 0x08150d5c
#define XPB_nbi0_nbitm_QueueStatus856 0x08150d60
#define XPB_nbi0_nbitm_QueueStatus857 0x08150d64
#define XPB_nbi0_nbitm_QueueStatus858 0x08150d68
#define XPB_nbi0_nbitm_QueueStatus859 0x08150d6c
#define XPB_nbi0_nbitm_QueueStatus860 0x08150d70
#define XPB_nbi0_nbitm_QueueStatus861 0x08150d74
#define XPB_nbi0_nbitm_QueueStatus862 0x08150d78
#define XPB_nbi0_nbitm_QueueStatus863 0x08150d7c
#define XPB_nbi0_nbitm_QueueStatus864 0x08150d80
#define XPB_nbi0_nbitm_QueueStatus865 0x08150d84
#define XPB_nbi0_nbitm_QueueStatus866 0x08150d88
#define XPB_nbi0_nbitm_QueueStatus867 0x08150d8c
#define XPB_nbi0_nbitm_QueueStatus868 0x08150d90
#define XPB_nbi0_nbitm_QueueStatus869 0x08150d94
#define XPB_nbi0_nbitm_QueueStatus870 0x08150d98
#define XPB_nbi0_nbitm_QueueStatus871 0x08150d9c
#define XPB_nbi0_nbitm_QueueStatus872 0x08150da0
#define XPB_nbi0_nbitm_QueueStatus873 0x08150da4
#define XPB_nbi0_nbitm_QueueStatus874 0x08150da8
#define XPB_nbi0_nbitm_QueueStatus875 0x08150dac
#define XPB_nbi0_nbitm_QueueStatus876 0x08150db0
#define XPB_nbi0_nbitm_QueueStatus877 0x08150db4
#define XPB_nbi0_nbitm_QueueStatus878 0x08150db8
#define XPB_nbi0_nbitm_QueueStatus879 0x08150dbc
#define XPB_nbi0_nbitm_QueueStatus880 0x08150dc0
#define XPB_nbi0_nbitm_QueueStatus881 0x08150dc4
#define XPB_nbi0_nbitm_QueueStatus882 0x08150dc8
#define XPB_nbi0_nbitm_QueueStatus883 0x08150dcc
#define XPB_nbi0_nbitm_QueueStatus884 0x08150dd0
#define XPB_nbi0_nbitm_QueueStatus885 0x08150dd4
#define XPB_nbi0_nbitm_QueueStatus886 0x08150dd8
#define XPB_nbi0_nbitm_QueueStatus887 0x08150ddc
#define XPB_nbi0_nbitm_QueueStatus888 0x08150de0
#define XPB_nbi0_nbitm_QueueStatus889 0x08150de4
#define XPB_nbi0_nbitm_QueueStatus890 0x08150de8
#define XPB_nbi0_nbitm_QueueStatus891 0x08150dec
#define XPB_nbi0_nbitm_QueueStatus892 0x08150df0
#define XPB_nbi0_nbitm_QueueStatus893 0x08150df4
#define XPB_nbi0_nbitm_QueueStatus894 0x08150df8
#define XPB_nbi0_nbitm_QueueStatus895 0x08150dfc
#define XPB_nbi0_nbitm_QueueStatus896 0x08150e00
#define XPB_nbi0_nbitm_QueueStatus897 0x08150e04
#define XPB_nbi0_nbitm_QueueStatus898 0x08150e08
#define XPB_nbi0_nbitm_QueueStatus899 0x08150e0c
#define XPB_nbi0_nbitm_QueueStatus900 0x08150e10
#define XPB_nbi0_nbitm_QueueStatus901 0x08150e14
#define XPB_nbi0_nbitm_QueueStatus902 0x08150e18
#define XPB_nbi0_nbitm_QueueStatus903 0x08150e1c
#define XPB_nbi0_nbitm_QueueStatus904 0x08150e20
#define XPB_nbi0_nbitm_QueueStatus905 0x08150e24
#define XPB_nbi0_nbitm_QueueStatus906 0x08150e28
#define XPB_nbi0_nbitm_QueueStatus907 0x08150e2c
#define XPB_nbi0_nbitm_QueueStatus908 0x08150e30
#define XPB_nbi0_nbitm_QueueStatus909 0x08150e34
#define XPB_nbi0_nbitm_QueueStatus910 0x08150e38
#define XPB_nbi0_nbitm_QueueStatus911 0x08150e3c
#define XPB_nbi0_nbitm_QueueStatus912 0x08150e40
#define XPB_nbi0_nbitm_QueueStatus913 0x08150e44
#define XPB_nbi0_nbitm_QueueStatus914 0x08150e48
#define XPB_nbi0_nbitm_QueueStatus915 0x08150e4c
#define XPB_nbi0_nbitm_QueueStatus916 0x08150e50
#define XPB_nbi0_nbitm_QueueStatus917 0x08150e54
#define XPB_nbi0_nbitm_QueueStatus918 0x08150e58
#define XPB_nbi0_nbitm_QueueStatus919 0x08150e5c
#define XPB_nbi0_nbitm_QueueStatus920 0x08150e60
#define XPB_nbi0_nbitm_QueueStatus921 0x08150e64
#define XPB_nbi0_nbitm_QueueStatus922 0x08150e68
#define XPB_nbi0_nbitm_QueueStatus923 0x08150e6c
#define XPB_nbi0_nbitm_QueueStatus924 0x08150e70
#define XPB_nbi0_nbitm_QueueStatus925 0x08150e74
#define XPB_nbi0_nbitm_QueueStatus926 0x08150e78
#define XPB_nbi0_nbitm_QueueStatus927 0x08150e7c
#define XPB_nbi0_nbitm_QueueStatus928 0x08150e80
#define XPB_nbi0_nbitm_QueueStatus929 0x08150e84
#define XPB_nbi0_nbitm_QueueStatus930 0x08150e88
#define XPB_nbi0_nbitm_QueueStatus931 0x08150e8c
#define XPB_nbi0_nbitm_QueueStatus932 0x08150e90
#define XPB_nbi0_nbitm_QueueStatus933 0x08150e94
#define XPB_nbi0_nbitm_QueueStatus934 0x08150e98
#define XPB_nbi0_nbitm_QueueStatus935 0x08150e9c
#define XPB_nbi0_nbitm_QueueStatus936 0x08150ea0
#define XPB_nbi0_nbitm_QueueStatus937 0x08150ea4
#define XPB_nbi0_nbitm_QueueStatus938 0x08150ea8
#define XPB_nbi0_nbitm_QueueStatus939 0x08150eac
#define XPB_nbi0_nbitm_QueueStatus940 0x08150eb0
#define XPB_nbi0_nbitm_QueueStatus941 0x08150eb4
#define XPB_nbi0_nbitm_QueueStatus942 0x08150eb8
#define XPB_nbi0_nbitm_QueueStatus943 0x08150ebc
#define XPB_nbi0_nbitm_QueueStatus944 0x08150ec0
#define XPB_nbi0_nbitm_QueueStatus945 0x08150ec4
#define XPB_nbi0_nbitm_QueueStatus946 0x08150ec8
#define XPB_nbi0_nbitm_QueueStatus947 0x08150ecc
#define XPB_nbi0_nbitm_QueueStatus948 0x08150ed0
#define XPB_nbi0_nbitm_QueueStatus949 0x08150ed4
#define XPB_nbi0_nbitm_QueueStatus950 0x08150ed8
#define XPB_nbi0_nbitm_QueueStatus951 0x08150edc
#define XPB_nbi0_nbitm_QueueStatus952 0x08150ee0
#define XPB_nbi0_nbitm_QueueStatus953 0x08150ee4
#define XPB_nbi0_nbitm_QueueStatus954 0x08150ee8
#define XPB_nbi0_nbitm_QueueStatus955 0x08150eec
#define XPB_nbi0_nbitm_QueueStatus956 0x08150ef0
#define XPB_nbi0_nbitm_QueueStatus957 0x08150ef4
#define XPB_nbi0_nbitm_QueueStatus958 0x08150ef8
#define XPB_nbi0_nbitm_QueueStatus959 0x08150efc
#define XPB_nbi0_nbitm_QueueStatus960 0x08150f00
#define XPB_nbi0_nbitm_QueueStatus961 0x08150f04
#define XPB_nbi0_nbitm_QueueStatus962 0x08150f08
#define XPB_nbi0_nbitm_QueueStatus963 0x08150f0c
#define XPB_nbi0_nbitm_QueueStatus964 0x08150f10
#define XPB_nbi0_nbitm_QueueStatus965 0x08150f14
#define XPB_nbi0_nbitm_QueueStatus966 0x08150f18
#define XPB_nbi0_nbitm_QueueStatus967 0x08150f1c
#define XPB_nbi0_nbitm_QueueStatus968 0x08150f20
#define XPB_nbi0_nbitm_QueueStatus969 0x08150f24
#define XPB_nbi0_nbitm_QueueStatus970 0x08150f28
#define XPB_nbi0_nbitm_QueueStatus971 0x08150f2c
#define XPB_nbi0_nbitm_QueueStatus972 0x08150f30
#define XPB_nbi0_nbitm_QueueStatus973 0x08150f34
#define XPB_nbi0_nbitm_QueueStatus974 0x08150f38
#define XPB_nbi0_nbitm_QueueStatus975 0x08150f3c
#define XPB_nbi0_nbitm_QueueStatus976 0x08150f40
#define XPB_nbi0_nbitm_QueueStatus977 0x08150f44
#define XPB_nbi0_nbitm_QueueStatus978 0x08150f48
#define XPB_nbi0_nbitm_QueueStatus979 0x08150f4c
#define XPB_nbi0_nbitm_QueueStatus980 0x08150f50
#define XPB_nbi0_nbitm_QueueStatus981 0x08150f54
#define XPB_nbi0_nbitm_QueueStatus982 0x08150f58
#define XPB_nbi0_nbitm_QueueStatus983 0x08150f5c
#define XPB_nbi0_nbitm_QueueStatus984 0x08150f60
#define XPB_nbi0_nbitm_QueueStatus985 0x08150f64
#define XPB_nbi0_nbitm_QueueStatus986 0x08150f68
#define XPB_nbi0_nbitm_QueueStatus987 0x08150f6c
#define XPB_nbi0_nbitm_QueueStatus988 0x08150f70
#define XPB_nbi0_nbitm_QueueStatus989 0x08150f74
#define XPB_nbi0_nbitm_QueueStatus990 0x08150f78
#define XPB_nbi0_nbitm_QueueStatus991 0x08150f7c
#define XPB_nbi0_nbitm_QueueStatus992 0x08150f80
#define XPB_nbi0_nbitm_QueueStatus993 0x08150f84
#define XPB_nbi0_nbitm_QueueStatus994 0x08150f88
#define XPB_nbi0_nbitm_QueueStatus995 0x08150f8c
#define XPB_nbi0_nbitm_QueueStatus996 0x08150f90
#define XPB_nbi0_nbitm_QueueStatus997 0x08150f94
#define XPB_nbi0_nbitm_QueueStatus998 0x08150f98
#define XPB_nbi0_nbitm_QueueStatus999 0x08150f9c
#define XPB_nbi0_nbitm_QueueStatus1000 0x08150fa0
#define XPB_nbi0_nbitm_QueueStatus1001 0x08150fa4
#define XPB_nbi0_nbitm_QueueStatus1002 0x08150fa8
#define XPB_nbi0_nbitm_QueueStatus1003 0x08150fac
#define XPB_nbi0_nbitm_QueueStatus1004 0x08150fb0
#define XPB_nbi0_nbitm_QueueStatus1005 0x08150fb4
#define XPB_nbi0_nbitm_QueueStatus1006 0x08150fb8
#define XPB_nbi0_nbitm_QueueStatus1007 0x08150fbc
#define XPB_nbi0_nbitm_QueueStatus1008 0x08150fc0
#define XPB_nbi0_nbitm_QueueStatus1009 0x08150fc4
#define XPB_nbi0_nbitm_QueueStatus1010 0x08150fc8
#define XPB_nbi0_nbitm_QueueStatus1011 0x08150fcc
#define XPB_nbi0_nbitm_QueueStatus1012 0x08150fd0
#define XPB_nbi0_nbitm_QueueStatus1013 0x08150fd4
#define XPB_nbi0_nbitm_QueueStatus1014 0x08150fd8
#define XPB_nbi0_nbitm_QueueStatus1015 0x08150fdc
#define XPB_nbi0_nbitm_QueueStatus1016 0x08150fe0
#define XPB_nbi0_nbitm_QueueStatus1017 0x08150fe4
#define XPB_nbi0_nbitm_QueueStatus1018 0x08150fe8
#define XPB_nbi0_nbitm_QueueStatus1019 0x08150fec
#define XPB_nbi0_nbitm_QueueStatus1020 0x08150ff0
#define XPB_nbi0_nbitm_QueueStatus1021 0x08150ff4
#define XPB_nbi0_nbitm_QueueStatus1022 0x08150ff8
#define XPB_nbi0_nbitm_QueueStatus1023 0x08150ffc
#define XPB_nbi0_nbitm_QueueConfig0 0x08151000
#define XPB_nbi0_nbitm_QueueConfig1 0x08151004
#define XPB_nbi0_nbitm_QueueConfig2 0x08151008
#define XPB_nbi0_nbitm_QueueConfig3 0x0815100c
#define XPB_nbi0_nbitm_QueueConfig4 0x08151010
#define XPB_nbi0_nbitm_QueueConfig5 0x08151014
#define XPB_nbi0_nbitm_QueueConfig6 0x08151018
#define XPB_nbi0_nbitm_QueueConfig7 0x0815101c
#define XPB_nbi0_nbitm_QueueConfig8 0x08151020
#define XPB_nbi0_nbitm_QueueConfig9 0x08151024
#define XPB_nbi0_nbitm_QueueConfig10 0x08151028
#define XPB_nbi0_nbitm_QueueConfig11 0x0815102c
#define XPB_nbi0_nbitm_QueueConfig12 0x08151030
#define XPB_nbi0_nbitm_QueueConfig13 0x08151034
#define XPB_nbi0_nbitm_QueueConfig14 0x08151038
#define XPB_nbi0_nbitm_QueueConfig15 0x0815103c
#define XPB_nbi0_nbitm_QueueConfig16 0x08151040
#define XPB_nbi0_nbitm_QueueConfig17 0x08151044
#define XPB_nbi0_nbitm_QueueConfig18 0x08151048
#define XPB_nbi0_nbitm_QueueConfig19 0x0815104c
#define XPB_nbi0_nbitm_QueueConfig20 0x08151050
#define XPB_nbi0_nbitm_QueueConfig21 0x08151054
#define XPB_nbi0_nbitm_QueueConfig22 0x08151058
#define XPB_nbi0_nbitm_QueueConfig23 0x0815105c
#define XPB_nbi0_nbitm_QueueConfig24 0x08151060
#define XPB_nbi0_nbitm_QueueConfig25 0x08151064
#define XPB_nbi0_nbitm_QueueConfig26 0x08151068
#define XPB_nbi0_nbitm_QueueConfig27 0x0815106c
#define XPB_nbi0_nbitm_QueueConfig28 0x08151070
#define XPB_nbi0_nbitm_QueueConfig29 0x08151074
#define XPB_nbi0_nbitm_QueueConfig30 0x08151078
#define XPB_nbi0_nbitm_QueueConfig31 0x0815107c
#define XPB_nbi0_nbitm_QueueConfig32 0x08151080
#define XPB_nbi0_nbitm_QueueConfig33 0x08151084
#define XPB_nbi0_nbitm_QueueConfig34 0x08151088
#define XPB_nbi0_nbitm_QueueConfig35 0x0815108c
#define XPB_nbi0_nbitm_QueueConfig36 0x08151090
#define XPB_nbi0_nbitm_QueueConfig37 0x08151094
#define XPB_nbi0_nbitm_QueueConfig38 0x08151098
#define XPB_nbi0_nbitm_QueueConfig39 0x0815109c
#define XPB_nbi0_nbitm_QueueConfig40 0x081510a0
#define XPB_nbi0_nbitm_QueueConfig41 0x081510a4
#define XPB_nbi0_nbitm_QueueConfig42 0x081510a8
#define XPB_nbi0_nbitm_QueueConfig43 0x081510ac
#define XPB_nbi0_nbitm_QueueConfig44 0x081510b0
#define XPB_nbi0_nbitm_QueueConfig45 0x081510b4
#define XPB_nbi0_nbitm_QueueConfig46 0x081510b8
#define XPB_nbi0_nbitm_QueueConfig47 0x081510bc
#define XPB_nbi0_nbitm_QueueConfig48 0x081510c0
#define XPB_nbi0_nbitm_QueueConfig49 0x081510c4
#define XPB_nbi0_nbitm_QueueConfig50 0x081510c8
#define XPB_nbi0_nbitm_QueueConfig51 0x081510cc
#define XPB_nbi0_nbitm_QueueConfig52 0x081510d0
#define XPB_nbi0_nbitm_QueueConfig53 0x081510d4
#define XPB_nbi0_nbitm_QueueConfig54 0x081510d8
#define XPB_nbi0_nbitm_QueueConfig55 0x081510dc
#define XPB_nbi0_nbitm_QueueConfig56 0x081510e0
#define XPB_nbi0_nbitm_QueueConfig57 0x081510e4
#define XPB_nbi0_nbitm_QueueConfig58 0x081510e8
#define XPB_nbi0_nbitm_QueueConfig59 0x081510ec
#define XPB_nbi0_nbitm_QueueConfig60 0x081510f0
#define XPB_nbi0_nbitm_QueueConfig61 0x081510f4
#define XPB_nbi0_nbitm_QueueConfig62 0x081510f8
#define XPB_nbi0_nbitm_QueueConfig63 0x081510fc
#define XPB_nbi0_nbitm_QueueConfig64 0x08151100
#define XPB_nbi0_nbitm_QueueConfig65 0x08151104
#define XPB_nbi0_nbitm_QueueConfig66 0x08151108
#define XPB_nbi0_nbitm_QueueConfig67 0x0815110c
#define XPB_nbi0_nbitm_QueueConfig68 0x08151110
#define XPB_nbi0_nbitm_QueueConfig69 0x08151114
#define XPB_nbi0_nbitm_QueueConfig70 0x08151118
#define XPB_nbi0_nbitm_QueueConfig71 0x0815111c
#define XPB_nbi0_nbitm_QueueConfig72 0x08151120
#define XPB_nbi0_nbitm_QueueConfig73 0x08151124
#define XPB_nbi0_nbitm_QueueConfig74 0x08151128
#define XPB_nbi0_nbitm_QueueConfig75 0x0815112c
#define XPB_nbi0_nbitm_QueueConfig76 0x08151130
#define XPB_nbi0_nbitm_QueueConfig77 0x08151134
#define XPB_nbi0_nbitm_QueueConfig78 0x08151138
#define XPB_nbi0_nbitm_QueueConfig79 0x0815113c
#define XPB_nbi0_nbitm_QueueConfig80 0x08151140
#define XPB_nbi0_nbitm_QueueConfig81 0x08151144
#define XPB_nbi0_nbitm_QueueConfig82 0x08151148
#define XPB_nbi0_nbitm_QueueConfig83 0x0815114c
#define XPB_nbi0_nbitm_QueueConfig84 0x08151150
#define XPB_nbi0_nbitm_QueueConfig85 0x08151154
#define XPB_nbi0_nbitm_QueueConfig86 0x08151158
#define XPB_nbi0_nbitm_QueueConfig87 0x0815115c
#define XPB_nbi0_nbitm_QueueConfig88 0x08151160
#define XPB_nbi0_nbitm_QueueConfig89 0x08151164
#define XPB_nbi0_nbitm_QueueConfig90 0x08151168
#define XPB_nbi0_nbitm_QueueConfig91 0x0815116c
#define XPB_nbi0_nbitm_QueueConfig92 0x08151170
#define XPB_nbi0_nbitm_QueueConfig93 0x08151174
#define XPB_nbi0_nbitm_QueueConfig94 0x08151178
#define XPB_nbi0_nbitm_QueueConfig95 0x0815117c
#define XPB_nbi0_nbitm_QueueConfig96 0x08151180
#define XPB_nbi0_nbitm_QueueConfig97 0x08151184
#define XPB_nbi0_nbitm_QueueConfig98 0x08151188
#define XPB_nbi0_nbitm_QueueConfig99 0x0815118c
#define XPB_nbi0_nbitm_QueueConfig100 0x08151190
#define XPB_nbi0_nbitm_QueueConfig101 0x08151194
#define XPB_nbi0_nbitm_QueueConfig102 0x08151198
#define XPB_nbi0_nbitm_QueueConfig103 0x0815119c
#define XPB_nbi0_nbitm_QueueConfig104 0x081511a0
#define XPB_nbi0_nbitm_QueueConfig105 0x081511a4
#define XPB_nbi0_nbitm_QueueConfig106 0x081511a8
#define XPB_nbi0_nbitm_QueueConfig107 0x081511ac
#define XPB_nbi0_nbitm_QueueConfig108 0x081511b0
#define XPB_nbi0_nbitm_QueueConfig109 0x081511b4
#define XPB_nbi0_nbitm_QueueConfig110 0x081511b8
#define XPB_nbi0_nbitm_QueueConfig111 0x081511bc
#define XPB_nbi0_nbitm_QueueConfig112 0x081511c0
#define XPB_nbi0_nbitm_QueueConfig113 0x081511c4
#define XPB_nbi0_nbitm_QueueConfig114 0x081511c8
#define XPB_nbi0_nbitm_QueueConfig115 0x081511cc
#define XPB_nbi0_nbitm_QueueConfig116 0x081511d0
#define XPB_nbi0_nbitm_QueueConfig117 0x081511d4
#define XPB_nbi0_nbitm_QueueConfig118 0x081511d8
#define XPB_nbi0_nbitm_QueueConfig119 0x081511dc
#define XPB_nbi0_nbitm_QueueConfig120 0x081511e0
#define XPB_nbi0_nbitm_QueueConfig121 0x081511e4
#define XPB_nbi0_nbitm_QueueConfig122 0x081511e8
#define XPB_nbi0_nbitm_QueueConfig123 0x081511ec
#define XPB_nbi0_nbitm_QueueConfig124 0x081511f0
#define XPB_nbi0_nbitm_QueueConfig125 0x081511f4
#define XPB_nbi0_nbitm_QueueConfig126 0x081511f8
#define XPB_nbi0_nbitm_QueueConfig127 0x081511fc
#define XPB_nbi0_nbitm_QueueConfig128 0x08151200
#define XPB_nbi0_nbitm_QueueConfig129 0x08151204
#define XPB_nbi0_nbitm_QueueConfig130 0x08151208
#define XPB_nbi0_nbitm_QueueConfig131 0x0815120c
#define XPB_nbi0_nbitm_QueueConfig132 0x08151210
#define XPB_nbi0_nbitm_QueueConfig133 0x08151214
#define XPB_nbi0_nbitm_QueueConfig134 0x08151218
#define XPB_nbi0_nbitm_QueueConfig135 0x0815121c
#define XPB_nbi0_nbitm_QueueConfig136 0x08151220
#define XPB_nbi0_nbitm_QueueConfig137 0x08151224
#define XPB_nbi0_nbitm_QueueConfig138 0x08151228
#define XPB_nbi0_nbitm_QueueConfig139 0x0815122c
#define XPB_nbi0_nbitm_QueueConfig140 0x08151230
#define XPB_nbi0_nbitm_QueueConfig141 0x08151234
#define XPB_nbi0_nbitm_QueueConfig142 0x08151238
#define XPB_nbi0_nbitm_QueueConfig143 0x0815123c
#define XPB_nbi0_nbitm_QueueConfig144 0x08151240
#define XPB_nbi0_nbitm_QueueConfig145 0x08151244
#define XPB_nbi0_nbitm_QueueConfig146 0x08151248
#define XPB_nbi0_nbitm_QueueConfig147 0x0815124c
#define XPB_nbi0_nbitm_QueueConfig148 0x08151250
#define XPB_nbi0_nbitm_QueueConfig149 0x08151254
#define XPB_nbi0_nbitm_QueueConfig150 0x08151258
#define XPB_nbi0_nbitm_QueueConfig151 0x0815125c
#define XPB_nbi0_nbitm_QueueConfig152 0x08151260
#define XPB_nbi0_nbitm_QueueConfig153 0x08151264
#define XPB_nbi0_nbitm_QueueConfig154 0x08151268
#define XPB_nbi0_nbitm_QueueConfig155 0x0815126c
#define XPB_nbi0_nbitm_QueueConfig156 0x08151270
#define XPB_nbi0_nbitm_QueueConfig157 0x08151274
#define XPB_nbi0_nbitm_QueueConfig158 0x08151278
#define XPB_nbi0_nbitm_QueueConfig159 0x0815127c
#define XPB_nbi0_nbitm_QueueConfig160 0x08151280
#define XPB_nbi0_nbitm_QueueConfig161 0x08151284
#define XPB_nbi0_nbitm_QueueConfig162 0x08151288
#define XPB_nbi0_nbitm_QueueConfig163 0x0815128c
#define XPB_nbi0_nbitm_QueueConfig164 0x08151290
#define XPB_nbi0_nbitm_QueueConfig165 0x08151294
#define XPB_nbi0_nbitm_QueueConfig166 0x08151298
#define XPB_nbi0_nbitm_QueueConfig167 0x0815129c
#define XPB_nbi0_nbitm_QueueConfig168 0x081512a0
#define XPB_nbi0_nbitm_QueueConfig169 0x081512a4
#define XPB_nbi0_nbitm_QueueConfig170 0x081512a8
#define XPB_nbi0_nbitm_QueueConfig171 0x081512ac
#define XPB_nbi0_nbitm_QueueConfig172 0x081512b0
#define XPB_nbi0_nbitm_QueueConfig173 0x081512b4
#define XPB_nbi0_nbitm_QueueConfig174 0x081512b8
#define XPB_nbi0_nbitm_QueueConfig175 0x081512bc
#define XPB_nbi0_nbitm_QueueConfig176 0x081512c0
#define XPB_nbi0_nbitm_QueueConfig177 0x081512c4
#define XPB_nbi0_nbitm_QueueConfig178 0x081512c8
#define XPB_nbi0_nbitm_QueueConfig179 0x081512cc
#define XPB_nbi0_nbitm_QueueConfig180 0x081512d0
#define XPB_nbi0_nbitm_QueueConfig181 0x081512d4
#define XPB_nbi0_nbitm_QueueConfig182 0x081512d8
#define XPB_nbi0_nbitm_QueueConfig183 0x081512dc
#define XPB_nbi0_nbitm_QueueConfig184 0x081512e0
#define XPB_nbi0_nbitm_QueueConfig185 0x081512e4
#define XPB_nbi0_nbitm_QueueConfig186 0x081512e8
#define XPB_nbi0_nbitm_QueueConfig187 0x081512ec
#define XPB_nbi0_nbitm_QueueConfig188 0x081512f0
#define XPB_nbi0_nbitm_QueueConfig189 0x081512f4
#define XPB_nbi0_nbitm_QueueConfig190 0x081512f8
#define XPB_nbi0_nbitm_QueueConfig191 0x081512fc
#define XPB_nbi0_nbitm_QueueConfig192 0x08151300
#define XPB_nbi0_nbitm_QueueConfig193 0x08151304
#define XPB_nbi0_nbitm_QueueConfig194 0x08151308
#define XPB_nbi0_nbitm_QueueConfig195 0x0815130c
#define XPB_nbi0_nbitm_QueueConfig196 0x08151310
#define XPB_nbi0_nbitm_QueueConfig197 0x08151314
#define XPB_nbi0_nbitm_QueueConfig198 0x08151318
#define XPB_nbi0_nbitm_QueueConfig199 0x0815131c
#define XPB_nbi0_nbitm_QueueConfig200 0x08151320
#define XPB_nbi0_nbitm_QueueConfig201 0x08151324
#define XPB_nbi0_nbitm_QueueConfig202 0x08151328
#define XPB_nbi0_nbitm_QueueConfig203 0x0815132c
#define XPB_nbi0_nbitm_QueueConfig204 0x08151330
#define XPB_nbi0_nbitm_QueueConfig205 0x08151334
#define XPB_nbi0_nbitm_QueueConfig206 0x08151338
#define XPB_nbi0_nbitm_QueueConfig207 0x0815133c
#define XPB_nbi0_nbitm_QueueConfig208 0x08151340
#define XPB_nbi0_nbitm_QueueConfig209 0x08151344
#define XPB_nbi0_nbitm_QueueConfig210 0x08151348
#define XPB_nbi0_nbitm_QueueConfig211 0x0815134c
#define XPB_nbi0_nbitm_QueueConfig212 0x08151350
#define XPB_nbi0_nbitm_QueueConfig213 0x08151354
#define XPB_nbi0_nbitm_QueueConfig214 0x08151358
#define XPB_nbi0_nbitm_QueueConfig215 0x0815135c
#define XPB_nbi0_nbitm_QueueConfig216 0x08151360
#define XPB_nbi0_nbitm_QueueConfig217 0x08151364
#define XPB_nbi0_nbitm_QueueConfig218 0x08151368
#define XPB_nbi0_nbitm_QueueConfig219 0x0815136c
#define XPB_nbi0_nbitm_QueueConfig220 0x08151370
#define XPB_nbi0_nbitm_QueueConfig221 0x08151374
#define XPB_nbi0_nbitm_QueueConfig222 0x08151378
#define XPB_nbi0_nbitm_QueueConfig223 0x0815137c
#define XPB_nbi0_nbitm_QueueConfig224 0x08151380
#define XPB_nbi0_nbitm_QueueConfig225 0x08151384
#define XPB_nbi0_nbitm_QueueConfig226 0x08151388
#define XPB_nbi0_nbitm_QueueConfig227 0x0815138c
#define XPB_nbi0_nbitm_QueueConfig228 0x08151390
#define XPB_nbi0_nbitm_QueueConfig229 0x08151394
#define XPB_nbi0_nbitm_QueueConfig230 0x08151398
#define XPB_nbi0_nbitm_QueueConfig231 0x0815139c
#define XPB_nbi0_nbitm_QueueConfig232 0x081513a0
#define XPB_nbi0_nbitm_QueueConfig233 0x081513a4
#define XPB_nbi0_nbitm_QueueConfig234 0x081513a8
#define XPB_nbi0_nbitm_QueueConfig235 0x081513ac
#define XPB_nbi0_nbitm_QueueConfig236 0x081513b0
#define XPB_nbi0_nbitm_QueueConfig237 0x081513b4
#define XPB_nbi0_nbitm_QueueConfig238 0x081513b8
#define XPB_nbi0_nbitm_QueueConfig239 0x081513bc
#define XPB_nbi0_nbitm_QueueConfig240 0x081513c0
#define XPB_nbi0_nbitm_QueueConfig241 0x081513c4
#define XPB_nbi0_nbitm_QueueConfig242 0x081513c8
#define XPB_nbi0_nbitm_QueueConfig243 0x081513cc
#define XPB_nbi0_nbitm_QueueConfig244 0x081513d0
#define XPB_nbi0_nbitm_QueueConfig245 0x081513d4
#define XPB_nbi0_nbitm_QueueConfig246 0x081513d8
#define XPB_nbi0_nbitm_QueueConfig247 0x081513dc
#define XPB_nbi0_nbitm_QueueConfig248 0x081513e0
#define XPB_nbi0_nbitm_QueueConfig249 0x081513e4
#define XPB_nbi0_nbitm_QueueConfig250 0x081513e8
#define XPB_nbi0_nbitm_QueueConfig251 0x081513ec
#define XPB_nbi0_nbitm_QueueConfig252 0x081513f0
#define XPB_nbi0_nbitm_QueueConfig253 0x081513f4
#define XPB_nbi0_nbitm_QueueConfig254 0x081513f8
#define XPB_nbi0_nbitm_QueueConfig255 0x081513fc
#define XPB_nbi0_nbitm_QueueConfig256 0x08151400
#define XPB_nbi0_nbitm_QueueConfig257 0x08151404
#define XPB_nbi0_nbitm_QueueConfig258 0x08151408
#define XPB_nbi0_nbitm_QueueConfig259 0x0815140c
#define XPB_nbi0_nbitm_QueueConfig260 0x08151410
#define XPB_nbi0_nbitm_QueueConfig261 0x08151414
#define XPB_nbi0_nbitm_QueueConfig262 0x08151418
#define XPB_nbi0_nbitm_QueueConfig263 0x0815141c
#define XPB_nbi0_nbitm_QueueConfig264 0x08151420
#define XPB_nbi0_nbitm_QueueConfig265 0x08151424
#define XPB_nbi0_nbitm_QueueConfig266 0x08151428
#define XPB_nbi0_nbitm_QueueConfig267 0x0815142c
#define XPB_nbi0_nbitm_QueueConfig268 0x08151430
#define XPB_nbi0_nbitm_QueueConfig269 0x08151434
#define XPB_nbi0_nbitm_QueueConfig270 0x08151438
#define XPB_nbi0_nbitm_QueueConfig271 0x0815143c
#define XPB_nbi0_nbitm_QueueConfig272 0x08151440
#define XPB_nbi0_nbitm_QueueConfig273 0x08151444
#define XPB_nbi0_nbitm_QueueConfig274 0x08151448
#define XPB_nbi0_nbitm_QueueConfig275 0x0815144c
#define XPB_nbi0_nbitm_QueueConfig276 0x08151450
#define XPB_nbi0_nbitm_QueueConfig277 0x08151454
#define XPB_nbi0_nbitm_QueueConfig278 0x08151458
#define XPB_nbi0_nbitm_QueueConfig279 0x0815145c
#define XPB_nbi0_nbitm_QueueConfig280 0x08151460
#define XPB_nbi0_nbitm_QueueConfig281 0x08151464
#define XPB_nbi0_nbitm_QueueConfig282 0x08151468
#define XPB_nbi0_nbitm_QueueConfig283 0x0815146c
#define XPB_nbi0_nbitm_QueueConfig284 0x08151470
#define XPB_nbi0_nbitm_QueueConfig285 0x08151474
#define XPB_nbi0_nbitm_QueueConfig286 0x08151478
#define XPB_nbi0_nbitm_QueueConfig287 0x0815147c
#define XPB_nbi0_nbitm_QueueConfig288 0x08151480
#define XPB_nbi0_nbitm_QueueConfig289 0x08151484
#define XPB_nbi0_nbitm_QueueConfig290 0x08151488
#define XPB_nbi0_nbitm_QueueConfig291 0x0815148c
#define XPB_nbi0_nbitm_QueueConfig292 0x08151490
#define XPB_nbi0_nbitm_QueueConfig293 0x08151494
#define XPB_nbi0_nbitm_QueueConfig294 0x08151498
#define XPB_nbi0_nbitm_QueueConfig295 0x0815149c
#define XPB_nbi0_nbitm_QueueConfig296 0x081514a0
#define XPB_nbi0_nbitm_QueueConfig297 0x081514a4
#define XPB_nbi0_nbitm_QueueConfig298 0x081514a8
#define XPB_nbi0_nbitm_QueueConfig299 0x081514ac
#define XPB_nbi0_nbitm_QueueConfig300 0x081514b0
#define XPB_nbi0_nbitm_QueueConfig301 0x081514b4
#define XPB_nbi0_nbitm_QueueConfig302 0x081514b8
#define XPB_nbi0_nbitm_QueueConfig303 0x081514bc
#define XPB_nbi0_nbitm_QueueConfig304 0x081514c0
#define XPB_nbi0_nbitm_QueueConfig305 0x081514c4
#define XPB_nbi0_nbitm_QueueConfig306 0x081514c8
#define XPB_nbi0_nbitm_QueueConfig307 0x081514cc
#define XPB_nbi0_nbitm_QueueConfig308 0x081514d0
#define XPB_nbi0_nbitm_QueueConfig309 0x081514d4
#define XPB_nbi0_nbitm_QueueConfig310 0x081514d8
#define XPB_nbi0_nbitm_QueueConfig311 0x081514dc
#define XPB_nbi0_nbitm_QueueConfig312 0x081514e0
#define XPB_nbi0_nbitm_QueueConfig313 0x081514e4
#define XPB_nbi0_nbitm_QueueConfig314 0x081514e8
#define XPB_nbi0_nbitm_QueueConfig315 0x081514ec
#define XPB_nbi0_nbitm_QueueConfig316 0x081514f0
#define XPB_nbi0_nbitm_QueueConfig317 0x081514f4
#define XPB_nbi0_nbitm_QueueConfig318 0x081514f8
#define XPB_nbi0_nbitm_QueueConfig319 0x081514fc
#define XPB_nbi0_nbitm_QueueConfig320 0x08151500
#define XPB_nbi0_nbitm_QueueConfig321 0x08151504
#define XPB_nbi0_nbitm_QueueConfig322 0x08151508
#define XPB_nbi0_nbitm_QueueConfig323 0x0815150c
#define XPB_nbi0_nbitm_QueueConfig324 0x08151510
#define XPB_nbi0_nbitm_QueueConfig325 0x08151514
#define XPB_nbi0_nbitm_QueueConfig326 0x08151518
#define XPB_nbi0_nbitm_QueueConfig327 0x0815151c
#define XPB_nbi0_nbitm_QueueConfig328 0x08151520
#define XPB_nbi0_nbitm_QueueConfig329 0x08151524
#define XPB_nbi0_nbitm_QueueConfig330 0x08151528
#define XPB_nbi0_nbitm_QueueConfig331 0x0815152c
#define XPB_nbi0_nbitm_QueueConfig332 0x08151530
#define XPB_nbi0_nbitm_QueueConfig333 0x08151534
#define XPB_nbi0_nbitm_QueueConfig334 0x08151538
#define XPB_nbi0_nbitm_QueueConfig335 0x0815153c
#define XPB_nbi0_nbitm_QueueConfig336 0x08151540
#define XPB_nbi0_nbitm_QueueConfig337 0x08151544
#define XPB_nbi0_nbitm_QueueConfig338 0x08151548
#define XPB_nbi0_nbitm_QueueConfig339 0x0815154c
#define XPB_nbi0_nbitm_QueueConfig340 0x08151550
#define XPB_nbi0_nbitm_QueueConfig341 0x08151554
#define XPB_nbi0_nbitm_QueueConfig342 0x08151558
#define XPB_nbi0_nbitm_QueueConfig343 0x0815155c
#define XPB_nbi0_nbitm_QueueConfig344 0x08151560
#define XPB_nbi0_nbitm_QueueConfig345 0x08151564
#define XPB_nbi0_nbitm_QueueConfig346 0x08151568
#define XPB_nbi0_nbitm_QueueConfig347 0x0815156c
#define XPB_nbi0_nbitm_QueueConfig348 0x08151570
#define XPB_nbi0_nbitm_QueueConfig349 0x08151574
#define XPB_nbi0_nbitm_QueueConfig350 0x08151578
#define XPB_nbi0_nbitm_QueueConfig351 0x0815157c
#define XPB_nbi0_nbitm_QueueConfig352 0x08151580
#define XPB_nbi0_nbitm_QueueConfig353 0x08151584
#define XPB_nbi0_nbitm_QueueConfig354 0x08151588
#define XPB_nbi0_nbitm_QueueConfig355 0x0815158c
#define XPB_nbi0_nbitm_QueueConfig356 0x08151590
#define XPB_nbi0_nbitm_QueueConfig357 0x08151594
#define XPB_nbi0_nbitm_QueueConfig358 0x08151598
#define XPB_nbi0_nbitm_QueueConfig359 0x0815159c
#define XPB_nbi0_nbitm_QueueConfig360 0x081515a0
#define XPB_nbi0_nbitm_QueueConfig361 0x081515a4
#define XPB_nbi0_nbitm_QueueConfig362 0x081515a8
#define XPB_nbi0_nbitm_QueueConfig363 0x081515ac
#define XPB_nbi0_nbitm_QueueConfig364 0x081515b0
#define XPB_nbi0_nbitm_QueueConfig365 0x081515b4
#define XPB_nbi0_nbitm_QueueConfig366 0x081515b8
#define XPB_nbi0_nbitm_QueueConfig367 0x081515bc
#define XPB_nbi0_nbitm_QueueConfig368 0x081515c0
#define XPB_nbi0_nbitm_QueueConfig369 0x081515c4
#define XPB_nbi0_nbitm_QueueConfig370 0x081515c8
#define XPB_nbi0_nbitm_QueueConfig371 0x081515cc
#define XPB_nbi0_nbitm_QueueConfig372 0x081515d0
#define XPB_nbi0_nbitm_QueueConfig373 0x081515d4
#define XPB_nbi0_nbitm_QueueConfig374 0x081515d8
#define XPB_nbi0_nbitm_QueueConfig375 0x081515dc
#define XPB_nbi0_nbitm_QueueConfig376 0x081515e0
#define XPB_nbi0_nbitm_QueueConfig377 0x081515e4
#define XPB_nbi0_nbitm_QueueConfig378 0x081515e8
#define XPB_nbi0_nbitm_QueueConfig379 0x081515ec
#define XPB_nbi0_nbitm_QueueConfig380 0x081515f0
#define XPB_nbi0_nbitm_QueueConfig381 0x081515f4
#define XPB_nbi0_nbitm_QueueConfig382 0x081515f8
#define XPB_nbi0_nbitm_QueueConfig383 0x081515fc
#define XPB_nbi0_nbitm_QueueConfig384 0x08151600
#define XPB_nbi0_nbitm_QueueConfig385 0x08151604
#define XPB_nbi0_nbitm_QueueConfig386 0x08151608
#define XPB_nbi0_nbitm_QueueConfig387 0x0815160c
#define XPB_nbi0_nbitm_QueueConfig388 0x08151610
#define XPB_nbi0_nbitm_QueueConfig389 0x08151614
#define XPB_nbi0_nbitm_QueueConfig390 0x08151618
#define XPB_nbi0_nbitm_QueueConfig391 0x0815161c
#define XPB_nbi0_nbitm_QueueConfig392 0x08151620
#define XPB_nbi0_nbitm_QueueConfig393 0x08151624
#define XPB_nbi0_nbitm_QueueConfig394 0x08151628
#define XPB_nbi0_nbitm_QueueConfig395 0x0815162c
#define XPB_nbi0_nbitm_QueueConfig396 0x08151630
#define XPB_nbi0_nbitm_QueueConfig397 0x08151634
#define XPB_nbi0_nbitm_QueueConfig398 0x08151638
#define XPB_nbi0_nbitm_QueueConfig399 0x0815163c
#define XPB_nbi0_nbitm_QueueConfig400 0x08151640
#define XPB_nbi0_nbitm_QueueConfig401 0x08151644
#define XPB_nbi0_nbitm_QueueConfig402 0x08151648
#define XPB_nbi0_nbitm_QueueConfig403 0x0815164c
#define XPB_nbi0_nbitm_QueueConfig404 0x08151650
#define XPB_nbi0_nbitm_QueueConfig405 0x08151654
#define XPB_nbi0_nbitm_QueueConfig406 0x08151658
#define XPB_nbi0_nbitm_QueueConfig407 0x0815165c
#define XPB_nbi0_nbitm_QueueConfig408 0x08151660
#define XPB_nbi0_nbitm_QueueConfig409 0x08151664
#define XPB_nbi0_nbitm_QueueConfig410 0x08151668
#define XPB_nbi0_nbitm_QueueConfig411 0x0815166c
#define XPB_nbi0_nbitm_QueueConfig412 0x08151670
#define XPB_nbi0_nbitm_QueueConfig413 0x08151674
#define XPB_nbi0_nbitm_QueueConfig414 0x08151678
#define XPB_nbi0_nbitm_QueueConfig415 0x0815167c
#define XPB_nbi0_nbitm_QueueConfig416 0x08151680
#define XPB_nbi0_nbitm_QueueConfig417 0x08151684
#define XPB_nbi0_nbitm_QueueConfig418 0x08151688
#define XPB_nbi0_nbitm_QueueConfig419 0x0815168c
#define XPB_nbi0_nbitm_QueueConfig420 0x08151690
#define XPB_nbi0_nbitm_QueueConfig421 0x08151694
#define XPB_nbi0_nbitm_QueueConfig422 0x08151698
#define XPB_nbi0_nbitm_QueueConfig423 0x0815169c
#define XPB_nbi0_nbitm_QueueConfig424 0x081516a0
#define XPB_nbi0_nbitm_QueueConfig425 0x081516a4
#define XPB_nbi0_nbitm_QueueConfig426 0x081516a8
#define XPB_nbi0_nbitm_QueueConfig427 0x081516ac
#define XPB_nbi0_nbitm_QueueConfig428 0x081516b0
#define XPB_nbi0_nbitm_QueueConfig429 0x081516b4
#define XPB_nbi0_nbitm_QueueConfig430 0x081516b8
#define XPB_nbi0_nbitm_QueueConfig431 0x081516bc
#define XPB_nbi0_nbitm_QueueConfig432 0x081516c0
#define XPB_nbi0_nbitm_QueueConfig433 0x081516c4
#define XPB_nbi0_nbitm_QueueConfig434 0x081516c8
#define XPB_nbi0_nbitm_QueueConfig435 0x081516cc
#define XPB_nbi0_nbitm_QueueConfig436 0x081516d0
#define XPB_nbi0_nbitm_QueueConfig437 0x081516d4
#define XPB_nbi0_nbitm_QueueConfig438 0x081516d8
#define XPB_nbi0_nbitm_QueueConfig439 0x081516dc
#define XPB_nbi0_nbitm_QueueConfig440 0x081516e0
#define XPB_nbi0_nbitm_QueueConfig441 0x081516e4
#define XPB_nbi0_nbitm_QueueConfig442 0x081516e8
#define XPB_nbi0_nbitm_QueueConfig443 0x081516ec
#define XPB_nbi0_nbitm_QueueConfig444 0x081516f0
#define XPB_nbi0_nbitm_QueueConfig445 0x081516f4
#define XPB_nbi0_nbitm_QueueConfig446 0x081516f8
#define XPB_nbi0_nbitm_QueueConfig447 0x081516fc
#define XPB_nbi0_nbitm_QueueConfig448 0x08151700
#define XPB_nbi0_nbitm_QueueConfig449 0x08151704
#define XPB_nbi0_nbitm_QueueConfig450 0x08151708
#define XPB_nbi0_nbitm_QueueConfig451 0x0815170c
#define XPB_nbi0_nbitm_QueueConfig452 0x08151710
#define XPB_nbi0_nbitm_QueueConfig453 0x08151714
#define XPB_nbi0_nbitm_QueueConfig454 0x08151718
#define XPB_nbi0_nbitm_QueueConfig455 0x0815171c
#define XPB_nbi0_nbitm_QueueConfig456 0x08151720
#define XPB_nbi0_nbitm_QueueConfig457 0x08151724
#define XPB_nbi0_nbitm_QueueConfig458 0x08151728
#define XPB_nbi0_nbitm_QueueConfig459 0x0815172c
#define XPB_nbi0_nbitm_QueueConfig460 0x08151730
#define XPB_nbi0_nbitm_QueueConfig461 0x08151734
#define XPB_nbi0_nbitm_QueueConfig462 0x08151738
#define XPB_nbi0_nbitm_QueueConfig463 0x0815173c
#define XPB_nbi0_nbitm_QueueConfig464 0x08151740
#define XPB_nbi0_nbitm_QueueConfig465 0x08151744
#define XPB_nbi0_nbitm_QueueConfig466 0x08151748
#define XPB_nbi0_nbitm_QueueConfig467 0x0815174c
#define XPB_nbi0_nbitm_QueueConfig468 0x08151750
#define XPB_nbi0_nbitm_QueueConfig469 0x08151754
#define XPB_nbi0_nbitm_QueueConfig470 0x08151758
#define XPB_nbi0_nbitm_QueueConfig471 0x0815175c
#define XPB_nbi0_nbitm_QueueConfig472 0x08151760
#define XPB_nbi0_nbitm_QueueConfig473 0x08151764
#define XPB_nbi0_nbitm_QueueConfig474 0x08151768
#define XPB_nbi0_nbitm_QueueConfig475 0x0815176c
#define XPB_nbi0_nbitm_QueueConfig476 0x08151770
#define XPB_nbi0_nbitm_QueueConfig477 0x08151774
#define XPB_nbi0_nbitm_QueueConfig478 0x08151778
#define XPB_nbi0_nbitm_QueueConfig479 0x0815177c
#define XPB_nbi0_nbitm_QueueConfig480 0x08151780
#define XPB_nbi0_nbitm_QueueConfig481 0x08151784
#define XPB_nbi0_nbitm_QueueConfig482 0x08151788
#define XPB_nbi0_nbitm_QueueConfig483 0x0815178c
#define XPB_nbi0_nbitm_QueueConfig484 0x08151790
#define XPB_nbi0_nbitm_QueueConfig485 0x08151794
#define XPB_nbi0_nbitm_QueueConfig486 0x08151798
#define XPB_nbi0_nbitm_QueueConfig487 0x0815179c
#define XPB_nbi0_nbitm_QueueConfig488 0x081517a0
#define XPB_nbi0_nbitm_QueueConfig489 0x081517a4
#define XPB_nbi0_nbitm_QueueConfig490 0x081517a8
#define XPB_nbi0_nbitm_QueueConfig491 0x081517ac
#define XPB_nbi0_nbitm_QueueConfig492 0x081517b0
#define XPB_nbi0_nbitm_QueueConfig493 0x081517b4
#define XPB_nbi0_nbitm_QueueConfig494 0x081517b8
#define XPB_nbi0_nbitm_QueueConfig495 0x081517bc
#define XPB_nbi0_nbitm_QueueConfig496 0x081517c0
#define XPB_nbi0_nbitm_QueueConfig497 0x081517c4
#define XPB_nbi0_nbitm_QueueConfig498 0x081517c8
#define XPB_nbi0_nbitm_QueueConfig499 0x081517cc
#define XPB_nbi0_nbitm_QueueConfig500 0x081517d0
#define XPB_nbi0_nbitm_QueueConfig501 0x081517d4
#define XPB_nbi0_nbitm_QueueConfig502 0x081517d8
#define XPB_nbi0_nbitm_QueueConfig503 0x081517dc
#define XPB_nbi0_nbitm_QueueConfig504 0x081517e0
#define XPB_nbi0_nbitm_QueueConfig505 0x081517e4
#define XPB_nbi0_nbitm_QueueConfig506 0x081517e8
#define XPB_nbi0_nbitm_QueueConfig507 0x081517ec
#define XPB_nbi0_nbitm_QueueConfig508 0x081517f0
#define XPB_nbi0_nbitm_QueueConfig509 0x081517f4
#define XPB_nbi0_nbitm_QueueConfig510 0x081517f8
#define XPB_nbi0_nbitm_QueueConfig511 0x081517fc
#define XPB_nbi0_nbitm_QueueConfig512 0x08151800
#define XPB_nbi0_nbitm_QueueConfig513 0x08151804
#define XPB_nbi0_nbitm_QueueConfig514 0x08151808
#define XPB_nbi0_nbitm_QueueConfig515 0x0815180c
#define XPB_nbi0_nbitm_QueueConfig516 0x08151810
#define XPB_nbi0_nbitm_QueueConfig517 0x08151814
#define XPB_nbi0_nbitm_QueueConfig518 0x08151818
#define XPB_nbi0_nbitm_QueueConfig519 0x0815181c
#define XPB_nbi0_nbitm_QueueConfig520 0x08151820
#define XPB_nbi0_nbitm_QueueConfig521 0x08151824
#define XPB_nbi0_nbitm_QueueConfig522 0x08151828
#define XPB_nbi0_nbitm_QueueConfig523 0x0815182c
#define XPB_nbi0_nbitm_QueueConfig524 0x08151830
#define XPB_nbi0_nbitm_QueueConfig525 0x08151834
#define XPB_nbi0_nbitm_QueueConfig526 0x08151838
#define XPB_nbi0_nbitm_QueueConfig527 0x0815183c
#define XPB_nbi0_nbitm_QueueConfig528 0x08151840
#define XPB_nbi0_nbitm_QueueConfig529 0x08151844
#define XPB_nbi0_nbitm_QueueConfig530 0x08151848
#define XPB_nbi0_nbitm_QueueConfig531 0x0815184c
#define XPB_nbi0_nbitm_QueueConfig532 0x08151850
#define XPB_nbi0_nbitm_QueueConfig533 0x08151854
#define XPB_nbi0_nbitm_QueueConfig534 0x08151858
#define XPB_nbi0_nbitm_QueueConfig535 0x0815185c
#define XPB_nbi0_nbitm_QueueConfig536 0x08151860
#define XPB_nbi0_nbitm_QueueConfig537 0x08151864
#define XPB_nbi0_nbitm_QueueConfig538 0x08151868
#define XPB_nbi0_nbitm_QueueConfig539 0x0815186c
#define XPB_nbi0_nbitm_QueueConfig540 0x08151870
#define XPB_nbi0_nbitm_QueueConfig541 0x08151874
#define XPB_nbi0_nbitm_QueueConfig542 0x08151878
#define XPB_nbi0_nbitm_QueueConfig543 0x0815187c
#define XPB_nbi0_nbitm_QueueConfig544 0x08151880
#define XPB_nbi0_nbitm_QueueConfig545 0x08151884
#define XPB_nbi0_nbitm_QueueConfig546 0x08151888
#define XPB_nbi0_nbitm_QueueConfig547 0x0815188c
#define XPB_nbi0_nbitm_QueueConfig548 0x08151890
#define XPB_nbi0_nbitm_QueueConfig549 0x08151894
#define XPB_nbi0_nbitm_QueueConfig550 0x08151898
#define XPB_nbi0_nbitm_QueueConfig551 0x0815189c
#define XPB_nbi0_nbitm_QueueConfig552 0x081518a0
#define XPB_nbi0_nbitm_QueueConfig553 0x081518a4
#define XPB_nbi0_nbitm_QueueConfig554 0x081518a8
#define XPB_nbi0_nbitm_QueueConfig555 0x081518ac
#define XPB_nbi0_nbitm_QueueConfig556 0x081518b0
#define XPB_nbi0_nbitm_QueueConfig557 0x081518b4
#define XPB_nbi0_nbitm_QueueConfig558 0x081518b8
#define XPB_nbi0_nbitm_QueueConfig559 0x081518bc
#define XPB_nbi0_nbitm_QueueConfig560 0x081518c0
#define XPB_nbi0_nbitm_QueueConfig561 0x081518c4
#define XPB_nbi0_nbitm_QueueConfig562 0x081518c8
#define XPB_nbi0_nbitm_QueueConfig563 0x081518cc
#define XPB_nbi0_nbitm_QueueConfig564 0x081518d0
#define XPB_nbi0_nbitm_QueueConfig565 0x081518d4
#define XPB_nbi0_nbitm_QueueConfig566 0x081518d8
#define XPB_nbi0_nbitm_QueueConfig567 0x081518dc
#define XPB_nbi0_nbitm_QueueConfig568 0x081518e0
#define XPB_nbi0_nbitm_QueueConfig569 0x081518e4
#define XPB_nbi0_nbitm_QueueConfig570 0x081518e8
#define XPB_nbi0_nbitm_QueueConfig571 0x081518ec
#define XPB_nbi0_nbitm_QueueConfig572 0x081518f0
#define XPB_nbi0_nbitm_QueueConfig573 0x081518f4
#define XPB_nbi0_nbitm_QueueConfig574 0x081518f8
#define XPB_nbi0_nbitm_QueueConfig575 0x081518fc
#define XPB_nbi0_nbitm_QueueConfig576 0x08151900
#define XPB_nbi0_nbitm_QueueConfig577 0x08151904
#define XPB_nbi0_nbitm_QueueConfig578 0x08151908
#define XPB_nbi0_nbitm_QueueConfig579 0x0815190c
#define XPB_nbi0_nbitm_QueueConfig580 0x08151910
#define XPB_nbi0_nbitm_QueueConfig581 0x08151914
#define XPB_nbi0_nbitm_QueueConfig582 0x08151918
#define XPB_nbi0_nbitm_QueueConfig583 0x0815191c
#define XPB_nbi0_nbitm_QueueConfig584 0x08151920
#define XPB_nbi0_nbitm_QueueConfig585 0x08151924
#define XPB_nbi0_nbitm_QueueConfig586 0x08151928
#define XPB_nbi0_nbitm_QueueConfig587 0x0815192c
#define XPB_nbi0_nbitm_QueueConfig588 0x08151930
#define XPB_nbi0_nbitm_QueueConfig589 0x08151934
#define XPB_nbi0_nbitm_QueueConfig590 0x08151938
#define XPB_nbi0_nbitm_QueueConfig591 0x0815193c
#define XPB_nbi0_nbitm_QueueConfig592 0x08151940
#define XPB_nbi0_nbitm_QueueConfig593 0x08151944
#define XPB_nbi0_nbitm_QueueConfig594 0x08151948
#define XPB_nbi0_nbitm_QueueConfig595 0x0815194c
#define XPB_nbi0_nbitm_QueueConfig596 0x08151950
#define XPB_nbi0_nbitm_QueueConfig597 0x08151954
#define XPB_nbi0_nbitm_QueueConfig598 0x08151958
#define XPB_nbi0_nbitm_QueueConfig599 0x0815195c
#define XPB_nbi0_nbitm_QueueConfig600 0x08151960
#define XPB_nbi0_nbitm_QueueConfig601 0x08151964
#define XPB_nbi0_nbitm_QueueConfig602 0x08151968
#define XPB_nbi0_nbitm_QueueConfig603 0x0815196c
#define XPB_nbi0_nbitm_QueueConfig604 0x08151970
#define XPB_nbi0_nbitm_QueueConfig605 0x08151974
#define XPB_nbi0_nbitm_QueueConfig606 0x08151978
#define XPB_nbi0_nbitm_QueueConfig607 0x0815197c
#define XPB_nbi0_nbitm_QueueConfig608 0x08151980
#define XPB_nbi0_nbitm_QueueConfig609 0x08151984
#define XPB_nbi0_nbitm_QueueConfig610 0x08151988
#define XPB_nbi0_nbitm_QueueConfig611 0x0815198c
#define XPB_nbi0_nbitm_QueueConfig612 0x08151990
#define XPB_nbi0_nbitm_QueueConfig613 0x08151994
#define XPB_nbi0_nbitm_QueueConfig614 0x08151998
#define XPB_nbi0_nbitm_QueueConfig615 0x0815199c
#define XPB_nbi0_nbitm_QueueConfig616 0x081519a0
#define XPB_nbi0_nbitm_QueueConfig617 0x081519a4
#define XPB_nbi0_nbitm_QueueConfig618 0x081519a8
#define XPB_nbi0_nbitm_QueueConfig619 0x081519ac
#define XPB_nbi0_nbitm_QueueConfig620 0x081519b0
#define XPB_nbi0_nbitm_QueueConfig621 0x081519b4
#define XPB_nbi0_nbitm_QueueConfig622 0x081519b8
#define XPB_nbi0_nbitm_QueueConfig623 0x081519bc
#define XPB_nbi0_nbitm_QueueConfig624 0x081519c0
#define XPB_nbi0_nbitm_QueueConfig625 0x081519c4
#define XPB_nbi0_nbitm_QueueConfig626 0x081519c8
#define XPB_nbi0_nbitm_QueueConfig627 0x081519cc
#define XPB_nbi0_nbitm_QueueConfig628 0x081519d0
#define XPB_nbi0_nbitm_QueueConfig629 0x081519d4
#define XPB_nbi0_nbitm_QueueConfig630 0x081519d8
#define XPB_nbi0_nbitm_QueueConfig631 0x081519dc
#define XPB_nbi0_nbitm_QueueConfig632 0x081519e0
#define XPB_nbi0_nbitm_QueueConfig633 0x081519e4
#define XPB_nbi0_nbitm_QueueConfig634 0x081519e8
#define XPB_nbi0_nbitm_QueueConfig635 0x081519ec
#define XPB_nbi0_nbitm_QueueConfig636 0x081519f0
#define XPB_nbi0_nbitm_QueueConfig637 0x081519f4
#define XPB_nbi0_nbitm_QueueConfig638 0x081519f8
#define XPB_nbi0_nbitm_QueueConfig639 0x081519fc
#define XPB_nbi0_nbitm_QueueConfig640 0x08151a00
#define XPB_nbi0_nbitm_QueueConfig641 0x08151a04
#define XPB_nbi0_nbitm_QueueConfig642 0x08151a08
#define XPB_nbi0_nbitm_QueueConfig643 0x08151a0c
#define XPB_nbi0_nbitm_QueueConfig644 0x08151a10
#define XPB_nbi0_nbitm_QueueConfig645 0x08151a14
#define XPB_nbi0_nbitm_QueueConfig646 0x08151a18
#define XPB_nbi0_nbitm_QueueConfig647 0x08151a1c
#define XPB_nbi0_nbitm_QueueConfig648 0x08151a20
#define XPB_nbi0_nbitm_QueueConfig649 0x08151a24
#define XPB_nbi0_nbitm_QueueConfig650 0x08151a28
#define XPB_nbi0_nbitm_QueueConfig651 0x08151a2c
#define XPB_nbi0_nbitm_QueueConfig652 0x08151a30
#define XPB_nbi0_nbitm_QueueConfig653 0x08151a34
#define XPB_nbi0_nbitm_QueueConfig654 0x08151a38
#define XPB_nbi0_nbitm_QueueConfig655 0x08151a3c
#define XPB_nbi0_nbitm_QueueConfig656 0x08151a40
#define XPB_nbi0_nbitm_QueueConfig657 0x08151a44
#define XPB_nbi0_nbitm_QueueConfig658 0x08151a48
#define XPB_nbi0_nbitm_QueueConfig659 0x08151a4c
#define XPB_nbi0_nbitm_QueueConfig660 0x08151a50
#define XPB_nbi0_nbitm_QueueConfig661 0x08151a54
#define XPB_nbi0_nbitm_QueueConfig662 0x08151a58
#define XPB_nbi0_nbitm_QueueConfig663 0x08151a5c
#define XPB_nbi0_nbitm_QueueConfig664 0x08151a60
#define XPB_nbi0_nbitm_QueueConfig665 0x08151a64
#define XPB_nbi0_nbitm_QueueConfig666 0x08151a68
#define XPB_nbi0_nbitm_QueueConfig667 0x08151a6c
#define XPB_nbi0_nbitm_QueueConfig668 0x08151a70
#define XPB_nbi0_nbitm_QueueConfig669 0x08151a74
#define XPB_nbi0_nbitm_QueueConfig670 0x08151a78
#define XPB_nbi0_nbitm_QueueConfig671 0x08151a7c
#define XPB_nbi0_nbitm_QueueConfig672 0x08151a80
#define XPB_nbi0_nbitm_QueueConfig673 0x08151a84
#define XPB_nbi0_nbitm_QueueConfig674 0x08151a88
#define XPB_nbi0_nbitm_QueueConfig675 0x08151a8c
#define XPB_nbi0_nbitm_QueueConfig676 0x08151a90
#define XPB_nbi0_nbitm_QueueConfig677 0x08151a94
#define XPB_nbi0_nbitm_QueueConfig678 0x08151a98
#define XPB_nbi0_nbitm_QueueConfig679 0x08151a9c
#define XPB_nbi0_nbitm_QueueConfig680 0x08151aa0
#define XPB_nbi0_nbitm_QueueConfig681 0x08151aa4
#define XPB_nbi0_nbitm_QueueConfig682 0x08151aa8
#define XPB_nbi0_nbitm_QueueConfig683 0x08151aac
#define XPB_nbi0_nbitm_QueueConfig684 0x08151ab0
#define XPB_nbi0_nbitm_QueueConfig685 0x08151ab4
#define XPB_nbi0_nbitm_QueueConfig686 0x08151ab8
#define XPB_nbi0_nbitm_QueueConfig687 0x08151abc
#define XPB_nbi0_nbitm_QueueConfig688 0x08151ac0
#define XPB_nbi0_nbitm_QueueConfig689 0x08151ac4
#define XPB_nbi0_nbitm_QueueConfig690 0x08151ac8
#define XPB_nbi0_nbitm_QueueConfig691 0x08151acc
#define XPB_nbi0_nbitm_QueueConfig692 0x08151ad0
#define XPB_nbi0_nbitm_QueueConfig693 0x08151ad4
#define XPB_nbi0_nbitm_QueueConfig694 0x08151ad8
#define XPB_nbi0_nbitm_QueueConfig695 0x08151adc
#define XPB_nbi0_nbitm_QueueConfig696 0x08151ae0
#define XPB_nbi0_nbitm_QueueConfig697 0x08151ae4
#define XPB_nbi0_nbitm_QueueConfig698 0x08151ae8
#define XPB_nbi0_nbitm_QueueConfig699 0x08151aec
#define XPB_nbi0_nbitm_QueueConfig700 0x08151af0
#define XPB_nbi0_nbitm_QueueConfig701 0x08151af4
#define XPB_nbi0_nbitm_QueueConfig702 0x08151af8
#define XPB_nbi0_nbitm_QueueConfig703 0x08151afc
#define XPB_nbi0_nbitm_QueueConfig704 0x08151b00
#define XPB_nbi0_nbitm_QueueConfig705 0x08151b04
#define XPB_nbi0_nbitm_QueueConfig706 0x08151b08
#define XPB_nbi0_nbitm_QueueConfig707 0x08151b0c
#define XPB_nbi0_nbitm_QueueConfig708 0x08151b10
#define XPB_nbi0_nbitm_QueueConfig709 0x08151b14
#define XPB_nbi0_nbitm_QueueConfig710 0x08151b18
#define XPB_nbi0_nbitm_QueueConfig711 0x08151b1c
#define XPB_nbi0_nbitm_QueueConfig712 0x08151b20
#define XPB_nbi0_nbitm_QueueConfig713 0x08151b24
#define XPB_nbi0_nbitm_QueueConfig714 0x08151b28
#define XPB_nbi0_nbitm_QueueConfig715 0x08151b2c
#define XPB_nbi0_nbitm_QueueConfig716 0x08151b30
#define XPB_nbi0_nbitm_QueueConfig717 0x08151b34
#define XPB_nbi0_nbitm_QueueConfig718 0x08151b38
#define XPB_nbi0_nbitm_QueueConfig719 0x08151b3c
#define XPB_nbi0_nbitm_QueueConfig720 0x08151b40
#define XPB_nbi0_nbitm_QueueConfig721 0x08151b44
#define XPB_nbi0_nbitm_QueueConfig722 0x08151b48
#define XPB_nbi0_nbitm_QueueConfig723 0x08151b4c
#define XPB_nbi0_nbitm_QueueConfig724 0x08151b50
#define XPB_nbi0_nbitm_QueueConfig725 0x08151b54
#define XPB_nbi0_nbitm_QueueConfig726 0x08151b58
#define XPB_nbi0_nbitm_QueueConfig727 0x08151b5c
#define XPB_nbi0_nbitm_QueueConfig728 0x08151b60
#define XPB_nbi0_nbitm_QueueConfig729 0x08151b64
#define XPB_nbi0_nbitm_QueueConfig730 0x08151b68
#define XPB_nbi0_nbitm_QueueConfig731 0x08151b6c
#define XPB_nbi0_nbitm_QueueConfig732 0x08151b70
#define XPB_nbi0_nbitm_QueueConfig733 0x08151b74
#define XPB_nbi0_nbitm_QueueConfig734 0x08151b78
#define XPB_nbi0_nbitm_QueueConfig735 0x08151b7c
#define XPB_nbi0_nbitm_QueueConfig736 0x08151b80
#define XPB_nbi0_nbitm_QueueConfig737 0x08151b84
#define XPB_nbi0_nbitm_QueueConfig738 0x08151b88
#define XPB_nbi0_nbitm_QueueConfig739 0x08151b8c
#define XPB_nbi0_nbitm_QueueConfig740 0x08151b90
#define XPB_nbi0_nbitm_QueueConfig741 0x08151b94
#define XPB_nbi0_nbitm_QueueConfig742 0x08151b98
#define XPB_nbi0_nbitm_QueueConfig743 0x08151b9c
#define XPB_nbi0_nbitm_QueueConfig744 0x08151ba0
#define XPB_nbi0_nbitm_QueueConfig745 0x08151ba4
#define XPB_nbi0_nbitm_QueueConfig746 0x08151ba8
#define XPB_nbi0_nbitm_QueueConfig747 0x08151bac
#define XPB_nbi0_nbitm_QueueConfig748 0x08151bb0
#define XPB_nbi0_nbitm_QueueConfig749 0x08151bb4
#define XPB_nbi0_nbitm_QueueConfig750 0x08151bb8
#define XPB_nbi0_nbitm_QueueConfig751 0x08151bbc
#define XPB_nbi0_nbitm_QueueConfig752 0x08151bc0
#define XPB_nbi0_nbitm_QueueConfig753 0x08151bc4
#define XPB_nbi0_nbitm_QueueConfig754 0x08151bc8
#define XPB_nbi0_nbitm_QueueConfig755 0x08151bcc
#define XPB_nbi0_nbitm_QueueConfig756 0x08151bd0
#define XPB_nbi0_nbitm_QueueConfig757 0x08151bd4
#define XPB_nbi0_nbitm_QueueConfig758 0x08151bd8
#define XPB_nbi0_nbitm_QueueConfig759 0x08151bdc
#define XPB_nbi0_nbitm_QueueConfig760 0x08151be0
#define XPB_nbi0_nbitm_QueueConfig761 0x08151be4
#define XPB_nbi0_nbitm_QueueConfig762 0x08151be8
#define XPB_nbi0_nbitm_QueueConfig763 0x08151bec
#define XPB_nbi0_nbitm_QueueConfig764 0x08151bf0
#define XPB_nbi0_nbitm_QueueConfig765 0x08151bf4
#define XPB_nbi0_nbitm_QueueConfig766 0x08151bf8
#define XPB_nbi0_nbitm_QueueConfig767 0x08151bfc
#define XPB_nbi0_nbitm_QueueConfig768 0x08151c00
#define XPB_nbi0_nbitm_QueueConfig769 0x08151c04
#define XPB_nbi0_nbitm_QueueConfig770 0x08151c08
#define XPB_nbi0_nbitm_QueueConfig771 0x08151c0c
#define XPB_nbi0_nbitm_QueueConfig772 0x08151c10
#define XPB_nbi0_nbitm_QueueConfig773 0x08151c14
#define XPB_nbi0_nbitm_QueueConfig774 0x08151c18
#define XPB_nbi0_nbitm_QueueConfig775 0x08151c1c
#define XPB_nbi0_nbitm_QueueConfig776 0x08151c20
#define XPB_nbi0_nbitm_QueueConfig777 0x08151c24
#define XPB_nbi0_nbitm_QueueConfig778 0x08151c28
#define XPB_nbi0_nbitm_QueueConfig779 0x08151c2c
#define XPB_nbi0_nbitm_QueueConfig780 0x08151c30
#define XPB_nbi0_nbitm_QueueConfig781 0x08151c34
#define XPB_nbi0_nbitm_QueueConfig782 0x08151c38
#define XPB_nbi0_nbitm_QueueConfig783 0x08151c3c
#define XPB_nbi0_nbitm_QueueConfig784 0x08151c40
#define XPB_nbi0_nbitm_QueueConfig785 0x08151c44
#define XPB_nbi0_nbitm_QueueConfig786 0x08151c48
#define XPB_nbi0_nbitm_QueueConfig787 0x08151c4c
#define XPB_nbi0_nbitm_QueueConfig788 0x08151c50
#define XPB_nbi0_nbitm_QueueConfig789 0x08151c54
#define XPB_nbi0_nbitm_QueueConfig790 0x08151c58
#define XPB_nbi0_nbitm_QueueConfig791 0x08151c5c
#define XPB_nbi0_nbitm_QueueConfig792 0x08151c60
#define XPB_nbi0_nbitm_QueueConfig793 0x08151c64
#define XPB_nbi0_nbitm_QueueConfig794 0x08151c68
#define XPB_nbi0_nbitm_QueueConfig795 0x08151c6c
#define XPB_nbi0_nbitm_QueueConfig796 0x08151c70
#define XPB_nbi0_nbitm_QueueConfig797 0x08151c74
#define XPB_nbi0_nbitm_QueueConfig798 0x08151c78
#define XPB_nbi0_nbitm_QueueConfig799 0x08151c7c
#define XPB_nbi0_nbitm_QueueConfig800 0x08151c80
#define XPB_nbi0_nbitm_QueueConfig801 0x08151c84
#define XPB_nbi0_nbitm_QueueConfig802 0x08151c88
#define XPB_nbi0_nbitm_QueueConfig803 0x08151c8c
#define XPB_nbi0_nbitm_QueueConfig804 0x08151c90
#define XPB_nbi0_nbitm_QueueConfig805 0x08151c94
#define XPB_nbi0_nbitm_QueueConfig806 0x08151c98
#define XPB_nbi0_nbitm_QueueConfig807 0x08151c9c
#define XPB_nbi0_nbitm_QueueConfig808 0x08151ca0
#define XPB_nbi0_nbitm_QueueConfig809 0x08151ca4
#define XPB_nbi0_nbitm_QueueConfig810 0x08151ca8
#define XPB_nbi0_nbitm_QueueConfig811 0x08151cac
#define XPB_nbi0_nbitm_QueueConfig812 0x08151cb0
#define XPB_nbi0_nbitm_QueueConfig813 0x08151cb4
#define XPB_nbi0_nbitm_QueueConfig814 0x08151cb8
#define XPB_nbi0_nbitm_QueueConfig815 0x08151cbc
#define XPB_nbi0_nbitm_QueueConfig816 0x08151cc0
#define XPB_nbi0_nbitm_QueueConfig817 0x08151cc4
#define XPB_nbi0_nbitm_QueueConfig818 0x08151cc8
#define XPB_nbi0_nbitm_QueueConfig819 0x08151ccc
#define XPB_nbi0_nbitm_QueueConfig820 0x08151cd0
#define XPB_nbi0_nbitm_QueueConfig821 0x08151cd4
#define XPB_nbi0_nbitm_QueueConfig822 0x08151cd8
#define XPB_nbi0_nbitm_QueueConfig823 0x08151cdc
#define XPB_nbi0_nbitm_QueueConfig824 0x08151ce0
#define XPB_nbi0_nbitm_QueueConfig825 0x08151ce4
#define XPB_nbi0_nbitm_QueueConfig826 0x08151ce8
#define XPB_nbi0_nbitm_QueueConfig827 0x08151cec
#define XPB_nbi0_nbitm_QueueConfig828 0x08151cf0
#define XPB_nbi0_nbitm_QueueConfig829 0x08151cf4
#define XPB_nbi0_nbitm_QueueConfig830 0x08151cf8
#define XPB_nbi0_nbitm_QueueConfig831 0x08151cfc
#define XPB_nbi0_nbitm_QueueConfig832 0x08151d00
#define XPB_nbi0_nbitm_QueueConfig833 0x08151d04
#define XPB_nbi0_nbitm_QueueConfig834 0x08151d08
#define XPB_nbi0_nbitm_QueueConfig835 0x08151d0c
#define XPB_nbi0_nbitm_QueueConfig836 0x08151d10
#define XPB_nbi0_nbitm_QueueConfig837 0x08151d14
#define XPB_nbi0_nbitm_QueueConfig838 0x08151d18
#define XPB_nbi0_nbitm_QueueConfig839 0x08151d1c
#define XPB_nbi0_nbitm_QueueConfig840 0x08151d20
#define XPB_nbi0_nbitm_QueueConfig841 0x08151d24
#define XPB_nbi0_nbitm_QueueConfig842 0x08151d28
#define XPB_nbi0_nbitm_QueueConfig843 0x08151d2c
#define XPB_nbi0_nbitm_QueueConfig844 0x08151d30
#define XPB_nbi0_nbitm_QueueConfig845 0x08151d34
#define XPB_nbi0_nbitm_QueueConfig846 0x08151d38
#define XPB_nbi0_nbitm_QueueConfig847 0x08151d3c
#define XPB_nbi0_nbitm_QueueConfig848 0x08151d40
#define XPB_nbi0_nbitm_QueueConfig849 0x08151d44
#define XPB_nbi0_nbitm_QueueConfig850 0x08151d48
#define XPB_nbi0_nbitm_QueueConfig851 0x08151d4c
#define XPB_nbi0_nbitm_QueueConfig852 0x08151d50
#define XPB_nbi0_nbitm_QueueConfig853 0x08151d54
#define XPB_nbi0_nbitm_QueueConfig854 0x08151d58
#define XPB_nbi0_nbitm_QueueConfig855 0x08151d5c
#define XPB_nbi0_nbitm_QueueConfig856 0x08151d60
#define XPB_nbi0_nbitm_QueueConfig857 0x08151d64
#define XPB_nbi0_nbitm_QueueConfig858 0x08151d68
#define XPB_nbi0_nbitm_QueueConfig859 0x08151d6c
#define XPB_nbi0_nbitm_QueueConfig860 0x08151d70
#define XPB_nbi0_nbitm_QueueConfig861 0x08151d74
#define XPB_nbi0_nbitm_QueueConfig862 0x08151d78
#define XPB_nbi0_nbitm_QueueConfig863 0x08151d7c
#define XPB_nbi0_nbitm_QueueConfig864 0x08151d80
#define XPB_nbi0_nbitm_QueueConfig865 0x08151d84
#define XPB_nbi0_nbitm_QueueConfig866 0x08151d88
#define XPB_nbi0_nbitm_QueueConfig867 0x08151d8c
#define XPB_nbi0_nbitm_QueueConfig868 0x08151d90
#define XPB_nbi0_nbitm_QueueConfig869 0x08151d94
#define XPB_nbi0_nbitm_QueueConfig870 0x08151d98
#define XPB_nbi0_nbitm_QueueConfig871 0x08151d9c
#define XPB_nbi0_nbitm_QueueConfig872 0x08151da0
#define XPB_nbi0_nbitm_QueueConfig873 0x08151da4
#define XPB_nbi0_nbitm_QueueConfig874 0x08151da8
#define XPB_nbi0_nbitm_QueueConfig875 0x08151dac
#define XPB_nbi0_nbitm_QueueConfig876 0x08151db0
#define XPB_nbi0_nbitm_QueueConfig877 0x08151db4
#define XPB_nbi0_nbitm_QueueConfig878 0x08151db8
#define XPB_nbi0_nbitm_QueueConfig879 0x08151dbc
#define XPB_nbi0_nbitm_QueueConfig880 0x08151dc0
#define XPB_nbi0_nbitm_QueueConfig881 0x08151dc4
#define XPB_nbi0_nbitm_QueueConfig882 0x08151dc8
#define XPB_nbi0_nbitm_QueueConfig883 0x08151dcc
#define XPB_nbi0_nbitm_QueueConfig884 0x08151dd0
#define XPB_nbi0_nbitm_QueueConfig885 0x08151dd4
#define XPB_nbi0_nbitm_QueueConfig886 0x08151dd8
#define XPB_nbi0_nbitm_QueueConfig887 0x08151ddc
#define XPB_nbi0_nbitm_QueueConfig888 0x08151de0
#define XPB_nbi0_nbitm_QueueConfig889 0x08151de4
#define XPB_nbi0_nbitm_QueueConfig890 0x08151de8
#define XPB_nbi0_nbitm_QueueConfig891 0x08151dec
#define XPB_nbi0_nbitm_QueueConfig892 0x08151df0
#define XPB_nbi0_nbitm_QueueConfig893 0x08151df4
#define XPB_nbi0_nbitm_QueueConfig894 0x08151df8
#define XPB_nbi0_nbitm_QueueConfig895 0x08151dfc
#define XPB_nbi0_nbitm_QueueConfig896 0x08151e00
#define XPB_nbi0_nbitm_QueueConfig897 0x08151e04
#define XPB_nbi0_nbitm_QueueConfig898 0x08151e08
#define XPB_nbi0_nbitm_QueueConfig899 0x08151e0c
#define XPB_nbi0_nbitm_QueueConfig900 0x08151e10
#define XPB_nbi0_nbitm_QueueConfig901 0x08151e14
#define XPB_nbi0_nbitm_QueueConfig902 0x08151e18
#define XPB_nbi0_nbitm_QueueConfig903 0x08151e1c
#define XPB_nbi0_nbitm_QueueConfig904 0x08151e20
#define XPB_nbi0_nbitm_QueueConfig905 0x08151e24
#define XPB_nbi0_nbitm_QueueConfig906 0x08151e28
#define XPB_nbi0_nbitm_QueueConfig907 0x08151e2c
#define XPB_nbi0_nbitm_QueueConfig908 0x08151e30
#define XPB_nbi0_nbitm_QueueConfig909 0x08151e34
#define XPB_nbi0_nbitm_QueueConfig910 0x08151e38
#define XPB_nbi0_nbitm_QueueConfig911 0x08151e3c
#define XPB_nbi0_nbitm_QueueConfig912 0x08151e40
#define XPB_nbi0_nbitm_QueueConfig913 0x08151e44
#define XPB_nbi0_nbitm_QueueConfig914 0x08151e48
#define XPB_nbi0_nbitm_QueueConfig915 0x08151e4c
#define XPB_nbi0_nbitm_QueueConfig916 0x08151e50
#define XPB_nbi0_nbitm_QueueConfig917 0x08151e54
#define XPB_nbi0_nbitm_QueueConfig918 0x08151e58
#define XPB_nbi0_nbitm_QueueConfig919 0x08151e5c
#define XPB_nbi0_nbitm_QueueConfig920 0x08151e60
#define XPB_nbi0_nbitm_QueueConfig921 0x08151e64
#define XPB_nbi0_nbitm_QueueConfig922 0x08151e68
#define XPB_nbi0_nbitm_QueueConfig923 0x08151e6c
#define XPB_nbi0_nbitm_QueueConfig924 0x08151e70
#define XPB_nbi0_nbitm_QueueConfig925 0x08151e74
#define XPB_nbi0_nbitm_QueueConfig926 0x08151e78
#define XPB_nbi0_nbitm_QueueConfig927 0x08151e7c
#define XPB_nbi0_nbitm_QueueConfig928 0x08151e80
#define XPB_nbi0_nbitm_QueueConfig929 0x08151e84
#define XPB_nbi0_nbitm_QueueConfig930 0x08151e88
#define XPB_nbi0_nbitm_QueueConfig931 0x08151e8c
#define XPB_nbi0_nbitm_QueueConfig932 0x08151e90
#define XPB_nbi0_nbitm_QueueConfig933 0x08151e94
#define XPB_nbi0_nbitm_QueueConfig934 0x08151e98
#define XPB_nbi0_nbitm_QueueConfig935 0x08151e9c
#define XPB_nbi0_nbitm_QueueConfig936 0x08151ea0
#define XPB_nbi0_nbitm_QueueConfig937 0x08151ea4
#define XPB_nbi0_nbitm_QueueConfig938 0x08151ea8
#define XPB_nbi0_nbitm_QueueConfig939 0x08151eac
#define XPB_nbi0_nbitm_QueueConfig940 0x08151eb0
#define XPB_nbi0_nbitm_QueueConfig941 0x08151eb4
#define XPB_nbi0_nbitm_QueueConfig942 0x08151eb8
#define XPB_nbi0_nbitm_QueueConfig943 0x08151ebc
#define XPB_nbi0_nbitm_QueueConfig944 0x08151ec0
#define XPB_nbi0_nbitm_QueueConfig945 0x08151ec4
#define XPB_nbi0_nbitm_QueueConfig946 0x08151ec8
#define XPB_nbi0_nbitm_QueueConfig947 0x08151ecc
#define XPB_nbi0_nbitm_QueueConfig948 0x08151ed0
#define XPB_nbi0_nbitm_QueueConfig949 0x08151ed4
#define XPB_nbi0_nbitm_QueueConfig950 0x08151ed8
#define XPB_nbi0_nbitm_QueueConfig951 0x08151edc
#define XPB_nbi0_nbitm_QueueConfig952 0x08151ee0
#define XPB_nbi0_nbitm_QueueConfig953 0x08151ee4
#define XPB_nbi0_nbitm_QueueConfig954 0x08151ee8
#define XPB_nbi0_nbitm_QueueConfig955 0x08151eec
#define XPB_nbi0_nbitm_QueueConfig956 0x08151ef0
#define XPB_nbi0_nbitm_QueueConfig957 0x08151ef4
#define XPB_nbi0_nbitm_QueueConfig958 0x08151ef8
#define XPB_nbi0_nbitm_QueueConfig959 0x08151efc
#define XPB_nbi0_nbitm_QueueConfig960 0x08151f00
#define XPB_nbi0_nbitm_QueueConfig961 0x08151f04
#define XPB_nbi0_nbitm_QueueConfig962 0x08151f08
#define XPB_nbi0_nbitm_QueueConfig963 0x08151f0c
#define XPB_nbi0_nbitm_QueueConfig964 0x08151f10
#define XPB_nbi0_nbitm_QueueConfig965 0x08151f14
#define XPB_nbi0_nbitm_QueueConfig966 0x08151f18
#define XPB_nbi0_nbitm_QueueConfig967 0x08151f1c
#define XPB_nbi0_nbitm_QueueConfig968 0x08151f20
#define XPB_nbi0_nbitm_QueueConfig969 0x08151f24
#define XPB_nbi0_nbitm_QueueConfig970 0x08151f28
#define XPB_nbi0_nbitm_QueueConfig971 0x08151f2c
#define XPB_nbi0_nbitm_QueueConfig972 0x08151f30
#define XPB_nbi0_nbitm_QueueConfig973 0x08151f34
#define XPB_nbi0_nbitm_QueueConfig974 0x08151f38
#define XPB_nbi0_nbitm_QueueConfig975 0x08151f3c
#define XPB_nbi0_nbitm_QueueConfig976 0x08151f40
#define XPB_nbi0_nbitm_QueueConfig977 0x08151f44
#define XPB_nbi0_nbitm_QueueConfig978 0x08151f48
#define XPB_nbi0_nbitm_QueueConfig979 0x08151f4c
#define XPB_nbi0_nbitm_QueueConfig980 0x08151f50
#define XPB_nbi0_nbitm_QueueConfig981 0x08151f54
#define XPB_nbi0_nbitm_QueueConfig982 0x08151f58
#define XPB_nbi0_nbitm_QueueConfig983 0x08151f5c
#define XPB_nbi0_nbitm_QueueConfig984 0x08151f60
#define XPB_nbi0_nbitm_QueueConfig985 0x08151f64
#define XPB_nbi0_nbitm_QueueConfig986 0x08151f68
#define XPB_nbi0_nbitm_QueueConfig987 0x08151f6c
#define XPB_nbi0_nbitm_QueueConfig988 0x08151f70
#define XPB_nbi0_nbitm_QueueConfig989 0x08151f74
#define XPB_nbi0_nbitm_QueueConfig990 0x08151f78
#define XPB_nbi0_nbitm_QueueConfig991 0x08151f7c
#define XPB_nbi0_nbitm_QueueConfig992 0x08151f80
#define XPB_nbi0_nbitm_QueueConfig993 0x08151f84
#define XPB_nbi0_nbitm_QueueConfig994 0x08151f88
#define XPB_nbi0_nbitm_QueueConfig995 0x08151f8c
#define XPB_nbi0_nbitm_QueueConfig996 0x08151f90
#define XPB_nbi0_nbitm_QueueConfig997 0x08151f94
#define XPB_nbi0_nbitm_QueueConfig998 0x08151f98
#define XPB_nbi0_nbitm_QueueConfig999 0x08151f9c
#define XPB_nbi0_nbitm_QueueConfig1000 0x08151fa0
#define XPB_nbi0_nbitm_QueueConfig1001 0x08151fa4
#define XPB_nbi0_nbitm_QueueConfig1002 0x08151fa8
#define XPB_nbi0_nbitm_QueueConfig1003 0x08151fac
#define XPB_nbi0_nbitm_QueueConfig1004 0x08151fb0
#define XPB_nbi0_nbitm_QueueConfig1005 0x08151fb4
#define XPB_nbi0_nbitm_QueueConfig1006 0x08151fb8
#define XPB_nbi0_nbitm_QueueConfig1007 0x08151fbc
#define XPB_nbi0_nbitm_QueueConfig1008 0x08151fc0
#define XPB_nbi0_nbitm_QueueConfig1009 0x08151fc4
#define XPB_nbi0_nbitm_QueueConfig1010 0x08151fc8
#define XPB_nbi0_nbitm_QueueConfig1011 0x08151fcc
#define XPB_nbi0_nbitm_QueueConfig1012 0x08151fd0
#define XPB_nbi0_nbitm_QueueConfig1013 0x08151fd4
#define XPB_nbi0_nbitm_QueueConfig1014 0x08151fd8
#define XPB_nbi0_nbitm_QueueConfig1015 0x08151fdc
#define XPB_nbi0_nbitm_QueueConfig1016 0x08151fe0
#define XPB_nbi0_nbitm_QueueConfig1017 0x08151fe4
#define XPB_nbi0_nbitm_QueueConfig1018 0x08151fe8
#define XPB_nbi0_nbitm_QueueConfig1019 0x08151fec
#define XPB_nbi0_nbitm_QueueConfig1020 0x08151ff0
#define XPB_nbi0_nbitm_QueueConfig1021 0x08151ff4
#define XPB_nbi0_nbitm_QueueConfig1022 0x08151ff8
#define XPB_nbi0_nbitm_QueueConfig1023 0x08151ffc
#define XPB_nbi0_nbitm_SchedulerConfig0 0x08160000
#define XPB_nbi0_nbitm_SchedulerConfig1 0x08160004
#define XPB_nbi0_nbitm_SchedulerConfig2 0x08160008
#define XPB_nbi0_nbitm_SchedulerConfig3 0x0816000c
#define XPB_nbi0_nbitm_SchedulerConfig4 0x08160010
#define XPB_nbi0_nbitm_SchedulerConfig5 0x08160014
#define XPB_nbi0_nbitm_SchedulerConfig6 0x08160018
#define XPB_nbi0_nbitm_SchedulerConfig7 0x0816001c
#define XPB_nbi0_nbitm_SchedulerConfig8 0x08160020
#define XPB_nbi0_nbitm_SchedulerConfig9 0x08160024
#define XPB_nbi0_nbitm_SchedulerConfig10 0x08160028
#define XPB_nbi0_nbitm_SchedulerConfig11 0x0816002c
#define XPB_nbi0_nbitm_SchedulerConfig12 0x08160030
#define XPB_nbi0_nbitm_SchedulerConfig13 0x08160034
#define XPB_nbi0_nbitm_SchedulerConfig14 0x08160038
#define XPB_nbi0_nbitm_SchedulerConfig15 0x0816003c
#define XPB_nbi0_nbitm_SchedulerConfig16 0x08160040
#define XPB_nbi0_nbitm_SchedulerConfig17 0x08160044
#define XPB_nbi0_nbitm_SchedulerConfig18 0x08160048
#define XPB_nbi0_nbitm_SchedulerConfig19 0x0816004c
#define XPB_nbi0_nbitm_SchedulerConfig20 0x08160050
#define XPB_nbi0_nbitm_SchedulerConfig21 0x08160054
#define XPB_nbi0_nbitm_SchedulerConfig22 0x08160058
#define XPB_nbi0_nbitm_SchedulerConfig23 0x0816005c
#define XPB_nbi0_nbitm_SchedulerConfig24 0x08160060
#define XPB_nbi0_nbitm_SchedulerConfig25 0x08160064
#define XPB_nbi0_nbitm_SchedulerConfig26 0x08160068
#define XPB_nbi0_nbitm_SchedulerConfig27 0x0816006c
#define XPB_nbi0_nbitm_SchedulerConfig28 0x08160070
#define XPB_nbi0_nbitm_SchedulerConfig29 0x08160074
#define XPB_nbi0_nbitm_SchedulerConfig30 0x08160078
#define XPB_nbi0_nbitm_SchedulerConfig31 0x0816007c
#define XPB_nbi0_nbitm_SchedulerConfig32 0x08160080
#define XPB_nbi0_nbitm_SchedulerConfig33 0x08160084
#define XPB_nbi0_nbitm_SchedulerConfig34 0x08160088
#define XPB_nbi0_nbitm_SchedulerConfig35 0x0816008c
#define XPB_nbi0_nbitm_SchedulerConfig36 0x08160090
#define XPB_nbi0_nbitm_SchedulerConfig37 0x08160094
#define XPB_nbi0_nbitm_SchedulerConfig38 0x08160098
#define XPB_nbi0_nbitm_SchedulerConfig39 0x0816009c
#define XPB_nbi0_nbitm_SchedulerConfig40 0x081600a0
#define XPB_nbi0_nbitm_SchedulerConfig41 0x081600a4
#define XPB_nbi0_nbitm_SchedulerConfig42 0x081600a8
#define XPB_nbi0_nbitm_SchedulerConfig43 0x081600ac
#define XPB_nbi0_nbitm_SchedulerConfig44 0x081600b0
#define XPB_nbi0_nbitm_SchedulerConfig45 0x081600b4
#define XPB_nbi0_nbitm_SchedulerConfig46 0x081600b8
#define XPB_nbi0_nbitm_SchedulerConfig47 0x081600bc
#define XPB_nbi0_nbitm_SchedulerConfig48 0x081600c0
#define XPB_nbi0_nbitm_SchedulerConfig49 0x081600c4
#define XPB_nbi0_nbitm_SchedulerConfig50 0x081600c8
#define XPB_nbi0_nbitm_SchedulerConfig51 0x081600cc
#define XPB_nbi0_nbitm_SchedulerConfig52 0x081600d0
#define XPB_nbi0_nbitm_SchedulerConfig53 0x081600d4
#define XPB_nbi0_nbitm_SchedulerConfig54 0x081600d8
#define XPB_nbi0_nbitm_SchedulerConfig55 0x081600dc
#define XPB_nbi0_nbitm_SchedulerConfig56 0x081600e0
#define XPB_nbi0_nbitm_SchedulerConfig57 0x081600e4
#define XPB_nbi0_nbitm_SchedulerConfig58 0x081600e8
#define XPB_nbi0_nbitm_SchedulerConfig59 0x081600ec
#define XPB_nbi0_nbitm_SchedulerConfig60 0x081600f0
#define XPB_nbi0_nbitm_SchedulerConfig61 0x081600f4
#define XPB_nbi0_nbitm_SchedulerConfig62 0x081600f8
#define XPB_nbi0_nbitm_SchedulerConfig63 0x081600fc
#define XPB_nbi0_nbitm_SchedulerConfig64 0x08160100
#define XPB_nbi0_nbitm_SchedulerConfig65 0x08160104
#define XPB_nbi0_nbitm_SchedulerConfig66 0x08160108
#define XPB_nbi0_nbitm_SchedulerConfig67 0x0816010c
#define XPB_nbi0_nbitm_SchedulerConfig68 0x08160110
#define XPB_nbi0_nbitm_SchedulerConfig69 0x08160114
#define XPB_nbi0_nbitm_SchedulerConfig70 0x08160118
#define XPB_nbi0_nbitm_SchedulerConfig71 0x0816011c
#define XPB_nbi0_nbitm_SchedulerConfig72 0x08160120
#define XPB_nbi0_nbitm_SchedulerConfig73 0x08160124
#define XPB_nbi0_nbitm_SchedulerConfig74 0x08160128
#define XPB_nbi0_nbitm_SchedulerConfig75 0x0816012c
#define XPB_nbi0_nbitm_SchedulerConfig76 0x08160130
#define XPB_nbi0_nbitm_SchedulerConfig77 0x08160134
#define XPB_nbi0_nbitm_SchedulerConfig78 0x08160138
#define XPB_nbi0_nbitm_SchedulerConfig79 0x0816013c
#define XPB_nbi0_nbitm_SchedulerConfig80 0x08160140
#define XPB_nbi0_nbitm_SchedulerConfig81 0x08160144
#define XPB_nbi0_nbitm_SchedulerConfig82 0x08160148
#define XPB_nbi0_nbitm_SchedulerConfig83 0x0816014c
#define XPB_nbi0_nbitm_SchedulerConfig84 0x08160150
#define XPB_nbi0_nbitm_SchedulerConfig85 0x08160154
#define XPB_nbi0_nbitm_SchedulerConfig86 0x08160158
#define XPB_nbi0_nbitm_SchedulerConfig87 0x0816015c
#define XPB_nbi0_nbitm_SchedulerConfig88 0x08160160
#define XPB_nbi0_nbitm_SchedulerConfig89 0x08160164
#define XPB_nbi0_nbitm_SchedulerConfig90 0x08160168
#define XPB_nbi0_nbitm_SchedulerConfig91 0x0816016c
#define XPB_nbi0_nbitm_SchedulerConfig92 0x08160170
#define XPB_nbi0_nbitm_SchedulerConfig93 0x08160174
#define XPB_nbi0_nbitm_SchedulerConfig94 0x08160178
#define XPB_nbi0_nbitm_SchedulerConfig95 0x0816017c
#define XPB_nbi0_nbitm_SchedulerConfig96 0x08160180
#define XPB_nbi0_nbitm_SchedulerConfig97 0x08160184
#define XPB_nbi0_nbitm_SchedulerConfig98 0x08160188
#define XPB_nbi0_nbitm_SchedulerConfig99 0x0816018c
#define XPB_nbi0_nbitm_SchedulerConfig100 0x08160190
#define XPB_nbi0_nbitm_SchedulerConfig101 0x08160194
#define XPB_nbi0_nbitm_SchedulerConfig102 0x08160198
#define XPB_nbi0_nbitm_SchedulerConfig103 0x0816019c
#define XPB_nbi0_nbitm_SchedulerConfig104 0x081601a0
#define XPB_nbi0_nbitm_SchedulerConfig105 0x081601a4
#define XPB_nbi0_nbitm_SchedulerConfig106 0x081601a8
#define XPB_nbi0_nbitm_SchedulerConfig107 0x081601ac
#define XPB_nbi0_nbitm_SchedulerConfig108 0x081601b0
#define XPB_nbi0_nbitm_SchedulerConfig109 0x081601b4
#define XPB_nbi0_nbitm_SchedulerConfig110 0x081601b8
#define XPB_nbi0_nbitm_SchedulerConfig111 0x081601bc
#define XPB_nbi0_nbitm_SchedulerConfig112 0x081601c0
#define XPB_nbi0_nbitm_SchedulerConfig113 0x081601c4
#define XPB_nbi0_nbitm_SchedulerConfig114 0x081601c8
#define XPB_nbi0_nbitm_SchedulerConfig115 0x081601cc
#define XPB_nbi0_nbitm_SchedulerConfig116 0x081601d0
#define XPB_nbi0_nbitm_SchedulerConfig117 0x081601d4
#define XPB_nbi0_nbitm_SchedulerConfig118 0x081601d8
#define XPB_nbi0_nbitm_SchedulerConfig119 0x081601dc
#define XPB_nbi0_nbitm_SchedulerConfig120 0x081601e0
#define XPB_nbi0_nbitm_SchedulerConfig121 0x081601e4
#define XPB_nbi0_nbitm_SchedulerConfig122 0x081601e8
#define XPB_nbi0_nbitm_SchedulerConfig123 0x081601ec
#define XPB_nbi0_nbitm_SchedulerConfig124 0x081601f0
#define XPB_nbi0_nbitm_SchedulerConfig125 0x081601f4
#define XPB_nbi0_nbitm_SchedulerConfig126 0x081601f8
#define XPB_nbi0_nbitm_SchedulerConfig127 0x081601fc
#define XPB_nbi0_nbitm_SchedulerConfig128 0x08160200
#define XPB_nbi0_nbitm_SchedulerConfig129 0x08160204
#define XPB_nbi0_nbitm_SchedulerConfig130 0x08160208
#define XPB_nbi0_nbitm_SchedulerConfig131 0x0816020c
#define XPB_nbi0_nbitm_SchedulerConfig132 0x08160210
#define XPB_nbi0_nbitm_SchedulerConfig133 0x08160214
#define XPB_nbi0_nbitm_SchedulerConfig134 0x08160218
#define XPB_nbi0_nbitm_SchedulerConfig135 0x0816021c
#define XPB_nbi0_nbitm_SchedulerConfig136 0x08160220
#define XPB_nbi0_nbitm_SchedulerConfig137 0x08160224
#define XPB_nbi0_nbitm_SchedulerConfig138 0x08160228
#define XPB_nbi0_nbitm_SchedulerConfig139 0x0816022c
#define XPB_nbi0_nbitm_SchedulerConfig140 0x08160230
#define XPB_nbi0_nbitm_SchedulerConfig141 0x08160234
#define XPB_nbi0_nbitm_SchedulerConfig142 0x08160238
#define XPB_nbi0_nbitm_SchedulerConfig143 0x0816023c
#define XPB_nbi0_nbitm_SchedulerConfig144 0x08160240
#define XPB_nbi0_nbitm_SchedulerWeight0 0x08160800
#define XPB_nbi0_nbitm_SchedulerWeight1 0x08160804
#define XPB_nbi0_nbitm_SchedulerWeight2 0x08160808
#define XPB_nbi0_nbitm_SchedulerWeight3 0x0816080c
#define XPB_nbi0_nbitm_SchedulerWeight4 0x08160810
#define XPB_nbi0_nbitm_SchedulerWeight5 0x08160814
#define XPB_nbi0_nbitm_SchedulerWeight6 0x08160818
#define XPB_nbi0_nbitm_SchedulerWeight7 0x0816081c
#define XPB_nbi0_nbitm_SchedulerWeight8 0x08160820
#define XPB_nbi0_nbitm_SchedulerWeight9 0x08160824
#define XPB_nbi0_nbitm_SchedulerWeight10 0x08160828
#define XPB_nbi0_nbitm_SchedulerWeight11 0x0816082c
#define XPB_nbi0_nbitm_SchedulerWeight12 0x08160830
#define XPB_nbi0_nbitm_SchedulerWeight13 0x08160834
#define XPB_nbi0_nbitm_SchedulerWeight14 0x08160838
#define XPB_nbi0_nbitm_SchedulerWeight15 0x0816083c
#define XPB_nbi0_nbitm_SchedulerWeight16 0x08160840
#define XPB_nbi0_nbitm_SchedulerWeight17 0x08160844
#define XPB_nbi0_nbitm_SchedulerWeight18 0x08160848
#define XPB_nbi0_nbitm_SchedulerWeight19 0x0816084c
#define XPB_nbi0_nbitm_SchedulerWeight20 0x08160850
#define XPB_nbi0_nbitm_SchedulerWeight21 0x08160854
#define XPB_nbi0_nbitm_SchedulerWeight22 0x08160858
#define XPB_nbi0_nbitm_SchedulerWeight23 0x0816085c
#define XPB_nbi0_nbitm_SchedulerWeight24 0x08160860
#define XPB_nbi0_nbitm_SchedulerWeight25 0x08160864
#define XPB_nbi0_nbitm_SchedulerWeight26 0x08160868
#define XPB_nbi0_nbitm_SchedulerWeight27 0x0816086c
#define XPB_nbi0_nbitm_SchedulerWeight28 0x08160870
#define XPB_nbi0_nbitm_SchedulerWeight29 0x08160874
#define XPB_nbi0_nbitm_SchedulerWeight30 0x08160878
#define XPB_nbi0_nbitm_SchedulerWeight31 0x0816087c
#define XPB_nbi0_nbitm_SchedulerWeight32 0x08160880
#define XPB_nbi0_nbitm_SchedulerWeight33 0x08160884
#define XPB_nbi0_nbitm_SchedulerWeight34 0x08160888
#define XPB_nbi0_nbitm_SchedulerWeight35 0x0816088c
#define XPB_nbi0_nbitm_SchedulerWeight36 0x08160890
#define XPB_nbi0_nbitm_SchedulerWeight37 0x08160894
#define XPB_nbi0_nbitm_SchedulerWeight38 0x08160898
#define XPB_nbi0_nbitm_SchedulerWeight39 0x0816089c
#define XPB_nbi0_nbitm_SchedulerWeight40 0x081608a0
#define XPB_nbi0_nbitm_SchedulerWeight41 0x081608a4
#define XPB_nbi0_nbitm_SchedulerWeight42 0x081608a8
#define XPB_nbi0_nbitm_SchedulerWeight43 0x081608ac
#define XPB_nbi0_nbitm_SchedulerWeight44 0x081608b0
#define XPB_nbi0_nbitm_SchedulerWeight45 0x081608b4
#define XPB_nbi0_nbitm_SchedulerWeight46 0x081608b8
#define XPB_nbi0_nbitm_SchedulerWeight47 0x081608bc
#define XPB_nbi0_nbitm_SchedulerWeight48 0x081608c0
#define XPB_nbi0_nbitm_SchedulerWeight49 0x081608c4
#define XPB_nbi0_nbitm_SchedulerWeight50 0x081608c8
#define XPB_nbi0_nbitm_SchedulerWeight51 0x081608cc
#define XPB_nbi0_nbitm_SchedulerWeight52 0x081608d0
#define XPB_nbi0_nbitm_SchedulerWeight53 0x081608d4
#define XPB_nbi0_nbitm_SchedulerWeight54 0x081608d8
#define XPB_nbi0_nbitm_SchedulerWeight55 0x081608dc
#define XPB_nbi0_nbitm_SchedulerWeight56 0x081608e0
#define XPB_nbi0_nbitm_SchedulerWeight57 0x081608e4
#define XPB_nbi0_nbitm_SchedulerWeight58 0x081608e8
#define XPB_nbi0_nbitm_SchedulerWeight59 0x081608ec
#define XPB_nbi0_nbitm_SchedulerWeight60 0x081608f0
#define XPB_nbi0_nbitm_SchedulerWeight61 0x081608f4
#define XPB_nbi0_nbitm_SchedulerWeight62 0x081608f8
#define XPB_nbi0_nbitm_SchedulerWeight63 0x081608fc
#define XPB_nbi0_nbitm_SchedulerWeight64 0x08160900
#define XPB_nbi0_nbitm_SchedulerWeight65 0x08160904
#define XPB_nbi0_nbitm_SchedulerWeight66 0x08160908
#define XPB_nbi0_nbitm_SchedulerWeight67 0x0816090c
#define XPB_nbi0_nbitm_SchedulerWeight68 0x08160910
#define XPB_nbi0_nbitm_SchedulerWeight69 0x08160914
#define XPB_nbi0_nbitm_SchedulerWeight70 0x08160918
#define XPB_nbi0_nbitm_SchedulerWeight71 0x0816091c
#define XPB_nbi0_nbitm_SchedulerWeight72 0x08160920
#define XPB_nbi0_nbitm_SchedulerWeight73 0x08160924
#define XPB_nbi0_nbitm_SchedulerWeight74 0x08160928
#define XPB_nbi0_nbitm_SchedulerWeight75 0x0816092c
#define XPB_nbi0_nbitm_SchedulerWeight76 0x08160930
#define XPB_nbi0_nbitm_SchedulerWeight77 0x08160934
#define XPB_nbi0_nbitm_SchedulerWeight78 0x08160938
#define XPB_nbi0_nbitm_SchedulerWeight79 0x0816093c
#define XPB_nbi0_nbitm_SchedulerWeight80 0x08160940
#define XPB_nbi0_nbitm_SchedulerWeight81 0x08160944
#define XPB_nbi0_nbitm_SchedulerWeight82 0x08160948
#define XPB_nbi0_nbitm_SchedulerWeight83 0x0816094c
#define XPB_nbi0_nbitm_SchedulerWeight84 0x08160950
#define XPB_nbi0_nbitm_SchedulerWeight85 0x08160954
#define XPB_nbi0_nbitm_SchedulerWeight86 0x08160958
#define XPB_nbi0_nbitm_SchedulerWeight87 0x0816095c
#define XPB_nbi0_nbitm_SchedulerWeight88 0x08160960
#define XPB_nbi0_nbitm_SchedulerWeight89 0x08160964
#define XPB_nbi0_nbitm_SchedulerWeight90 0x08160968
#define XPB_nbi0_nbitm_SchedulerWeight91 0x0816096c
#define XPB_nbi0_nbitm_SchedulerWeight92 0x08160970
#define XPB_nbi0_nbitm_SchedulerWeight93 0x08160974
#define XPB_nbi0_nbitm_SchedulerWeight94 0x08160978
#define XPB_nbi0_nbitm_SchedulerWeight95 0x0816097c
#define XPB_nbi0_nbitm_SchedulerWeight96 0x08160980
#define XPB_nbi0_nbitm_SchedulerWeight97 0x08160984
#define XPB_nbi0_nbitm_SchedulerWeight98 0x08160988
#define XPB_nbi0_nbitm_SchedulerWeight99 0x0816098c
#define XPB_nbi0_nbitm_SchedulerWeight100 0x08160990
#define XPB_nbi0_nbitm_SchedulerWeight101 0x08160994
#define XPB_nbi0_nbitm_SchedulerWeight102 0x08160998
#define XPB_nbi0_nbitm_SchedulerWeight103 0x0816099c
#define XPB_nbi0_nbitm_SchedulerWeight104 0x081609a0
#define XPB_nbi0_nbitm_SchedulerWeight105 0x081609a4
#define XPB_nbi0_nbitm_SchedulerWeight106 0x081609a8
#define XPB_nbi0_nbitm_SchedulerWeight107 0x081609ac
#define XPB_nbi0_nbitm_SchedulerWeight108 0x081609b0
#define XPB_nbi0_nbitm_SchedulerWeight109 0x081609b4
#define XPB_nbi0_nbitm_SchedulerWeight110 0x081609b8
#define XPB_nbi0_nbitm_SchedulerWeight111 0x081609bc
#define XPB_nbi0_nbitm_SchedulerWeight112 0x081609c0
#define XPB_nbi0_nbitm_SchedulerWeight113 0x081609c4
#define XPB_nbi0_nbitm_SchedulerWeight114 0x081609c8
#define XPB_nbi0_nbitm_SchedulerWeight115 0x081609cc
#define XPB_nbi0_nbitm_SchedulerWeight116 0x081609d0
#define XPB_nbi0_nbitm_SchedulerWeight117 0x081609d4
#define XPB_nbi0_nbitm_SchedulerWeight118 0x081609d8
#define XPB_nbi0_nbitm_SchedulerWeight119 0x081609dc
#define XPB_nbi0_nbitm_SchedulerWeight120 0x081609e0
#define XPB_nbi0_nbitm_SchedulerWeight121 0x081609e4
#define XPB_nbi0_nbitm_SchedulerWeight122 0x081609e8
#define XPB_nbi0_nbitm_SchedulerWeight123 0x081609ec
#define XPB_nbi0_nbitm_SchedulerWeight124 0x081609f0
#define XPB_nbi0_nbitm_SchedulerWeight125 0x081609f4
#define XPB_nbi0_nbitm_SchedulerWeight126 0x081609f8
#define XPB_nbi0_nbitm_SchedulerWeight127 0x081609fc
#define XPB_nbi0_nbitm_SchedulerDeficit0 0x08161000
#define XPB_nbi0_nbitm_SchedulerDeficit1 0x08161004
#define XPB_nbi0_nbitm_SchedulerDeficit2 0x08161008
#define XPB_nbi0_nbitm_SchedulerDeficit3 0x0816100c
#define XPB_nbi0_nbitm_SchedulerDeficit4 0x08161010
#define XPB_nbi0_nbitm_SchedulerDeficit5 0x08161014
#define XPB_nbi0_nbitm_SchedulerDeficit6 0x08161018
#define XPB_nbi0_nbitm_SchedulerDeficit7 0x0816101c
#define XPB_nbi0_nbitm_SchedulerDeficit8 0x08161020
#define XPB_nbi0_nbitm_SchedulerDeficit9 0x08161024
#define XPB_nbi0_nbitm_SchedulerDeficit10 0x08161028
#define XPB_nbi0_nbitm_SchedulerDeficit11 0x0816102c
#define XPB_nbi0_nbitm_SchedulerDeficit12 0x08161030
#define XPB_nbi0_nbitm_SchedulerDeficit13 0x08161034
#define XPB_nbi0_nbitm_SchedulerDeficit14 0x08161038
#define XPB_nbi0_nbitm_SchedulerDeficit15 0x0816103c
#define XPB_nbi0_nbitm_SchedulerDeficit16 0x08161040
#define XPB_nbi0_nbitm_SchedulerDeficit17 0x08161044
#define XPB_nbi0_nbitm_SchedulerDeficit18 0x08161048
#define XPB_nbi0_nbitm_SchedulerDeficit19 0x0816104c
#define XPB_nbi0_nbitm_SchedulerDeficit20 0x08161050
#define XPB_nbi0_nbitm_SchedulerDeficit21 0x08161054
#define XPB_nbi0_nbitm_SchedulerDeficit22 0x08161058
#define XPB_nbi0_nbitm_SchedulerDeficit23 0x0816105c
#define XPB_nbi0_nbitm_SchedulerDeficit24 0x08161060
#define XPB_nbi0_nbitm_SchedulerDeficit25 0x08161064
#define XPB_nbi0_nbitm_SchedulerDeficit26 0x08161068
#define XPB_nbi0_nbitm_SchedulerDeficit27 0x0816106c
#define XPB_nbi0_nbitm_SchedulerDeficit28 0x08161070
#define XPB_nbi0_nbitm_SchedulerDeficit29 0x08161074
#define XPB_nbi0_nbitm_SchedulerDeficit30 0x08161078
#define XPB_nbi0_nbitm_SchedulerDeficit31 0x0816107c
#define XPB_nbi0_nbitm_SchedulerDeficit32 0x08161080
#define XPB_nbi0_nbitm_SchedulerDeficit33 0x08161084
#define XPB_nbi0_nbitm_SchedulerDeficit34 0x08161088
#define XPB_nbi0_nbitm_SchedulerDeficit35 0x0816108c
#define XPB_nbi0_nbitm_SchedulerDeficit36 0x08161090
#define XPB_nbi0_nbitm_SchedulerDeficit37 0x08161094
#define XPB_nbi0_nbitm_SchedulerDeficit38 0x08161098
#define XPB_nbi0_nbitm_SchedulerDeficit39 0x0816109c
#define XPB_nbi0_nbitm_SchedulerDeficit40 0x081610a0
#define XPB_nbi0_nbitm_SchedulerDeficit41 0x081610a4
#define XPB_nbi0_nbitm_SchedulerDeficit42 0x081610a8
#define XPB_nbi0_nbitm_SchedulerDeficit43 0x081610ac
#define XPB_nbi0_nbitm_SchedulerDeficit44 0x081610b0
#define XPB_nbi0_nbitm_SchedulerDeficit45 0x081610b4
#define XPB_nbi0_nbitm_SchedulerDeficit46 0x081610b8
#define XPB_nbi0_nbitm_SchedulerDeficit47 0x081610bc
#define XPB_nbi0_nbitm_SchedulerDeficit48 0x081610c0
#define XPB_nbi0_nbitm_SchedulerDeficit49 0x081610c4
#define XPB_nbi0_nbitm_SchedulerDeficit50 0x081610c8
#define XPB_nbi0_nbitm_SchedulerDeficit51 0x081610cc
#define XPB_nbi0_nbitm_SchedulerDeficit52 0x081610d0
#define XPB_nbi0_nbitm_SchedulerDeficit53 0x081610d4
#define XPB_nbi0_nbitm_SchedulerDeficit54 0x081610d8
#define XPB_nbi0_nbitm_SchedulerDeficit55 0x081610dc
#define XPB_nbi0_nbitm_SchedulerDeficit56 0x081610e0
#define XPB_nbi0_nbitm_SchedulerDeficit57 0x081610e4
#define XPB_nbi0_nbitm_SchedulerDeficit58 0x081610e8
#define XPB_nbi0_nbitm_SchedulerDeficit59 0x081610ec
#define XPB_nbi0_nbitm_SchedulerDeficit60 0x081610f0
#define XPB_nbi0_nbitm_SchedulerDeficit61 0x081610f4
#define XPB_nbi0_nbitm_SchedulerDeficit62 0x081610f8
#define XPB_nbi0_nbitm_SchedulerDeficit63 0x081610fc
#define XPB_nbi0_nbitm_SchedulerDeficit64 0x08161100
#define XPB_nbi0_nbitm_SchedulerDeficit65 0x08161104
#define XPB_nbi0_nbitm_SchedulerDeficit66 0x08161108
#define XPB_nbi0_nbitm_SchedulerDeficit67 0x0816110c
#define XPB_nbi0_nbitm_SchedulerDeficit68 0x08161110
#define XPB_nbi0_nbitm_SchedulerDeficit69 0x08161114
#define XPB_nbi0_nbitm_SchedulerDeficit70 0x08161118
#define XPB_nbi0_nbitm_SchedulerDeficit71 0x0816111c
#define XPB_nbi0_nbitm_SchedulerDeficit72 0x08161120
#define XPB_nbi0_nbitm_SchedulerDeficit73 0x08161124
#define XPB_nbi0_nbitm_SchedulerDeficit74 0x08161128
#define XPB_nbi0_nbitm_SchedulerDeficit75 0x0816112c
#define XPB_nbi0_nbitm_SchedulerDeficit76 0x08161130
#define XPB_nbi0_nbitm_SchedulerDeficit77 0x08161134
#define XPB_nbi0_nbitm_SchedulerDeficit78 0x08161138
#define XPB_nbi0_nbitm_SchedulerDeficit79 0x0816113c
#define XPB_nbi0_nbitm_SchedulerDeficit80 0x08161140
#define XPB_nbi0_nbitm_SchedulerDeficit81 0x08161144
#define XPB_nbi0_nbitm_SchedulerDeficit82 0x08161148
#define XPB_nbi0_nbitm_SchedulerDeficit83 0x0816114c
#define XPB_nbi0_nbitm_SchedulerDeficit84 0x08161150
#define XPB_nbi0_nbitm_SchedulerDeficit85 0x08161154
#define XPB_nbi0_nbitm_SchedulerDeficit86 0x08161158
#define XPB_nbi0_nbitm_SchedulerDeficit87 0x0816115c
#define XPB_nbi0_nbitm_SchedulerDeficit88 0x08161160
#define XPB_nbi0_nbitm_SchedulerDeficit89 0x08161164
#define XPB_nbi0_nbitm_SchedulerDeficit90 0x08161168
#define XPB_nbi0_nbitm_SchedulerDeficit91 0x0816116c
#define XPB_nbi0_nbitm_SchedulerDeficit92 0x08161170
#define XPB_nbi0_nbitm_SchedulerDeficit93 0x08161174
#define XPB_nbi0_nbitm_SchedulerDeficit94 0x08161178
#define XPB_nbi0_nbitm_SchedulerDeficit95 0x0816117c
#define XPB_nbi0_nbitm_SchedulerDeficit96 0x08161180
#define XPB_nbi0_nbitm_SchedulerDeficit97 0x08161184
#define XPB_nbi0_nbitm_SchedulerDeficit98 0x08161188
#define XPB_nbi0_nbitm_SchedulerDeficit99 0x0816118c
#define XPB_nbi0_nbitm_SchedulerDeficit100 0x08161190
#define XPB_nbi0_nbitm_SchedulerDeficit101 0x08161194
#define XPB_nbi0_nbitm_SchedulerDeficit102 0x08161198
#define XPB_nbi0_nbitm_SchedulerDeficit103 0x0816119c
#define XPB_nbi0_nbitm_SchedulerDeficit104 0x081611a0
#define XPB_nbi0_nbitm_SchedulerDeficit105 0x081611a4
#define XPB_nbi0_nbitm_SchedulerDeficit106 0x081611a8
#define XPB_nbi0_nbitm_SchedulerDeficit107 0x081611ac
#define XPB_nbi0_nbitm_SchedulerDeficit108 0x081611b0
#define XPB_nbi0_nbitm_SchedulerDeficit109 0x081611b4
#define XPB_nbi0_nbitm_SchedulerDeficit110 0x081611b8
#define XPB_nbi0_nbitm_SchedulerDeficit111 0x081611bc
#define XPB_nbi0_nbitm_SchedulerDeficit112 0x081611c0
#define XPB_nbi0_nbitm_SchedulerDeficit113 0x081611c4
#define XPB_nbi0_nbitm_SchedulerDeficit114 0x081611c8
#define XPB_nbi0_nbitm_SchedulerDeficit115 0x081611cc
#define XPB_nbi0_nbitm_SchedulerDeficit116 0x081611d0
#define XPB_nbi0_nbitm_SchedulerDeficit117 0x081611d4
#define XPB_nbi0_nbitm_SchedulerDeficit118 0x081611d8
#define XPB_nbi0_nbitm_SchedulerDeficit119 0x081611dc
#define XPB_nbi0_nbitm_SchedulerDeficit120 0x081611e0
#define XPB_nbi0_nbitm_SchedulerDeficit121 0x081611e4
#define XPB_nbi0_nbitm_SchedulerDeficit122 0x081611e8
#define XPB_nbi0_nbitm_SchedulerDeficit123 0x081611ec
#define XPB_nbi0_nbitm_SchedulerDeficit124 0x081611f0
#define XPB_nbi0_nbitm_SchedulerDeficit125 0x081611f4
#define XPB_nbi0_nbitm_SchedulerDeficit126 0x081611f8
#define XPB_nbi0_nbitm_SchedulerDeficit127 0x081611fc
#define XPB_nbi0_nbitm_ShaperRate0 0x081d0000
#define XPB_nbi0_nbitm_ShaperRate1 0x081d0004
#define XPB_nbi0_nbitm_ShaperRate2 0x081d0008
#define XPB_nbi0_nbitm_ShaperRate3 0x081d000c
#define XPB_nbi0_nbitm_ShaperRate4 0x081d0010
#define XPB_nbi0_nbitm_ShaperRate5 0x081d0014
#define XPB_nbi0_nbitm_ShaperRate6 0x081d0018
#define XPB_nbi0_nbitm_ShaperRate7 0x081d001c
#define XPB_nbi0_nbitm_ShaperRate8 0x081d0020
#define XPB_nbi0_nbitm_ShaperRate9 0x081d0024
#define XPB_nbi0_nbitm_ShaperRate10 0x081d0028
#define XPB_nbi0_nbitm_ShaperRate11 0x081d002c
#define XPB_nbi0_nbitm_ShaperRate12 0x081d0030
#define XPB_nbi0_nbitm_ShaperRate13 0x081d0034
#define XPB_nbi0_nbitm_ShaperRate14 0x081d0038
#define XPB_nbi0_nbitm_ShaperRate15 0x081d003c
#define XPB_nbi0_nbitm_ShaperRate16 0x081d0040
#define XPB_nbi0_nbitm_ShaperRate17 0x081d0044
#define XPB_nbi0_nbitm_ShaperRate18 0x081d0048
#define XPB_nbi0_nbitm_ShaperRate19 0x081d004c
#define XPB_nbi0_nbitm_ShaperRate20 0x081d0050
#define XPB_nbi0_nbitm_ShaperRate21 0x081d0054
#define XPB_nbi0_nbitm_ShaperRate22 0x081d0058
#define XPB_nbi0_nbitm_ShaperRate23 0x081d005c
#define XPB_nbi0_nbitm_ShaperRate24 0x081d0060
#define XPB_nbi0_nbitm_ShaperRate25 0x081d0064
#define XPB_nbi0_nbitm_ShaperRate26 0x081d0068
#define XPB_nbi0_nbitm_ShaperRate27 0x081d006c
#define XPB_nbi0_nbitm_ShaperRate28 0x081d0070
#define XPB_nbi0_nbitm_ShaperRate29 0x081d0074
#define XPB_nbi0_nbitm_ShaperRate30 0x081d0078
#define XPB_nbi0_nbitm_ShaperRate31 0x081d007c
#define XPB_nbi0_nbitm_ShaperRate32 0x081d0080
#define XPB_nbi0_nbitm_ShaperRate33 0x081d0084
#define XPB_nbi0_nbitm_ShaperRate34 0x081d0088
#define XPB_nbi0_nbitm_ShaperRate35 0x081d008c
#define XPB_nbi0_nbitm_ShaperRate36 0x081d0090
#define XPB_nbi0_nbitm_ShaperRate37 0x081d0094
#define XPB_nbi0_nbitm_ShaperRate38 0x081d0098
#define XPB_nbi0_nbitm_ShaperRate39 0x081d009c
#define XPB_nbi0_nbitm_ShaperRate40 0x081d00a0
#define XPB_nbi0_nbitm_ShaperRate41 0x081d00a4
#define XPB_nbi0_nbitm_ShaperRate42 0x081d00a8
#define XPB_nbi0_nbitm_ShaperRate43 0x081d00ac
#define XPB_nbi0_nbitm_ShaperRate44 0x081d00b0
#define XPB_nbi0_nbitm_ShaperRate45 0x081d00b4
#define XPB_nbi0_nbitm_ShaperRate46 0x081d00b8
#define XPB_nbi0_nbitm_ShaperRate47 0x081d00bc
#define XPB_nbi0_nbitm_ShaperRate48 0x081d00c0
#define XPB_nbi0_nbitm_ShaperRate49 0x081d00c4
#define XPB_nbi0_nbitm_ShaperRate50 0x081d00c8
#define XPB_nbi0_nbitm_ShaperRate51 0x081d00cc
#define XPB_nbi0_nbitm_ShaperRate52 0x081d00d0
#define XPB_nbi0_nbitm_ShaperRate53 0x081d00d4
#define XPB_nbi0_nbitm_ShaperRate54 0x081d00d8
#define XPB_nbi0_nbitm_ShaperRate55 0x081d00dc
#define XPB_nbi0_nbitm_ShaperRate56 0x081d00e0
#define XPB_nbi0_nbitm_ShaperRate57 0x081d00e4
#define XPB_nbi0_nbitm_ShaperRate58 0x081d00e8
#define XPB_nbi0_nbitm_ShaperRate59 0x081d00ec
#define XPB_nbi0_nbitm_ShaperRate60 0x081d00f0
#define XPB_nbi0_nbitm_ShaperRate61 0x081d00f4
#define XPB_nbi0_nbitm_ShaperRate62 0x081d00f8
#define XPB_nbi0_nbitm_ShaperRate63 0x081d00fc
#define XPB_nbi0_nbitm_ShaperRate64 0x081d0100
#define XPB_nbi0_nbitm_ShaperRate65 0x081d0104
#define XPB_nbi0_nbitm_ShaperRate66 0x081d0108
#define XPB_nbi0_nbitm_ShaperRate67 0x081d010c
#define XPB_nbi0_nbitm_ShaperRate68 0x081d0110
#define XPB_nbi0_nbitm_ShaperRate69 0x081d0114
#define XPB_nbi0_nbitm_ShaperRate70 0x081d0118
#define XPB_nbi0_nbitm_ShaperRate71 0x081d011c
#define XPB_nbi0_nbitm_ShaperRate72 0x081d0120
#define XPB_nbi0_nbitm_ShaperRate73 0x081d0124
#define XPB_nbi0_nbitm_ShaperRate74 0x081d0128
#define XPB_nbi0_nbitm_ShaperRate75 0x081d012c
#define XPB_nbi0_nbitm_ShaperRate76 0x081d0130
#define XPB_nbi0_nbitm_ShaperRate77 0x081d0134
#define XPB_nbi0_nbitm_ShaperRate78 0x081d0138
#define XPB_nbi0_nbitm_ShaperRate79 0x081d013c
#define XPB_nbi0_nbitm_ShaperRate80 0x081d0140
#define XPB_nbi0_nbitm_ShaperRate81 0x081d0144
#define XPB_nbi0_nbitm_ShaperRate82 0x081d0148
#define XPB_nbi0_nbitm_ShaperRate83 0x081d014c
#define XPB_nbi0_nbitm_ShaperRate84 0x081d0150
#define XPB_nbi0_nbitm_ShaperRate85 0x081d0154
#define XPB_nbi0_nbitm_ShaperRate86 0x081d0158
#define XPB_nbi0_nbitm_ShaperRate87 0x081d015c
#define XPB_nbi0_nbitm_ShaperRate88 0x081d0160
#define XPB_nbi0_nbitm_ShaperRate89 0x081d0164
#define XPB_nbi0_nbitm_ShaperRate90 0x081d0168
#define XPB_nbi0_nbitm_ShaperRate91 0x081d016c
#define XPB_nbi0_nbitm_ShaperRate92 0x081d0170
#define XPB_nbi0_nbitm_ShaperRate93 0x081d0174
#define XPB_nbi0_nbitm_ShaperRate94 0x081d0178
#define XPB_nbi0_nbitm_ShaperRate95 0x081d017c
#define XPB_nbi0_nbitm_ShaperRate96 0x081d0180
#define XPB_nbi0_nbitm_ShaperRate97 0x081d0184
#define XPB_nbi0_nbitm_ShaperRate98 0x081d0188
#define XPB_nbi0_nbitm_ShaperRate99 0x081d018c
#define XPB_nbi0_nbitm_ShaperRate100 0x081d0190
#define XPB_nbi0_nbitm_ShaperRate101 0x081d0194
#define XPB_nbi0_nbitm_ShaperRate102 0x081d0198
#define XPB_nbi0_nbitm_ShaperRate103 0x081d019c
#define XPB_nbi0_nbitm_ShaperRate104 0x081d01a0
#define XPB_nbi0_nbitm_ShaperRate105 0x081d01a4
#define XPB_nbi0_nbitm_ShaperRate106 0x081d01a8
#define XPB_nbi0_nbitm_ShaperRate107 0x081d01ac
#define XPB_nbi0_nbitm_ShaperRate108 0x081d01b0
#define XPB_nbi0_nbitm_ShaperRate109 0x081d01b4
#define XPB_nbi0_nbitm_ShaperRate110 0x081d01b8
#define XPB_nbi0_nbitm_ShaperRate111 0x081d01bc
#define XPB_nbi0_nbitm_ShaperRate112 0x081d01c0
#define XPB_nbi0_nbitm_ShaperRate113 0x081d01c4
#define XPB_nbi0_nbitm_ShaperRate114 0x081d01c8
#define XPB_nbi0_nbitm_ShaperRate115 0x081d01cc
#define XPB_nbi0_nbitm_ShaperRate116 0x081d01d0
#define XPB_nbi0_nbitm_ShaperRate117 0x081d01d4
#define XPB_nbi0_nbitm_ShaperRate118 0x081d01d8
#define XPB_nbi0_nbitm_ShaperRate119 0x081d01dc
#define XPB_nbi0_nbitm_ShaperRate120 0x081d01e0
#define XPB_nbi0_nbitm_ShaperRate121 0x081d01e4
#define XPB_nbi0_nbitm_ShaperRate122 0x081d01e8
#define XPB_nbi0_nbitm_ShaperRate123 0x081d01ec
#define XPB_nbi0_nbitm_ShaperRate124 0x081d01f0
#define XPB_nbi0_nbitm_ShaperRate125 0x081d01f4
#define XPB_nbi0_nbitm_ShaperRate126 0x081d01f8
#define XPB_nbi0_nbitm_ShaperRate127 0x081d01fc
#define XPB_nbi0_nbitm_ShaperRate128 0x081d0200
#define XPB_nbi0_nbitm_ShaperRate129 0x081d0204
#define XPB_nbi0_nbitm_ShaperRate130 0x081d0208
#define XPB_nbi0_nbitm_ShaperRate131 0x081d020c
#define XPB_nbi0_nbitm_ShaperRate132 0x081d0210
#define XPB_nbi0_nbitm_ShaperRate133 0x081d0214
#define XPB_nbi0_nbitm_ShaperRate134 0x081d0218
#define XPB_nbi0_nbitm_ShaperRate135 0x081d021c
#define XPB_nbi0_nbitm_ShaperRate136 0x081d0220
#define XPB_nbi0_nbitm_ShaperRate137 0x081d0224
#define XPB_nbi0_nbitm_ShaperRate138 0x081d0228
#define XPB_nbi0_nbitm_ShaperRate139 0x081d022c
#define XPB_nbi0_nbitm_ShaperRate140 0x081d0230
#define XPB_nbi0_nbitm_ShaperRate141 0x081d0234
#define XPB_nbi0_nbitm_ShaperRate142 0x081d0238
#define XPB_nbi0_nbitm_ShaperRate143 0x081d023c
#define XPB_nbi0_nbitm_ShaperRate144 0x081d0240
#define XPB_nbi0_nbitm_ShaperThreshold0 0x081d0800
#define XPB_nbi0_nbitm_ShaperThreshold1 0x081d0804
#define XPB_nbi0_nbitm_ShaperThreshold2 0x081d0808
#define XPB_nbi0_nbitm_ShaperThreshold3 0x081d080c
#define XPB_nbi0_nbitm_ShaperThreshold4 0x081d0810
#define XPB_nbi0_nbitm_ShaperThreshold5 0x081d0814
#define XPB_nbi0_nbitm_ShaperThreshold6 0x081d0818
#define XPB_nbi0_nbitm_ShaperThreshold7 0x081d081c
#define XPB_nbi0_nbitm_ShaperThreshold8 0x081d0820
#define XPB_nbi0_nbitm_ShaperThreshold9 0x081d0824
#define XPB_nbi0_nbitm_ShaperThreshold10 0x081d0828
#define XPB_nbi0_nbitm_ShaperThreshold11 0x081d082c
#define XPB_nbi0_nbitm_ShaperThreshold12 0x081d0830
#define XPB_nbi0_nbitm_ShaperThreshold13 0x081d0834
#define XPB_nbi0_nbitm_ShaperThreshold14 0x081d0838
#define XPB_nbi0_nbitm_ShaperThreshold15 0x081d083c
#define XPB_nbi0_nbitm_ShaperThreshold16 0x081d0840
#define XPB_nbi0_nbitm_ShaperThreshold17 0x081d0844
#define XPB_nbi0_nbitm_ShaperThreshold18 0x081d0848
#define XPB_nbi0_nbitm_ShaperThreshold19 0x081d084c
#define XPB_nbi0_nbitm_ShaperThreshold20 0x081d0850
#define XPB_nbi0_nbitm_ShaperThreshold21 0x081d0854
#define XPB_nbi0_nbitm_ShaperThreshold22 0x081d0858
#define XPB_nbi0_nbitm_ShaperThreshold23 0x081d085c
#define XPB_nbi0_nbitm_ShaperThreshold24 0x081d0860
#define XPB_nbi0_nbitm_ShaperThreshold25 0x081d0864
#define XPB_nbi0_nbitm_ShaperThreshold26 0x081d0868
#define XPB_nbi0_nbitm_ShaperThreshold27 0x081d086c
#define XPB_nbi0_nbitm_ShaperThreshold28 0x081d0870
#define XPB_nbi0_nbitm_ShaperThreshold29 0x081d0874
#define XPB_nbi0_nbitm_ShaperThreshold30 0x081d0878
#define XPB_nbi0_nbitm_ShaperThreshold31 0x081d087c
#define XPB_nbi0_nbitm_ShaperThreshold32 0x081d0880
#define XPB_nbi0_nbitm_ShaperThreshold33 0x081d0884
#define XPB_nbi0_nbitm_ShaperThreshold34 0x081d0888
#define XPB_nbi0_nbitm_ShaperThreshold35 0x081d088c
#define XPB_nbi0_nbitm_ShaperThreshold36 0x081d0890
#define XPB_nbi0_nbitm_ShaperThreshold37 0x081d0894
#define XPB_nbi0_nbitm_ShaperThreshold38 0x081d0898
#define XPB_nbi0_nbitm_ShaperThreshold39 0x081d089c
#define XPB_nbi0_nbitm_ShaperThreshold40 0x081d08a0
#define XPB_nbi0_nbitm_ShaperThreshold41 0x081d08a4
#define XPB_nbi0_nbitm_ShaperThreshold42 0x081d08a8
#define XPB_nbi0_nbitm_ShaperThreshold43 0x081d08ac
#define XPB_nbi0_nbitm_ShaperThreshold44 0x081d08b0
#define XPB_nbi0_nbitm_ShaperThreshold45 0x081d08b4
#define XPB_nbi0_nbitm_ShaperThreshold46 0x081d08b8
#define XPB_nbi0_nbitm_ShaperThreshold47 0x081d08bc
#define XPB_nbi0_nbitm_ShaperThreshold48 0x081d08c0
#define XPB_nbi0_nbitm_ShaperThreshold49 0x081d08c4
#define XPB_nbi0_nbitm_ShaperThreshold50 0x081d08c8
#define XPB_nbi0_nbitm_ShaperThreshold51 0x081d08cc
#define XPB_nbi0_nbitm_ShaperThreshold52 0x081d08d0
#define XPB_nbi0_nbitm_ShaperThreshold53 0x081d08d4
#define XPB_nbi0_nbitm_ShaperThreshold54 0x081d08d8
#define XPB_nbi0_nbitm_ShaperThreshold55 0x081d08dc
#define XPB_nbi0_nbitm_ShaperThreshold56 0x081d08e0
#define XPB_nbi0_nbitm_ShaperThreshold57 0x081d08e4
#define XPB_nbi0_nbitm_ShaperThreshold58 0x081d08e8
#define XPB_nbi0_nbitm_ShaperThreshold59 0x081d08ec
#define XPB_nbi0_nbitm_ShaperThreshold60 0x081d08f0
#define XPB_nbi0_nbitm_ShaperThreshold61 0x081d08f4
#define XPB_nbi0_nbitm_ShaperThreshold62 0x081d08f8
#define XPB_nbi0_nbitm_ShaperThreshold63 0x081d08fc
#define XPB_nbi0_nbitm_ShaperThreshold64 0x081d0900
#define XPB_nbi0_nbitm_ShaperThreshold65 0x081d0904
#define XPB_nbi0_nbitm_ShaperThreshold66 0x081d0908
#define XPB_nbi0_nbitm_ShaperThreshold67 0x081d090c
#define XPB_nbi0_nbitm_ShaperThreshold68 0x081d0910
#define XPB_nbi0_nbitm_ShaperThreshold69 0x081d0914
#define XPB_nbi0_nbitm_ShaperThreshold70 0x081d0918
#define XPB_nbi0_nbitm_ShaperThreshold71 0x081d091c
#define XPB_nbi0_nbitm_ShaperThreshold72 0x081d0920
#define XPB_nbi0_nbitm_ShaperThreshold73 0x081d0924
#define XPB_nbi0_nbitm_ShaperThreshold74 0x081d0928
#define XPB_nbi0_nbitm_ShaperThreshold75 0x081d092c
#define XPB_nbi0_nbitm_ShaperThreshold76 0x081d0930
#define XPB_nbi0_nbitm_ShaperThreshold77 0x081d0934
#define XPB_nbi0_nbitm_ShaperThreshold78 0x081d0938
#define XPB_nbi0_nbitm_ShaperThreshold79 0x081d093c
#define XPB_nbi0_nbitm_ShaperThreshold80 0x081d0940
#define XPB_nbi0_nbitm_ShaperThreshold81 0x081d0944
#define XPB_nbi0_nbitm_ShaperThreshold82 0x081d0948
#define XPB_nbi0_nbitm_ShaperThreshold83 0x081d094c
#define XPB_nbi0_nbitm_ShaperThreshold84 0x081d0950
#define XPB_nbi0_nbitm_ShaperThreshold85 0x081d0954
#define XPB_nbi0_nbitm_ShaperThreshold86 0x081d0958
#define XPB_nbi0_nbitm_ShaperThreshold87 0x081d095c
#define XPB_nbi0_nbitm_ShaperThreshold88 0x081d0960
#define XPB_nbi0_nbitm_ShaperThreshold89 0x081d0964
#define XPB_nbi0_nbitm_ShaperThreshold90 0x081d0968
#define XPB_nbi0_nbitm_ShaperThreshold91 0x081d096c
#define XPB_nbi0_nbitm_ShaperThreshold92 0x081d0970
#define XPB_nbi0_nbitm_ShaperThreshold93 0x081d0974
#define XPB_nbi0_nbitm_ShaperThreshold94 0x081d0978
#define XPB_nbi0_nbitm_ShaperThreshold95 0x081d097c
#define XPB_nbi0_nbitm_ShaperThreshold96 0x081d0980
#define XPB_nbi0_nbitm_ShaperThreshold97 0x081d0984
#define XPB_nbi0_nbitm_ShaperThreshold98 0x081d0988
#define XPB_nbi0_nbitm_ShaperThreshold99 0x081d098c
#define XPB_nbi0_nbitm_ShaperThreshold100 0x081d0990
#define XPB_nbi0_nbitm_ShaperThreshold101 0x081d0994
#define XPB_nbi0_nbitm_ShaperThreshold102 0x081d0998
#define XPB_nbi0_nbitm_ShaperThreshold103 0x081d099c
#define XPB_nbi0_nbitm_ShaperThreshold104 0x081d09a0
#define XPB_nbi0_nbitm_ShaperThreshold105 0x081d09a4
#define XPB_nbi0_nbitm_ShaperThreshold106 0x081d09a8
#define XPB_nbi0_nbitm_ShaperThreshold107 0x081d09ac
#define XPB_nbi0_nbitm_ShaperThreshold108 0x081d09b0
#define XPB_nbi0_nbitm_ShaperThreshold109 0x081d09b4
#define XPB_nbi0_nbitm_ShaperThreshold110 0x081d09b8
#define XPB_nbi0_nbitm_ShaperThreshold111 0x081d09bc
#define XPB_nbi0_nbitm_ShaperThreshold112 0x081d09c0
#define XPB_nbi0_nbitm_ShaperThreshold113 0x081d09c4
#define XPB_nbi0_nbitm_ShaperThreshold114 0x081d09c8
#define XPB_nbi0_nbitm_ShaperThreshold115 0x081d09cc
#define XPB_nbi0_nbitm_ShaperThreshold116 0x081d09d0
#define XPB_nbi0_nbitm_ShaperThreshold117 0x081d09d4
#define XPB_nbi0_nbitm_ShaperThreshold118 0x081d09d8
#define XPB_nbi0_nbitm_ShaperThreshold119 0x081d09dc
#define XPB_nbi0_nbitm_ShaperThreshold120 0x081d09e0
#define XPB_nbi0_nbitm_ShaperThreshold121 0x081d09e4
#define XPB_nbi0_nbitm_ShaperThreshold122 0x081d09e8
#define XPB_nbi0_nbitm_ShaperThreshold123 0x081d09ec
#define XPB_nbi0_nbitm_ShaperThreshold124 0x081d09f0
#define XPB_nbi0_nbitm_ShaperThreshold125 0x081d09f4
#define XPB_nbi0_nbitm_ShaperThreshold126 0x081d09f8
#define XPB_nbi0_nbitm_ShaperThreshold127 0x081d09fc
#define XPB_nbi0_nbitm_ShaperThreshold128 0x081d0a00
#define XPB_nbi0_nbitm_ShaperThreshold129 0x081d0a04
#define XPB_nbi0_nbitm_ShaperThreshold130 0x081d0a08
#define XPB_nbi0_nbitm_ShaperThreshold131 0x081d0a0c
#define XPB_nbi0_nbitm_ShaperThreshold132 0x081d0a10
#define XPB_nbi0_nbitm_ShaperThreshold133 0x081d0a14
#define XPB_nbi0_nbitm_ShaperThreshold134 0x081d0a18
#define XPB_nbi0_nbitm_ShaperThreshold135 0x081d0a1c
#define XPB_nbi0_nbitm_ShaperThreshold136 0x081d0a20
#define XPB_nbi0_nbitm_ShaperThreshold137 0x081d0a24
#define XPB_nbi0_nbitm_ShaperThreshold138 0x081d0a28
#define XPB_nbi0_nbitm_ShaperThreshold139 0x081d0a2c
#define XPB_nbi0_nbitm_ShaperThreshold140 0x081d0a30
#define XPB_nbi0_nbitm_ShaperThreshold141 0x081d0a34
#define XPB_nbi0_nbitm_ShaperThreshold142 0x081d0a38
#define XPB_nbi0_nbitm_ShaperThreshold143 0x081d0a3c
#define XPB_nbi0_nbitm_ShaperThreshold144 0x081d0a40
#define XPB_nbi0_nbitm_ShaperMaxOvershoot0 0x081d1000
#define XPB_nbi0_nbitm_ShaperMaxOvershoot1 0x081d1004
#define XPB_nbi0_nbitm_ShaperMaxOvershoot2 0x081d1008
#define XPB_nbi0_nbitm_ShaperMaxOvershoot3 0x081d100c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot4 0x081d1010
#define XPB_nbi0_nbitm_ShaperMaxOvershoot5 0x081d1014
#define XPB_nbi0_nbitm_ShaperMaxOvershoot6 0x081d1018
#define XPB_nbi0_nbitm_ShaperMaxOvershoot7 0x081d101c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot8 0x081d1020
#define XPB_nbi0_nbitm_ShaperMaxOvershoot9 0x081d1024
#define XPB_nbi0_nbitm_ShaperMaxOvershoot10 0x081d1028
#define XPB_nbi0_nbitm_ShaperMaxOvershoot11 0x081d102c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot12 0x081d1030
#define XPB_nbi0_nbitm_ShaperMaxOvershoot13 0x081d1034
#define XPB_nbi0_nbitm_ShaperMaxOvershoot14 0x081d1038
#define XPB_nbi0_nbitm_ShaperMaxOvershoot15 0x081d103c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot16 0x081d1040
#define XPB_nbi0_nbitm_ShaperMaxOvershoot17 0x081d1044
#define XPB_nbi0_nbitm_ShaperMaxOvershoot18 0x081d1048
#define XPB_nbi0_nbitm_ShaperMaxOvershoot19 0x081d104c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot20 0x081d1050
#define XPB_nbi0_nbitm_ShaperMaxOvershoot21 0x081d1054
#define XPB_nbi0_nbitm_ShaperMaxOvershoot22 0x081d1058
#define XPB_nbi0_nbitm_ShaperMaxOvershoot23 0x081d105c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot24 0x081d1060
#define XPB_nbi0_nbitm_ShaperMaxOvershoot25 0x081d1064
#define XPB_nbi0_nbitm_ShaperMaxOvershoot26 0x081d1068
#define XPB_nbi0_nbitm_ShaperMaxOvershoot27 0x081d106c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot28 0x081d1070
#define XPB_nbi0_nbitm_ShaperMaxOvershoot29 0x081d1074
#define XPB_nbi0_nbitm_ShaperMaxOvershoot30 0x081d1078
#define XPB_nbi0_nbitm_ShaperMaxOvershoot31 0x081d107c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot32 0x081d1080
#define XPB_nbi0_nbitm_ShaperMaxOvershoot33 0x081d1084
#define XPB_nbi0_nbitm_ShaperMaxOvershoot34 0x081d1088
#define XPB_nbi0_nbitm_ShaperMaxOvershoot35 0x081d108c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot36 0x081d1090
#define XPB_nbi0_nbitm_ShaperMaxOvershoot37 0x081d1094
#define XPB_nbi0_nbitm_ShaperMaxOvershoot38 0x081d1098
#define XPB_nbi0_nbitm_ShaperMaxOvershoot39 0x081d109c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot40 0x081d10a0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot41 0x081d10a4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot42 0x081d10a8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot43 0x081d10ac
#define XPB_nbi0_nbitm_ShaperMaxOvershoot44 0x081d10b0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot45 0x081d10b4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot46 0x081d10b8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot47 0x081d10bc
#define XPB_nbi0_nbitm_ShaperMaxOvershoot48 0x081d10c0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot49 0x081d10c4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot50 0x081d10c8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot51 0x081d10cc
#define XPB_nbi0_nbitm_ShaperMaxOvershoot52 0x081d10d0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot53 0x081d10d4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot54 0x081d10d8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot55 0x081d10dc
#define XPB_nbi0_nbitm_ShaperMaxOvershoot56 0x081d10e0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot57 0x081d10e4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot58 0x081d10e8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot59 0x081d10ec
#define XPB_nbi0_nbitm_ShaperMaxOvershoot60 0x081d10f0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot61 0x081d10f4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot62 0x081d10f8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot63 0x081d10fc
#define XPB_nbi0_nbitm_ShaperMaxOvershoot64 0x081d1100
#define XPB_nbi0_nbitm_ShaperMaxOvershoot65 0x081d1104
#define XPB_nbi0_nbitm_ShaperMaxOvershoot66 0x081d1108
#define XPB_nbi0_nbitm_ShaperMaxOvershoot67 0x081d110c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot68 0x081d1110
#define XPB_nbi0_nbitm_ShaperMaxOvershoot69 0x081d1114
#define XPB_nbi0_nbitm_ShaperMaxOvershoot70 0x081d1118
#define XPB_nbi0_nbitm_ShaperMaxOvershoot71 0x081d111c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot72 0x081d1120
#define XPB_nbi0_nbitm_ShaperMaxOvershoot73 0x081d1124
#define XPB_nbi0_nbitm_ShaperMaxOvershoot74 0x081d1128
#define XPB_nbi0_nbitm_ShaperMaxOvershoot75 0x081d112c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot76 0x081d1130
#define XPB_nbi0_nbitm_ShaperMaxOvershoot77 0x081d1134
#define XPB_nbi0_nbitm_ShaperMaxOvershoot78 0x081d1138
#define XPB_nbi0_nbitm_ShaperMaxOvershoot79 0x081d113c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot80 0x081d1140
#define XPB_nbi0_nbitm_ShaperMaxOvershoot81 0x081d1144
#define XPB_nbi0_nbitm_ShaperMaxOvershoot82 0x081d1148
#define XPB_nbi0_nbitm_ShaperMaxOvershoot83 0x081d114c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot84 0x081d1150
#define XPB_nbi0_nbitm_ShaperMaxOvershoot85 0x081d1154
#define XPB_nbi0_nbitm_ShaperMaxOvershoot86 0x081d1158
#define XPB_nbi0_nbitm_ShaperMaxOvershoot87 0x081d115c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot88 0x081d1160
#define XPB_nbi0_nbitm_ShaperMaxOvershoot89 0x081d1164
#define XPB_nbi0_nbitm_ShaperMaxOvershoot90 0x081d1168
#define XPB_nbi0_nbitm_ShaperMaxOvershoot91 0x081d116c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot92 0x081d1170
#define XPB_nbi0_nbitm_ShaperMaxOvershoot93 0x081d1174
#define XPB_nbi0_nbitm_ShaperMaxOvershoot94 0x081d1178
#define XPB_nbi0_nbitm_ShaperMaxOvershoot95 0x081d117c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot96 0x081d1180
#define XPB_nbi0_nbitm_ShaperMaxOvershoot97 0x081d1184
#define XPB_nbi0_nbitm_ShaperMaxOvershoot98 0x081d1188
#define XPB_nbi0_nbitm_ShaperMaxOvershoot99 0x081d118c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot100 0x081d1190
#define XPB_nbi0_nbitm_ShaperMaxOvershoot101 0x081d1194
#define XPB_nbi0_nbitm_ShaperMaxOvershoot102 0x081d1198
#define XPB_nbi0_nbitm_ShaperMaxOvershoot103 0x081d119c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot104 0x081d11a0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot105 0x081d11a4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot106 0x081d11a8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot107 0x081d11ac
#define XPB_nbi0_nbitm_ShaperMaxOvershoot108 0x081d11b0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot109 0x081d11b4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot110 0x081d11b8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot111 0x081d11bc
#define XPB_nbi0_nbitm_ShaperMaxOvershoot112 0x081d11c0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot113 0x081d11c4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot114 0x081d11c8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot115 0x081d11cc
#define XPB_nbi0_nbitm_ShaperMaxOvershoot116 0x081d11d0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot117 0x081d11d4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot118 0x081d11d8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot119 0x081d11dc
#define XPB_nbi0_nbitm_ShaperMaxOvershoot120 0x081d11e0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot121 0x081d11e4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot122 0x081d11e8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot123 0x081d11ec
#define XPB_nbi0_nbitm_ShaperMaxOvershoot124 0x081d11f0
#define XPB_nbi0_nbitm_ShaperMaxOvershoot125 0x081d11f4
#define XPB_nbi0_nbitm_ShaperMaxOvershoot126 0x081d11f8
#define XPB_nbi0_nbitm_ShaperMaxOvershoot127 0x081d11fc
#define XPB_nbi0_nbitm_ShaperMaxOvershoot128 0x081d1200
#define XPB_nbi0_nbitm_ShaperMaxOvershoot129 0x081d1204
#define XPB_nbi0_nbitm_ShaperMaxOvershoot130 0x081d1208
#define XPB_nbi0_nbitm_ShaperMaxOvershoot131 0x081d120c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot132 0x081d1210
#define XPB_nbi0_nbitm_ShaperMaxOvershoot133 0x081d1214
#define XPB_nbi0_nbitm_ShaperMaxOvershoot134 0x081d1218
#define XPB_nbi0_nbitm_ShaperMaxOvershoot135 0x081d121c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot136 0x081d1220
#define XPB_nbi0_nbitm_ShaperMaxOvershoot137 0x081d1224
#define XPB_nbi0_nbitm_ShaperMaxOvershoot138 0x081d1228
#define XPB_nbi0_nbitm_ShaperMaxOvershoot139 0x081d122c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot140 0x081d1230
#define XPB_nbi0_nbitm_ShaperMaxOvershoot141 0x081d1234
#define XPB_nbi0_nbitm_ShaperMaxOvershoot142 0x081d1238
#define XPB_nbi0_nbitm_ShaperMaxOvershoot143 0x081d123c
#define XPB_nbi0_nbitm_ShaperMaxOvershoot144 0x081d1240
#define XPB_nbi0_nbitm_ShaperRateAdjust0 0x081d1800
#define XPB_nbi0_nbitm_ShaperRateAdjust1 0x081d1804
#define XPB_nbi0_nbitm_ShaperRateAdjust2 0x081d1808
#define XPB_nbi0_nbitm_ShaperRateAdjust3 0x081d180c
#define XPB_nbi0_nbitm_ShaperRateAdjust4 0x081d1810
#define XPB_nbi0_nbitm_ShaperRateAdjust5 0x081d1814
#define XPB_nbi0_nbitm_ShaperRateAdjust6 0x081d1818
#define XPB_nbi0_nbitm_ShaperRateAdjust7 0x081d181c
#define XPB_nbi0_nbitm_ShaperRateAdjust8 0x081d1820
#define XPB_nbi0_nbitm_ShaperRateAdjust9 0x081d1824
#define XPB_nbi0_nbitm_ShaperRateAdjust10 0x081d1828
#define XPB_nbi0_nbitm_ShaperRateAdjust11 0x081d182c
#define XPB_nbi0_nbitm_ShaperRateAdjust12 0x081d1830
#define XPB_nbi0_nbitm_ShaperRateAdjust13 0x081d1834
#define XPB_nbi0_nbitm_ShaperRateAdjust14 0x081d1838
#define XPB_nbi0_nbitm_ShaperRateAdjust15 0x081d183c
#define XPB_nbi0_nbitm_ShaperRateAdjust16 0x081d1840
#define XPB_nbi0_nbitm_ShaperRateAdjust17 0x081d1844
#define XPB_nbi0_nbitm_ShaperRateAdjust18 0x081d1848
#define XPB_nbi0_nbitm_ShaperRateAdjust19 0x081d184c
#define XPB_nbi0_nbitm_ShaperRateAdjust20 0x081d1850
#define XPB_nbi0_nbitm_ShaperRateAdjust21 0x081d1854
#define XPB_nbi0_nbitm_ShaperRateAdjust22 0x081d1858
#define XPB_nbi0_nbitm_ShaperRateAdjust23 0x081d185c
#define XPB_nbi0_nbitm_ShaperRateAdjust24 0x081d1860
#define XPB_nbi0_nbitm_ShaperRateAdjust25 0x081d1864
#define XPB_nbi0_nbitm_ShaperRateAdjust26 0x081d1868
#define XPB_nbi0_nbitm_ShaperRateAdjust27 0x081d186c
#define XPB_nbi0_nbitm_ShaperRateAdjust28 0x081d1870
#define XPB_nbi0_nbitm_ShaperRateAdjust29 0x081d1874
#define XPB_nbi0_nbitm_ShaperRateAdjust30 0x081d1878
#define XPB_nbi0_nbitm_ShaperRateAdjust31 0x081d187c
#define XPB_nbi0_nbitm_ShaperRateAdjust32 0x081d1880
#define XPB_nbi0_nbitm_ShaperRateAdjust33 0x081d1884
#define XPB_nbi0_nbitm_ShaperRateAdjust34 0x081d1888
#define XPB_nbi0_nbitm_ShaperRateAdjust35 0x081d188c
#define XPB_nbi0_nbitm_ShaperRateAdjust36 0x081d1890
#define XPB_nbi0_nbitm_ShaperRateAdjust37 0x081d1894
#define XPB_nbi0_nbitm_ShaperRateAdjust38 0x081d1898
#define XPB_nbi0_nbitm_ShaperRateAdjust39 0x081d189c
#define XPB_nbi0_nbitm_ShaperRateAdjust40 0x081d18a0
#define XPB_nbi0_nbitm_ShaperRateAdjust41 0x081d18a4
#define XPB_nbi0_nbitm_ShaperRateAdjust42 0x081d18a8
#define XPB_nbi0_nbitm_ShaperRateAdjust43 0x081d18ac
#define XPB_nbi0_nbitm_ShaperRateAdjust44 0x081d18b0
#define XPB_nbi0_nbitm_ShaperRateAdjust45 0x081d18b4
#define XPB_nbi0_nbitm_ShaperRateAdjust46 0x081d18b8
#define XPB_nbi0_nbitm_ShaperRateAdjust47 0x081d18bc
#define XPB_nbi0_nbitm_ShaperRateAdjust48 0x081d18c0
#define XPB_nbi0_nbitm_ShaperRateAdjust49 0x081d18c4
#define XPB_nbi0_nbitm_ShaperRateAdjust50 0x081d18c8
#define XPB_nbi0_nbitm_ShaperRateAdjust51 0x081d18cc
#define XPB_nbi0_nbitm_ShaperRateAdjust52 0x081d18d0
#define XPB_nbi0_nbitm_ShaperRateAdjust53 0x081d18d4
#define XPB_nbi0_nbitm_ShaperRateAdjust54 0x081d18d8
#define XPB_nbi0_nbitm_ShaperRateAdjust55 0x081d18dc
#define XPB_nbi0_nbitm_ShaperRateAdjust56 0x081d18e0
#define XPB_nbi0_nbitm_ShaperRateAdjust57 0x081d18e4
#define XPB_nbi0_nbitm_ShaperRateAdjust58 0x081d18e8
#define XPB_nbi0_nbitm_ShaperRateAdjust59 0x081d18ec
#define XPB_nbi0_nbitm_ShaperRateAdjust60 0x081d18f0
#define XPB_nbi0_nbitm_ShaperRateAdjust61 0x081d18f4
#define XPB_nbi0_nbitm_ShaperRateAdjust62 0x081d18f8
#define XPB_nbi0_nbitm_ShaperRateAdjust63 0x081d18fc
#define XPB_nbi0_nbitm_ShaperRateAdjust64 0x081d1900
#define XPB_nbi0_nbitm_ShaperRateAdjust65 0x081d1904
#define XPB_nbi0_nbitm_ShaperRateAdjust66 0x081d1908
#define XPB_nbi0_nbitm_ShaperRateAdjust67 0x081d190c
#define XPB_nbi0_nbitm_ShaperRateAdjust68 0x081d1910
#define XPB_nbi0_nbitm_ShaperRateAdjust69 0x081d1914
#define XPB_nbi0_nbitm_ShaperRateAdjust70 0x081d1918
#define XPB_nbi0_nbitm_ShaperRateAdjust71 0x081d191c
#define XPB_nbi0_nbitm_ShaperRateAdjust72 0x081d1920
#define XPB_nbi0_nbitm_ShaperRateAdjust73 0x081d1924
#define XPB_nbi0_nbitm_ShaperRateAdjust74 0x081d1928
#define XPB_nbi0_nbitm_ShaperRateAdjust75 0x081d192c
#define XPB_nbi0_nbitm_ShaperRateAdjust76 0x081d1930
#define XPB_nbi0_nbitm_ShaperRateAdjust77 0x081d1934
#define XPB_nbi0_nbitm_ShaperRateAdjust78 0x081d1938
#define XPB_nbi0_nbitm_ShaperRateAdjust79 0x081d193c
#define XPB_nbi0_nbitm_ShaperRateAdjust80 0x081d1940
#define XPB_nbi0_nbitm_ShaperRateAdjust81 0x081d1944
#define XPB_nbi0_nbitm_ShaperRateAdjust82 0x081d1948
#define XPB_nbi0_nbitm_ShaperRateAdjust83 0x081d194c
#define XPB_nbi0_nbitm_ShaperRateAdjust84 0x081d1950
#define XPB_nbi0_nbitm_ShaperRateAdjust85 0x081d1954
#define XPB_nbi0_nbitm_ShaperRateAdjust86 0x081d1958
#define XPB_nbi0_nbitm_ShaperRateAdjust87 0x081d195c
#define XPB_nbi0_nbitm_ShaperRateAdjust88 0x081d1960
#define XPB_nbi0_nbitm_ShaperRateAdjust89 0x081d1964
#define XPB_nbi0_nbitm_ShaperRateAdjust90 0x081d1968
#define XPB_nbi0_nbitm_ShaperRateAdjust91 0x081d196c
#define XPB_nbi0_nbitm_ShaperRateAdjust92 0x081d1970
#define XPB_nbi0_nbitm_ShaperRateAdjust93 0x081d1974
#define XPB_nbi0_nbitm_ShaperRateAdjust94 0x081d1978
#define XPB_nbi0_nbitm_ShaperRateAdjust95 0x081d197c
#define XPB_nbi0_nbitm_ShaperRateAdjust96 0x081d1980
#define XPB_nbi0_nbitm_ShaperRateAdjust97 0x081d1984
#define XPB_nbi0_nbitm_ShaperRateAdjust98 0x081d1988
#define XPB_nbi0_nbitm_ShaperRateAdjust99 0x081d198c
#define XPB_nbi0_nbitm_ShaperRateAdjust100 0x081d1990
#define XPB_nbi0_nbitm_ShaperRateAdjust101 0x081d1994
#define XPB_nbi0_nbitm_ShaperRateAdjust102 0x081d1998
#define XPB_nbi0_nbitm_ShaperRateAdjust103 0x081d199c
#define XPB_nbi0_nbitm_ShaperRateAdjust104 0x081d19a0
#define XPB_nbi0_nbitm_ShaperRateAdjust105 0x081d19a4
#define XPB_nbi0_nbitm_ShaperRateAdjust106 0x081d19a8
#define XPB_nbi0_nbitm_ShaperRateAdjust107 0x081d19ac
#define XPB_nbi0_nbitm_ShaperRateAdjust108 0x081d19b0
#define XPB_nbi0_nbitm_ShaperRateAdjust109 0x081d19b4
#define XPB_nbi0_nbitm_ShaperRateAdjust110 0x081d19b8
#define XPB_nbi0_nbitm_ShaperRateAdjust111 0x081d19bc
#define XPB_nbi0_nbitm_ShaperRateAdjust112 0x081d19c0
#define XPB_nbi0_nbitm_ShaperRateAdjust113 0x081d19c4
#define XPB_nbi0_nbitm_ShaperRateAdjust114 0x081d19c8
#define XPB_nbi0_nbitm_ShaperRateAdjust115 0x081d19cc
#define XPB_nbi0_nbitm_ShaperRateAdjust116 0x081d19d0
#define XPB_nbi0_nbitm_ShaperRateAdjust117 0x081d19d4
#define XPB_nbi0_nbitm_ShaperRateAdjust118 0x081d19d8
#define XPB_nbi0_nbitm_ShaperRateAdjust119 0x081d19dc
#define XPB_nbi0_nbitm_ShaperRateAdjust120 0x081d19e0
#define XPB_nbi0_nbitm_ShaperRateAdjust121 0x081d19e4
#define XPB_nbi0_nbitm_ShaperRateAdjust122 0x081d19e8
#define XPB_nbi0_nbitm_ShaperRateAdjust123 0x081d19ec
#define XPB_nbi0_nbitm_ShaperRateAdjust124 0x081d19f0
#define XPB_nbi0_nbitm_ShaperRateAdjust125 0x081d19f4
#define XPB_nbi0_nbitm_ShaperRateAdjust126 0x081d19f8
#define XPB_nbi0_nbitm_ShaperRateAdjust127 0x081d19fc
#define XPB_nbi0_nbitm_ShaperRateAdjust128 0x081d1a00
#define XPB_nbi0_nbitm_ShaperRateAdjust129 0x081d1a04
#define XPB_nbi0_nbitm_ShaperRateAdjust130 0x081d1a08
#define XPB_nbi0_nbitm_ShaperRateAdjust131 0x081d1a0c
#define XPB_nbi0_nbitm_ShaperRateAdjust132 0x081d1a10
#define XPB_nbi0_nbitm_ShaperRateAdjust133 0x081d1a14
#define XPB_nbi0_nbitm_ShaperRateAdjust134 0x081d1a18
#define XPB_nbi0_nbitm_ShaperRateAdjust135 0x081d1a1c
#define XPB_nbi0_nbitm_ShaperRateAdjust136 0x081d1a20
#define XPB_nbi0_nbitm_ShaperRateAdjust137 0x081d1a24
#define XPB_nbi0_nbitm_ShaperRateAdjust138 0x081d1a28
#define XPB_nbi0_nbitm_ShaperRateAdjust139 0x081d1a2c
#define XPB_nbi0_nbitm_ShaperRateAdjust140 0x081d1a30
#define XPB_nbi0_nbitm_ShaperRateAdjust141 0x081d1a34
#define XPB_nbi0_nbitm_ShaperRateAdjust142 0x081d1a38
#define XPB_nbi0_nbitm_ShaperRateAdjust143 0x081d1a3c
#define XPB_nbi0_nbitm_ShaperRateAdjust144 0x081d1a40
#define XPB_nbi0_nbi_packet_preclassifier_PicoengineConfig 0x08280000
#define XPB_nbi0_nbi_packet_preclassifier_PicoengineSetup 0x08280004
#define XPB_nbi0_nbi_packet_preclassifier_PicoengineRunControl 0x08280008
#define XPB_nbi0_nbi_packet_preclassifier_TableExtend 0x0828000c
#define XPB_nbi0_nbi_packet_preclassifier_ThrottleConfig 0x08280010
#define XPB_nbi0_nbi_packet_preclassifier_ThrottleAction 0x08280014
#define XPB_nbi0_nbi_packet_preclassifier_PAConfig 0x08280018
#define XPB_nbi0_nbi_packet_preclassifier_TunnelOverride0 0x08280020
#define XPB_nbi0_nbi_packet_preclassifier_TunnelOverride1 0x08280024
#define XPB_nbi0_nbi_packet_preclassifier_TunnelOverride2 0x08280028
#define XPB_nbi0_nbi_packet_preclassifier_ActiveSet0Low 0x08280080
#define XPB_nbi0_nbi_packet_preclassifier_ActiveSet0High 0x08280084
#define XPB_nbi0_nbi_packet_preclassifier_ActiveSet1Low 0x08280088
#define XPB_nbi0_nbi_packet_preclassifier_ActiveSet1High 0x0828008c
#define XPB_nbi0_nbi_packet_preclassifier_ClassifiedSmall 0x082800c0
#define XPB_nbi0_nbi_packet_preclassifier_ClassifiedLarge 0x082800c4
#define XPB_nbi0_nbi_packet_preclassifier_Tunnel 0x082800c8
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable0Set0 0x08280180
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable1Set0 0x08280184
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable2Set0 0x08280188
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable3Set0 0x0828018c
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable4Set0 0x08280190
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable5Set0 0x08280194
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable6Set0 0x08280198
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable7Set0 0x0828019c
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable0Set1 0x082801a0
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable1Set1 0x082801a4
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable2Set1 0x082801a8
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable3Set1 0x082801ac
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable4Set1 0x082801b0
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable5Set1 0x082801b4
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable6Set1 0x082801b8
#define XPB_nbi0_nbi_packet_preclassifier_MulticycleTable7Set1 0x082801bc
#define XPB_nbi0_nbi_packet_preclassifier_BufferStatus 0x08290000
#define XPB_nbi0_nbi_packet_preclassifier_Config 0x08290004
#define XPB_nbi0_nbi_packet_preclassifier_TcamTagControl0 0x08290008
#define XPB_nbi0_nbi_packet_preclassifier_TcamTagControl1 0x0829000c
#define XPB_nbi0_nbi_packet_preclassifier_TcamTag0 0x08290010
#define XPB_nbi0_nbi_packet_preclassifier_TcamTag1 0x08290014
#define XPB_nbi0_nbi_packet_preclassifier_Sequence 0x08290018
#define XPB_nbi0_nbi_packet_preclassifier_TableSet 0x0829001c
#define XPB_nbi0_nbi_packet_preclassifier_Override 0x08290020
#define XPB_nbi0_nbi_packet_preclassifier_OverridePort 0x08290024
#define XPB_nbi0_nbi_packet_preclassifier_OverrideFlags 0x08290028
#define XPB_nbi0_nbi_packet_preclassifier_OverrideOffsets 0x0829002c
#define XPB_nbi0_nbi_packet_preclassifier_CreditConfig 0x08290030
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchLow0 0x08290200
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchHigh0 0x08290204
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskLow0 0x08290208
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskHigh0 0x0829020c
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchLow1 0x08290210
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchHigh1 0x08290214
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskLow1 0x08290218
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskHigh1 0x0829021c
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchLow2 0x08290220
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchHigh2 0x08290224
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskLow2 0x08290228
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskHigh2 0x0829022c
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchLow3 0x08290230
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchHigh3 0x08290234
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskLow3 0x08290238
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskHigh3 0x0829023c
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchLow4 0x08290240
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchHigh4 0x08290244
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskLow4 0x08290248
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskHigh4 0x0829024c
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchLow5 0x08290250
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchHigh5 0x08290254
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskLow5 0x08290258
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskHigh5 0x0829025c
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchLow6 0x08290260
#define XPB_nbi0_nbi_packet_preclassifier_TcamMatchHigh6 0x08290264
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskLow6 0x08290268
#define XPB_nbi0_nbi_packet_preclassifier_TcamMaskHigh6 0x0829026c
#define XPB_nbi0_nbi_packet_preclassifier_TcamMapping0 0x08290300
#define XPB_nbi0_nbi_packet_preclassifier_TcamMapping1 0x08290304
#define XPB_nbi0_nbi_packet_preclassifier_TcamMapping2 0x08290308
#define XPB_nbi0_nbi_packet_preclassifier_TcamMapping3 0x0829030c
#define XPB_nbi0_nbi_packet_preclassifier_TcamMapping4 0x08290310
#define XPB_nbi0_nbi_packet_preclassifier_TcamMapping5 0x08290314
#define XPB_nbi0_nbi_packet_preclassifier_TcamMapping6 0x08290318
#define XPB_nbi0_nbi_packet_preclassifier_TcamMapping7 0x0829031c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg0 0x08290400
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg1 0x08290404
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg2 0x08290408
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg3 0x0829040c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg4 0x08290410
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg5 0x08290414
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg6 0x08290418
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg7 0x0829041c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg8 0x08290420
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg9 0x08290424
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg10 0x08290428
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg11 0x0829042c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg12 0x08290430
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg13 0x08290434
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg14 0x08290438
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg15 0x0829043c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg16 0x08290440
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg17 0x08290444
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg18 0x08290448
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg19 0x0829044c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg20 0x08290450
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg21 0x08290454
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg22 0x08290458
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg23 0x0829045c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg24 0x08290460
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg25 0x08290464
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg26 0x08290468
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg27 0x0829046c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg28 0x08290470
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg29 0x08290474
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg30 0x08290478
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg31 0x0829047c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg32 0x08290480
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg33 0x08290484
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg34 0x08290488
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg35 0x0829048c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg36 0x08290490
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg37 0x08290494
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg38 0x08290498
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg39 0x0829049c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg40 0x082904a0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg41 0x082904a4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg42 0x082904a8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg43 0x082904ac
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg44 0x082904b0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg45 0x082904b4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg46 0x082904b8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg47 0x082904bc
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg48 0x082904c0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg49 0x082904c4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg50 0x082904c8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg51 0x082904cc
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg52 0x082904d0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg53 0x082904d4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg54 0x082904d8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg55 0x082904dc
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg56 0x082904e0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg57 0x082904e4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg58 0x082904e8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg59 0x082904ec
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg60 0x082904f0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg61 0x082904f4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg62 0x082904f8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg63 0x082904fc
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg64 0x08290500
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg65 0x08290504
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg66 0x08290508
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg67 0x0829050c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg68 0x08290510
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg69 0x08290514
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg70 0x08290518
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg71 0x0829051c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg72 0x08290520
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg73 0x08290524
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg74 0x08290528
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg75 0x0829052c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg76 0x08290530
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg77 0x08290534
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg78 0x08290538
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg79 0x0829053c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg80 0x08290540
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg81 0x08290544
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg82 0x08290548
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg83 0x0829054c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg84 0x08290550
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg85 0x08290554
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg86 0x08290558
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg87 0x0829055c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg88 0x08290560
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg89 0x08290564
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg90 0x08290568
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg91 0x0829056c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg92 0x08290570
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg93 0x08290574
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg94 0x08290578
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg95 0x0829057c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg96 0x08290580
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg97 0x08290584
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg98 0x08290588
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg99 0x0829058c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg100 0x08290590
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg101 0x08290594
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg102 0x08290598
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg103 0x0829059c
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg104 0x082905a0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg105 0x082905a4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg106 0x082905a8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg107 0x082905ac
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg108 0x082905b0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg109 0x082905b4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg110 0x082905b8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg111 0x082905bc
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg112 0x082905c0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg113 0x082905c4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg114 0x082905c8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg115 0x082905cc
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg116 0x082905d0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg117 0x082905d4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg118 0x082905d8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg119 0x082905dc
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg120 0x082905e0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg121 0x082905e4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg122 0x082905e8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg123 0x082905ec
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg124 0x082905f0
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg125 0x082905f4
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg126 0x082905f8
#define XPB_nbi0_nbi_packet_preclassifier_PortCfg127 0x082905fc
#define XPB_nbi0_nbi_packet_preclassifier_policer_Accumulator0 0x082a0000
#define XPB_nbi0_nbi_packet_preclassifier_policer_Accumulator1 0x082a0004
#define XPB_nbi0_nbi_packet_preclassifier_policer_Accumulator2 0x082a0008
#define XPB_nbi0_nbi_packet_preclassifier_policer_Accumulator3 0x082a000c
#define XPB_nbi0_nbi_packet_preclassifier_policer_Accumulator4 0x082a0010
#define XPB_nbi0_nbi_packet_preclassifier_policer_Accumulator5 0x082a0014
#define XPB_nbi0_nbi_packet_preclassifier_policer_Accumulator6 0x082a0018
#define XPB_nbi0_nbi_packet_preclassifier_policer_Accumulator7 0x082a001c
#define XPB_nbi0_nbi_packet_preclassifier_policer_CreditRate0 0x082a0020
#define XPB_nbi0_nbi_packet_preclassifier_policer_CreditRate1 0x082a0024
#define XPB_nbi0_nbi_packet_preclassifier_policer_CreditRate2 0x082a0028
#define XPB_nbi0_nbi_packet_preclassifier_policer_CreditRate3 0x082a002c
#define XPB_nbi0_nbi_packet_preclassifier_policer_CreditRate4 0x082a0030
#define XPB_nbi0_nbi_packet_preclassifier_policer_CreditRate5 0x082a0034
#define XPB_nbi0_nbi_packet_preclassifier_policer_CreditRate6 0x082a0038
#define XPB_nbi0_nbi_packet_preclassifier_policer_CreditRate7 0x082a003c
#define XPB_nbi0_nbi_packet_preclassifier_policer_Comparator0 0x082a0040
#define XPB_nbi0_nbi_packet_preclassifier_policer_Comparator1 0x082a0044
#define XPB_nbi0_nbi_packet_preclassifier_policer_Comparator2 0x082a0048
#define XPB_nbi0_nbi_packet_preclassifier_policer_Comparator3 0x082a004c
#define XPB_nbi0_nbi_packet_preclassifier_policer_Comparator4 0x082a0050
#define XPB_nbi0_nbi_packet_preclassifier_policer_Comparator5 0x082a0054
#define XPB_nbi0_nbi_packet_preclassifier_policer_Comparator6 0x082a0058
#define XPB_nbi0_nbi_packet_preclassifier_policer_Comparator7 0x082a005c
#define XPB_nbi0_nbi_packet_preclassifier_policer_Config 0x082a0060
#define XPB_nbi0_nbi_packet_preclassifier_policer_Sequence0 0x082a0080
#define XPB_nbi0_nbi_packet_preclassifier_policer_Sequence1 0x082a0084
#define XPB_nbi0_nbi_packet_preclassifier_policer_Sequence2 0x082a0088
#define XPB_nbi0_nbi_packet_preclassifier_policer_Sequence3 0x082a008c
#define XPB_nbi0_nbi_packet_preclassifier_policer_Sequence4 0x082a0090
#define XPB_nbi0_nbi_packet_preclassifier_policer_Sequence5 0x082a0094
#define XPB_nbi0_nbi_packet_preclassifier_policer_Sequence6 0x082a0098
#define XPB_nbi0_nbi_packet_preclassifier_policer_Sequence7 0x082a009c
#define XPB_nbi0_packet_modifier_NbiPmCnfg 0x083c0000
#define XPB_nbi0_packet_modifier_NbiPmPktCntHi 0x083c0004
#define XPB_nbi0_packet_modifier_NbiPmPktCntLo 0x083c0008
#define XPB_nbi0_packet_modifier_NbiPmModCntHi 0x083c000c
#define XPB_nbi0_packet_modifier_NbiPmModCntLo 0x083c0010
#define XPB_nbi0_packet_modifier_NbiPmPktErrCntHi 0x083c0014
#define XPB_nbi0_packet_modifier_NbiPmPktErrCntLo 0x083c0018
#define XPB_nbi0_packet_modifier_NbiPmModscrDecodeErrCntHi 0x083c001c
#define XPB_nbi0_packet_modifier_NbiPmModscrDecodeErrCntLo 0x083c0020
#define XPB_nbi0_assertions_NbiPmAssertCfg0 0x083c0024
#define XPB_nbi0_credit_tracker_config_NbiPmCreditThrottleConfig 0x083c0028
#define XPB_nbi0_packet_modifier_NbiPmSwCreditLimit 0x083c002c
#define XPB_nbi0_assertions_NbiPmAssertCfg1 0x083c0030
#define XPB_nbi0_perf_mux_config_NbiPmPerfCtrl 0x083c0034
#define XPB_nbi0_packet_modifier_NbiPmDisableErrors 0x083c0038
#define XPB_nbi0_peripheral_interrupt_manager_Status 0x083e0000
#define XPB_nbi0_peripheral_interrupt_manager_IntStatusLow 0x083e0008
#define XPB_nbi0_peripheral_interrupt_manager_IntStatusMid 0x083e0010
#define XPB_nbi0_peripheral_interrupt_manager_IntStatusHigh 0x083e0018
#define XPB_nbi0_peripheral_interrupt_manager_StatusEventConfig0 0x083e0028
#define XPB_nbi0_peripheral_interrupt_manager_StatusEventConfig1 0x083e002c
#define XPB_nbi0_peripheral_interrupt_manager_EventOut 0x083e0030
#define XPB_nbi0_peripheral_interrupt_manager_CaptureTimerStatus 0x083e0038
#define XPB_nbi0_peripheral_interrupt_manager_CaptureTimerValue 0x083e003c
#define XPB_nbi0_perf_mux_config_PerformanceAnalyzerControl 0x083e0040
#define XPB_nbi0_assertions_AssertionsConfig 0x083e0044
#define XPB_nbi0_credit_tracker_config_CreditThrottleConfig 0x083e0048
#define XPB_nbi0_credit_tracker_config_CreditThrottleAction 0x083e004c
#define XPB_nbi0_dsf_cpp_config_DsfCppConfig 0x083e0050
#define XPB_nbi0_dsf_cpp_config_DsfCppAction 0x083e0054
#define XPB_nbi0_nbi_top_csr_NbiMuXlate 0x083f0000
#define XPB_nbi0_nbi_top_csr_NbiStat 0x083f0004
#define XPB_nbi0_nbi_top_csr_NbiCtrl 0x083f0008
#define XPB_nbi0_nbi_top_csr_NbiXpbMaxTo 0x083f000c
#define XPB_nbi0_nbi_top_csr_NbiMacRd256XpbMaxTo 0x083f0010
#define XPB_nbi0_nbi_top_csr_NbiXpbToStat 0x083f0014
#define XPB_nbi0_nbi_top_csr_NbiMacRd256XpbToStat 0x083f0018
#define XPB_nbi0_nbi_top_csr_NbiDsfCmdHndlSwCL 0x083f001c
#define XPB_nbi0_nbi_top_csr_NbiDsfPullidHndlSwCL 0x083f0020
#define XPB_nbi0_nbi_top_csr_NbiDsfPulldataHndlSwCL 0x083f0024
#define XPB_nbi0_nbi_top_csr_NbiDsfPushDHndlSwCL 0x083f0028
#define XPB_nbi0_nbi_top_csr_NbiMasterDsfCppCmdSwCL 0x083f002c
#define XPB_nbi0_nbi_top_csr_NbiMasterDsfCppPullidSwCL 0x083f0030
#define XPB_nbi0_nbi_top_csr_NbiCppTargetCtrlSwCL 0x083f0034
#define XPB_nbi0_nbi_top_csr_NbiDsfCppTm4PushDSwCL 0x083f0038
#define XPB_nbi0_credit_tracker_config_NbiTopCreditThrottleCfg0 0x083f003c
#define XPB_nbi0_credit_tracker_config_NbiTopCreditThrottleCfg1 0x083f0040
#define XPB_nbi0_credit_tracker_config_NbiTopCreditThrottleCfg2 0x083f0044
#define XPB_nbi0_credit_tracker_config_NbiTopCreditThrottleCfg3 0x083f0048
#define XPB_nbi0_nbi_top_csr_NbiDsfCppHndlAssrtCfg 0x083f004c
#define XPB_nbi0_nbi_top_csr_NbiMiscTopAssrtCfg 0x083f0050
#define XPB_nbi0_perf_mux_config_NbiTopPerfCtrl 0x083f0054
#define XPB_nbi0_nbi_top_csr_NbiSharedTargetCtrlSwCL 0x083f0058
#define XPB_nbi0_nbi_top_csr_NbiDebugCsr 0x083f005c
#define XPB_mci0_mac_csr_MacBlkReset 0x08400000
#define XPB_mci0_mac_csr_MacHyd0BlkReset 0x08400004
#define XPB_mci0_mac_csr_MacHyd1BlkReset 0x08400008
#define XPB_mci0_mac_csr_MacMuxCtrl 0x0840000c
#define XPB_mci0_mac_csr_MacSerDesEn 0x08400010
#define XPB_mci0_mac_csr_MacSysSupCtrl 0x08400014
#define XPB_mci0_mac_csr_MacSysSupStat 0x08400018
#define XPB_mci0_mac_csr_MacTimeStampNsec 0x0840001c
#define XPB_mci0_mac_csr_MacTimeStampSec 0x08400020
#define XPB_mci0_mac_csr_MacTimeStampIncr 0x08400024
#define XPB_mci0_mac_csr_MacTimeStampSetNsec 0x08400028
#define XPB_mci0_mac_csr_MacTimeStampSetSec 0x0840002c
#define XPB_mci0_mac_csr_MacTdm0CycleWord3100 0x08400030
#define XPB_mci0_mac_csr_MacTdm0CycleWord4732 0x08400034
#define XPB_mci0_mac_csr_MacTdm1CycleWord3100 0x08400038
#define XPB_mci0_mac_csr_MacTdm1CycleWord4732 0x0840003c
#define XPB_mci0_mac_csr_MacTdm0Mode0900 0x08400040
#define XPB_mci0_mac_csr_MacTdm0Mode1110CrcEn 0x08400044
#define XPB_mci0_mac_csr_MacTdm1Mode0900 0x08400048
#define XPB_mci0_mac_csr_MacTdm1Mode1110CrcEn 0x0840004c
#define XPB_mci0_mac_csr_MacPort2to0ChanAssign 0x08400050
#define XPB_mci0_mac_csr_MacPort5to3ChanAssign 0x08400054
#define XPB_mci0_mac_csr_MacPort8to6ChanAssign 0x08400058
#define XPB_mci0_mac_csr_MacPort11to9ChanAssign 0x0840005c
#define XPB_mci0_mac_csr_MacPort14to12ChanAssign 0x08400060
#define XPB_mci0_mac_csr_MacPort17to15ChanAssign 0x08400064
#define XPB_mci0_mac_csr_MacPort20to18ChanAssign 0x08400068
#define XPB_mci0_mac_csr_MacPort23to21ChanAssign 0x0840006c
#define XPB_mci0_mac_csr_MacPrePendCtl03to00 0x08400070
#define XPB_mci0_mac_csr_MacPrePendCtl07to04 0x08400074
#define XPB_mci0_mac_csr_MacPrePendCtl11to08 0x08400078
#define XPB_mci0_mac_csr_MacPrePendCtl15to12 0x0840007c
#define XPB_mci0_mac_csr_MacPrePendCtl19to16 0x08400080
#define XPB_mci0_mac_csr_MacPrePendCtl23to20 0x08400084
#define XPB_mci0_mac_csr_MacPrePendDsaCtl15to00 0x08400088
#define XPB_mci0_mac_csr_MacPrePendDsaCtlLkand23to16 0x0840008c
#define XPB_mci0_mac_csr_MacInterlakenCtl1 0x08400090
#define XPB_mci0_mac_csr_MacInterlakenCtl2 0x08400094
#define XPB_mci0_mac_csr_EgBufferCreditPoolCount 0x08400098
#define XPB_mci0_mac_csr_TxMpbCreditInit 0x0840009c
#define XPB_mci0_mac_csr_IgBufferCreditPoolCount 0x084000a0
#define XPB_mci0_mac_csr_RxMpbCreditInit 0x084000a4
#define XPB_mci0_mac_csr_MacTdmRateCreditInit 0x084000a8
#define XPB_mci0_mac_csr_MacInterruptErrStatus0 0x084000ac
#define XPB_mci0_mac_csr_MacInterruptErrStatus1 0x084000b0
#define XPB_mci0_mac_csr_MacInterruptErrEn0 0x084000b4
#define XPB_mci0_mac_csr_MacInterruptErrEn1 0x084000b8
#define XPB_mci0_mac_csr_MacLiveStatus0 0x084000bc
#define XPB_mci0_mac_csr_MacLiveStatus1 0x084000c0
#define XPB_mci0_mac_csr_MacChanRdAddr 0x084000c4
#define XPB_mci0_mac_csr_MacChanBufCount 0x084000c8
#define XPB_mci0_mac_csr_PauseWaterMark0 0x084000cc
#define XPB_mci0_mac_csr_PauseWaterMark1 0x084000d0
#define XPB_mci0_mac_csr_PauseWaterMark2 0x084000d4
#define XPB_mci0_mac_csr_PauseWaterMark3 0x084000d8
#define XPB_mci0_mac_csr_PauseWaterMark4 0x084000dc
#define XPB_mci0_mac_csr_PauseWaterMark5 0x084000e0
#define XPB_mci0_mac_csr_PauseWaterMark6 0x084000e4
#define XPB_mci0_mac_csr_PauseWaterMark7 0x084000e8
#define XPB_mci0_mac_csr_PauseWaterMark8 0x084000ec
#define XPB_mci0_mac_csr_PauseWaterMark9 0x084000f0
#define XPB_mci0_mac_csr_PauseWaterMark10 0x084000f4
#define XPB_mci0_mac_csr_PauseWaterMark11 0x084000f8
#define XPB_mci0_mac_csr_PauseWaterMark12 0x084000fc
#define XPB_mci0_mac_csr_PauseWaterMark13 0x08400100
#define XPB_mci0_mac_csr_PauseWaterMark14 0x08400104
#define XPB_mci0_mac_csr_PauseWaterMark15 0x08400108
#define XPB_mci0_mac_csr_PauseWaterMark16 0x0840010c
#define XPB_mci0_mac_csr_PauseWaterMark17 0x08400110
#define XPB_mci0_mac_csr_PauseWaterMark18 0x08400114
#define XPB_mci0_mac_csr_PauseWaterMark19 0x08400118
#define XPB_mci0_mac_csr_PauseWaterMark20 0x0840011c
#define XPB_mci0_mac_csr_PauseWaterMark21 0x08400120
#define XPB_mci0_mac_csr_PauseWaterMark22 0x08400124
#define XPB_mci0_mac_csr_PauseWaterMark23 0x08400128
#define XPB_mci0_mac_csr_PauseWaterMark24 0x0840012c
#define XPB_mci0_mac_csr_PauseWaterMark25 0x08400130
#define XPB_mci0_mac_csr_PauseWaterMark26 0x08400134
#define XPB_mci0_mac_csr_PauseWaterMark27 0x08400138
#define XPB_mci0_mac_csr_PauseWaterMark28 0x0840013c
#define XPB_mci0_mac_csr_PauseWaterMark29 0x08400140
#define XPB_mci0_mac_csr_PauseWaterMark30 0x08400144
#define XPB_mci0_mac_csr_PauseWaterMark31 0x08400148
#define XPB_mci0_mac_csr_PauseWaterMark32 0x0840014c
#define XPB_mci0_mac_csr_PauseWaterMark33 0x08400150
#define XPB_mci0_mac_csr_PauseWaterMark34 0x08400154
#define XPB_mci0_mac_csr_PauseWaterMark35 0x08400158
#define XPB_mci0_mac_csr_PauseWaterMark36 0x0840015c
#define XPB_mci0_mac_csr_PauseWaterMark37 0x08400160
#define XPB_mci0_mac_csr_PauseWaterMark38 0x08400164
#define XPB_mci0_mac_csr_PauseWaterMark39 0x08400168
#define XPB_mci0_mac_csr_PauseWaterMark40 0x0840016c
#define XPB_mci0_mac_csr_PauseWaterMark41 0x08400170
#define XPB_mci0_mac_csr_PauseWaterMark42 0x08400174
#define XPB_mci0_mac_csr_PauseWaterMark43 0x08400178
#define XPB_mci0_mac_csr_PauseWaterMark44 0x0840017c
#define XPB_mci0_mac_csr_PauseWaterMark45 0x08400180
#define XPB_mci0_mac_csr_PauseWaterMark46 0x08400184
#define XPB_mci0_mac_csr_PauseWaterMark47 0x08400188
#define XPB_mci0_mac_csr_PauseWaterMark48 0x0840018c
#define XPB_mci0_mac_csr_PauseWaterMark49 0x08400190
#define XPB_mci0_mac_csr_PauseWaterMark50 0x08400194
#define XPB_mci0_mac_csr_PauseWaterMark51 0x08400198
#define XPB_mci0_mac_csr_PauseWaterMark52 0x0840019c
#define XPB_mci0_mac_csr_PauseWaterMark53 0x084001a0
#define XPB_mci0_mac_csr_PauseWaterMark54 0x084001a4
#define XPB_mci0_mac_csr_PauseWaterMark55 0x084001a8
#define XPB_mci0_mac_csr_PauseWaterMark56 0x084001ac
#define XPB_mci0_mac_csr_PauseWaterMark57 0x084001b0
#define XPB_mci0_mac_csr_PauseWaterMark58 0x084001b4
#define XPB_mci0_mac_csr_PauseWaterMark59 0x084001b8
#define XPB_mci0_mac_csr_PauseWaterMark60 0x084001bc
#define XPB_mci0_mac_csr_PauseWaterMark61 0x084001c0
#define XPB_mci0_mac_csr_PauseWaterMark62 0x084001c4
#define XPB_mci0_mac_csr_PauseWaterMark63 0x084001c8
#define XPB_mci0_mac_csr_MacEgPrePendDsaCtl15to00 0x084001cc
#define XPB_mci0_mac_csr_MacEgPrePendDsaCtlLkand23to16 0x084001d0
#define XPB_mci0_mac_csr_IgChanUsedBufferCreditsRw 0x084001d4
#define XPB_mci0_mac_csr_IgChanUsedBufferCreditsRdData 0x084001d8
#define XPB_mci0_mac_csr_IgPortPrependEn0 0x084001dc
#define XPB_mci0_mac_csr_IgPortPrependEn1 0x084001e0
#define XPB_mci0_mac_csr_EgVlanMatchReg0 0x084001e8
#define XPB_mci0_mac_csr_EgVlanMatchReg1 0x084001ec
#define XPB_mci0_mac_csr_IgVlanMatchReg0 0x084001f0
#define XPB_mci0_mac_csr_IgVlanMatchReg1 0x084001f4
#define XPB_mci0_mac_csr_EgCmdPrependEn0Lo 0x08400200
#define XPB_mci0_mac_csr_EgCmdPrependEn0Hi 0x08400204
#define XPB_mci0_mac_csr_EgCmdPrependEn1Lo 0x08400208
#define XPB_mci0_mac_csr_EgCmdPrependEn1Hi 0x0840020c
#define XPB_mci0_mac_csr_MacEgPort2to0ChanAssign 0x08400240
#define XPB_mci0_mac_csr_MacEgPort5to3ChanAssign 0x08400244
#define XPB_mci0_mac_csr_MacEgPort8to6ChanAssign 0x08400248
#define XPB_mci0_mac_csr_MacEgPort11to9ChanAssign 0x0840024c
#define XPB_mci0_mac_csr_MacEgPort14to12ChanAssign 0x08400250
#define XPB_mci0_mac_csr_MacEgPort17to15ChanAssign 0x08400254
#define XPB_mci0_mac_csr_MacEgPort20to18ChanAssign 0x08400258
#define XPB_mci0_mac_csr_MacEgPort23to21ChanAssign 0x0840025c
#define XPB_mci0_mac_csr_MacEgIlkChanAssign 0x08400260
#define XPB_mci0_mac_csr_MacEgPortRR 0x08400264
#define XPB_mci0_mac_csr_MacOobFcTmCntl 0x08400268
#define XPB_mci0_mac_csr_MacOobFcTmReMap 0x0840026c
#define XPB_mci0_mac_csr_MacPcpReMap0 0x08400680
#define XPB_mci0_mac_csr_MacPcpReMap1 0x08400684
#define XPB_mci0_mac_csr_MacPcpReMap2 0x08400688
#define XPB_mci0_mac_csr_MacPcpReMap3 0x0840068c
#define XPB_mci0_mac_csr_MacPcpReMap4 0x08400690
#define XPB_mci0_mac_csr_MacPcpReMap5 0x08400694
#define XPB_mci0_mac_csr_MacPcpReMap6 0x08400698
#define XPB_mci0_mac_csr_MacPcpReMap7 0x0840069c
#define XPB_mci0_mac_csr_MacPcpReMap8 0x084006a0
#define XPB_mci0_mac_csr_MacPcpReMap9 0x084006a4
#define XPB_mci0_mac_csr_MacPcpReMap10 0x084006a8
#define XPB_mci0_mac_csr_MacPcpReMap11 0x084006ac
#define XPB_mci0_mac_csr_MacPcpReMap12 0x084006b0
#define XPB_mci0_mac_csr_MacPcpReMap13 0x084006b4
#define XPB_mci0_mac_csr_MacPcpReMap14 0x084006b8
#define XPB_mci0_mac_csr_MacPcpReMap15 0x084006bc
#define XPB_mci0_mac_csr_MacPcpReMap16 0x084006c0
#define XPB_mci0_mac_csr_MacPcpReMap17 0x084006c4
#define XPB_mci0_mac_csr_MacPcpReMap18 0x084006c8
#define XPB_mci0_mac_csr_MacPcpReMap19 0x084006cc
#define XPB_mci0_mac_csr_MacPcpReMap20 0x084006d0
#define XPB_mci0_mac_csr_MacPcpReMap21 0x084006d4
#define XPB_mci0_mac_csr_MacPcpReMap22 0x084006d8
#define XPB_mci0_mac_csr_MacPcpReMap23 0x084006dc
#define XPB_mci0_mac_csr_MacPortHwm0 0x08400700
#define XPB_mci0_mac_csr_MacPortHwm1 0x08400704
#define XPB_mci0_mac_csr_MacPortHwm2 0x08400708
#define XPB_mci0_mac_csr_MacPortHwm3 0x0840070c
#define XPB_mci0_mac_csr_MacPortHwm4 0x08400710
#define XPB_mci0_mac_csr_MacPortHwm5 0x08400714
#define XPB_mci0_mac_csr_MacPortHwm6 0x08400718
#define XPB_mci0_mac_csr_MacPortHwm7 0x0840071c
#define XPB_mci0_mac_csr_MacPortHwm8 0x08400720
#define XPB_mci0_mac_csr_MacPortHwm9 0x08400724
#define XPB_mci0_mac_csr_MacPortHwm10 0x08400728
#define XPB_mci0_mac_csr_MacPortHwm11 0x0840072c
#define XPB_mci0_mac_csr_MacPortHwmLk1Lk0 0x08400730
#define XPB_mci0_mac_csr_EgLnkLstRdData 0x084007b0
#define XPB_mci0_mac_csr_IgLnkLstRdData 0x084007b4
#define XPB_mci0_mac_csr_EgLnkLstRdWr 0x084007b8
#define XPB_mci0_mac_csr_IgLnkLstRdWr 0x084007bc
#define XPB_mci0_mac_csr_SerDes4RdWr03To00 0x084007c0
#define XPB_mci0_mac_csr_SerDes4RdWr07To04 0x084007c4
#define XPB_mci0_mac_csr_SerDes4RdWr11To08 0x084007c8
#define XPB_mci0_mac_csr_SerDes4RdWr15To12 0x084007cc
#define XPB_mci0_mac_csr_SerDes4RdWr19To16 0x084007d0
#define XPB_mci0_mac_csr_SerDes4RdWr23To20 0x084007d4
#define XPB_mci0_mac_csr_IgDqTdmMemoryRW 0x084007d8
#define XPB_mci0_mac_csr_SerDes4RdData03To00 0x084007e0
#define XPB_mci0_mac_csr_SerDes4RdData07To04 0x084007e4
#define XPB_mci0_mac_csr_SerDes4RdData11To08 0x084007e8
#define XPB_mci0_mac_csr_SerDes4RdData15To12 0x084007ec
#define XPB_mci0_mac_csr_SerDes4RdData19To16 0x084007f0
#define XPB_mci0_mac_csr_SerDes4RdData23To20 0x084007f4
#define XPB_mci0_mac_csr_IgDqTdmMemoryRdData 0x084007f8
#define XPB_mci0_mac_csr_SerDesPdRx 0x08400800
#define XPB_mci0_mac_csr_SerDesPdTx 0x08400804
#define XPB_mci0_mac_csr_SerDesPdSy 0x08400808
#define XPB_mci0_mac_csr_SerDesCkMuxSel 0x0840080c
#define XPB_mci0_mac_csr_SerDesSigDetect 0x08400810
#define XPB_mci0_mac_csr_SerDesSigDetectOvr 0x08400814
#define XPB_mci0_mac_csr_SerDesEthRxActDetect 0x08400818
#define XPB_mci0_mac_csr_SerDesEthTxActDetect 0x0840081c
#define XPB_mci0_mac_csr_SerDesLinkUp 0x08400820
#define XPB_mci0_mac_csr_ParityErrInject 0x08400824
#define XPB_mci0_mac_csr_IgParityErrStatus 0x08400840
#define XPB_mci0_mac_csr_EgParityErrStatus 0x08400844
#define XPB_mci0_peripheral_interrupt_manager_Status 0x08410000
#define XPB_mci0_peripheral_interrupt_manager_IntStatusLow 0x08410008
#define XPB_mci0_peripheral_interrupt_manager_IntStatusMid 0x08410010
#define XPB_mci0_peripheral_interrupt_manager_IntStatusHigh 0x08410018
#define XPB_mci0_peripheral_interrupt_manager_StatusEventConfig0 0x08410028
#define XPB_mci0_peripheral_interrupt_manager_StatusEventConfig1 0x0841002c
#define XPB_mci0_peripheral_interrupt_manager_EventOut 0x08410030
#define XPB_mci0_peripheral_interrupt_manager_CaptureTimerStatus 0x08410038
#define XPB_mci0_peripheral_interrupt_manager_CaptureTimerValue 0x0841003c
#define XPB_mci0_perf_mux_config_PerformanceAnalyzerControl 0x08410040
#define XPB_mci0_assertions_AssertionsConfig 0x08410044
#define XPB_mci0_credit_tracker_config_CreditThrottleConfig 0x08410048
#define XPB_mci0_credit_tracker_config_CreditThrottleAction 0x0841004c
#define XPB_mci0_dsf_cpp_config_DsfCppConfig 0x08410050
#define XPB_mci0_dsf_cpp_config_DsfCppAction 0x08410054
#define XPB_nbi1_nbi_dma_csr_NbiDmaCfg 0x09100000
#define XPB_nbi1_nbi_dma_csr_NbiDmaSpare 0x09100004
#define XPB_nbi1_nbi_dma_csr_NbiDmaBlqEvent 0x0910000c
#define XPB_nbi1_nbi_dma_csr_NbiDmaRate 0x09100010
#define XPB_nbi1_nbi_dma_csr_NbiDmaCredit 0x09100014
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpeChainEnd 0x09100018
#define XPB_nbi1_nbi_dma_csr_NbiDmaBP0Cfg 0x09100020
#define XPB_nbi1_nbi_dma_csr_NbiDmaBP1Cfg 0x09100024
#define XPB_nbi1_nbi_dma_csr_NbiDmaBP2Cfg 0x09100028
#define XPB_nbi1_nbi_dma_csr_NbiDmaBP3Cfg 0x0910002c
#define XPB_nbi1_nbi_dma_csr_NbiDmaBP4Cfg 0x09100030
#define XPB_nbi1_nbi_dma_csr_NbiDmaBP5Cfg 0x09100034
#define XPB_nbi1_nbi_dma_csr_NbiDmaBP6Cfg 0x09100038
#define XPB_nbi1_nbi_dma_csr_NbiDmaBP7Cfg 0x0910003c
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe0Cfg 0x09100040
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe1Cfg 0x09100044
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe2Cfg 0x09100048
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe3Cfg 0x0910004c
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe4Cfg 0x09100050
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe5Cfg 0x09100054
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe6Cfg 0x09100058
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe7Cfg 0x0910005c
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe8Cfg 0x09100060
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe9Cfg 0x09100064
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe10Cfg 0x09100068
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe11Cfg 0x0910006c
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe12Cfg 0x09100070
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe13Cfg 0x09100074
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe14Cfg 0x09100078
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe15Cfg 0x0910007c
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe16Cfg 0x09100080
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe17Cfg 0x09100084
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe18Cfg 0x09100088
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe19Cfg 0x0910008c
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe20Cfg 0x09100090
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe21Cfg 0x09100094
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe22Cfg 0x09100098
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe23Cfg 0x0910009c
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe24Cfg 0x091000a0
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe25Cfg 0x091000a4
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe26Cfg 0x091000a8
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe27Cfg 0x091000ac
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe28Cfg 0x091000b0
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe29Cfg 0x091000b4
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe30Cfg 0x091000b8
#define XPB_nbi1_nbi_dma_csr_NbiDmaBpe31Cfg 0x091000bc
#define XPB_nbi1_nbi_dma_csr_NbiDmaPktCntLo 0x091000c0
#define XPB_nbi1_nbi_dma_csr_NbiDmaPktCntHi 0x091000c4
#define XPB_nbi1_nbi_dma_csr_NbiDmaByteCntLo 0x091000c8
#define XPB_nbi1_nbi_dma_csr_NbiDmaByteCntHi 0x091000cc
#define XPB_nbi1_nbi_dma_csr_NbiDmaDropPktCntLo 0x091000d0
#define XPB_nbi1_nbi_dma_csr_NbiDmaDropPktCntHi 0x091000d4
#define XPB_nbi1_nbi_dma_csr_NbiDmaDropByteCntLo 0x091000d8
#define XPB_nbi1_nbi_dma_csr_NbiDmaDropByteCntHi 0x091000dc
#define XPB_nbi1_nbi_dma_csr_NbiDmaBuffAllocCreditLimit0 0x091000e0
#define XPB_nbi1_nbi_dma_csr_NbiDmaBuffAllocCreditLimit1 0x091000e4
#define XPB_nbi1_nbi_dma_csr_NbiDmaCppMstrCreditLimit 0x091000e8
#define XPB_nbi1_nbi_dma_csr_NbiDmaArbiterCreditLimit0 0x091000ec
#define XPB_nbi1_nbi_dma_csr_NbiDmaArbiterCreditLimit1 0x091000f0
#define XPB_nbi1_nbi_dma_csr_NbiDmaCtrlCreditLimit0 0x091000f4
#define XPB_nbi1_nbi_dma_csr_NbiDmaCtrlCreditLimit1 0x091000f8
#define XPB_nbi1_nbi_dma_csr_NbiDmaPushBusCreditLimit 0x091000fc
#define XPB_nbi1_nbi_dma_csr_NbiDmaRdCtrlCreditLimit0 0x09100100
#define XPB_nbi1_nbi_dma_csr_NbiDmaRdCtrlCreditLimit1 0x09100104
#define XPB_nbi1_nbi_dma_csr_NbiDmaRdCtrlCreditLimit2 0x09100108
#define XPB_nbi1_nbi_dma_csr_NbiDmaMcrArbiterCreditLimit 0x0910010c
#define XPB_nbi1_credit_tracker_config_NbiDmaCreditThrottleCfg0 0x09100110
#define XPB_nbi1_credit_tracker_config_NbiDmaCreditThrottleCfg1 0x09100114
#define XPB_nbi1_credit_tracker_config_NbiDmaCreditThrottleCfg2 0x09100118
#define XPB_nbi1_credit_tracker_config_NbiDmaCreditThrottleCfg3 0x0910011c
#define XPB_nbi1_credit_tracker_config_NbiDmaCreditThrottleCfg4 0x09100120
#define XPB_nbi1_credit_tracker_config_NbiDmaCreditThrottleCfg5 0x09100124
#define XPB_nbi1_credit_tracker_config_NbiDmaCreditThrottleCfg6 0x09100128
#define XPB_nbi1_credit_tracker_config_NbiDmaCreditThrottleCfg7 0x0910012c
#define XPB_nbi1_nbi_dma_csr_NbiDmaAssertionsCfg 0x09100130
#define XPB_nbi1_perf_mux_config_NbiDmaPerfCtrl 0x09100134
#define XPB_nbi1_nbitm_TrafficManagerConfig 0x09140000
#define XPB_nbi1_nbitm_DropRate 0x09140004
#define XPB_nbi1_nbitm_BlqEvent 0x09140008
#define XPB_nbi1_nbitm_SwCreditLimit0 0x0914000c
#define XPB_nbi1_nbitm_SwCreditLimit1 0x09140010
#define XPB_nbi1_nbitm_SwCreditLimit2 0x09140014
#define XPB_nbi1_nbitm_SwCreditLimit3 0x09140018
#define XPB_nbi1_nbitm_SwCreditLimit4 0x0914001c
#define XPB_nbi1_nbitm_SwCreditLimit5 0x09140020
#define XPB_nbi1_nbitm_SwCreditLimit6 0x09140024
#define XPB_nbi1_nbitm_SwCreditLimit7 0x09140028
#define XPB_nbi1_nbitm_SwCreditLimit8 0x0914002c
#define XPB_nbi1_nbitm_SwCreditLimitBlq 0x09140030
#define XPB_nbi1_nbitm_SwCreditLimitMcrCmdCtrl 0x09140034
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig0 0x09140038
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig1 0x0914003c
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig2 0x09140040
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig3 0x09140044
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig4 0x09140048
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig5 0x0914004c
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig6 0x09140050
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig7 0x09140054
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig8 0x09140058
#define XPB_nbi1_nbitm_SwCreditLimit9 0x0914005c
#define XPB_nbi1_nbitm_SwCreditLimit10 0x09140060
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig9 0x09140064
#define XPB_nbi1_nbitm_NbitmAssertCfg0 0x09140068
#define XPB_nbi1_perf_mux_config_nbitm_perf_ctrl0 0x0914006c
#define XPB_nbi1_perf_mux_config_nbitm_perf_ctrl1 0x09140070
#define XPB_nbi1_nbitm_EgressRateLimit 0x09140074
#define XPB_nbi1_nbitm_EgressPullIdPortEnable 0x09140078
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig10 0x0914007c
#define XPB_nbi1_credit_tracker_config_NbitmCreditThrottleConfig11 0x09140080
#define XPB_nbi1_nbitm_NbitmAssertCfg1 0x09140084
#define XPB_nbi1_nbitm_OutOfOrderCount0 0x09140100
#define XPB_nbi1_nbitm_OutOfOrderCount1 0x09140104
#define XPB_nbi1_nbitm_OutOfOrderCount2 0x09140108
#define XPB_nbi1_nbitm_OutOfOrderCount3 0x0914010c
#define XPB_nbi1_nbitm_OutOfOrderCount4 0x09140110
#define XPB_nbi1_nbitm_OutOfOrderCount5 0x09140114
#define XPB_nbi1_nbitm_OutOfOrderCount6 0x09140118
#define XPB_nbi1_nbitm_OutOfOrderCount7 0x0914011c
#define XPB_nbi1_nbitm_OutOfOrderCount8 0x09140120
#define XPB_nbi1_nbitm_OutOfOrderCount9 0x09140124
#define XPB_nbi1_nbitm_OutOfOrderCount10 0x09140128
#define XPB_nbi1_nbitm_OutOfOrderCount11 0x0914012c
#define XPB_nbi1_nbitm_OutOfOrderCount12 0x09140130
#define XPB_nbi1_nbitm_OutOfOrderCount13 0x09140134
#define XPB_nbi1_nbitm_OutOfOrderCount14 0x09140138
#define XPB_nbi1_nbitm_OutOfOrderCount15 0x0914013c
#define XPB_nbi1_nbitm_OutOfOrderCount16 0x09140140
#define XPB_nbi1_nbitm_OutOfOrderCount17 0x09140144
#define XPB_nbi1_nbitm_OutOfOrderCount18 0x09140148
#define XPB_nbi1_nbitm_OutOfOrderCount19 0x0914014c
#define XPB_nbi1_nbitm_OutOfOrderCount20 0x09140150
#define XPB_nbi1_nbitm_OutOfOrderCount21 0x09140154
#define XPB_nbi1_nbitm_OutOfOrderCount22 0x09140158
#define XPB_nbi1_nbitm_OutOfOrderCount23 0x0914015c
#define XPB_nbi1_nbitm_OutOfOrderCount24 0x09140160
#define XPB_nbi1_nbitm_OutOfOrderCount25 0x09140164
#define XPB_nbi1_nbitm_OutOfOrderCount26 0x09140168
#define XPB_nbi1_nbitm_OutOfOrderCount27 0x0914016c
#define XPB_nbi1_nbitm_OutOfOrderCount28 0x09140170
#define XPB_nbi1_nbitm_OutOfOrderCount29 0x09140174
#define XPB_nbi1_nbitm_OutOfOrderCount30 0x09140178
#define XPB_nbi1_nbitm_OutOfOrderCount31 0x0914017c
#define XPB_nbi1_nbitm_OutOfOrderCountClear0 0x09140200
#define XPB_nbi1_nbitm_OutOfOrderCountClear1 0x09140204
#define XPB_nbi1_nbitm_OutOfOrderCountClear2 0x09140208
#define XPB_nbi1_nbitm_OutOfOrderCountClear3 0x0914020c
#define XPB_nbi1_nbitm_OutOfOrderCountClear4 0x09140210
#define XPB_nbi1_nbitm_OutOfOrderCountClear5 0x09140214
#define XPB_nbi1_nbitm_OutOfOrderCountClear6 0x09140218
#define XPB_nbi1_nbitm_OutOfOrderCountClear7 0x0914021c
#define XPB_nbi1_nbitm_OutOfOrderCountClear8 0x09140220
#define XPB_nbi1_nbitm_OutOfOrderCountClear9 0x09140224
#define XPB_nbi1_nbitm_OutOfOrderCountClear10 0x09140228
#define XPB_nbi1_nbitm_OutOfOrderCountClear11 0x0914022c
#define XPB_nbi1_nbitm_OutOfOrderCountClear12 0x09140230
#define XPB_nbi1_nbitm_OutOfOrderCountClear13 0x09140234
#define XPB_nbi1_nbitm_OutOfOrderCountClear14 0x09140238
#define XPB_nbi1_nbitm_OutOfOrderCountClear15 0x0914023c
#define XPB_nbi1_nbitm_OutOfOrderCountClear16 0x09140240
#define XPB_nbi1_nbitm_OutOfOrderCountClear17 0x09140244
#define XPB_nbi1_nbitm_OutOfOrderCountClear18 0x09140248
#define XPB_nbi1_nbitm_OutOfOrderCountClear19 0x0914024c
#define XPB_nbi1_nbitm_OutOfOrderCountClear20 0x09140250
#define XPB_nbi1_nbitm_OutOfOrderCountClear21 0x09140254
#define XPB_nbi1_nbitm_OutOfOrderCountClear22 0x09140258
#define XPB_nbi1_nbitm_OutOfOrderCountClear23 0x0914025c
#define XPB_nbi1_nbitm_OutOfOrderCountClear24 0x09140260
#define XPB_nbi1_nbitm_OutOfOrderCountClear25 0x09140264
#define XPB_nbi1_nbitm_OutOfOrderCountClear26 0x09140268
#define XPB_nbi1_nbitm_OutOfOrderCountClear27 0x0914026c
#define XPB_nbi1_nbitm_OutOfOrderCountClear28 0x09140270
#define XPB_nbi1_nbitm_OutOfOrderCountClear29 0x09140274
#define XPB_nbi1_nbitm_OutOfOrderCountClear30 0x09140278
#define XPB_nbi1_nbitm_OutOfOrderCountClear31 0x0914027c
#define XPB_nbi1_nbitm_MiniPktCreditConfig 0x09140300
#define XPB_nbi1_nbitm_MiniPktFreePoolCredit0 0x09140304
#define XPB_nbi1_nbitm_MiniPktFreePoolCredit1 0x09140308
#define XPB_nbi1_nbitm_MiniPktChannelCredit0 0x09140400
#define XPB_nbi1_nbitm_MiniPktChannelCredit1 0x09140404
#define XPB_nbi1_nbitm_MiniPktChannelCredit2 0x09140408
#define XPB_nbi1_nbitm_MiniPktChannelCredit3 0x0914040c
#define XPB_nbi1_nbitm_MiniPktChannelCredit4 0x09140410
#define XPB_nbi1_nbitm_MiniPktChannelCredit5 0x09140414
#define XPB_nbi1_nbitm_MiniPktChannelCredit6 0x09140418
#define XPB_nbi1_nbitm_MiniPktChannelCredit7 0x0914041c
#define XPB_nbi1_nbitm_MiniPktChannelCredit8 0x09140420
#define XPB_nbi1_nbitm_MiniPktChannelCredit9 0x09140424
#define XPB_nbi1_nbitm_MiniPktChannelCredit10 0x09140428
#define XPB_nbi1_nbitm_MiniPktChannelCredit11 0x0914042c
#define XPB_nbi1_nbitm_MiniPktChannelCredit12 0x09140430
#define XPB_nbi1_nbitm_MiniPktChannelCredit13 0x09140434
#define XPB_nbi1_nbitm_MiniPktChannelCredit14 0x09140438
#define XPB_nbi1_nbitm_MiniPktChannelCredit15 0x0914043c
#define XPB_nbi1_nbitm_MiniPktChannelCredit16 0x09140440
#define XPB_nbi1_nbitm_MiniPktChannelCredit17 0x09140444
#define XPB_nbi1_nbitm_MiniPktChannelCredit18 0x09140448
#define XPB_nbi1_nbitm_MiniPktChannelCredit19 0x0914044c
#define XPB_nbi1_nbitm_MiniPktChannelCredit20 0x09140450
#define XPB_nbi1_nbitm_MiniPktChannelCredit21 0x09140454
#define XPB_nbi1_nbitm_MiniPktChannelCredit22 0x09140458
#define XPB_nbi1_nbitm_MiniPktChannelCredit23 0x0914045c
#define XPB_nbi1_nbitm_MiniPktChannelCredit24 0x09140460
#define XPB_nbi1_nbitm_MiniPktChannelCredit25 0x09140464
#define XPB_nbi1_nbitm_MiniPktChannelCredit26 0x09140468
#define XPB_nbi1_nbitm_MiniPktChannelCredit27 0x0914046c
#define XPB_nbi1_nbitm_MiniPktChannelCredit28 0x09140470
#define XPB_nbi1_nbitm_MiniPktChannelCredit29 0x09140474
#define XPB_nbi1_nbitm_MiniPktChannelCredit30 0x09140478
#define XPB_nbi1_nbitm_MiniPktChannelCredit31 0x0914047c
#define XPB_nbi1_nbitm_MiniPktChannelCredit32 0x09140480
#define XPB_nbi1_nbitm_MiniPktChannelCredit33 0x09140484
#define XPB_nbi1_nbitm_MiniPktChannelCredit34 0x09140488
#define XPB_nbi1_nbitm_MiniPktChannelCredit35 0x0914048c
#define XPB_nbi1_nbitm_MiniPktChannelCredit36 0x09140490
#define XPB_nbi1_nbitm_MiniPktChannelCredit37 0x09140494
#define XPB_nbi1_nbitm_MiniPktChannelCredit38 0x09140498
#define XPB_nbi1_nbitm_MiniPktChannelCredit39 0x0914049c
#define XPB_nbi1_nbitm_MiniPktChannelCredit40 0x091404a0
#define XPB_nbi1_nbitm_MiniPktChannelCredit41 0x091404a4
#define XPB_nbi1_nbitm_MiniPktChannelCredit42 0x091404a8
#define XPB_nbi1_nbitm_MiniPktChannelCredit43 0x091404ac
#define XPB_nbi1_nbitm_MiniPktChannelCredit44 0x091404b0
#define XPB_nbi1_nbitm_MiniPktChannelCredit45 0x091404b4
#define XPB_nbi1_nbitm_MiniPktChannelCredit46 0x091404b8
#define XPB_nbi1_nbitm_MiniPktChannelCredit47 0x091404bc
#define XPB_nbi1_nbitm_MiniPktChannelCredit48 0x091404c0
#define XPB_nbi1_nbitm_MiniPktChannelCredit49 0x091404c4
#define XPB_nbi1_nbitm_MiniPktChannelCredit50 0x091404c8
#define XPB_nbi1_nbitm_MiniPktChannelCredit51 0x091404cc
#define XPB_nbi1_nbitm_MiniPktChannelCredit52 0x091404d0
#define XPB_nbi1_nbitm_MiniPktChannelCredit53 0x091404d4
#define XPB_nbi1_nbitm_MiniPktChannelCredit54 0x091404d8
#define XPB_nbi1_nbitm_MiniPktChannelCredit55 0x091404dc
#define XPB_nbi1_nbitm_MiniPktChannelCredit56 0x091404e0
#define XPB_nbi1_nbitm_MiniPktChannelCredit57 0x091404e4
#define XPB_nbi1_nbitm_MiniPktChannelCredit58 0x091404e8
#define XPB_nbi1_nbitm_MiniPktChannelCredit59 0x091404ec
#define XPB_nbi1_nbitm_MiniPktChannelCredit60 0x091404f0
#define XPB_nbi1_nbitm_MiniPktChannelCredit61 0x091404f4
#define XPB_nbi1_nbitm_MiniPktChannelCredit62 0x091404f8
#define XPB_nbi1_nbitm_MiniPktChannelCredit63 0x091404fc
#define XPB_nbi1_nbitm_MiniPktChannelCredit64 0x09140500
#define XPB_nbi1_nbitm_MiniPktChannelCredit65 0x09140504
#define XPB_nbi1_nbitm_MiniPktChannelCredit66 0x09140508
#define XPB_nbi1_nbitm_MiniPktChannelCredit67 0x0914050c
#define XPB_nbi1_nbitm_MiniPktChannelCredit68 0x09140510
#define XPB_nbi1_nbitm_MiniPktChannelCredit69 0x09140514
#define XPB_nbi1_nbitm_MiniPktChannelCredit70 0x09140518
#define XPB_nbi1_nbitm_MiniPktChannelCredit71 0x0914051c
#define XPB_nbi1_nbitm_MiniPktChannelCredit72 0x09140520
#define XPB_nbi1_nbitm_MiniPktChannelCredit73 0x09140524
#define XPB_nbi1_nbitm_MiniPktChannelCredit74 0x09140528
#define XPB_nbi1_nbitm_MiniPktChannelCredit75 0x0914052c
#define XPB_nbi1_nbitm_MiniPktChannelCredit76 0x09140530
#define XPB_nbi1_nbitm_MiniPktChannelCredit77 0x09140534
#define XPB_nbi1_nbitm_MiniPktChannelCredit78 0x09140538
#define XPB_nbi1_nbitm_MiniPktChannelCredit79 0x0914053c
#define XPB_nbi1_nbitm_MiniPktChannelCredit80 0x09140540
#define XPB_nbi1_nbitm_MiniPktChannelCredit81 0x09140544
#define XPB_nbi1_nbitm_MiniPktChannelCredit82 0x09140548
#define XPB_nbi1_nbitm_MiniPktChannelCredit83 0x0914054c
#define XPB_nbi1_nbitm_MiniPktChannelCredit84 0x09140550
#define XPB_nbi1_nbitm_MiniPktChannelCredit85 0x09140554
#define XPB_nbi1_nbitm_MiniPktChannelCredit86 0x09140558
#define XPB_nbi1_nbitm_MiniPktChannelCredit87 0x0914055c
#define XPB_nbi1_nbitm_MiniPktChannelCredit88 0x09140560
#define XPB_nbi1_nbitm_MiniPktChannelCredit89 0x09140564
#define XPB_nbi1_nbitm_MiniPktChannelCredit90 0x09140568
#define XPB_nbi1_nbitm_MiniPktChannelCredit91 0x0914056c
#define XPB_nbi1_nbitm_MiniPktChannelCredit92 0x09140570
#define XPB_nbi1_nbitm_MiniPktChannelCredit93 0x09140574
#define XPB_nbi1_nbitm_MiniPktChannelCredit94 0x09140578
#define XPB_nbi1_nbitm_MiniPktChannelCredit95 0x0914057c
#define XPB_nbi1_nbitm_MiniPktChannelCredit96 0x09140580
#define XPB_nbi1_nbitm_MiniPktChannelCredit97 0x09140584
#define XPB_nbi1_nbitm_MiniPktChannelCredit98 0x09140588
#define XPB_nbi1_nbitm_MiniPktChannelCredit99 0x0914058c
#define XPB_nbi1_nbitm_MiniPktChannelCredit100 0x09140590
#define XPB_nbi1_nbitm_MiniPktChannelCredit101 0x09140594
#define XPB_nbi1_nbitm_MiniPktChannelCredit102 0x09140598
#define XPB_nbi1_nbitm_MiniPktChannelCredit103 0x0914059c
#define XPB_nbi1_nbitm_MiniPktChannelCredit104 0x091405a0
#define XPB_nbi1_nbitm_MiniPktChannelCredit105 0x091405a4
#define XPB_nbi1_nbitm_MiniPktChannelCredit106 0x091405a8
#define XPB_nbi1_nbitm_MiniPktChannelCredit107 0x091405ac
#define XPB_nbi1_nbitm_MiniPktChannelCredit108 0x091405b0
#define XPB_nbi1_nbitm_MiniPktChannelCredit109 0x091405b4
#define XPB_nbi1_nbitm_MiniPktChannelCredit110 0x091405b8
#define XPB_nbi1_nbitm_MiniPktChannelCredit111 0x091405bc
#define XPB_nbi1_nbitm_MiniPktChannelCredit112 0x091405c0
#define XPB_nbi1_nbitm_MiniPktChannelCredit113 0x091405c4
#define XPB_nbi1_nbitm_MiniPktChannelCredit114 0x091405c8
#define XPB_nbi1_nbitm_MiniPktChannelCredit115 0x091405cc
#define XPB_nbi1_nbitm_MiniPktChannelCredit116 0x091405d0
#define XPB_nbi1_nbitm_MiniPktChannelCredit117 0x091405d4
#define XPB_nbi1_nbitm_MiniPktChannelCredit118 0x091405d8
#define XPB_nbi1_nbitm_MiniPktChannelCredit119 0x091405dc
#define XPB_nbi1_nbitm_MiniPktChannelCredit120 0x091405e0
#define XPB_nbi1_nbitm_MiniPktChannelCredit121 0x091405e4
#define XPB_nbi1_nbitm_MiniPktChannelCredit122 0x091405e8
#define XPB_nbi1_nbitm_MiniPktChannelCredit123 0x091405ec
#define XPB_nbi1_nbitm_MiniPktChannelCredit124 0x091405f0
#define XPB_nbi1_nbitm_MiniPktChannelCredit125 0x091405f4
#define XPB_nbi1_nbitm_MiniPktChannelCredit126 0x091405f8
#define XPB_nbi1_nbitm_MiniPktChannelCredit127 0x091405fc
#define XPB_nbi1_nbitm_ReorderActivity 0x09140600
#define XPB_nbi1_nbitm_QueueStatus0 0x09150000
#define XPB_nbi1_nbitm_QueueStatus1 0x09150004
#define XPB_nbi1_nbitm_QueueStatus2 0x09150008
#define XPB_nbi1_nbitm_QueueStatus3 0x0915000c
#define XPB_nbi1_nbitm_QueueStatus4 0x09150010
#define XPB_nbi1_nbitm_QueueStatus5 0x09150014
#define XPB_nbi1_nbitm_QueueStatus6 0x09150018
#define XPB_nbi1_nbitm_QueueStatus7 0x0915001c
#define XPB_nbi1_nbitm_QueueStatus8 0x09150020
#define XPB_nbi1_nbitm_QueueStatus9 0x09150024
#define XPB_nbi1_nbitm_QueueStatus10 0x09150028
#define XPB_nbi1_nbitm_QueueStatus11 0x0915002c
#define XPB_nbi1_nbitm_QueueStatus12 0x09150030
#define XPB_nbi1_nbitm_QueueStatus13 0x09150034
#define XPB_nbi1_nbitm_QueueStatus14 0x09150038
#define XPB_nbi1_nbitm_QueueStatus15 0x0915003c
#define XPB_nbi1_nbitm_QueueStatus16 0x09150040
#define XPB_nbi1_nbitm_QueueStatus17 0x09150044
#define XPB_nbi1_nbitm_QueueStatus18 0x09150048
#define XPB_nbi1_nbitm_QueueStatus19 0x0915004c
#define XPB_nbi1_nbitm_QueueStatus20 0x09150050
#define XPB_nbi1_nbitm_QueueStatus21 0x09150054
#define XPB_nbi1_nbitm_QueueStatus22 0x09150058
#define XPB_nbi1_nbitm_QueueStatus23 0x0915005c
#define XPB_nbi1_nbitm_QueueStatus24 0x09150060
#define XPB_nbi1_nbitm_QueueStatus25 0x09150064
#define XPB_nbi1_nbitm_QueueStatus26 0x09150068
#define XPB_nbi1_nbitm_QueueStatus27 0x0915006c
#define XPB_nbi1_nbitm_QueueStatus28 0x09150070
#define XPB_nbi1_nbitm_QueueStatus29 0x09150074
#define XPB_nbi1_nbitm_QueueStatus30 0x09150078
#define XPB_nbi1_nbitm_QueueStatus31 0x0915007c
#define XPB_nbi1_nbitm_QueueStatus32 0x09150080
#define XPB_nbi1_nbitm_QueueStatus33 0x09150084
#define XPB_nbi1_nbitm_QueueStatus34 0x09150088
#define XPB_nbi1_nbitm_QueueStatus35 0x0915008c
#define XPB_nbi1_nbitm_QueueStatus36 0x09150090
#define XPB_nbi1_nbitm_QueueStatus37 0x09150094
#define XPB_nbi1_nbitm_QueueStatus38 0x09150098
#define XPB_nbi1_nbitm_QueueStatus39 0x0915009c
#define XPB_nbi1_nbitm_QueueStatus40 0x091500a0
#define XPB_nbi1_nbitm_QueueStatus41 0x091500a4
#define XPB_nbi1_nbitm_QueueStatus42 0x091500a8
#define XPB_nbi1_nbitm_QueueStatus43 0x091500ac
#define XPB_nbi1_nbitm_QueueStatus44 0x091500b0
#define XPB_nbi1_nbitm_QueueStatus45 0x091500b4
#define XPB_nbi1_nbitm_QueueStatus46 0x091500b8
#define XPB_nbi1_nbitm_QueueStatus47 0x091500bc
#define XPB_nbi1_nbitm_QueueStatus48 0x091500c0
#define XPB_nbi1_nbitm_QueueStatus49 0x091500c4
#define XPB_nbi1_nbitm_QueueStatus50 0x091500c8
#define XPB_nbi1_nbitm_QueueStatus51 0x091500cc
#define XPB_nbi1_nbitm_QueueStatus52 0x091500d0
#define XPB_nbi1_nbitm_QueueStatus53 0x091500d4
#define XPB_nbi1_nbitm_QueueStatus54 0x091500d8
#define XPB_nbi1_nbitm_QueueStatus55 0x091500dc
#define XPB_nbi1_nbitm_QueueStatus56 0x091500e0
#define XPB_nbi1_nbitm_QueueStatus57 0x091500e4
#define XPB_nbi1_nbitm_QueueStatus58 0x091500e8
#define XPB_nbi1_nbitm_QueueStatus59 0x091500ec
#define XPB_nbi1_nbitm_QueueStatus60 0x091500f0
#define XPB_nbi1_nbitm_QueueStatus61 0x091500f4
#define XPB_nbi1_nbitm_QueueStatus62 0x091500f8
#define XPB_nbi1_nbitm_QueueStatus63 0x091500fc
#define XPB_nbi1_nbitm_QueueStatus64 0x09150100
#define XPB_nbi1_nbitm_QueueStatus65 0x09150104
#define XPB_nbi1_nbitm_QueueStatus66 0x09150108
#define XPB_nbi1_nbitm_QueueStatus67 0x0915010c
#define XPB_nbi1_nbitm_QueueStatus68 0x09150110
#define XPB_nbi1_nbitm_QueueStatus69 0x09150114
#define XPB_nbi1_nbitm_QueueStatus70 0x09150118
#define XPB_nbi1_nbitm_QueueStatus71 0x0915011c
#define XPB_nbi1_nbitm_QueueStatus72 0x09150120
#define XPB_nbi1_nbitm_QueueStatus73 0x09150124
#define XPB_nbi1_nbitm_QueueStatus74 0x09150128
#define XPB_nbi1_nbitm_QueueStatus75 0x0915012c
#define XPB_nbi1_nbitm_QueueStatus76 0x09150130
#define XPB_nbi1_nbitm_QueueStatus77 0x09150134
#define XPB_nbi1_nbitm_QueueStatus78 0x09150138
#define XPB_nbi1_nbitm_QueueStatus79 0x0915013c
#define XPB_nbi1_nbitm_QueueStatus80 0x09150140
#define XPB_nbi1_nbitm_QueueStatus81 0x09150144
#define XPB_nbi1_nbitm_QueueStatus82 0x09150148
#define XPB_nbi1_nbitm_QueueStatus83 0x0915014c
#define XPB_nbi1_nbitm_QueueStatus84 0x09150150
#define XPB_nbi1_nbitm_QueueStatus85 0x09150154
#define XPB_nbi1_nbitm_QueueStatus86 0x09150158
#define XPB_nbi1_nbitm_QueueStatus87 0x0915015c
#define XPB_nbi1_nbitm_QueueStatus88 0x09150160
#define XPB_nbi1_nbitm_QueueStatus89 0x09150164
#define XPB_nbi1_nbitm_QueueStatus90 0x09150168
#define XPB_nbi1_nbitm_QueueStatus91 0x0915016c
#define XPB_nbi1_nbitm_QueueStatus92 0x09150170
#define XPB_nbi1_nbitm_QueueStatus93 0x09150174
#define XPB_nbi1_nbitm_QueueStatus94 0x09150178
#define XPB_nbi1_nbitm_QueueStatus95 0x0915017c
#define XPB_nbi1_nbitm_QueueStatus96 0x09150180
#define XPB_nbi1_nbitm_QueueStatus97 0x09150184
#define XPB_nbi1_nbitm_QueueStatus98 0x09150188
#define XPB_nbi1_nbitm_QueueStatus99 0x0915018c
#define XPB_nbi1_nbitm_QueueStatus100 0x09150190
#define XPB_nbi1_nbitm_QueueStatus101 0x09150194
#define XPB_nbi1_nbitm_QueueStatus102 0x09150198
#define XPB_nbi1_nbitm_QueueStatus103 0x0915019c
#define XPB_nbi1_nbitm_QueueStatus104 0x091501a0
#define XPB_nbi1_nbitm_QueueStatus105 0x091501a4
#define XPB_nbi1_nbitm_QueueStatus106 0x091501a8
#define XPB_nbi1_nbitm_QueueStatus107 0x091501ac
#define XPB_nbi1_nbitm_QueueStatus108 0x091501b0
#define XPB_nbi1_nbitm_QueueStatus109 0x091501b4
#define XPB_nbi1_nbitm_QueueStatus110 0x091501b8
#define XPB_nbi1_nbitm_QueueStatus111 0x091501bc
#define XPB_nbi1_nbitm_QueueStatus112 0x091501c0
#define XPB_nbi1_nbitm_QueueStatus113 0x091501c4
#define XPB_nbi1_nbitm_QueueStatus114 0x091501c8
#define XPB_nbi1_nbitm_QueueStatus115 0x091501cc
#define XPB_nbi1_nbitm_QueueStatus116 0x091501d0
#define XPB_nbi1_nbitm_QueueStatus117 0x091501d4
#define XPB_nbi1_nbitm_QueueStatus118 0x091501d8
#define XPB_nbi1_nbitm_QueueStatus119 0x091501dc
#define XPB_nbi1_nbitm_QueueStatus120 0x091501e0
#define XPB_nbi1_nbitm_QueueStatus121 0x091501e4
#define XPB_nbi1_nbitm_QueueStatus122 0x091501e8
#define XPB_nbi1_nbitm_QueueStatus123 0x091501ec
#define XPB_nbi1_nbitm_QueueStatus124 0x091501f0
#define XPB_nbi1_nbitm_QueueStatus125 0x091501f4
#define XPB_nbi1_nbitm_QueueStatus126 0x091501f8
#define XPB_nbi1_nbitm_QueueStatus127 0x091501fc
#define XPB_nbi1_nbitm_QueueStatus128 0x09150200
#define XPB_nbi1_nbitm_QueueStatus129 0x09150204
#define XPB_nbi1_nbitm_QueueStatus130 0x09150208
#define XPB_nbi1_nbitm_QueueStatus131 0x0915020c
#define XPB_nbi1_nbitm_QueueStatus132 0x09150210
#define XPB_nbi1_nbitm_QueueStatus133 0x09150214
#define XPB_nbi1_nbitm_QueueStatus134 0x09150218
#define XPB_nbi1_nbitm_QueueStatus135 0x0915021c
#define XPB_nbi1_nbitm_QueueStatus136 0x09150220
#define XPB_nbi1_nbitm_QueueStatus137 0x09150224
#define XPB_nbi1_nbitm_QueueStatus138 0x09150228
#define XPB_nbi1_nbitm_QueueStatus139 0x0915022c
#define XPB_nbi1_nbitm_QueueStatus140 0x09150230
#define XPB_nbi1_nbitm_QueueStatus141 0x09150234
#define XPB_nbi1_nbitm_QueueStatus142 0x09150238
#define XPB_nbi1_nbitm_QueueStatus143 0x0915023c
#define XPB_nbi1_nbitm_QueueStatus144 0x09150240
#define XPB_nbi1_nbitm_QueueStatus145 0x09150244
#define XPB_nbi1_nbitm_QueueStatus146 0x09150248
#define XPB_nbi1_nbitm_QueueStatus147 0x0915024c
#define XPB_nbi1_nbitm_QueueStatus148 0x09150250
#define XPB_nbi1_nbitm_QueueStatus149 0x09150254
#define XPB_nbi1_nbitm_QueueStatus150 0x09150258
#define XPB_nbi1_nbitm_QueueStatus151 0x0915025c
#define XPB_nbi1_nbitm_QueueStatus152 0x09150260
#define XPB_nbi1_nbitm_QueueStatus153 0x09150264
#define XPB_nbi1_nbitm_QueueStatus154 0x09150268
#define XPB_nbi1_nbitm_QueueStatus155 0x0915026c
#define XPB_nbi1_nbitm_QueueStatus156 0x09150270
#define XPB_nbi1_nbitm_QueueStatus157 0x09150274
#define XPB_nbi1_nbitm_QueueStatus158 0x09150278
#define XPB_nbi1_nbitm_QueueStatus159 0x0915027c
#define XPB_nbi1_nbitm_QueueStatus160 0x09150280
#define XPB_nbi1_nbitm_QueueStatus161 0x09150284
#define XPB_nbi1_nbitm_QueueStatus162 0x09150288
#define XPB_nbi1_nbitm_QueueStatus163 0x0915028c
#define XPB_nbi1_nbitm_QueueStatus164 0x09150290
#define XPB_nbi1_nbitm_QueueStatus165 0x09150294
#define XPB_nbi1_nbitm_QueueStatus166 0x09150298
#define XPB_nbi1_nbitm_QueueStatus167 0x0915029c
#define XPB_nbi1_nbitm_QueueStatus168 0x091502a0
#define XPB_nbi1_nbitm_QueueStatus169 0x091502a4
#define XPB_nbi1_nbitm_QueueStatus170 0x091502a8
#define XPB_nbi1_nbitm_QueueStatus171 0x091502ac
#define XPB_nbi1_nbitm_QueueStatus172 0x091502b0
#define XPB_nbi1_nbitm_QueueStatus173 0x091502b4
#define XPB_nbi1_nbitm_QueueStatus174 0x091502b8
#define XPB_nbi1_nbitm_QueueStatus175 0x091502bc
#define XPB_nbi1_nbitm_QueueStatus176 0x091502c0
#define XPB_nbi1_nbitm_QueueStatus177 0x091502c4
#define XPB_nbi1_nbitm_QueueStatus178 0x091502c8
#define XPB_nbi1_nbitm_QueueStatus179 0x091502cc
#define XPB_nbi1_nbitm_QueueStatus180 0x091502d0
#define XPB_nbi1_nbitm_QueueStatus181 0x091502d4
#define XPB_nbi1_nbitm_QueueStatus182 0x091502d8
#define XPB_nbi1_nbitm_QueueStatus183 0x091502dc
#define XPB_nbi1_nbitm_QueueStatus184 0x091502e0
#define XPB_nbi1_nbitm_QueueStatus185 0x091502e4
#define XPB_nbi1_nbitm_QueueStatus186 0x091502e8
#define XPB_nbi1_nbitm_QueueStatus187 0x091502ec
#define XPB_nbi1_nbitm_QueueStatus188 0x091502f0
#define XPB_nbi1_nbitm_QueueStatus189 0x091502f4
#define XPB_nbi1_nbitm_QueueStatus190 0x091502f8
#define XPB_nbi1_nbitm_QueueStatus191 0x091502fc
#define XPB_nbi1_nbitm_QueueStatus192 0x09150300
#define XPB_nbi1_nbitm_QueueStatus193 0x09150304
#define XPB_nbi1_nbitm_QueueStatus194 0x09150308
#define XPB_nbi1_nbitm_QueueStatus195 0x0915030c
#define XPB_nbi1_nbitm_QueueStatus196 0x09150310
#define XPB_nbi1_nbitm_QueueStatus197 0x09150314
#define XPB_nbi1_nbitm_QueueStatus198 0x09150318
#define XPB_nbi1_nbitm_QueueStatus199 0x0915031c
#define XPB_nbi1_nbitm_QueueStatus200 0x09150320
#define XPB_nbi1_nbitm_QueueStatus201 0x09150324
#define XPB_nbi1_nbitm_QueueStatus202 0x09150328
#define XPB_nbi1_nbitm_QueueStatus203 0x0915032c
#define XPB_nbi1_nbitm_QueueStatus204 0x09150330
#define XPB_nbi1_nbitm_QueueStatus205 0x09150334
#define XPB_nbi1_nbitm_QueueStatus206 0x09150338
#define XPB_nbi1_nbitm_QueueStatus207 0x0915033c
#define XPB_nbi1_nbitm_QueueStatus208 0x09150340
#define XPB_nbi1_nbitm_QueueStatus209 0x09150344
#define XPB_nbi1_nbitm_QueueStatus210 0x09150348
#define XPB_nbi1_nbitm_QueueStatus211 0x0915034c
#define XPB_nbi1_nbitm_QueueStatus212 0x09150350
#define XPB_nbi1_nbitm_QueueStatus213 0x09150354
#define XPB_nbi1_nbitm_QueueStatus214 0x09150358
#define XPB_nbi1_nbitm_QueueStatus215 0x0915035c
#define XPB_nbi1_nbitm_QueueStatus216 0x09150360
#define XPB_nbi1_nbitm_QueueStatus217 0x09150364
#define XPB_nbi1_nbitm_QueueStatus218 0x09150368
#define XPB_nbi1_nbitm_QueueStatus219 0x0915036c
#define XPB_nbi1_nbitm_QueueStatus220 0x09150370
#define XPB_nbi1_nbitm_QueueStatus221 0x09150374
#define XPB_nbi1_nbitm_QueueStatus222 0x09150378
#define XPB_nbi1_nbitm_QueueStatus223 0x0915037c
#define XPB_nbi1_nbitm_QueueStatus224 0x09150380
#define XPB_nbi1_nbitm_QueueStatus225 0x09150384
#define XPB_nbi1_nbitm_QueueStatus226 0x09150388
#define XPB_nbi1_nbitm_QueueStatus227 0x0915038c
#define XPB_nbi1_nbitm_QueueStatus228 0x09150390
#define XPB_nbi1_nbitm_QueueStatus229 0x09150394
#define XPB_nbi1_nbitm_QueueStatus230 0x09150398
#define XPB_nbi1_nbitm_QueueStatus231 0x0915039c
#define XPB_nbi1_nbitm_QueueStatus232 0x091503a0
#define XPB_nbi1_nbitm_QueueStatus233 0x091503a4
#define XPB_nbi1_nbitm_QueueStatus234 0x091503a8
#define XPB_nbi1_nbitm_QueueStatus235 0x091503ac
#define XPB_nbi1_nbitm_QueueStatus236 0x091503b0
#define XPB_nbi1_nbitm_QueueStatus237 0x091503b4
#define XPB_nbi1_nbitm_QueueStatus238 0x091503b8
#define XPB_nbi1_nbitm_QueueStatus239 0x091503bc
#define XPB_nbi1_nbitm_QueueStatus240 0x091503c0
#define XPB_nbi1_nbitm_QueueStatus241 0x091503c4
#define XPB_nbi1_nbitm_QueueStatus242 0x091503c8
#define XPB_nbi1_nbitm_QueueStatus243 0x091503cc
#define XPB_nbi1_nbitm_QueueStatus244 0x091503d0
#define XPB_nbi1_nbitm_QueueStatus245 0x091503d4
#define XPB_nbi1_nbitm_QueueStatus246 0x091503d8
#define XPB_nbi1_nbitm_QueueStatus247 0x091503dc
#define XPB_nbi1_nbitm_QueueStatus248 0x091503e0
#define XPB_nbi1_nbitm_QueueStatus249 0x091503e4
#define XPB_nbi1_nbitm_QueueStatus250 0x091503e8
#define XPB_nbi1_nbitm_QueueStatus251 0x091503ec
#define XPB_nbi1_nbitm_QueueStatus252 0x091503f0
#define XPB_nbi1_nbitm_QueueStatus253 0x091503f4
#define XPB_nbi1_nbitm_QueueStatus254 0x091503f8
#define XPB_nbi1_nbitm_QueueStatus255 0x091503fc
#define XPB_nbi1_nbitm_QueueStatus256 0x09150400
#define XPB_nbi1_nbitm_QueueStatus257 0x09150404
#define XPB_nbi1_nbitm_QueueStatus258 0x09150408
#define XPB_nbi1_nbitm_QueueStatus259 0x0915040c
#define XPB_nbi1_nbitm_QueueStatus260 0x09150410
#define XPB_nbi1_nbitm_QueueStatus261 0x09150414
#define XPB_nbi1_nbitm_QueueStatus262 0x09150418
#define XPB_nbi1_nbitm_QueueStatus263 0x0915041c
#define XPB_nbi1_nbitm_QueueStatus264 0x09150420
#define XPB_nbi1_nbitm_QueueStatus265 0x09150424
#define XPB_nbi1_nbitm_QueueStatus266 0x09150428
#define XPB_nbi1_nbitm_QueueStatus267 0x0915042c
#define XPB_nbi1_nbitm_QueueStatus268 0x09150430
#define XPB_nbi1_nbitm_QueueStatus269 0x09150434
#define XPB_nbi1_nbitm_QueueStatus270 0x09150438
#define XPB_nbi1_nbitm_QueueStatus271 0x0915043c
#define XPB_nbi1_nbitm_QueueStatus272 0x09150440
#define XPB_nbi1_nbitm_QueueStatus273 0x09150444
#define XPB_nbi1_nbitm_QueueStatus274 0x09150448
#define XPB_nbi1_nbitm_QueueStatus275 0x0915044c
#define XPB_nbi1_nbitm_QueueStatus276 0x09150450
#define XPB_nbi1_nbitm_QueueStatus277 0x09150454
#define XPB_nbi1_nbitm_QueueStatus278 0x09150458
#define XPB_nbi1_nbitm_QueueStatus279 0x0915045c
#define XPB_nbi1_nbitm_QueueStatus280 0x09150460
#define XPB_nbi1_nbitm_QueueStatus281 0x09150464
#define XPB_nbi1_nbitm_QueueStatus282 0x09150468
#define XPB_nbi1_nbitm_QueueStatus283 0x0915046c
#define XPB_nbi1_nbitm_QueueStatus284 0x09150470
#define XPB_nbi1_nbitm_QueueStatus285 0x09150474
#define XPB_nbi1_nbitm_QueueStatus286 0x09150478
#define XPB_nbi1_nbitm_QueueStatus287 0x0915047c
#define XPB_nbi1_nbitm_QueueStatus288 0x09150480
#define XPB_nbi1_nbitm_QueueStatus289 0x09150484
#define XPB_nbi1_nbitm_QueueStatus290 0x09150488
#define XPB_nbi1_nbitm_QueueStatus291 0x0915048c
#define XPB_nbi1_nbitm_QueueStatus292 0x09150490
#define XPB_nbi1_nbitm_QueueStatus293 0x09150494
#define XPB_nbi1_nbitm_QueueStatus294 0x09150498
#define XPB_nbi1_nbitm_QueueStatus295 0x0915049c
#define XPB_nbi1_nbitm_QueueStatus296 0x091504a0
#define XPB_nbi1_nbitm_QueueStatus297 0x091504a4
#define XPB_nbi1_nbitm_QueueStatus298 0x091504a8
#define XPB_nbi1_nbitm_QueueStatus299 0x091504ac
#define XPB_nbi1_nbitm_QueueStatus300 0x091504b0
#define XPB_nbi1_nbitm_QueueStatus301 0x091504b4
#define XPB_nbi1_nbitm_QueueStatus302 0x091504b8
#define XPB_nbi1_nbitm_QueueStatus303 0x091504bc
#define XPB_nbi1_nbitm_QueueStatus304 0x091504c0
#define XPB_nbi1_nbitm_QueueStatus305 0x091504c4
#define XPB_nbi1_nbitm_QueueStatus306 0x091504c8
#define XPB_nbi1_nbitm_QueueStatus307 0x091504cc
#define XPB_nbi1_nbitm_QueueStatus308 0x091504d0
#define XPB_nbi1_nbitm_QueueStatus309 0x091504d4
#define XPB_nbi1_nbitm_QueueStatus310 0x091504d8
#define XPB_nbi1_nbitm_QueueStatus311 0x091504dc
#define XPB_nbi1_nbitm_QueueStatus312 0x091504e0
#define XPB_nbi1_nbitm_QueueStatus313 0x091504e4
#define XPB_nbi1_nbitm_QueueStatus314 0x091504e8
#define XPB_nbi1_nbitm_QueueStatus315 0x091504ec
#define XPB_nbi1_nbitm_QueueStatus316 0x091504f0
#define XPB_nbi1_nbitm_QueueStatus317 0x091504f4
#define XPB_nbi1_nbitm_QueueStatus318 0x091504f8
#define XPB_nbi1_nbitm_QueueStatus319 0x091504fc
#define XPB_nbi1_nbitm_QueueStatus320 0x09150500
#define XPB_nbi1_nbitm_QueueStatus321 0x09150504
#define XPB_nbi1_nbitm_QueueStatus322 0x09150508
#define XPB_nbi1_nbitm_QueueStatus323 0x0915050c
#define XPB_nbi1_nbitm_QueueStatus324 0x09150510
#define XPB_nbi1_nbitm_QueueStatus325 0x09150514
#define XPB_nbi1_nbitm_QueueStatus326 0x09150518
#define XPB_nbi1_nbitm_QueueStatus327 0x0915051c
#define XPB_nbi1_nbitm_QueueStatus328 0x09150520
#define XPB_nbi1_nbitm_QueueStatus329 0x09150524
#define XPB_nbi1_nbitm_QueueStatus330 0x09150528
#define XPB_nbi1_nbitm_QueueStatus331 0x0915052c
#define XPB_nbi1_nbitm_QueueStatus332 0x09150530
#define XPB_nbi1_nbitm_QueueStatus333 0x09150534
#define XPB_nbi1_nbitm_QueueStatus334 0x09150538
#define XPB_nbi1_nbitm_QueueStatus335 0x0915053c
#define XPB_nbi1_nbitm_QueueStatus336 0x09150540
#define XPB_nbi1_nbitm_QueueStatus337 0x09150544
#define XPB_nbi1_nbitm_QueueStatus338 0x09150548
#define XPB_nbi1_nbitm_QueueStatus339 0x0915054c
#define XPB_nbi1_nbitm_QueueStatus340 0x09150550
#define XPB_nbi1_nbitm_QueueStatus341 0x09150554
#define XPB_nbi1_nbitm_QueueStatus342 0x09150558
#define XPB_nbi1_nbitm_QueueStatus343 0x0915055c
#define XPB_nbi1_nbitm_QueueStatus344 0x09150560
#define XPB_nbi1_nbitm_QueueStatus345 0x09150564
#define XPB_nbi1_nbitm_QueueStatus346 0x09150568
#define XPB_nbi1_nbitm_QueueStatus347 0x0915056c
#define XPB_nbi1_nbitm_QueueStatus348 0x09150570
#define XPB_nbi1_nbitm_QueueStatus349 0x09150574
#define XPB_nbi1_nbitm_QueueStatus350 0x09150578
#define XPB_nbi1_nbitm_QueueStatus351 0x0915057c
#define XPB_nbi1_nbitm_QueueStatus352 0x09150580
#define XPB_nbi1_nbitm_QueueStatus353 0x09150584
#define XPB_nbi1_nbitm_QueueStatus354 0x09150588
#define XPB_nbi1_nbitm_QueueStatus355 0x0915058c
#define XPB_nbi1_nbitm_QueueStatus356 0x09150590
#define XPB_nbi1_nbitm_QueueStatus357 0x09150594
#define XPB_nbi1_nbitm_QueueStatus358 0x09150598
#define XPB_nbi1_nbitm_QueueStatus359 0x0915059c
#define XPB_nbi1_nbitm_QueueStatus360 0x091505a0
#define XPB_nbi1_nbitm_QueueStatus361 0x091505a4
#define XPB_nbi1_nbitm_QueueStatus362 0x091505a8
#define XPB_nbi1_nbitm_QueueStatus363 0x091505ac
#define XPB_nbi1_nbitm_QueueStatus364 0x091505b0
#define XPB_nbi1_nbitm_QueueStatus365 0x091505b4
#define XPB_nbi1_nbitm_QueueStatus366 0x091505b8
#define XPB_nbi1_nbitm_QueueStatus367 0x091505bc
#define XPB_nbi1_nbitm_QueueStatus368 0x091505c0
#define XPB_nbi1_nbitm_QueueStatus369 0x091505c4
#define XPB_nbi1_nbitm_QueueStatus370 0x091505c8
#define XPB_nbi1_nbitm_QueueStatus371 0x091505cc
#define XPB_nbi1_nbitm_QueueStatus372 0x091505d0
#define XPB_nbi1_nbitm_QueueStatus373 0x091505d4
#define XPB_nbi1_nbitm_QueueStatus374 0x091505d8
#define XPB_nbi1_nbitm_QueueStatus375 0x091505dc
#define XPB_nbi1_nbitm_QueueStatus376 0x091505e0
#define XPB_nbi1_nbitm_QueueStatus377 0x091505e4
#define XPB_nbi1_nbitm_QueueStatus378 0x091505e8
#define XPB_nbi1_nbitm_QueueStatus379 0x091505ec
#define XPB_nbi1_nbitm_QueueStatus380 0x091505f0
#define XPB_nbi1_nbitm_QueueStatus381 0x091505f4
#define XPB_nbi1_nbitm_QueueStatus382 0x091505f8
#define XPB_nbi1_nbitm_QueueStatus383 0x091505fc
#define XPB_nbi1_nbitm_QueueStatus384 0x09150600
#define XPB_nbi1_nbitm_QueueStatus385 0x09150604
#define XPB_nbi1_nbitm_QueueStatus386 0x09150608
#define XPB_nbi1_nbitm_QueueStatus387 0x0915060c
#define XPB_nbi1_nbitm_QueueStatus388 0x09150610
#define XPB_nbi1_nbitm_QueueStatus389 0x09150614
#define XPB_nbi1_nbitm_QueueStatus390 0x09150618
#define XPB_nbi1_nbitm_QueueStatus391 0x0915061c
#define XPB_nbi1_nbitm_QueueStatus392 0x09150620
#define XPB_nbi1_nbitm_QueueStatus393 0x09150624
#define XPB_nbi1_nbitm_QueueStatus394 0x09150628
#define XPB_nbi1_nbitm_QueueStatus395 0x0915062c
#define XPB_nbi1_nbitm_QueueStatus396 0x09150630
#define XPB_nbi1_nbitm_QueueStatus397 0x09150634
#define XPB_nbi1_nbitm_QueueStatus398 0x09150638
#define XPB_nbi1_nbitm_QueueStatus399 0x0915063c
#define XPB_nbi1_nbitm_QueueStatus400 0x09150640
#define XPB_nbi1_nbitm_QueueStatus401 0x09150644
#define XPB_nbi1_nbitm_QueueStatus402 0x09150648
#define XPB_nbi1_nbitm_QueueStatus403 0x0915064c
#define XPB_nbi1_nbitm_QueueStatus404 0x09150650
#define XPB_nbi1_nbitm_QueueStatus405 0x09150654
#define XPB_nbi1_nbitm_QueueStatus406 0x09150658
#define XPB_nbi1_nbitm_QueueStatus407 0x0915065c
#define XPB_nbi1_nbitm_QueueStatus408 0x09150660
#define XPB_nbi1_nbitm_QueueStatus409 0x09150664
#define XPB_nbi1_nbitm_QueueStatus410 0x09150668
#define XPB_nbi1_nbitm_QueueStatus411 0x0915066c
#define XPB_nbi1_nbitm_QueueStatus412 0x09150670
#define XPB_nbi1_nbitm_QueueStatus413 0x09150674
#define XPB_nbi1_nbitm_QueueStatus414 0x09150678
#define XPB_nbi1_nbitm_QueueStatus415 0x0915067c
#define XPB_nbi1_nbitm_QueueStatus416 0x09150680
#define XPB_nbi1_nbitm_QueueStatus417 0x09150684
#define XPB_nbi1_nbitm_QueueStatus418 0x09150688
#define XPB_nbi1_nbitm_QueueStatus419 0x0915068c
#define XPB_nbi1_nbitm_QueueStatus420 0x09150690
#define XPB_nbi1_nbitm_QueueStatus421 0x09150694
#define XPB_nbi1_nbitm_QueueStatus422 0x09150698
#define XPB_nbi1_nbitm_QueueStatus423 0x0915069c
#define XPB_nbi1_nbitm_QueueStatus424 0x091506a0
#define XPB_nbi1_nbitm_QueueStatus425 0x091506a4
#define XPB_nbi1_nbitm_QueueStatus426 0x091506a8
#define XPB_nbi1_nbitm_QueueStatus427 0x091506ac
#define XPB_nbi1_nbitm_QueueStatus428 0x091506b0
#define XPB_nbi1_nbitm_QueueStatus429 0x091506b4
#define XPB_nbi1_nbitm_QueueStatus430 0x091506b8
#define XPB_nbi1_nbitm_QueueStatus431 0x091506bc
#define XPB_nbi1_nbitm_QueueStatus432 0x091506c0
#define XPB_nbi1_nbitm_QueueStatus433 0x091506c4
#define XPB_nbi1_nbitm_QueueStatus434 0x091506c8
#define XPB_nbi1_nbitm_QueueStatus435 0x091506cc
#define XPB_nbi1_nbitm_QueueStatus436 0x091506d0
#define XPB_nbi1_nbitm_QueueStatus437 0x091506d4
#define XPB_nbi1_nbitm_QueueStatus438 0x091506d8
#define XPB_nbi1_nbitm_QueueStatus439 0x091506dc
#define XPB_nbi1_nbitm_QueueStatus440 0x091506e0
#define XPB_nbi1_nbitm_QueueStatus441 0x091506e4
#define XPB_nbi1_nbitm_QueueStatus442 0x091506e8
#define XPB_nbi1_nbitm_QueueStatus443 0x091506ec
#define XPB_nbi1_nbitm_QueueStatus444 0x091506f0
#define XPB_nbi1_nbitm_QueueStatus445 0x091506f4
#define XPB_nbi1_nbitm_QueueStatus446 0x091506f8
#define XPB_nbi1_nbitm_QueueStatus447 0x091506fc
#define XPB_nbi1_nbitm_QueueStatus448 0x09150700
#define XPB_nbi1_nbitm_QueueStatus449 0x09150704
#define XPB_nbi1_nbitm_QueueStatus450 0x09150708
#define XPB_nbi1_nbitm_QueueStatus451 0x0915070c
#define XPB_nbi1_nbitm_QueueStatus452 0x09150710
#define XPB_nbi1_nbitm_QueueStatus453 0x09150714
#define XPB_nbi1_nbitm_QueueStatus454 0x09150718
#define XPB_nbi1_nbitm_QueueStatus455 0x0915071c
#define XPB_nbi1_nbitm_QueueStatus456 0x09150720
#define XPB_nbi1_nbitm_QueueStatus457 0x09150724
#define XPB_nbi1_nbitm_QueueStatus458 0x09150728
#define XPB_nbi1_nbitm_QueueStatus459 0x0915072c
#define XPB_nbi1_nbitm_QueueStatus460 0x09150730
#define XPB_nbi1_nbitm_QueueStatus461 0x09150734
#define XPB_nbi1_nbitm_QueueStatus462 0x09150738
#define XPB_nbi1_nbitm_QueueStatus463 0x0915073c
#define XPB_nbi1_nbitm_QueueStatus464 0x09150740
#define XPB_nbi1_nbitm_QueueStatus465 0x09150744
#define XPB_nbi1_nbitm_QueueStatus466 0x09150748
#define XPB_nbi1_nbitm_QueueStatus467 0x0915074c
#define XPB_nbi1_nbitm_QueueStatus468 0x09150750
#define XPB_nbi1_nbitm_QueueStatus469 0x09150754
#define XPB_nbi1_nbitm_QueueStatus470 0x09150758
#define XPB_nbi1_nbitm_QueueStatus471 0x0915075c
#define XPB_nbi1_nbitm_QueueStatus472 0x09150760
#define XPB_nbi1_nbitm_QueueStatus473 0x09150764
#define XPB_nbi1_nbitm_QueueStatus474 0x09150768
#define XPB_nbi1_nbitm_QueueStatus475 0x0915076c
#define XPB_nbi1_nbitm_QueueStatus476 0x09150770
#define XPB_nbi1_nbitm_QueueStatus477 0x09150774
#define XPB_nbi1_nbitm_QueueStatus478 0x09150778
#define XPB_nbi1_nbitm_QueueStatus479 0x0915077c
#define XPB_nbi1_nbitm_QueueStatus480 0x09150780
#define XPB_nbi1_nbitm_QueueStatus481 0x09150784
#define XPB_nbi1_nbitm_QueueStatus482 0x09150788
#define XPB_nbi1_nbitm_QueueStatus483 0x0915078c
#define XPB_nbi1_nbitm_QueueStatus484 0x09150790
#define XPB_nbi1_nbitm_QueueStatus485 0x09150794
#define XPB_nbi1_nbitm_QueueStatus486 0x09150798
#define XPB_nbi1_nbitm_QueueStatus487 0x0915079c
#define XPB_nbi1_nbitm_QueueStatus488 0x091507a0
#define XPB_nbi1_nbitm_QueueStatus489 0x091507a4
#define XPB_nbi1_nbitm_QueueStatus490 0x091507a8
#define XPB_nbi1_nbitm_QueueStatus491 0x091507ac
#define XPB_nbi1_nbitm_QueueStatus492 0x091507b0
#define XPB_nbi1_nbitm_QueueStatus493 0x091507b4
#define XPB_nbi1_nbitm_QueueStatus494 0x091507b8
#define XPB_nbi1_nbitm_QueueStatus495 0x091507bc
#define XPB_nbi1_nbitm_QueueStatus496 0x091507c0
#define XPB_nbi1_nbitm_QueueStatus497 0x091507c4
#define XPB_nbi1_nbitm_QueueStatus498 0x091507c8
#define XPB_nbi1_nbitm_QueueStatus499 0x091507cc
#define XPB_nbi1_nbitm_QueueStatus500 0x091507d0
#define XPB_nbi1_nbitm_QueueStatus501 0x091507d4
#define XPB_nbi1_nbitm_QueueStatus502 0x091507d8
#define XPB_nbi1_nbitm_QueueStatus503 0x091507dc
#define XPB_nbi1_nbitm_QueueStatus504 0x091507e0
#define XPB_nbi1_nbitm_QueueStatus505 0x091507e4
#define XPB_nbi1_nbitm_QueueStatus506 0x091507e8
#define XPB_nbi1_nbitm_QueueStatus507 0x091507ec
#define XPB_nbi1_nbitm_QueueStatus508 0x091507f0
#define XPB_nbi1_nbitm_QueueStatus509 0x091507f4
#define XPB_nbi1_nbitm_QueueStatus510 0x091507f8
#define XPB_nbi1_nbitm_QueueStatus511 0x091507fc
#define XPB_nbi1_nbitm_QueueStatus512 0x09150800
#define XPB_nbi1_nbitm_QueueStatus513 0x09150804
#define XPB_nbi1_nbitm_QueueStatus514 0x09150808
#define XPB_nbi1_nbitm_QueueStatus515 0x0915080c
#define XPB_nbi1_nbitm_QueueStatus516 0x09150810
#define XPB_nbi1_nbitm_QueueStatus517 0x09150814
#define XPB_nbi1_nbitm_QueueStatus518 0x09150818
#define XPB_nbi1_nbitm_QueueStatus519 0x0915081c
#define XPB_nbi1_nbitm_QueueStatus520 0x09150820
#define XPB_nbi1_nbitm_QueueStatus521 0x09150824
#define XPB_nbi1_nbitm_QueueStatus522 0x09150828
#define XPB_nbi1_nbitm_QueueStatus523 0x0915082c
#define XPB_nbi1_nbitm_QueueStatus524 0x09150830
#define XPB_nbi1_nbitm_QueueStatus525 0x09150834
#define XPB_nbi1_nbitm_QueueStatus526 0x09150838
#define XPB_nbi1_nbitm_QueueStatus527 0x0915083c
#define XPB_nbi1_nbitm_QueueStatus528 0x09150840
#define XPB_nbi1_nbitm_QueueStatus529 0x09150844
#define XPB_nbi1_nbitm_QueueStatus530 0x09150848
#define XPB_nbi1_nbitm_QueueStatus531 0x0915084c
#define XPB_nbi1_nbitm_QueueStatus532 0x09150850
#define XPB_nbi1_nbitm_QueueStatus533 0x09150854
#define XPB_nbi1_nbitm_QueueStatus534 0x09150858
#define XPB_nbi1_nbitm_QueueStatus535 0x0915085c
#define XPB_nbi1_nbitm_QueueStatus536 0x09150860
#define XPB_nbi1_nbitm_QueueStatus537 0x09150864
#define XPB_nbi1_nbitm_QueueStatus538 0x09150868
#define XPB_nbi1_nbitm_QueueStatus539 0x0915086c
#define XPB_nbi1_nbitm_QueueStatus540 0x09150870
#define XPB_nbi1_nbitm_QueueStatus541 0x09150874
#define XPB_nbi1_nbitm_QueueStatus542 0x09150878
#define XPB_nbi1_nbitm_QueueStatus543 0x0915087c
#define XPB_nbi1_nbitm_QueueStatus544 0x09150880
#define XPB_nbi1_nbitm_QueueStatus545 0x09150884
#define XPB_nbi1_nbitm_QueueStatus546 0x09150888
#define XPB_nbi1_nbitm_QueueStatus547 0x0915088c
#define XPB_nbi1_nbitm_QueueStatus548 0x09150890
#define XPB_nbi1_nbitm_QueueStatus549 0x09150894
#define XPB_nbi1_nbitm_QueueStatus550 0x09150898
#define XPB_nbi1_nbitm_QueueStatus551 0x0915089c
#define XPB_nbi1_nbitm_QueueStatus552 0x091508a0
#define XPB_nbi1_nbitm_QueueStatus553 0x091508a4
#define XPB_nbi1_nbitm_QueueStatus554 0x091508a8
#define XPB_nbi1_nbitm_QueueStatus555 0x091508ac
#define XPB_nbi1_nbitm_QueueStatus556 0x091508b0
#define XPB_nbi1_nbitm_QueueStatus557 0x091508b4
#define XPB_nbi1_nbitm_QueueStatus558 0x091508b8
#define XPB_nbi1_nbitm_QueueStatus559 0x091508bc
#define XPB_nbi1_nbitm_QueueStatus560 0x091508c0
#define XPB_nbi1_nbitm_QueueStatus561 0x091508c4
#define XPB_nbi1_nbitm_QueueStatus562 0x091508c8
#define XPB_nbi1_nbitm_QueueStatus563 0x091508cc
#define XPB_nbi1_nbitm_QueueStatus564 0x091508d0
#define XPB_nbi1_nbitm_QueueStatus565 0x091508d4
#define XPB_nbi1_nbitm_QueueStatus566 0x091508d8
#define XPB_nbi1_nbitm_QueueStatus567 0x091508dc
#define XPB_nbi1_nbitm_QueueStatus568 0x091508e0
#define XPB_nbi1_nbitm_QueueStatus569 0x091508e4
#define XPB_nbi1_nbitm_QueueStatus570 0x091508e8
#define XPB_nbi1_nbitm_QueueStatus571 0x091508ec
#define XPB_nbi1_nbitm_QueueStatus572 0x091508f0
#define XPB_nbi1_nbitm_QueueStatus573 0x091508f4
#define XPB_nbi1_nbitm_QueueStatus574 0x091508f8
#define XPB_nbi1_nbitm_QueueStatus575 0x091508fc
#define XPB_nbi1_nbitm_QueueStatus576 0x09150900
#define XPB_nbi1_nbitm_QueueStatus577 0x09150904
#define XPB_nbi1_nbitm_QueueStatus578 0x09150908
#define XPB_nbi1_nbitm_QueueStatus579 0x0915090c
#define XPB_nbi1_nbitm_QueueStatus580 0x09150910
#define XPB_nbi1_nbitm_QueueStatus581 0x09150914
#define XPB_nbi1_nbitm_QueueStatus582 0x09150918
#define XPB_nbi1_nbitm_QueueStatus583 0x0915091c
#define XPB_nbi1_nbitm_QueueStatus584 0x09150920
#define XPB_nbi1_nbitm_QueueStatus585 0x09150924
#define XPB_nbi1_nbitm_QueueStatus586 0x09150928
#define XPB_nbi1_nbitm_QueueStatus587 0x0915092c
#define XPB_nbi1_nbitm_QueueStatus588 0x09150930
#define XPB_nbi1_nbitm_QueueStatus589 0x09150934
#define XPB_nbi1_nbitm_QueueStatus590 0x09150938
#define XPB_nbi1_nbitm_QueueStatus591 0x0915093c
#define XPB_nbi1_nbitm_QueueStatus592 0x09150940
#define XPB_nbi1_nbitm_QueueStatus593 0x09150944
#define XPB_nbi1_nbitm_QueueStatus594 0x09150948
#define XPB_nbi1_nbitm_QueueStatus595 0x0915094c
#define XPB_nbi1_nbitm_QueueStatus596 0x09150950
#define XPB_nbi1_nbitm_QueueStatus597 0x09150954
#define XPB_nbi1_nbitm_QueueStatus598 0x09150958
#define XPB_nbi1_nbitm_QueueStatus599 0x0915095c
#define XPB_nbi1_nbitm_QueueStatus600 0x09150960
#define XPB_nbi1_nbitm_QueueStatus601 0x09150964
#define XPB_nbi1_nbitm_QueueStatus602 0x09150968
#define XPB_nbi1_nbitm_QueueStatus603 0x0915096c
#define XPB_nbi1_nbitm_QueueStatus604 0x09150970
#define XPB_nbi1_nbitm_QueueStatus605 0x09150974
#define XPB_nbi1_nbitm_QueueStatus606 0x09150978
#define XPB_nbi1_nbitm_QueueStatus607 0x0915097c
#define XPB_nbi1_nbitm_QueueStatus608 0x09150980
#define XPB_nbi1_nbitm_QueueStatus609 0x09150984
#define XPB_nbi1_nbitm_QueueStatus610 0x09150988
#define XPB_nbi1_nbitm_QueueStatus611 0x0915098c
#define XPB_nbi1_nbitm_QueueStatus612 0x09150990
#define XPB_nbi1_nbitm_QueueStatus613 0x09150994
#define XPB_nbi1_nbitm_QueueStatus614 0x09150998
#define XPB_nbi1_nbitm_QueueStatus615 0x0915099c
#define XPB_nbi1_nbitm_QueueStatus616 0x091509a0
#define XPB_nbi1_nbitm_QueueStatus617 0x091509a4
#define XPB_nbi1_nbitm_QueueStatus618 0x091509a8
#define XPB_nbi1_nbitm_QueueStatus619 0x091509ac
#define XPB_nbi1_nbitm_QueueStatus620 0x091509b0
#define XPB_nbi1_nbitm_QueueStatus621 0x091509b4
#define XPB_nbi1_nbitm_QueueStatus622 0x091509b8
#define XPB_nbi1_nbitm_QueueStatus623 0x091509bc
#define XPB_nbi1_nbitm_QueueStatus624 0x091509c0
#define XPB_nbi1_nbitm_QueueStatus625 0x091509c4
#define XPB_nbi1_nbitm_QueueStatus626 0x091509c8
#define XPB_nbi1_nbitm_QueueStatus627 0x091509cc
#define XPB_nbi1_nbitm_QueueStatus628 0x091509d0
#define XPB_nbi1_nbitm_QueueStatus629 0x091509d4
#define XPB_nbi1_nbitm_QueueStatus630 0x091509d8
#define XPB_nbi1_nbitm_QueueStatus631 0x091509dc
#define XPB_nbi1_nbitm_QueueStatus632 0x091509e0
#define XPB_nbi1_nbitm_QueueStatus633 0x091509e4
#define XPB_nbi1_nbitm_QueueStatus634 0x091509e8
#define XPB_nbi1_nbitm_QueueStatus635 0x091509ec
#define XPB_nbi1_nbitm_QueueStatus636 0x091509f0
#define XPB_nbi1_nbitm_QueueStatus637 0x091509f4
#define XPB_nbi1_nbitm_QueueStatus638 0x091509f8
#define XPB_nbi1_nbitm_QueueStatus639 0x091509fc
#define XPB_nbi1_nbitm_QueueStatus640 0x09150a00
#define XPB_nbi1_nbitm_QueueStatus641 0x09150a04
#define XPB_nbi1_nbitm_QueueStatus642 0x09150a08
#define XPB_nbi1_nbitm_QueueStatus643 0x09150a0c
#define XPB_nbi1_nbitm_QueueStatus644 0x09150a10
#define XPB_nbi1_nbitm_QueueStatus645 0x09150a14
#define XPB_nbi1_nbitm_QueueStatus646 0x09150a18
#define XPB_nbi1_nbitm_QueueStatus647 0x09150a1c
#define XPB_nbi1_nbitm_QueueStatus648 0x09150a20
#define XPB_nbi1_nbitm_QueueStatus649 0x09150a24
#define XPB_nbi1_nbitm_QueueStatus650 0x09150a28
#define XPB_nbi1_nbitm_QueueStatus651 0x09150a2c
#define XPB_nbi1_nbitm_QueueStatus652 0x09150a30
#define XPB_nbi1_nbitm_QueueStatus653 0x09150a34
#define XPB_nbi1_nbitm_QueueStatus654 0x09150a38
#define XPB_nbi1_nbitm_QueueStatus655 0x09150a3c
#define XPB_nbi1_nbitm_QueueStatus656 0x09150a40
#define XPB_nbi1_nbitm_QueueStatus657 0x09150a44
#define XPB_nbi1_nbitm_QueueStatus658 0x09150a48
#define XPB_nbi1_nbitm_QueueStatus659 0x09150a4c
#define XPB_nbi1_nbitm_QueueStatus660 0x09150a50
#define XPB_nbi1_nbitm_QueueStatus661 0x09150a54
#define XPB_nbi1_nbitm_QueueStatus662 0x09150a58
#define XPB_nbi1_nbitm_QueueStatus663 0x09150a5c
#define XPB_nbi1_nbitm_QueueStatus664 0x09150a60
#define XPB_nbi1_nbitm_QueueStatus665 0x09150a64
#define XPB_nbi1_nbitm_QueueStatus666 0x09150a68
#define XPB_nbi1_nbitm_QueueStatus667 0x09150a6c
#define XPB_nbi1_nbitm_QueueStatus668 0x09150a70
#define XPB_nbi1_nbitm_QueueStatus669 0x09150a74
#define XPB_nbi1_nbitm_QueueStatus670 0x09150a78
#define XPB_nbi1_nbitm_QueueStatus671 0x09150a7c
#define XPB_nbi1_nbitm_QueueStatus672 0x09150a80
#define XPB_nbi1_nbitm_QueueStatus673 0x09150a84
#define XPB_nbi1_nbitm_QueueStatus674 0x09150a88
#define XPB_nbi1_nbitm_QueueStatus675 0x09150a8c
#define XPB_nbi1_nbitm_QueueStatus676 0x09150a90
#define XPB_nbi1_nbitm_QueueStatus677 0x09150a94
#define XPB_nbi1_nbitm_QueueStatus678 0x09150a98
#define XPB_nbi1_nbitm_QueueStatus679 0x09150a9c
#define XPB_nbi1_nbitm_QueueStatus680 0x09150aa0
#define XPB_nbi1_nbitm_QueueStatus681 0x09150aa4
#define XPB_nbi1_nbitm_QueueStatus682 0x09150aa8
#define XPB_nbi1_nbitm_QueueStatus683 0x09150aac
#define XPB_nbi1_nbitm_QueueStatus684 0x09150ab0
#define XPB_nbi1_nbitm_QueueStatus685 0x09150ab4
#define XPB_nbi1_nbitm_QueueStatus686 0x09150ab8
#define XPB_nbi1_nbitm_QueueStatus687 0x09150abc
#define XPB_nbi1_nbitm_QueueStatus688 0x09150ac0
#define XPB_nbi1_nbitm_QueueStatus689 0x09150ac4
#define XPB_nbi1_nbitm_QueueStatus690 0x09150ac8
#define XPB_nbi1_nbitm_QueueStatus691 0x09150acc
#define XPB_nbi1_nbitm_QueueStatus692 0x09150ad0
#define XPB_nbi1_nbitm_QueueStatus693 0x09150ad4
#define XPB_nbi1_nbitm_QueueStatus694 0x09150ad8
#define XPB_nbi1_nbitm_QueueStatus695 0x09150adc
#define XPB_nbi1_nbitm_QueueStatus696 0x09150ae0
#define XPB_nbi1_nbitm_QueueStatus697 0x09150ae4
#define XPB_nbi1_nbitm_QueueStatus698 0x09150ae8
#define XPB_nbi1_nbitm_QueueStatus699 0x09150aec
#define XPB_nbi1_nbitm_QueueStatus700 0x09150af0
#define XPB_nbi1_nbitm_QueueStatus701 0x09150af4
#define XPB_nbi1_nbitm_QueueStatus702 0x09150af8
#define XPB_nbi1_nbitm_QueueStatus703 0x09150afc
#define XPB_nbi1_nbitm_QueueStatus704 0x09150b00
#define XPB_nbi1_nbitm_QueueStatus705 0x09150b04
#define XPB_nbi1_nbitm_QueueStatus706 0x09150b08
#define XPB_nbi1_nbitm_QueueStatus707 0x09150b0c
#define XPB_nbi1_nbitm_QueueStatus708 0x09150b10
#define XPB_nbi1_nbitm_QueueStatus709 0x09150b14
#define XPB_nbi1_nbitm_QueueStatus710 0x09150b18
#define XPB_nbi1_nbitm_QueueStatus711 0x09150b1c
#define XPB_nbi1_nbitm_QueueStatus712 0x09150b20
#define XPB_nbi1_nbitm_QueueStatus713 0x09150b24
#define XPB_nbi1_nbitm_QueueStatus714 0x09150b28
#define XPB_nbi1_nbitm_QueueStatus715 0x09150b2c
#define XPB_nbi1_nbitm_QueueStatus716 0x09150b30
#define XPB_nbi1_nbitm_QueueStatus717 0x09150b34
#define XPB_nbi1_nbitm_QueueStatus718 0x09150b38
#define XPB_nbi1_nbitm_QueueStatus719 0x09150b3c
#define XPB_nbi1_nbitm_QueueStatus720 0x09150b40
#define XPB_nbi1_nbitm_QueueStatus721 0x09150b44
#define XPB_nbi1_nbitm_QueueStatus722 0x09150b48
#define XPB_nbi1_nbitm_QueueStatus723 0x09150b4c
#define XPB_nbi1_nbitm_QueueStatus724 0x09150b50
#define XPB_nbi1_nbitm_QueueStatus725 0x09150b54
#define XPB_nbi1_nbitm_QueueStatus726 0x09150b58
#define XPB_nbi1_nbitm_QueueStatus727 0x09150b5c
#define XPB_nbi1_nbitm_QueueStatus728 0x09150b60
#define XPB_nbi1_nbitm_QueueStatus729 0x09150b64
#define XPB_nbi1_nbitm_QueueStatus730 0x09150b68
#define XPB_nbi1_nbitm_QueueStatus731 0x09150b6c
#define XPB_nbi1_nbitm_QueueStatus732 0x09150b70
#define XPB_nbi1_nbitm_QueueStatus733 0x09150b74
#define XPB_nbi1_nbitm_QueueStatus734 0x09150b78
#define XPB_nbi1_nbitm_QueueStatus735 0x09150b7c
#define XPB_nbi1_nbitm_QueueStatus736 0x09150b80
#define XPB_nbi1_nbitm_QueueStatus737 0x09150b84
#define XPB_nbi1_nbitm_QueueStatus738 0x09150b88
#define XPB_nbi1_nbitm_QueueStatus739 0x09150b8c
#define XPB_nbi1_nbitm_QueueStatus740 0x09150b90
#define XPB_nbi1_nbitm_QueueStatus741 0x09150b94
#define XPB_nbi1_nbitm_QueueStatus742 0x09150b98
#define XPB_nbi1_nbitm_QueueStatus743 0x09150b9c
#define XPB_nbi1_nbitm_QueueStatus744 0x09150ba0
#define XPB_nbi1_nbitm_QueueStatus745 0x09150ba4
#define XPB_nbi1_nbitm_QueueStatus746 0x09150ba8
#define XPB_nbi1_nbitm_QueueStatus747 0x09150bac
#define XPB_nbi1_nbitm_QueueStatus748 0x09150bb0
#define XPB_nbi1_nbitm_QueueStatus749 0x09150bb4
#define XPB_nbi1_nbitm_QueueStatus750 0x09150bb8
#define XPB_nbi1_nbitm_QueueStatus751 0x09150bbc
#define XPB_nbi1_nbitm_QueueStatus752 0x09150bc0
#define XPB_nbi1_nbitm_QueueStatus753 0x09150bc4
#define XPB_nbi1_nbitm_QueueStatus754 0x09150bc8
#define XPB_nbi1_nbitm_QueueStatus755 0x09150bcc
#define XPB_nbi1_nbitm_QueueStatus756 0x09150bd0
#define XPB_nbi1_nbitm_QueueStatus757 0x09150bd4
#define XPB_nbi1_nbitm_QueueStatus758 0x09150bd8
#define XPB_nbi1_nbitm_QueueStatus759 0x09150bdc
#define XPB_nbi1_nbitm_QueueStatus760 0x09150be0
#define XPB_nbi1_nbitm_QueueStatus761 0x09150be4
#define XPB_nbi1_nbitm_QueueStatus762 0x09150be8
#define XPB_nbi1_nbitm_QueueStatus763 0x09150bec
#define XPB_nbi1_nbitm_QueueStatus764 0x09150bf0
#define XPB_nbi1_nbitm_QueueStatus765 0x09150bf4
#define XPB_nbi1_nbitm_QueueStatus766 0x09150bf8
#define XPB_nbi1_nbitm_QueueStatus767 0x09150bfc
#define XPB_nbi1_nbitm_QueueStatus768 0x09150c00
#define XPB_nbi1_nbitm_QueueStatus769 0x09150c04
#define XPB_nbi1_nbitm_QueueStatus770 0x09150c08
#define XPB_nbi1_nbitm_QueueStatus771 0x09150c0c
#define XPB_nbi1_nbitm_QueueStatus772 0x09150c10
#define XPB_nbi1_nbitm_QueueStatus773 0x09150c14
#define XPB_nbi1_nbitm_QueueStatus774 0x09150c18
#define XPB_nbi1_nbitm_QueueStatus775 0x09150c1c
#define XPB_nbi1_nbitm_QueueStatus776 0x09150c20
#define XPB_nbi1_nbitm_QueueStatus777 0x09150c24
#define XPB_nbi1_nbitm_QueueStatus778 0x09150c28
#define XPB_nbi1_nbitm_QueueStatus779 0x09150c2c
#define XPB_nbi1_nbitm_QueueStatus780 0x09150c30
#define XPB_nbi1_nbitm_QueueStatus781 0x09150c34
#define XPB_nbi1_nbitm_QueueStatus782 0x09150c38
#define XPB_nbi1_nbitm_QueueStatus783 0x09150c3c
#define XPB_nbi1_nbitm_QueueStatus784 0x09150c40
#define XPB_nbi1_nbitm_QueueStatus785 0x09150c44
#define XPB_nbi1_nbitm_QueueStatus786 0x09150c48
#define XPB_nbi1_nbitm_QueueStatus787 0x09150c4c
#define XPB_nbi1_nbitm_QueueStatus788 0x09150c50
#define XPB_nbi1_nbitm_QueueStatus789 0x09150c54
#define XPB_nbi1_nbitm_QueueStatus790 0x09150c58
#define XPB_nbi1_nbitm_QueueStatus791 0x09150c5c
#define XPB_nbi1_nbitm_QueueStatus792 0x09150c60
#define XPB_nbi1_nbitm_QueueStatus793 0x09150c64
#define XPB_nbi1_nbitm_QueueStatus794 0x09150c68
#define XPB_nbi1_nbitm_QueueStatus795 0x09150c6c
#define XPB_nbi1_nbitm_QueueStatus796 0x09150c70
#define XPB_nbi1_nbitm_QueueStatus797 0x09150c74
#define XPB_nbi1_nbitm_QueueStatus798 0x09150c78
#define XPB_nbi1_nbitm_QueueStatus799 0x09150c7c
#define XPB_nbi1_nbitm_QueueStatus800 0x09150c80
#define XPB_nbi1_nbitm_QueueStatus801 0x09150c84
#define XPB_nbi1_nbitm_QueueStatus802 0x09150c88
#define XPB_nbi1_nbitm_QueueStatus803 0x09150c8c
#define XPB_nbi1_nbitm_QueueStatus804 0x09150c90
#define XPB_nbi1_nbitm_QueueStatus805 0x09150c94
#define XPB_nbi1_nbitm_QueueStatus806 0x09150c98
#define XPB_nbi1_nbitm_QueueStatus807 0x09150c9c
#define XPB_nbi1_nbitm_QueueStatus808 0x09150ca0
#define XPB_nbi1_nbitm_QueueStatus809 0x09150ca4
#define XPB_nbi1_nbitm_QueueStatus810 0x09150ca8
#define XPB_nbi1_nbitm_QueueStatus811 0x09150cac
#define XPB_nbi1_nbitm_QueueStatus812 0x09150cb0
#define XPB_nbi1_nbitm_QueueStatus813 0x09150cb4
#define XPB_nbi1_nbitm_QueueStatus814 0x09150cb8
#define XPB_nbi1_nbitm_QueueStatus815 0x09150cbc
#define XPB_nbi1_nbitm_QueueStatus816 0x09150cc0
#define XPB_nbi1_nbitm_QueueStatus817 0x09150cc4
#define XPB_nbi1_nbitm_QueueStatus818 0x09150cc8
#define XPB_nbi1_nbitm_QueueStatus819 0x09150ccc
#define XPB_nbi1_nbitm_QueueStatus820 0x09150cd0
#define XPB_nbi1_nbitm_QueueStatus821 0x09150cd4
#define XPB_nbi1_nbitm_QueueStatus822 0x09150cd8
#define XPB_nbi1_nbitm_QueueStatus823 0x09150cdc
#define XPB_nbi1_nbitm_QueueStatus824 0x09150ce0
#define XPB_nbi1_nbitm_QueueStatus825 0x09150ce4
#define XPB_nbi1_nbitm_QueueStatus826 0x09150ce8
#define XPB_nbi1_nbitm_QueueStatus827 0x09150cec
#define XPB_nbi1_nbitm_QueueStatus828 0x09150cf0
#define XPB_nbi1_nbitm_QueueStatus829 0x09150cf4
#define XPB_nbi1_nbitm_QueueStatus830 0x09150cf8
#define XPB_nbi1_nbitm_QueueStatus831 0x09150cfc
#define XPB_nbi1_nbitm_QueueStatus832 0x09150d00
#define XPB_nbi1_nbitm_QueueStatus833 0x09150d04
#define XPB_nbi1_nbitm_QueueStatus834 0x09150d08
#define XPB_nbi1_nbitm_QueueStatus835 0x09150d0c
#define XPB_nbi1_nbitm_QueueStatus836 0x09150d10
#define XPB_nbi1_nbitm_QueueStatus837 0x09150d14
#define XPB_nbi1_nbitm_QueueStatus838 0x09150d18
#define XPB_nbi1_nbitm_QueueStatus839 0x09150d1c
#define XPB_nbi1_nbitm_QueueStatus840 0x09150d20
#define XPB_nbi1_nbitm_QueueStatus841 0x09150d24
#define XPB_nbi1_nbitm_QueueStatus842 0x09150d28
#define XPB_nbi1_nbitm_QueueStatus843 0x09150d2c
#define XPB_nbi1_nbitm_QueueStatus844 0x09150d30
#define XPB_nbi1_nbitm_QueueStatus845 0x09150d34
#define XPB_nbi1_nbitm_QueueStatus846 0x09150d38
#define XPB_nbi1_nbitm_QueueStatus847 0x09150d3c
#define XPB_nbi1_nbitm_QueueStatus848 0x09150d40
#define XPB_nbi1_nbitm_QueueStatus849 0x09150d44
#define XPB_nbi1_nbitm_QueueStatus850 0x09150d48
#define XPB_nbi1_nbitm_QueueStatus851 0x09150d4c
#define XPB_nbi1_nbitm_QueueStatus852 0x09150d50
#define XPB_nbi1_nbitm_QueueStatus853 0x09150d54
#define XPB_nbi1_nbitm_QueueStatus854 0x09150d58
#define XPB_nbi1_nbitm_QueueStatus855 0x09150d5c
#define XPB_nbi1_nbitm_QueueStatus856 0x09150d60
#define XPB_nbi1_nbitm_QueueStatus857 0x09150d64
#define XPB_nbi1_nbitm_QueueStatus858 0x09150d68
#define XPB_nbi1_nbitm_QueueStatus859 0x09150d6c
#define XPB_nbi1_nbitm_QueueStatus860 0x09150d70
#define XPB_nbi1_nbitm_QueueStatus861 0x09150d74
#define XPB_nbi1_nbitm_QueueStatus862 0x09150d78
#define XPB_nbi1_nbitm_QueueStatus863 0x09150d7c
#define XPB_nbi1_nbitm_QueueStatus864 0x09150d80
#define XPB_nbi1_nbitm_QueueStatus865 0x09150d84
#define XPB_nbi1_nbitm_QueueStatus866 0x09150d88
#define XPB_nbi1_nbitm_QueueStatus867 0x09150d8c
#define XPB_nbi1_nbitm_QueueStatus868 0x09150d90
#define XPB_nbi1_nbitm_QueueStatus869 0x09150d94
#define XPB_nbi1_nbitm_QueueStatus870 0x09150d98
#define XPB_nbi1_nbitm_QueueStatus871 0x09150d9c
#define XPB_nbi1_nbitm_QueueStatus872 0x09150da0
#define XPB_nbi1_nbitm_QueueStatus873 0x09150da4
#define XPB_nbi1_nbitm_QueueStatus874 0x09150da8
#define XPB_nbi1_nbitm_QueueStatus875 0x09150dac
#define XPB_nbi1_nbitm_QueueStatus876 0x09150db0
#define XPB_nbi1_nbitm_QueueStatus877 0x09150db4
#define XPB_nbi1_nbitm_QueueStatus878 0x09150db8
#define XPB_nbi1_nbitm_QueueStatus879 0x09150dbc
#define XPB_nbi1_nbitm_QueueStatus880 0x09150dc0
#define XPB_nbi1_nbitm_QueueStatus881 0x09150dc4
#define XPB_nbi1_nbitm_QueueStatus882 0x09150dc8
#define XPB_nbi1_nbitm_QueueStatus883 0x09150dcc
#define XPB_nbi1_nbitm_QueueStatus884 0x09150dd0
#define XPB_nbi1_nbitm_QueueStatus885 0x09150dd4
#define XPB_nbi1_nbitm_QueueStatus886 0x09150dd8
#define XPB_nbi1_nbitm_QueueStatus887 0x09150ddc
#define XPB_nbi1_nbitm_QueueStatus888 0x09150de0
#define XPB_nbi1_nbitm_QueueStatus889 0x09150de4
#define XPB_nbi1_nbitm_QueueStatus890 0x09150de8
#define XPB_nbi1_nbitm_QueueStatus891 0x09150dec
#define XPB_nbi1_nbitm_QueueStatus892 0x09150df0
#define XPB_nbi1_nbitm_QueueStatus893 0x09150df4
#define XPB_nbi1_nbitm_QueueStatus894 0x09150df8
#define XPB_nbi1_nbitm_QueueStatus895 0x09150dfc
#define XPB_nbi1_nbitm_QueueStatus896 0x09150e00
#define XPB_nbi1_nbitm_QueueStatus897 0x09150e04
#define XPB_nbi1_nbitm_QueueStatus898 0x09150e08
#define XPB_nbi1_nbitm_QueueStatus899 0x09150e0c
#define XPB_nbi1_nbitm_QueueStatus900 0x09150e10
#define XPB_nbi1_nbitm_QueueStatus901 0x09150e14
#define XPB_nbi1_nbitm_QueueStatus902 0x09150e18
#define XPB_nbi1_nbitm_QueueStatus903 0x09150e1c
#define XPB_nbi1_nbitm_QueueStatus904 0x09150e20
#define XPB_nbi1_nbitm_QueueStatus905 0x09150e24
#define XPB_nbi1_nbitm_QueueStatus906 0x09150e28
#define XPB_nbi1_nbitm_QueueStatus907 0x09150e2c
#define XPB_nbi1_nbitm_QueueStatus908 0x09150e30
#define XPB_nbi1_nbitm_QueueStatus909 0x09150e34
#define XPB_nbi1_nbitm_QueueStatus910 0x09150e38
#define XPB_nbi1_nbitm_QueueStatus911 0x09150e3c
#define XPB_nbi1_nbitm_QueueStatus912 0x09150e40
#define XPB_nbi1_nbitm_QueueStatus913 0x09150e44
#define XPB_nbi1_nbitm_QueueStatus914 0x09150e48
#define XPB_nbi1_nbitm_QueueStatus915 0x09150e4c
#define XPB_nbi1_nbitm_QueueStatus916 0x09150e50
#define XPB_nbi1_nbitm_QueueStatus917 0x09150e54
#define XPB_nbi1_nbitm_QueueStatus918 0x09150e58
#define XPB_nbi1_nbitm_QueueStatus919 0x09150e5c
#define XPB_nbi1_nbitm_QueueStatus920 0x09150e60
#define XPB_nbi1_nbitm_QueueStatus921 0x09150e64
#define XPB_nbi1_nbitm_QueueStatus922 0x09150e68
#define XPB_nbi1_nbitm_QueueStatus923 0x09150e6c
#define XPB_nbi1_nbitm_QueueStatus924 0x09150e70
#define XPB_nbi1_nbitm_QueueStatus925 0x09150e74
#define XPB_nbi1_nbitm_QueueStatus926 0x09150e78
#define XPB_nbi1_nbitm_QueueStatus927 0x09150e7c
#define XPB_nbi1_nbitm_QueueStatus928 0x09150e80
#define XPB_nbi1_nbitm_QueueStatus929 0x09150e84
#define XPB_nbi1_nbitm_QueueStatus930 0x09150e88
#define XPB_nbi1_nbitm_QueueStatus931 0x09150e8c
#define XPB_nbi1_nbitm_QueueStatus932 0x09150e90
#define XPB_nbi1_nbitm_QueueStatus933 0x09150e94
#define XPB_nbi1_nbitm_QueueStatus934 0x09150e98
#define XPB_nbi1_nbitm_QueueStatus935 0x09150e9c
#define XPB_nbi1_nbitm_QueueStatus936 0x09150ea0
#define XPB_nbi1_nbitm_QueueStatus937 0x09150ea4
#define XPB_nbi1_nbitm_QueueStatus938 0x09150ea8
#define XPB_nbi1_nbitm_QueueStatus939 0x09150eac
#define XPB_nbi1_nbitm_QueueStatus940 0x09150eb0
#define XPB_nbi1_nbitm_QueueStatus941 0x09150eb4
#define XPB_nbi1_nbitm_QueueStatus942 0x09150eb8
#define XPB_nbi1_nbitm_QueueStatus943 0x09150ebc
#define XPB_nbi1_nbitm_QueueStatus944 0x09150ec0
#define XPB_nbi1_nbitm_QueueStatus945 0x09150ec4
#define XPB_nbi1_nbitm_QueueStatus946 0x09150ec8
#define XPB_nbi1_nbitm_QueueStatus947 0x09150ecc
#define XPB_nbi1_nbitm_QueueStatus948 0x09150ed0
#define XPB_nbi1_nbitm_QueueStatus949 0x09150ed4
#define XPB_nbi1_nbitm_QueueStatus950 0x09150ed8
#define XPB_nbi1_nbitm_QueueStatus951 0x09150edc
#define XPB_nbi1_nbitm_QueueStatus952 0x09150ee0
#define XPB_nbi1_nbitm_QueueStatus953 0x09150ee4
#define XPB_nbi1_nbitm_QueueStatus954 0x09150ee8
#define XPB_nbi1_nbitm_QueueStatus955 0x09150eec
#define XPB_nbi1_nbitm_QueueStatus956 0x09150ef0
#define XPB_nbi1_nbitm_QueueStatus957 0x09150ef4
#define XPB_nbi1_nbitm_QueueStatus958 0x09150ef8
#define XPB_nbi1_nbitm_QueueStatus959 0x09150efc
#define XPB_nbi1_nbitm_QueueStatus960 0x09150f00
#define XPB_nbi1_nbitm_QueueStatus961 0x09150f04
#define XPB_nbi1_nbitm_QueueStatus962 0x09150f08
#define XPB_nbi1_nbitm_QueueStatus963 0x09150f0c
#define XPB_nbi1_nbitm_QueueStatus964 0x09150f10
#define XPB_nbi1_nbitm_QueueStatus965 0x09150f14
#define XPB_nbi1_nbitm_QueueStatus966 0x09150f18
#define XPB_nbi1_nbitm_QueueStatus967 0x09150f1c
#define XPB_nbi1_nbitm_QueueStatus968 0x09150f20
#define XPB_nbi1_nbitm_QueueStatus969 0x09150f24
#define XPB_nbi1_nbitm_QueueStatus970 0x09150f28
#define XPB_nbi1_nbitm_QueueStatus971 0x09150f2c
#define XPB_nbi1_nbitm_QueueStatus972 0x09150f30
#define XPB_nbi1_nbitm_QueueStatus973 0x09150f34
#define XPB_nbi1_nbitm_QueueStatus974 0x09150f38
#define XPB_nbi1_nbitm_QueueStatus975 0x09150f3c
#define XPB_nbi1_nbitm_QueueStatus976 0x09150f40
#define XPB_nbi1_nbitm_QueueStatus977 0x09150f44
#define XPB_nbi1_nbitm_QueueStatus978 0x09150f48
#define XPB_nbi1_nbitm_QueueStatus979 0x09150f4c
#define XPB_nbi1_nbitm_QueueStatus980 0x09150f50
#define XPB_nbi1_nbitm_QueueStatus981 0x09150f54
#define XPB_nbi1_nbitm_QueueStatus982 0x09150f58
#define XPB_nbi1_nbitm_QueueStatus983 0x09150f5c
#define XPB_nbi1_nbitm_QueueStatus984 0x09150f60
#define XPB_nbi1_nbitm_QueueStatus985 0x09150f64
#define XPB_nbi1_nbitm_QueueStatus986 0x09150f68
#define XPB_nbi1_nbitm_QueueStatus987 0x09150f6c
#define XPB_nbi1_nbitm_QueueStatus988 0x09150f70
#define XPB_nbi1_nbitm_QueueStatus989 0x09150f74
#define XPB_nbi1_nbitm_QueueStatus990 0x09150f78
#define XPB_nbi1_nbitm_QueueStatus991 0x09150f7c
#define XPB_nbi1_nbitm_QueueStatus992 0x09150f80
#define XPB_nbi1_nbitm_QueueStatus993 0x09150f84
#define XPB_nbi1_nbitm_QueueStatus994 0x09150f88
#define XPB_nbi1_nbitm_QueueStatus995 0x09150f8c
#define XPB_nbi1_nbitm_QueueStatus996 0x09150f90
#define XPB_nbi1_nbitm_QueueStatus997 0x09150f94
#define XPB_nbi1_nbitm_QueueStatus998 0x09150f98
#define XPB_nbi1_nbitm_QueueStatus999 0x09150f9c
#define XPB_nbi1_nbitm_QueueStatus1000 0x09150fa0
#define XPB_nbi1_nbitm_QueueStatus1001 0x09150fa4
#define XPB_nbi1_nbitm_QueueStatus1002 0x09150fa8
#define XPB_nbi1_nbitm_QueueStatus1003 0x09150fac
#define XPB_nbi1_nbitm_QueueStatus1004 0x09150fb0
#define XPB_nbi1_nbitm_QueueStatus1005 0x09150fb4
#define XPB_nbi1_nbitm_QueueStatus1006 0x09150fb8
#define XPB_nbi1_nbitm_QueueStatus1007 0x09150fbc
#define XPB_nbi1_nbitm_QueueStatus1008 0x09150fc0
#define XPB_nbi1_nbitm_QueueStatus1009 0x09150fc4
#define XPB_nbi1_nbitm_QueueStatus1010 0x09150fc8
#define XPB_nbi1_nbitm_QueueStatus1011 0x09150fcc
#define XPB_nbi1_nbitm_QueueStatus1012 0x09150fd0
#define XPB_nbi1_nbitm_QueueStatus1013 0x09150fd4
#define XPB_nbi1_nbitm_QueueStatus1014 0x09150fd8
#define XPB_nbi1_nbitm_QueueStatus1015 0x09150fdc
#define XPB_nbi1_nbitm_QueueStatus1016 0x09150fe0
#define XPB_nbi1_nbitm_QueueStatus1017 0x09150fe4
#define XPB_nbi1_nbitm_QueueStatus1018 0x09150fe8
#define XPB_nbi1_nbitm_QueueStatus1019 0x09150fec
#define XPB_nbi1_nbitm_QueueStatus1020 0x09150ff0
#define XPB_nbi1_nbitm_QueueStatus1021 0x09150ff4
#define XPB_nbi1_nbitm_QueueStatus1022 0x09150ff8
#define XPB_nbi1_nbitm_QueueStatus1023 0x09150ffc
#define XPB_nbi1_nbitm_QueueConfig0 0x09151000
#define XPB_nbi1_nbitm_QueueConfig1 0x09151004
#define XPB_nbi1_nbitm_QueueConfig2 0x09151008
#define XPB_nbi1_nbitm_QueueConfig3 0x0915100c
#define XPB_nbi1_nbitm_QueueConfig4 0x09151010
#define XPB_nbi1_nbitm_QueueConfig5 0x09151014
#define XPB_nbi1_nbitm_QueueConfig6 0x09151018
#define XPB_nbi1_nbitm_QueueConfig7 0x0915101c
#define XPB_nbi1_nbitm_QueueConfig8 0x09151020
#define XPB_nbi1_nbitm_QueueConfig9 0x09151024
#define XPB_nbi1_nbitm_QueueConfig10 0x09151028
#define XPB_nbi1_nbitm_QueueConfig11 0x0915102c
#define XPB_nbi1_nbitm_QueueConfig12 0x09151030
#define XPB_nbi1_nbitm_QueueConfig13 0x09151034
#define XPB_nbi1_nbitm_QueueConfig14 0x09151038
#define XPB_nbi1_nbitm_QueueConfig15 0x0915103c
#define XPB_nbi1_nbitm_QueueConfig16 0x09151040
#define XPB_nbi1_nbitm_QueueConfig17 0x09151044
#define XPB_nbi1_nbitm_QueueConfig18 0x09151048
#define XPB_nbi1_nbitm_QueueConfig19 0x0915104c
#define XPB_nbi1_nbitm_QueueConfig20 0x09151050
#define XPB_nbi1_nbitm_QueueConfig21 0x09151054
#define XPB_nbi1_nbitm_QueueConfig22 0x09151058
#define XPB_nbi1_nbitm_QueueConfig23 0x0915105c
#define XPB_nbi1_nbitm_QueueConfig24 0x09151060
#define XPB_nbi1_nbitm_QueueConfig25 0x09151064
#define XPB_nbi1_nbitm_QueueConfig26 0x09151068
#define XPB_nbi1_nbitm_QueueConfig27 0x0915106c
#define XPB_nbi1_nbitm_QueueConfig28 0x09151070
#define XPB_nbi1_nbitm_QueueConfig29 0x09151074
#define XPB_nbi1_nbitm_QueueConfig30 0x09151078
#define XPB_nbi1_nbitm_QueueConfig31 0x0915107c
#define XPB_nbi1_nbitm_QueueConfig32 0x09151080
#define XPB_nbi1_nbitm_QueueConfig33 0x09151084
#define XPB_nbi1_nbitm_QueueConfig34 0x09151088
#define XPB_nbi1_nbitm_QueueConfig35 0x0915108c
#define XPB_nbi1_nbitm_QueueConfig36 0x09151090
#define XPB_nbi1_nbitm_QueueConfig37 0x09151094
#define XPB_nbi1_nbitm_QueueConfig38 0x09151098
#define XPB_nbi1_nbitm_QueueConfig39 0x0915109c
#define XPB_nbi1_nbitm_QueueConfig40 0x091510a0
#define XPB_nbi1_nbitm_QueueConfig41 0x091510a4
#define XPB_nbi1_nbitm_QueueConfig42 0x091510a8
#define XPB_nbi1_nbitm_QueueConfig43 0x091510ac
#define XPB_nbi1_nbitm_QueueConfig44 0x091510b0
#define XPB_nbi1_nbitm_QueueConfig45 0x091510b4
#define XPB_nbi1_nbitm_QueueConfig46 0x091510b8
#define XPB_nbi1_nbitm_QueueConfig47 0x091510bc
#define XPB_nbi1_nbitm_QueueConfig48 0x091510c0
#define XPB_nbi1_nbitm_QueueConfig49 0x091510c4
#define XPB_nbi1_nbitm_QueueConfig50 0x091510c8
#define XPB_nbi1_nbitm_QueueConfig51 0x091510cc
#define XPB_nbi1_nbitm_QueueConfig52 0x091510d0
#define XPB_nbi1_nbitm_QueueConfig53 0x091510d4
#define XPB_nbi1_nbitm_QueueConfig54 0x091510d8
#define XPB_nbi1_nbitm_QueueConfig55 0x091510dc
#define XPB_nbi1_nbitm_QueueConfig56 0x091510e0
#define XPB_nbi1_nbitm_QueueConfig57 0x091510e4
#define XPB_nbi1_nbitm_QueueConfig58 0x091510e8
#define XPB_nbi1_nbitm_QueueConfig59 0x091510ec
#define XPB_nbi1_nbitm_QueueConfig60 0x091510f0
#define XPB_nbi1_nbitm_QueueConfig61 0x091510f4
#define XPB_nbi1_nbitm_QueueConfig62 0x091510f8
#define XPB_nbi1_nbitm_QueueConfig63 0x091510fc
#define XPB_nbi1_nbitm_QueueConfig64 0x09151100
#define XPB_nbi1_nbitm_QueueConfig65 0x09151104
#define XPB_nbi1_nbitm_QueueConfig66 0x09151108
#define XPB_nbi1_nbitm_QueueConfig67 0x0915110c
#define XPB_nbi1_nbitm_QueueConfig68 0x09151110
#define XPB_nbi1_nbitm_QueueConfig69 0x09151114
#define XPB_nbi1_nbitm_QueueConfig70 0x09151118
#define XPB_nbi1_nbitm_QueueConfig71 0x0915111c
#define XPB_nbi1_nbitm_QueueConfig72 0x09151120
#define XPB_nbi1_nbitm_QueueConfig73 0x09151124
#define XPB_nbi1_nbitm_QueueConfig74 0x09151128
#define XPB_nbi1_nbitm_QueueConfig75 0x0915112c
#define XPB_nbi1_nbitm_QueueConfig76 0x09151130
#define XPB_nbi1_nbitm_QueueConfig77 0x09151134
#define XPB_nbi1_nbitm_QueueConfig78 0x09151138
#define XPB_nbi1_nbitm_QueueConfig79 0x0915113c
#define XPB_nbi1_nbitm_QueueConfig80 0x09151140
#define XPB_nbi1_nbitm_QueueConfig81 0x09151144
#define XPB_nbi1_nbitm_QueueConfig82 0x09151148
#define XPB_nbi1_nbitm_QueueConfig83 0x0915114c
#define XPB_nbi1_nbitm_QueueConfig84 0x09151150
#define XPB_nbi1_nbitm_QueueConfig85 0x09151154
#define XPB_nbi1_nbitm_QueueConfig86 0x09151158
#define XPB_nbi1_nbitm_QueueConfig87 0x0915115c
#define XPB_nbi1_nbitm_QueueConfig88 0x09151160
#define XPB_nbi1_nbitm_QueueConfig89 0x09151164
#define XPB_nbi1_nbitm_QueueConfig90 0x09151168
#define XPB_nbi1_nbitm_QueueConfig91 0x0915116c
#define XPB_nbi1_nbitm_QueueConfig92 0x09151170
#define XPB_nbi1_nbitm_QueueConfig93 0x09151174
#define XPB_nbi1_nbitm_QueueConfig94 0x09151178
#define XPB_nbi1_nbitm_QueueConfig95 0x0915117c
#define XPB_nbi1_nbitm_QueueConfig96 0x09151180
#define XPB_nbi1_nbitm_QueueConfig97 0x09151184
#define XPB_nbi1_nbitm_QueueConfig98 0x09151188
#define XPB_nbi1_nbitm_QueueConfig99 0x0915118c
#define XPB_nbi1_nbitm_QueueConfig100 0x09151190
#define XPB_nbi1_nbitm_QueueConfig101 0x09151194
#define XPB_nbi1_nbitm_QueueConfig102 0x09151198
#define XPB_nbi1_nbitm_QueueConfig103 0x0915119c
#define XPB_nbi1_nbitm_QueueConfig104 0x091511a0
#define XPB_nbi1_nbitm_QueueConfig105 0x091511a4
#define XPB_nbi1_nbitm_QueueConfig106 0x091511a8
#define XPB_nbi1_nbitm_QueueConfig107 0x091511ac
#define XPB_nbi1_nbitm_QueueConfig108 0x091511b0
#define XPB_nbi1_nbitm_QueueConfig109 0x091511b4
#define XPB_nbi1_nbitm_QueueConfig110 0x091511b8
#define XPB_nbi1_nbitm_QueueConfig111 0x091511bc
#define XPB_nbi1_nbitm_QueueConfig112 0x091511c0
#define XPB_nbi1_nbitm_QueueConfig113 0x091511c4
#define XPB_nbi1_nbitm_QueueConfig114 0x091511c8
#define XPB_nbi1_nbitm_QueueConfig115 0x091511cc
#define XPB_nbi1_nbitm_QueueConfig116 0x091511d0
#define XPB_nbi1_nbitm_QueueConfig117 0x091511d4
#define XPB_nbi1_nbitm_QueueConfig118 0x091511d8
#define XPB_nbi1_nbitm_QueueConfig119 0x091511dc
#define XPB_nbi1_nbitm_QueueConfig120 0x091511e0
#define XPB_nbi1_nbitm_QueueConfig121 0x091511e4
#define XPB_nbi1_nbitm_QueueConfig122 0x091511e8
#define XPB_nbi1_nbitm_QueueConfig123 0x091511ec
#define XPB_nbi1_nbitm_QueueConfig124 0x091511f0
#define XPB_nbi1_nbitm_QueueConfig125 0x091511f4
#define XPB_nbi1_nbitm_QueueConfig126 0x091511f8
#define XPB_nbi1_nbitm_QueueConfig127 0x091511fc
#define XPB_nbi1_nbitm_QueueConfig128 0x09151200
#define XPB_nbi1_nbitm_QueueConfig129 0x09151204
#define XPB_nbi1_nbitm_QueueConfig130 0x09151208
#define XPB_nbi1_nbitm_QueueConfig131 0x0915120c
#define XPB_nbi1_nbitm_QueueConfig132 0x09151210
#define XPB_nbi1_nbitm_QueueConfig133 0x09151214
#define XPB_nbi1_nbitm_QueueConfig134 0x09151218
#define XPB_nbi1_nbitm_QueueConfig135 0x0915121c
#define XPB_nbi1_nbitm_QueueConfig136 0x09151220
#define XPB_nbi1_nbitm_QueueConfig137 0x09151224
#define XPB_nbi1_nbitm_QueueConfig138 0x09151228
#define XPB_nbi1_nbitm_QueueConfig139 0x0915122c
#define XPB_nbi1_nbitm_QueueConfig140 0x09151230
#define XPB_nbi1_nbitm_QueueConfig141 0x09151234
#define XPB_nbi1_nbitm_QueueConfig142 0x09151238
#define XPB_nbi1_nbitm_QueueConfig143 0x0915123c
#define XPB_nbi1_nbitm_QueueConfig144 0x09151240
#define XPB_nbi1_nbitm_QueueConfig145 0x09151244
#define XPB_nbi1_nbitm_QueueConfig146 0x09151248
#define XPB_nbi1_nbitm_QueueConfig147 0x0915124c
#define XPB_nbi1_nbitm_QueueConfig148 0x09151250
#define XPB_nbi1_nbitm_QueueConfig149 0x09151254
#define XPB_nbi1_nbitm_QueueConfig150 0x09151258
#define XPB_nbi1_nbitm_QueueConfig151 0x0915125c
#define XPB_nbi1_nbitm_QueueConfig152 0x09151260
#define XPB_nbi1_nbitm_QueueConfig153 0x09151264
#define XPB_nbi1_nbitm_QueueConfig154 0x09151268
#define XPB_nbi1_nbitm_QueueConfig155 0x0915126c
#define XPB_nbi1_nbitm_QueueConfig156 0x09151270
#define XPB_nbi1_nbitm_QueueConfig157 0x09151274
#define XPB_nbi1_nbitm_QueueConfig158 0x09151278
#define XPB_nbi1_nbitm_QueueConfig159 0x0915127c
#define XPB_nbi1_nbitm_QueueConfig160 0x09151280
#define XPB_nbi1_nbitm_QueueConfig161 0x09151284
#define XPB_nbi1_nbitm_QueueConfig162 0x09151288
#define XPB_nbi1_nbitm_QueueConfig163 0x0915128c
#define XPB_nbi1_nbitm_QueueConfig164 0x09151290
#define XPB_nbi1_nbitm_QueueConfig165 0x09151294
#define XPB_nbi1_nbitm_QueueConfig166 0x09151298
#define XPB_nbi1_nbitm_QueueConfig167 0x0915129c
#define XPB_nbi1_nbitm_QueueConfig168 0x091512a0
#define XPB_nbi1_nbitm_QueueConfig169 0x091512a4
#define XPB_nbi1_nbitm_QueueConfig170 0x091512a8
#define XPB_nbi1_nbitm_QueueConfig171 0x091512ac
#define XPB_nbi1_nbitm_QueueConfig172 0x091512b0
#define XPB_nbi1_nbitm_QueueConfig173 0x091512b4
#define XPB_nbi1_nbitm_QueueConfig174 0x091512b8
#define XPB_nbi1_nbitm_QueueConfig175 0x091512bc
#define XPB_nbi1_nbitm_QueueConfig176 0x091512c0
#define XPB_nbi1_nbitm_QueueConfig177 0x091512c4
#define XPB_nbi1_nbitm_QueueConfig178 0x091512c8
#define XPB_nbi1_nbitm_QueueConfig179 0x091512cc
#define XPB_nbi1_nbitm_QueueConfig180 0x091512d0
#define XPB_nbi1_nbitm_QueueConfig181 0x091512d4
#define XPB_nbi1_nbitm_QueueConfig182 0x091512d8
#define XPB_nbi1_nbitm_QueueConfig183 0x091512dc
#define XPB_nbi1_nbitm_QueueConfig184 0x091512e0
#define XPB_nbi1_nbitm_QueueConfig185 0x091512e4
#define XPB_nbi1_nbitm_QueueConfig186 0x091512e8
#define XPB_nbi1_nbitm_QueueConfig187 0x091512ec
#define XPB_nbi1_nbitm_QueueConfig188 0x091512f0
#define XPB_nbi1_nbitm_QueueConfig189 0x091512f4
#define XPB_nbi1_nbitm_QueueConfig190 0x091512f8
#define XPB_nbi1_nbitm_QueueConfig191 0x091512fc
#define XPB_nbi1_nbitm_QueueConfig192 0x09151300
#define XPB_nbi1_nbitm_QueueConfig193 0x09151304
#define XPB_nbi1_nbitm_QueueConfig194 0x09151308
#define XPB_nbi1_nbitm_QueueConfig195 0x0915130c
#define XPB_nbi1_nbitm_QueueConfig196 0x09151310
#define XPB_nbi1_nbitm_QueueConfig197 0x09151314
#define XPB_nbi1_nbitm_QueueConfig198 0x09151318
#define XPB_nbi1_nbitm_QueueConfig199 0x0915131c
#define XPB_nbi1_nbitm_QueueConfig200 0x09151320
#define XPB_nbi1_nbitm_QueueConfig201 0x09151324
#define XPB_nbi1_nbitm_QueueConfig202 0x09151328
#define XPB_nbi1_nbitm_QueueConfig203 0x0915132c
#define XPB_nbi1_nbitm_QueueConfig204 0x09151330
#define XPB_nbi1_nbitm_QueueConfig205 0x09151334
#define XPB_nbi1_nbitm_QueueConfig206 0x09151338
#define XPB_nbi1_nbitm_QueueConfig207 0x0915133c
#define XPB_nbi1_nbitm_QueueConfig208 0x09151340
#define XPB_nbi1_nbitm_QueueConfig209 0x09151344
#define XPB_nbi1_nbitm_QueueConfig210 0x09151348
#define XPB_nbi1_nbitm_QueueConfig211 0x0915134c
#define XPB_nbi1_nbitm_QueueConfig212 0x09151350
#define XPB_nbi1_nbitm_QueueConfig213 0x09151354
#define XPB_nbi1_nbitm_QueueConfig214 0x09151358
#define XPB_nbi1_nbitm_QueueConfig215 0x0915135c
#define XPB_nbi1_nbitm_QueueConfig216 0x09151360
#define XPB_nbi1_nbitm_QueueConfig217 0x09151364
#define XPB_nbi1_nbitm_QueueConfig218 0x09151368
#define XPB_nbi1_nbitm_QueueConfig219 0x0915136c
#define XPB_nbi1_nbitm_QueueConfig220 0x09151370
#define XPB_nbi1_nbitm_QueueConfig221 0x09151374
#define XPB_nbi1_nbitm_QueueConfig222 0x09151378
#define XPB_nbi1_nbitm_QueueConfig223 0x0915137c
#define XPB_nbi1_nbitm_QueueConfig224 0x09151380
#define XPB_nbi1_nbitm_QueueConfig225 0x09151384
#define XPB_nbi1_nbitm_QueueConfig226 0x09151388
#define XPB_nbi1_nbitm_QueueConfig227 0x0915138c
#define XPB_nbi1_nbitm_QueueConfig228 0x09151390
#define XPB_nbi1_nbitm_QueueConfig229 0x09151394
#define XPB_nbi1_nbitm_QueueConfig230 0x09151398
#define XPB_nbi1_nbitm_QueueConfig231 0x0915139c
#define XPB_nbi1_nbitm_QueueConfig232 0x091513a0
#define XPB_nbi1_nbitm_QueueConfig233 0x091513a4
#define XPB_nbi1_nbitm_QueueConfig234 0x091513a8
#define XPB_nbi1_nbitm_QueueConfig235 0x091513ac
#define XPB_nbi1_nbitm_QueueConfig236 0x091513b0
#define XPB_nbi1_nbitm_QueueConfig237 0x091513b4
#define XPB_nbi1_nbitm_QueueConfig238 0x091513b8
#define XPB_nbi1_nbitm_QueueConfig239 0x091513bc
#define XPB_nbi1_nbitm_QueueConfig240 0x091513c0
#define XPB_nbi1_nbitm_QueueConfig241 0x091513c4
#define XPB_nbi1_nbitm_QueueConfig242 0x091513c8
#define XPB_nbi1_nbitm_QueueConfig243 0x091513cc
#define XPB_nbi1_nbitm_QueueConfig244 0x091513d0
#define XPB_nbi1_nbitm_QueueConfig245 0x091513d4
#define XPB_nbi1_nbitm_QueueConfig246 0x091513d8
#define XPB_nbi1_nbitm_QueueConfig247 0x091513dc
#define XPB_nbi1_nbitm_QueueConfig248 0x091513e0
#define XPB_nbi1_nbitm_QueueConfig249 0x091513e4
#define XPB_nbi1_nbitm_QueueConfig250 0x091513e8
#define XPB_nbi1_nbitm_QueueConfig251 0x091513ec
#define XPB_nbi1_nbitm_QueueConfig252 0x091513f0
#define XPB_nbi1_nbitm_QueueConfig253 0x091513f4
#define XPB_nbi1_nbitm_QueueConfig254 0x091513f8
#define XPB_nbi1_nbitm_QueueConfig255 0x091513fc
#define XPB_nbi1_nbitm_QueueConfig256 0x09151400
#define XPB_nbi1_nbitm_QueueConfig257 0x09151404
#define XPB_nbi1_nbitm_QueueConfig258 0x09151408
#define XPB_nbi1_nbitm_QueueConfig259 0x0915140c
#define XPB_nbi1_nbitm_QueueConfig260 0x09151410
#define XPB_nbi1_nbitm_QueueConfig261 0x09151414
#define XPB_nbi1_nbitm_QueueConfig262 0x09151418
#define XPB_nbi1_nbitm_QueueConfig263 0x0915141c
#define XPB_nbi1_nbitm_QueueConfig264 0x09151420
#define XPB_nbi1_nbitm_QueueConfig265 0x09151424
#define XPB_nbi1_nbitm_QueueConfig266 0x09151428
#define XPB_nbi1_nbitm_QueueConfig267 0x0915142c
#define XPB_nbi1_nbitm_QueueConfig268 0x09151430
#define XPB_nbi1_nbitm_QueueConfig269 0x09151434
#define XPB_nbi1_nbitm_QueueConfig270 0x09151438
#define XPB_nbi1_nbitm_QueueConfig271 0x0915143c
#define XPB_nbi1_nbitm_QueueConfig272 0x09151440
#define XPB_nbi1_nbitm_QueueConfig273 0x09151444
#define XPB_nbi1_nbitm_QueueConfig274 0x09151448
#define XPB_nbi1_nbitm_QueueConfig275 0x0915144c
#define XPB_nbi1_nbitm_QueueConfig276 0x09151450
#define XPB_nbi1_nbitm_QueueConfig277 0x09151454
#define XPB_nbi1_nbitm_QueueConfig278 0x09151458
#define XPB_nbi1_nbitm_QueueConfig279 0x0915145c
#define XPB_nbi1_nbitm_QueueConfig280 0x09151460
#define XPB_nbi1_nbitm_QueueConfig281 0x09151464
#define XPB_nbi1_nbitm_QueueConfig282 0x09151468
#define XPB_nbi1_nbitm_QueueConfig283 0x0915146c
#define XPB_nbi1_nbitm_QueueConfig284 0x09151470
#define XPB_nbi1_nbitm_QueueConfig285 0x09151474
#define XPB_nbi1_nbitm_QueueConfig286 0x09151478
#define XPB_nbi1_nbitm_QueueConfig287 0x0915147c
#define XPB_nbi1_nbitm_QueueConfig288 0x09151480
#define XPB_nbi1_nbitm_QueueConfig289 0x09151484
#define XPB_nbi1_nbitm_QueueConfig290 0x09151488
#define XPB_nbi1_nbitm_QueueConfig291 0x0915148c
#define XPB_nbi1_nbitm_QueueConfig292 0x09151490
#define XPB_nbi1_nbitm_QueueConfig293 0x09151494
#define XPB_nbi1_nbitm_QueueConfig294 0x09151498
#define XPB_nbi1_nbitm_QueueConfig295 0x0915149c
#define XPB_nbi1_nbitm_QueueConfig296 0x091514a0
#define XPB_nbi1_nbitm_QueueConfig297 0x091514a4
#define XPB_nbi1_nbitm_QueueConfig298 0x091514a8
#define XPB_nbi1_nbitm_QueueConfig299 0x091514ac
#define XPB_nbi1_nbitm_QueueConfig300 0x091514b0
#define XPB_nbi1_nbitm_QueueConfig301 0x091514b4
#define XPB_nbi1_nbitm_QueueConfig302 0x091514b8
#define XPB_nbi1_nbitm_QueueConfig303 0x091514bc
#define XPB_nbi1_nbitm_QueueConfig304 0x091514c0
#define XPB_nbi1_nbitm_QueueConfig305 0x091514c4
#define XPB_nbi1_nbitm_QueueConfig306 0x091514c8
#define XPB_nbi1_nbitm_QueueConfig307 0x091514cc
#define XPB_nbi1_nbitm_QueueConfig308 0x091514d0
#define XPB_nbi1_nbitm_QueueConfig309 0x091514d4
#define XPB_nbi1_nbitm_QueueConfig310 0x091514d8
#define XPB_nbi1_nbitm_QueueConfig311 0x091514dc
#define XPB_nbi1_nbitm_QueueConfig312 0x091514e0
#define XPB_nbi1_nbitm_QueueConfig313 0x091514e4
#define XPB_nbi1_nbitm_QueueConfig314 0x091514e8
#define XPB_nbi1_nbitm_QueueConfig315 0x091514ec
#define XPB_nbi1_nbitm_QueueConfig316 0x091514f0
#define XPB_nbi1_nbitm_QueueConfig317 0x091514f4
#define XPB_nbi1_nbitm_QueueConfig318 0x091514f8
#define XPB_nbi1_nbitm_QueueConfig319 0x091514fc
#define XPB_nbi1_nbitm_QueueConfig320 0x09151500
#define XPB_nbi1_nbitm_QueueConfig321 0x09151504
#define XPB_nbi1_nbitm_QueueConfig322 0x09151508
#define XPB_nbi1_nbitm_QueueConfig323 0x0915150c
#define XPB_nbi1_nbitm_QueueConfig324 0x09151510
#define XPB_nbi1_nbitm_QueueConfig325 0x09151514
#define XPB_nbi1_nbitm_QueueConfig326 0x09151518
#define XPB_nbi1_nbitm_QueueConfig327 0x0915151c
#define XPB_nbi1_nbitm_QueueConfig328 0x09151520
#define XPB_nbi1_nbitm_QueueConfig329 0x09151524
#define XPB_nbi1_nbitm_QueueConfig330 0x09151528
#define XPB_nbi1_nbitm_QueueConfig331 0x0915152c
#define XPB_nbi1_nbitm_QueueConfig332 0x09151530
#define XPB_nbi1_nbitm_QueueConfig333 0x09151534
#define XPB_nbi1_nbitm_QueueConfig334 0x09151538
#define XPB_nbi1_nbitm_QueueConfig335 0x0915153c
#define XPB_nbi1_nbitm_QueueConfig336 0x09151540
#define XPB_nbi1_nbitm_QueueConfig337 0x09151544
#define XPB_nbi1_nbitm_QueueConfig338 0x09151548
#define XPB_nbi1_nbitm_QueueConfig339 0x0915154c
#define XPB_nbi1_nbitm_QueueConfig340 0x09151550
#define XPB_nbi1_nbitm_QueueConfig341 0x09151554
#define XPB_nbi1_nbitm_QueueConfig342 0x09151558
#define XPB_nbi1_nbitm_QueueConfig343 0x0915155c
#define XPB_nbi1_nbitm_QueueConfig344 0x09151560
#define XPB_nbi1_nbitm_QueueConfig345 0x09151564
#define XPB_nbi1_nbitm_QueueConfig346 0x09151568
#define XPB_nbi1_nbitm_QueueConfig347 0x0915156c
#define XPB_nbi1_nbitm_QueueConfig348 0x09151570
#define XPB_nbi1_nbitm_QueueConfig349 0x09151574
#define XPB_nbi1_nbitm_QueueConfig350 0x09151578
#define XPB_nbi1_nbitm_QueueConfig351 0x0915157c
#define XPB_nbi1_nbitm_QueueConfig352 0x09151580
#define XPB_nbi1_nbitm_QueueConfig353 0x09151584
#define XPB_nbi1_nbitm_QueueConfig354 0x09151588
#define XPB_nbi1_nbitm_QueueConfig355 0x0915158c
#define XPB_nbi1_nbitm_QueueConfig356 0x09151590
#define XPB_nbi1_nbitm_QueueConfig357 0x09151594
#define XPB_nbi1_nbitm_QueueConfig358 0x09151598
#define XPB_nbi1_nbitm_QueueConfig359 0x0915159c
#define XPB_nbi1_nbitm_QueueConfig360 0x091515a0
#define XPB_nbi1_nbitm_QueueConfig361 0x091515a4
#define XPB_nbi1_nbitm_QueueConfig362 0x091515a8
#define XPB_nbi1_nbitm_QueueConfig363 0x091515ac
#define XPB_nbi1_nbitm_QueueConfig364 0x091515b0
#define XPB_nbi1_nbitm_QueueConfig365 0x091515b4
#define XPB_nbi1_nbitm_QueueConfig366 0x091515b8
#define XPB_nbi1_nbitm_QueueConfig367 0x091515bc
#define XPB_nbi1_nbitm_QueueConfig368 0x091515c0
#define XPB_nbi1_nbitm_QueueConfig369 0x091515c4
#define XPB_nbi1_nbitm_QueueConfig370 0x091515c8
#define XPB_nbi1_nbitm_QueueConfig371 0x091515cc
#define XPB_nbi1_nbitm_QueueConfig372 0x091515d0
#define XPB_nbi1_nbitm_QueueConfig373 0x091515d4
#define XPB_nbi1_nbitm_QueueConfig374 0x091515d8
#define XPB_nbi1_nbitm_QueueConfig375 0x091515dc
#define XPB_nbi1_nbitm_QueueConfig376 0x091515e0
#define XPB_nbi1_nbitm_QueueConfig377 0x091515e4
#define XPB_nbi1_nbitm_QueueConfig378 0x091515e8
#define XPB_nbi1_nbitm_QueueConfig379 0x091515ec
#define XPB_nbi1_nbitm_QueueConfig380 0x091515f0
#define XPB_nbi1_nbitm_QueueConfig381 0x091515f4
#define XPB_nbi1_nbitm_QueueConfig382 0x091515f8
#define XPB_nbi1_nbitm_QueueConfig383 0x091515fc
#define XPB_nbi1_nbitm_QueueConfig384 0x09151600
#define XPB_nbi1_nbitm_QueueConfig385 0x09151604
#define XPB_nbi1_nbitm_QueueConfig386 0x09151608
#define XPB_nbi1_nbitm_QueueConfig387 0x0915160c
#define XPB_nbi1_nbitm_QueueConfig388 0x09151610
#define XPB_nbi1_nbitm_QueueConfig389 0x09151614
#define XPB_nbi1_nbitm_QueueConfig390 0x09151618
#define XPB_nbi1_nbitm_QueueConfig391 0x0915161c
#define XPB_nbi1_nbitm_QueueConfig392 0x09151620
#define XPB_nbi1_nbitm_QueueConfig393 0x09151624
#define XPB_nbi1_nbitm_QueueConfig394 0x09151628
#define XPB_nbi1_nbitm_QueueConfig395 0x0915162c
#define XPB_nbi1_nbitm_QueueConfig396 0x09151630
#define XPB_nbi1_nbitm_QueueConfig397 0x09151634
#define XPB_nbi1_nbitm_QueueConfig398 0x09151638
#define XPB_nbi1_nbitm_QueueConfig399 0x0915163c
#define XPB_nbi1_nbitm_QueueConfig400 0x09151640
#define XPB_nbi1_nbitm_QueueConfig401 0x09151644
#define XPB_nbi1_nbitm_QueueConfig402 0x09151648
#define XPB_nbi1_nbitm_QueueConfig403 0x0915164c
#define XPB_nbi1_nbitm_QueueConfig404 0x09151650
#define XPB_nbi1_nbitm_QueueConfig405 0x09151654
#define XPB_nbi1_nbitm_QueueConfig406 0x09151658
#define XPB_nbi1_nbitm_QueueConfig407 0x0915165c
#define XPB_nbi1_nbitm_QueueConfig408 0x09151660
#define XPB_nbi1_nbitm_QueueConfig409 0x09151664
#define XPB_nbi1_nbitm_QueueConfig410 0x09151668
#define XPB_nbi1_nbitm_QueueConfig411 0x0915166c
#define XPB_nbi1_nbitm_QueueConfig412 0x09151670
#define XPB_nbi1_nbitm_QueueConfig413 0x09151674
#define XPB_nbi1_nbitm_QueueConfig414 0x09151678
#define XPB_nbi1_nbitm_QueueConfig415 0x0915167c
#define XPB_nbi1_nbitm_QueueConfig416 0x09151680
#define XPB_nbi1_nbitm_QueueConfig417 0x09151684
#define XPB_nbi1_nbitm_QueueConfig418 0x09151688
#define XPB_nbi1_nbitm_QueueConfig419 0x0915168c
#define XPB_nbi1_nbitm_QueueConfig420 0x09151690
#define XPB_nbi1_nbitm_QueueConfig421 0x09151694
#define XPB_nbi1_nbitm_QueueConfig422 0x09151698
#define XPB_nbi1_nbitm_QueueConfig423 0x0915169c
#define XPB_nbi1_nbitm_QueueConfig424 0x091516a0
#define XPB_nbi1_nbitm_QueueConfig425 0x091516a4
#define XPB_nbi1_nbitm_QueueConfig426 0x091516a8
#define XPB_nbi1_nbitm_QueueConfig427 0x091516ac
#define XPB_nbi1_nbitm_QueueConfig428 0x091516b0
#define XPB_nbi1_nbitm_QueueConfig429 0x091516b4
#define XPB_nbi1_nbitm_QueueConfig430 0x091516b8
#define XPB_nbi1_nbitm_QueueConfig431 0x091516bc
#define XPB_nbi1_nbitm_QueueConfig432 0x091516c0
#define XPB_nbi1_nbitm_QueueConfig433 0x091516c4
#define XPB_nbi1_nbitm_QueueConfig434 0x091516c8
#define XPB_nbi1_nbitm_QueueConfig435 0x091516cc
#define XPB_nbi1_nbitm_QueueConfig436 0x091516d0
#define XPB_nbi1_nbitm_QueueConfig437 0x091516d4
#define XPB_nbi1_nbitm_QueueConfig438 0x091516d8
#define XPB_nbi1_nbitm_QueueConfig439 0x091516dc
#define XPB_nbi1_nbitm_QueueConfig440 0x091516e0
#define XPB_nbi1_nbitm_QueueConfig441 0x091516e4
#define XPB_nbi1_nbitm_QueueConfig442 0x091516e8
#define XPB_nbi1_nbitm_QueueConfig443 0x091516ec
#define XPB_nbi1_nbitm_QueueConfig444 0x091516f0
#define XPB_nbi1_nbitm_QueueConfig445 0x091516f4
#define XPB_nbi1_nbitm_QueueConfig446 0x091516f8
#define XPB_nbi1_nbitm_QueueConfig447 0x091516fc
#define XPB_nbi1_nbitm_QueueConfig448 0x09151700
#define XPB_nbi1_nbitm_QueueConfig449 0x09151704
#define XPB_nbi1_nbitm_QueueConfig450 0x09151708
#define XPB_nbi1_nbitm_QueueConfig451 0x0915170c
#define XPB_nbi1_nbitm_QueueConfig452 0x09151710
#define XPB_nbi1_nbitm_QueueConfig453 0x09151714
#define XPB_nbi1_nbitm_QueueConfig454 0x09151718
#define XPB_nbi1_nbitm_QueueConfig455 0x0915171c
#define XPB_nbi1_nbitm_QueueConfig456 0x09151720
#define XPB_nbi1_nbitm_QueueConfig457 0x09151724
#define XPB_nbi1_nbitm_QueueConfig458 0x09151728
#define XPB_nbi1_nbitm_QueueConfig459 0x0915172c
#define XPB_nbi1_nbitm_QueueConfig460 0x09151730
#define XPB_nbi1_nbitm_QueueConfig461 0x09151734
#define XPB_nbi1_nbitm_QueueConfig462 0x09151738
#define XPB_nbi1_nbitm_QueueConfig463 0x0915173c
#define XPB_nbi1_nbitm_QueueConfig464 0x09151740
#define XPB_nbi1_nbitm_QueueConfig465 0x09151744
#define XPB_nbi1_nbitm_QueueConfig466 0x09151748
#define XPB_nbi1_nbitm_QueueConfig467 0x0915174c
#define XPB_nbi1_nbitm_QueueConfig468 0x09151750
#define XPB_nbi1_nbitm_QueueConfig469 0x09151754
#define XPB_nbi1_nbitm_QueueConfig470 0x09151758
#define XPB_nbi1_nbitm_QueueConfig471 0x0915175c
#define XPB_nbi1_nbitm_QueueConfig472 0x09151760
#define XPB_nbi1_nbitm_QueueConfig473 0x09151764
#define XPB_nbi1_nbitm_QueueConfig474 0x09151768
#define XPB_nbi1_nbitm_QueueConfig475 0x0915176c
#define XPB_nbi1_nbitm_QueueConfig476 0x09151770
#define XPB_nbi1_nbitm_QueueConfig477 0x09151774
#define XPB_nbi1_nbitm_QueueConfig478 0x09151778
#define XPB_nbi1_nbitm_QueueConfig479 0x0915177c
#define XPB_nbi1_nbitm_QueueConfig480 0x09151780
#define XPB_nbi1_nbitm_QueueConfig481 0x09151784
#define XPB_nbi1_nbitm_QueueConfig482 0x09151788
#define XPB_nbi1_nbitm_QueueConfig483 0x0915178c
#define XPB_nbi1_nbitm_QueueConfig484 0x09151790
#define XPB_nbi1_nbitm_QueueConfig485 0x09151794
#define XPB_nbi1_nbitm_QueueConfig486 0x09151798
#define XPB_nbi1_nbitm_QueueConfig487 0x0915179c
#define XPB_nbi1_nbitm_QueueConfig488 0x091517a0
#define XPB_nbi1_nbitm_QueueConfig489 0x091517a4
#define XPB_nbi1_nbitm_QueueConfig490 0x091517a8
#define XPB_nbi1_nbitm_QueueConfig491 0x091517ac
#define XPB_nbi1_nbitm_QueueConfig492 0x091517b0
#define XPB_nbi1_nbitm_QueueConfig493 0x091517b4
#define XPB_nbi1_nbitm_QueueConfig494 0x091517b8
#define XPB_nbi1_nbitm_QueueConfig495 0x091517bc
#define XPB_nbi1_nbitm_QueueConfig496 0x091517c0
#define XPB_nbi1_nbitm_QueueConfig497 0x091517c4
#define XPB_nbi1_nbitm_QueueConfig498 0x091517c8
#define XPB_nbi1_nbitm_QueueConfig499 0x091517cc
#define XPB_nbi1_nbitm_QueueConfig500 0x091517d0
#define XPB_nbi1_nbitm_QueueConfig501 0x091517d4
#define XPB_nbi1_nbitm_QueueConfig502 0x091517d8
#define XPB_nbi1_nbitm_QueueConfig503 0x091517dc
#define XPB_nbi1_nbitm_QueueConfig504 0x091517e0
#define XPB_nbi1_nbitm_QueueConfig505 0x091517e4
#define XPB_nbi1_nbitm_QueueConfig506 0x091517e8
#define XPB_nbi1_nbitm_QueueConfig507 0x091517ec
#define XPB_nbi1_nbitm_QueueConfig508 0x091517f0
#define XPB_nbi1_nbitm_QueueConfig509 0x091517f4
#define XPB_nbi1_nbitm_QueueConfig510 0x091517f8
#define XPB_nbi1_nbitm_QueueConfig511 0x091517fc
#define XPB_nbi1_nbitm_QueueConfig512 0x09151800
#define XPB_nbi1_nbitm_QueueConfig513 0x09151804
#define XPB_nbi1_nbitm_QueueConfig514 0x09151808
#define XPB_nbi1_nbitm_QueueConfig515 0x0915180c
#define XPB_nbi1_nbitm_QueueConfig516 0x09151810
#define XPB_nbi1_nbitm_QueueConfig517 0x09151814
#define XPB_nbi1_nbitm_QueueConfig518 0x09151818
#define XPB_nbi1_nbitm_QueueConfig519 0x0915181c
#define XPB_nbi1_nbitm_QueueConfig520 0x09151820
#define XPB_nbi1_nbitm_QueueConfig521 0x09151824
#define XPB_nbi1_nbitm_QueueConfig522 0x09151828
#define XPB_nbi1_nbitm_QueueConfig523 0x0915182c
#define XPB_nbi1_nbitm_QueueConfig524 0x09151830
#define XPB_nbi1_nbitm_QueueConfig525 0x09151834
#define XPB_nbi1_nbitm_QueueConfig526 0x09151838
#define XPB_nbi1_nbitm_QueueConfig527 0x0915183c
#define XPB_nbi1_nbitm_QueueConfig528 0x09151840
#define XPB_nbi1_nbitm_QueueConfig529 0x09151844
#define XPB_nbi1_nbitm_QueueConfig530 0x09151848
#define XPB_nbi1_nbitm_QueueConfig531 0x0915184c
#define XPB_nbi1_nbitm_QueueConfig532 0x09151850
#define XPB_nbi1_nbitm_QueueConfig533 0x09151854
#define XPB_nbi1_nbitm_QueueConfig534 0x09151858
#define XPB_nbi1_nbitm_QueueConfig535 0x0915185c
#define XPB_nbi1_nbitm_QueueConfig536 0x09151860
#define XPB_nbi1_nbitm_QueueConfig537 0x09151864
#define XPB_nbi1_nbitm_QueueConfig538 0x09151868
#define XPB_nbi1_nbitm_QueueConfig539 0x0915186c
#define XPB_nbi1_nbitm_QueueConfig540 0x09151870
#define XPB_nbi1_nbitm_QueueConfig541 0x09151874
#define XPB_nbi1_nbitm_QueueConfig542 0x09151878
#define XPB_nbi1_nbitm_QueueConfig543 0x0915187c
#define XPB_nbi1_nbitm_QueueConfig544 0x09151880
#define XPB_nbi1_nbitm_QueueConfig545 0x09151884
#define XPB_nbi1_nbitm_QueueConfig546 0x09151888
#define XPB_nbi1_nbitm_QueueConfig547 0x0915188c
#define XPB_nbi1_nbitm_QueueConfig548 0x09151890
#define XPB_nbi1_nbitm_QueueConfig549 0x09151894
#define XPB_nbi1_nbitm_QueueConfig550 0x09151898
#define XPB_nbi1_nbitm_QueueConfig551 0x0915189c
#define XPB_nbi1_nbitm_QueueConfig552 0x091518a0
#define XPB_nbi1_nbitm_QueueConfig553 0x091518a4
#define XPB_nbi1_nbitm_QueueConfig554 0x091518a8
#define XPB_nbi1_nbitm_QueueConfig555 0x091518ac
#define XPB_nbi1_nbitm_QueueConfig556 0x091518b0
#define XPB_nbi1_nbitm_QueueConfig557 0x091518b4
#define XPB_nbi1_nbitm_QueueConfig558 0x091518b8
#define XPB_nbi1_nbitm_QueueConfig559 0x091518bc
#define XPB_nbi1_nbitm_QueueConfig560 0x091518c0
#define XPB_nbi1_nbitm_QueueConfig561 0x091518c4
#define XPB_nbi1_nbitm_QueueConfig562 0x091518c8
#define XPB_nbi1_nbitm_QueueConfig563 0x091518cc
#define XPB_nbi1_nbitm_QueueConfig564 0x091518d0
#define XPB_nbi1_nbitm_QueueConfig565 0x091518d4
#define XPB_nbi1_nbitm_QueueConfig566 0x091518d8
#define XPB_nbi1_nbitm_QueueConfig567 0x091518dc
#define XPB_nbi1_nbitm_QueueConfig568 0x091518e0
#define XPB_nbi1_nbitm_QueueConfig569 0x091518e4
#define XPB_nbi1_nbitm_QueueConfig570 0x091518e8
#define XPB_nbi1_nbitm_QueueConfig571 0x091518ec
#define XPB_nbi1_nbitm_QueueConfig572 0x091518f0
#define XPB_nbi1_nbitm_QueueConfig573 0x091518f4
#define XPB_nbi1_nbitm_QueueConfig574 0x091518f8
#define XPB_nbi1_nbitm_QueueConfig575 0x091518fc
#define XPB_nbi1_nbitm_QueueConfig576 0x09151900
#define XPB_nbi1_nbitm_QueueConfig577 0x09151904
#define XPB_nbi1_nbitm_QueueConfig578 0x09151908
#define XPB_nbi1_nbitm_QueueConfig579 0x0915190c
#define XPB_nbi1_nbitm_QueueConfig580 0x09151910
#define XPB_nbi1_nbitm_QueueConfig581 0x09151914
#define XPB_nbi1_nbitm_QueueConfig582 0x09151918
#define XPB_nbi1_nbitm_QueueConfig583 0x0915191c
#define XPB_nbi1_nbitm_QueueConfig584 0x09151920
#define XPB_nbi1_nbitm_QueueConfig585 0x09151924
#define XPB_nbi1_nbitm_QueueConfig586 0x09151928
#define XPB_nbi1_nbitm_QueueConfig587 0x0915192c
#define XPB_nbi1_nbitm_QueueConfig588 0x09151930
#define XPB_nbi1_nbitm_QueueConfig589 0x09151934
#define XPB_nbi1_nbitm_QueueConfig590 0x09151938
#define XPB_nbi1_nbitm_QueueConfig591 0x0915193c
#define XPB_nbi1_nbitm_QueueConfig592 0x09151940
#define XPB_nbi1_nbitm_QueueConfig593 0x09151944
#define XPB_nbi1_nbitm_QueueConfig594 0x09151948
#define XPB_nbi1_nbitm_QueueConfig595 0x0915194c
#define XPB_nbi1_nbitm_QueueConfig596 0x09151950
#define XPB_nbi1_nbitm_QueueConfig597 0x09151954
#define XPB_nbi1_nbitm_QueueConfig598 0x09151958
#define XPB_nbi1_nbitm_QueueConfig599 0x0915195c
#define XPB_nbi1_nbitm_QueueConfig600 0x09151960
#define XPB_nbi1_nbitm_QueueConfig601 0x09151964
#define XPB_nbi1_nbitm_QueueConfig602 0x09151968
#define XPB_nbi1_nbitm_QueueConfig603 0x0915196c
#define XPB_nbi1_nbitm_QueueConfig604 0x09151970
#define XPB_nbi1_nbitm_QueueConfig605 0x09151974
#define XPB_nbi1_nbitm_QueueConfig606 0x09151978
#define XPB_nbi1_nbitm_QueueConfig607 0x0915197c
#define XPB_nbi1_nbitm_QueueConfig608 0x09151980
#define XPB_nbi1_nbitm_QueueConfig609 0x09151984
#define XPB_nbi1_nbitm_QueueConfig610 0x09151988
#define XPB_nbi1_nbitm_QueueConfig611 0x0915198c
#define XPB_nbi1_nbitm_QueueConfig612 0x09151990
#define XPB_nbi1_nbitm_QueueConfig613 0x09151994
#define XPB_nbi1_nbitm_QueueConfig614 0x09151998
#define XPB_nbi1_nbitm_QueueConfig615 0x0915199c
#define XPB_nbi1_nbitm_QueueConfig616 0x091519a0
#define XPB_nbi1_nbitm_QueueConfig617 0x091519a4
#define XPB_nbi1_nbitm_QueueConfig618 0x091519a8
#define XPB_nbi1_nbitm_QueueConfig619 0x091519ac
#define XPB_nbi1_nbitm_QueueConfig620 0x091519b0
#define XPB_nbi1_nbitm_QueueConfig621 0x091519b4
#define XPB_nbi1_nbitm_QueueConfig622 0x091519b8
#define XPB_nbi1_nbitm_QueueConfig623 0x091519bc
#define XPB_nbi1_nbitm_QueueConfig624 0x091519c0
#define XPB_nbi1_nbitm_QueueConfig625 0x091519c4
#define XPB_nbi1_nbitm_QueueConfig626 0x091519c8
#define XPB_nbi1_nbitm_QueueConfig627 0x091519cc
#define XPB_nbi1_nbitm_QueueConfig628 0x091519d0
#define XPB_nbi1_nbitm_QueueConfig629 0x091519d4
#define XPB_nbi1_nbitm_QueueConfig630 0x091519d8
#define XPB_nbi1_nbitm_QueueConfig631 0x091519dc
#define XPB_nbi1_nbitm_QueueConfig632 0x091519e0
#define XPB_nbi1_nbitm_QueueConfig633 0x091519e4
#define XPB_nbi1_nbitm_QueueConfig634 0x091519e8
#define XPB_nbi1_nbitm_QueueConfig635 0x091519ec
#define XPB_nbi1_nbitm_QueueConfig636 0x091519f0
#define XPB_nbi1_nbitm_QueueConfig637 0x091519f4
#define XPB_nbi1_nbitm_QueueConfig638 0x091519f8
#define XPB_nbi1_nbitm_QueueConfig639 0x091519fc
#define XPB_nbi1_nbitm_QueueConfig640 0x09151a00
#define XPB_nbi1_nbitm_QueueConfig641 0x09151a04
#define XPB_nbi1_nbitm_QueueConfig642 0x09151a08
#define XPB_nbi1_nbitm_QueueConfig643 0x09151a0c
#define XPB_nbi1_nbitm_QueueConfig644 0x09151a10
#define XPB_nbi1_nbitm_QueueConfig645 0x09151a14
#define XPB_nbi1_nbitm_QueueConfig646 0x09151a18
#define XPB_nbi1_nbitm_QueueConfig647 0x09151a1c
#define XPB_nbi1_nbitm_QueueConfig648 0x09151a20
#define XPB_nbi1_nbitm_QueueConfig649 0x09151a24
#define XPB_nbi1_nbitm_QueueConfig650 0x09151a28
#define XPB_nbi1_nbitm_QueueConfig651 0x09151a2c
#define XPB_nbi1_nbitm_QueueConfig652 0x09151a30
#define XPB_nbi1_nbitm_QueueConfig653 0x09151a34
#define XPB_nbi1_nbitm_QueueConfig654 0x09151a38
#define XPB_nbi1_nbitm_QueueConfig655 0x09151a3c
#define XPB_nbi1_nbitm_QueueConfig656 0x09151a40
#define XPB_nbi1_nbitm_QueueConfig657 0x09151a44
#define XPB_nbi1_nbitm_QueueConfig658 0x09151a48
#define XPB_nbi1_nbitm_QueueConfig659 0x09151a4c
#define XPB_nbi1_nbitm_QueueConfig660 0x09151a50
#define XPB_nbi1_nbitm_QueueConfig661 0x09151a54
#define XPB_nbi1_nbitm_QueueConfig662 0x09151a58
#define XPB_nbi1_nbitm_QueueConfig663 0x09151a5c
#define XPB_nbi1_nbitm_QueueConfig664 0x09151a60
#define XPB_nbi1_nbitm_QueueConfig665 0x09151a64
#define XPB_nbi1_nbitm_QueueConfig666 0x09151a68
#define XPB_nbi1_nbitm_QueueConfig667 0x09151a6c
#define XPB_nbi1_nbitm_QueueConfig668 0x09151a70
#define XPB_nbi1_nbitm_QueueConfig669 0x09151a74
#define XPB_nbi1_nbitm_QueueConfig670 0x09151a78
#define XPB_nbi1_nbitm_QueueConfig671 0x09151a7c
#define XPB_nbi1_nbitm_QueueConfig672 0x09151a80
#define XPB_nbi1_nbitm_QueueConfig673 0x09151a84
#define XPB_nbi1_nbitm_QueueConfig674 0x09151a88
#define XPB_nbi1_nbitm_QueueConfig675 0x09151a8c
#define XPB_nbi1_nbitm_QueueConfig676 0x09151a90
#define XPB_nbi1_nbitm_QueueConfig677 0x09151a94
#define XPB_nbi1_nbitm_QueueConfig678 0x09151a98
#define XPB_nbi1_nbitm_QueueConfig679 0x09151a9c
#define XPB_nbi1_nbitm_QueueConfig680 0x09151aa0
#define XPB_nbi1_nbitm_QueueConfig681 0x09151aa4
#define XPB_nbi1_nbitm_QueueConfig682 0x09151aa8
#define XPB_nbi1_nbitm_QueueConfig683 0x09151aac
#define XPB_nbi1_nbitm_QueueConfig684 0x09151ab0
#define XPB_nbi1_nbitm_QueueConfig685 0x09151ab4
#define XPB_nbi1_nbitm_QueueConfig686 0x09151ab8
#define XPB_nbi1_nbitm_QueueConfig687 0x09151abc
#define XPB_nbi1_nbitm_QueueConfig688 0x09151ac0
#define XPB_nbi1_nbitm_QueueConfig689 0x09151ac4
#define XPB_nbi1_nbitm_QueueConfig690 0x09151ac8
#define XPB_nbi1_nbitm_QueueConfig691 0x09151acc
#define XPB_nbi1_nbitm_QueueConfig692 0x09151ad0
#define XPB_nbi1_nbitm_QueueConfig693 0x09151ad4
#define XPB_nbi1_nbitm_QueueConfig694 0x09151ad8
#define XPB_nbi1_nbitm_QueueConfig695 0x09151adc
#define XPB_nbi1_nbitm_QueueConfig696 0x09151ae0
#define XPB_nbi1_nbitm_QueueConfig697 0x09151ae4
#define XPB_nbi1_nbitm_QueueConfig698 0x09151ae8
#define XPB_nbi1_nbitm_QueueConfig699 0x09151aec
#define XPB_nbi1_nbitm_QueueConfig700 0x09151af0
#define XPB_nbi1_nbitm_QueueConfig701 0x09151af4
#define XPB_nbi1_nbitm_QueueConfig702 0x09151af8
#define XPB_nbi1_nbitm_QueueConfig703 0x09151afc
#define XPB_nbi1_nbitm_QueueConfig704 0x09151b00
#define XPB_nbi1_nbitm_QueueConfig705 0x09151b04
#define XPB_nbi1_nbitm_QueueConfig706 0x09151b08
#define XPB_nbi1_nbitm_QueueConfig707 0x09151b0c
#define XPB_nbi1_nbitm_QueueConfig708 0x09151b10
#define XPB_nbi1_nbitm_QueueConfig709 0x09151b14
#define XPB_nbi1_nbitm_QueueConfig710 0x09151b18
#define XPB_nbi1_nbitm_QueueConfig711 0x09151b1c
#define XPB_nbi1_nbitm_QueueConfig712 0x09151b20
#define XPB_nbi1_nbitm_QueueConfig713 0x09151b24
#define XPB_nbi1_nbitm_QueueConfig714 0x09151b28
#define XPB_nbi1_nbitm_QueueConfig715 0x09151b2c
#define XPB_nbi1_nbitm_QueueConfig716 0x09151b30
#define XPB_nbi1_nbitm_QueueConfig717 0x09151b34
#define XPB_nbi1_nbitm_QueueConfig718 0x09151b38
#define XPB_nbi1_nbitm_QueueConfig719 0x09151b3c
#define XPB_nbi1_nbitm_QueueConfig720 0x09151b40
#define XPB_nbi1_nbitm_QueueConfig721 0x09151b44
#define XPB_nbi1_nbitm_QueueConfig722 0x09151b48
#define XPB_nbi1_nbitm_QueueConfig723 0x09151b4c
#define XPB_nbi1_nbitm_QueueConfig724 0x09151b50
#define XPB_nbi1_nbitm_QueueConfig725 0x09151b54
#define XPB_nbi1_nbitm_QueueConfig726 0x09151b58
#define XPB_nbi1_nbitm_QueueConfig727 0x09151b5c
#define XPB_nbi1_nbitm_QueueConfig728 0x09151b60
#define XPB_nbi1_nbitm_QueueConfig729 0x09151b64
#define XPB_nbi1_nbitm_QueueConfig730 0x09151b68
#define XPB_nbi1_nbitm_QueueConfig731 0x09151b6c
#define XPB_nbi1_nbitm_QueueConfig732 0x09151b70
#define XPB_nbi1_nbitm_QueueConfig733 0x09151b74
#define XPB_nbi1_nbitm_QueueConfig734 0x09151b78
#define XPB_nbi1_nbitm_QueueConfig735 0x09151b7c
#define XPB_nbi1_nbitm_QueueConfig736 0x09151b80
#define XPB_nbi1_nbitm_QueueConfig737 0x09151b84
#define XPB_nbi1_nbitm_QueueConfig738 0x09151b88
#define XPB_nbi1_nbitm_QueueConfig739 0x09151b8c
#define XPB_nbi1_nbitm_QueueConfig740 0x09151b90
#define XPB_nbi1_nbitm_QueueConfig741 0x09151b94
#define XPB_nbi1_nbitm_QueueConfig742 0x09151b98
#define XPB_nbi1_nbitm_QueueConfig743 0x09151b9c
#define XPB_nbi1_nbitm_QueueConfig744 0x09151ba0
#define XPB_nbi1_nbitm_QueueConfig745 0x09151ba4
#define XPB_nbi1_nbitm_QueueConfig746 0x09151ba8
#define XPB_nbi1_nbitm_QueueConfig747 0x09151bac
#define XPB_nbi1_nbitm_QueueConfig748 0x09151bb0
#define XPB_nbi1_nbitm_QueueConfig749 0x09151bb4
#define XPB_nbi1_nbitm_QueueConfig750 0x09151bb8
#define XPB_nbi1_nbitm_QueueConfig751 0x09151bbc
#define XPB_nbi1_nbitm_QueueConfig752 0x09151bc0
#define XPB_nbi1_nbitm_QueueConfig753 0x09151bc4
#define XPB_nbi1_nbitm_QueueConfig754 0x09151bc8
#define XPB_nbi1_nbitm_QueueConfig755 0x09151bcc
#define XPB_nbi1_nbitm_QueueConfig756 0x09151bd0
#define XPB_nbi1_nbitm_QueueConfig757 0x09151bd4
#define XPB_nbi1_nbitm_QueueConfig758 0x09151bd8
#define XPB_nbi1_nbitm_QueueConfig759 0x09151bdc
#define XPB_nbi1_nbitm_QueueConfig760 0x09151be0
#define XPB_nbi1_nbitm_QueueConfig761 0x09151be4
#define XPB_nbi1_nbitm_QueueConfig762 0x09151be8
#define XPB_nbi1_nbitm_QueueConfig763 0x09151bec
#define XPB_nbi1_nbitm_QueueConfig764 0x09151bf0
#define XPB_nbi1_nbitm_QueueConfig765 0x09151bf4
#define XPB_nbi1_nbitm_QueueConfig766 0x09151bf8
#define XPB_nbi1_nbitm_QueueConfig767 0x09151bfc
#define XPB_nbi1_nbitm_QueueConfig768 0x09151c00
#define XPB_nbi1_nbitm_QueueConfig769 0x09151c04
#define XPB_nbi1_nbitm_QueueConfig770 0x09151c08
#define XPB_nbi1_nbitm_QueueConfig771 0x09151c0c
#define XPB_nbi1_nbitm_QueueConfig772 0x09151c10
#define XPB_nbi1_nbitm_QueueConfig773 0x09151c14
#define XPB_nbi1_nbitm_QueueConfig774 0x09151c18
#define XPB_nbi1_nbitm_QueueConfig775 0x09151c1c
#define XPB_nbi1_nbitm_QueueConfig776 0x09151c20
#define XPB_nbi1_nbitm_QueueConfig777 0x09151c24
#define XPB_nbi1_nbitm_QueueConfig778 0x09151c28
#define XPB_nbi1_nbitm_QueueConfig779 0x09151c2c
#define XPB_nbi1_nbitm_QueueConfig780 0x09151c30
#define XPB_nbi1_nbitm_QueueConfig781 0x09151c34
#define XPB_nbi1_nbitm_QueueConfig782 0x09151c38
#define XPB_nbi1_nbitm_QueueConfig783 0x09151c3c
#define XPB_nbi1_nbitm_QueueConfig784 0x09151c40
#define XPB_nbi1_nbitm_QueueConfig785 0x09151c44
#define XPB_nbi1_nbitm_QueueConfig786 0x09151c48
#define XPB_nbi1_nbitm_QueueConfig787 0x09151c4c
#define XPB_nbi1_nbitm_QueueConfig788 0x09151c50
#define XPB_nbi1_nbitm_QueueConfig789 0x09151c54
#define XPB_nbi1_nbitm_QueueConfig790 0x09151c58
#define XPB_nbi1_nbitm_QueueConfig791 0x09151c5c
#define XPB_nbi1_nbitm_QueueConfig792 0x09151c60
#define XPB_nbi1_nbitm_QueueConfig793 0x09151c64
#define XPB_nbi1_nbitm_QueueConfig794 0x09151c68
#define XPB_nbi1_nbitm_QueueConfig795 0x09151c6c
#define XPB_nbi1_nbitm_QueueConfig796 0x09151c70
#define XPB_nbi1_nbitm_QueueConfig797 0x09151c74
#define XPB_nbi1_nbitm_QueueConfig798 0x09151c78
#define XPB_nbi1_nbitm_QueueConfig799 0x09151c7c
#define XPB_nbi1_nbitm_QueueConfig800 0x09151c80
#define XPB_nbi1_nbitm_QueueConfig801 0x09151c84
#define XPB_nbi1_nbitm_QueueConfig802 0x09151c88
#define XPB_nbi1_nbitm_QueueConfig803 0x09151c8c
#define XPB_nbi1_nbitm_QueueConfig804 0x09151c90
#define XPB_nbi1_nbitm_QueueConfig805 0x09151c94
#define XPB_nbi1_nbitm_QueueConfig806 0x09151c98
#define XPB_nbi1_nbitm_QueueConfig807 0x09151c9c
#define XPB_nbi1_nbitm_QueueConfig808 0x09151ca0
#define XPB_nbi1_nbitm_QueueConfig809 0x09151ca4
#define XPB_nbi1_nbitm_QueueConfig810 0x09151ca8
#define XPB_nbi1_nbitm_QueueConfig811 0x09151cac
#define XPB_nbi1_nbitm_QueueConfig812 0x09151cb0
#define XPB_nbi1_nbitm_QueueConfig813 0x09151cb4
#define XPB_nbi1_nbitm_QueueConfig814 0x09151cb8
#define XPB_nbi1_nbitm_QueueConfig815 0x09151cbc
#define XPB_nbi1_nbitm_QueueConfig816 0x09151cc0
#define XPB_nbi1_nbitm_QueueConfig817 0x09151cc4
#define XPB_nbi1_nbitm_QueueConfig818 0x09151cc8
#define XPB_nbi1_nbitm_QueueConfig819 0x09151ccc
#define XPB_nbi1_nbitm_QueueConfig820 0x09151cd0
#define XPB_nbi1_nbitm_QueueConfig821 0x09151cd4
#define XPB_nbi1_nbitm_QueueConfig822 0x09151cd8
#define XPB_nbi1_nbitm_QueueConfig823 0x09151cdc
#define XPB_nbi1_nbitm_QueueConfig824 0x09151ce0
#define XPB_nbi1_nbitm_QueueConfig825 0x09151ce4
#define XPB_nbi1_nbitm_QueueConfig826 0x09151ce8
#define XPB_nbi1_nbitm_QueueConfig827 0x09151cec
#define XPB_nbi1_nbitm_QueueConfig828 0x09151cf0
#define XPB_nbi1_nbitm_QueueConfig829 0x09151cf4
#define XPB_nbi1_nbitm_QueueConfig830 0x09151cf8
#define XPB_nbi1_nbitm_QueueConfig831 0x09151cfc
#define XPB_nbi1_nbitm_QueueConfig832 0x09151d00
#define XPB_nbi1_nbitm_QueueConfig833 0x09151d04
#define XPB_nbi1_nbitm_QueueConfig834 0x09151d08
#define XPB_nbi1_nbitm_QueueConfig835 0x09151d0c
#define XPB_nbi1_nbitm_QueueConfig836 0x09151d10
#define XPB_nbi1_nbitm_QueueConfig837 0x09151d14
#define XPB_nbi1_nbitm_QueueConfig838 0x09151d18
#define XPB_nbi1_nbitm_QueueConfig839 0x09151d1c
#define XPB_nbi1_nbitm_QueueConfig840 0x09151d20
#define XPB_nbi1_nbitm_QueueConfig841 0x09151d24
#define XPB_nbi1_nbitm_QueueConfig842 0x09151d28
#define XPB_nbi1_nbitm_QueueConfig843 0x09151d2c
#define XPB_nbi1_nbitm_QueueConfig844 0x09151d30
#define XPB_nbi1_nbitm_QueueConfig845 0x09151d34
#define XPB_nbi1_nbitm_QueueConfig846 0x09151d38
#define XPB_nbi1_nbitm_QueueConfig847 0x09151d3c
#define XPB_nbi1_nbitm_QueueConfig848 0x09151d40
#define XPB_nbi1_nbitm_QueueConfig849 0x09151d44
#define XPB_nbi1_nbitm_QueueConfig850 0x09151d48
#define XPB_nbi1_nbitm_QueueConfig851 0x09151d4c
#define XPB_nbi1_nbitm_QueueConfig852 0x09151d50
#define XPB_nbi1_nbitm_QueueConfig853 0x09151d54
#define XPB_nbi1_nbitm_QueueConfig854 0x09151d58
#define XPB_nbi1_nbitm_QueueConfig855 0x09151d5c
#define XPB_nbi1_nbitm_QueueConfig856 0x09151d60
#define XPB_nbi1_nbitm_QueueConfig857 0x09151d64
#define XPB_nbi1_nbitm_QueueConfig858 0x09151d68
#define XPB_nbi1_nbitm_QueueConfig859 0x09151d6c
#define XPB_nbi1_nbitm_QueueConfig860 0x09151d70
#define XPB_nbi1_nbitm_QueueConfig861 0x09151d74
#define XPB_nbi1_nbitm_QueueConfig862 0x09151d78
#define XPB_nbi1_nbitm_QueueConfig863 0x09151d7c
#define XPB_nbi1_nbitm_QueueConfig864 0x09151d80
#define XPB_nbi1_nbitm_QueueConfig865 0x09151d84
#define XPB_nbi1_nbitm_QueueConfig866 0x09151d88
#define XPB_nbi1_nbitm_QueueConfig867 0x09151d8c
#define XPB_nbi1_nbitm_QueueConfig868 0x09151d90
#define XPB_nbi1_nbitm_QueueConfig869 0x09151d94
#define XPB_nbi1_nbitm_QueueConfig870 0x09151d98
#define XPB_nbi1_nbitm_QueueConfig871 0x09151d9c
#define XPB_nbi1_nbitm_QueueConfig872 0x09151da0
#define XPB_nbi1_nbitm_QueueConfig873 0x09151da4
#define XPB_nbi1_nbitm_QueueConfig874 0x09151da8
#define XPB_nbi1_nbitm_QueueConfig875 0x09151dac
#define XPB_nbi1_nbitm_QueueConfig876 0x09151db0
#define XPB_nbi1_nbitm_QueueConfig877 0x09151db4
#define XPB_nbi1_nbitm_QueueConfig878 0x09151db8
#define XPB_nbi1_nbitm_QueueConfig879 0x09151dbc
#define XPB_nbi1_nbitm_QueueConfig880 0x09151dc0
#define XPB_nbi1_nbitm_QueueConfig881 0x09151dc4
#define XPB_nbi1_nbitm_QueueConfig882 0x09151dc8
#define XPB_nbi1_nbitm_QueueConfig883 0x09151dcc
#define XPB_nbi1_nbitm_QueueConfig884 0x09151dd0
#define XPB_nbi1_nbitm_QueueConfig885 0x09151dd4
#define XPB_nbi1_nbitm_QueueConfig886 0x09151dd8
#define XPB_nbi1_nbitm_QueueConfig887 0x09151ddc
#define XPB_nbi1_nbitm_QueueConfig888 0x09151de0
#define XPB_nbi1_nbitm_QueueConfig889 0x09151de4
#define XPB_nbi1_nbitm_QueueConfig890 0x09151de8
#define XPB_nbi1_nbitm_QueueConfig891 0x09151dec
#define XPB_nbi1_nbitm_QueueConfig892 0x09151df0
#define XPB_nbi1_nbitm_QueueConfig893 0x09151df4
#define XPB_nbi1_nbitm_QueueConfig894 0x09151df8
#define XPB_nbi1_nbitm_QueueConfig895 0x09151dfc
#define XPB_nbi1_nbitm_QueueConfig896 0x09151e00
#define XPB_nbi1_nbitm_QueueConfig897 0x09151e04
#define XPB_nbi1_nbitm_QueueConfig898 0x09151e08
#define XPB_nbi1_nbitm_QueueConfig899 0x09151e0c
#define XPB_nbi1_nbitm_QueueConfig900 0x09151e10
#define XPB_nbi1_nbitm_QueueConfig901 0x09151e14
#define XPB_nbi1_nbitm_QueueConfig902 0x09151e18
#define XPB_nbi1_nbitm_QueueConfig903 0x09151e1c
#define XPB_nbi1_nbitm_QueueConfig904 0x09151e20
#define XPB_nbi1_nbitm_QueueConfig905 0x09151e24
#define XPB_nbi1_nbitm_QueueConfig906 0x09151e28
#define XPB_nbi1_nbitm_QueueConfig907 0x09151e2c
#define XPB_nbi1_nbitm_QueueConfig908 0x09151e30
#define XPB_nbi1_nbitm_QueueConfig909 0x09151e34
#define XPB_nbi1_nbitm_QueueConfig910 0x09151e38
#define XPB_nbi1_nbitm_QueueConfig911 0x09151e3c
#define XPB_nbi1_nbitm_QueueConfig912 0x09151e40
#define XPB_nbi1_nbitm_QueueConfig913 0x09151e44
#define XPB_nbi1_nbitm_QueueConfig914 0x09151e48
#define XPB_nbi1_nbitm_QueueConfig915 0x09151e4c
#define XPB_nbi1_nbitm_QueueConfig916 0x09151e50
#define XPB_nbi1_nbitm_QueueConfig917 0x09151e54
#define XPB_nbi1_nbitm_QueueConfig918 0x09151e58
#define XPB_nbi1_nbitm_QueueConfig919 0x09151e5c
#define XPB_nbi1_nbitm_QueueConfig920 0x09151e60
#define XPB_nbi1_nbitm_QueueConfig921 0x09151e64
#define XPB_nbi1_nbitm_QueueConfig922 0x09151e68
#define XPB_nbi1_nbitm_QueueConfig923 0x09151e6c
#define XPB_nbi1_nbitm_QueueConfig924 0x09151e70
#define XPB_nbi1_nbitm_QueueConfig925 0x09151e74
#define XPB_nbi1_nbitm_QueueConfig926 0x09151e78
#define XPB_nbi1_nbitm_QueueConfig927 0x09151e7c
#define XPB_nbi1_nbitm_QueueConfig928 0x09151e80
#define XPB_nbi1_nbitm_QueueConfig929 0x09151e84
#define XPB_nbi1_nbitm_QueueConfig930 0x09151e88
#define XPB_nbi1_nbitm_QueueConfig931 0x09151e8c
#define XPB_nbi1_nbitm_QueueConfig932 0x09151e90
#define XPB_nbi1_nbitm_QueueConfig933 0x09151e94
#define XPB_nbi1_nbitm_QueueConfig934 0x09151e98
#define XPB_nbi1_nbitm_QueueConfig935 0x09151e9c
#define XPB_nbi1_nbitm_QueueConfig936 0x09151ea0
#define XPB_nbi1_nbitm_QueueConfig937 0x09151ea4
#define XPB_nbi1_nbitm_QueueConfig938 0x09151ea8
#define XPB_nbi1_nbitm_QueueConfig939 0x09151eac
#define XPB_nbi1_nbitm_QueueConfig940 0x09151eb0
#define XPB_nbi1_nbitm_QueueConfig941 0x09151eb4
#define XPB_nbi1_nbitm_QueueConfig942 0x09151eb8
#define XPB_nbi1_nbitm_QueueConfig943 0x09151ebc
#define XPB_nbi1_nbitm_QueueConfig944 0x09151ec0
#define XPB_nbi1_nbitm_QueueConfig945 0x09151ec4
#define XPB_nbi1_nbitm_QueueConfig946 0x09151ec8
#define XPB_nbi1_nbitm_QueueConfig947 0x09151ecc
#define XPB_nbi1_nbitm_QueueConfig948 0x09151ed0
#define XPB_nbi1_nbitm_QueueConfig949 0x09151ed4
#define XPB_nbi1_nbitm_QueueConfig950 0x09151ed8
#define XPB_nbi1_nbitm_QueueConfig951 0x09151edc
#define XPB_nbi1_nbitm_QueueConfig952 0x09151ee0
#define XPB_nbi1_nbitm_QueueConfig953 0x09151ee4
#define XPB_nbi1_nbitm_QueueConfig954 0x09151ee8
#define XPB_nbi1_nbitm_QueueConfig955 0x09151eec
#define XPB_nbi1_nbitm_QueueConfig956 0x09151ef0
#define XPB_nbi1_nbitm_QueueConfig957 0x09151ef4
#define XPB_nbi1_nbitm_QueueConfig958 0x09151ef8
#define XPB_nbi1_nbitm_QueueConfig959 0x09151efc
#define XPB_nbi1_nbitm_QueueConfig960 0x09151f00
#define XPB_nbi1_nbitm_QueueConfig961 0x09151f04
#define XPB_nbi1_nbitm_QueueConfig962 0x09151f08
#define XPB_nbi1_nbitm_QueueConfig963 0x09151f0c
#define XPB_nbi1_nbitm_QueueConfig964 0x09151f10
#define XPB_nbi1_nbitm_QueueConfig965 0x09151f14
#define XPB_nbi1_nbitm_QueueConfig966 0x09151f18
#define XPB_nbi1_nbitm_QueueConfig967 0x09151f1c
#define XPB_nbi1_nbitm_QueueConfig968 0x09151f20
#define XPB_nbi1_nbitm_QueueConfig969 0x09151f24
#define XPB_nbi1_nbitm_QueueConfig970 0x09151f28
#define XPB_nbi1_nbitm_QueueConfig971 0x09151f2c
#define XPB_nbi1_nbitm_QueueConfig972 0x09151f30
#define XPB_nbi1_nbitm_QueueConfig973 0x09151f34
#define XPB_nbi1_nbitm_QueueConfig974 0x09151f38
#define XPB_nbi1_nbitm_QueueConfig975 0x09151f3c
#define XPB_nbi1_nbitm_QueueConfig976 0x09151f40
#define XPB_nbi1_nbitm_QueueConfig977 0x09151f44
#define XPB_nbi1_nbitm_QueueConfig978 0x09151f48
#define XPB_nbi1_nbitm_QueueConfig979 0x09151f4c
#define XPB_nbi1_nbitm_QueueConfig980 0x09151f50
#define XPB_nbi1_nbitm_QueueConfig981 0x09151f54
#define XPB_nbi1_nbitm_QueueConfig982 0x09151f58
#define XPB_nbi1_nbitm_QueueConfig983 0x09151f5c
#define XPB_nbi1_nbitm_QueueConfig984 0x09151f60
#define XPB_nbi1_nbitm_QueueConfig985 0x09151f64
#define XPB_nbi1_nbitm_QueueConfig986 0x09151f68
#define XPB_nbi1_nbitm_QueueConfig987 0x09151f6c
#define XPB_nbi1_nbitm_QueueConfig988 0x09151f70
#define XPB_nbi1_nbitm_QueueConfig989 0x09151f74
#define XPB_nbi1_nbitm_QueueConfig990 0x09151f78
#define XPB_nbi1_nbitm_QueueConfig991 0x09151f7c
#define XPB_nbi1_nbitm_QueueConfig992 0x09151f80
#define XPB_nbi1_nbitm_QueueConfig993 0x09151f84
#define XPB_nbi1_nbitm_QueueConfig994 0x09151f88
#define XPB_nbi1_nbitm_QueueConfig995 0x09151f8c
#define XPB_nbi1_nbitm_QueueConfig996 0x09151f90
#define XPB_nbi1_nbitm_QueueConfig997 0x09151f94
#define XPB_nbi1_nbitm_QueueConfig998 0x09151f98
#define XPB_nbi1_nbitm_QueueConfig999 0x09151f9c
#define XPB_nbi1_nbitm_QueueConfig1000 0x09151fa0
#define XPB_nbi1_nbitm_QueueConfig1001 0x09151fa4
#define XPB_nbi1_nbitm_QueueConfig1002 0x09151fa8
#define XPB_nbi1_nbitm_QueueConfig1003 0x09151fac
#define XPB_nbi1_nbitm_QueueConfig1004 0x09151fb0
#define XPB_nbi1_nbitm_QueueConfig1005 0x09151fb4
#define XPB_nbi1_nbitm_QueueConfig1006 0x09151fb8
#define XPB_nbi1_nbitm_QueueConfig1007 0x09151fbc
#define XPB_nbi1_nbitm_QueueConfig1008 0x09151fc0
#define XPB_nbi1_nbitm_QueueConfig1009 0x09151fc4
#define XPB_nbi1_nbitm_QueueConfig1010 0x09151fc8
#define XPB_nbi1_nbitm_QueueConfig1011 0x09151fcc
#define XPB_nbi1_nbitm_QueueConfig1012 0x09151fd0
#define XPB_nbi1_nbitm_QueueConfig1013 0x09151fd4
#define XPB_nbi1_nbitm_QueueConfig1014 0x09151fd8
#define XPB_nbi1_nbitm_QueueConfig1015 0x09151fdc
#define XPB_nbi1_nbitm_QueueConfig1016 0x09151fe0
#define XPB_nbi1_nbitm_QueueConfig1017 0x09151fe4
#define XPB_nbi1_nbitm_QueueConfig1018 0x09151fe8
#define XPB_nbi1_nbitm_QueueConfig1019 0x09151fec
#define XPB_nbi1_nbitm_QueueConfig1020 0x09151ff0
#define XPB_nbi1_nbitm_QueueConfig1021 0x09151ff4
#define XPB_nbi1_nbitm_QueueConfig1022 0x09151ff8
#define XPB_nbi1_nbitm_QueueConfig1023 0x09151ffc
#define XPB_nbi1_nbitm_SchedulerConfig0 0x09160000
#define XPB_nbi1_nbitm_SchedulerConfig1 0x09160004
#define XPB_nbi1_nbitm_SchedulerConfig2 0x09160008
#define XPB_nbi1_nbitm_SchedulerConfig3 0x0916000c
#define XPB_nbi1_nbitm_SchedulerConfig4 0x09160010
#define XPB_nbi1_nbitm_SchedulerConfig5 0x09160014
#define XPB_nbi1_nbitm_SchedulerConfig6 0x09160018
#define XPB_nbi1_nbitm_SchedulerConfig7 0x0916001c
#define XPB_nbi1_nbitm_SchedulerConfig8 0x09160020
#define XPB_nbi1_nbitm_SchedulerConfig9 0x09160024
#define XPB_nbi1_nbitm_SchedulerConfig10 0x09160028
#define XPB_nbi1_nbitm_SchedulerConfig11 0x0916002c
#define XPB_nbi1_nbitm_SchedulerConfig12 0x09160030
#define XPB_nbi1_nbitm_SchedulerConfig13 0x09160034
#define XPB_nbi1_nbitm_SchedulerConfig14 0x09160038
#define XPB_nbi1_nbitm_SchedulerConfig15 0x0916003c
#define XPB_nbi1_nbitm_SchedulerConfig16 0x09160040
#define XPB_nbi1_nbitm_SchedulerConfig17 0x09160044
#define XPB_nbi1_nbitm_SchedulerConfig18 0x09160048
#define XPB_nbi1_nbitm_SchedulerConfig19 0x0916004c
#define XPB_nbi1_nbitm_SchedulerConfig20 0x09160050
#define XPB_nbi1_nbitm_SchedulerConfig21 0x09160054
#define XPB_nbi1_nbitm_SchedulerConfig22 0x09160058
#define XPB_nbi1_nbitm_SchedulerConfig23 0x0916005c
#define XPB_nbi1_nbitm_SchedulerConfig24 0x09160060
#define XPB_nbi1_nbitm_SchedulerConfig25 0x09160064
#define XPB_nbi1_nbitm_SchedulerConfig26 0x09160068
#define XPB_nbi1_nbitm_SchedulerConfig27 0x0916006c
#define XPB_nbi1_nbitm_SchedulerConfig28 0x09160070
#define XPB_nbi1_nbitm_SchedulerConfig29 0x09160074
#define XPB_nbi1_nbitm_SchedulerConfig30 0x09160078
#define XPB_nbi1_nbitm_SchedulerConfig31 0x0916007c
#define XPB_nbi1_nbitm_SchedulerConfig32 0x09160080
#define XPB_nbi1_nbitm_SchedulerConfig33 0x09160084
#define XPB_nbi1_nbitm_SchedulerConfig34 0x09160088
#define XPB_nbi1_nbitm_SchedulerConfig35 0x0916008c
#define XPB_nbi1_nbitm_SchedulerConfig36 0x09160090
#define XPB_nbi1_nbitm_SchedulerConfig37 0x09160094
#define XPB_nbi1_nbitm_SchedulerConfig38 0x09160098
#define XPB_nbi1_nbitm_SchedulerConfig39 0x0916009c
#define XPB_nbi1_nbitm_SchedulerConfig40 0x091600a0
#define XPB_nbi1_nbitm_SchedulerConfig41 0x091600a4
#define XPB_nbi1_nbitm_SchedulerConfig42 0x091600a8
#define XPB_nbi1_nbitm_SchedulerConfig43 0x091600ac
#define XPB_nbi1_nbitm_SchedulerConfig44 0x091600b0
#define XPB_nbi1_nbitm_SchedulerConfig45 0x091600b4
#define XPB_nbi1_nbitm_SchedulerConfig46 0x091600b8
#define XPB_nbi1_nbitm_SchedulerConfig47 0x091600bc
#define XPB_nbi1_nbitm_SchedulerConfig48 0x091600c0
#define XPB_nbi1_nbitm_SchedulerConfig49 0x091600c4
#define XPB_nbi1_nbitm_SchedulerConfig50 0x091600c8
#define XPB_nbi1_nbitm_SchedulerConfig51 0x091600cc
#define XPB_nbi1_nbitm_SchedulerConfig52 0x091600d0
#define XPB_nbi1_nbitm_SchedulerConfig53 0x091600d4
#define XPB_nbi1_nbitm_SchedulerConfig54 0x091600d8
#define XPB_nbi1_nbitm_SchedulerConfig55 0x091600dc
#define XPB_nbi1_nbitm_SchedulerConfig56 0x091600e0
#define XPB_nbi1_nbitm_SchedulerConfig57 0x091600e4
#define XPB_nbi1_nbitm_SchedulerConfig58 0x091600e8
#define XPB_nbi1_nbitm_SchedulerConfig59 0x091600ec
#define XPB_nbi1_nbitm_SchedulerConfig60 0x091600f0
#define XPB_nbi1_nbitm_SchedulerConfig61 0x091600f4
#define XPB_nbi1_nbitm_SchedulerConfig62 0x091600f8
#define XPB_nbi1_nbitm_SchedulerConfig63 0x091600fc
#define XPB_nbi1_nbitm_SchedulerConfig64 0x09160100
#define XPB_nbi1_nbitm_SchedulerConfig65 0x09160104
#define XPB_nbi1_nbitm_SchedulerConfig66 0x09160108
#define XPB_nbi1_nbitm_SchedulerConfig67 0x0916010c
#define XPB_nbi1_nbitm_SchedulerConfig68 0x09160110
#define XPB_nbi1_nbitm_SchedulerConfig69 0x09160114
#define XPB_nbi1_nbitm_SchedulerConfig70 0x09160118
#define XPB_nbi1_nbitm_SchedulerConfig71 0x0916011c
#define XPB_nbi1_nbitm_SchedulerConfig72 0x09160120
#define XPB_nbi1_nbitm_SchedulerConfig73 0x09160124
#define XPB_nbi1_nbitm_SchedulerConfig74 0x09160128
#define XPB_nbi1_nbitm_SchedulerConfig75 0x0916012c
#define XPB_nbi1_nbitm_SchedulerConfig76 0x09160130
#define XPB_nbi1_nbitm_SchedulerConfig77 0x09160134
#define XPB_nbi1_nbitm_SchedulerConfig78 0x09160138
#define XPB_nbi1_nbitm_SchedulerConfig79 0x0916013c
#define XPB_nbi1_nbitm_SchedulerConfig80 0x09160140
#define XPB_nbi1_nbitm_SchedulerConfig81 0x09160144
#define XPB_nbi1_nbitm_SchedulerConfig82 0x09160148
#define XPB_nbi1_nbitm_SchedulerConfig83 0x0916014c
#define XPB_nbi1_nbitm_SchedulerConfig84 0x09160150
#define XPB_nbi1_nbitm_SchedulerConfig85 0x09160154
#define XPB_nbi1_nbitm_SchedulerConfig86 0x09160158
#define XPB_nbi1_nbitm_SchedulerConfig87 0x0916015c
#define XPB_nbi1_nbitm_SchedulerConfig88 0x09160160
#define XPB_nbi1_nbitm_SchedulerConfig89 0x09160164
#define XPB_nbi1_nbitm_SchedulerConfig90 0x09160168
#define XPB_nbi1_nbitm_SchedulerConfig91 0x0916016c
#define XPB_nbi1_nbitm_SchedulerConfig92 0x09160170
#define XPB_nbi1_nbitm_SchedulerConfig93 0x09160174
#define XPB_nbi1_nbitm_SchedulerConfig94 0x09160178
#define XPB_nbi1_nbitm_SchedulerConfig95 0x0916017c
#define XPB_nbi1_nbitm_SchedulerConfig96 0x09160180
#define XPB_nbi1_nbitm_SchedulerConfig97 0x09160184
#define XPB_nbi1_nbitm_SchedulerConfig98 0x09160188
#define XPB_nbi1_nbitm_SchedulerConfig99 0x0916018c
#define XPB_nbi1_nbitm_SchedulerConfig100 0x09160190
#define XPB_nbi1_nbitm_SchedulerConfig101 0x09160194
#define XPB_nbi1_nbitm_SchedulerConfig102 0x09160198
#define XPB_nbi1_nbitm_SchedulerConfig103 0x0916019c
#define XPB_nbi1_nbitm_SchedulerConfig104 0x091601a0
#define XPB_nbi1_nbitm_SchedulerConfig105 0x091601a4
#define XPB_nbi1_nbitm_SchedulerConfig106 0x091601a8
#define XPB_nbi1_nbitm_SchedulerConfig107 0x091601ac
#define XPB_nbi1_nbitm_SchedulerConfig108 0x091601b0
#define XPB_nbi1_nbitm_SchedulerConfig109 0x091601b4
#define XPB_nbi1_nbitm_SchedulerConfig110 0x091601b8
#define XPB_nbi1_nbitm_SchedulerConfig111 0x091601bc
#define XPB_nbi1_nbitm_SchedulerConfig112 0x091601c0
#define XPB_nbi1_nbitm_SchedulerConfig113 0x091601c4
#define XPB_nbi1_nbitm_SchedulerConfig114 0x091601c8
#define XPB_nbi1_nbitm_SchedulerConfig115 0x091601cc
#define XPB_nbi1_nbitm_SchedulerConfig116 0x091601d0
#define XPB_nbi1_nbitm_SchedulerConfig117 0x091601d4
#define XPB_nbi1_nbitm_SchedulerConfig118 0x091601d8
#define XPB_nbi1_nbitm_SchedulerConfig119 0x091601dc
#define XPB_nbi1_nbitm_SchedulerConfig120 0x091601e0
#define XPB_nbi1_nbitm_SchedulerConfig121 0x091601e4
#define XPB_nbi1_nbitm_SchedulerConfig122 0x091601e8
#define XPB_nbi1_nbitm_SchedulerConfig123 0x091601ec
#define XPB_nbi1_nbitm_SchedulerConfig124 0x091601f0
#define XPB_nbi1_nbitm_SchedulerConfig125 0x091601f4
#define XPB_nbi1_nbitm_SchedulerConfig126 0x091601f8
#define XPB_nbi1_nbitm_SchedulerConfig127 0x091601fc
#define XPB_nbi1_nbitm_SchedulerConfig128 0x09160200
#define XPB_nbi1_nbitm_SchedulerConfig129 0x09160204
#define XPB_nbi1_nbitm_SchedulerConfig130 0x09160208
#define XPB_nbi1_nbitm_SchedulerConfig131 0x0916020c
#define XPB_nbi1_nbitm_SchedulerConfig132 0x09160210
#define XPB_nbi1_nbitm_SchedulerConfig133 0x09160214
#define XPB_nbi1_nbitm_SchedulerConfig134 0x09160218
#define XPB_nbi1_nbitm_SchedulerConfig135 0x0916021c
#define XPB_nbi1_nbitm_SchedulerConfig136 0x09160220
#define XPB_nbi1_nbitm_SchedulerConfig137 0x09160224
#define XPB_nbi1_nbitm_SchedulerConfig138 0x09160228
#define XPB_nbi1_nbitm_SchedulerConfig139 0x0916022c
#define XPB_nbi1_nbitm_SchedulerConfig140 0x09160230
#define XPB_nbi1_nbitm_SchedulerConfig141 0x09160234
#define XPB_nbi1_nbitm_SchedulerConfig142 0x09160238
#define XPB_nbi1_nbitm_SchedulerConfig143 0x0916023c
#define XPB_nbi1_nbitm_SchedulerConfig144 0x09160240
#define XPB_nbi1_nbitm_SchedulerWeight0 0x09160800
#define XPB_nbi1_nbitm_SchedulerWeight1 0x09160804
#define XPB_nbi1_nbitm_SchedulerWeight2 0x09160808
#define XPB_nbi1_nbitm_SchedulerWeight3 0x0916080c
#define XPB_nbi1_nbitm_SchedulerWeight4 0x09160810
#define XPB_nbi1_nbitm_SchedulerWeight5 0x09160814
#define XPB_nbi1_nbitm_SchedulerWeight6 0x09160818
#define XPB_nbi1_nbitm_SchedulerWeight7 0x0916081c
#define XPB_nbi1_nbitm_SchedulerWeight8 0x09160820
#define XPB_nbi1_nbitm_SchedulerWeight9 0x09160824
#define XPB_nbi1_nbitm_SchedulerWeight10 0x09160828
#define XPB_nbi1_nbitm_SchedulerWeight11 0x0916082c
#define XPB_nbi1_nbitm_SchedulerWeight12 0x09160830
#define XPB_nbi1_nbitm_SchedulerWeight13 0x09160834
#define XPB_nbi1_nbitm_SchedulerWeight14 0x09160838
#define XPB_nbi1_nbitm_SchedulerWeight15 0x0916083c
#define XPB_nbi1_nbitm_SchedulerWeight16 0x09160840
#define XPB_nbi1_nbitm_SchedulerWeight17 0x09160844
#define XPB_nbi1_nbitm_SchedulerWeight18 0x09160848
#define XPB_nbi1_nbitm_SchedulerWeight19 0x0916084c
#define XPB_nbi1_nbitm_SchedulerWeight20 0x09160850
#define XPB_nbi1_nbitm_SchedulerWeight21 0x09160854
#define XPB_nbi1_nbitm_SchedulerWeight22 0x09160858
#define XPB_nbi1_nbitm_SchedulerWeight23 0x0916085c
#define XPB_nbi1_nbitm_SchedulerWeight24 0x09160860
#define XPB_nbi1_nbitm_SchedulerWeight25 0x09160864
#define XPB_nbi1_nbitm_SchedulerWeight26 0x09160868
#define XPB_nbi1_nbitm_SchedulerWeight27 0x0916086c
#define XPB_nbi1_nbitm_SchedulerWeight28 0x09160870
#define XPB_nbi1_nbitm_SchedulerWeight29 0x09160874
#define XPB_nbi1_nbitm_SchedulerWeight30 0x09160878
#define XPB_nbi1_nbitm_SchedulerWeight31 0x0916087c
#define XPB_nbi1_nbitm_SchedulerWeight32 0x09160880
#define XPB_nbi1_nbitm_SchedulerWeight33 0x09160884
#define XPB_nbi1_nbitm_SchedulerWeight34 0x09160888
#define XPB_nbi1_nbitm_SchedulerWeight35 0x0916088c
#define XPB_nbi1_nbitm_SchedulerWeight36 0x09160890
#define XPB_nbi1_nbitm_SchedulerWeight37 0x09160894
#define XPB_nbi1_nbitm_SchedulerWeight38 0x09160898
#define XPB_nbi1_nbitm_SchedulerWeight39 0x0916089c
#define XPB_nbi1_nbitm_SchedulerWeight40 0x091608a0
#define XPB_nbi1_nbitm_SchedulerWeight41 0x091608a4
#define XPB_nbi1_nbitm_SchedulerWeight42 0x091608a8
#define XPB_nbi1_nbitm_SchedulerWeight43 0x091608ac
#define XPB_nbi1_nbitm_SchedulerWeight44 0x091608b0
#define XPB_nbi1_nbitm_SchedulerWeight45 0x091608b4
#define XPB_nbi1_nbitm_SchedulerWeight46 0x091608b8
#define XPB_nbi1_nbitm_SchedulerWeight47 0x091608bc
#define XPB_nbi1_nbitm_SchedulerWeight48 0x091608c0
#define XPB_nbi1_nbitm_SchedulerWeight49 0x091608c4
#define XPB_nbi1_nbitm_SchedulerWeight50 0x091608c8
#define XPB_nbi1_nbitm_SchedulerWeight51 0x091608cc
#define XPB_nbi1_nbitm_SchedulerWeight52 0x091608d0
#define XPB_nbi1_nbitm_SchedulerWeight53 0x091608d4
#define XPB_nbi1_nbitm_SchedulerWeight54 0x091608d8
#define XPB_nbi1_nbitm_SchedulerWeight55 0x091608dc
#define XPB_nbi1_nbitm_SchedulerWeight56 0x091608e0
#define XPB_nbi1_nbitm_SchedulerWeight57 0x091608e4
#define XPB_nbi1_nbitm_SchedulerWeight58 0x091608e8
#define XPB_nbi1_nbitm_SchedulerWeight59 0x091608ec
#define XPB_nbi1_nbitm_SchedulerWeight60 0x091608f0
#define XPB_nbi1_nbitm_SchedulerWeight61 0x091608f4
#define XPB_nbi1_nbitm_SchedulerWeight62 0x091608f8
#define XPB_nbi1_nbitm_SchedulerWeight63 0x091608fc
#define XPB_nbi1_nbitm_SchedulerWeight64 0x09160900
#define XPB_nbi1_nbitm_SchedulerWeight65 0x09160904
#define XPB_nbi1_nbitm_SchedulerWeight66 0x09160908
#define XPB_nbi1_nbitm_SchedulerWeight67 0x0916090c
#define XPB_nbi1_nbitm_SchedulerWeight68 0x09160910
#define XPB_nbi1_nbitm_SchedulerWeight69 0x09160914
#define XPB_nbi1_nbitm_SchedulerWeight70 0x09160918
#define XPB_nbi1_nbitm_SchedulerWeight71 0x0916091c
#define XPB_nbi1_nbitm_SchedulerWeight72 0x09160920
#define XPB_nbi1_nbitm_SchedulerWeight73 0x09160924
#define XPB_nbi1_nbitm_SchedulerWeight74 0x09160928
#define XPB_nbi1_nbitm_SchedulerWeight75 0x0916092c
#define XPB_nbi1_nbitm_SchedulerWeight76 0x09160930
#define XPB_nbi1_nbitm_SchedulerWeight77 0x09160934
#define XPB_nbi1_nbitm_SchedulerWeight78 0x09160938
#define XPB_nbi1_nbitm_SchedulerWeight79 0x0916093c
#define XPB_nbi1_nbitm_SchedulerWeight80 0x09160940
#define XPB_nbi1_nbitm_SchedulerWeight81 0x09160944
#define XPB_nbi1_nbitm_SchedulerWeight82 0x09160948
#define XPB_nbi1_nbitm_SchedulerWeight83 0x0916094c
#define XPB_nbi1_nbitm_SchedulerWeight84 0x09160950
#define XPB_nbi1_nbitm_SchedulerWeight85 0x09160954
#define XPB_nbi1_nbitm_SchedulerWeight86 0x09160958
#define XPB_nbi1_nbitm_SchedulerWeight87 0x0916095c
#define XPB_nbi1_nbitm_SchedulerWeight88 0x09160960
#define XPB_nbi1_nbitm_SchedulerWeight89 0x09160964
#define XPB_nbi1_nbitm_SchedulerWeight90 0x09160968
#define XPB_nbi1_nbitm_SchedulerWeight91 0x0916096c
#define XPB_nbi1_nbitm_SchedulerWeight92 0x09160970
#define XPB_nbi1_nbitm_SchedulerWeight93 0x09160974
#define XPB_nbi1_nbitm_SchedulerWeight94 0x09160978
#define XPB_nbi1_nbitm_SchedulerWeight95 0x0916097c
#define XPB_nbi1_nbitm_SchedulerWeight96 0x09160980
#define XPB_nbi1_nbitm_SchedulerWeight97 0x09160984
#define XPB_nbi1_nbitm_SchedulerWeight98 0x09160988
#define XPB_nbi1_nbitm_SchedulerWeight99 0x0916098c
#define XPB_nbi1_nbitm_SchedulerWeight100 0x09160990
#define XPB_nbi1_nbitm_SchedulerWeight101 0x09160994
#define XPB_nbi1_nbitm_SchedulerWeight102 0x09160998
#define XPB_nbi1_nbitm_SchedulerWeight103 0x0916099c
#define XPB_nbi1_nbitm_SchedulerWeight104 0x091609a0
#define XPB_nbi1_nbitm_SchedulerWeight105 0x091609a4
#define XPB_nbi1_nbitm_SchedulerWeight106 0x091609a8
#define XPB_nbi1_nbitm_SchedulerWeight107 0x091609ac
#define XPB_nbi1_nbitm_SchedulerWeight108 0x091609b0
#define XPB_nbi1_nbitm_SchedulerWeight109 0x091609b4
#define XPB_nbi1_nbitm_SchedulerWeight110 0x091609b8
#define XPB_nbi1_nbitm_SchedulerWeight111 0x091609bc
#define XPB_nbi1_nbitm_SchedulerWeight112 0x091609c0
#define XPB_nbi1_nbitm_SchedulerWeight113 0x091609c4
#define XPB_nbi1_nbitm_SchedulerWeight114 0x091609c8
#define XPB_nbi1_nbitm_SchedulerWeight115 0x091609cc
#define XPB_nbi1_nbitm_SchedulerWeight116 0x091609d0
#define XPB_nbi1_nbitm_SchedulerWeight117 0x091609d4
#define XPB_nbi1_nbitm_SchedulerWeight118 0x091609d8
#define XPB_nbi1_nbitm_SchedulerWeight119 0x091609dc
#define XPB_nbi1_nbitm_SchedulerWeight120 0x091609e0
#define XPB_nbi1_nbitm_SchedulerWeight121 0x091609e4
#define XPB_nbi1_nbitm_SchedulerWeight122 0x091609e8
#define XPB_nbi1_nbitm_SchedulerWeight123 0x091609ec
#define XPB_nbi1_nbitm_SchedulerWeight124 0x091609f0
#define XPB_nbi1_nbitm_SchedulerWeight125 0x091609f4
#define XPB_nbi1_nbitm_SchedulerWeight126 0x091609f8
#define XPB_nbi1_nbitm_SchedulerWeight127 0x091609fc
#define XPB_nbi1_nbitm_SchedulerDeficit0 0x09161000
#define XPB_nbi1_nbitm_SchedulerDeficit1 0x09161004
#define XPB_nbi1_nbitm_SchedulerDeficit2 0x09161008
#define XPB_nbi1_nbitm_SchedulerDeficit3 0x0916100c
#define XPB_nbi1_nbitm_SchedulerDeficit4 0x09161010
#define XPB_nbi1_nbitm_SchedulerDeficit5 0x09161014
#define XPB_nbi1_nbitm_SchedulerDeficit6 0x09161018
#define XPB_nbi1_nbitm_SchedulerDeficit7 0x0916101c
#define XPB_nbi1_nbitm_SchedulerDeficit8 0x09161020
#define XPB_nbi1_nbitm_SchedulerDeficit9 0x09161024
#define XPB_nbi1_nbitm_SchedulerDeficit10 0x09161028
#define XPB_nbi1_nbitm_SchedulerDeficit11 0x0916102c
#define XPB_nbi1_nbitm_SchedulerDeficit12 0x09161030
#define XPB_nbi1_nbitm_SchedulerDeficit13 0x09161034
#define XPB_nbi1_nbitm_SchedulerDeficit14 0x09161038
#define XPB_nbi1_nbitm_SchedulerDeficit15 0x0916103c
#define XPB_nbi1_nbitm_SchedulerDeficit16 0x09161040
#define XPB_nbi1_nbitm_SchedulerDeficit17 0x09161044
#define XPB_nbi1_nbitm_SchedulerDeficit18 0x09161048
#define XPB_nbi1_nbitm_SchedulerDeficit19 0x0916104c
#define XPB_nbi1_nbitm_SchedulerDeficit20 0x09161050
#define XPB_nbi1_nbitm_SchedulerDeficit21 0x09161054
#define XPB_nbi1_nbitm_SchedulerDeficit22 0x09161058
#define XPB_nbi1_nbitm_SchedulerDeficit23 0x0916105c
#define XPB_nbi1_nbitm_SchedulerDeficit24 0x09161060
#define XPB_nbi1_nbitm_SchedulerDeficit25 0x09161064
#define XPB_nbi1_nbitm_SchedulerDeficit26 0x09161068
#define XPB_nbi1_nbitm_SchedulerDeficit27 0x0916106c
#define XPB_nbi1_nbitm_SchedulerDeficit28 0x09161070
#define XPB_nbi1_nbitm_SchedulerDeficit29 0x09161074
#define XPB_nbi1_nbitm_SchedulerDeficit30 0x09161078
#define XPB_nbi1_nbitm_SchedulerDeficit31 0x0916107c
#define XPB_nbi1_nbitm_SchedulerDeficit32 0x09161080
#define XPB_nbi1_nbitm_SchedulerDeficit33 0x09161084
#define XPB_nbi1_nbitm_SchedulerDeficit34 0x09161088
#define XPB_nbi1_nbitm_SchedulerDeficit35 0x0916108c
#define XPB_nbi1_nbitm_SchedulerDeficit36 0x09161090
#define XPB_nbi1_nbitm_SchedulerDeficit37 0x09161094
#define XPB_nbi1_nbitm_SchedulerDeficit38 0x09161098
#define XPB_nbi1_nbitm_SchedulerDeficit39 0x0916109c
#define XPB_nbi1_nbitm_SchedulerDeficit40 0x091610a0
#define XPB_nbi1_nbitm_SchedulerDeficit41 0x091610a4
#define XPB_nbi1_nbitm_SchedulerDeficit42 0x091610a8
#define XPB_nbi1_nbitm_SchedulerDeficit43 0x091610ac
#define XPB_nbi1_nbitm_SchedulerDeficit44 0x091610b0
#define XPB_nbi1_nbitm_SchedulerDeficit45 0x091610b4
#define XPB_nbi1_nbitm_SchedulerDeficit46 0x091610b8
#define XPB_nbi1_nbitm_SchedulerDeficit47 0x091610bc
#define XPB_nbi1_nbitm_SchedulerDeficit48 0x091610c0
#define XPB_nbi1_nbitm_SchedulerDeficit49 0x091610c4
#define XPB_nbi1_nbitm_SchedulerDeficit50 0x091610c8
#define XPB_nbi1_nbitm_SchedulerDeficit51 0x091610cc
#define XPB_nbi1_nbitm_SchedulerDeficit52 0x091610d0
#define XPB_nbi1_nbitm_SchedulerDeficit53 0x091610d4
#define XPB_nbi1_nbitm_SchedulerDeficit54 0x091610d8
#define XPB_nbi1_nbitm_SchedulerDeficit55 0x091610dc
#define XPB_nbi1_nbitm_SchedulerDeficit56 0x091610e0
#define XPB_nbi1_nbitm_SchedulerDeficit57 0x091610e4
#define XPB_nbi1_nbitm_SchedulerDeficit58 0x091610e8
#define XPB_nbi1_nbitm_SchedulerDeficit59 0x091610ec
#define XPB_nbi1_nbitm_SchedulerDeficit60 0x091610f0
#define XPB_nbi1_nbitm_SchedulerDeficit61 0x091610f4
#define XPB_nbi1_nbitm_SchedulerDeficit62 0x091610f8
#define XPB_nbi1_nbitm_SchedulerDeficit63 0x091610fc
#define XPB_nbi1_nbitm_SchedulerDeficit64 0x09161100
#define XPB_nbi1_nbitm_SchedulerDeficit65 0x09161104
#define XPB_nbi1_nbitm_SchedulerDeficit66 0x09161108
#define XPB_nbi1_nbitm_SchedulerDeficit67 0x0916110c
#define XPB_nbi1_nbitm_SchedulerDeficit68 0x09161110
#define XPB_nbi1_nbitm_SchedulerDeficit69 0x09161114
#define XPB_nbi1_nbitm_SchedulerDeficit70 0x09161118
#define XPB_nbi1_nbitm_SchedulerDeficit71 0x0916111c
#define XPB_nbi1_nbitm_SchedulerDeficit72 0x09161120
#define XPB_nbi1_nbitm_SchedulerDeficit73 0x09161124
#define XPB_nbi1_nbitm_SchedulerDeficit74 0x09161128
#define XPB_nbi1_nbitm_SchedulerDeficit75 0x0916112c
#define XPB_nbi1_nbitm_SchedulerDeficit76 0x09161130
#define XPB_nbi1_nbitm_SchedulerDeficit77 0x09161134
#define XPB_nbi1_nbitm_SchedulerDeficit78 0x09161138
#define XPB_nbi1_nbitm_SchedulerDeficit79 0x0916113c
#define XPB_nbi1_nbitm_SchedulerDeficit80 0x09161140
#define XPB_nbi1_nbitm_SchedulerDeficit81 0x09161144
#define XPB_nbi1_nbitm_SchedulerDeficit82 0x09161148
#define XPB_nbi1_nbitm_SchedulerDeficit83 0x0916114c
#define XPB_nbi1_nbitm_SchedulerDeficit84 0x09161150
#define XPB_nbi1_nbitm_SchedulerDeficit85 0x09161154
#define XPB_nbi1_nbitm_SchedulerDeficit86 0x09161158
#define XPB_nbi1_nbitm_SchedulerDeficit87 0x0916115c
#define XPB_nbi1_nbitm_SchedulerDeficit88 0x09161160
#define XPB_nbi1_nbitm_SchedulerDeficit89 0x09161164
#define XPB_nbi1_nbitm_SchedulerDeficit90 0x09161168
#define XPB_nbi1_nbitm_SchedulerDeficit91 0x0916116c
#define XPB_nbi1_nbitm_SchedulerDeficit92 0x09161170
#define XPB_nbi1_nbitm_SchedulerDeficit93 0x09161174
#define XPB_nbi1_nbitm_SchedulerDeficit94 0x09161178
#define XPB_nbi1_nbitm_SchedulerDeficit95 0x0916117c
#define XPB_nbi1_nbitm_SchedulerDeficit96 0x09161180
#define XPB_nbi1_nbitm_SchedulerDeficit97 0x09161184
#define XPB_nbi1_nbitm_SchedulerDeficit98 0x09161188
#define XPB_nbi1_nbitm_SchedulerDeficit99 0x0916118c
#define XPB_nbi1_nbitm_SchedulerDeficit100 0x09161190
#define XPB_nbi1_nbitm_SchedulerDeficit101 0x09161194
#define XPB_nbi1_nbitm_SchedulerDeficit102 0x09161198
#define XPB_nbi1_nbitm_SchedulerDeficit103 0x0916119c
#define XPB_nbi1_nbitm_SchedulerDeficit104 0x091611a0
#define XPB_nbi1_nbitm_SchedulerDeficit105 0x091611a4
#define XPB_nbi1_nbitm_SchedulerDeficit106 0x091611a8
#define XPB_nbi1_nbitm_SchedulerDeficit107 0x091611ac
#define XPB_nbi1_nbitm_SchedulerDeficit108 0x091611b0
#define XPB_nbi1_nbitm_SchedulerDeficit109 0x091611b4
#define XPB_nbi1_nbitm_SchedulerDeficit110 0x091611b8
#define XPB_nbi1_nbitm_SchedulerDeficit111 0x091611bc
#define XPB_nbi1_nbitm_SchedulerDeficit112 0x091611c0
#define XPB_nbi1_nbitm_SchedulerDeficit113 0x091611c4
#define XPB_nbi1_nbitm_SchedulerDeficit114 0x091611c8
#define XPB_nbi1_nbitm_SchedulerDeficit115 0x091611cc
#define XPB_nbi1_nbitm_SchedulerDeficit116 0x091611d0
#define XPB_nbi1_nbitm_SchedulerDeficit117 0x091611d4
#define XPB_nbi1_nbitm_SchedulerDeficit118 0x091611d8
#define XPB_nbi1_nbitm_SchedulerDeficit119 0x091611dc
#define XPB_nbi1_nbitm_SchedulerDeficit120 0x091611e0
#define XPB_nbi1_nbitm_SchedulerDeficit121 0x091611e4
#define XPB_nbi1_nbitm_SchedulerDeficit122 0x091611e8
#define XPB_nbi1_nbitm_SchedulerDeficit123 0x091611ec
#define XPB_nbi1_nbitm_SchedulerDeficit124 0x091611f0
#define XPB_nbi1_nbitm_SchedulerDeficit125 0x091611f4
#define XPB_nbi1_nbitm_SchedulerDeficit126 0x091611f8
#define XPB_nbi1_nbitm_SchedulerDeficit127 0x091611fc
#define XPB_nbi1_nbitm_ShaperRate0 0x091d0000
#define XPB_nbi1_nbitm_ShaperRate1 0x091d0004
#define XPB_nbi1_nbitm_ShaperRate2 0x091d0008
#define XPB_nbi1_nbitm_ShaperRate3 0x091d000c
#define XPB_nbi1_nbitm_ShaperRate4 0x091d0010
#define XPB_nbi1_nbitm_ShaperRate5 0x091d0014
#define XPB_nbi1_nbitm_ShaperRate6 0x091d0018
#define XPB_nbi1_nbitm_ShaperRate7 0x091d001c
#define XPB_nbi1_nbitm_ShaperRate8 0x091d0020
#define XPB_nbi1_nbitm_ShaperRate9 0x091d0024
#define XPB_nbi1_nbitm_ShaperRate10 0x091d0028
#define XPB_nbi1_nbitm_ShaperRate11 0x091d002c
#define XPB_nbi1_nbitm_ShaperRate12 0x091d0030
#define XPB_nbi1_nbitm_ShaperRate13 0x091d0034
#define XPB_nbi1_nbitm_ShaperRate14 0x091d0038
#define XPB_nbi1_nbitm_ShaperRate15 0x091d003c
#define XPB_nbi1_nbitm_ShaperRate16 0x091d0040
#define XPB_nbi1_nbitm_ShaperRate17 0x091d0044
#define XPB_nbi1_nbitm_ShaperRate18 0x091d0048
#define XPB_nbi1_nbitm_ShaperRate19 0x091d004c
#define XPB_nbi1_nbitm_ShaperRate20 0x091d0050
#define XPB_nbi1_nbitm_ShaperRate21 0x091d0054
#define XPB_nbi1_nbitm_ShaperRate22 0x091d0058
#define XPB_nbi1_nbitm_ShaperRate23 0x091d005c
#define XPB_nbi1_nbitm_ShaperRate24 0x091d0060
#define XPB_nbi1_nbitm_ShaperRate25 0x091d0064
#define XPB_nbi1_nbitm_ShaperRate26 0x091d0068
#define XPB_nbi1_nbitm_ShaperRate27 0x091d006c
#define XPB_nbi1_nbitm_ShaperRate28 0x091d0070
#define XPB_nbi1_nbitm_ShaperRate29 0x091d0074
#define XPB_nbi1_nbitm_ShaperRate30 0x091d0078
#define XPB_nbi1_nbitm_ShaperRate31 0x091d007c
#define XPB_nbi1_nbitm_ShaperRate32 0x091d0080
#define XPB_nbi1_nbitm_ShaperRate33 0x091d0084
#define XPB_nbi1_nbitm_ShaperRate34 0x091d0088
#define XPB_nbi1_nbitm_ShaperRate35 0x091d008c
#define XPB_nbi1_nbitm_ShaperRate36 0x091d0090
#define XPB_nbi1_nbitm_ShaperRate37 0x091d0094
#define XPB_nbi1_nbitm_ShaperRate38 0x091d0098
#define XPB_nbi1_nbitm_ShaperRate39 0x091d009c
#define XPB_nbi1_nbitm_ShaperRate40 0x091d00a0
#define XPB_nbi1_nbitm_ShaperRate41 0x091d00a4
#define XPB_nbi1_nbitm_ShaperRate42 0x091d00a8
#define XPB_nbi1_nbitm_ShaperRate43 0x091d00ac
#define XPB_nbi1_nbitm_ShaperRate44 0x091d00b0
#define XPB_nbi1_nbitm_ShaperRate45 0x091d00b4
#define XPB_nbi1_nbitm_ShaperRate46 0x091d00b8
#define XPB_nbi1_nbitm_ShaperRate47 0x091d00bc
#define XPB_nbi1_nbitm_ShaperRate48 0x091d00c0
#define XPB_nbi1_nbitm_ShaperRate49 0x091d00c4
#define XPB_nbi1_nbitm_ShaperRate50 0x091d00c8
#define XPB_nbi1_nbitm_ShaperRate51 0x091d00cc
#define XPB_nbi1_nbitm_ShaperRate52 0x091d00d0
#define XPB_nbi1_nbitm_ShaperRate53 0x091d00d4
#define XPB_nbi1_nbitm_ShaperRate54 0x091d00d8
#define XPB_nbi1_nbitm_ShaperRate55 0x091d00dc
#define XPB_nbi1_nbitm_ShaperRate56 0x091d00e0
#define XPB_nbi1_nbitm_ShaperRate57 0x091d00e4
#define XPB_nbi1_nbitm_ShaperRate58 0x091d00e8
#define XPB_nbi1_nbitm_ShaperRate59 0x091d00ec
#define XPB_nbi1_nbitm_ShaperRate60 0x091d00f0
#define XPB_nbi1_nbitm_ShaperRate61 0x091d00f4
#define XPB_nbi1_nbitm_ShaperRate62 0x091d00f8
#define XPB_nbi1_nbitm_ShaperRate63 0x091d00fc
#define XPB_nbi1_nbitm_ShaperRate64 0x091d0100
#define XPB_nbi1_nbitm_ShaperRate65 0x091d0104
#define XPB_nbi1_nbitm_ShaperRate66 0x091d0108
#define XPB_nbi1_nbitm_ShaperRate67 0x091d010c
#define XPB_nbi1_nbitm_ShaperRate68 0x091d0110
#define XPB_nbi1_nbitm_ShaperRate69 0x091d0114
#define XPB_nbi1_nbitm_ShaperRate70 0x091d0118
#define XPB_nbi1_nbitm_ShaperRate71 0x091d011c
#define XPB_nbi1_nbitm_ShaperRate72 0x091d0120
#define XPB_nbi1_nbitm_ShaperRate73 0x091d0124
#define XPB_nbi1_nbitm_ShaperRate74 0x091d0128
#define XPB_nbi1_nbitm_ShaperRate75 0x091d012c
#define XPB_nbi1_nbitm_ShaperRate76 0x091d0130
#define XPB_nbi1_nbitm_ShaperRate77 0x091d0134
#define XPB_nbi1_nbitm_ShaperRate78 0x091d0138
#define XPB_nbi1_nbitm_ShaperRate79 0x091d013c
#define XPB_nbi1_nbitm_ShaperRate80 0x091d0140
#define XPB_nbi1_nbitm_ShaperRate81 0x091d0144
#define XPB_nbi1_nbitm_ShaperRate82 0x091d0148
#define XPB_nbi1_nbitm_ShaperRate83 0x091d014c
#define XPB_nbi1_nbitm_ShaperRate84 0x091d0150
#define XPB_nbi1_nbitm_ShaperRate85 0x091d0154
#define XPB_nbi1_nbitm_ShaperRate86 0x091d0158
#define XPB_nbi1_nbitm_ShaperRate87 0x091d015c
#define XPB_nbi1_nbitm_ShaperRate88 0x091d0160
#define XPB_nbi1_nbitm_ShaperRate89 0x091d0164
#define XPB_nbi1_nbitm_ShaperRate90 0x091d0168
#define XPB_nbi1_nbitm_ShaperRate91 0x091d016c
#define XPB_nbi1_nbitm_ShaperRate92 0x091d0170
#define XPB_nbi1_nbitm_ShaperRate93 0x091d0174
#define XPB_nbi1_nbitm_ShaperRate94 0x091d0178
#define XPB_nbi1_nbitm_ShaperRate95 0x091d017c
#define XPB_nbi1_nbitm_ShaperRate96 0x091d0180
#define XPB_nbi1_nbitm_ShaperRate97 0x091d0184
#define XPB_nbi1_nbitm_ShaperRate98 0x091d0188
#define XPB_nbi1_nbitm_ShaperRate99 0x091d018c
#define XPB_nbi1_nbitm_ShaperRate100 0x091d0190
#define XPB_nbi1_nbitm_ShaperRate101 0x091d0194
#define XPB_nbi1_nbitm_ShaperRate102 0x091d0198
#define XPB_nbi1_nbitm_ShaperRate103 0x091d019c
#define XPB_nbi1_nbitm_ShaperRate104 0x091d01a0
#define XPB_nbi1_nbitm_ShaperRate105 0x091d01a4
#define XPB_nbi1_nbitm_ShaperRate106 0x091d01a8
#define XPB_nbi1_nbitm_ShaperRate107 0x091d01ac
#define XPB_nbi1_nbitm_ShaperRate108 0x091d01b0
#define XPB_nbi1_nbitm_ShaperRate109 0x091d01b4
#define XPB_nbi1_nbitm_ShaperRate110 0x091d01b8
#define XPB_nbi1_nbitm_ShaperRate111 0x091d01bc
#define XPB_nbi1_nbitm_ShaperRate112 0x091d01c0
#define XPB_nbi1_nbitm_ShaperRate113 0x091d01c4
#define XPB_nbi1_nbitm_ShaperRate114 0x091d01c8
#define XPB_nbi1_nbitm_ShaperRate115 0x091d01cc
#define XPB_nbi1_nbitm_ShaperRate116 0x091d01d0
#define XPB_nbi1_nbitm_ShaperRate117 0x091d01d4
#define XPB_nbi1_nbitm_ShaperRate118 0x091d01d8
#define XPB_nbi1_nbitm_ShaperRate119 0x091d01dc
#define XPB_nbi1_nbitm_ShaperRate120 0x091d01e0
#define XPB_nbi1_nbitm_ShaperRate121 0x091d01e4
#define XPB_nbi1_nbitm_ShaperRate122 0x091d01e8
#define XPB_nbi1_nbitm_ShaperRate123 0x091d01ec
#define XPB_nbi1_nbitm_ShaperRate124 0x091d01f0
#define XPB_nbi1_nbitm_ShaperRate125 0x091d01f4
#define XPB_nbi1_nbitm_ShaperRate126 0x091d01f8
#define XPB_nbi1_nbitm_ShaperRate127 0x091d01fc
#define XPB_nbi1_nbitm_ShaperRate128 0x091d0200
#define XPB_nbi1_nbitm_ShaperRate129 0x091d0204
#define XPB_nbi1_nbitm_ShaperRate130 0x091d0208
#define XPB_nbi1_nbitm_ShaperRate131 0x091d020c
#define XPB_nbi1_nbitm_ShaperRate132 0x091d0210
#define XPB_nbi1_nbitm_ShaperRate133 0x091d0214
#define XPB_nbi1_nbitm_ShaperRate134 0x091d0218
#define XPB_nbi1_nbitm_ShaperRate135 0x091d021c
#define XPB_nbi1_nbitm_ShaperRate136 0x091d0220
#define XPB_nbi1_nbitm_ShaperRate137 0x091d0224
#define XPB_nbi1_nbitm_ShaperRate138 0x091d0228
#define XPB_nbi1_nbitm_ShaperRate139 0x091d022c
#define XPB_nbi1_nbitm_ShaperRate140 0x091d0230
#define XPB_nbi1_nbitm_ShaperRate141 0x091d0234
#define XPB_nbi1_nbitm_ShaperRate142 0x091d0238
#define XPB_nbi1_nbitm_ShaperRate143 0x091d023c
#define XPB_nbi1_nbitm_ShaperRate144 0x091d0240
#define XPB_nbi1_nbitm_ShaperThreshold0 0x091d0800
#define XPB_nbi1_nbitm_ShaperThreshold1 0x091d0804
#define XPB_nbi1_nbitm_ShaperThreshold2 0x091d0808
#define XPB_nbi1_nbitm_ShaperThreshold3 0x091d080c
#define XPB_nbi1_nbitm_ShaperThreshold4 0x091d0810
#define XPB_nbi1_nbitm_ShaperThreshold5 0x091d0814
#define XPB_nbi1_nbitm_ShaperThreshold6 0x091d0818
#define XPB_nbi1_nbitm_ShaperThreshold7 0x091d081c
#define XPB_nbi1_nbitm_ShaperThreshold8 0x091d0820
#define XPB_nbi1_nbitm_ShaperThreshold9 0x091d0824
#define XPB_nbi1_nbitm_ShaperThreshold10 0x091d0828
#define XPB_nbi1_nbitm_ShaperThreshold11 0x091d082c
#define XPB_nbi1_nbitm_ShaperThreshold12 0x091d0830
#define XPB_nbi1_nbitm_ShaperThreshold13 0x091d0834
#define XPB_nbi1_nbitm_ShaperThreshold14 0x091d0838
#define XPB_nbi1_nbitm_ShaperThreshold15 0x091d083c
#define XPB_nbi1_nbitm_ShaperThreshold16 0x091d0840
#define XPB_nbi1_nbitm_ShaperThreshold17 0x091d0844
#define XPB_nbi1_nbitm_ShaperThreshold18 0x091d0848
#define XPB_nbi1_nbitm_ShaperThreshold19 0x091d084c
#define XPB_nbi1_nbitm_ShaperThreshold20 0x091d0850
#define XPB_nbi1_nbitm_ShaperThreshold21 0x091d0854
#define XPB_nbi1_nbitm_ShaperThreshold22 0x091d0858
#define XPB_nbi1_nbitm_ShaperThreshold23 0x091d085c
#define XPB_nbi1_nbitm_ShaperThreshold24 0x091d0860
#define XPB_nbi1_nbitm_ShaperThreshold25 0x091d0864
#define XPB_nbi1_nbitm_ShaperThreshold26 0x091d0868
#define XPB_nbi1_nbitm_ShaperThreshold27 0x091d086c
#define XPB_nbi1_nbitm_ShaperThreshold28 0x091d0870
#define XPB_nbi1_nbitm_ShaperThreshold29 0x091d0874
#define XPB_nbi1_nbitm_ShaperThreshold30 0x091d0878
#define XPB_nbi1_nbitm_ShaperThreshold31 0x091d087c
#define XPB_nbi1_nbitm_ShaperThreshold32 0x091d0880
#define XPB_nbi1_nbitm_ShaperThreshold33 0x091d0884
#define XPB_nbi1_nbitm_ShaperThreshold34 0x091d0888
#define XPB_nbi1_nbitm_ShaperThreshold35 0x091d088c
#define XPB_nbi1_nbitm_ShaperThreshold36 0x091d0890
#define XPB_nbi1_nbitm_ShaperThreshold37 0x091d0894
#define XPB_nbi1_nbitm_ShaperThreshold38 0x091d0898
#define XPB_nbi1_nbitm_ShaperThreshold39 0x091d089c
#define XPB_nbi1_nbitm_ShaperThreshold40 0x091d08a0
#define XPB_nbi1_nbitm_ShaperThreshold41 0x091d08a4
#define XPB_nbi1_nbitm_ShaperThreshold42 0x091d08a8
#define XPB_nbi1_nbitm_ShaperThreshold43 0x091d08ac
#define XPB_nbi1_nbitm_ShaperThreshold44 0x091d08b0
#define XPB_nbi1_nbitm_ShaperThreshold45 0x091d08b4
#define XPB_nbi1_nbitm_ShaperThreshold46 0x091d08b8
#define XPB_nbi1_nbitm_ShaperThreshold47 0x091d08bc
#define XPB_nbi1_nbitm_ShaperThreshold48 0x091d08c0
#define XPB_nbi1_nbitm_ShaperThreshold49 0x091d08c4
#define XPB_nbi1_nbitm_ShaperThreshold50 0x091d08c8
#define XPB_nbi1_nbitm_ShaperThreshold51 0x091d08cc
#define XPB_nbi1_nbitm_ShaperThreshold52 0x091d08d0
#define XPB_nbi1_nbitm_ShaperThreshold53 0x091d08d4
#define XPB_nbi1_nbitm_ShaperThreshold54 0x091d08d8
#define XPB_nbi1_nbitm_ShaperThreshold55 0x091d08dc
#define XPB_nbi1_nbitm_ShaperThreshold56 0x091d08e0
#define XPB_nbi1_nbitm_ShaperThreshold57 0x091d08e4
#define XPB_nbi1_nbitm_ShaperThreshold58 0x091d08e8
#define XPB_nbi1_nbitm_ShaperThreshold59 0x091d08ec
#define XPB_nbi1_nbitm_ShaperThreshold60 0x091d08f0
#define XPB_nbi1_nbitm_ShaperThreshold61 0x091d08f4
#define XPB_nbi1_nbitm_ShaperThreshold62 0x091d08f8
#define XPB_nbi1_nbitm_ShaperThreshold63 0x091d08fc
#define XPB_nbi1_nbitm_ShaperThreshold64 0x091d0900
#define XPB_nbi1_nbitm_ShaperThreshold65 0x091d0904
#define XPB_nbi1_nbitm_ShaperThreshold66 0x091d0908
#define XPB_nbi1_nbitm_ShaperThreshold67 0x091d090c
#define XPB_nbi1_nbitm_ShaperThreshold68 0x091d0910
#define XPB_nbi1_nbitm_ShaperThreshold69 0x091d0914
#define XPB_nbi1_nbitm_ShaperThreshold70 0x091d0918
#define XPB_nbi1_nbitm_ShaperThreshold71 0x091d091c
#define XPB_nbi1_nbitm_ShaperThreshold72 0x091d0920
#define XPB_nbi1_nbitm_ShaperThreshold73 0x091d0924
#define XPB_nbi1_nbitm_ShaperThreshold74 0x091d0928
#define XPB_nbi1_nbitm_ShaperThreshold75 0x091d092c
#define XPB_nbi1_nbitm_ShaperThreshold76 0x091d0930
#define XPB_nbi1_nbitm_ShaperThreshold77 0x091d0934
#define XPB_nbi1_nbitm_ShaperThreshold78 0x091d0938
#define XPB_nbi1_nbitm_ShaperThreshold79 0x091d093c
#define XPB_nbi1_nbitm_ShaperThreshold80 0x091d0940
#define XPB_nbi1_nbitm_ShaperThreshold81 0x091d0944
#define XPB_nbi1_nbitm_ShaperThreshold82 0x091d0948
#define XPB_nbi1_nbitm_ShaperThreshold83 0x091d094c
#define XPB_nbi1_nbitm_ShaperThreshold84 0x091d0950
#define XPB_nbi1_nbitm_ShaperThreshold85 0x091d0954
#define XPB_nbi1_nbitm_ShaperThreshold86 0x091d0958
#define XPB_nbi1_nbitm_ShaperThreshold87 0x091d095c
#define XPB_nbi1_nbitm_ShaperThreshold88 0x091d0960
#define XPB_nbi1_nbitm_ShaperThreshold89 0x091d0964
#define XPB_nbi1_nbitm_ShaperThreshold90 0x091d0968
#define XPB_nbi1_nbitm_ShaperThreshold91 0x091d096c
#define XPB_nbi1_nbitm_ShaperThreshold92 0x091d0970
#define XPB_nbi1_nbitm_ShaperThreshold93 0x091d0974
#define XPB_nbi1_nbitm_ShaperThreshold94 0x091d0978
#define XPB_nbi1_nbitm_ShaperThreshold95 0x091d097c
#define XPB_nbi1_nbitm_ShaperThreshold96 0x091d0980
#define XPB_nbi1_nbitm_ShaperThreshold97 0x091d0984
#define XPB_nbi1_nbitm_ShaperThreshold98 0x091d0988
#define XPB_nbi1_nbitm_ShaperThreshold99 0x091d098c
#define XPB_nbi1_nbitm_ShaperThreshold100 0x091d0990
#define XPB_nbi1_nbitm_ShaperThreshold101 0x091d0994
#define XPB_nbi1_nbitm_ShaperThreshold102 0x091d0998
#define XPB_nbi1_nbitm_ShaperThreshold103 0x091d099c
#define XPB_nbi1_nbitm_ShaperThreshold104 0x091d09a0
#define XPB_nbi1_nbitm_ShaperThreshold105 0x091d09a4
#define XPB_nbi1_nbitm_ShaperThreshold106 0x091d09a8
#define XPB_nbi1_nbitm_ShaperThreshold107 0x091d09ac
#define XPB_nbi1_nbitm_ShaperThreshold108 0x091d09b0
#define XPB_nbi1_nbitm_ShaperThreshold109 0x091d09b4
#define XPB_nbi1_nbitm_ShaperThreshold110 0x091d09b8
#define XPB_nbi1_nbitm_ShaperThreshold111 0x091d09bc
#define XPB_nbi1_nbitm_ShaperThreshold112 0x091d09c0
#define XPB_nbi1_nbitm_ShaperThreshold113 0x091d09c4
#define XPB_nbi1_nbitm_ShaperThreshold114 0x091d09c8
#define XPB_nbi1_nbitm_ShaperThreshold115 0x091d09cc
#define XPB_nbi1_nbitm_ShaperThreshold116 0x091d09d0
#define XPB_nbi1_nbitm_ShaperThreshold117 0x091d09d4
#define XPB_nbi1_nbitm_ShaperThreshold118 0x091d09d8
#define XPB_nbi1_nbitm_ShaperThreshold119 0x091d09dc
#define XPB_nbi1_nbitm_ShaperThreshold120 0x091d09e0
#define XPB_nbi1_nbitm_ShaperThreshold121 0x091d09e4
#define XPB_nbi1_nbitm_ShaperThreshold122 0x091d09e8
#define XPB_nbi1_nbitm_ShaperThreshold123 0x091d09ec
#define XPB_nbi1_nbitm_ShaperThreshold124 0x091d09f0
#define XPB_nbi1_nbitm_ShaperThreshold125 0x091d09f4
#define XPB_nbi1_nbitm_ShaperThreshold126 0x091d09f8
#define XPB_nbi1_nbitm_ShaperThreshold127 0x091d09fc
#define XPB_nbi1_nbitm_ShaperThreshold128 0x091d0a00
#define XPB_nbi1_nbitm_ShaperThreshold129 0x091d0a04
#define XPB_nbi1_nbitm_ShaperThreshold130 0x091d0a08
#define XPB_nbi1_nbitm_ShaperThreshold131 0x091d0a0c
#define XPB_nbi1_nbitm_ShaperThreshold132 0x091d0a10
#define XPB_nbi1_nbitm_ShaperThreshold133 0x091d0a14
#define XPB_nbi1_nbitm_ShaperThreshold134 0x091d0a18
#define XPB_nbi1_nbitm_ShaperThreshold135 0x091d0a1c
#define XPB_nbi1_nbitm_ShaperThreshold136 0x091d0a20
#define XPB_nbi1_nbitm_ShaperThreshold137 0x091d0a24
#define XPB_nbi1_nbitm_ShaperThreshold138 0x091d0a28
#define XPB_nbi1_nbitm_ShaperThreshold139 0x091d0a2c
#define XPB_nbi1_nbitm_ShaperThreshold140 0x091d0a30
#define XPB_nbi1_nbitm_ShaperThreshold141 0x091d0a34
#define XPB_nbi1_nbitm_ShaperThreshold142 0x091d0a38
#define XPB_nbi1_nbitm_ShaperThreshold143 0x091d0a3c
#define XPB_nbi1_nbitm_ShaperThreshold144 0x091d0a40
#define XPB_nbi1_nbitm_ShaperMaxOvershoot0 0x091d1000
#define XPB_nbi1_nbitm_ShaperMaxOvershoot1 0x091d1004
#define XPB_nbi1_nbitm_ShaperMaxOvershoot2 0x091d1008
#define XPB_nbi1_nbitm_ShaperMaxOvershoot3 0x091d100c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot4 0x091d1010
#define XPB_nbi1_nbitm_ShaperMaxOvershoot5 0x091d1014
#define XPB_nbi1_nbitm_ShaperMaxOvershoot6 0x091d1018
#define XPB_nbi1_nbitm_ShaperMaxOvershoot7 0x091d101c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot8 0x091d1020
#define XPB_nbi1_nbitm_ShaperMaxOvershoot9 0x091d1024
#define XPB_nbi1_nbitm_ShaperMaxOvershoot10 0x091d1028
#define XPB_nbi1_nbitm_ShaperMaxOvershoot11 0x091d102c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot12 0x091d1030
#define XPB_nbi1_nbitm_ShaperMaxOvershoot13 0x091d1034
#define XPB_nbi1_nbitm_ShaperMaxOvershoot14 0x091d1038
#define XPB_nbi1_nbitm_ShaperMaxOvershoot15 0x091d103c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot16 0x091d1040
#define XPB_nbi1_nbitm_ShaperMaxOvershoot17 0x091d1044
#define XPB_nbi1_nbitm_ShaperMaxOvershoot18 0x091d1048
#define XPB_nbi1_nbitm_ShaperMaxOvershoot19 0x091d104c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot20 0x091d1050
#define XPB_nbi1_nbitm_ShaperMaxOvershoot21 0x091d1054
#define XPB_nbi1_nbitm_ShaperMaxOvershoot22 0x091d1058
#define XPB_nbi1_nbitm_ShaperMaxOvershoot23 0x091d105c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot24 0x091d1060
#define XPB_nbi1_nbitm_ShaperMaxOvershoot25 0x091d1064
#define XPB_nbi1_nbitm_ShaperMaxOvershoot26 0x091d1068
#define XPB_nbi1_nbitm_ShaperMaxOvershoot27 0x091d106c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot28 0x091d1070
#define XPB_nbi1_nbitm_ShaperMaxOvershoot29 0x091d1074
#define XPB_nbi1_nbitm_ShaperMaxOvershoot30 0x091d1078
#define XPB_nbi1_nbitm_ShaperMaxOvershoot31 0x091d107c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot32 0x091d1080
#define XPB_nbi1_nbitm_ShaperMaxOvershoot33 0x091d1084
#define XPB_nbi1_nbitm_ShaperMaxOvershoot34 0x091d1088
#define XPB_nbi1_nbitm_ShaperMaxOvershoot35 0x091d108c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot36 0x091d1090
#define XPB_nbi1_nbitm_ShaperMaxOvershoot37 0x091d1094
#define XPB_nbi1_nbitm_ShaperMaxOvershoot38 0x091d1098
#define XPB_nbi1_nbitm_ShaperMaxOvershoot39 0x091d109c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot40 0x091d10a0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot41 0x091d10a4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot42 0x091d10a8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot43 0x091d10ac
#define XPB_nbi1_nbitm_ShaperMaxOvershoot44 0x091d10b0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot45 0x091d10b4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot46 0x091d10b8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot47 0x091d10bc
#define XPB_nbi1_nbitm_ShaperMaxOvershoot48 0x091d10c0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot49 0x091d10c4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot50 0x091d10c8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot51 0x091d10cc
#define XPB_nbi1_nbitm_ShaperMaxOvershoot52 0x091d10d0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot53 0x091d10d4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot54 0x091d10d8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot55 0x091d10dc
#define XPB_nbi1_nbitm_ShaperMaxOvershoot56 0x091d10e0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot57 0x091d10e4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot58 0x091d10e8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot59 0x091d10ec
#define XPB_nbi1_nbitm_ShaperMaxOvershoot60 0x091d10f0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot61 0x091d10f4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot62 0x091d10f8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot63 0x091d10fc
#define XPB_nbi1_nbitm_ShaperMaxOvershoot64 0x091d1100
#define XPB_nbi1_nbitm_ShaperMaxOvershoot65 0x091d1104
#define XPB_nbi1_nbitm_ShaperMaxOvershoot66 0x091d1108
#define XPB_nbi1_nbitm_ShaperMaxOvershoot67 0x091d110c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot68 0x091d1110
#define XPB_nbi1_nbitm_ShaperMaxOvershoot69 0x091d1114
#define XPB_nbi1_nbitm_ShaperMaxOvershoot70 0x091d1118
#define XPB_nbi1_nbitm_ShaperMaxOvershoot71 0x091d111c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot72 0x091d1120
#define XPB_nbi1_nbitm_ShaperMaxOvershoot73 0x091d1124
#define XPB_nbi1_nbitm_ShaperMaxOvershoot74 0x091d1128
#define XPB_nbi1_nbitm_ShaperMaxOvershoot75 0x091d112c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot76 0x091d1130
#define XPB_nbi1_nbitm_ShaperMaxOvershoot77 0x091d1134
#define XPB_nbi1_nbitm_ShaperMaxOvershoot78 0x091d1138
#define XPB_nbi1_nbitm_ShaperMaxOvershoot79 0x091d113c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot80 0x091d1140
#define XPB_nbi1_nbitm_ShaperMaxOvershoot81 0x091d1144
#define XPB_nbi1_nbitm_ShaperMaxOvershoot82 0x091d1148
#define XPB_nbi1_nbitm_ShaperMaxOvershoot83 0x091d114c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot84 0x091d1150
#define XPB_nbi1_nbitm_ShaperMaxOvershoot85 0x091d1154
#define XPB_nbi1_nbitm_ShaperMaxOvershoot86 0x091d1158
#define XPB_nbi1_nbitm_ShaperMaxOvershoot87 0x091d115c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot88 0x091d1160
#define XPB_nbi1_nbitm_ShaperMaxOvershoot89 0x091d1164
#define XPB_nbi1_nbitm_ShaperMaxOvershoot90 0x091d1168
#define XPB_nbi1_nbitm_ShaperMaxOvershoot91 0x091d116c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot92 0x091d1170
#define XPB_nbi1_nbitm_ShaperMaxOvershoot93 0x091d1174
#define XPB_nbi1_nbitm_ShaperMaxOvershoot94 0x091d1178
#define XPB_nbi1_nbitm_ShaperMaxOvershoot95 0x091d117c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot96 0x091d1180
#define XPB_nbi1_nbitm_ShaperMaxOvershoot97 0x091d1184
#define XPB_nbi1_nbitm_ShaperMaxOvershoot98 0x091d1188
#define XPB_nbi1_nbitm_ShaperMaxOvershoot99 0x091d118c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot100 0x091d1190
#define XPB_nbi1_nbitm_ShaperMaxOvershoot101 0x091d1194
#define XPB_nbi1_nbitm_ShaperMaxOvershoot102 0x091d1198
#define XPB_nbi1_nbitm_ShaperMaxOvershoot103 0x091d119c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot104 0x091d11a0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot105 0x091d11a4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot106 0x091d11a8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot107 0x091d11ac
#define XPB_nbi1_nbitm_ShaperMaxOvershoot108 0x091d11b0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot109 0x091d11b4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot110 0x091d11b8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot111 0x091d11bc
#define XPB_nbi1_nbitm_ShaperMaxOvershoot112 0x091d11c0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot113 0x091d11c4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot114 0x091d11c8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot115 0x091d11cc
#define XPB_nbi1_nbitm_ShaperMaxOvershoot116 0x091d11d0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot117 0x091d11d4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot118 0x091d11d8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot119 0x091d11dc
#define XPB_nbi1_nbitm_ShaperMaxOvershoot120 0x091d11e0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot121 0x091d11e4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot122 0x091d11e8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot123 0x091d11ec
#define XPB_nbi1_nbitm_ShaperMaxOvershoot124 0x091d11f0
#define XPB_nbi1_nbitm_ShaperMaxOvershoot125 0x091d11f4
#define XPB_nbi1_nbitm_ShaperMaxOvershoot126 0x091d11f8
#define XPB_nbi1_nbitm_ShaperMaxOvershoot127 0x091d11fc
#define XPB_nbi1_nbitm_ShaperMaxOvershoot128 0x091d1200
#define XPB_nbi1_nbitm_ShaperMaxOvershoot129 0x091d1204
#define XPB_nbi1_nbitm_ShaperMaxOvershoot130 0x091d1208
#define XPB_nbi1_nbitm_ShaperMaxOvershoot131 0x091d120c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot132 0x091d1210
#define XPB_nbi1_nbitm_ShaperMaxOvershoot133 0x091d1214
#define XPB_nbi1_nbitm_ShaperMaxOvershoot134 0x091d1218
#define XPB_nbi1_nbitm_ShaperMaxOvershoot135 0x091d121c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot136 0x091d1220
#define XPB_nbi1_nbitm_ShaperMaxOvershoot137 0x091d1224
#define XPB_nbi1_nbitm_ShaperMaxOvershoot138 0x091d1228
#define XPB_nbi1_nbitm_ShaperMaxOvershoot139 0x091d122c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot140 0x091d1230
#define XPB_nbi1_nbitm_ShaperMaxOvershoot141 0x091d1234
#define XPB_nbi1_nbitm_ShaperMaxOvershoot142 0x091d1238
#define XPB_nbi1_nbitm_ShaperMaxOvershoot143 0x091d123c
#define XPB_nbi1_nbitm_ShaperMaxOvershoot144 0x091d1240
#define XPB_nbi1_nbitm_ShaperRateAdjust0 0x091d1800
#define XPB_nbi1_nbitm_ShaperRateAdjust1 0x091d1804
#define XPB_nbi1_nbitm_ShaperRateAdjust2 0x091d1808
#define XPB_nbi1_nbitm_ShaperRateAdjust3 0x091d180c
#define XPB_nbi1_nbitm_ShaperRateAdjust4 0x091d1810
#define XPB_nbi1_nbitm_ShaperRateAdjust5 0x091d1814
#define XPB_nbi1_nbitm_ShaperRateAdjust6 0x091d1818
#define XPB_nbi1_nbitm_ShaperRateAdjust7 0x091d181c
#define XPB_nbi1_nbitm_ShaperRateAdjust8 0x091d1820
#define XPB_nbi1_nbitm_ShaperRateAdjust9 0x091d1824
#define XPB_nbi1_nbitm_ShaperRateAdjust10 0x091d1828
#define XPB_nbi1_nbitm_ShaperRateAdjust11 0x091d182c
#define XPB_nbi1_nbitm_ShaperRateAdjust12 0x091d1830
#define XPB_nbi1_nbitm_ShaperRateAdjust13 0x091d1834
#define XPB_nbi1_nbitm_ShaperRateAdjust14 0x091d1838
#define XPB_nbi1_nbitm_ShaperRateAdjust15 0x091d183c
#define XPB_nbi1_nbitm_ShaperRateAdjust16 0x091d1840
#define XPB_nbi1_nbitm_ShaperRateAdjust17 0x091d1844
#define XPB_nbi1_nbitm_ShaperRateAdjust18 0x091d1848
#define XPB_nbi1_nbitm_ShaperRateAdjust19 0x091d184c
#define XPB_nbi1_nbitm_ShaperRateAdjust20 0x091d1850
#define XPB_nbi1_nbitm_ShaperRateAdjust21 0x091d1854
#define XPB_nbi1_nbitm_ShaperRateAdjust22 0x091d1858
#define XPB_nbi1_nbitm_ShaperRateAdjust23 0x091d185c
#define XPB_nbi1_nbitm_ShaperRateAdjust24 0x091d1860
#define XPB_nbi1_nbitm_ShaperRateAdjust25 0x091d1864
#define XPB_nbi1_nbitm_ShaperRateAdjust26 0x091d1868
#define XPB_nbi1_nbitm_ShaperRateAdjust27 0x091d186c
#define XPB_nbi1_nbitm_ShaperRateAdjust28 0x091d1870
#define XPB_nbi1_nbitm_ShaperRateAdjust29 0x091d1874
#define XPB_nbi1_nbitm_ShaperRateAdjust30 0x091d1878
#define XPB_nbi1_nbitm_ShaperRateAdjust31 0x091d187c
#define XPB_nbi1_nbitm_ShaperRateAdjust32 0x091d1880
#define XPB_nbi1_nbitm_ShaperRateAdjust33 0x091d1884
#define XPB_nbi1_nbitm_ShaperRateAdjust34 0x091d1888
#define XPB_nbi1_nbitm_ShaperRateAdjust35 0x091d188c
#define XPB_nbi1_nbitm_ShaperRateAdjust36 0x091d1890
#define XPB_nbi1_nbitm_ShaperRateAdjust37 0x091d1894
#define XPB_nbi1_nbitm_ShaperRateAdjust38 0x091d1898
#define XPB_nbi1_nbitm_ShaperRateAdjust39 0x091d189c
#define XPB_nbi1_nbitm_ShaperRateAdjust40 0x091d18a0
#define XPB_nbi1_nbitm_ShaperRateAdjust41 0x091d18a4
#define XPB_nbi1_nbitm_ShaperRateAdjust42 0x091d18a8
#define XPB_nbi1_nbitm_ShaperRateAdjust43 0x091d18ac
#define XPB_nbi1_nbitm_ShaperRateAdjust44 0x091d18b0
#define XPB_nbi1_nbitm_ShaperRateAdjust45 0x091d18b4
#define XPB_nbi1_nbitm_ShaperRateAdjust46 0x091d18b8
#define XPB_nbi1_nbitm_ShaperRateAdjust47 0x091d18bc
#define XPB_nbi1_nbitm_ShaperRateAdjust48 0x091d18c0
#define XPB_nbi1_nbitm_ShaperRateAdjust49 0x091d18c4
#define XPB_nbi1_nbitm_ShaperRateAdjust50 0x091d18c8
#define XPB_nbi1_nbitm_ShaperRateAdjust51 0x091d18cc
#define XPB_nbi1_nbitm_ShaperRateAdjust52 0x091d18d0
#define XPB_nbi1_nbitm_ShaperRateAdjust53 0x091d18d4
#define XPB_nbi1_nbitm_ShaperRateAdjust54 0x091d18d8
#define XPB_nbi1_nbitm_ShaperRateAdjust55 0x091d18dc
#define XPB_nbi1_nbitm_ShaperRateAdjust56 0x091d18e0
#define XPB_nbi1_nbitm_ShaperRateAdjust57 0x091d18e4
#define XPB_nbi1_nbitm_ShaperRateAdjust58 0x091d18e8
#define XPB_nbi1_nbitm_ShaperRateAdjust59 0x091d18ec
#define XPB_nbi1_nbitm_ShaperRateAdjust60 0x091d18f0
#define XPB_nbi1_nbitm_ShaperRateAdjust61 0x091d18f4
#define XPB_nbi1_nbitm_ShaperRateAdjust62 0x091d18f8
#define XPB_nbi1_nbitm_ShaperRateAdjust63 0x091d18fc
#define XPB_nbi1_nbitm_ShaperRateAdjust64 0x091d1900
#define XPB_nbi1_nbitm_ShaperRateAdjust65 0x091d1904
#define XPB_nbi1_nbitm_ShaperRateAdjust66 0x091d1908
#define XPB_nbi1_nbitm_ShaperRateAdjust67 0x091d190c
#define XPB_nbi1_nbitm_ShaperRateAdjust68 0x091d1910
#define XPB_nbi1_nbitm_ShaperRateAdjust69 0x091d1914
#define XPB_nbi1_nbitm_ShaperRateAdjust70 0x091d1918
#define XPB_nbi1_nbitm_ShaperRateAdjust71 0x091d191c
#define XPB_nbi1_nbitm_ShaperRateAdjust72 0x091d1920
#define XPB_nbi1_nbitm_ShaperRateAdjust73 0x091d1924
#define XPB_nbi1_nbitm_ShaperRateAdjust74 0x091d1928
#define XPB_nbi1_nbitm_ShaperRateAdjust75 0x091d192c
#define XPB_nbi1_nbitm_ShaperRateAdjust76 0x091d1930
#define XPB_nbi1_nbitm_ShaperRateAdjust77 0x091d1934
#define XPB_nbi1_nbitm_ShaperRateAdjust78 0x091d1938
#define XPB_nbi1_nbitm_ShaperRateAdjust79 0x091d193c
#define XPB_nbi1_nbitm_ShaperRateAdjust80 0x091d1940
#define XPB_nbi1_nbitm_ShaperRateAdjust81 0x091d1944
#define XPB_nbi1_nbitm_ShaperRateAdjust82 0x091d1948
#define XPB_nbi1_nbitm_ShaperRateAdjust83 0x091d194c
#define XPB_nbi1_nbitm_ShaperRateAdjust84 0x091d1950
#define XPB_nbi1_nbitm_ShaperRateAdjust85 0x091d1954
#define XPB_nbi1_nbitm_ShaperRateAdjust86 0x091d1958
#define XPB_nbi1_nbitm_ShaperRateAdjust87 0x091d195c
#define XPB_nbi1_nbitm_ShaperRateAdjust88 0x091d1960
#define XPB_nbi1_nbitm_ShaperRateAdjust89 0x091d1964
#define XPB_nbi1_nbitm_ShaperRateAdjust90 0x091d1968
#define XPB_nbi1_nbitm_ShaperRateAdjust91 0x091d196c
#define XPB_nbi1_nbitm_ShaperRateAdjust92 0x091d1970
#define XPB_nbi1_nbitm_ShaperRateAdjust93 0x091d1974
#define XPB_nbi1_nbitm_ShaperRateAdjust94 0x091d1978
#define XPB_nbi1_nbitm_ShaperRateAdjust95 0x091d197c
#define XPB_nbi1_nbitm_ShaperRateAdjust96 0x091d1980
#define XPB_nbi1_nbitm_ShaperRateAdjust97 0x091d1984
#define XPB_nbi1_nbitm_ShaperRateAdjust98 0x091d1988
#define XPB_nbi1_nbitm_ShaperRateAdjust99 0x091d198c
#define XPB_nbi1_nbitm_ShaperRateAdjust100 0x091d1990
#define XPB_nbi1_nbitm_ShaperRateAdjust101 0x091d1994
#define XPB_nbi1_nbitm_ShaperRateAdjust102 0x091d1998
#define XPB_nbi1_nbitm_ShaperRateAdjust103 0x091d199c
#define XPB_nbi1_nbitm_ShaperRateAdjust104 0x091d19a0
#define XPB_nbi1_nbitm_ShaperRateAdjust105 0x091d19a4
#define XPB_nbi1_nbitm_ShaperRateAdjust106 0x091d19a8
#define XPB_nbi1_nbitm_ShaperRateAdjust107 0x091d19ac
#define XPB_nbi1_nbitm_ShaperRateAdjust108 0x091d19b0
#define XPB_nbi1_nbitm_ShaperRateAdjust109 0x091d19b4
#define XPB_nbi1_nbitm_ShaperRateAdjust110 0x091d19b8
#define XPB_nbi1_nbitm_ShaperRateAdjust111 0x091d19bc
#define XPB_nbi1_nbitm_ShaperRateAdjust112 0x091d19c0
#define XPB_nbi1_nbitm_ShaperRateAdjust113 0x091d19c4
#define XPB_nbi1_nbitm_ShaperRateAdjust114 0x091d19c8
#define XPB_nbi1_nbitm_ShaperRateAdjust115 0x091d19cc
#define XPB_nbi1_nbitm_ShaperRateAdjust116 0x091d19d0
#define XPB_nbi1_nbitm_ShaperRateAdjust117 0x091d19d4
#define XPB_nbi1_nbitm_ShaperRateAdjust118 0x091d19d8
#define XPB_nbi1_nbitm_ShaperRateAdjust119 0x091d19dc
#define XPB_nbi1_nbitm_ShaperRateAdjust120 0x091d19e0
#define XPB_nbi1_nbitm_ShaperRateAdjust121 0x091d19e4
#define XPB_nbi1_nbitm_ShaperRateAdjust122 0x091d19e8
#define XPB_nbi1_nbitm_ShaperRateAdjust123 0x091d19ec
#define XPB_nbi1_nbitm_ShaperRateAdjust124 0x091d19f0
#define XPB_nbi1_nbitm_ShaperRateAdjust125 0x091d19f4
#define XPB_nbi1_nbitm_ShaperRateAdjust126 0x091d19f8
#define XPB_nbi1_nbitm_ShaperRateAdjust127 0x091d19fc
#define XPB_nbi1_nbitm_ShaperRateAdjust128 0x091d1a00
#define XPB_nbi1_nbitm_ShaperRateAdjust129 0x091d1a04
#define XPB_nbi1_nbitm_ShaperRateAdjust130 0x091d1a08
#define XPB_nbi1_nbitm_ShaperRateAdjust131 0x091d1a0c
#define XPB_nbi1_nbitm_ShaperRateAdjust132 0x091d1a10
#define XPB_nbi1_nbitm_ShaperRateAdjust133 0x091d1a14
#define XPB_nbi1_nbitm_ShaperRateAdjust134 0x091d1a18
#define XPB_nbi1_nbitm_ShaperRateAdjust135 0x091d1a1c
#define XPB_nbi1_nbitm_ShaperRateAdjust136 0x091d1a20
#define XPB_nbi1_nbitm_ShaperRateAdjust137 0x091d1a24
#define XPB_nbi1_nbitm_ShaperRateAdjust138 0x091d1a28
#define XPB_nbi1_nbitm_ShaperRateAdjust139 0x091d1a2c
#define XPB_nbi1_nbitm_ShaperRateAdjust140 0x091d1a30
#define XPB_nbi1_nbitm_ShaperRateAdjust141 0x091d1a34
#define XPB_nbi1_nbitm_ShaperRateAdjust142 0x091d1a38
#define XPB_nbi1_nbitm_ShaperRateAdjust143 0x091d1a3c
#define XPB_nbi1_nbitm_ShaperRateAdjust144 0x091d1a40
#define XPB_nbi1_nbi_packet_preclassifier_PicoengineConfig 0x09280000
#define XPB_nbi1_nbi_packet_preclassifier_PicoengineSetup 0x09280004
#define XPB_nbi1_nbi_packet_preclassifier_PicoengineRunControl 0x09280008
#define XPB_nbi1_nbi_packet_preclassifier_TableExtend 0x0928000c
#define XPB_nbi1_nbi_packet_preclassifier_ThrottleConfig 0x09280010
#define XPB_nbi1_nbi_packet_preclassifier_ThrottleAction 0x09280014
#define XPB_nbi1_nbi_packet_preclassifier_PAConfig 0x09280018
#define XPB_nbi1_nbi_packet_preclassifier_TunnelOverride0 0x09280020
#define XPB_nbi1_nbi_packet_preclassifier_TunnelOverride1 0x09280024
#define XPB_nbi1_nbi_packet_preclassifier_TunnelOverride2 0x09280028
#define XPB_nbi1_nbi_packet_preclassifier_ActiveSet0Low 0x09280080
#define XPB_nbi1_nbi_packet_preclassifier_ActiveSet0High 0x09280084
#define XPB_nbi1_nbi_packet_preclassifier_ActiveSet1Low 0x09280088
#define XPB_nbi1_nbi_packet_preclassifier_ActiveSet1High 0x0928008c
#define XPB_nbi1_nbi_packet_preclassifier_ClassifiedSmall 0x092800c0
#define XPB_nbi1_nbi_packet_preclassifier_ClassifiedLarge 0x092800c4
#define XPB_nbi1_nbi_packet_preclassifier_Tunnel 0x092800c8
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable0Set0 0x09280180
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable1Set0 0x09280184
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable2Set0 0x09280188
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable3Set0 0x0928018c
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable4Set0 0x09280190
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable5Set0 0x09280194
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable6Set0 0x09280198
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable7Set0 0x0928019c
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable0Set1 0x092801a0
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable1Set1 0x092801a4
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable2Set1 0x092801a8
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable3Set1 0x092801ac
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable4Set1 0x092801b0
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable5Set1 0x092801b4
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable6Set1 0x092801b8
#define XPB_nbi1_nbi_packet_preclassifier_MulticycleTable7Set1 0x092801bc
#define XPB_nbi1_nbi_packet_preclassifier_BufferStatus 0x09290000
#define XPB_nbi1_nbi_packet_preclassifier_Config 0x09290004
#define XPB_nbi1_nbi_packet_preclassifier_TcamTagControl0 0x09290008
#define XPB_nbi1_nbi_packet_preclassifier_TcamTagControl1 0x0929000c
#define XPB_nbi1_nbi_packet_preclassifier_TcamTag0 0x09290010
#define XPB_nbi1_nbi_packet_preclassifier_TcamTag1 0x09290014
#define XPB_nbi1_nbi_packet_preclassifier_Sequence 0x09290018
#define XPB_nbi1_nbi_packet_preclassifier_TableSet 0x0929001c
#define XPB_nbi1_nbi_packet_preclassifier_Override 0x09290020
#define XPB_nbi1_nbi_packet_preclassifier_OverridePort 0x09290024
#define XPB_nbi1_nbi_packet_preclassifier_OverrideFlags 0x09290028
#define XPB_nbi1_nbi_packet_preclassifier_OverrideOffsets 0x0929002c
#define XPB_nbi1_nbi_packet_preclassifier_CreditConfig 0x09290030
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchLow0 0x09290200
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchHigh0 0x09290204
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskLow0 0x09290208
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskHigh0 0x0929020c
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchLow1 0x09290210
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchHigh1 0x09290214
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskLow1 0x09290218
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskHigh1 0x0929021c
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchLow2 0x09290220
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchHigh2 0x09290224
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskLow2 0x09290228
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskHigh2 0x0929022c
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchLow3 0x09290230
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchHigh3 0x09290234
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskLow3 0x09290238
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskHigh3 0x0929023c
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchLow4 0x09290240
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchHigh4 0x09290244
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskLow4 0x09290248
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskHigh4 0x0929024c
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchLow5 0x09290250
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchHigh5 0x09290254
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskLow5 0x09290258
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskHigh5 0x0929025c
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchLow6 0x09290260
#define XPB_nbi1_nbi_packet_preclassifier_TcamMatchHigh6 0x09290264
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskLow6 0x09290268
#define XPB_nbi1_nbi_packet_preclassifier_TcamMaskHigh6 0x0929026c
#define XPB_nbi1_nbi_packet_preclassifier_TcamMapping0 0x09290300
#define XPB_nbi1_nbi_packet_preclassifier_TcamMapping1 0x09290304
#define XPB_nbi1_nbi_packet_preclassifier_TcamMapping2 0x09290308
#define XPB_nbi1_nbi_packet_preclassifier_TcamMapping3 0x0929030c
#define XPB_nbi1_nbi_packet_preclassifier_TcamMapping4 0x09290310
#define XPB_nbi1_nbi_packet_preclassifier_TcamMapping5 0x09290314
#define XPB_nbi1_nbi_packet_preclassifier_TcamMapping6 0x09290318
#define XPB_nbi1_nbi_packet_preclassifier_TcamMapping7 0x0929031c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg0 0x09290400
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg1 0x09290404
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg2 0x09290408
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg3 0x0929040c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg4 0x09290410
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg5 0x09290414
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg6 0x09290418
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg7 0x0929041c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg8 0x09290420
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg9 0x09290424
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg10 0x09290428
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg11 0x0929042c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg12 0x09290430
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg13 0x09290434
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg14 0x09290438
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg15 0x0929043c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg16 0x09290440
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg17 0x09290444
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg18 0x09290448
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg19 0x0929044c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg20 0x09290450
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg21 0x09290454
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg22 0x09290458
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg23 0x0929045c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg24 0x09290460
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg25 0x09290464
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg26 0x09290468
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg27 0x0929046c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg28 0x09290470
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg29 0x09290474
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg30 0x09290478
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg31 0x0929047c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg32 0x09290480
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg33 0x09290484
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg34 0x09290488
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg35 0x0929048c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg36 0x09290490
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg37 0x09290494
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg38 0x09290498
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg39 0x0929049c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg40 0x092904a0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg41 0x092904a4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg42 0x092904a8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg43 0x092904ac
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg44 0x092904b0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg45 0x092904b4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg46 0x092904b8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg47 0x092904bc
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg48 0x092904c0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg49 0x092904c4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg50 0x092904c8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg51 0x092904cc
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg52 0x092904d0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg53 0x092904d4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg54 0x092904d8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg55 0x092904dc
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg56 0x092904e0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg57 0x092904e4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg58 0x092904e8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg59 0x092904ec
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg60 0x092904f0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg61 0x092904f4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg62 0x092904f8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg63 0x092904fc
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg64 0x09290500
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg65 0x09290504
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg66 0x09290508
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg67 0x0929050c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg68 0x09290510
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg69 0x09290514
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg70 0x09290518
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg71 0x0929051c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg72 0x09290520
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg73 0x09290524
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg74 0x09290528
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg75 0x0929052c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg76 0x09290530
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg77 0x09290534
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg78 0x09290538
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg79 0x0929053c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg80 0x09290540
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg81 0x09290544
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg82 0x09290548
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg83 0x0929054c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg84 0x09290550
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg85 0x09290554
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg86 0x09290558
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg87 0x0929055c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg88 0x09290560
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg89 0x09290564
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg90 0x09290568
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg91 0x0929056c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg92 0x09290570
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg93 0x09290574
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg94 0x09290578
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg95 0x0929057c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg96 0x09290580
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg97 0x09290584
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg98 0x09290588
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg99 0x0929058c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg100 0x09290590
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg101 0x09290594
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg102 0x09290598
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg103 0x0929059c
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg104 0x092905a0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg105 0x092905a4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg106 0x092905a8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg107 0x092905ac
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg108 0x092905b0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg109 0x092905b4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg110 0x092905b8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg111 0x092905bc
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg112 0x092905c0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg113 0x092905c4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg114 0x092905c8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg115 0x092905cc
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg116 0x092905d0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg117 0x092905d4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg118 0x092905d8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg119 0x092905dc
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg120 0x092905e0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg121 0x092905e4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg122 0x092905e8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg123 0x092905ec
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg124 0x092905f0
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg125 0x092905f4
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg126 0x092905f8
#define XPB_nbi1_nbi_packet_preclassifier_PortCfg127 0x092905fc
#define XPB_nbi1_nbi_packet_preclassifier_policer_Accumulator0 0x092a0000
#define XPB_nbi1_nbi_packet_preclassifier_policer_Accumulator1 0x092a0004
#define XPB_nbi1_nbi_packet_preclassifier_policer_Accumulator2 0x092a0008
#define XPB_nbi1_nbi_packet_preclassifier_policer_Accumulator3 0x092a000c
#define XPB_nbi1_nbi_packet_preclassifier_policer_Accumulator4 0x092a0010
#define XPB_nbi1_nbi_packet_preclassifier_policer_Accumulator5 0x092a0014
#define XPB_nbi1_nbi_packet_preclassifier_policer_Accumulator6 0x092a0018
#define XPB_nbi1_nbi_packet_preclassifier_policer_Accumulator7 0x092a001c
#define XPB_nbi1_nbi_packet_preclassifier_policer_CreditRate0 0x092a0020
#define XPB_nbi1_nbi_packet_preclassifier_policer_CreditRate1 0x092a0024
#define XPB_nbi1_nbi_packet_preclassifier_policer_CreditRate2 0x092a0028
#define XPB_nbi1_nbi_packet_preclassifier_policer_CreditRate3 0x092a002c
#define XPB_nbi1_nbi_packet_preclassifier_policer_CreditRate4 0x092a0030
#define XPB_nbi1_nbi_packet_preclassifier_policer_CreditRate5 0x092a0034
#define XPB_nbi1_nbi_packet_preclassifier_policer_CreditRate6 0x092a0038
#define XPB_nbi1_nbi_packet_preclassifier_policer_CreditRate7 0x092a003c
#define XPB_nbi1_nbi_packet_preclassifier_policer_Comparator0 0x092a0040
#define XPB_nbi1_nbi_packet_preclassifier_policer_Comparator1 0x092a0044
#define XPB_nbi1_nbi_packet_preclassifier_policer_Comparator2 0x092a0048
#define XPB_nbi1_nbi_packet_preclassifier_policer_Comparator3 0x092a004c
#define XPB_nbi1_nbi_packet_preclassifier_policer_Comparator4 0x092a0050
#define XPB_nbi1_nbi_packet_preclassifier_policer_Comparator5 0x092a0054
#define XPB_nbi1_nbi_packet_preclassifier_policer_Comparator6 0x092a0058
#define XPB_nbi1_nbi_packet_preclassifier_policer_Comparator7 0x092a005c
#define XPB_nbi1_nbi_packet_preclassifier_policer_Config 0x092a0060
#define XPB_nbi1_nbi_packet_preclassifier_policer_Sequence0 0x092a0080
#define XPB_nbi1_nbi_packet_preclassifier_policer_Sequence1 0x092a0084
#define XPB_nbi1_nbi_packet_preclassifier_policer_Sequence2 0x092a0088
#define XPB_nbi1_nbi_packet_preclassifier_policer_Sequence3 0x092a008c
#define XPB_nbi1_nbi_packet_preclassifier_policer_Sequence4 0x092a0090
#define XPB_nbi1_nbi_packet_preclassifier_policer_Sequence5 0x092a0094
#define XPB_nbi1_nbi_packet_preclassifier_policer_Sequence6 0x092a0098
#define XPB_nbi1_nbi_packet_preclassifier_policer_Sequence7 0x092a009c
#define XPB_nbi1_packet_modifier_NbiPmCnfg 0x093c0000
#define XPB_nbi1_packet_modifier_NbiPmPktCntHi 0x093c0004
#define XPB_nbi1_packet_modifier_NbiPmPktCntLo 0x093c0008
#define XPB_nbi1_packet_modifier_NbiPmModCntHi 0x093c000c
#define XPB_nbi1_packet_modifier_NbiPmModCntLo 0x093c0010
#define XPB_nbi1_packet_modifier_NbiPmPktErrCntHi 0x093c0014
#define XPB_nbi1_packet_modifier_NbiPmPktErrCntLo 0x093c0018
#define XPB_nbi1_packet_modifier_NbiPmModscrDecodeErrCntHi 0x093c001c
#define XPB_nbi1_packet_modifier_NbiPmModscrDecodeErrCntLo 0x093c0020
#define XPB_nbi1_assertions_NbiPmAssertCfg0 0x093c0024
#define XPB_nbi1_credit_tracker_config_NbiPmCreditThrottleConfig 0x093c0028
#define XPB_nbi1_packet_modifier_NbiPmSwCreditLimit 0x093c002c
#define XPB_nbi1_assertions_NbiPmAssertCfg1 0x093c0030
#define XPB_nbi1_perf_mux_config_NbiPmPerfCtrl 0x093c0034
#define XPB_nbi1_packet_modifier_NbiPmDisableErrors 0x093c0038
#define XPB_nbi1_peripheral_interrupt_manager_Status 0x093e0000
#define XPB_nbi1_peripheral_interrupt_manager_IntStatusLow 0x093e0008
#define XPB_nbi1_peripheral_interrupt_manager_IntStatusMid 0x093e0010
#define XPB_nbi1_peripheral_interrupt_manager_IntStatusHigh 0x093e0018
#define XPB_nbi1_peripheral_interrupt_manager_StatusEventConfig0 0x093e0028
#define XPB_nbi1_peripheral_interrupt_manager_StatusEventConfig1 0x093e002c
#define XPB_nbi1_peripheral_interrupt_manager_EventOut 0x093e0030
#define XPB_nbi1_peripheral_interrupt_manager_CaptureTimerStatus 0x093e0038
#define XPB_nbi1_peripheral_interrupt_manager_CaptureTimerValue 0x093e003c
#define XPB_nbi1_perf_mux_config_PerformanceAnalyzerControl 0x093e0040
#define XPB_nbi1_assertions_AssertionsConfig 0x093e0044
#define XPB_nbi1_credit_tracker_config_CreditThrottleConfig 0x093e0048
#define XPB_nbi1_credit_tracker_config_CreditThrottleAction 0x093e004c
#define XPB_nbi1_dsf_cpp_config_DsfCppConfig 0x093e0050
#define XPB_nbi1_dsf_cpp_config_DsfCppAction 0x093e0054
#define XPB_nbi1_nbi_top_csr_NbiMuXlate 0x093f0000
#define XPB_nbi1_nbi_top_csr_NbiStat 0x093f0004
#define XPB_nbi1_nbi_top_csr_NbiCtrl 0x093f0008
#define XPB_nbi1_nbi_top_csr_NbiXpbMaxTo 0x093f000c
#define XPB_nbi1_nbi_top_csr_NbiMacRd256XpbMaxTo 0x093f0010
#define XPB_nbi1_nbi_top_csr_NbiXpbToStat 0x093f0014
#define XPB_nbi1_nbi_top_csr_NbiMacRd256XpbToStat 0x093f0018
#define XPB_nbi1_nbi_top_csr_NbiDsfCmdHndlSwCL 0x093f001c
#define XPB_nbi1_nbi_top_csr_NbiDsfPullidHndlSwCL 0x093f0020
#define XPB_nbi1_nbi_top_csr_NbiDsfPulldataHndlSwCL 0x093f0024
#define XPB_nbi1_nbi_top_csr_NbiDsfPushDHndlSwCL 0x093f0028
#define XPB_nbi1_nbi_top_csr_NbiMasterDsfCppCmdSwCL 0x093f002c
#define XPB_nbi1_nbi_top_csr_NbiMasterDsfCppPullidSwCL 0x093f0030
#define XPB_nbi1_nbi_top_csr_NbiCppTargetCtrlSwCL 0x093f0034
#define XPB_nbi1_nbi_top_csr_NbiDsfCppTm4PushDSwCL 0x093f0038
#define XPB_nbi1_credit_tracker_config_NbiTopCreditThrottleCfg0 0x093f003c
#define XPB_nbi1_credit_tracker_config_NbiTopCreditThrottleCfg1 0x093f0040
#define XPB_nbi1_credit_tracker_config_NbiTopCreditThrottleCfg2 0x093f0044
#define XPB_nbi1_credit_tracker_config_NbiTopCreditThrottleCfg3 0x093f0048
#define XPB_nbi1_nbi_top_csr_NbiDsfCppHndlAssrtCfg 0x093f004c
#define XPB_nbi1_nbi_top_csr_NbiMiscTopAssrtCfg 0x093f0050
#define XPB_nbi1_perf_mux_config_NbiTopPerfCtrl 0x093f0054
#define XPB_nbi1_nbi_top_csr_NbiSharedTargetCtrlSwCL 0x093f0058
#define XPB_nbi1_nbi_top_csr_NbiDebugCsr 0x093f005c
#define XPB_mci1_mac_csr_MacBlkReset 0x09400000
#define XPB_mci1_mac_csr_MacHyd0BlkReset 0x09400004
#define XPB_mci1_mac_csr_MacHyd1BlkReset 0x09400008
#define XPB_mci1_mac_csr_MacMuxCtrl 0x0940000c
#define XPB_mci1_mac_csr_MacSerDesEn 0x09400010
#define XPB_mci1_mac_csr_MacSysSupCtrl 0x09400014
#define XPB_mci1_mac_csr_MacSysSupStat 0x09400018
#define XPB_mci1_mac_csr_MacTimeStampNsec 0x0940001c
#define XPB_mci1_mac_csr_MacTimeStampSec 0x09400020
#define XPB_mci1_mac_csr_MacTimeStampIncr 0x09400024
#define XPB_mci1_mac_csr_MacTimeStampSetNsec 0x09400028
#define XPB_mci1_mac_csr_MacTimeStampSetSec 0x0940002c
#define XPB_mci1_mac_csr_MacTdm0CycleWord3100 0x09400030
#define XPB_mci1_mac_csr_MacTdm0CycleWord4732 0x09400034
#define XPB_mci1_mac_csr_MacTdm1CycleWord3100 0x09400038
#define XPB_mci1_mac_csr_MacTdm1CycleWord4732 0x0940003c
#define XPB_mci1_mac_csr_MacTdm0Mode0900 0x09400040
#define XPB_mci1_mac_csr_MacTdm0Mode1110CrcEn 0x09400044
#define XPB_mci1_mac_csr_MacTdm1Mode0900 0x09400048
#define XPB_mci1_mac_csr_MacTdm1Mode1110CrcEn 0x0940004c
#define XPB_mci1_mac_csr_MacPort2to0ChanAssign 0x09400050
#define XPB_mci1_mac_csr_MacPort5to3ChanAssign 0x09400054
#define XPB_mci1_mac_csr_MacPort8to6ChanAssign 0x09400058
#define XPB_mci1_mac_csr_MacPort11to9ChanAssign 0x0940005c
#define XPB_mci1_mac_csr_MacPort14to12ChanAssign 0x09400060
#define XPB_mci1_mac_csr_MacPort17to15ChanAssign 0x09400064
#define XPB_mci1_mac_csr_MacPort20to18ChanAssign 0x09400068
#define XPB_mci1_mac_csr_MacPort23to21ChanAssign 0x0940006c
#define XPB_mci1_mac_csr_MacPrePendCtl03to00 0x09400070
#define XPB_mci1_mac_csr_MacPrePendCtl07to04 0x09400074
#define XPB_mci1_mac_csr_MacPrePendCtl11to08 0x09400078
#define XPB_mci1_mac_csr_MacPrePendCtl15to12 0x0940007c
#define XPB_mci1_mac_csr_MacPrePendCtl19to16 0x09400080
#define XPB_mci1_mac_csr_MacPrePendCtl23to20 0x09400084
#define XPB_mci1_mac_csr_MacPrePendDsaCtl15to00 0x09400088
#define XPB_mci1_mac_csr_MacPrePendDsaCtlLkand23to16 0x0940008c
#define XPB_mci1_mac_csr_MacInterlakenCtl1 0x09400090
#define XPB_mci1_mac_csr_MacInterlakenCtl2 0x09400094
#define XPB_mci1_mac_csr_EgBufferCreditPoolCount 0x09400098
#define XPB_mci1_mac_csr_TxMpbCreditInit 0x0940009c
#define XPB_mci1_mac_csr_IgBufferCreditPoolCount 0x094000a0
#define XPB_mci1_mac_csr_RxMpbCreditInit 0x094000a4
#define XPB_mci1_mac_csr_MacTdmRateCreditInit 0x094000a8
#define XPB_mci1_mac_csr_MacInterruptErrStatus0 0x094000ac
#define XPB_mci1_mac_csr_MacInterruptErrStatus1 0x094000b0
#define XPB_mci1_mac_csr_MacInterruptErrEn0 0x094000b4
#define XPB_mci1_mac_csr_MacInterruptErrEn1 0x094000b8
#define XPB_mci1_mac_csr_MacLiveStatus0 0x094000bc
#define XPB_mci1_mac_csr_MacLiveStatus1 0x094000c0
#define XPB_mci1_mac_csr_MacChanRdAddr 0x094000c4
#define XPB_mci1_mac_csr_MacChanBufCount 0x094000c8
#define XPB_mci1_mac_csr_PauseWaterMark0 0x094000cc
#define XPB_mci1_mac_csr_PauseWaterMark1 0x094000d0
#define XPB_mci1_mac_csr_PauseWaterMark2 0x094000d4
#define XPB_mci1_mac_csr_PauseWaterMark3 0x094000d8
#define XPB_mci1_mac_csr_PauseWaterMark4 0x094000dc
#define XPB_mci1_mac_csr_PauseWaterMark5 0x094000e0
#define XPB_mci1_mac_csr_PauseWaterMark6 0x094000e4
#define XPB_mci1_mac_csr_PauseWaterMark7 0x094000e8
#define XPB_mci1_mac_csr_PauseWaterMark8 0x094000ec
#define XPB_mci1_mac_csr_PauseWaterMark9 0x094000f0
#define XPB_mci1_mac_csr_PauseWaterMark10 0x094000f4
#define XPB_mci1_mac_csr_PauseWaterMark11 0x094000f8
#define XPB_mci1_mac_csr_PauseWaterMark12 0x094000fc
#define XPB_mci1_mac_csr_PauseWaterMark13 0x09400100
#define XPB_mci1_mac_csr_PauseWaterMark14 0x09400104
#define XPB_mci1_mac_csr_PauseWaterMark15 0x09400108
#define XPB_mci1_mac_csr_PauseWaterMark16 0x0940010c
#define XPB_mci1_mac_csr_PauseWaterMark17 0x09400110
#define XPB_mci1_mac_csr_PauseWaterMark18 0x09400114
#define XPB_mci1_mac_csr_PauseWaterMark19 0x09400118
#define XPB_mci1_mac_csr_PauseWaterMark20 0x0940011c
#define XPB_mci1_mac_csr_PauseWaterMark21 0x09400120
#define XPB_mci1_mac_csr_PauseWaterMark22 0x09400124
#define XPB_mci1_mac_csr_PauseWaterMark23 0x09400128
#define XPB_mci1_mac_csr_PauseWaterMark24 0x0940012c
#define XPB_mci1_mac_csr_PauseWaterMark25 0x09400130
#define XPB_mci1_mac_csr_PauseWaterMark26 0x09400134
#define XPB_mci1_mac_csr_PauseWaterMark27 0x09400138
#define XPB_mci1_mac_csr_PauseWaterMark28 0x0940013c
#define XPB_mci1_mac_csr_PauseWaterMark29 0x09400140
#define XPB_mci1_mac_csr_PauseWaterMark30 0x09400144
#define XPB_mci1_mac_csr_PauseWaterMark31 0x09400148
#define XPB_mci1_mac_csr_PauseWaterMark32 0x0940014c
#define XPB_mci1_mac_csr_PauseWaterMark33 0x09400150
#define XPB_mci1_mac_csr_PauseWaterMark34 0x09400154
#define XPB_mci1_mac_csr_PauseWaterMark35 0x09400158
#define XPB_mci1_mac_csr_PauseWaterMark36 0x0940015c
#define XPB_mci1_mac_csr_PauseWaterMark37 0x09400160
#define XPB_mci1_mac_csr_PauseWaterMark38 0x09400164
#define XPB_mci1_mac_csr_PauseWaterMark39 0x09400168
#define XPB_mci1_mac_csr_PauseWaterMark40 0x0940016c
#define XPB_mci1_mac_csr_PauseWaterMark41 0x09400170
#define XPB_mci1_mac_csr_PauseWaterMark42 0x09400174
#define XPB_mci1_mac_csr_PauseWaterMark43 0x09400178
#define XPB_mci1_mac_csr_PauseWaterMark44 0x0940017c
#define XPB_mci1_mac_csr_PauseWaterMark45 0x09400180
#define XPB_mci1_mac_csr_PauseWaterMark46 0x09400184
#define XPB_mci1_mac_csr_PauseWaterMark47 0x09400188
#define XPB_mci1_mac_csr_PauseWaterMark48 0x0940018c
#define XPB_mci1_mac_csr_PauseWaterMark49 0x09400190
#define XPB_mci1_mac_csr_PauseWaterMark50 0x09400194
#define XPB_mci1_mac_csr_PauseWaterMark51 0x09400198
#define XPB_mci1_mac_csr_PauseWaterMark52 0x0940019c
#define XPB_mci1_mac_csr_PauseWaterMark53 0x094001a0
#define XPB_mci1_mac_csr_PauseWaterMark54 0x094001a4
#define XPB_mci1_mac_csr_PauseWaterMark55 0x094001a8
#define XPB_mci1_mac_csr_PauseWaterMark56 0x094001ac
#define XPB_mci1_mac_csr_PauseWaterMark57 0x094001b0
#define XPB_mci1_mac_csr_PauseWaterMark58 0x094001b4
#define XPB_mci1_mac_csr_PauseWaterMark59 0x094001b8
#define XPB_mci1_mac_csr_PauseWaterMark60 0x094001bc
#define XPB_mci1_mac_csr_PauseWaterMark61 0x094001c0
#define XPB_mci1_mac_csr_PauseWaterMark62 0x094001c4
#define XPB_mci1_mac_csr_PauseWaterMark63 0x094001c8
#define XPB_mci1_mac_csr_MacEgPrePendDsaCtl15to00 0x094001cc
#define XPB_mci1_mac_csr_MacEgPrePendDsaCtlLkand23to16 0x094001d0
#define XPB_mci1_mac_csr_IgChanUsedBufferCreditsRw 0x094001d4
#define XPB_mci1_mac_csr_IgChanUsedBufferCreditsRdData 0x094001d8
#define XPB_mci1_mac_csr_IgPortPrependEn0 0x094001dc
#define XPB_mci1_mac_csr_IgPortPrependEn1 0x094001e0
#define XPB_mci1_mac_csr_EgVlanMatchReg0 0x094001e8
#define XPB_mci1_mac_csr_EgVlanMatchReg1 0x094001ec
#define XPB_mci1_mac_csr_IgVlanMatchReg0 0x094001f0
#define XPB_mci1_mac_csr_IgVlanMatchReg1 0x094001f4
#define XPB_mci1_mac_csr_EgCmdPrependEn0Lo 0x09400200
#define XPB_mci1_mac_csr_EgCmdPrependEn0Hi 0x09400204
#define XPB_mci1_mac_csr_EgCmdPrependEn1Lo 0x09400208
#define XPB_mci1_mac_csr_EgCmdPrependEn1Hi 0x0940020c
#define XPB_mci1_mac_csr_MacEgPort2to0ChanAssign 0x09400240
#define XPB_mci1_mac_csr_MacEgPort5to3ChanAssign 0x09400244
#define XPB_mci1_mac_csr_MacEgPort8to6ChanAssign 0x09400248
#define XPB_mci1_mac_csr_MacEgPort11to9ChanAssign 0x0940024c
#define XPB_mci1_mac_csr_MacEgPort14to12ChanAssign 0x09400250
#define XPB_mci1_mac_csr_MacEgPort17to15ChanAssign 0x09400254
#define XPB_mci1_mac_csr_MacEgPort20to18ChanAssign 0x09400258
#define XPB_mci1_mac_csr_MacEgPort23to21ChanAssign 0x0940025c
#define XPB_mci1_mac_csr_MacEgIlkChanAssign 0x09400260
#define XPB_mci1_mac_csr_MacEgPortRR 0x09400264
#define XPB_mci1_mac_csr_MacOobFcTmCntl 0x09400268
#define XPB_mci1_mac_csr_MacOobFcTmReMap 0x0940026c
#define XPB_mci1_mac_csr_MacPcpReMap0 0x09400680
#define XPB_mci1_mac_csr_MacPcpReMap1 0x09400684
#define XPB_mci1_mac_csr_MacPcpReMap2 0x09400688
#define XPB_mci1_mac_csr_MacPcpReMap3 0x0940068c
#define XPB_mci1_mac_csr_MacPcpReMap4 0x09400690
#define XPB_mci1_mac_csr_MacPcpReMap5 0x09400694
#define XPB_mci1_mac_csr_MacPcpReMap6 0x09400698
#define XPB_mci1_mac_csr_MacPcpReMap7 0x0940069c
#define XPB_mci1_mac_csr_MacPcpReMap8 0x094006a0
#define XPB_mci1_mac_csr_MacPcpReMap9 0x094006a4
#define XPB_mci1_mac_csr_MacPcpReMap10 0x094006a8
#define XPB_mci1_mac_csr_MacPcpReMap11 0x094006ac
#define XPB_mci1_mac_csr_MacPcpReMap12 0x094006b0
#define XPB_mci1_mac_csr_MacPcpReMap13 0x094006b4
#define XPB_mci1_mac_csr_MacPcpReMap14 0x094006b8
#define XPB_mci1_mac_csr_MacPcpReMap15 0x094006bc
#define XPB_mci1_mac_csr_MacPcpReMap16 0x094006c0
#define XPB_mci1_mac_csr_MacPcpReMap17 0x094006c4
#define XPB_mci1_mac_csr_MacPcpReMap18 0x094006c8
#define XPB_mci1_mac_csr_MacPcpReMap19 0x094006cc
#define XPB_mci1_mac_csr_MacPcpReMap20 0x094006d0
#define XPB_mci1_mac_csr_MacPcpReMap21 0x094006d4
#define XPB_mci1_mac_csr_MacPcpReMap22 0x094006d8
#define XPB_mci1_mac_csr_MacPcpReMap23 0x094006dc
#define XPB_mci1_mac_csr_MacPortHwm0 0x09400700
#define XPB_mci1_mac_csr_MacPortHwm1 0x09400704
#define XPB_mci1_mac_csr_MacPortHwm2 0x09400708
#define XPB_mci1_mac_csr_MacPortHwm3 0x0940070c
#define XPB_mci1_mac_csr_MacPortHwm4 0x09400710
#define XPB_mci1_mac_csr_MacPortHwm5 0x09400714
#define XPB_mci1_mac_csr_MacPortHwm6 0x09400718
#define XPB_mci1_mac_csr_MacPortHwm7 0x0940071c
#define XPB_mci1_mac_csr_MacPortHwm8 0x09400720
#define XPB_mci1_mac_csr_MacPortHwm9 0x09400724
#define XPB_mci1_mac_csr_MacPortHwm10 0x09400728
#define XPB_mci1_mac_csr_MacPortHwm11 0x0940072c
#define XPB_mci1_mac_csr_MacPortHwmLk1Lk0 0x09400730
#define XPB_mci1_mac_csr_EgLnkLstRdData 0x094007b0
#define XPB_mci1_mac_csr_IgLnkLstRdData 0x094007b4
#define XPB_mci1_mac_csr_EgLnkLstRdWr 0x094007b8
#define XPB_mci1_mac_csr_IgLnkLstRdWr 0x094007bc
#define XPB_mci1_mac_csr_SerDes4RdWr03To00 0x094007c0
#define XPB_mci1_mac_csr_SerDes4RdWr07To04 0x094007c4
#define XPB_mci1_mac_csr_SerDes4RdWr11To08 0x094007c8
#define XPB_mci1_mac_csr_SerDes4RdWr15To12 0x094007cc
#define XPB_mci1_mac_csr_SerDes4RdWr19To16 0x094007d0
#define XPB_mci1_mac_csr_SerDes4RdWr23To20 0x094007d4
#define XPB_mci1_mac_csr_IgDqTdmMemoryRW 0x094007d8
#define XPB_mci1_mac_csr_SerDes4RdData03To00 0x094007e0
#define XPB_mci1_mac_csr_SerDes4RdData07To04 0x094007e4
#define XPB_mci1_mac_csr_SerDes4RdData11To08 0x094007e8
#define XPB_mci1_mac_csr_SerDes4RdData15To12 0x094007ec
#define XPB_mci1_mac_csr_SerDes4RdData19To16 0x094007f0
#define XPB_mci1_mac_csr_SerDes4RdData23To20 0x094007f4
#define XPB_mci1_mac_csr_IgDqTdmMemoryRdData 0x094007f8
#define XPB_mci1_mac_csr_SerDesPdRx 0x09400800
#define XPB_mci1_mac_csr_SerDesPdTx 0x09400804
#define XPB_mci1_mac_csr_SerDesPdSy 0x09400808
#define XPB_mci1_mac_csr_SerDesCkMuxSel 0x0940080c
#define XPB_mci1_mac_csr_SerDesSigDetect 0x09400810
#define XPB_mci1_mac_csr_SerDesSigDetectOvr 0x09400814
#define XPB_mci1_mac_csr_SerDesEthRxActDetect 0x09400818
#define XPB_mci1_mac_csr_SerDesEthTxActDetect 0x0940081c
#define XPB_mci1_mac_csr_SerDesLinkUp 0x09400820
#define XPB_mci1_mac_csr_ParityErrInject 0x09400824
#define XPB_mci1_mac_csr_IgParityErrStatus 0x09400840
#define XPB_mci1_mac_csr_EgParityErrStatus 0x09400844
#define XPB_mci1_peripheral_interrupt_manager_Status 0x09410000
#define XPB_mci1_peripheral_interrupt_manager_IntStatusLow 0x09410008
#define XPB_mci1_peripheral_interrupt_manager_IntStatusMid 0x09410010
#define XPB_mci1_peripheral_interrupt_manager_IntStatusHigh 0x09410018
#define XPB_mci1_peripheral_interrupt_manager_StatusEventConfig0 0x09410028
#define XPB_mci1_peripheral_interrupt_manager_StatusEventConfig1 0x0941002c
#define XPB_mci1_peripheral_interrupt_manager_EventOut 0x09410030
#define XPB_mci1_peripheral_interrupt_manager_CaptureTimerStatus 0x09410038
#define XPB_mci1_peripheral_interrupt_manager_CaptureTimerValue 0x0941003c
#define XPB_mci1_perf_mux_config_PerformanceAnalyzerControl 0x09410040
#define XPB_mci1_assertions_AssertionsConfig 0x09410044
#define XPB_mci1_credit_tracker_config_CreditThrottleConfig 0x09410048
#define XPB_mci1_credit_tracker_config_CreditThrottleAction 0x0941004c
#define XPB_mci1_dsf_cpp_config_DsfCppConfig 0x09410050
#define XPB_mci1_dsf_cpp_config_DsfCppAction 0x09410054
#define XPB_cri0_mu_packet_engine_MUPEMemConfig 0x0c070000
#define XPB_cri0_mu_packet_engine_MUPEWQConfig 0x0c070004
#define XPB_cri0_mu_packet_engine_MUPECredits0 0x0c070008
#define XPB_cri0_mu_packet_engine_MUPECredits1 0x0c07000c
#define XPB_cri0_mu_packet_engine_MUPECredits2 0x0c070010
#define XPB_cri0_mu_packet_engine_MUPECredits3 0x0c070014
#define XPB_cri0_mu_packet_engine_MUPELBConfig 0x0c070020
#define XPB_cri0_mu_packet_engine_MUPEMstrCmdSwCL 0x0c070040
#define XPB_cri0_mu_packet_engine_MUPEMstrPullDataSwCL0 0x0c070044
#define XPB_cri0_mu_packet_engine_MUPEMstrPullDataSwCL1 0x0c070048
#define XPB_cri0_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x0c07004c
#define XPB_cri0_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x0c070050
#define XPB_cri0_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x0c070054
#define XPB_cri0_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x0c070058
#define XPB_cri0_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x0c07005c
#define XPB_cri0_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x0c070060
#define XPB_cri0_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x0c070064
#define XPB_cri0_mu_packet_engine_MUPEActivePacketCount 0x0c070400
#define XPB_cri0_mu_packet_engine_MUPEPeakPacketCount 0x0c070404
#define XPB_cri0_mu_packet_engine_MUPEConfig 0x0c070800
#define XPB_cri0_mu_packet_engine_MUPEAction 0x0c070804
#define XPB_cri0_mu_packet_engine_MUPEThrottleMask0 0x0c070808
#define XPB_cri0_mu_packet_engine_MUPEThrottleMask1 0x0c07080c
#define XPB_cri0_mu_misc_engine_XpbErrConfig 0x0c080000
#define XPB_cri0_mu_misc_engine_XpbTOErrStat 0x0c080004
#define XPB_cri0_mu_misc_engine_XpbWrErrStat 0x0c080008
#define XPB_cri0_mu_misc_engine_SwCreditLimit 0x0c08000c
#define XPB_cri0_credit_tracker_config_CreditThrottle 0x0c080010
#define XPB_cri0_mu_misc_engine_Ring_0_Base 0x0c080100
#define XPB_cri0_mu_misc_engine_Ring_0_Head 0x0c080104
#define XPB_cri0_mu_misc_engine_Ring_0_Tail 0x0c080108
#define XPB_cri0_mu_misc_engine_Ring_1_Base 0x0c080110
#define XPB_cri0_mu_misc_engine_Ring_1_Head 0x0c080114
#define XPB_cri0_mu_misc_engine_Ring_1_Tail 0x0c080118
#define XPB_cri0_mu_misc_engine_Ring_2_Base 0x0c080120
#define XPB_cri0_mu_misc_engine_Ring_2_Head 0x0c080124
#define XPB_cri0_mu_misc_engine_Ring_2_Tail 0x0c080128
#define XPB_cri0_mu_misc_engine_Ring_3_Base 0x0c080130
#define XPB_cri0_mu_misc_engine_Ring_3_Head 0x0c080134
#define XPB_cri0_mu_misc_engine_Ring_3_Tail 0x0c080138
#define XPB_cri0_mu_misc_engine_Ring_4_Base 0x0c080140
#define XPB_cri0_mu_misc_engine_Ring_4_Head 0x0c080144
#define XPB_cri0_mu_misc_engine_Ring_4_Tail 0x0c080148
#define XPB_cri0_mu_misc_engine_Ring_5_Base 0x0c080150
#define XPB_cri0_mu_misc_engine_Ring_5_Head 0x0c080154
#define XPB_cri0_mu_misc_engine_Ring_5_Tail 0x0c080158
#define XPB_cri0_mu_misc_engine_Ring_6_Base 0x0c080160
#define XPB_cri0_mu_misc_engine_Ring_6_Head 0x0c080164
#define XPB_cri0_mu_misc_engine_Ring_6_Tail 0x0c080168
#define XPB_cri0_mu_misc_engine_Ring_7_Base 0x0c080170
#define XPB_cri0_mu_misc_engine_Ring_7_Head 0x0c080174
#define XPB_cri0_mu_misc_engine_Ring_7_Tail 0x0c080178
#define XPB_cri0_mu_misc_engine_Ring_8_Base 0x0c080180
#define XPB_cri0_mu_misc_engine_Ring_8_Head 0x0c080184
#define XPB_cri0_mu_misc_engine_Ring_8_Tail 0x0c080188
#define XPB_cri0_mu_misc_engine_Ring_9_Base 0x0c080190
#define XPB_cri0_mu_misc_engine_Ring_9_Head 0x0c080194
#define XPB_cri0_mu_misc_engine_Ring_9_Tail 0x0c080198
#define XPB_cri0_mu_misc_engine_Ring_10_Base 0x0c0801a0
#define XPB_cri0_mu_misc_engine_Ring_10_Head 0x0c0801a4
#define XPB_cri0_mu_misc_engine_Ring_10_Tail 0x0c0801a8
#define XPB_cri0_mu_misc_engine_Ring_11_Base 0x0c0801b0
#define XPB_cri0_mu_misc_engine_Ring_11_Head 0x0c0801b4
#define XPB_cri0_mu_misc_engine_Ring_11_Tail 0x0c0801b8
#define XPB_cri0_mu_misc_engine_Ring_12_Base 0x0c0801c0
#define XPB_cri0_mu_misc_engine_Ring_12_Head 0x0c0801c4
#define XPB_cri0_mu_misc_engine_Ring_12_Tail 0x0c0801c8
#define XPB_cri0_mu_misc_engine_Ring_13_Base 0x0c0801d0
#define XPB_cri0_mu_misc_engine_Ring_13_Head 0x0c0801d4
#define XPB_cri0_mu_misc_engine_Ring_13_Tail 0x0c0801d8
#define XPB_cri0_mu_misc_engine_Ring_14_Base 0x0c0801e0
#define XPB_cri0_mu_misc_engine_Ring_14_Head 0x0c0801e4
#define XPB_cri0_mu_misc_engine_Ring_14_Tail 0x0c0801e8
#define XPB_cri0_mu_misc_engine_Ring_15_Base 0x0c0801f0
#define XPB_cri0_mu_misc_engine_Ring_15_Head 0x0c0801f4
#define XPB_cri0_mu_misc_engine_Ring_15_Tail 0x0c0801f8
#define XPB_cri0_island_master_bridge_Target0AddressModeCfg 0x0c0a0000
#define XPB_cri0_island_master_bridge_Target1AddressModeCfg 0x0c0a0004
#define XPB_cri0_island_master_bridge_Target2AddressModeCfg 0x0c0a0008
#define XPB_cri0_island_master_bridge_Target3AddressModeCfg 0x0c0a000c
#define XPB_cri0_island_master_bridge_Target4AddressModeCfg 0x0c0a0010
#define XPB_cri0_island_master_bridge_Target5AddressModeCfg 0x0c0a0014
#define XPB_cri0_island_master_bridge_Target6AddressModeCfg 0x0c0a0018
#define XPB_cri0_island_master_bridge_Target7AddressModeCfg 0x0c0a001c
#define XPB_cri0_island_master_bridge_Target8AddressModeCfg 0x0c0a0020
#define XPB_cri0_island_master_bridge_Target9AddressModeCfg 0x0c0a0024
#define XPB_cri0_island_master_bridge_Target10AddressModeCfg 0x0c0a0028
#define XPB_cri0_island_master_bridge_Target11AddressModeCfg 0x0c0a002c
#define XPB_cri0_island_master_bridge_Target12AddressModeCfg 0x0c0a0030
#define XPB_cri0_island_master_bridge_Target13AddressModeCfg 0x0c0a0034
#define XPB_cri0_island_master_bridge_Target14AddressModeCfg 0x0c0a0038
#define XPB_cri0_island_master_bridge_Target15AddressModeCfg 0x0c0a003c
#define XPB_cri0_island_master_bridge_IslandConfigurationClassA 0x0c0a0040
#define XPB_cri0_island_master_bridge_ImbSmPushBusCfg 0x0c0a0044
#define XPB_cri0_island_master_bridge_ImbPullDaBusCfg 0x0c0a0048
#define XPB_cri0_island_master_bridge_ImbCmdArbitrationCfg 0x0c0a004c
#define XPB_cri0_island_master_bridge_ImbIslandIdCfg 0x0c0a0050
#define XPB_cri0_island_master_bridge_CmdCreditTrackers 0x0c0a0054
#define XPB_cri0_island_master_bridge_DsfDataCreditTrackers 0x0c0a0058
#define XPB_cri0_island_master_bridge_PushMstCreditTrackers 0x0c0a005c
#define XPB_cri0_island_master_bridge_DsfPullidCreditTrackers 0x0c0a0060
#define XPB_cri0_island_master_bridge_PullidMstCreditTrackers 0x0c0a0064
#define XPB_cri0_island_master_bridge_PullDaTgtCreditTrackers 0x0c0a0068
#define XPB_cri0_peripheral_interrupt_manager_Status 0x0c0b0000
#define XPB_cri0_peripheral_interrupt_manager_IntStatusLow 0x0c0b0008
#define XPB_cri0_peripheral_interrupt_manager_IntStatusMid 0x0c0b0010
#define XPB_cri0_peripheral_interrupt_manager_IntStatusHigh 0x0c0b0018
#define XPB_cri0_peripheral_interrupt_manager_StatusEventConfig0 0x0c0b0028
#define XPB_cri0_peripheral_interrupt_manager_StatusEventConfig1 0x0c0b002c
#define XPB_cri0_peripheral_interrupt_manager_EventOut 0x0c0b0030
#define XPB_cri0_peripheral_interrupt_manager_CaptureTimerStatus 0x0c0b0038
#define XPB_cri0_peripheral_interrupt_manager_CaptureTimerValue 0x0c0b003c
#define XPB_cri0_perf_mux_config_PerformanceAnalyzerControl 0x0c0b0040
#define XPB_cri0_assertions_AssertionsConfig 0x0c0b0044
#define XPB_cri0_credit_tracker_config_CreditThrottleConfig 0x0c0b0048
#define XPB_cri0_credit_tracker_config_CreditThrottleAction 0x0c0b004c
#define XPB_cri0_dsf_cpp_config_interrupt_mgr_DsfCppConfig 0x0c0b0050
#define XPB_cri0_dsf_cpp_config_interrupt_mgr_DsfCppAction 0x0c0b0054
#define XPB_cri0_peripheral_trng_AsyncRing 0x0c0c0000
#define XPB_cri0_peripheral_trng_AsyncTest 0x0c0c0004
#define XPB_cri0_peripheral_trng_AsyncConfig 0x0c0c0010
#define XPB_cri0_peripheral_performance_analyzer_Configuration 0x0c0f0000
#define XPB_cri0_peripheral_performance_analyzer_Timer 0x0c0f0008
#define XPB_cri0_peripheral_performance_analyzer_FifoControl 0x0c0f0010
#define XPB_cri0_peripheral_performance_analyzer_FifoData 0x0c0f0014
#define XPB_cri0_peripheral_performance_analyzer_TriggerFSMStatus 0x0c0f0018
#define XPB_cri0_peripheral_performance_analyzer_TriggerFSMControl 0x0c0f001c
#define XPB_cri0_peripheral_performance_analyzer_TriggerRestartCounter0 0x0c0f0020
#define XPB_cri0_peripheral_performance_analyzer_TriggerRestartCounter1 0x0c0f0024
#define XPB_cri0_peripheral_performance_analyzer_TriggerCounter0 0x0c0f0028
#define XPB_cri0_peripheral_performance_analyzer_TriggerCounter1 0x0c0f002c
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare0 0x0c0f0040
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare1 0x0c0f0044
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare2 0x0c0f0048
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare3 0x0c0f004c
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare4 0x0c0f0050
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare5 0x0c0f0054
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare6 0x0c0f0058
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare7 0x0c0f005c
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare8 0x0c0f0060
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare9 0x0c0f0064
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare10 0x0c0f0068
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare11 0x0c0f006c
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare12 0x0c0f0070
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare13 0x0c0f0074
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare14 0x0c0f0078
#define XPB_cri0_peripheral_performance_analyzer_MaskCompare15 0x0c0f007c
#define XPB_cri0_peripheral_performance_analyzer_TriggerState0Config0 0x0c0f0080
#define XPB_cri0_peripheral_performance_analyzer_TriggerState0Config1 0x0c0f0084
#define XPB_cri0_peripheral_performance_analyzer_TriggerState1Config0 0x0c0f0088
#define XPB_cri0_peripheral_performance_analyzer_TriggerState1Config1 0x0c0f008c
#define XPB_cri0_peripheral_performance_analyzer_TriggerState2Config0 0x0c0f0090
#define XPB_cri0_peripheral_performance_analyzer_TriggerState2Config1 0x0c0f0094
#define XPB_cri0_peripheral_performance_analyzer_TriggerState3Config0 0x0c0f0098
#define XPB_cri0_peripheral_performance_analyzer_TriggerState3Config1 0x0c0f009c
#define XPB_cri0_peripheral_performance_analyzer_TriggerState4Config0 0x0c0f00a0
#define XPB_cri0_peripheral_performance_analyzer_TriggerState4Config1 0x0c0f00a4
#define XPB_cri0_peripheral_performance_analyzer_TriggerState5Config0 0x0c0f00a8
#define XPB_cri0_peripheral_performance_analyzer_TriggerState5Config1 0x0c0f00ac
#define XPB_cri0_peripheral_performance_analyzer_TriggerState6Config0 0x0c0f00b0
#define XPB_cri0_peripheral_performance_analyzer_TriggerState6Config1 0x0c0f00b4
#define XPB_cri0_peripheral_performance_analyzer_TriggerState7Config0 0x0c0f00b8
#define XPB_cri0_peripheral_performance_analyzer_TriggerState7Config1 0x0c0f00bc
#define XPB_cri0_peripheral_performance_analyzer_Capture0 0x0c0f00c0
#define XPB_cri0_peripheral_performance_analyzer_Capture1 0x0c0f00c4
#define XPB_cri0_peripheral_performance_analyzer_Capture2 0x0c0f00c8
#define XPB_cri0_peripheral_performance_analyzer_Capture3 0x0c0f00cc
#define XPB_cri0_peripheral_performance_analyzer_Capture4 0x0c0f00d0
#define XPB_cri0_peripheral_performance_analyzer_Capture5 0x0c0f00d4
#define XPB_cri0_peripheral_performance_analyzer_Capture6 0x0c0f00d8
#define XPB_cri0_peripheral_performance_analyzer_Capture7 0x0c0f00dc
#define XPB_cri0_peripheral_performance_analyzer_PerformanceCounter0 0x0c0f00e0
#define XPB_cri0_peripheral_performance_analyzer_PerformanceCounter1 0x0c0f00e4
#define XPB_cri0_peripheral_performance_analyzer_PerformanceCounter2 0x0c0f00e8
#define XPB_cri0_peripheral_performance_analyzer_PerformanceCounter3 0x0c0f00ec
#define XPB_cri0_crypto_cif_CIFErrFrst1 0x0c110010
#define XPB_cri0_crypto_cif_CIFErrFrst2 0x0c110014
#define XPB_cri0_crypto_cif_CIFErrFrst3 0x0c110018
#define XPB_cri0_crypto_cif_CIFErr1 0x0c110020
#define XPB_cri0_crypto_cif_CIFErr2 0x0c110024
#define XPB_cri0_crypto_cif_CIFErr3 0x0c110028
#define XPB_cri0_crypto_cif_CIFErrMask1 0x0c110030
#define XPB_cri0_crypto_cif_CIFErrMask2 0x0c110034
#define XPB_cri0_crypto_cif_CIFErrMask3 0x0c110038
#define XPB_cri0_crypto_cif_CIFErrClear1 0x0c110040
#define XPB_cri0_crypto_cif_CIFErrClear2 0x0c110044
#define XPB_cri0_crypto_cif_CIFErrClear3 0x0c110048
#define XPB_cri0_crypto_cif_CIFPerfSel 0x0c110050
#define XPB_cri0_crypto_cif_CIFDbgRdCtrl 0x0c110054
#define XPB_cri0_crypto_cif_CIFDbgRdAddr 0x0c110058
#define XPB_cri0_crypto_cif_CRYPT_assert_cfg 0x0c11005c
#define XPB_cri0_dsf_cpp_config_cif_DsfCppConfig 0x0c110064
#define XPB_cri0_dsf_cpp_config_cif_DsfCppAction 0x0c110068
#define XPB_cri0_crypto_bulk_BasicConfig 0x0c170000
#define XPB_cri0_crypto_bulk_PerfBusSel 0x0c170004
#define XPB_cri0_crypto_bulk_WtchDgTmrCnf 0x0c170008
#define XPB_cri0_crypto_bulk_ErrorReg 0x0c170010
#define XPB_cri0_crypto_bulk_WhsOnFrstErr 0x0c170014
#define XPB_cri0_crypto_bulk_ErrorMask 0x0c170018
#define XPB_cri0_crypto_bulk_ClkStopMask 0x0c17001c
#define XPB_cri0_crypto_bulk_TestMode 0x0c170020
#define XPB_cri0_crypto_bulkeng_crypt_0_ErrRegLo 0x0c180000
#define XPB_cri0_crypto_bulkeng_crypt_0_ErrRegHi 0x0c180004
#define XPB_cri0_crypto_bulkeng_crypt_0_WhosOnFrstLo 0x0c180008
#define XPB_cri0_crypto_bulkeng_crypt_0_WhosOnFrstHi 0x0c18000c
#define XPB_cri0_crypto_bulkeng_crypt_0_ErrMaskLo 0x0c180010
#define XPB_cri0_crypto_bulkeng_crypt_0_ErrMaskHi 0x0c180014
#define XPB_cri0_crypto_bulkeng_crypt_0_ClkStpMskLo 0x0c180018
#define XPB_cri0_crypto_bulkeng_crypt_0_ClkStpMskHi 0x0c18001c
#define XPB_cri0_crypto_bulkeng_crypt_0_TstMdErrInj 0x0c180020
#define XPB_cri0_crypto_bulkeng_crypt_1_ErrRegLo 0x0c190000
#define XPB_cri0_crypto_bulkeng_crypt_1_ErrRegHi 0x0c190004
#define XPB_cri0_crypto_bulkeng_crypt_1_WhosOnFrstLo 0x0c190008
#define XPB_cri0_crypto_bulkeng_crypt_1_WhosOnFrstHi 0x0c19000c
#define XPB_cri0_crypto_bulkeng_crypt_1_ErrMaskLo 0x0c190010
#define XPB_cri0_crypto_bulkeng_crypt_1_ErrMaskHi 0x0c190014
#define XPB_cri0_crypto_bulkeng_crypt_1_ClkStpMskLo 0x0c190018
#define XPB_cri0_crypto_bulkeng_crypt_1_ClkStpMskHi 0x0c19001c
#define XPB_cri0_crypto_bulkeng_crypt_1_TstMdErrInj 0x0c190020
#define XPB_cri0_crypto_bulkeng_crypt_2_ErrRegLo 0x0c1a0000
#define XPB_cri0_crypto_bulkeng_crypt_2_ErrRegHi 0x0c1a0004
#define XPB_cri0_crypto_bulkeng_crypt_2_WhosOnFrstLo 0x0c1a0008
#define XPB_cri0_crypto_bulkeng_crypt_2_WhosOnFrstHi 0x0c1a000c
#define XPB_cri0_crypto_bulkeng_crypt_2_ErrMaskLo 0x0c1a0010
#define XPB_cri0_crypto_bulkeng_crypt_2_ErrMaskHi 0x0c1a0014
#define XPB_cri0_crypto_bulkeng_crypt_2_ClkStpMskLo 0x0c1a0018
#define XPB_cri0_crypto_bulkeng_crypt_2_ClkStpMskHi 0x0c1a001c
#define XPB_cri0_crypto_bulkeng_crypt_2_TstMdErrInj 0x0c1a0020
#define XPB_cri0_crypto_bulkeng_crypt_3_ErrRegLo 0x0c1b0000
#define XPB_cri0_crypto_bulkeng_crypt_3_ErrRegHi 0x0c1b0004
#define XPB_cri0_crypto_bulkeng_crypt_3_WhosOnFrstLo 0x0c1b0008
#define XPB_cri0_crypto_bulkeng_crypt_3_WhosOnFrstHi 0x0c1b000c
#define XPB_cri0_crypto_bulkeng_crypt_3_ErrMaskLo 0x0c1b0010
#define XPB_cri0_crypto_bulkeng_crypt_3_ErrMaskHi 0x0c1b0014
#define XPB_cri0_crypto_bulkeng_crypt_3_ClkStpMskLo 0x0c1b0018
#define XPB_cri0_crypto_bulkeng_crypt_3_ClkStpMskHi 0x0c1b001c
#define XPB_cri0_crypto_bulkeng_crypt_3_TstMdErrInj 0x0c1b0020
#define XPB_cri0_crypto_bulkeng_crypt_4_ErrRegLo 0x0c1c0000
#define XPB_cri0_crypto_bulkeng_crypt_4_ErrRegHi 0x0c1c0004
#define XPB_cri0_crypto_bulkeng_crypt_4_WhosOnFrstLo 0x0c1c0008
#define XPB_cri0_crypto_bulkeng_crypt_4_WhosOnFrstHi 0x0c1c000c
#define XPB_cri0_crypto_bulkeng_crypt_4_ErrMaskLo 0x0c1c0010
#define XPB_cri0_crypto_bulkeng_crypt_4_ErrMaskHi 0x0c1c0014
#define XPB_cri0_crypto_bulkeng_crypt_4_ClkStpMskLo 0x0c1c0018
#define XPB_cri0_crypto_bulkeng_crypt_4_ClkStpMskHi 0x0c1c001c
#define XPB_cri0_crypto_bulkeng_crypt_4_TstMdErrInj 0x0c1c0020
#define XPB_cri0_crypto_bulkeng_crypt_5_ErrRegLo 0x0c1d0000
#define XPB_cri0_crypto_bulkeng_crypt_5_ErrRegHi 0x0c1d0004
#define XPB_cri0_crypto_bulkeng_crypt_5_WhosOnFrstLo 0x0c1d0008
#define XPB_cri0_crypto_bulkeng_crypt_5_WhosOnFrstHi 0x0c1d000c
#define XPB_cri0_crypto_bulkeng_crypt_5_ErrMaskLo 0x0c1d0010
#define XPB_cri0_crypto_bulkeng_crypt_5_ErrMaskHi 0x0c1d0014
#define XPB_cri0_crypto_bulkeng_crypt_5_ClkStpMskLo 0x0c1d0018
#define XPB_cri0_crypto_bulkeng_crypt_5_ClkStpMskHi 0x0c1d001c
#define XPB_cri0_crypto_bulkeng_crypt_5_TstMdErrInj 0x0c1d0020
#define XPB_cri1_mu_packet_engine_MUPEMemConfig 0x0d070000
#define XPB_cri1_mu_packet_engine_MUPEWQConfig 0x0d070004
#define XPB_cri1_mu_packet_engine_MUPECredits0 0x0d070008
#define XPB_cri1_mu_packet_engine_MUPECredits1 0x0d07000c
#define XPB_cri1_mu_packet_engine_MUPECredits2 0x0d070010
#define XPB_cri1_mu_packet_engine_MUPECredits3 0x0d070014
#define XPB_cri1_mu_packet_engine_MUPELBConfig 0x0d070020
#define XPB_cri1_mu_packet_engine_MUPEMstrCmdSwCL 0x0d070040
#define XPB_cri1_mu_packet_engine_MUPEMstrPullDataSwCL0 0x0d070044
#define XPB_cri1_mu_packet_engine_MUPEMstrPullDataSwCL1 0x0d070048
#define XPB_cri1_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x0d07004c
#define XPB_cri1_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x0d070050
#define XPB_cri1_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x0d070054
#define XPB_cri1_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x0d070058
#define XPB_cri1_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x0d07005c
#define XPB_cri1_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x0d070060
#define XPB_cri1_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x0d070064
#define XPB_cri1_mu_packet_engine_MUPEActivePacketCount 0x0d070400
#define XPB_cri1_mu_packet_engine_MUPEPeakPacketCount 0x0d070404
#define XPB_cri1_mu_packet_engine_MUPEConfig 0x0d070800
#define XPB_cri1_mu_packet_engine_MUPEAction 0x0d070804
#define XPB_cri1_mu_packet_engine_MUPEThrottleMask0 0x0d070808
#define XPB_cri1_mu_packet_engine_MUPEThrottleMask1 0x0d07080c
#define XPB_cri1_mu_misc_engine_XpbErrConfig 0x0d080000
#define XPB_cri1_mu_misc_engine_XpbTOErrStat 0x0d080004
#define XPB_cri1_mu_misc_engine_XpbWrErrStat 0x0d080008
#define XPB_cri1_mu_misc_engine_SwCreditLimit 0x0d08000c
#define XPB_cri1_credit_tracker_config_CreditThrottle 0x0d080010
#define XPB_cri1_mu_misc_engine_Ring_0_Base 0x0d080100
#define XPB_cri1_mu_misc_engine_Ring_0_Head 0x0d080104
#define XPB_cri1_mu_misc_engine_Ring_0_Tail 0x0d080108
#define XPB_cri1_mu_misc_engine_Ring_1_Base 0x0d080110
#define XPB_cri1_mu_misc_engine_Ring_1_Head 0x0d080114
#define XPB_cri1_mu_misc_engine_Ring_1_Tail 0x0d080118
#define XPB_cri1_mu_misc_engine_Ring_2_Base 0x0d080120
#define XPB_cri1_mu_misc_engine_Ring_2_Head 0x0d080124
#define XPB_cri1_mu_misc_engine_Ring_2_Tail 0x0d080128
#define XPB_cri1_mu_misc_engine_Ring_3_Base 0x0d080130
#define XPB_cri1_mu_misc_engine_Ring_3_Head 0x0d080134
#define XPB_cri1_mu_misc_engine_Ring_3_Tail 0x0d080138
#define XPB_cri1_mu_misc_engine_Ring_4_Base 0x0d080140
#define XPB_cri1_mu_misc_engine_Ring_4_Head 0x0d080144
#define XPB_cri1_mu_misc_engine_Ring_4_Tail 0x0d080148
#define XPB_cri1_mu_misc_engine_Ring_5_Base 0x0d080150
#define XPB_cri1_mu_misc_engine_Ring_5_Head 0x0d080154
#define XPB_cri1_mu_misc_engine_Ring_5_Tail 0x0d080158
#define XPB_cri1_mu_misc_engine_Ring_6_Base 0x0d080160
#define XPB_cri1_mu_misc_engine_Ring_6_Head 0x0d080164
#define XPB_cri1_mu_misc_engine_Ring_6_Tail 0x0d080168
#define XPB_cri1_mu_misc_engine_Ring_7_Base 0x0d080170
#define XPB_cri1_mu_misc_engine_Ring_7_Head 0x0d080174
#define XPB_cri1_mu_misc_engine_Ring_7_Tail 0x0d080178
#define XPB_cri1_mu_misc_engine_Ring_8_Base 0x0d080180
#define XPB_cri1_mu_misc_engine_Ring_8_Head 0x0d080184
#define XPB_cri1_mu_misc_engine_Ring_8_Tail 0x0d080188
#define XPB_cri1_mu_misc_engine_Ring_9_Base 0x0d080190
#define XPB_cri1_mu_misc_engine_Ring_9_Head 0x0d080194
#define XPB_cri1_mu_misc_engine_Ring_9_Tail 0x0d080198
#define XPB_cri1_mu_misc_engine_Ring_10_Base 0x0d0801a0
#define XPB_cri1_mu_misc_engine_Ring_10_Head 0x0d0801a4
#define XPB_cri1_mu_misc_engine_Ring_10_Tail 0x0d0801a8
#define XPB_cri1_mu_misc_engine_Ring_11_Base 0x0d0801b0
#define XPB_cri1_mu_misc_engine_Ring_11_Head 0x0d0801b4
#define XPB_cri1_mu_misc_engine_Ring_11_Tail 0x0d0801b8
#define XPB_cri1_mu_misc_engine_Ring_12_Base 0x0d0801c0
#define XPB_cri1_mu_misc_engine_Ring_12_Head 0x0d0801c4
#define XPB_cri1_mu_misc_engine_Ring_12_Tail 0x0d0801c8
#define XPB_cri1_mu_misc_engine_Ring_13_Base 0x0d0801d0
#define XPB_cri1_mu_misc_engine_Ring_13_Head 0x0d0801d4
#define XPB_cri1_mu_misc_engine_Ring_13_Tail 0x0d0801d8
#define XPB_cri1_mu_misc_engine_Ring_14_Base 0x0d0801e0
#define XPB_cri1_mu_misc_engine_Ring_14_Head 0x0d0801e4
#define XPB_cri1_mu_misc_engine_Ring_14_Tail 0x0d0801e8
#define XPB_cri1_mu_misc_engine_Ring_15_Base 0x0d0801f0
#define XPB_cri1_mu_misc_engine_Ring_15_Head 0x0d0801f4
#define XPB_cri1_mu_misc_engine_Ring_15_Tail 0x0d0801f8
#define XPB_cri1_island_master_bridge_Target0AddressModeCfg 0x0d0a0000
#define XPB_cri1_island_master_bridge_Target1AddressModeCfg 0x0d0a0004
#define XPB_cri1_island_master_bridge_Target2AddressModeCfg 0x0d0a0008
#define XPB_cri1_island_master_bridge_Target3AddressModeCfg 0x0d0a000c
#define XPB_cri1_island_master_bridge_Target4AddressModeCfg 0x0d0a0010
#define XPB_cri1_island_master_bridge_Target5AddressModeCfg 0x0d0a0014
#define XPB_cri1_island_master_bridge_Target6AddressModeCfg 0x0d0a0018
#define XPB_cri1_island_master_bridge_Target7AddressModeCfg 0x0d0a001c
#define XPB_cri1_island_master_bridge_Target8AddressModeCfg 0x0d0a0020
#define XPB_cri1_island_master_bridge_Target9AddressModeCfg 0x0d0a0024
#define XPB_cri1_island_master_bridge_Target10AddressModeCfg 0x0d0a0028
#define XPB_cri1_island_master_bridge_Target11AddressModeCfg 0x0d0a002c
#define XPB_cri1_island_master_bridge_Target12AddressModeCfg 0x0d0a0030
#define XPB_cri1_island_master_bridge_Target13AddressModeCfg 0x0d0a0034
#define XPB_cri1_island_master_bridge_Target14AddressModeCfg 0x0d0a0038
#define XPB_cri1_island_master_bridge_Target15AddressModeCfg 0x0d0a003c
#define XPB_cri1_island_master_bridge_IslandConfigurationClassA 0x0d0a0040
#define XPB_cri1_island_master_bridge_ImbSmPushBusCfg 0x0d0a0044
#define XPB_cri1_island_master_bridge_ImbPullDaBusCfg 0x0d0a0048
#define XPB_cri1_island_master_bridge_ImbCmdArbitrationCfg 0x0d0a004c
#define XPB_cri1_island_master_bridge_ImbIslandIdCfg 0x0d0a0050
#define XPB_cri1_island_master_bridge_CmdCreditTrackers 0x0d0a0054
#define XPB_cri1_island_master_bridge_DsfDataCreditTrackers 0x0d0a0058
#define XPB_cri1_island_master_bridge_PushMstCreditTrackers 0x0d0a005c
#define XPB_cri1_island_master_bridge_DsfPullidCreditTrackers 0x0d0a0060
#define XPB_cri1_island_master_bridge_PullidMstCreditTrackers 0x0d0a0064
#define XPB_cri1_island_master_bridge_PullDaTgtCreditTrackers 0x0d0a0068
#define XPB_cri1_peripheral_interrupt_manager_Status 0x0d0b0000
#define XPB_cri1_peripheral_interrupt_manager_IntStatusLow 0x0d0b0008
#define XPB_cri1_peripheral_interrupt_manager_IntStatusMid 0x0d0b0010
#define XPB_cri1_peripheral_interrupt_manager_IntStatusHigh 0x0d0b0018
#define XPB_cri1_peripheral_interrupt_manager_StatusEventConfig0 0x0d0b0028
#define XPB_cri1_peripheral_interrupt_manager_StatusEventConfig1 0x0d0b002c
#define XPB_cri1_peripheral_interrupt_manager_EventOut 0x0d0b0030
#define XPB_cri1_peripheral_interrupt_manager_CaptureTimerStatus 0x0d0b0038
#define XPB_cri1_peripheral_interrupt_manager_CaptureTimerValue 0x0d0b003c
#define XPB_cri1_perf_mux_config_PerformanceAnalyzerControl 0x0d0b0040
#define XPB_cri1_assertions_AssertionsConfig 0x0d0b0044
#define XPB_cri1_credit_tracker_config_CreditThrottleConfig 0x0d0b0048
#define XPB_cri1_credit_tracker_config_CreditThrottleAction 0x0d0b004c
#define XPB_cri1_dsf_cpp_config_interrupt_mgr_DsfCppConfig 0x0d0b0050
#define XPB_cri1_dsf_cpp_config_interrupt_mgr_DsfCppAction 0x0d0b0054
#define XPB_cri1_peripheral_trng_AsyncRing 0x0d0c0000
#define XPB_cri1_peripheral_trng_AsyncTest 0x0d0c0004
#define XPB_cri1_peripheral_trng_AsyncConfig 0x0d0c0010
#define XPB_cri1_peripheral_performance_analyzer_Configuration 0x0d0f0000
#define XPB_cri1_peripheral_performance_analyzer_Timer 0x0d0f0008
#define XPB_cri1_peripheral_performance_analyzer_FifoControl 0x0d0f0010
#define XPB_cri1_peripheral_performance_analyzer_FifoData 0x0d0f0014
#define XPB_cri1_peripheral_performance_analyzer_TriggerFSMStatus 0x0d0f0018
#define XPB_cri1_peripheral_performance_analyzer_TriggerFSMControl 0x0d0f001c
#define XPB_cri1_peripheral_performance_analyzer_TriggerRestartCounter0 0x0d0f0020
#define XPB_cri1_peripheral_performance_analyzer_TriggerRestartCounter1 0x0d0f0024
#define XPB_cri1_peripheral_performance_analyzer_TriggerCounter0 0x0d0f0028
#define XPB_cri1_peripheral_performance_analyzer_TriggerCounter1 0x0d0f002c
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare0 0x0d0f0040
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare1 0x0d0f0044
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare2 0x0d0f0048
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare3 0x0d0f004c
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare4 0x0d0f0050
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare5 0x0d0f0054
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare6 0x0d0f0058
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare7 0x0d0f005c
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare8 0x0d0f0060
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare9 0x0d0f0064
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare10 0x0d0f0068
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare11 0x0d0f006c
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare12 0x0d0f0070
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare13 0x0d0f0074
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare14 0x0d0f0078
#define XPB_cri1_peripheral_performance_analyzer_MaskCompare15 0x0d0f007c
#define XPB_cri1_peripheral_performance_analyzer_TriggerState0Config0 0x0d0f0080
#define XPB_cri1_peripheral_performance_analyzer_TriggerState0Config1 0x0d0f0084
#define XPB_cri1_peripheral_performance_analyzer_TriggerState1Config0 0x0d0f0088
#define XPB_cri1_peripheral_performance_analyzer_TriggerState1Config1 0x0d0f008c
#define XPB_cri1_peripheral_performance_analyzer_TriggerState2Config0 0x0d0f0090
#define XPB_cri1_peripheral_performance_analyzer_TriggerState2Config1 0x0d0f0094
#define XPB_cri1_peripheral_performance_analyzer_TriggerState3Config0 0x0d0f0098
#define XPB_cri1_peripheral_performance_analyzer_TriggerState3Config1 0x0d0f009c
#define XPB_cri1_peripheral_performance_analyzer_TriggerState4Config0 0x0d0f00a0
#define XPB_cri1_peripheral_performance_analyzer_TriggerState4Config1 0x0d0f00a4
#define XPB_cri1_peripheral_performance_analyzer_TriggerState5Config0 0x0d0f00a8
#define XPB_cri1_peripheral_performance_analyzer_TriggerState5Config1 0x0d0f00ac
#define XPB_cri1_peripheral_performance_analyzer_TriggerState6Config0 0x0d0f00b0
#define XPB_cri1_peripheral_performance_analyzer_TriggerState6Config1 0x0d0f00b4
#define XPB_cri1_peripheral_performance_analyzer_TriggerState7Config0 0x0d0f00b8
#define XPB_cri1_peripheral_performance_analyzer_TriggerState7Config1 0x0d0f00bc
#define XPB_cri1_peripheral_performance_analyzer_Capture0 0x0d0f00c0
#define XPB_cri1_peripheral_performance_analyzer_Capture1 0x0d0f00c4
#define XPB_cri1_peripheral_performance_analyzer_Capture2 0x0d0f00c8
#define XPB_cri1_peripheral_performance_analyzer_Capture3 0x0d0f00cc
#define XPB_cri1_peripheral_performance_analyzer_Capture4 0x0d0f00d0
#define XPB_cri1_peripheral_performance_analyzer_Capture5 0x0d0f00d4
#define XPB_cri1_peripheral_performance_analyzer_Capture6 0x0d0f00d8
#define XPB_cri1_peripheral_performance_analyzer_Capture7 0x0d0f00dc
#define XPB_cri1_peripheral_performance_analyzer_PerformanceCounter0 0x0d0f00e0
#define XPB_cri1_peripheral_performance_analyzer_PerformanceCounter1 0x0d0f00e4
#define XPB_cri1_peripheral_performance_analyzer_PerformanceCounter2 0x0d0f00e8
#define XPB_cri1_peripheral_performance_analyzer_PerformanceCounter3 0x0d0f00ec
#define XPB_cri1_crypto_cif_CIFErrFrst1 0x0d110010
#define XPB_cri1_crypto_cif_CIFErrFrst2 0x0d110014
#define XPB_cri1_crypto_cif_CIFErrFrst3 0x0d110018
#define XPB_cri1_crypto_cif_CIFErr1 0x0d110020
#define XPB_cri1_crypto_cif_CIFErr2 0x0d110024
#define XPB_cri1_crypto_cif_CIFErr3 0x0d110028
#define XPB_cri1_crypto_cif_CIFErrMask1 0x0d110030
#define XPB_cri1_crypto_cif_CIFErrMask2 0x0d110034
#define XPB_cri1_crypto_cif_CIFErrMask3 0x0d110038
#define XPB_cri1_crypto_cif_CIFErrClear1 0x0d110040
#define XPB_cri1_crypto_cif_CIFErrClear2 0x0d110044
#define XPB_cri1_crypto_cif_CIFErrClear3 0x0d110048
#define XPB_cri1_crypto_cif_CIFPerfSel 0x0d110050
#define XPB_cri1_crypto_cif_CIFDbgRdCtrl 0x0d110054
#define XPB_cri1_crypto_cif_CIFDbgRdAddr 0x0d110058
#define XPB_cri1_crypto_cif_CRYPT_assert_cfg 0x0d11005c
#define XPB_cri1_dsf_cpp_config_cif_DsfCppConfig 0x0d110064
#define XPB_cri1_dsf_cpp_config_cif_DsfCppAction 0x0d110068
#define XPB_cri1_crypto_bulk_BasicConfig 0x0d170000
#define XPB_cri1_crypto_bulk_PerfBusSel 0x0d170004
#define XPB_cri1_crypto_bulk_WtchDgTmrCnf 0x0d170008
#define XPB_cri1_crypto_bulk_ErrorReg 0x0d170010
#define XPB_cri1_crypto_bulk_WhsOnFrstErr 0x0d170014
#define XPB_cri1_crypto_bulk_ErrorMask 0x0d170018
#define XPB_cri1_crypto_bulk_ClkStopMask 0x0d17001c
#define XPB_cri1_crypto_bulk_TestMode 0x0d170020
#define XPB_cri1_crypto_bulkeng_crypt_0_ErrRegLo 0x0d180000
#define XPB_cri1_crypto_bulkeng_crypt_0_ErrRegHi 0x0d180004
#define XPB_cri1_crypto_bulkeng_crypt_0_WhosOnFrstLo 0x0d180008
#define XPB_cri1_crypto_bulkeng_crypt_0_WhosOnFrstHi 0x0d18000c
#define XPB_cri1_crypto_bulkeng_crypt_0_ErrMaskLo 0x0d180010
#define XPB_cri1_crypto_bulkeng_crypt_0_ErrMaskHi 0x0d180014
#define XPB_cri1_crypto_bulkeng_crypt_0_ClkStpMskLo 0x0d180018
#define XPB_cri1_crypto_bulkeng_crypt_0_ClkStpMskHi 0x0d18001c
#define XPB_cri1_crypto_bulkeng_crypt_0_TstMdErrInj 0x0d180020
#define XPB_cri1_crypto_bulkeng_crypt_1_ErrRegLo 0x0d190000
#define XPB_cri1_crypto_bulkeng_crypt_1_ErrRegHi 0x0d190004
#define XPB_cri1_crypto_bulkeng_crypt_1_WhosOnFrstLo 0x0d190008
#define XPB_cri1_crypto_bulkeng_crypt_1_WhosOnFrstHi 0x0d19000c
#define XPB_cri1_crypto_bulkeng_crypt_1_ErrMaskLo 0x0d190010
#define XPB_cri1_crypto_bulkeng_crypt_1_ErrMaskHi 0x0d190014
#define XPB_cri1_crypto_bulkeng_crypt_1_ClkStpMskLo 0x0d190018
#define XPB_cri1_crypto_bulkeng_crypt_1_ClkStpMskHi 0x0d19001c
#define XPB_cri1_crypto_bulkeng_crypt_1_TstMdErrInj 0x0d190020
#define XPB_cri1_crypto_bulkeng_crypt_2_ErrRegLo 0x0d1a0000
#define XPB_cri1_crypto_bulkeng_crypt_2_ErrRegHi 0x0d1a0004
#define XPB_cri1_crypto_bulkeng_crypt_2_WhosOnFrstLo 0x0d1a0008
#define XPB_cri1_crypto_bulkeng_crypt_2_WhosOnFrstHi 0x0d1a000c
#define XPB_cri1_crypto_bulkeng_crypt_2_ErrMaskLo 0x0d1a0010
#define XPB_cri1_crypto_bulkeng_crypt_2_ErrMaskHi 0x0d1a0014
#define XPB_cri1_crypto_bulkeng_crypt_2_ClkStpMskLo 0x0d1a0018
#define XPB_cri1_crypto_bulkeng_crypt_2_ClkStpMskHi 0x0d1a001c
#define XPB_cri1_crypto_bulkeng_crypt_2_TstMdErrInj 0x0d1a0020
#define XPB_cri1_crypto_bulkeng_crypt_3_ErrRegLo 0x0d1b0000
#define XPB_cri1_crypto_bulkeng_crypt_3_ErrRegHi 0x0d1b0004
#define XPB_cri1_crypto_bulkeng_crypt_3_WhosOnFrstLo 0x0d1b0008
#define XPB_cri1_crypto_bulkeng_crypt_3_WhosOnFrstHi 0x0d1b000c
#define XPB_cri1_crypto_bulkeng_crypt_3_ErrMaskLo 0x0d1b0010
#define XPB_cri1_crypto_bulkeng_crypt_3_ErrMaskHi 0x0d1b0014
#define XPB_cri1_crypto_bulkeng_crypt_3_ClkStpMskLo 0x0d1b0018
#define XPB_cri1_crypto_bulkeng_crypt_3_ClkStpMskHi 0x0d1b001c
#define XPB_cri1_crypto_bulkeng_crypt_3_TstMdErrInj 0x0d1b0020
#define XPB_cri1_crypto_bulkeng_crypt_4_ErrRegLo 0x0d1c0000
#define XPB_cri1_crypto_bulkeng_crypt_4_ErrRegHi 0x0d1c0004
#define XPB_cri1_crypto_bulkeng_crypt_4_WhosOnFrstLo 0x0d1c0008
#define XPB_cri1_crypto_bulkeng_crypt_4_WhosOnFrstHi 0x0d1c000c
#define XPB_cri1_crypto_bulkeng_crypt_4_ErrMaskLo 0x0d1c0010
#define XPB_cri1_crypto_bulkeng_crypt_4_ErrMaskHi 0x0d1c0014
#define XPB_cri1_crypto_bulkeng_crypt_4_ClkStpMskLo 0x0d1c0018
#define XPB_cri1_crypto_bulkeng_crypt_4_ClkStpMskHi 0x0d1c001c
#define XPB_cri1_crypto_bulkeng_crypt_4_TstMdErrInj 0x0d1c0020
#define XPB_cri1_crypto_bulkeng_crypt_5_ErrRegLo 0x0d1d0000
#define XPB_cri1_crypto_bulkeng_crypt_5_ErrRegHi 0x0d1d0004
#define XPB_cri1_crypto_bulkeng_crypt_5_WhosOnFrstLo 0x0d1d0008
#define XPB_cri1_crypto_bulkeng_crypt_5_WhosOnFrstHi 0x0d1d000c
#define XPB_cri1_crypto_bulkeng_crypt_5_ErrMaskLo 0x0d1d0010
#define XPB_cri1_crypto_bulkeng_crypt_5_ErrMaskHi 0x0d1d0014
#define XPB_cri1_crypto_bulkeng_crypt_5_ClkStpMskLo 0x0d1d0018
#define XPB_cri1_crypto_bulkeng_crypt_5_ClkStpMskHi 0x0d1d001c
#define XPB_cri1_crypto_bulkeng_crypt_5_TstMdErrInj 0x0d1d0020
#define XPB_mei0_mu_packet_engine_MUPEMemConfig 0x20070000
#define XPB_mei0_mu_packet_engine_MUPEWQConfig 0x20070004
#define XPB_mei0_mu_packet_engine_MUPECredits0 0x20070008
#define XPB_mei0_mu_packet_engine_MUPECredits1 0x2007000c
#define XPB_mei0_mu_packet_engine_MUPECredits2 0x20070010
#define XPB_mei0_mu_packet_engine_MUPECredits3 0x20070014
#define XPB_mei0_mu_packet_engine_MUPELBConfig 0x20070020
#define XPB_mei0_mu_packet_engine_MUPEMstrCmdSwCL 0x20070040
#define XPB_mei0_mu_packet_engine_MUPEMstrPullDataSwCL0 0x20070044
#define XPB_mei0_mu_packet_engine_MUPEMstrPullDataSwCL1 0x20070048
#define XPB_mei0_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x2007004c
#define XPB_mei0_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x20070050
#define XPB_mei0_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x20070054
#define XPB_mei0_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x20070058
#define XPB_mei0_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x2007005c
#define XPB_mei0_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x20070060
#define XPB_mei0_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x20070064
#define XPB_mei0_mu_packet_engine_MUPEActivePacketCount 0x20070400
#define XPB_mei0_mu_packet_engine_MUPEPeakPacketCount 0x20070404
#define XPB_mei0_mu_packet_engine_MUPEConfig 0x20070800
#define XPB_mei0_mu_packet_engine_MUPEAction 0x20070804
#define XPB_mei0_mu_packet_engine_MUPEThrottleMask0 0x20070808
#define XPB_mei0_mu_packet_engine_MUPEThrottleMask1 0x2007080c
#define XPB_mei0_mu_misc_engine_XpbErrConfig 0x20080000
#define XPB_mei0_mu_misc_engine_XpbTOErrStat 0x20080004
#define XPB_mei0_mu_misc_engine_XpbWrErrStat 0x20080008
#define XPB_mei0_mu_misc_engine_SwCreditLimit 0x2008000c
#define XPB_mei0_credit_tracker_config_CreditThrottle 0x20080010
#define XPB_mei0_mu_misc_engine_Ring_0_Base 0x20080100
#define XPB_mei0_mu_misc_engine_Ring_0_Head 0x20080104
#define XPB_mei0_mu_misc_engine_Ring_0_Tail 0x20080108
#define XPB_mei0_mu_misc_engine_Ring_1_Base 0x20080110
#define XPB_mei0_mu_misc_engine_Ring_1_Head 0x20080114
#define XPB_mei0_mu_misc_engine_Ring_1_Tail 0x20080118
#define XPB_mei0_mu_misc_engine_Ring_2_Base 0x20080120
#define XPB_mei0_mu_misc_engine_Ring_2_Head 0x20080124
#define XPB_mei0_mu_misc_engine_Ring_2_Tail 0x20080128
#define XPB_mei0_mu_misc_engine_Ring_3_Base 0x20080130
#define XPB_mei0_mu_misc_engine_Ring_3_Head 0x20080134
#define XPB_mei0_mu_misc_engine_Ring_3_Tail 0x20080138
#define XPB_mei0_mu_misc_engine_Ring_4_Base 0x20080140
#define XPB_mei0_mu_misc_engine_Ring_4_Head 0x20080144
#define XPB_mei0_mu_misc_engine_Ring_4_Tail 0x20080148
#define XPB_mei0_mu_misc_engine_Ring_5_Base 0x20080150
#define XPB_mei0_mu_misc_engine_Ring_5_Head 0x20080154
#define XPB_mei0_mu_misc_engine_Ring_5_Tail 0x20080158
#define XPB_mei0_mu_misc_engine_Ring_6_Base 0x20080160
#define XPB_mei0_mu_misc_engine_Ring_6_Head 0x20080164
#define XPB_mei0_mu_misc_engine_Ring_6_Tail 0x20080168
#define XPB_mei0_mu_misc_engine_Ring_7_Base 0x20080170
#define XPB_mei0_mu_misc_engine_Ring_7_Head 0x20080174
#define XPB_mei0_mu_misc_engine_Ring_7_Tail 0x20080178
#define XPB_mei0_mu_misc_engine_Ring_8_Base 0x20080180
#define XPB_mei0_mu_misc_engine_Ring_8_Head 0x20080184
#define XPB_mei0_mu_misc_engine_Ring_8_Tail 0x20080188
#define XPB_mei0_mu_misc_engine_Ring_9_Base 0x20080190
#define XPB_mei0_mu_misc_engine_Ring_9_Head 0x20080194
#define XPB_mei0_mu_misc_engine_Ring_9_Tail 0x20080198
#define XPB_mei0_mu_misc_engine_Ring_10_Base 0x200801a0
#define XPB_mei0_mu_misc_engine_Ring_10_Head 0x200801a4
#define XPB_mei0_mu_misc_engine_Ring_10_Tail 0x200801a8
#define XPB_mei0_mu_misc_engine_Ring_11_Base 0x200801b0
#define XPB_mei0_mu_misc_engine_Ring_11_Head 0x200801b4
#define XPB_mei0_mu_misc_engine_Ring_11_Tail 0x200801b8
#define XPB_mei0_mu_misc_engine_Ring_12_Base 0x200801c0
#define XPB_mei0_mu_misc_engine_Ring_12_Head 0x200801c4
#define XPB_mei0_mu_misc_engine_Ring_12_Tail 0x200801c8
#define XPB_mei0_mu_misc_engine_Ring_13_Base 0x200801d0
#define XPB_mei0_mu_misc_engine_Ring_13_Head 0x200801d4
#define XPB_mei0_mu_misc_engine_Ring_13_Tail 0x200801d8
#define XPB_mei0_mu_misc_engine_Ring_14_Base 0x200801e0
#define XPB_mei0_mu_misc_engine_Ring_14_Head 0x200801e4
#define XPB_mei0_mu_misc_engine_Ring_14_Tail 0x200801e8
#define XPB_mei0_mu_misc_engine_Ring_15_Base 0x200801f0
#define XPB_mei0_mu_misc_engine_Ring_15_Head 0x200801f4
#define XPB_mei0_mu_misc_engine_Ring_15_Tail 0x200801f8
#define XPB_mei0_island_master_bridge_Target0AddressModeCfg 0x200a0000
#define XPB_mei0_island_master_bridge_Target1AddressModeCfg 0x200a0004
#define XPB_mei0_island_master_bridge_Target2AddressModeCfg 0x200a0008
#define XPB_mei0_island_master_bridge_Target3AddressModeCfg 0x200a000c
#define XPB_mei0_island_master_bridge_Target4AddressModeCfg 0x200a0010
#define XPB_mei0_island_master_bridge_Target5AddressModeCfg 0x200a0014
#define XPB_mei0_island_master_bridge_Target6AddressModeCfg 0x200a0018
#define XPB_mei0_island_master_bridge_Target7AddressModeCfg 0x200a001c
#define XPB_mei0_island_master_bridge_Target8AddressModeCfg 0x200a0020
#define XPB_mei0_island_master_bridge_Target9AddressModeCfg 0x200a0024
#define XPB_mei0_island_master_bridge_Target10AddressModeCfg 0x200a0028
#define XPB_mei0_island_master_bridge_Target11AddressModeCfg 0x200a002c
#define XPB_mei0_island_master_bridge_Target12AddressModeCfg 0x200a0030
#define XPB_mei0_island_master_bridge_Target13AddressModeCfg 0x200a0034
#define XPB_mei0_island_master_bridge_Target14AddressModeCfg 0x200a0038
#define XPB_mei0_island_master_bridge_Target15AddressModeCfg 0x200a003c
#define XPB_mei0_island_master_bridge_IslandConfigurationClassA 0x200a0040
#define XPB_mei0_island_master_bridge_ImbSmPushBusCfg 0x200a0044
#define XPB_mei0_island_master_bridge_ImbPullDaBusCfg 0x200a0048
#define XPB_mei0_island_master_bridge_ImbCmdArbitrationCfg 0x200a004c
#define XPB_mei0_island_master_bridge_ImbIslandIdCfg 0x200a0050
#define XPB_mei0_island_master_bridge_CmdCreditTrackers 0x200a0054
#define XPB_mei0_island_master_bridge_DsfDataCreditTrackers 0x200a0058
#define XPB_mei0_island_master_bridge_PushMstCreditTrackers 0x200a005c
#define XPB_mei0_island_master_bridge_DsfPullidCreditTrackers 0x200a0060
#define XPB_mei0_island_master_bridge_PullidMstCreditTrackers 0x200a0064
#define XPB_mei0_island_master_bridge_PullDaTgtCreditTrackers 0x200a0068
#define XPB_mei0_peripheral_interrupt_manager_Status 0x200b0000
#define XPB_mei0_peripheral_interrupt_manager_IntStatusLow 0x200b0008
#define XPB_mei0_peripheral_interrupt_manager_IntStatusMid 0x200b0010
#define XPB_mei0_peripheral_interrupt_manager_IntStatusHigh 0x200b0018
#define XPB_mei0_peripheral_interrupt_manager_StatusEventConfig0 0x200b0028
#define XPB_mei0_peripheral_interrupt_manager_StatusEventConfig1 0x200b002c
#define XPB_mei0_peripheral_interrupt_manager_EventOut 0x200b0030
#define XPB_mei0_peripheral_interrupt_manager_CaptureTimerStatus 0x200b0038
#define XPB_mei0_peripheral_interrupt_manager_CaptureTimerValue 0x200b003c
#define XPB_mei0_perf_mux_config_PerformanceAnalyzerControl 0x200b0040
#define XPB_mei0_assertions_AssertionsConfig 0x200b0044
#define XPB_mei0_credit_tracker_config_CreditThrottleConfig 0x200b0048
#define XPB_mei0_credit_tracker_config_CreditThrottleAction 0x200b004c
#define XPB_mei0_dsf_cpp_config_DsfCppConfig 0x200b0050
#define XPB_mei0_dsf_cpp_config_DsfCppAction 0x200b0054
#define XPB_mei0_peripheral_trng_AsyncRing 0x200c0000
#define XPB_mei0_peripheral_trng_AsyncTest 0x200c0004
#define XPB_mei0_peripheral_trng_AsyncConfig 0x200c0010
#define XPB_mei0_peripheral_performance_analyzer_Configuration 0x200f0000
#define XPB_mei0_peripheral_performance_analyzer_Timer 0x200f0008
#define XPB_mei0_peripheral_performance_analyzer_FifoControl 0x200f0010
#define XPB_mei0_peripheral_performance_analyzer_FifoData 0x200f0014
#define XPB_mei0_peripheral_performance_analyzer_TriggerFSMStatus 0x200f0018
#define XPB_mei0_peripheral_performance_analyzer_TriggerFSMControl 0x200f001c
#define XPB_mei0_peripheral_performance_analyzer_TriggerRestartCounter0 0x200f0020
#define XPB_mei0_peripheral_performance_analyzer_TriggerRestartCounter1 0x200f0024
#define XPB_mei0_peripheral_performance_analyzer_TriggerCounter0 0x200f0028
#define XPB_mei0_peripheral_performance_analyzer_TriggerCounter1 0x200f002c
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare0 0x200f0040
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare1 0x200f0044
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare2 0x200f0048
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare3 0x200f004c
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare4 0x200f0050
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare5 0x200f0054
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare6 0x200f0058
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare7 0x200f005c
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare8 0x200f0060
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare9 0x200f0064
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare10 0x200f0068
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare11 0x200f006c
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare12 0x200f0070
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare13 0x200f0074
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare14 0x200f0078
#define XPB_mei0_peripheral_performance_analyzer_MaskCompare15 0x200f007c
#define XPB_mei0_peripheral_performance_analyzer_TriggerState0Config0 0x200f0080
#define XPB_mei0_peripheral_performance_analyzer_TriggerState0Config1 0x200f0084
#define XPB_mei0_peripheral_performance_analyzer_TriggerState1Config0 0x200f0088
#define XPB_mei0_peripheral_performance_analyzer_TriggerState1Config1 0x200f008c
#define XPB_mei0_peripheral_performance_analyzer_TriggerState2Config0 0x200f0090
#define XPB_mei0_peripheral_performance_analyzer_TriggerState2Config1 0x200f0094
#define XPB_mei0_peripheral_performance_analyzer_TriggerState3Config0 0x200f0098
#define XPB_mei0_peripheral_performance_analyzer_TriggerState3Config1 0x200f009c
#define XPB_mei0_peripheral_performance_analyzer_TriggerState4Config0 0x200f00a0
#define XPB_mei0_peripheral_performance_analyzer_TriggerState4Config1 0x200f00a4
#define XPB_mei0_peripheral_performance_analyzer_TriggerState5Config0 0x200f00a8
#define XPB_mei0_peripheral_performance_analyzer_TriggerState5Config1 0x200f00ac
#define XPB_mei0_peripheral_performance_analyzer_TriggerState6Config0 0x200f00b0
#define XPB_mei0_peripheral_performance_analyzer_TriggerState6Config1 0x200f00b4
#define XPB_mei0_peripheral_performance_analyzer_TriggerState7Config0 0x200f00b8
#define XPB_mei0_peripheral_performance_analyzer_TriggerState7Config1 0x200f00bc
#define XPB_mei0_peripheral_performance_analyzer_Capture0 0x200f00c0
#define XPB_mei0_peripheral_performance_analyzer_Capture1 0x200f00c4
#define XPB_mei0_peripheral_performance_analyzer_Capture2 0x200f00c8
#define XPB_mei0_peripheral_performance_analyzer_Capture3 0x200f00cc
#define XPB_mei0_peripheral_performance_analyzer_Capture4 0x200f00d0
#define XPB_mei0_peripheral_performance_analyzer_Capture5 0x200f00d4
#define XPB_mei0_peripheral_performance_analyzer_Capture6 0x200f00d8
#define XPB_mei0_peripheral_performance_analyzer_Capture7 0x200f00dc
#define XPB_mei0_peripheral_performance_analyzer_PerformanceCounter0 0x200f00e0
#define XPB_mei0_peripheral_performance_analyzer_PerformanceCounter1 0x200f00e4
#define XPB_mei0_peripheral_performance_analyzer_PerformanceCounter2 0x200f00e8
#define XPB_mei0_peripheral_performance_analyzer_PerformanceCounter3 0x200f00ec
#define XPB_mei1_mu_packet_engine_MUPEMemConfig 0x21070000
#define XPB_mei1_mu_packet_engine_MUPEWQConfig 0x21070004
#define XPB_mei1_mu_packet_engine_MUPECredits0 0x21070008
#define XPB_mei1_mu_packet_engine_MUPECredits1 0x2107000c
#define XPB_mei1_mu_packet_engine_MUPECredits2 0x21070010
#define XPB_mei1_mu_packet_engine_MUPECredits3 0x21070014
#define XPB_mei1_mu_packet_engine_MUPELBConfig 0x21070020
#define XPB_mei1_mu_packet_engine_MUPEMstrCmdSwCL 0x21070040
#define XPB_mei1_mu_packet_engine_MUPEMstrPullDataSwCL0 0x21070044
#define XPB_mei1_mu_packet_engine_MUPEMstrPullDataSwCL1 0x21070048
#define XPB_mei1_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x2107004c
#define XPB_mei1_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x21070050
#define XPB_mei1_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x21070054
#define XPB_mei1_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x21070058
#define XPB_mei1_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x2107005c
#define XPB_mei1_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x21070060
#define XPB_mei1_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x21070064
#define XPB_mei1_mu_packet_engine_MUPEActivePacketCount 0x21070400
#define XPB_mei1_mu_packet_engine_MUPEPeakPacketCount 0x21070404
#define XPB_mei1_mu_packet_engine_MUPEConfig 0x21070800
#define XPB_mei1_mu_packet_engine_MUPEAction 0x21070804
#define XPB_mei1_mu_packet_engine_MUPEThrottleMask0 0x21070808
#define XPB_mei1_mu_packet_engine_MUPEThrottleMask1 0x2107080c
#define XPB_mei1_mu_misc_engine_XpbErrConfig 0x21080000
#define XPB_mei1_mu_misc_engine_XpbTOErrStat 0x21080004
#define XPB_mei1_mu_misc_engine_XpbWrErrStat 0x21080008
#define XPB_mei1_mu_misc_engine_SwCreditLimit 0x2108000c
#define XPB_mei1_credit_tracker_config_CreditThrottle 0x21080010
#define XPB_mei1_mu_misc_engine_Ring_0_Base 0x21080100
#define XPB_mei1_mu_misc_engine_Ring_0_Head 0x21080104
#define XPB_mei1_mu_misc_engine_Ring_0_Tail 0x21080108
#define XPB_mei1_mu_misc_engine_Ring_1_Base 0x21080110
#define XPB_mei1_mu_misc_engine_Ring_1_Head 0x21080114
#define XPB_mei1_mu_misc_engine_Ring_1_Tail 0x21080118
#define XPB_mei1_mu_misc_engine_Ring_2_Base 0x21080120
#define XPB_mei1_mu_misc_engine_Ring_2_Head 0x21080124
#define XPB_mei1_mu_misc_engine_Ring_2_Tail 0x21080128
#define XPB_mei1_mu_misc_engine_Ring_3_Base 0x21080130
#define XPB_mei1_mu_misc_engine_Ring_3_Head 0x21080134
#define XPB_mei1_mu_misc_engine_Ring_3_Tail 0x21080138
#define XPB_mei1_mu_misc_engine_Ring_4_Base 0x21080140
#define XPB_mei1_mu_misc_engine_Ring_4_Head 0x21080144
#define XPB_mei1_mu_misc_engine_Ring_4_Tail 0x21080148
#define XPB_mei1_mu_misc_engine_Ring_5_Base 0x21080150
#define XPB_mei1_mu_misc_engine_Ring_5_Head 0x21080154
#define XPB_mei1_mu_misc_engine_Ring_5_Tail 0x21080158
#define XPB_mei1_mu_misc_engine_Ring_6_Base 0x21080160
#define XPB_mei1_mu_misc_engine_Ring_6_Head 0x21080164
#define XPB_mei1_mu_misc_engine_Ring_6_Tail 0x21080168
#define XPB_mei1_mu_misc_engine_Ring_7_Base 0x21080170
#define XPB_mei1_mu_misc_engine_Ring_7_Head 0x21080174
#define XPB_mei1_mu_misc_engine_Ring_7_Tail 0x21080178
#define XPB_mei1_mu_misc_engine_Ring_8_Base 0x21080180
#define XPB_mei1_mu_misc_engine_Ring_8_Head 0x21080184
#define XPB_mei1_mu_misc_engine_Ring_8_Tail 0x21080188
#define XPB_mei1_mu_misc_engine_Ring_9_Base 0x21080190
#define XPB_mei1_mu_misc_engine_Ring_9_Head 0x21080194
#define XPB_mei1_mu_misc_engine_Ring_9_Tail 0x21080198
#define XPB_mei1_mu_misc_engine_Ring_10_Base 0x210801a0
#define XPB_mei1_mu_misc_engine_Ring_10_Head 0x210801a4
#define XPB_mei1_mu_misc_engine_Ring_10_Tail 0x210801a8
#define XPB_mei1_mu_misc_engine_Ring_11_Base 0x210801b0
#define XPB_mei1_mu_misc_engine_Ring_11_Head 0x210801b4
#define XPB_mei1_mu_misc_engine_Ring_11_Tail 0x210801b8
#define XPB_mei1_mu_misc_engine_Ring_12_Base 0x210801c0
#define XPB_mei1_mu_misc_engine_Ring_12_Head 0x210801c4
#define XPB_mei1_mu_misc_engine_Ring_12_Tail 0x210801c8
#define XPB_mei1_mu_misc_engine_Ring_13_Base 0x210801d0
#define XPB_mei1_mu_misc_engine_Ring_13_Head 0x210801d4
#define XPB_mei1_mu_misc_engine_Ring_13_Tail 0x210801d8
#define XPB_mei1_mu_misc_engine_Ring_14_Base 0x210801e0
#define XPB_mei1_mu_misc_engine_Ring_14_Head 0x210801e4
#define XPB_mei1_mu_misc_engine_Ring_14_Tail 0x210801e8
#define XPB_mei1_mu_misc_engine_Ring_15_Base 0x210801f0
#define XPB_mei1_mu_misc_engine_Ring_15_Head 0x210801f4
#define XPB_mei1_mu_misc_engine_Ring_15_Tail 0x210801f8
#define XPB_mei1_island_master_bridge_Target0AddressModeCfg 0x210a0000
#define XPB_mei1_island_master_bridge_Target1AddressModeCfg 0x210a0004
#define XPB_mei1_island_master_bridge_Target2AddressModeCfg 0x210a0008
#define XPB_mei1_island_master_bridge_Target3AddressModeCfg 0x210a000c
#define XPB_mei1_island_master_bridge_Target4AddressModeCfg 0x210a0010
#define XPB_mei1_island_master_bridge_Target5AddressModeCfg 0x210a0014
#define XPB_mei1_island_master_bridge_Target6AddressModeCfg 0x210a0018
#define XPB_mei1_island_master_bridge_Target7AddressModeCfg 0x210a001c
#define XPB_mei1_island_master_bridge_Target8AddressModeCfg 0x210a0020
#define XPB_mei1_island_master_bridge_Target9AddressModeCfg 0x210a0024
#define XPB_mei1_island_master_bridge_Target10AddressModeCfg 0x210a0028
#define XPB_mei1_island_master_bridge_Target11AddressModeCfg 0x210a002c
#define XPB_mei1_island_master_bridge_Target12AddressModeCfg 0x210a0030
#define XPB_mei1_island_master_bridge_Target13AddressModeCfg 0x210a0034
#define XPB_mei1_island_master_bridge_Target14AddressModeCfg 0x210a0038
#define XPB_mei1_island_master_bridge_Target15AddressModeCfg 0x210a003c
#define XPB_mei1_island_master_bridge_IslandConfigurationClassA 0x210a0040
#define XPB_mei1_island_master_bridge_ImbSmPushBusCfg 0x210a0044
#define XPB_mei1_island_master_bridge_ImbPullDaBusCfg 0x210a0048
#define XPB_mei1_island_master_bridge_ImbCmdArbitrationCfg 0x210a004c
#define XPB_mei1_island_master_bridge_ImbIslandIdCfg 0x210a0050
#define XPB_mei1_island_master_bridge_CmdCreditTrackers 0x210a0054
#define XPB_mei1_island_master_bridge_DsfDataCreditTrackers 0x210a0058
#define XPB_mei1_island_master_bridge_PushMstCreditTrackers 0x210a005c
#define XPB_mei1_island_master_bridge_DsfPullidCreditTrackers 0x210a0060
#define XPB_mei1_island_master_bridge_PullidMstCreditTrackers 0x210a0064
#define XPB_mei1_island_master_bridge_PullDaTgtCreditTrackers 0x210a0068
#define XPB_mei1_peripheral_interrupt_manager_Status 0x210b0000
#define XPB_mei1_peripheral_interrupt_manager_IntStatusLow 0x210b0008
#define XPB_mei1_peripheral_interrupt_manager_IntStatusMid 0x210b0010
#define XPB_mei1_peripheral_interrupt_manager_IntStatusHigh 0x210b0018
#define XPB_mei1_peripheral_interrupt_manager_StatusEventConfig0 0x210b0028
#define XPB_mei1_peripheral_interrupt_manager_StatusEventConfig1 0x210b002c
#define XPB_mei1_peripheral_interrupt_manager_EventOut 0x210b0030
#define XPB_mei1_peripheral_interrupt_manager_CaptureTimerStatus 0x210b0038
#define XPB_mei1_peripheral_interrupt_manager_CaptureTimerValue 0x210b003c
#define XPB_mei1_perf_mux_config_PerformanceAnalyzerControl 0x210b0040
#define XPB_mei1_assertions_AssertionsConfig 0x210b0044
#define XPB_mei1_credit_tracker_config_CreditThrottleConfig 0x210b0048
#define XPB_mei1_credit_tracker_config_CreditThrottleAction 0x210b004c
#define XPB_mei1_dsf_cpp_config_DsfCppConfig 0x210b0050
#define XPB_mei1_dsf_cpp_config_DsfCppAction 0x210b0054
#define XPB_mei1_peripheral_trng_AsyncRing 0x210c0000
#define XPB_mei1_peripheral_trng_AsyncTest 0x210c0004
#define XPB_mei1_peripheral_trng_AsyncConfig 0x210c0010
#define XPB_mei1_peripheral_performance_analyzer_Configuration 0x210f0000
#define XPB_mei1_peripheral_performance_analyzer_Timer 0x210f0008
#define XPB_mei1_peripheral_performance_analyzer_FifoControl 0x210f0010
#define XPB_mei1_peripheral_performance_analyzer_FifoData 0x210f0014
#define XPB_mei1_peripheral_performance_analyzer_TriggerFSMStatus 0x210f0018
#define XPB_mei1_peripheral_performance_analyzer_TriggerFSMControl 0x210f001c
#define XPB_mei1_peripheral_performance_analyzer_TriggerRestartCounter0 0x210f0020
#define XPB_mei1_peripheral_performance_analyzer_TriggerRestartCounter1 0x210f0024
#define XPB_mei1_peripheral_performance_analyzer_TriggerCounter0 0x210f0028
#define XPB_mei1_peripheral_performance_analyzer_TriggerCounter1 0x210f002c
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare0 0x210f0040
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare1 0x210f0044
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare2 0x210f0048
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare3 0x210f004c
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare4 0x210f0050
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare5 0x210f0054
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare6 0x210f0058
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare7 0x210f005c
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare8 0x210f0060
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare9 0x210f0064
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare10 0x210f0068
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare11 0x210f006c
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare12 0x210f0070
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare13 0x210f0074
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare14 0x210f0078
#define XPB_mei1_peripheral_performance_analyzer_MaskCompare15 0x210f007c
#define XPB_mei1_peripheral_performance_analyzer_TriggerState0Config0 0x210f0080
#define XPB_mei1_peripheral_performance_analyzer_TriggerState0Config1 0x210f0084
#define XPB_mei1_peripheral_performance_analyzer_TriggerState1Config0 0x210f0088
#define XPB_mei1_peripheral_performance_analyzer_TriggerState1Config1 0x210f008c
#define XPB_mei1_peripheral_performance_analyzer_TriggerState2Config0 0x210f0090
#define XPB_mei1_peripheral_performance_analyzer_TriggerState2Config1 0x210f0094
#define XPB_mei1_peripheral_performance_analyzer_TriggerState3Config0 0x210f0098
#define XPB_mei1_peripheral_performance_analyzer_TriggerState3Config1 0x210f009c
#define XPB_mei1_peripheral_performance_analyzer_TriggerState4Config0 0x210f00a0
#define XPB_mei1_peripheral_performance_analyzer_TriggerState4Config1 0x210f00a4
#define XPB_mei1_peripheral_performance_analyzer_TriggerState5Config0 0x210f00a8
#define XPB_mei1_peripheral_performance_analyzer_TriggerState5Config1 0x210f00ac
#define XPB_mei1_peripheral_performance_analyzer_TriggerState6Config0 0x210f00b0
#define XPB_mei1_peripheral_performance_analyzer_TriggerState6Config1 0x210f00b4
#define XPB_mei1_peripheral_performance_analyzer_TriggerState7Config0 0x210f00b8
#define XPB_mei1_peripheral_performance_analyzer_TriggerState7Config1 0x210f00bc
#define XPB_mei1_peripheral_performance_analyzer_Capture0 0x210f00c0
#define XPB_mei1_peripheral_performance_analyzer_Capture1 0x210f00c4
#define XPB_mei1_peripheral_performance_analyzer_Capture2 0x210f00c8
#define XPB_mei1_peripheral_performance_analyzer_Capture3 0x210f00cc
#define XPB_mei1_peripheral_performance_analyzer_Capture4 0x210f00d0
#define XPB_mei1_peripheral_performance_analyzer_Capture5 0x210f00d4
#define XPB_mei1_peripheral_performance_analyzer_Capture6 0x210f00d8
#define XPB_mei1_peripheral_performance_analyzer_Capture7 0x210f00dc
#define XPB_mei1_peripheral_performance_analyzer_PerformanceCounter0 0x210f00e0
#define XPB_mei1_peripheral_performance_analyzer_PerformanceCounter1 0x210f00e4
#define XPB_mei1_peripheral_performance_analyzer_PerformanceCounter2 0x210f00e8
#define XPB_mei1_peripheral_performance_analyzer_PerformanceCounter3 0x210f00ec
#define XPB_mei2_mu_packet_engine_MUPEMemConfig 0x22070000
#define XPB_mei2_mu_packet_engine_MUPEWQConfig 0x22070004
#define XPB_mei2_mu_packet_engine_MUPECredits0 0x22070008
#define XPB_mei2_mu_packet_engine_MUPECredits1 0x2207000c
#define XPB_mei2_mu_packet_engine_MUPECredits2 0x22070010
#define XPB_mei2_mu_packet_engine_MUPECredits3 0x22070014
#define XPB_mei2_mu_packet_engine_MUPELBConfig 0x22070020
#define XPB_mei2_mu_packet_engine_MUPEMstrCmdSwCL 0x22070040
#define XPB_mei2_mu_packet_engine_MUPEMstrPullDataSwCL0 0x22070044
#define XPB_mei2_mu_packet_engine_MUPEMstrPullDataSwCL1 0x22070048
#define XPB_mei2_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x2207004c
#define XPB_mei2_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x22070050
#define XPB_mei2_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x22070054
#define XPB_mei2_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x22070058
#define XPB_mei2_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x2207005c
#define XPB_mei2_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x22070060
#define XPB_mei2_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x22070064
#define XPB_mei2_mu_packet_engine_MUPEActivePacketCount 0x22070400
#define XPB_mei2_mu_packet_engine_MUPEPeakPacketCount 0x22070404
#define XPB_mei2_mu_packet_engine_MUPEConfig 0x22070800
#define XPB_mei2_mu_packet_engine_MUPEAction 0x22070804
#define XPB_mei2_mu_packet_engine_MUPEThrottleMask0 0x22070808
#define XPB_mei2_mu_packet_engine_MUPEThrottleMask1 0x2207080c
#define XPB_mei2_mu_misc_engine_XpbErrConfig 0x22080000
#define XPB_mei2_mu_misc_engine_XpbTOErrStat 0x22080004
#define XPB_mei2_mu_misc_engine_XpbWrErrStat 0x22080008
#define XPB_mei2_mu_misc_engine_SwCreditLimit 0x2208000c
#define XPB_mei2_credit_tracker_config_CreditThrottle 0x22080010
#define XPB_mei2_mu_misc_engine_Ring_0_Base 0x22080100
#define XPB_mei2_mu_misc_engine_Ring_0_Head 0x22080104
#define XPB_mei2_mu_misc_engine_Ring_0_Tail 0x22080108
#define XPB_mei2_mu_misc_engine_Ring_1_Base 0x22080110
#define XPB_mei2_mu_misc_engine_Ring_1_Head 0x22080114
#define XPB_mei2_mu_misc_engine_Ring_1_Tail 0x22080118
#define XPB_mei2_mu_misc_engine_Ring_2_Base 0x22080120
#define XPB_mei2_mu_misc_engine_Ring_2_Head 0x22080124
#define XPB_mei2_mu_misc_engine_Ring_2_Tail 0x22080128
#define XPB_mei2_mu_misc_engine_Ring_3_Base 0x22080130
#define XPB_mei2_mu_misc_engine_Ring_3_Head 0x22080134
#define XPB_mei2_mu_misc_engine_Ring_3_Tail 0x22080138
#define XPB_mei2_mu_misc_engine_Ring_4_Base 0x22080140
#define XPB_mei2_mu_misc_engine_Ring_4_Head 0x22080144
#define XPB_mei2_mu_misc_engine_Ring_4_Tail 0x22080148
#define XPB_mei2_mu_misc_engine_Ring_5_Base 0x22080150
#define XPB_mei2_mu_misc_engine_Ring_5_Head 0x22080154
#define XPB_mei2_mu_misc_engine_Ring_5_Tail 0x22080158
#define XPB_mei2_mu_misc_engine_Ring_6_Base 0x22080160
#define XPB_mei2_mu_misc_engine_Ring_6_Head 0x22080164
#define XPB_mei2_mu_misc_engine_Ring_6_Tail 0x22080168
#define XPB_mei2_mu_misc_engine_Ring_7_Base 0x22080170
#define XPB_mei2_mu_misc_engine_Ring_7_Head 0x22080174
#define XPB_mei2_mu_misc_engine_Ring_7_Tail 0x22080178
#define XPB_mei2_mu_misc_engine_Ring_8_Base 0x22080180
#define XPB_mei2_mu_misc_engine_Ring_8_Head 0x22080184
#define XPB_mei2_mu_misc_engine_Ring_8_Tail 0x22080188
#define XPB_mei2_mu_misc_engine_Ring_9_Base 0x22080190
#define XPB_mei2_mu_misc_engine_Ring_9_Head 0x22080194
#define XPB_mei2_mu_misc_engine_Ring_9_Tail 0x22080198
#define XPB_mei2_mu_misc_engine_Ring_10_Base 0x220801a0
#define XPB_mei2_mu_misc_engine_Ring_10_Head 0x220801a4
#define XPB_mei2_mu_misc_engine_Ring_10_Tail 0x220801a8
#define XPB_mei2_mu_misc_engine_Ring_11_Base 0x220801b0
#define XPB_mei2_mu_misc_engine_Ring_11_Head 0x220801b4
#define XPB_mei2_mu_misc_engine_Ring_11_Tail 0x220801b8
#define XPB_mei2_mu_misc_engine_Ring_12_Base 0x220801c0
#define XPB_mei2_mu_misc_engine_Ring_12_Head 0x220801c4
#define XPB_mei2_mu_misc_engine_Ring_12_Tail 0x220801c8
#define XPB_mei2_mu_misc_engine_Ring_13_Base 0x220801d0
#define XPB_mei2_mu_misc_engine_Ring_13_Head 0x220801d4
#define XPB_mei2_mu_misc_engine_Ring_13_Tail 0x220801d8
#define XPB_mei2_mu_misc_engine_Ring_14_Base 0x220801e0
#define XPB_mei2_mu_misc_engine_Ring_14_Head 0x220801e4
#define XPB_mei2_mu_misc_engine_Ring_14_Tail 0x220801e8
#define XPB_mei2_mu_misc_engine_Ring_15_Base 0x220801f0
#define XPB_mei2_mu_misc_engine_Ring_15_Head 0x220801f4
#define XPB_mei2_mu_misc_engine_Ring_15_Tail 0x220801f8
#define XPB_mei2_island_master_bridge_Target0AddressModeCfg 0x220a0000
#define XPB_mei2_island_master_bridge_Target1AddressModeCfg 0x220a0004
#define XPB_mei2_island_master_bridge_Target2AddressModeCfg 0x220a0008
#define XPB_mei2_island_master_bridge_Target3AddressModeCfg 0x220a000c
#define XPB_mei2_island_master_bridge_Target4AddressModeCfg 0x220a0010
#define XPB_mei2_island_master_bridge_Target5AddressModeCfg 0x220a0014
#define XPB_mei2_island_master_bridge_Target6AddressModeCfg 0x220a0018
#define XPB_mei2_island_master_bridge_Target7AddressModeCfg 0x220a001c
#define XPB_mei2_island_master_bridge_Target8AddressModeCfg 0x220a0020
#define XPB_mei2_island_master_bridge_Target9AddressModeCfg 0x220a0024
#define XPB_mei2_island_master_bridge_Target10AddressModeCfg 0x220a0028
#define XPB_mei2_island_master_bridge_Target11AddressModeCfg 0x220a002c
#define XPB_mei2_island_master_bridge_Target12AddressModeCfg 0x220a0030
#define XPB_mei2_island_master_bridge_Target13AddressModeCfg 0x220a0034
#define XPB_mei2_island_master_bridge_Target14AddressModeCfg 0x220a0038
#define XPB_mei2_island_master_bridge_Target15AddressModeCfg 0x220a003c
#define XPB_mei2_island_master_bridge_IslandConfigurationClassA 0x220a0040
#define XPB_mei2_island_master_bridge_ImbSmPushBusCfg 0x220a0044
#define XPB_mei2_island_master_bridge_ImbPullDaBusCfg 0x220a0048
#define XPB_mei2_island_master_bridge_ImbCmdArbitrationCfg 0x220a004c
#define XPB_mei2_island_master_bridge_ImbIslandIdCfg 0x220a0050
#define XPB_mei2_island_master_bridge_CmdCreditTrackers 0x220a0054
#define XPB_mei2_island_master_bridge_DsfDataCreditTrackers 0x220a0058
#define XPB_mei2_island_master_bridge_PushMstCreditTrackers 0x220a005c
#define XPB_mei2_island_master_bridge_DsfPullidCreditTrackers 0x220a0060
#define XPB_mei2_island_master_bridge_PullidMstCreditTrackers 0x220a0064
#define XPB_mei2_island_master_bridge_PullDaTgtCreditTrackers 0x220a0068
#define XPB_mei2_peripheral_interrupt_manager_Status 0x220b0000
#define XPB_mei2_peripheral_interrupt_manager_IntStatusLow 0x220b0008
#define XPB_mei2_peripheral_interrupt_manager_IntStatusMid 0x220b0010
#define XPB_mei2_peripheral_interrupt_manager_IntStatusHigh 0x220b0018
#define XPB_mei2_peripheral_interrupt_manager_StatusEventConfig0 0x220b0028
#define XPB_mei2_peripheral_interrupt_manager_StatusEventConfig1 0x220b002c
#define XPB_mei2_peripheral_interrupt_manager_EventOut 0x220b0030
#define XPB_mei2_peripheral_interrupt_manager_CaptureTimerStatus 0x220b0038
#define XPB_mei2_peripheral_interrupt_manager_CaptureTimerValue 0x220b003c
#define XPB_mei2_perf_mux_config_PerformanceAnalyzerControl 0x220b0040
#define XPB_mei2_assertions_AssertionsConfig 0x220b0044
#define XPB_mei2_credit_tracker_config_CreditThrottleConfig 0x220b0048
#define XPB_mei2_credit_tracker_config_CreditThrottleAction 0x220b004c
#define XPB_mei2_dsf_cpp_config_DsfCppConfig 0x220b0050
#define XPB_mei2_dsf_cpp_config_DsfCppAction 0x220b0054
#define XPB_mei2_peripheral_trng_AsyncRing 0x220c0000
#define XPB_mei2_peripheral_trng_AsyncTest 0x220c0004
#define XPB_mei2_peripheral_trng_AsyncConfig 0x220c0010
#define XPB_mei2_peripheral_performance_analyzer_Configuration 0x220f0000
#define XPB_mei2_peripheral_performance_analyzer_Timer 0x220f0008
#define XPB_mei2_peripheral_performance_analyzer_FifoControl 0x220f0010
#define XPB_mei2_peripheral_performance_analyzer_FifoData 0x220f0014
#define XPB_mei2_peripheral_performance_analyzer_TriggerFSMStatus 0x220f0018
#define XPB_mei2_peripheral_performance_analyzer_TriggerFSMControl 0x220f001c
#define XPB_mei2_peripheral_performance_analyzer_TriggerRestartCounter0 0x220f0020
#define XPB_mei2_peripheral_performance_analyzer_TriggerRestartCounter1 0x220f0024
#define XPB_mei2_peripheral_performance_analyzer_TriggerCounter0 0x220f0028
#define XPB_mei2_peripheral_performance_analyzer_TriggerCounter1 0x220f002c
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare0 0x220f0040
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare1 0x220f0044
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare2 0x220f0048
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare3 0x220f004c
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare4 0x220f0050
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare5 0x220f0054
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare6 0x220f0058
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare7 0x220f005c
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare8 0x220f0060
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare9 0x220f0064
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare10 0x220f0068
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare11 0x220f006c
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare12 0x220f0070
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare13 0x220f0074
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare14 0x220f0078
#define XPB_mei2_peripheral_performance_analyzer_MaskCompare15 0x220f007c
#define XPB_mei2_peripheral_performance_analyzer_TriggerState0Config0 0x220f0080
#define XPB_mei2_peripheral_performance_analyzer_TriggerState0Config1 0x220f0084
#define XPB_mei2_peripheral_performance_analyzer_TriggerState1Config0 0x220f0088
#define XPB_mei2_peripheral_performance_analyzer_TriggerState1Config1 0x220f008c
#define XPB_mei2_peripheral_performance_analyzer_TriggerState2Config0 0x220f0090
#define XPB_mei2_peripheral_performance_analyzer_TriggerState2Config1 0x220f0094
#define XPB_mei2_peripheral_performance_analyzer_TriggerState3Config0 0x220f0098
#define XPB_mei2_peripheral_performance_analyzer_TriggerState3Config1 0x220f009c
#define XPB_mei2_peripheral_performance_analyzer_TriggerState4Config0 0x220f00a0
#define XPB_mei2_peripheral_performance_analyzer_TriggerState4Config1 0x220f00a4
#define XPB_mei2_peripheral_performance_analyzer_TriggerState5Config0 0x220f00a8
#define XPB_mei2_peripheral_performance_analyzer_TriggerState5Config1 0x220f00ac
#define XPB_mei2_peripheral_performance_analyzer_TriggerState6Config0 0x220f00b0
#define XPB_mei2_peripheral_performance_analyzer_TriggerState6Config1 0x220f00b4
#define XPB_mei2_peripheral_performance_analyzer_TriggerState7Config0 0x220f00b8
#define XPB_mei2_peripheral_performance_analyzer_TriggerState7Config1 0x220f00bc
#define XPB_mei2_peripheral_performance_analyzer_Capture0 0x220f00c0
#define XPB_mei2_peripheral_performance_analyzer_Capture1 0x220f00c4
#define XPB_mei2_peripheral_performance_analyzer_Capture2 0x220f00c8
#define XPB_mei2_peripheral_performance_analyzer_Capture3 0x220f00cc
#define XPB_mei2_peripheral_performance_analyzer_Capture4 0x220f00d0
#define XPB_mei2_peripheral_performance_analyzer_Capture5 0x220f00d4
#define XPB_mei2_peripheral_performance_analyzer_Capture6 0x220f00d8
#define XPB_mei2_peripheral_performance_analyzer_Capture7 0x220f00dc
#define XPB_mei2_peripheral_performance_analyzer_PerformanceCounter0 0x220f00e0
#define XPB_mei2_peripheral_performance_analyzer_PerformanceCounter1 0x220f00e4
#define XPB_mei2_peripheral_performance_analyzer_PerformanceCounter2 0x220f00e8
#define XPB_mei2_peripheral_performance_analyzer_PerformanceCounter3 0x220f00ec
#define XPB_mei3_mu_packet_engine_MUPEMemConfig 0x23070000
#define XPB_mei3_mu_packet_engine_MUPEWQConfig 0x23070004
#define XPB_mei3_mu_packet_engine_MUPECredits0 0x23070008
#define XPB_mei3_mu_packet_engine_MUPECredits1 0x2307000c
#define XPB_mei3_mu_packet_engine_MUPECredits2 0x23070010
#define XPB_mei3_mu_packet_engine_MUPECredits3 0x23070014
#define XPB_mei3_mu_packet_engine_MUPELBConfig 0x23070020
#define XPB_mei3_mu_packet_engine_MUPEMstrCmdSwCL 0x23070040
#define XPB_mei3_mu_packet_engine_MUPEMstrPullDataSwCL0 0x23070044
#define XPB_mei3_mu_packet_engine_MUPEMstrPullDataSwCL1 0x23070048
#define XPB_mei3_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x2307004c
#define XPB_mei3_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x23070050
#define XPB_mei3_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x23070054
#define XPB_mei3_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x23070058
#define XPB_mei3_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x2307005c
#define XPB_mei3_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x23070060
#define XPB_mei3_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x23070064
#define XPB_mei3_mu_packet_engine_MUPEActivePacketCount 0x23070400
#define XPB_mei3_mu_packet_engine_MUPEPeakPacketCount 0x23070404
#define XPB_mei3_mu_packet_engine_MUPEConfig 0x23070800
#define XPB_mei3_mu_packet_engine_MUPEAction 0x23070804
#define XPB_mei3_mu_packet_engine_MUPEThrottleMask0 0x23070808
#define XPB_mei3_mu_packet_engine_MUPEThrottleMask1 0x2307080c
#define XPB_mei3_mu_misc_engine_XpbErrConfig 0x23080000
#define XPB_mei3_mu_misc_engine_XpbTOErrStat 0x23080004
#define XPB_mei3_mu_misc_engine_XpbWrErrStat 0x23080008
#define XPB_mei3_mu_misc_engine_SwCreditLimit 0x2308000c
#define XPB_mei3_credit_tracker_config_CreditThrottle 0x23080010
#define XPB_mei3_mu_misc_engine_Ring_0_Base 0x23080100
#define XPB_mei3_mu_misc_engine_Ring_0_Head 0x23080104
#define XPB_mei3_mu_misc_engine_Ring_0_Tail 0x23080108
#define XPB_mei3_mu_misc_engine_Ring_1_Base 0x23080110
#define XPB_mei3_mu_misc_engine_Ring_1_Head 0x23080114
#define XPB_mei3_mu_misc_engine_Ring_1_Tail 0x23080118
#define XPB_mei3_mu_misc_engine_Ring_2_Base 0x23080120
#define XPB_mei3_mu_misc_engine_Ring_2_Head 0x23080124
#define XPB_mei3_mu_misc_engine_Ring_2_Tail 0x23080128
#define XPB_mei3_mu_misc_engine_Ring_3_Base 0x23080130
#define XPB_mei3_mu_misc_engine_Ring_3_Head 0x23080134
#define XPB_mei3_mu_misc_engine_Ring_3_Tail 0x23080138
#define XPB_mei3_mu_misc_engine_Ring_4_Base 0x23080140
#define XPB_mei3_mu_misc_engine_Ring_4_Head 0x23080144
#define XPB_mei3_mu_misc_engine_Ring_4_Tail 0x23080148
#define XPB_mei3_mu_misc_engine_Ring_5_Base 0x23080150
#define XPB_mei3_mu_misc_engine_Ring_5_Head 0x23080154
#define XPB_mei3_mu_misc_engine_Ring_5_Tail 0x23080158
#define XPB_mei3_mu_misc_engine_Ring_6_Base 0x23080160
#define XPB_mei3_mu_misc_engine_Ring_6_Head 0x23080164
#define XPB_mei3_mu_misc_engine_Ring_6_Tail 0x23080168
#define XPB_mei3_mu_misc_engine_Ring_7_Base 0x23080170
#define XPB_mei3_mu_misc_engine_Ring_7_Head 0x23080174
#define XPB_mei3_mu_misc_engine_Ring_7_Tail 0x23080178
#define XPB_mei3_mu_misc_engine_Ring_8_Base 0x23080180
#define XPB_mei3_mu_misc_engine_Ring_8_Head 0x23080184
#define XPB_mei3_mu_misc_engine_Ring_8_Tail 0x23080188
#define XPB_mei3_mu_misc_engine_Ring_9_Base 0x23080190
#define XPB_mei3_mu_misc_engine_Ring_9_Head 0x23080194
#define XPB_mei3_mu_misc_engine_Ring_9_Tail 0x23080198
#define XPB_mei3_mu_misc_engine_Ring_10_Base 0x230801a0
#define XPB_mei3_mu_misc_engine_Ring_10_Head 0x230801a4
#define XPB_mei3_mu_misc_engine_Ring_10_Tail 0x230801a8
#define XPB_mei3_mu_misc_engine_Ring_11_Base 0x230801b0
#define XPB_mei3_mu_misc_engine_Ring_11_Head 0x230801b4
#define XPB_mei3_mu_misc_engine_Ring_11_Tail 0x230801b8
#define XPB_mei3_mu_misc_engine_Ring_12_Base 0x230801c0
#define XPB_mei3_mu_misc_engine_Ring_12_Head 0x230801c4
#define XPB_mei3_mu_misc_engine_Ring_12_Tail 0x230801c8
#define XPB_mei3_mu_misc_engine_Ring_13_Base 0x230801d0
#define XPB_mei3_mu_misc_engine_Ring_13_Head 0x230801d4
#define XPB_mei3_mu_misc_engine_Ring_13_Tail 0x230801d8
#define XPB_mei3_mu_misc_engine_Ring_14_Base 0x230801e0
#define XPB_mei3_mu_misc_engine_Ring_14_Head 0x230801e4
#define XPB_mei3_mu_misc_engine_Ring_14_Tail 0x230801e8
#define XPB_mei3_mu_misc_engine_Ring_15_Base 0x230801f0
#define XPB_mei3_mu_misc_engine_Ring_15_Head 0x230801f4
#define XPB_mei3_mu_misc_engine_Ring_15_Tail 0x230801f8
#define XPB_mei3_island_master_bridge_Target0AddressModeCfg 0x230a0000
#define XPB_mei3_island_master_bridge_Target1AddressModeCfg 0x230a0004
#define XPB_mei3_island_master_bridge_Target2AddressModeCfg 0x230a0008
#define XPB_mei3_island_master_bridge_Target3AddressModeCfg 0x230a000c
#define XPB_mei3_island_master_bridge_Target4AddressModeCfg 0x230a0010
#define XPB_mei3_island_master_bridge_Target5AddressModeCfg 0x230a0014
#define XPB_mei3_island_master_bridge_Target6AddressModeCfg 0x230a0018
#define XPB_mei3_island_master_bridge_Target7AddressModeCfg 0x230a001c
#define XPB_mei3_island_master_bridge_Target8AddressModeCfg 0x230a0020
#define XPB_mei3_island_master_bridge_Target9AddressModeCfg 0x230a0024
#define XPB_mei3_island_master_bridge_Target10AddressModeCfg 0x230a0028
#define XPB_mei3_island_master_bridge_Target11AddressModeCfg 0x230a002c
#define XPB_mei3_island_master_bridge_Target12AddressModeCfg 0x230a0030
#define XPB_mei3_island_master_bridge_Target13AddressModeCfg 0x230a0034
#define XPB_mei3_island_master_bridge_Target14AddressModeCfg 0x230a0038
#define XPB_mei3_island_master_bridge_Target15AddressModeCfg 0x230a003c
#define XPB_mei3_island_master_bridge_IslandConfigurationClassA 0x230a0040
#define XPB_mei3_island_master_bridge_ImbSmPushBusCfg 0x230a0044
#define XPB_mei3_island_master_bridge_ImbPullDaBusCfg 0x230a0048
#define XPB_mei3_island_master_bridge_ImbCmdArbitrationCfg 0x230a004c
#define XPB_mei3_island_master_bridge_ImbIslandIdCfg 0x230a0050
#define XPB_mei3_island_master_bridge_CmdCreditTrackers 0x230a0054
#define XPB_mei3_island_master_bridge_DsfDataCreditTrackers 0x230a0058
#define XPB_mei3_island_master_bridge_PushMstCreditTrackers 0x230a005c
#define XPB_mei3_island_master_bridge_DsfPullidCreditTrackers 0x230a0060
#define XPB_mei3_island_master_bridge_PullidMstCreditTrackers 0x230a0064
#define XPB_mei3_island_master_bridge_PullDaTgtCreditTrackers 0x230a0068
#define XPB_mei3_peripheral_interrupt_manager_Status 0x230b0000
#define XPB_mei3_peripheral_interrupt_manager_IntStatusLow 0x230b0008
#define XPB_mei3_peripheral_interrupt_manager_IntStatusMid 0x230b0010
#define XPB_mei3_peripheral_interrupt_manager_IntStatusHigh 0x230b0018
#define XPB_mei3_peripheral_interrupt_manager_StatusEventConfig0 0x230b0028
#define XPB_mei3_peripheral_interrupt_manager_StatusEventConfig1 0x230b002c
#define XPB_mei3_peripheral_interrupt_manager_EventOut 0x230b0030
#define XPB_mei3_peripheral_interrupt_manager_CaptureTimerStatus 0x230b0038
#define XPB_mei3_peripheral_interrupt_manager_CaptureTimerValue 0x230b003c
#define XPB_mei3_perf_mux_config_PerformanceAnalyzerControl 0x230b0040
#define XPB_mei3_assertions_AssertionsConfig 0x230b0044
#define XPB_mei3_credit_tracker_config_CreditThrottleConfig 0x230b0048
#define XPB_mei3_credit_tracker_config_CreditThrottleAction 0x230b004c
#define XPB_mei3_dsf_cpp_config_DsfCppConfig 0x230b0050
#define XPB_mei3_dsf_cpp_config_DsfCppAction 0x230b0054
#define XPB_mei3_peripheral_trng_AsyncRing 0x230c0000
#define XPB_mei3_peripheral_trng_AsyncTest 0x230c0004
#define XPB_mei3_peripheral_trng_AsyncConfig 0x230c0010
#define XPB_mei3_peripheral_performance_analyzer_Configuration 0x230f0000
#define XPB_mei3_peripheral_performance_analyzer_Timer 0x230f0008
#define XPB_mei3_peripheral_performance_analyzer_FifoControl 0x230f0010
#define XPB_mei3_peripheral_performance_analyzer_FifoData 0x230f0014
#define XPB_mei3_peripheral_performance_analyzer_TriggerFSMStatus 0x230f0018
#define XPB_mei3_peripheral_performance_analyzer_TriggerFSMControl 0x230f001c
#define XPB_mei3_peripheral_performance_analyzer_TriggerRestartCounter0 0x230f0020
#define XPB_mei3_peripheral_performance_analyzer_TriggerRestartCounter1 0x230f0024
#define XPB_mei3_peripheral_performance_analyzer_TriggerCounter0 0x230f0028
#define XPB_mei3_peripheral_performance_analyzer_TriggerCounter1 0x230f002c
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare0 0x230f0040
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare1 0x230f0044
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare2 0x230f0048
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare3 0x230f004c
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare4 0x230f0050
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare5 0x230f0054
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare6 0x230f0058
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare7 0x230f005c
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare8 0x230f0060
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare9 0x230f0064
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare10 0x230f0068
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare11 0x230f006c
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare12 0x230f0070
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare13 0x230f0074
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare14 0x230f0078
#define XPB_mei3_peripheral_performance_analyzer_MaskCompare15 0x230f007c
#define XPB_mei3_peripheral_performance_analyzer_TriggerState0Config0 0x230f0080
#define XPB_mei3_peripheral_performance_analyzer_TriggerState0Config1 0x230f0084
#define XPB_mei3_peripheral_performance_analyzer_TriggerState1Config0 0x230f0088
#define XPB_mei3_peripheral_performance_analyzer_TriggerState1Config1 0x230f008c
#define XPB_mei3_peripheral_performance_analyzer_TriggerState2Config0 0x230f0090
#define XPB_mei3_peripheral_performance_analyzer_TriggerState2Config1 0x230f0094
#define XPB_mei3_peripheral_performance_analyzer_TriggerState3Config0 0x230f0098
#define XPB_mei3_peripheral_performance_analyzer_TriggerState3Config1 0x230f009c
#define XPB_mei3_peripheral_performance_analyzer_TriggerState4Config0 0x230f00a0
#define XPB_mei3_peripheral_performance_analyzer_TriggerState4Config1 0x230f00a4
#define XPB_mei3_peripheral_performance_analyzer_TriggerState5Config0 0x230f00a8
#define XPB_mei3_peripheral_performance_analyzer_TriggerState5Config1 0x230f00ac
#define XPB_mei3_peripheral_performance_analyzer_TriggerState6Config0 0x230f00b0
#define XPB_mei3_peripheral_performance_analyzer_TriggerState6Config1 0x230f00b4
#define XPB_mei3_peripheral_performance_analyzer_TriggerState7Config0 0x230f00b8
#define XPB_mei3_peripheral_performance_analyzer_TriggerState7Config1 0x230f00bc
#define XPB_mei3_peripheral_performance_analyzer_Capture0 0x230f00c0
#define XPB_mei3_peripheral_performance_analyzer_Capture1 0x230f00c4
#define XPB_mei3_peripheral_performance_analyzer_Capture2 0x230f00c8
#define XPB_mei3_peripheral_performance_analyzer_Capture3 0x230f00cc
#define XPB_mei3_peripheral_performance_analyzer_Capture4 0x230f00d0
#define XPB_mei3_peripheral_performance_analyzer_Capture5 0x230f00d4
#define XPB_mei3_peripheral_performance_analyzer_Capture6 0x230f00d8
#define XPB_mei3_peripheral_performance_analyzer_Capture7 0x230f00dc
#define XPB_mei3_peripheral_performance_analyzer_PerformanceCounter0 0x230f00e0
#define XPB_mei3_peripheral_performance_analyzer_PerformanceCounter1 0x230f00e4
#define XPB_mei3_peripheral_performance_analyzer_PerformanceCounter2 0x230f00e8
#define XPB_mei3_peripheral_performance_analyzer_PerformanceCounter3 0x230f00ec
#define XPB_mei4_mu_packet_engine_MUPEMemConfig 0x24070000
#define XPB_mei4_mu_packet_engine_MUPEWQConfig 0x24070004
#define XPB_mei4_mu_packet_engine_MUPECredits0 0x24070008
#define XPB_mei4_mu_packet_engine_MUPECredits1 0x2407000c
#define XPB_mei4_mu_packet_engine_MUPECredits2 0x24070010
#define XPB_mei4_mu_packet_engine_MUPECredits3 0x24070014
#define XPB_mei4_mu_packet_engine_MUPELBConfig 0x24070020
#define XPB_mei4_mu_packet_engine_MUPEMstrCmdSwCL 0x24070040
#define XPB_mei4_mu_packet_engine_MUPEMstrPullDataSwCL0 0x24070044
#define XPB_mei4_mu_packet_engine_MUPEMstrPullDataSwCL1 0x24070048
#define XPB_mei4_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x2407004c
#define XPB_mei4_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x24070050
#define XPB_mei4_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x24070054
#define XPB_mei4_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x24070058
#define XPB_mei4_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x2407005c
#define XPB_mei4_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x24070060
#define XPB_mei4_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x24070064
#define XPB_mei4_mu_packet_engine_MUPEActivePacketCount 0x24070400
#define XPB_mei4_mu_packet_engine_MUPEPeakPacketCount 0x24070404
#define XPB_mei4_mu_packet_engine_MUPEConfig 0x24070800
#define XPB_mei4_mu_packet_engine_MUPEAction 0x24070804
#define XPB_mei4_mu_packet_engine_MUPEThrottleMask0 0x24070808
#define XPB_mei4_mu_packet_engine_MUPEThrottleMask1 0x2407080c
#define XPB_mei4_mu_misc_engine_XpbErrConfig 0x24080000
#define XPB_mei4_mu_misc_engine_XpbTOErrStat 0x24080004
#define XPB_mei4_mu_misc_engine_XpbWrErrStat 0x24080008
#define XPB_mei4_mu_misc_engine_SwCreditLimit 0x2408000c
#define XPB_mei4_credit_tracker_config_CreditThrottle 0x24080010
#define XPB_mei4_mu_misc_engine_Ring_0_Base 0x24080100
#define XPB_mei4_mu_misc_engine_Ring_0_Head 0x24080104
#define XPB_mei4_mu_misc_engine_Ring_0_Tail 0x24080108
#define XPB_mei4_mu_misc_engine_Ring_1_Base 0x24080110
#define XPB_mei4_mu_misc_engine_Ring_1_Head 0x24080114
#define XPB_mei4_mu_misc_engine_Ring_1_Tail 0x24080118
#define XPB_mei4_mu_misc_engine_Ring_2_Base 0x24080120
#define XPB_mei4_mu_misc_engine_Ring_2_Head 0x24080124
#define XPB_mei4_mu_misc_engine_Ring_2_Tail 0x24080128
#define XPB_mei4_mu_misc_engine_Ring_3_Base 0x24080130
#define XPB_mei4_mu_misc_engine_Ring_3_Head 0x24080134
#define XPB_mei4_mu_misc_engine_Ring_3_Tail 0x24080138
#define XPB_mei4_mu_misc_engine_Ring_4_Base 0x24080140
#define XPB_mei4_mu_misc_engine_Ring_4_Head 0x24080144
#define XPB_mei4_mu_misc_engine_Ring_4_Tail 0x24080148
#define XPB_mei4_mu_misc_engine_Ring_5_Base 0x24080150
#define XPB_mei4_mu_misc_engine_Ring_5_Head 0x24080154
#define XPB_mei4_mu_misc_engine_Ring_5_Tail 0x24080158
#define XPB_mei4_mu_misc_engine_Ring_6_Base 0x24080160
#define XPB_mei4_mu_misc_engine_Ring_6_Head 0x24080164
#define XPB_mei4_mu_misc_engine_Ring_6_Tail 0x24080168
#define XPB_mei4_mu_misc_engine_Ring_7_Base 0x24080170
#define XPB_mei4_mu_misc_engine_Ring_7_Head 0x24080174
#define XPB_mei4_mu_misc_engine_Ring_7_Tail 0x24080178
#define XPB_mei4_mu_misc_engine_Ring_8_Base 0x24080180
#define XPB_mei4_mu_misc_engine_Ring_8_Head 0x24080184
#define XPB_mei4_mu_misc_engine_Ring_8_Tail 0x24080188
#define XPB_mei4_mu_misc_engine_Ring_9_Base 0x24080190
#define XPB_mei4_mu_misc_engine_Ring_9_Head 0x24080194
#define XPB_mei4_mu_misc_engine_Ring_9_Tail 0x24080198
#define XPB_mei4_mu_misc_engine_Ring_10_Base 0x240801a0
#define XPB_mei4_mu_misc_engine_Ring_10_Head 0x240801a4
#define XPB_mei4_mu_misc_engine_Ring_10_Tail 0x240801a8
#define XPB_mei4_mu_misc_engine_Ring_11_Base 0x240801b0
#define XPB_mei4_mu_misc_engine_Ring_11_Head 0x240801b4
#define XPB_mei4_mu_misc_engine_Ring_11_Tail 0x240801b8
#define XPB_mei4_mu_misc_engine_Ring_12_Base 0x240801c0
#define XPB_mei4_mu_misc_engine_Ring_12_Head 0x240801c4
#define XPB_mei4_mu_misc_engine_Ring_12_Tail 0x240801c8
#define XPB_mei4_mu_misc_engine_Ring_13_Base 0x240801d0
#define XPB_mei4_mu_misc_engine_Ring_13_Head 0x240801d4
#define XPB_mei4_mu_misc_engine_Ring_13_Tail 0x240801d8
#define XPB_mei4_mu_misc_engine_Ring_14_Base 0x240801e0
#define XPB_mei4_mu_misc_engine_Ring_14_Head 0x240801e4
#define XPB_mei4_mu_misc_engine_Ring_14_Tail 0x240801e8
#define XPB_mei4_mu_misc_engine_Ring_15_Base 0x240801f0
#define XPB_mei4_mu_misc_engine_Ring_15_Head 0x240801f4
#define XPB_mei4_mu_misc_engine_Ring_15_Tail 0x240801f8
#define XPB_mei4_island_master_bridge_Target0AddressModeCfg 0x240a0000
#define XPB_mei4_island_master_bridge_Target1AddressModeCfg 0x240a0004
#define XPB_mei4_island_master_bridge_Target2AddressModeCfg 0x240a0008
#define XPB_mei4_island_master_bridge_Target3AddressModeCfg 0x240a000c
#define XPB_mei4_island_master_bridge_Target4AddressModeCfg 0x240a0010
#define XPB_mei4_island_master_bridge_Target5AddressModeCfg 0x240a0014
#define XPB_mei4_island_master_bridge_Target6AddressModeCfg 0x240a0018
#define XPB_mei4_island_master_bridge_Target7AddressModeCfg 0x240a001c
#define XPB_mei4_island_master_bridge_Target8AddressModeCfg 0x240a0020
#define XPB_mei4_island_master_bridge_Target9AddressModeCfg 0x240a0024
#define XPB_mei4_island_master_bridge_Target10AddressModeCfg 0x240a0028
#define XPB_mei4_island_master_bridge_Target11AddressModeCfg 0x240a002c
#define XPB_mei4_island_master_bridge_Target12AddressModeCfg 0x240a0030
#define XPB_mei4_island_master_bridge_Target13AddressModeCfg 0x240a0034
#define XPB_mei4_island_master_bridge_Target14AddressModeCfg 0x240a0038
#define XPB_mei4_island_master_bridge_Target15AddressModeCfg 0x240a003c
#define XPB_mei4_island_master_bridge_IslandConfigurationClassA 0x240a0040
#define XPB_mei4_island_master_bridge_ImbSmPushBusCfg 0x240a0044
#define XPB_mei4_island_master_bridge_ImbPullDaBusCfg 0x240a0048
#define XPB_mei4_island_master_bridge_ImbCmdArbitrationCfg 0x240a004c
#define XPB_mei4_island_master_bridge_ImbIslandIdCfg 0x240a0050
#define XPB_mei4_island_master_bridge_CmdCreditTrackers 0x240a0054
#define XPB_mei4_island_master_bridge_DsfDataCreditTrackers 0x240a0058
#define XPB_mei4_island_master_bridge_PushMstCreditTrackers 0x240a005c
#define XPB_mei4_island_master_bridge_DsfPullidCreditTrackers 0x240a0060
#define XPB_mei4_island_master_bridge_PullidMstCreditTrackers 0x240a0064
#define XPB_mei4_island_master_bridge_PullDaTgtCreditTrackers 0x240a0068
#define XPB_mei4_peripheral_interrupt_manager_Status 0x240b0000
#define XPB_mei4_peripheral_interrupt_manager_IntStatusLow 0x240b0008
#define XPB_mei4_peripheral_interrupt_manager_IntStatusMid 0x240b0010
#define XPB_mei4_peripheral_interrupt_manager_IntStatusHigh 0x240b0018
#define XPB_mei4_peripheral_interrupt_manager_StatusEventConfig0 0x240b0028
#define XPB_mei4_peripheral_interrupt_manager_StatusEventConfig1 0x240b002c
#define XPB_mei4_peripheral_interrupt_manager_EventOut 0x240b0030
#define XPB_mei4_peripheral_interrupt_manager_CaptureTimerStatus 0x240b0038
#define XPB_mei4_peripheral_interrupt_manager_CaptureTimerValue 0x240b003c
#define XPB_mei4_perf_mux_config_PerformanceAnalyzerControl 0x240b0040
#define XPB_mei4_assertions_AssertionsConfig 0x240b0044
#define XPB_mei4_credit_tracker_config_CreditThrottleConfig 0x240b0048
#define XPB_mei4_credit_tracker_config_CreditThrottleAction 0x240b004c
#define XPB_mei4_dsf_cpp_config_DsfCppConfig 0x240b0050
#define XPB_mei4_dsf_cpp_config_DsfCppAction 0x240b0054
#define XPB_mei4_peripheral_trng_AsyncRing 0x240c0000
#define XPB_mei4_peripheral_trng_AsyncTest 0x240c0004
#define XPB_mei4_peripheral_trng_AsyncConfig 0x240c0010
#define XPB_mei4_peripheral_performance_analyzer_Configuration 0x240f0000
#define XPB_mei4_peripheral_performance_analyzer_Timer 0x240f0008
#define XPB_mei4_peripheral_performance_analyzer_FifoControl 0x240f0010
#define XPB_mei4_peripheral_performance_analyzer_FifoData 0x240f0014
#define XPB_mei4_peripheral_performance_analyzer_TriggerFSMStatus 0x240f0018
#define XPB_mei4_peripheral_performance_analyzer_TriggerFSMControl 0x240f001c
#define XPB_mei4_peripheral_performance_analyzer_TriggerRestartCounter0 0x240f0020
#define XPB_mei4_peripheral_performance_analyzer_TriggerRestartCounter1 0x240f0024
#define XPB_mei4_peripheral_performance_analyzer_TriggerCounter0 0x240f0028
#define XPB_mei4_peripheral_performance_analyzer_TriggerCounter1 0x240f002c
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare0 0x240f0040
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare1 0x240f0044
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare2 0x240f0048
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare3 0x240f004c
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare4 0x240f0050
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare5 0x240f0054
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare6 0x240f0058
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare7 0x240f005c
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare8 0x240f0060
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare9 0x240f0064
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare10 0x240f0068
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare11 0x240f006c
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare12 0x240f0070
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare13 0x240f0074
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare14 0x240f0078
#define XPB_mei4_peripheral_performance_analyzer_MaskCompare15 0x240f007c
#define XPB_mei4_peripheral_performance_analyzer_TriggerState0Config0 0x240f0080
#define XPB_mei4_peripheral_performance_analyzer_TriggerState0Config1 0x240f0084
#define XPB_mei4_peripheral_performance_analyzer_TriggerState1Config0 0x240f0088
#define XPB_mei4_peripheral_performance_analyzer_TriggerState1Config1 0x240f008c
#define XPB_mei4_peripheral_performance_analyzer_TriggerState2Config0 0x240f0090
#define XPB_mei4_peripheral_performance_analyzer_TriggerState2Config1 0x240f0094
#define XPB_mei4_peripheral_performance_analyzer_TriggerState3Config0 0x240f0098
#define XPB_mei4_peripheral_performance_analyzer_TriggerState3Config1 0x240f009c
#define XPB_mei4_peripheral_performance_analyzer_TriggerState4Config0 0x240f00a0
#define XPB_mei4_peripheral_performance_analyzer_TriggerState4Config1 0x240f00a4
#define XPB_mei4_peripheral_performance_analyzer_TriggerState5Config0 0x240f00a8
#define XPB_mei4_peripheral_performance_analyzer_TriggerState5Config1 0x240f00ac
#define XPB_mei4_peripheral_performance_analyzer_TriggerState6Config0 0x240f00b0
#define XPB_mei4_peripheral_performance_analyzer_TriggerState6Config1 0x240f00b4
#define XPB_mei4_peripheral_performance_analyzer_TriggerState7Config0 0x240f00b8
#define XPB_mei4_peripheral_performance_analyzer_TriggerState7Config1 0x240f00bc
#define XPB_mei4_peripheral_performance_analyzer_Capture0 0x240f00c0
#define XPB_mei4_peripheral_performance_analyzer_Capture1 0x240f00c4
#define XPB_mei4_peripheral_performance_analyzer_Capture2 0x240f00c8
#define XPB_mei4_peripheral_performance_analyzer_Capture3 0x240f00cc
#define XPB_mei4_peripheral_performance_analyzer_Capture4 0x240f00d0
#define XPB_mei4_peripheral_performance_analyzer_Capture5 0x240f00d4
#define XPB_mei4_peripheral_performance_analyzer_Capture6 0x240f00d8
#define XPB_mei4_peripheral_performance_analyzer_Capture7 0x240f00dc
#define XPB_mei4_peripheral_performance_analyzer_PerformanceCounter0 0x240f00e0
#define XPB_mei4_peripheral_performance_analyzer_PerformanceCounter1 0x240f00e4
#define XPB_mei4_peripheral_performance_analyzer_PerformanceCounter2 0x240f00e8
#define XPB_mei4_peripheral_performance_analyzer_PerformanceCounter3 0x240f00ec
#define XPB_mei5_mu_packet_engine_MUPEMemConfig 0x25070000
#define XPB_mei5_mu_packet_engine_MUPEWQConfig 0x25070004
#define XPB_mei5_mu_packet_engine_MUPECredits0 0x25070008
#define XPB_mei5_mu_packet_engine_MUPECredits1 0x2507000c
#define XPB_mei5_mu_packet_engine_MUPECredits2 0x25070010
#define XPB_mei5_mu_packet_engine_MUPECredits3 0x25070014
#define XPB_mei5_mu_packet_engine_MUPELBConfig 0x25070020
#define XPB_mei5_mu_packet_engine_MUPEMstrCmdSwCL 0x25070040
#define XPB_mei5_mu_packet_engine_MUPEMstrPullDataSwCL0 0x25070044
#define XPB_mei5_mu_packet_engine_MUPEMstrPullDataSwCL1 0x25070048
#define XPB_mei5_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x2507004c
#define XPB_mei5_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x25070050
#define XPB_mei5_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x25070054
#define XPB_mei5_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x25070058
#define XPB_mei5_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x2507005c
#define XPB_mei5_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x25070060
#define XPB_mei5_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x25070064
#define XPB_mei5_mu_packet_engine_MUPEActivePacketCount 0x25070400
#define XPB_mei5_mu_packet_engine_MUPEPeakPacketCount 0x25070404
#define XPB_mei5_mu_packet_engine_MUPEConfig 0x25070800
#define XPB_mei5_mu_packet_engine_MUPEAction 0x25070804
#define XPB_mei5_mu_packet_engine_MUPEThrottleMask0 0x25070808
#define XPB_mei5_mu_packet_engine_MUPEThrottleMask1 0x2507080c
#define XPB_mei5_mu_misc_engine_XpbErrConfig 0x25080000
#define XPB_mei5_mu_misc_engine_XpbTOErrStat 0x25080004
#define XPB_mei5_mu_misc_engine_XpbWrErrStat 0x25080008
#define XPB_mei5_mu_misc_engine_SwCreditLimit 0x2508000c
#define XPB_mei5_credit_tracker_config_CreditThrottle 0x25080010
#define XPB_mei5_mu_misc_engine_Ring_0_Base 0x25080100
#define XPB_mei5_mu_misc_engine_Ring_0_Head 0x25080104
#define XPB_mei5_mu_misc_engine_Ring_0_Tail 0x25080108
#define XPB_mei5_mu_misc_engine_Ring_1_Base 0x25080110
#define XPB_mei5_mu_misc_engine_Ring_1_Head 0x25080114
#define XPB_mei5_mu_misc_engine_Ring_1_Tail 0x25080118
#define XPB_mei5_mu_misc_engine_Ring_2_Base 0x25080120
#define XPB_mei5_mu_misc_engine_Ring_2_Head 0x25080124
#define XPB_mei5_mu_misc_engine_Ring_2_Tail 0x25080128
#define XPB_mei5_mu_misc_engine_Ring_3_Base 0x25080130
#define XPB_mei5_mu_misc_engine_Ring_3_Head 0x25080134
#define XPB_mei5_mu_misc_engine_Ring_3_Tail 0x25080138
#define XPB_mei5_mu_misc_engine_Ring_4_Base 0x25080140
#define XPB_mei5_mu_misc_engine_Ring_4_Head 0x25080144
#define XPB_mei5_mu_misc_engine_Ring_4_Tail 0x25080148
#define XPB_mei5_mu_misc_engine_Ring_5_Base 0x25080150
#define XPB_mei5_mu_misc_engine_Ring_5_Head 0x25080154
#define XPB_mei5_mu_misc_engine_Ring_5_Tail 0x25080158
#define XPB_mei5_mu_misc_engine_Ring_6_Base 0x25080160
#define XPB_mei5_mu_misc_engine_Ring_6_Head 0x25080164
#define XPB_mei5_mu_misc_engine_Ring_6_Tail 0x25080168
#define XPB_mei5_mu_misc_engine_Ring_7_Base 0x25080170
#define XPB_mei5_mu_misc_engine_Ring_7_Head 0x25080174
#define XPB_mei5_mu_misc_engine_Ring_7_Tail 0x25080178
#define XPB_mei5_mu_misc_engine_Ring_8_Base 0x25080180
#define XPB_mei5_mu_misc_engine_Ring_8_Head 0x25080184
#define XPB_mei5_mu_misc_engine_Ring_8_Tail 0x25080188
#define XPB_mei5_mu_misc_engine_Ring_9_Base 0x25080190
#define XPB_mei5_mu_misc_engine_Ring_9_Head 0x25080194
#define XPB_mei5_mu_misc_engine_Ring_9_Tail 0x25080198
#define XPB_mei5_mu_misc_engine_Ring_10_Base 0x250801a0
#define XPB_mei5_mu_misc_engine_Ring_10_Head 0x250801a4
#define XPB_mei5_mu_misc_engine_Ring_10_Tail 0x250801a8
#define XPB_mei5_mu_misc_engine_Ring_11_Base 0x250801b0
#define XPB_mei5_mu_misc_engine_Ring_11_Head 0x250801b4
#define XPB_mei5_mu_misc_engine_Ring_11_Tail 0x250801b8
#define XPB_mei5_mu_misc_engine_Ring_12_Base 0x250801c0
#define XPB_mei5_mu_misc_engine_Ring_12_Head 0x250801c4
#define XPB_mei5_mu_misc_engine_Ring_12_Tail 0x250801c8
#define XPB_mei5_mu_misc_engine_Ring_13_Base 0x250801d0
#define XPB_mei5_mu_misc_engine_Ring_13_Head 0x250801d4
#define XPB_mei5_mu_misc_engine_Ring_13_Tail 0x250801d8
#define XPB_mei5_mu_misc_engine_Ring_14_Base 0x250801e0
#define XPB_mei5_mu_misc_engine_Ring_14_Head 0x250801e4
#define XPB_mei5_mu_misc_engine_Ring_14_Tail 0x250801e8
#define XPB_mei5_mu_misc_engine_Ring_15_Base 0x250801f0
#define XPB_mei5_mu_misc_engine_Ring_15_Head 0x250801f4
#define XPB_mei5_mu_misc_engine_Ring_15_Tail 0x250801f8
#define XPB_mei5_island_master_bridge_Target0AddressModeCfg 0x250a0000
#define XPB_mei5_island_master_bridge_Target1AddressModeCfg 0x250a0004
#define XPB_mei5_island_master_bridge_Target2AddressModeCfg 0x250a0008
#define XPB_mei5_island_master_bridge_Target3AddressModeCfg 0x250a000c
#define XPB_mei5_island_master_bridge_Target4AddressModeCfg 0x250a0010
#define XPB_mei5_island_master_bridge_Target5AddressModeCfg 0x250a0014
#define XPB_mei5_island_master_bridge_Target6AddressModeCfg 0x250a0018
#define XPB_mei5_island_master_bridge_Target7AddressModeCfg 0x250a001c
#define XPB_mei5_island_master_bridge_Target8AddressModeCfg 0x250a0020
#define XPB_mei5_island_master_bridge_Target9AddressModeCfg 0x250a0024
#define XPB_mei5_island_master_bridge_Target10AddressModeCfg 0x250a0028
#define XPB_mei5_island_master_bridge_Target11AddressModeCfg 0x250a002c
#define XPB_mei5_island_master_bridge_Target12AddressModeCfg 0x250a0030
#define XPB_mei5_island_master_bridge_Target13AddressModeCfg 0x250a0034
#define XPB_mei5_island_master_bridge_Target14AddressModeCfg 0x250a0038
#define XPB_mei5_island_master_bridge_Target15AddressModeCfg 0x250a003c
#define XPB_mei5_island_master_bridge_IslandConfigurationClassA 0x250a0040
#define XPB_mei5_island_master_bridge_ImbSmPushBusCfg 0x250a0044
#define XPB_mei5_island_master_bridge_ImbPullDaBusCfg 0x250a0048
#define XPB_mei5_island_master_bridge_ImbCmdArbitrationCfg 0x250a004c
#define XPB_mei5_island_master_bridge_ImbIslandIdCfg 0x250a0050
#define XPB_mei5_island_master_bridge_CmdCreditTrackers 0x250a0054
#define XPB_mei5_island_master_bridge_DsfDataCreditTrackers 0x250a0058
#define XPB_mei5_island_master_bridge_PushMstCreditTrackers 0x250a005c
#define XPB_mei5_island_master_bridge_DsfPullidCreditTrackers 0x250a0060
#define XPB_mei5_island_master_bridge_PullidMstCreditTrackers 0x250a0064
#define XPB_mei5_island_master_bridge_PullDaTgtCreditTrackers 0x250a0068
#define XPB_mei5_peripheral_interrupt_manager_Status 0x250b0000
#define XPB_mei5_peripheral_interrupt_manager_IntStatusLow 0x250b0008
#define XPB_mei5_peripheral_interrupt_manager_IntStatusMid 0x250b0010
#define XPB_mei5_peripheral_interrupt_manager_IntStatusHigh 0x250b0018
#define XPB_mei5_peripheral_interrupt_manager_StatusEventConfig0 0x250b0028
#define XPB_mei5_peripheral_interrupt_manager_StatusEventConfig1 0x250b002c
#define XPB_mei5_peripheral_interrupt_manager_EventOut 0x250b0030
#define XPB_mei5_peripheral_interrupt_manager_CaptureTimerStatus 0x250b0038
#define XPB_mei5_peripheral_interrupt_manager_CaptureTimerValue 0x250b003c
#define XPB_mei5_perf_mux_config_PerformanceAnalyzerControl 0x250b0040
#define XPB_mei5_assertions_AssertionsConfig 0x250b0044
#define XPB_mei5_credit_tracker_config_CreditThrottleConfig 0x250b0048
#define XPB_mei5_credit_tracker_config_CreditThrottleAction 0x250b004c
#define XPB_mei5_dsf_cpp_config_DsfCppConfig 0x250b0050
#define XPB_mei5_dsf_cpp_config_DsfCppAction 0x250b0054
#define XPB_mei5_peripheral_trng_AsyncRing 0x250c0000
#define XPB_mei5_peripheral_trng_AsyncTest 0x250c0004
#define XPB_mei5_peripheral_trng_AsyncConfig 0x250c0010
#define XPB_mei5_peripheral_performance_analyzer_Configuration 0x250f0000
#define XPB_mei5_peripheral_performance_analyzer_Timer 0x250f0008
#define XPB_mei5_peripheral_performance_analyzer_FifoControl 0x250f0010
#define XPB_mei5_peripheral_performance_analyzer_FifoData 0x250f0014
#define XPB_mei5_peripheral_performance_analyzer_TriggerFSMStatus 0x250f0018
#define XPB_mei5_peripheral_performance_analyzer_TriggerFSMControl 0x250f001c
#define XPB_mei5_peripheral_performance_analyzer_TriggerRestartCounter0 0x250f0020
#define XPB_mei5_peripheral_performance_analyzer_TriggerRestartCounter1 0x250f0024
#define XPB_mei5_peripheral_performance_analyzer_TriggerCounter0 0x250f0028
#define XPB_mei5_peripheral_performance_analyzer_TriggerCounter1 0x250f002c
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare0 0x250f0040
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare1 0x250f0044
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare2 0x250f0048
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare3 0x250f004c
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare4 0x250f0050
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare5 0x250f0054
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare6 0x250f0058
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare7 0x250f005c
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare8 0x250f0060
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare9 0x250f0064
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare10 0x250f0068
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare11 0x250f006c
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare12 0x250f0070
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare13 0x250f0074
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare14 0x250f0078
#define XPB_mei5_peripheral_performance_analyzer_MaskCompare15 0x250f007c
#define XPB_mei5_peripheral_performance_analyzer_TriggerState0Config0 0x250f0080
#define XPB_mei5_peripheral_performance_analyzer_TriggerState0Config1 0x250f0084
#define XPB_mei5_peripheral_performance_analyzer_TriggerState1Config0 0x250f0088
#define XPB_mei5_peripheral_performance_analyzer_TriggerState1Config1 0x250f008c
#define XPB_mei5_peripheral_performance_analyzer_TriggerState2Config0 0x250f0090
#define XPB_mei5_peripheral_performance_analyzer_TriggerState2Config1 0x250f0094
#define XPB_mei5_peripheral_performance_analyzer_TriggerState3Config0 0x250f0098
#define XPB_mei5_peripheral_performance_analyzer_TriggerState3Config1 0x250f009c
#define XPB_mei5_peripheral_performance_analyzer_TriggerState4Config0 0x250f00a0
#define XPB_mei5_peripheral_performance_analyzer_TriggerState4Config1 0x250f00a4
#define XPB_mei5_peripheral_performance_analyzer_TriggerState5Config0 0x250f00a8
#define XPB_mei5_peripheral_performance_analyzer_TriggerState5Config1 0x250f00ac
#define XPB_mei5_peripheral_performance_analyzer_TriggerState6Config0 0x250f00b0
#define XPB_mei5_peripheral_performance_analyzer_TriggerState6Config1 0x250f00b4
#define XPB_mei5_peripheral_performance_analyzer_TriggerState7Config0 0x250f00b8
#define XPB_mei5_peripheral_performance_analyzer_TriggerState7Config1 0x250f00bc
#define XPB_mei5_peripheral_performance_analyzer_Capture0 0x250f00c0
#define XPB_mei5_peripheral_performance_analyzer_Capture1 0x250f00c4
#define XPB_mei5_peripheral_performance_analyzer_Capture2 0x250f00c8
#define XPB_mei5_peripheral_performance_analyzer_Capture3 0x250f00cc
#define XPB_mei5_peripheral_performance_analyzer_Capture4 0x250f00d0
#define XPB_mei5_peripheral_performance_analyzer_Capture5 0x250f00d4
#define XPB_mei5_peripheral_performance_analyzer_Capture6 0x250f00d8
#define XPB_mei5_peripheral_performance_analyzer_Capture7 0x250f00dc
#define XPB_mei5_peripheral_performance_analyzer_PerformanceCounter0 0x250f00e0
#define XPB_mei5_peripheral_performance_analyzer_PerformanceCounter1 0x250f00e4
#define XPB_mei5_peripheral_performance_analyzer_PerformanceCounter2 0x250f00e8
#define XPB_mei5_peripheral_performance_analyzer_PerformanceCounter3 0x250f00ec
#define XPB_mei6_mu_packet_engine_MUPEMemConfig 0x26070000
#define XPB_mei6_mu_packet_engine_MUPEWQConfig 0x26070004
#define XPB_mei6_mu_packet_engine_MUPECredits0 0x26070008
#define XPB_mei6_mu_packet_engine_MUPECredits1 0x2607000c
#define XPB_mei6_mu_packet_engine_MUPECredits2 0x26070010
#define XPB_mei6_mu_packet_engine_MUPECredits3 0x26070014
#define XPB_mei6_mu_packet_engine_MUPELBConfig 0x26070020
#define XPB_mei6_mu_packet_engine_MUPEMstrCmdSwCL 0x26070040
#define XPB_mei6_mu_packet_engine_MUPEMstrPullDataSwCL0 0x26070044
#define XPB_mei6_mu_packet_engine_MUPEMstrPullDataSwCL1 0x26070048
#define XPB_mei6_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x2607004c
#define XPB_mei6_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x26070050
#define XPB_mei6_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x26070054
#define XPB_mei6_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x26070058
#define XPB_mei6_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x2607005c
#define XPB_mei6_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x26070060
#define XPB_mei6_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x26070064
#define XPB_mei6_mu_packet_engine_MUPEActivePacketCount 0x26070400
#define XPB_mei6_mu_packet_engine_MUPEPeakPacketCount 0x26070404
#define XPB_mei6_mu_packet_engine_MUPEConfig 0x26070800
#define XPB_mei6_mu_packet_engine_MUPEAction 0x26070804
#define XPB_mei6_mu_packet_engine_MUPEThrottleMask0 0x26070808
#define XPB_mei6_mu_packet_engine_MUPEThrottleMask1 0x2607080c
#define XPB_mei6_mu_misc_engine_XpbErrConfig 0x26080000
#define XPB_mei6_mu_misc_engine_XpbTOErrStat 0x26080004
#define XPB_mei6_mu_misc_engine_XpbWrErrStat 0x26080008
#define XPB_mei6_mu_misc_engine_SwCreditLimit 0x2608000c
#define XPB_mei6_credit_tracker_config_CreditThrottle 0x26080010
#define XPB_mei6_mu_misc_engine_Ring_0_Base 0x26080100
#define XPB_mei6_mu_misc_engine_Ring_0_Head 0x26080104
#define XPB_mei6_mu_misc_engine_Ring_0_Tail 0x26080108
#define XPB_mei6_mu_misc_engine_Ring_1_Base 0x26080110
#define XPB_mei6_mu_misc_engine_Ring_1_Head 0x26080114
#define XPB_mei6_mu_misc_engine_Ring_1_Tail 0x26080118
#define XPB_mei6_mu_misc_engine_Ring_2_Base 0x26080120
#define XPB_mei6_mu_misc_engine_Ring_2_Head 0x26080124
#define XPB_mei6_mu_misc_engine_Ring_2_Tail 0x26080128
#define XPB_mei6_mu_misc_engine_Ring_3_Base 0x26080130
#define XPB_mei6_mu_misc_engine_Ring_3_Head 0x26080134
#define XPB_mei6_mu_misc_engine_Ring_3_Tail 0x26080138
#define XPB_mei6_mu_misc_engine_Ring_4_Base 0x26080140
#define XPB_mei6_mu_misc_engine_Ring_4_Head 0x26080144
#define XPB_mei6_mu_misc_engine_Ring_4_Tail 0x26080148
#define XPB_mei6_mu_misc_engine_Ring_5_Base 0x26080150
#define XPB_mei6_mu_misc_engine_Ring_5_Head 0x26080154
#define XPB_mei6_mu_misc_engine_Ring_5_Tail 0x26080158
#define XPB_mei6_mu_misc_engine_Ring_6_Base 0x26080160
#define XPB_mei6_mu_misc_engine_Ring_6_Head 0x26080164
#define XPB_mei6_mu_misc_engine_Ring_6_Tail 0x26080168
#define XPB_mei6_mu_misc_engine_Ring_7_Base 0x26080170
#define XPB_mei6_mu_misc_engine_Ring_7_Head 0x26080174
#define XPB_mei6_mu_misc_engine_Ring_7_Tail 0x26080178
#define XPB_mei6_mu_misc_engine_Ring_8_Base 0x26080180
#define XPB_mei6_mu_misc_engine_Ring_8_Head 0x26080184
#define XPB_mei6_mu_misc_engine_Ring_8_Tail 0x26080188
#define XPB_mei6_mu_misc_engine_Ring_9_Base 0x26080190
#define XPB_mei6_mu_misc_engine_Ring_9_Head 0x26080194
#define XPB_mei6_mu_misc_engine_Ring_9_Tail 0x26080198
#define XPB_mei6_mu_misc_engine_Ring_10_Base 0x260801a0
#define XPB_mei6_mu_misc_engine_Ring_10_Head 0x260801a4
#define XPB_mei6_mu_misc_engine_Ring_10_Tail 0x260801a8
#define XPB_mei6_mu_misc_engine_Ring_11_Base 0x260801b0
#define XPB_mei6_mu_misc_engine_Ring_11_Head 0x260801b4
#define XPB_mei6_mu_misc_engine_Ring_11_Tail 0x260801b8
#define XPB_mei6_mu_misc_engine_Ring_12_Base 0x260801c0
#define XPB_mei6_mu_misc_engine_Ring_12_Head 0x260801c4
#define XPB_mei6_mu_misc_engine_Ring_12_Tail 0x260801c8
#define XPB_mei6_mu_misc_engine_Ring_13_Base 0x260801d0
#define XPB_mei6_mu_misc_engine_Ring_13_Head 0x260801d4
#define XPB_mei6_mu_misc_engine_Ring_13_Tail 0x260801d8
#define XPB_mei6_mu_misc_engine_Ring_14_Base 0x260801e0
#define XPB_mei6_mu_misc_engine_Ring_14_Head 0x260801e4
#define XPB_mei6_mu_misc_engine_Ring_14_Tail 0x260801e8
#define XPB_mei6_mu_misc_engine_Ring_15_Base 0x260801f0
#define XPB_mei6_mu_misc_engine_Ring_15_Head 0x260801f4
#define XPB_mei6_mu_misc_engine_Ring_15_Tail 0x260801f8
#define XPB_mei6_island_master_bridge_Target0AddressModeCfg 0x260a0000
#define XPB_mei6_island_master_bridge_Target1AddressModeCfg 0x260a0004
#define XPB_mei6_island_master_bridge_Target2AddressModeCfg 0x260a0008
#define XPB_mei6_island_master_bridge_Target3AddressModeCfg 0x260a000c
#define XPB_mei6_island_master_bridge_Target4AddressModeCfg 0x260a0010
#define XPB_mei6_island_master_bridge_Target5AddressModeCfg 0x260a0014
#define XPB_mei6_island_master_bridge_Target6AddressModeCfg 0x260a0018
#define XPB_mei6_island_master_bridge_Target7AddressModeCfg 0x260a001c
#define XPB_mei6_island_master_bridge_Target8AddressModeCfg 0x260a0020
#define XPB_mei6_island_master_bridge_Target9AddressModeCfg 0x260a0024
#define XPB_mei6_island_master_bridge_Target10AddressModeCfg 0x260a0028
#define XPB_mei6_island_master_bridge_Target11AddressModeCfg 0x260a002c
#define XPB_mei6_island_master_bridge_Target12AddressModeCfg 0x260a0030
#define XPB_mei6_island_master_bridge_Target13AddressModeCfg 0x260a0034
#define XPB_mei6_island_master_bridge_Target14AddressModeCfg 0x260a0038
#define XPB_mei6_island_master_bridge_Target15AddressModeCfg 0x260a003c
#define XPB_mei6_island_master_bridge_IslandConfigurationClassA 0x260a0040
#define XPB_mei6_island_master_bridge_ImbSmPushBusCfg 0x260a0044
#define XPB_mei6_island_master_bridge_ImbPullDaBusCfg 0x260a0048
#define XPB_mei6_island_master_bridge_ImbCmdArbitrationCfg 0x260a004c
#define XPB_mei6_island_master_bridge_ImbIslandIdCfg 0x260a0050
#define XPB_mei6_island_master_bridge_CmdCreditTrackers 0x260a0054
#define XPB_mei6_island_master_bridge_DsfDataCreditTrackers 0x260a0058
#define XPB_mei6_island_master_bridge_PushMstCreditTrackers 0x260a005c
#define XPB_mei6_island_master_bridge_DsfPullidCreditTrackers 0x260a0060
#define XPB_mei6_island_master_bridge_PullidMstCreditTrackers 0x260a0064
#define XPB_mei6_island_master_bridge_PullDaTgtCreditTrackers 0x260a0068
#define XPB_mei6_peripheral_interrupt_manager_Status 0x260b0000
#define XPB_mei6_peripheral_interrupt_manager_IntStatusLow 0x260b0008
#define XPB_mei6_peripheral_interrupt_manager_IntStatusMid 0x260b0010
#define XPB_mei6_peripheral_interrupt_manager_IntStatusHigh 0x260b0018
#define XPB_mei6_peripheral_interrupt_manager_StatusEventConfig0 0x260b0028
#define XPB_mei6_peripheral_interrupt_manager_StatusEventConfig1 0x260b002c
#define XPB_mei6_peripheral_interrupt_manager_EventOut 0x260b0030
#define XPB_mei6_peripheral_interrupt_manager_CaptureTimerStatus 0x260b0038
#define XPB_mei6_peripheral_interrupt_manager_CaptureTimerValue 0x260b003c
#define XPB_mei6_perf_mux_config_PerformanceAnalyzerControl 0x260b0040
#define XPB_mei6_assertions_AssertionsConfig 0x260b0044
#define XPB_mei6_credit_tracker_config_CreditThrottleConfig 0x260b0048
#define XPB_mei6_credit_tracker_config_CreditThrottleAction 0x260b004c
#define XPB_mei6_dsf_cpp_config_DsfCppConfig 0x260b0050
#define XPB_mei6_dsf_cpp_config_DsfCppAction 0x260b0054
#define XPB_mei6_peripheral_trng_AsyncRing 0x260c0000
#define XPB_mei6_peripheral_trng_AsyncTest 0x260c0004
#define XPB_mei6_peripheral_trng_AsyncConfig 0x260c0010
#define XPB_mei6_peripheral_performance_analyzer_Configuration 0x260f0000
#define XPB_mei6_peripheral_performance_analyzer_Timer 0x260f0008
#define XPB_mei6_peripheral_performance_analyzer_FifoControl 0x260f0010
#define XPB_mei6_peripheral_performance_analyzer_FifoData 0x260f0014
#define XPB_mei6_peripheral_performance_analyzer_TriggerFSMStatus 0x260f0018
#define XPB_mei6_peripheral_performance_analyzer_TriggerFSMControl 0x260f001c
#define XPB_mei6_peripheral_performance_analyzer_TriggerRestartCounter0 0x260f0020
#define XPB_mei6_peripheral_performance_analyzer_TriggerRestartCounter1 0x260f0024
#define XPB_mei6_peripheral_performance_analyzer_TriggerCounter0 0x260f0028
#define XPB_mei6_peripheral_performance_analyzer_TriggerCounter1 0x260f002c
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare0 0x260f0040
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare1 0x260f0044
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare2 0x260f0048
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare3 0x260f004c
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare4 0x260f0050
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare5 0x260f0054
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare6 0x260f0058
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare7 0x260f005c
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare8 0x260f0060
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare9 0x260f0064
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare10 0x260f0068
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare11 0x260f006c
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare12 0x260f0070
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare13 0x260f0074
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare14 0x260f0078
#define XPB_mei6_peripheral_performance_analyzer_MaskCompare15 0x260f007c
#define XPB_mei6_peripheral_performance_analyzer_TriggerState0Config0 0x260f0080
#define XPB_mei6_peripheral_performance_analyzer_TriggerState0Config1 0x260f0084
#define XPB_mei6_peripheral_performance_analyzer_TriggerState1Config0 0x260f0088
#define XPB_mei6_peripheral_performance_analyzer_TriggerState1Config1 0x260f008c
#define XPB_mei6_peripheral_performance_analyzer_TriggerState2Config0 0x260f0090
#define XPB_mei6_peripheral_performance_analyzer_TriggerState2Config1 0x260f0094
#define XPB_mei6_peripheral_performance_analyzer_TriggerState3Config0 0x260f0098
#define XPB_mei6_peripheral_performance_analyzer_TriggerState3Config1 0x260f009c
#define XPB_mei6_peripheral_performance_analyzer_TriggerState4Config0 0x260f00a0
#define XPB_mei6_peripheral_performance_analyzer_TriggerState4Config1 0x260f00a4
#define XPB_mei6_peripheral_performance_analyzer_TriggerState5Config0 0x260f00a8
#define XPB_mei6_peripheral_performance_analyzer_TriggerState5Config1 0x260f00ac
#define XPB_mei6_peripheral_performance_analyzer_TriggerState6Config0 0x260f00b0
#define XPB_mei6_peripheral_performance_analyzer_TriggerState6Config1 0x260f00b4
#define XPB_mei6_peripheral_performance_analyzer_TriggerState7Config0 0x260f00b8
#define XPB_mei6_peripheral_performance_analyzer_TriggerState7Config1 0x260f00bc
#define XPB_mei6_peripheral_performance_analyzer_Capture0 0x260f00c0
#define XPB_mei6_peripheral_performance_analyzer_Capture1 0x260f00c4
#define XPB_mei6_peripheral_performance_analyzer_Capture2 0x260f00c8
#define XPB_mei6_peripheral_performance_analyzer_Capture3 0x260f00cc
#define XPB_mei6_peripheral_performance_analyzer_Capture4 0x260f00d0
#define XPB_mei6_peripheral_performance_analyzer_Capture5 0x260f00d4
#define XPB_mei6_peripheral_performance_analyzer_Capture6 0x260f00d8
#define XPB_mei6_peripheral_performance_analyzer_Capture7 0x260f00dc
#define XPB_mei6_peripheral_performance_analyzer_PerformanceCounter0 0x260f00e0
#define XPB_mei6_peripheral_performance_analyzer_PerformanceCounter1 0x260f00e4
#define XPB_mei6_peripheral_performance_analyzer_PerformanceCounter2 0x260f00e8
#define XPB_mei6_peripheral_performance_analyzer_PerformanceCounter3 0x260f00ec
#define XPB_ili0_mu_packet_engine_MUPEMemConfig 0x30070000
#define XPB_ili0_mu_packet_engine_MUPEWQConfig 0x30070004
#define XPB_ili0_mu_packet_engine_MUPECredits0 0x30070008
#define XPB_ili0_mu_packet_engine_MUPECredits1 0x3007000c
#define XPB_ili0_mu_packet_engine_MUPECredits2 0x30070010
#define XPB_ili0_mu_packet_engine_MUPECredits3 0x30070014
#define XPB_ili0_mu_packet_engine_MUPELBConfig 0x30070020
#define XPB_ili0_mu_packet_engine_MUPEMstrCmdSwCL 0x30070040
#define XPB_ili0_mu_packet_engine_MUPEMstrPullDataSwCL0 0x30070044
#define XPB_ili0_mu_packet_engine_MUPEMstrPullDataSwCL1 0x30070048
#define XPB_ili0_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x3007004c
#define XPB_ili0_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x30070050
#define XPB_ili0_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x30070054
#define XPB_ili0_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x30070058
#define XPB_ili0_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x3007005c
#define XPB_ili0_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x30070060
#define XPB_ili0_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x30070064
#define XPB_ili0_mu_packet_engine_MUPEActivePacketCount 0x30070400
#define XPB_ili0_mu_packet_engine_MUPEPeakPacketCount 0x30070404
#define XPB_ili0_mu_packet_engine_MUPEConfig 0x30070800
#define XPB_ili0_mu_packet_engine_MUPEAction 0x30070804
#define XPB_ili0_mu_packet_engine_MUPEThrottleMask0 0x30070808
#define XPB_ili0_mu_packet_engine_MUPEThrottleMask1 0x3007080c
#define XPB_ili0_mu_misc_engine_XpbErrConfig 0x30080000
#define XPB_ili0_mu_misc_engine_XpbTOErrStat 0x30080004
#define XPB_ili0_mu_misc_engine_XpbWrErrStat 0x30080008
#define XPB_ili0_mu_misc_engine_SwCreditLimit 0x3008000c
#define XPB_ili0_credit_tracker_config_CreditThrottle 0x30080010
#define XPB_ili0_mu_misc_engine_Ring_0_Base 0x30080100
#define XPB_ili0_mu_misc_engine_Ring_0_Head 0x30080104
#define XPB_ili0_mu_misc_engine_Ring_0_Tail 0x30080108
#define XPB_ili0_mu_misc_engine_Ring_1_Base 0x30080110
#define XPB_ili0_mu_misc_engine_Ring_1_Head 0x30080114
#define XPB_ili0_mu_misc_engine_Ring_1_Tail 0x30080118
#define XPB_ili0_mu_misc_engine_Ring_2_Base 0x30080120
#define XPB_ili0_mu_misc_engine_Ring_2_Head 0x30080124
#define XPB_ili0_mu_misc_engine_Ring_2_Tail 0x30080128
#define XPB_ili0_mu_misc_engine_Ring_3_Base 0x30080130
#define XPB_ili0_mu_misc_engine_Ring_3_Head 0x30080134
#define XPB_ili0_mu_misc_engine_Ring_3_Tail 0x30080138
#define XPB_ili0_mu_misc_engine_Ring_4_Base 0x30080140
#define XPB_ili0_mu_misc_engine_Ring_4_Head 0x30080144
#define XPB_ili0_mu_misc_engine_Ring_4_Tail 0x30080148
#define XPB_ili0_mu_misc_engine_Ring_5_Base 0x30080150
#define XPB_ili0_mu_misc_engine_Ring_5_Head 0x30080154
#define XPB_ili0_mu_misc_engine_Ring_5_Tail 0x30080158
#define XPB_ili0_mu_misc_engine_Ring_6_Base 0x30080160
#define XPB_ili0_mu_misc_engine_Ring_6_Head 0x30080164
#define XPB_ili0_mu_misc_engine_Ring_6_Tail 0x30080168
#define XPB_ili0_mu_misc_engine_Ring_7_Base 0x30080170
#define XPB_ili0_mu_misc_engine_Ring_7_Head 0x30080174
#define XPB_ili0_mu_misc_engine_Ring_7_Tail 0x30080178
#define XPB_ili0_mu_misc_engine_Ring_8_Base 0x30080180
#define XPB_ili0_mu_misc_engine_Ring_8_Head 0x30080184
#define XPB_ili0_mu_misc_engine_Ring_8_Tail 0x30080188
#define XPB_ili0_mu_misc_engine_Ring_9_Base 0x30080190
#define XPB_ili0_mu_misc_engine_Ring_9_Head 0x30080194
#define XPB_ili0_mu_misc_engine_Ring_9_Tail 0x30080198
#define XPB_ili0_mu_misc_engine_Ring_10_Base 0x300801a0
#define XPB_ili0_mu_misc_engine_Ring_10_Head 0x300801a4
#define XPB_ili0_mu_misc_engine_Ring_10_Tail 0x300801a8
#define XPB_ili0_mu_misc_engine_Ring_11_Base 0x300801b0
#define XPB_ili0_mu_misc_engine_Ring_11_Head 0x300801b4
#define XPB_ili0_mu_misc_engine_Ring_11_Tail 0x300801b8
#define XPB_ili0_mu_misc_engine_Ring_12_Base 0x300801c0
#define XPB_ili0_mu_misc_engine_Ring_12_Head 0x300801c4
#define XPB_ili0_mu_misc_engine_Ring_12_Tail 0x300801c8
#define XPB_ili0_mu_misc_engine_Ring_13_Base 0x300801d0
#define XPB_ili0_mu_misc_engine_Ring_13_Head 0x300801d4
#define XPB_ili0_mu_misc_engine_Ring_13_Tail 0x300801d8
#define XPB_ili0_mu_misc_engine_Ring_14_Base 0x300801e0
#define XPB_ili0_mu_misc_engine_Ring_14_Head 0x300801e4
#define XPB_ili0_mu_misc_engine_Ring_14_Tail 0x300801e8
#define XPB_ili0_mu_misc_engine_Ring_15_Base 0x300801f0
#define XPB_ili0_mu_misc_engine_Ring_15_Head 0x300801f4
#define XPB_ili0_mu_misc_engine_Ring_15_Tail 0x300801f8
#define XPB_ili0_island_master_bridge_Target0AddressModeCfg 0x300a0000
#define XPB_ili0_island_master_bridge_Target1AddressModeCfg 0x300a0004
#define XPB_ili0_island_master_bridge_Target2AddressModeCfg 0x300a0008
#define XPB_ili0_island_master_bridge_Target3AddressModeCfg 0x300a000c
#define XPB_ili0_island_master_bridge_Target4AddressModeCfg 0x300a0010
#define XPB_ili0_island_master_bridge_Target5AddressModeCfg 0x300a0014
#define XPB_ili0_island_master_bridge_Target6AddressModeCfg 0x300a0018
#define XPB_ili0_island_master_bridge_Target7AddressModeCfg 0x300a001c
#define XPB_ili0_island_master_bridge_Target8AddressModeCfg 0x300a0020
#define XPB_ili0_island_master_bridge_Target9AddressModeCfg 0x300a0024
#define XPB_ili0_island_master_bridge_Target10AddressModeCfg 0x300a0028
#define XPB_ili0_island_master_bridge_Target11AddressModeCfg 0x300a002c
#define XPB_ili0_island_master_bridge_Target12AddressModeCfg 0x300a0030
#define XPB_ili0_island_master_bridge_Target13AddressModeCfg 0x300a0034
#define XPB_ili0_island_master_bridge_Target14AddressModeCfg 0x300a0038
#define XPB_ili0_island_master_bridge_Target15AddressModeCfg 0x300a003c
#define XPB_ili0_island_master_bridge_IslandConfigurationClassA 0x300a0040
#define XPB_ili0_island_master_bridge_ImbSmPushBusCfg 0x300a0044
#define XPB_ili0_island_master_bridge_ImbPullDaBusCfg 0x300a0048
#define XPB_ili0_island_master_bridge_ImbCmdArbitrationCfg 0x300a004c
#define XPB_ili0_island_master_bridge_ImbIslandIdCfg 0x300a0050
#define XPB_ili0_island_master_bridge_CmdCreditTrackers 0x300a0054
#define XPB_ili0_island_master_bridge_DsfDataCreditTrackers 0x300a0058
#define XPB_ili0_island_master_bridge_PushMstCreditTrackers 0x300a005c
#define XPB_ili0_island_master_bridge_DsfPullidCreditTrackers 0x300a0060
#define XPB_ili0_island_master_bridge_PullidMstCreditTrackers 0x300a0064
#define XPB_ili0_island_master_bridge_PullDaTgtCreditTrackers 0x300a0068
#define XPB_ili0_peripheral_interrupt_manager_Status 0x300b0000
#define XPB_ili0_peripheral_interrupt_manager_IntStatusLow 0x300b0008
#define XPB_ili0_peripheral_interrupt_manager_IntStatusMid 0x300b0010
#define XPB_ili0_peripheral_interrupt_manager_IntStatusHigh 0x300b0018
#define XPB_ili0_peripheral_interrupt_manager_StatusEventConfig0 0x300b0028
#define XPB_ili0_peripheral_interrupt_manager_StatusEventConfig1 0x300b002c
#define XPB_ili0_peripheral_interrupt_manager_EventOut 0x300b0030
#define XPB_ili0_peripheral_interrupt_manager_CaptureTimerStatus 0x300b0038
#define XPB_ili0_peripheral_interrupt_manager_CaptureTimerValue 0x300b003c
#define XPB_ili0_perf_mux_config_PerformanceAnalyzerControl 0x300b0040
#define XPB_ili0_assertions_AssertionsConfig 0x300b0044
#define XPB_ili0_credit_tracker_config_CreditThrottleConfig 0x300b0048
#define XPB_ili0_credit_tracker_config_CreditThrottleAction 0x300b004c
#define XPB_ili0_dsf_cpp_config_DsfCppConfig 0x300b0050
#define XPB_ili0_dsf_cpp_config_DsfCppAction 0x300b0054
#define XPB_ili0_peripheral_trng_AsyncRing 0x300c0000
#define XPB_ili0_peripheral_trng_AsyncTest 0x300c0004
#define XPB_ili0_peripheral_trng_AsyncConfig 0x300c0010
#define XPB_ili0_peripheral_performance_analyzer_Configuration 0x300f0000
#define XPB_ili0_peripheral_performance_analyzer_Timer 0x300f0008
#define XPB_ili0_peripheral_performance_analyzer_FifoControl 0x300f0010
#define XPB_ili0_peripheral_performance_analyzer_FifoData 0x300f0014
#define XPB_ili0_peripheral_performance_analyzer_TriggerFSMStatus 0x300f0018
#define XPB_ili0_peripheral_performance_analyzer_TriggerFSMControl 0x300f001c
#define XPB_ili0_peripheral_performance_analyzer_TriggerRestartCounter0 0x300f0020
#define XPB_ili0_peripheral_performance_analyzer_TriggerRestartCounter1 0x300f0024
#define XPB_ili0_peripheral_performance_analyzer_TriggerCounter0 0x300f0028
#define XPB_ili0_peripheral_performance_analyzer_TriggerCounter1 0x300f002c
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare0 0x300f0040
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare1 0x300f0044
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare2 0x300f0048
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare3 0x300f004c
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare4 0x300f0050
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare5 0x300f0054
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare6 0x300f0058
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare7 0x300f005c
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare8 0x300f0060
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare9 0x300f0064
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare10 0x300f0068
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare11 0x300f006c
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare12 0x300f0070
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare13 0x300f0074
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare14 0x300f0078
#define XPB_ili0_peripheral_performance_analyzer_MaskCompare15 0x300f007c
#define XPB_ili0_peripheral_performance_analyzer_TriggerState0Config0 0x300f0080
#define XPB_ili0_peripheral_performance_analyzer_TriggerState0Config1 0x300f0084
#define XPB_ili0_peripheral_performance_analyzer_TriggerState1Config0 0x300f0088
#define XPB_ili0_peripheral_performance_analyzer_TriggerState1Config1 0x300f008c
#define XPB_ili0_peripheral_performance_analyzer_TriggerState2Config0 0x300f0090
#define XPB_ili0_peripheral_performance_analyzer_TriggerState2Config1 0x300f0094
#define XPB_ili0_peripheral_performance_analyzer_TriggerState3Config0 0x300f0098
#define XPB_ili0_peripheral_performance_analyzer_TriggerState3Config1 0x300f009c
#define XPB_ili0_peripheral_performance_analyzer_TriggerState4Config0 0x300f00a0
#define XPB_ili0_peripheral_performance_analyzer_TriggerState4Config1 0x300f00a4
#define XPB_ili0_peripheral_performance_analyzer_TriggerState5Config0 0x300f00a8
#define XPB_ili0_peripheral_performance_analyzer_TriggerState5Config1 0x300f00ac
#define XPB_ili0_peripheral_performance_analyzer_TriggerState6Config0 0x300f00b0
#define XPB_ili0_peripheral_performance_analyzer_TriggerState6Config1 0x300f00b4
#define XPB_ili0_peripheral_performance_analyzer_TriggerState7Config0 0x300f00b8
#define XPB_ili0_peripheral_performance_analyzer_TriggerState7Config1 0x300f00bc
#define XPB_ili0_peripheral_performance_analyzer_Capture0 0x300f00c0
#define XPB_ili0_peripheral_performance_analyzer_Capture1 0x300f00c4
#define XPB_ili0_peripheral_performance_analyzer_Capture2 0x300f00c8
#define XPB_ili0_peripheral_performance_analyzer_Capture3 0x300f00cc
#define XPB_ili0_peripheral_performance_analyzer_Capture4 0x300f00d0
#define XPB_ili0_peripheral_performance_analyzer_Capture5 0x300f00d4
#define XPB_ili0_peripheral_performance_analyzer_Capture6 0x300f00d8
#define XPB_ili0_peripheral_performance_analyzer_Capture7 0x300f00dc
#define XPB_ili0_peripheral_performance_analyzer_PerformanceCounter0 0x300f00e0
#define XPB_ili0_peripheral_performance_analyzer_PerformanceCounter1 0x300f00e4
#define XPB_ili0_peripheral_performance_analyzer_PerformanceCounter2 0x300f00e8
#define XPB_ili0_peripheral_performance_analyzer_PerformanceCounter3 0x300f00ec
#define XPB_ili0_ila_csr_IlaCtrlCfg 0x30100000
#define XPB_ili0_ila_csr_IlaSpare 0x30100004
#define XPB_ili0_ila_csr_IlaRxChTimeOutIntvl 0x3010000c
#define XPB_ili0_ila_csr_IlaRxTcamHdrMask 0x30100018
#define XPB_ili0_ila_csr_IlaTxByteCntHi 0x3010001c
#define XPB_ili0_ila_csr_IlaTxByteCntLo 0x30100020
#define XPB_ili0_ila_csr_IlaTxPktCntHi 0x30100024
#define XPB_ili0_ila_csr_IlaTxPktCntLo 0x30100028
#define XPB_ili0_ila_csr_IlaRxByteCntHi 0x3010002c
#define XPB_ili0_ila_csr_IlaRxByteCntLo 0x30100030
#define XPB_ili0_ila_csr_IlaRxPktCntHi 0x30100034
#define XPB_ili0_ila_csr_IlaRxPktCntLo 0x30100038
#define XPB_ili0_ila_csr_IlaRxErrByteCntHi 0x3010003c
#define XPB_ili0_ila_csr_IlaRxErrByteCntLo 0x30100040
#define XPB_ili0_ila_csr_IlaRxErrPktCntHi 0x30100044
#define XPB_ili0_ila_csr_IlaRxErrPktCntLo 0x30100048
#define XPB_ili0_ila_csr_IlaRetDescStat 0x3010004c
#define XPB_ili0_ila_csr_IlaErrStat 0x30100050
#define XPB_ili0_ila_csr_IlaErrMask 0x30100054
#define XPB_ili0_ila_csr_IlaRxTcamErrCodeHi 0x30100058
#define XPB_ili0_ila_csr_IlaRxTcamErrCodeLo 0x3010005c
#define XPB_ili0_peripheral_interrupt_manager_shared_mem_Status 0x30110000
#define XPB_ili0_peripheral_interrupt_manager_shared_mem_IntStatusLow 0x30110008
#define XPB_ili0_peripheral_interrupt_manager_shared_mem_IntStatusMid 0x30110010
#define XPB_ili0_peripheral_interrupt_manager_shared_mem_IntStatusHigh 0x30110018
#define XPB_ili0_peripheral_interrupt_manager_shared_mem_StatusEventConfig0 0x30110028
#define XPB_ili0_peripheral_interrupt_manager_shared_mem_StatusEventConfig1 0x3011002c
#define XPB_ili0_peripheral_interrupt_manager_shared_mem_EventOut 0x30110030
#define XPB_ili0_peripheral_interrupt_manager_shared_mem_CaptureTimerStatus 0x30110038
#define XPB_ili0_peripheral_interrupt_manager_shared_mem_CaptureTimerValue 0x3011003c
#define XPB_ili0_perf_mux_config_shared_mem_PerformanceAnalyzerControl 0x30110040
#define XPB_ili0_assertions_shared_mem_AssertionsConfig 0x30110044
#define XPB_ili0_credit_tracker_config_shared_mem_CreditThrottleConfig 0x30110048
#define XPB_ili0_credit_tracker_config_shared_mem_CreditThrottleAction 0x3011004c
#define XPB_ili0_dsf_cpp_config_shared_mem_DsfCppConfig 0x30110050
#define XPB_ili0_dsf_cpp_config_shared_mem_DsfCppAction 0x30110054
#define XPB_ili1_mu_packet_engine_MUPEMemConfig 0x31070000
#define XPB_ili1_mu_packet_engine_MUPEWQConfig 0x31070004
#define XPB_ili1_mu_packet_engine_MUPECredits0 0x31070008
#define XPB_ili1_mu_packet_engine_MUPECredits1 0x3107000c
#define XPB_ili1_mu_packet_engine_MUPECredits2 0x31070010
#define XPB_ili1_mu_packet_engine_MUPECredits3 0x31070014
#define XPB_ili1_mu_packet_engine_MUPELBConfig 0x31070020
#define XPB_ili1_mu_packet_engine_MUPEMstrCmdSwCL 0x31070040
#define XPB_ili1_mu_packet_engine_MUPEMstrPullDataSwCL0 0x31070044
#define XPB_ili1_mu_packet_engine_MUPEMstrPullDataSwCL1 0x31070048
#define XPB_ili1_mu_packet_engine_MUPEPendingReadFIFODataSwCL0 0x3107004c
#define XPB_ili1_mu_packet_engine_MUPEPendingReadFIFODataSwCL1 0x31070050
#define XPB_ili1_mu_packet_engine_MUPEReadDataFIFODataSwCL0 0x31070054
#define XPB_ili1_mu_packet_engine_MUPEReadDataFIFODataSwCL1 0x31070058
#define XPB_ili1_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL0 0x3107005c
#define XPB_ili1_mu_packet_engine_MUPEDCPFreeRequestFIFOSwCL1 0x31070060
#define XPB_ili1_mu_packet_engine_MUPEPPCRequestFIFOSwCL 0x31070064
#define XPB_ili1_mu_packet_engine_MUPEActivePacketCount 0x31070400
#define XPB_ili1_mu_packet_engine_MUPEPeakPacketCount 0x31070404
#define XPB_ili1_mu_packet_engine_MUPEConfig 0x31070800
#define XPB_ili1_mu_packet_engine_MUPEAction 0x31070804
#define XPB_ili1_mu_packet_engine_MUPEThrottleMask0 0x31070808
#define XPB_ili1_mu_packet_engine_MUPEThrottleMask1 0x3107080c
#define XPB_ili1_mu_misc_engine_XpbErrConfig 0x31080000
#define XPB_ili1_mu_misc_engine_XpbTOErrStat 0x31080004
#define XPB_ili1_mu_misc_engine_XpbWrErrStat 0x31080008
#define XPB_ili1_mu_misc_engine_SwCreditLimit 0x3108000c
#define XPB_ili1_credit_tracker_config_CreditThrottle 0x31080010
#define XPB_ili1_mu_misc_engine_Ring_0_Base 0x31080100
#define XPB_ili1_mu_misc_engine_Ring_0_Head 0x31080104
#define XPB_ili1_mu_misc_engine_Ring_0_Tail 0x31080108
#define XPB_ili1_mu_misc_engine_Ring_1_Base 0x31080110
#define XPB_ili1_mu_misc_engine_Ring_1_Head 0x31080114
#define XPB_ili1_mu_misc_engine_Ring_1_Tail 0x31080118
#define XPB_ili1_mu_misc_engine_Ring_2_Base 0x31080120
#define XPB_ili1_mu_misc_engine_Ring_2_Head 0x31080124
#define XPB_ili1_mu_misc_engine_Ring_2_Tail 0x31080128
#define XPB_ili1_mu_misc_engine_Ring_3_Base 0x31080130
#define XPB_ili1_mu_misc_engine_Ring_3_Head 0x31080134
#define XPB_ili1_mu_misc_engine_Ring_3_Tail 0x31080138
#define XPB_ili1_mu_misc_engine_Ring_4_Base 0x31080140
#define XPB_ili1_mu_misc_engine_Ring_4_Head 0x31080144
#define XPB_ili1_mu_misc_engine_Ring_4_Tail 0x31080148
#define XPB_ili1_mu_misc_engine_Ring_5_Base 0x31080150
#define XPB_ili1_mu_misc_engine_Ring_5_Head 0x31080154
#define XPB_ili1_mu_misc_engine_Ring_5_Tail 0x31080158
#define XPB_ili1_mu_misc_engine_Ring_6_Base 0x31080160
#define XPB_ili1_mu_misc_engine_Ring_6_Head 0x31080164
#define XPB_ili1_mu_misc_engine_Ring_6_Tail 0x31080168
#define XPB_ili1_mu_misc_engine_Ring_7_Base 0x31080170
#define XPB_ili1_mu_misc_engine_Ring_7_Head 0x31080174
#define XPB_ili1_mu_misc_engine_Ring_7_Tail 0x31080178
#define XPB_ili1_mu_misc_engine_Ring_8_Base 0x31080180
#define XPB_ili1_mu_misc_engine_Ring_8_Head 0x31080184
#define XPB_ili1_mu_misc_engine_Ring_8_Tail 0x31080188
#define XPB_ili1_mu_misc_engine_Ring_9_Base 0x31080190
#define XPB_ili1_mu_misc_engine_Ring_9_Head 0x31080194
#define XPB_ili1_mu_misc_engine_Ring_9_Tail 0x31080198
#define XPB_ili1_mu_misc_engine_Ring_10_Base 0x310801a0
#define XPB_ili1_mu_misc_engine_Ring_10_Head 0x310801a4
#define XPB_ili1_mu_misc_engine_Ring_10_Tail 0x310801a8
#define XPB_ili1_mu_misc_engine_Ring_11_Base 0x310801b0
#define XPB_ili1_mu_misc_engine_Ring_11_Head 0x310801b4
#define XPB_ili1_mu_misc_engine_Ring_11_Tail 0x310801b8
#define XPB_ili1_mu_misc_engine_Ring_12_Base 0x310801c0
#define XPB_ili1_mu_misc_engine_Ring_12_Head 0x310801c4
#define XPB_ili1_mu_misc_engine_Ring_12_Tail 0x310801c8
#define XPB_ili1_mu_misc_engine_Ring_13_Base 0x310801d0
#define XPB_ili1_mu_misc_engine_Ring_13_Head 0x310801d4
#define XPB_ili1_mu_misc_engine_Ring_13_Tail 0x310801d8
#define XPB_ili1_mu_misc_engine_Ring_14_Base 0x310801e0
#define XPB_ili1_mu_misc_engine_Ring_14_Head 0x310801e4
#define XPB_ili1_mu_misc_engine_Ring_14_Tail 0x310801e8
#define XPB_ili1_mu_misc_engine_Ring_15_Base 0x310801f0
#define XPB_ili1_mu_misc_engine_Ring_15_Head 0x310801f4
#define XPB_ili1_mu_misc_engine_Ring_15_Tail 0x310801f8
#define XPB_ili1_island_master_bridge_Target0AddressModeCfg 0x310a0000
#define XPB_ili1_island_master_bridge_Target1AddressModeCfg 0x310a0004
#define XPB_ili1_island_master_bridge_Target2AddressModeCfg 0x310a0008
#define XPB_ili1_island_master_bridge_Target3AddressModeCfg 0x310a000c
#define XPB_ili1_island_master_bridge_Target4AddressModeCfg 0x310a0010
#define XPB_ili1_island_master_bridge_Target5AddressModeCfg 0x310a0014
#define XPB_ili1_island_master_bridge_Target6AddressModeCfg 0x310a0018
#define XPB_ili1_island_master_bridge_Target7AddressModeCfg 0x310a001c
#define XPB_ili1_island_master_bridge_Target8AddressModeCfg 0x310a0020
#define XPB_ili1_island_master_bridge_Target9AddressModeCfg 0x310a0024
#define XPB_ili1_island_master_bridge_Target10AddressModeCfg 0x310a0028
#define XPB_ili1_island_master_bridge_Target11AddressModeCfg 0x310a002c
#define XPB_ili1_island_master_bridge_Target12AddressModeCfg 0x310a0030
#define XPB_ili1_island_master_bridge_Target13AddressModeCfg 0x310a0034
#define XPB_ili1_island_master_bridge_Target14AddressModeCfg 0x310a0038
#define XPB_ili1_island_master_bridge_Target15AddressModeCfg 0x310a003c
#define XPB_ili1_island_master_bridge_IslandConfigurationClassA 0x310a0040
#define XPB_ili1_island_master_bridge_ImbSmPushBusCfg 0x310a0044
#define XPB_ili1_island_master_bridge_ImbPullDaBusCfg 0x310a0048
#define XPB_ili1_island_master_bridge_ImbCmdArbitrationCfg 0x310a004c
#define XPB_ili1_island_master_bridge_ImbIslandIdCfg 0x310a0050
#define XPB_ili1_island_master_bridge_CmdCreditTrackers 0x310a0054
#define XPB_ili1_island_master_bridge_DsfDataCreditTrackers 0x310a0058
#define XPB_ili1_island_master_bridge_PushMstCreditTrackers 0x310a005c
#define XPB_ili1_island_master_bridge_DsfPullidCreditTrackers 0x310a0060
#define XPB_ili1_island_master_bridge_PullidMstCreditTrackers 0x310a0064
#define XPB_ili1_island_master_bridge_PullDaTgtCreditTrackers 0x310a0068
#define XPB_ili1_peripheral_interrupt_manager_Status 0x310b0000
#define XPB_ili1_peripheral_interrupt_manager_IntStatusLow 0x310b0008
#define XPB_ili1_peripheral_interrupt_manager_IntStatusMid 0x310b0010
#define XPB_ili1_peripheral_interrupt_manager_IntStatusHigh 0x310b0018
#define XPB_ili1_peripheral_interrupt_manager_StatusEventConfig0 0x310b0028
#define XPB_ili1_peripheral_interrupt_manager_StatusEventConfig1 0x310b002c
#define XPB_ili1_peripheral_interrupt_manager_EventOut 0x310b0030
#define XPB_ili1_peripheral_interrupt_manager_CaptureTimerStatus 0x310b0038
#define XPB_ili1_peripheral_interrupt_manager_CaptureTimerValue 0x310b003c
#define XPB_ili1_perf_mux_config_PerformanceAnalyzerControl 0x310b0040
#define XPB_ili1_assertions_AssertionsConfig 0x310b0044
#define XPB_ili1_credit_tracker_config_CreditThrottleConfig 0x310b0048
#define XPB_ili1_credit_tracker_config_CreditThrottleAction 0x310b004c
#define XPB_ili1_dsf_cpp_config_DsfCppConfig 0x310b0050
#define XPB_ili1_dsf_cpp_config_DsfCppAction 0x310b0054
#define XPB_ili1_peripheral_trng_AsyncRing 0x310c0000
#define XPB_ili1_peripheral_trng_AsyncTest 0x310c0004
#define XPB_ili1_peripheral_trng_AsyncConfig 0x310c0010
#define XPB_ili1_peripheral_performance_analyzer_Configuration 0x310f0000
#define XPB_ili1_peripheral_performance_analyzer_Timer 0x310f0008
#define XPB_ili1_peripheral_performance_analyzer_FifoControl 0x310f0010
#define XPB_ili1_peripheral_performance_analyzer_FifoData 0x310f0014
#define XPB_ili1_peripheral_performance_analyzer_TriggerFSMStatus 0x310f0018
#define XPB_ili1_peripheral_performance_analyzer_TriggerFSMControl 0x310f001c
#define XPB_ili1_peripheral_performance_analyzer_TriggerRestartCounter0 0x310f0020
#define XPB_ili1_peripheral_performance_analyzer_TriggerRestartCounter1 0x310f0024
#define XPB_ili1_peripheral_performance_analyzer_TriggerCounter0 0x310f0028
#define XPB_ili1_peripheral_performance_analyzer_TriggerCounter1 0x310f002c
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare0 0x310f0040
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare1 0x310f0044
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare2 0x310f0048
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare3 0x310f004c
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare4 0x310f0050
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare5 0x310f0054
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare6 0x310f0058
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare7 0x310f005c
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare8 0x310f0060
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare9 0x310f0064
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare10 0x310f0068
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare11 0x310f006c
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare12 0x310f0070
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare13 0x310f0074
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare14 0x310f0078
#define XPB_ili1_peripheral_performance_analyzer_MaskCompare15 0x310f007c
#define XPB_ili1_peripheral_performance_analyzer_TriggerState0Config0 0x310f0080
#define XPB_ili1_peripheral_performance_analyzer_TriggerState0Config1 0x310f0084
#define XPB_ili1_peripheral_performance_analyzer_TriggerState1Config0 0x310f0088
#define XPB_ili1_peripheral_performance_analyzer_TriggerState1Config1 0x310f008c
#define XPB_ili1_peripheral_performance_analyzer_TriggerState2Config0 0x310f0090
#define XPB_ili1_peripheral_performance_analyzer_TriggerState2Config1 0x310f0094
#define XPB_ili1_peripheral_performance_analyzer_TriggerState3Config0 0x310f0098
#define XPB_ili1_peripheral_performance_analyzer_TriggerState3Config1 0x310f009c
#define XPB_ili1_peripheral_performance_analyzer_TriggerState4Config0 0x310f00a0
#define XPB_ili1_peripheral_performance_analyzer_TriggerState4Config1 0x310f00a4
#define XPB_ili1_peripheral_performance_analyzer_TriggerState5Config0 0x310f00a8
#define XPB_ili1_peripheral_performance_analyzer_TriggerState5Config1 0x310f00ac
#define XPB_ili1_peripheral_performance_analyzer_TriggerState6Config0 0x310f00b0
#define XPB_ili1_peripheral_performance_analyzer_TriggerState6Config1 0x310f00b4
#define XPB_ili1_peripheral_performance_analyzer_TriggerState7Config0 0x310f00b8
#define XPB_ili1_peripheral_performance_analyzer_TriggerState7Config1 0x310f00bc
#define XPB_ili1_peripheral_performance_analyzer_Capture0 0x310f00c0
#define XPB_ili1_peripheral_performance_analyzer_Capture1 0x310f00c4
#define XPB_ili1_peripheral_performance_analyzer_Capture2 0x310f00c8
#define XPB_ili1_peripheral_performance_analyzer_Capture3 0x310f00cc
#define XPB_ili1_peripheral_performance_analyzer_Capture4 0x310f00d0
#define XPB_ili1_peripheral_performance_analyzer_Capture5 0x310f00d4
#define XPB_ili1_peripheral_performance_analyzer_Capture6 0x310f00d8
#define XPB_ili1_peripheral_performance_analyzer_Capture7 0x310f00dc
#define XPB_ili1_peripheral_performance_analyzer_PerformanceCounter0 0x310f00e0
#define XPB_ili1_peripheral_performance_analyzer_PerformanceCounter1 0x310f00e4
#define XPB_ili1_peripheral_performance_analyzer_PerformanceCounter2 0x310f00e8
#define XPB_ili1_peripheral_performance_analyzer_PerformanceCounter3 0x310f00ec
#define XPB_ili1_ila_csr_IlaCtrlCfg 0x31100000
#define XPB_ili1_ila_csr_IlaSpare 0x31100004
#define XPB_ili1_ila_csr_IlaRxChTimeOutIntvl 0x3110000c
#define XPB_ili1_ila_csr_IlaRxTcamHdrMask 0x31100018
#define XPB_ili1_ila_csr_IlaTxByteCntHi 0x3110001c
#define XPB_ili1_ila_csr_IlaTxByteCntLo 0x31100020
#define XPB_ili1_ila_csr_IlaTxPktCntHi 0x31100024
#define XPB_ili1_ila_csr_IlaTxPktCntLo 0x31100028
#define XPB_ili1_ila_csr_IlaRxByteCntHi 0x3110002c
#define XPB_ili1_ila_csr_IlaRxByteCntLo 0x31100030
#define XPB_ili1_ila_csr_IlaRxPktCntHi 0x31100034
#define XPB_ili1_ila_csr_IlaRxPktCntLo 0x31100038
#define XPB_ili1_ila_csr_IlaRxErrByteCntHi 0x3110003c
#define XPB_ili1_ila_csr_IlaRxErrByteCntLo 0x31100040
#define XPB_ili1_ila_csr_IlaRxErrPktCntHi 0x31100044
#define XPB_ili1_ila_csr_IlaRxErrPktCntLo 0x31100048
#define XPB_ili1_ila_csr_IlaRetDescStat 0x3110004c
#define XPB_ili1_ila_csr_IlaErrStat 0x31100050
#define XPB_ili1_ila_csr_IlaErrMask 0x31100054
#define XPB_ili1_ila_csr_IlaRxTcamErrCodeHi 0x31100058
#define XPB_ili1_ila_csr_IlaRxTcamErrCodeLo 0x3110005c
#define XPB_ili1_peripheral_interrupt_manager_shared_mem_Status 0x31110000
#define XPB_ili1_peripheral_interrupt_manager_shared_mem_IntStatusLow 0x31110008
#define XPB_ili1_peripheral_interrupt_manager_shared_mem_IntStatusMid 0x31110010
#define XPB_ili1_peripheral_interrupt_manager_shared_mem_IntStatusHigh 0x31110018
#define XPB_ili1_peripheral_interrupt_manager_shared_mem_StatusEventConfig0 0x31110028
#define XPB_ili1_peripheral_interrupt_manager_shared_mem_StatusEventConfig1 0x3111002c
#define XPB_ili1_peripheral_interrupt_manager_shared_mem_EventOut 0x31110030
#define XPB_ili1_peripheral_interrupt_manager_shared_mem_CaptureTimerStatus 0x31110038
#define XPB_ili1_peripheral_interrupt_manager_shared_mem_CaptureTimerValue 0x3111003c
#define XPB_ili1_perf_mux_config_shared_mem_PerformanceAnalyzerControl 0x31110040
#define XPB_ili1_assertions_shared_mem_AssertionsConfig 0x31110044
#define XPB_ili1_credit_tracker_config_shared_mem_CreditThrottleConfig 0x31110048
#define XPB_ili1_credit_tracker_config_shared_mem_CreditThrottleAction 0x3111004c
#define XPB_ili1_dsf_cpp_config_shared_mem_DsfCppConfig 0x31110050
#define XPB_ili1_dsf_cpp_config_shared_mem_DsfCppAction 0x31110054

#define XPB_AMI0_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x01070000
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEWQCONFIG 0x01070004
#define XPB_AMI0_MU_PACKET_ENGINE_MUPECREDITS0 0x01070008
#define XPB_AMI0_MU_PACKET_ENGINE_MUPECREDITS1 0x0107000c
#define XPB_AMI0_MU_PACKET_ENGINE_MUPECREDITS2 0x01070010
#define XPB_AMI0_MU_PACKET_ENGINE_MUPECREDITS3 0x01070014
#define XPB_AMI0_MU_PACKET_ENGINE_MUPELBCONFIG 0x01070020
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x01070040
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x01070044
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x01070048
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x0107004c
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x01070050
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x01070054
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x01070058
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x0107005c
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x01070060
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x01070064
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x01070400
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x01070404
#define XPB_AMI0_MU_PACKET_ENGINE_MUPECONFIG 0x01070800
#define XPB_AMI0_MU_PACKET_ENGINE_MUPEACTION 0x01070804
#define XPB_AMI0_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x01070808
#define XPB_AMI0_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x0107080c
#define XPB_AMI0_MU_MISC_ENGINE_XPBERRCONFIG 0x01080000
#define XPB_AMI0_MU_MISC_ENGINE_XPBTOERRSTAT 0x01080004
#define XPB_AMI0_MU_MISC_ENGINE_XPBWRERRSTAT 0x01080008
#define XPB_AMI0_MU_MISC_ENGINE_SWCREDITLIMIT 0x0108000c
#define XPB_AMI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x01080010
#define XPB_AMI0_MU_MISC_ENGINE_RING_0_BASE 0x01080100
#define XPB_AMI0_MU_MISC_ENGINE_RING_0_HEAD 0x01080104
#define XPB_AMI0_MU_MISC_ENGINE_RING_0_TAIL 0x01080108
#define XPB_AMI0_MU_MISC_ENGINE_RING_1_BASE 0x01080110
#define XPB_AMI0_MU_MISC_ENGINE_RING_1_HEAD 0x01080114
#define XPB_AMI0_MU_MISC_ENGINE_RING_1_TAIL 0x01080118
#define XPB_AMI0_MU_MISC_ENGINE_RING_2_BASE 0x01080120
#define XPB_AMI0_MU_MISC_ENGINE_RING_2_HEAD 0x01080124
#define XPB_AMI0_MU_MISC_ENGINE_RING_2_TAIL 0x01080128
#define XPB_AMI0_MU_MISC_ENGINE_RING_3_BASE 0x01080130
#define XPB_AMI0_MU_MISC_ENGINE_RING_3_HEAD 0x01080134
#define XPB_AMI0_MU_MISC_ENGINE_RING_3_TAIL 0x01080138
#define XPB_AMI0_MU_MISC_ENGINE_RING_4_BASE 0x01080140
#define XPB_AMI0_MU_MISC_ENGINE_RING_4_HEAD 0x01080144
#define XPB_AMI0_MU_MISC_ENGINE_RING_4_TAIL 0x01080148
#define XPB_AMI0_MU_MISC_ENGINE_RING_5_BASE 0x01080150
#define XPB_AMI0_MU_MISC_ENGINE_RING_5_HEAD 0x01080154
#define XPB_AMI0_MU_MISC_ENGINE_RING_5_TAIL 0x01080158
#define XPB_AMI0_MU_MISC_ENGINE_RING_6_BASE 0x01080160
#define XPB_AMI0_MU_MISC_ENGINE_RING_6_HEAD 0x01080164
#define XPB_AMI0_MU_MISC_ENGINE_RING_6_TAIL 0x01080168
#define XPB_AMI0_MU_MISC_ENGINE_RING_7_BASE 0x01080170
#define XPB_AMI0_MU_MISC_ENGINE_RING_7_HEAD 0x01080174
#define XPB_AMI0_MU_MISC_ENGINE_RING_7_TAIL 0x01080178
#define XPB_AMI0_MU_MISC_ENGINE_RING_8_BASE 0x01080180
#define XPB_AMI0_MU_MISC_ENGINE_RING_8_HEAD 0x01080184
#define XPB_AMI0_MU_MISC_ENGINE_RING_8_TAIL 0x01080188
#define XPB_AMI0_MU_MISC_ENGINE_RING_9_BASE 0x01080190
#define XPB_AMI0_MU_MISC_ENGINE_RING_9_HEAD 0x01080194
#define XPB_AMI0_MU_MISC_ENGINE_RING_9_TAIL 0x01080198
#define XPB_AMI0_MU_MISC_ENGINE_RING_10_BASE 0x010801a0
#define XPB_AMI0_MU_MISC_ENGINE_RING_10_HEAD 0x010801a4
#define XPB_AMI0_MU_MISC_ENGINE_RING_10_TAIL 0x010801a8
#define XPB_AMI0_MU_MISC_ENGINE_RING_11_BASE 0x010801b0
#define XPB_AMI0_MU_MISC_ENGINE_RING_11_HEAD 0x010801b4
#define XPB_AMI0_MU_MISC_ENGINE_RING_11_TAIL 0x010801b8
#define XPB_AMI0_MU_MISC_ENGINE_RING_12_BASE 0x010801c0
#define XPB_AMI0_MU_MISC_ENGINE_RING_12_HEAD 0x010801c4
#define XPB_AMI0_MU_MISC_ENGINE_RING_12_TAIL 0x010801c8
#define XPB_AMI0_MU_MISC_ENGINE_RING_13_BASE 0x010801d0
#define XPB_AMI0_MU_MISC_ENGINE_RING_13_HEAD 0x010801d4
#define XPB_AMI0_MU_MISC_ENGINE_RING_13_TAIL 0x010801d8
#define XPB_AMI0_MU_MISC_ENGINE_RING_14_BASE 0x010801e0
#define XPB_AMI0_MU_MISC_ENGINE_RING_14_HEAD 0x010801e4
#define XPB_AMI0_MU_MISC_ENGINE_RING_14_TAIL 0x010801e8
#define XPB_AMI0_MU_MISC_ENGINE_RING_15_BASE 0x010801f0
#define XPB_AMI0_MU_MISC_ENGINE_RING_15_HEAD 0x010801f4
#define XPB_AMI0_MU_MISC_ENGINE_RING_15_TAIL 0x010801f8
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x010a0000
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x010a0004
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x010a0008
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x010a000c
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x010a0010
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x010a0014
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x010a0018
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x010a001c
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x010a0020
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x010a0024
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x010a0028
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x010a002c
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x010a0030
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x010a0034
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x010a0038
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x010a003c
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x010a0040
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x010a0044
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x010a0048
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x010a004c
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x010a0050
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x010a0054
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x010a0058
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x010a005c
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x010a0060
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x010a0064
#define XPB_AMI0_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x010a0068
#define XPB_AMI0_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x010b0000
#define XPB_AMI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x010b0008
#define XPB_AMI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x010b0010
#define XPB_AMI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x010b0018
#define XPB_AMI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x010b0028
#define XPB_AMI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x010b002c
#define XPB_AMI0_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x010b0030
#define XPB_AMI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x010b0038
#define XPB_AMI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x010b003c
#define XPB_AMI0_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x010b0040
#define XPB_AMI0_ASSERTIONS_ASSERTIONSCONFIG 0x010b0044
#define XPB_AMI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x010b0048
#define XPB_AMI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x010b004c
#define XPB_AMI0_DSF_CPP_CONFIG_DSFCPPCONFIG 0x010b0050
#define XPB_AMI0_DSF_CPP_CONFIG_DSFCPPACTION 0x010b0054
#define XPB_AMI0_PERIPHERAL_TRNG_ASYNCRING 0x010c0000
#define XPB_AMI0_PERIPHERAL_TRNG_ASYNCTEST 0x010c0004
#define XPB_AMI0_PERIPHERAL_TRNG_ASYNCCONFIG 0x010c0010
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x010f0000
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x010f0008
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x010f0010
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x010f0014
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x010f0018
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x010f001c
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x010f0020
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x010f0024
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x010f0028
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x010f002c
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x010f0040
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x010f0044
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x010f0048
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x010f004c
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x010f0050
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x010f0054
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x010f0058
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x010f005c
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x010f0060
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x010f0064
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x010f0068
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x010f006c
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x010f0070
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x010f0074
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x010f0078
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x010f007c
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x010f0080
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x010f0084
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x010f0088
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x010f008c
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x010f0090
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x010f0094
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x010f0098
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x010f009c
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x010f00a0
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x010f00a4
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x010f00a8
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x010f00ac
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x010f00b0
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x010f00b4
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x010f00b8
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x010f00bc
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x010f00c0
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x010f00c4
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x010f00c8
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x010f00cc
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x010f00d0
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x010f00d4
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x010f00d8
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x010f00dc
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x010f00e0
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x010f00e4
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x010f00e8
#define XPB_AMI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x010f00ec
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x04070000
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEWQCONFIG 0x04070004
#define XPB_PCI0_MU_PACKET_ENGINE_MUPECREDITS0 0x04070008
#define XPB_PCI0_MU_PACKET_ENGINE_MUPECREDITS1 0x0407000c
#define XPB_PCI0_MU_PACKET_ENGINE_MUPECREDITS2 0x04070010
#define XPB_PCI0_MU_PACKET_ENGINE_MUPECREDITS3 0x04070014
#define XPB_PCI0_MU_PACKET_ENGINE_MUPELBCONFIG 0x04070020
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x04070040
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x04070044
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x04070048
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x0407004c
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x04070050
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x04070054
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x04070058
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x0407005c
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x04070060
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x04070064
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x04070400
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x04070404
#define XPB_PCI0_MU_PACKET_ENGINE_MUPECONFIG 0x04070800
#define XPB_PCI0_MU_PACKET_ENGINE_MUPEACTION 0x04070804
#define XPB_PCI0_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x04070808
#define XPB_PCI0_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x0407080c
#define XPB_PCI0_MU_MISC_ENGINE_XPBERRCONFIG 0x04080000
#define XPB_PCI0_MU_MISC_ENGINE_XPBTOERRSTAT 0x04080004
#define XPB_PCI0_MU_MISC_ENGINE_XPBWRERRSTAT 0x04080008
#define XPB_PCI0_MU_MISC_ENGINE_SWCREDITLIMIT 0x0408000c
#define XPB_PCI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x04080010
#define XPB_PCI0_MU_MISC_ENGINE_RING_0_BASE 0x04080100
#define XPB_PCI0_MU_MISC_ENGINE_RING_0_HEAD 0x04080104
#define XPB_PCI0_MU_MISC_ENGINE_RING_0_TAIL 0x04080108
#define XPB_PCI0_MU_MISC_ENGINE_RING_1_BASE 0x04080110
#define XPB_PCI0_MU_MISC_ENGINE_RING_1_HEAD 0x04080114
#define XPB_PCI0_MU_MISC_ENGINE_RING_1_TAIL 0x04080118
#define XPB_PCI0_MU_MISC_ENGINE_RING_2_BASE 0x04080120
#define XPB_PCI0_MU_MISC_ENGINE_RING_2_HEAD 0x04080124
#define XPB_PCI0_MU_MISC_ENGINE_RING_2_TAIL 0x04080128
#define XPB_PCI0_MU_MISC_ENGINE_RING_3_BASE 0x04080130
#define XPB_PCI0_MU_MISC_ENGINE_RING_3_HEAD 0x04080134
#define XPB_PCI0_MU_MISC_ENGINE_RING_3_TAIL 0x04080138
#define XPB_PCI0_MU_MISC_ENGINE_RING_4_BASE 0x04080140
#define XPB_PCI0_MU_MISC_ENGINE_RING_4_HEAD 0x04080144
#define XPB_PCI0_MU_MISC_ENGINE_RING_4_TAIL 0x04080148
#define XPB_PCI0_MU_MISC_ENGINE_RING_5_BASE 0x04080150
#define XPB_PCI0_MU_MISC_ENGINE_RING_5_HEAD 0x04080154
#define XPB_PCI0_MU_MISC_ENGINE_RING_5_TAIL 0x04080158
#define XPB_PCI0_MU_MISC_ENGINE_RING_6_BASE 0x04080160
#define XPB_PCI0_MU_MISC_ENGINE_RING_6_HEAD 0x04080164
#define XPB_PCI0_MU_MISC_ENGINE_RING_6_TAIL 0x04080168
#define XPB_PCI0_MU_MISC_ENGINE_RING_7_BASE 0x04080170
#define XPB_PCI0_MU_MISC_ENGINE_RING_7_HEAD 0x04080174
#define XPB_PCI0_MU_MISC_ENGINE_RING_7_TAIL 0x04080178
#define XPB_PCI0_MU_MISC_ENGINE_RING_8_BASE 0x04080180
#define XPB_PCI0_MU_MISC_ENGINE_RING_8_HEAD 0x04080184
#define XPB_PCI0_MU_MISC_ENGINE_RING_8_TAIL 0x04080188
#define XPB_PCI0_MU_MISC_ENGINE_RING_9_BASE 0x04080190
#define XPB_PCI0_MU_MISC_ENGINE_RING_9_HEAD 0x04080194
#define XPB_PCI0_MU_MISC_ENGINE_RING_9_TAIL 0x04080198
#define XPB_PCI0_MU_MISC_ENGINE_RING_10_BASE 0x040801a0
#define XPB_PCI0_MU_MISC_ENGINE_RING_10_HEAD 0x040801a4
#define XPB_PCI0_MU_MISC_ENGINE_RING_10_TAIL 0x040801a8
#define XPB_PCI0_MU_MISC_ENGINE_RING_11_BASE 0x040801b0
#define XPB_PCI0_MU_MISC_ENGINE_RING_11_HEAD 0x040801b4
#define XPB_PCI0_MU_MISC_ENGINE_RING_11_TAIL 0x040801b8
#define XPB_PCI0_MU_MISC_ENGINE_RING_12_BASE 0x040801c0
#define XPB_PCI0_MU_MISC_ENGINE_RING_12_HEAD 0x040801c4
#define XPB_PCI0_MU_MISC_ENGINE_RING_12_TAIL 0x040801c8
#define XPB_PCI0_MU_MISC_ENGINE_RING_13_BASE 0x040801d0
#define XPB_PCI0_MU_MISC_ENGINE_RING_13_HEAD 0x040801d4
#define XPB_PCI0_MU_MISC_ENGINE_RING_13_TAIL 0x040801d8
#define XPB_PCI0_MU_MISC_ENGINE_RING_14_BASE 0x040801e0
#define XPB_PCI0_MU_MISC_ENGINE_RING_14_HEAD 0x040801e4
#define XPB_PCI0_MU_MISC_ENGINE_RING_14_TAIL 0x040801e8
#define XPB_PCI0_MU_MISC_ENGINE_RING_15_BASE 0x040801f0
#define XPB_PCI0_MU_MISC_ENGINE_RING_15_HEAD 0x040801f4
#define XPB_PCI0_MU_MISC_ENGINE_RING_15_TAIL 0x040801f8
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x040a0000
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x040a0004
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x040a0008
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x040a000c
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x040a0010
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x040a0014
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x040a0018
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x040a001c
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x040a0020
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x040a0024
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x040a0028
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x040a002c
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x040a0030
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x040a0034
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x040a0038
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x040a003c
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x040a0040
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x040a0044
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x040a0048
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x040a004c
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x040a0050
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x040a0054
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x040a0058
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x040a005c
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x040a0060
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x040a0064
#define XPB_PCI0_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x040a0068
#define XPB_PCI0_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x040b0000
#define XPB_PCI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x040b0008
#define XPB_PCI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x040b0010
#define XPB_PCI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x040b0018
#define XPB_PCI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x040b0028
#define XPB_PCI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x040b002c
#define XPB_PCI0_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x040b0030
#define XPB_PCI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x040b0038
#define XPB_PCI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x040b003c
#define XPB_PCI0_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x040b0040
#define XPB_PCI0_ASSERTIONS_ASSERTIONSCONFIG 0x040b0044
#define XPB_PCI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x040b0048
#define XPB_PCI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x040b004c
#define XPB_PCI0_DSF_CPP_CONFIG_DSFCPPCONFIG 0x040b0050
#define XPB_PCI0_DSF_CPP_CONFIG_DSFCPPACTION 0x040b0054
#define XPB_PCI0_PERIPHERAL_TRNG_ASYNCRING 0x040c0000
#define XPB_PCI0_PERIPHERAL_TRNG_ASYNCTEST 0x040c0004
#define XPB_PCI0_PERIPHERAL_TRNG_ASYNCCONFIG 0x040c0010
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x040f0000
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x040f0008
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x040f0010
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x040f0014
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x040f0018
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x040f001c
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x040f0020
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x040f0024
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x040f0028
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x040f002c
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x040f0040
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x040f0044
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x040f0048
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x040f004c
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x040f0050
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x040f0054
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x040f0058
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x040f005c
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x040f0060
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x040f0064
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x040f0068
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x040f006c
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x040f0070
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x040f0074
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x040f0078
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x040f007c
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x040f0080
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x040f0084
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x040f0088
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x040f008c
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x040f0090
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x040f0094
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x040f0098
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x040f009c
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x040f00a0
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x040f00a4
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x040f00a8
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x040f00ac
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x040f00b0
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x040f00b4
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x040f00b8
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x040f00bc
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x040f00c0
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x040f00c4
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x040f00c8
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x040f00cc
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x040f00d0
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x040f00d4
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x040f00d8
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x040f00dc
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x040f00e0
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x040f00e4
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x040f00e8
#define XPB_PCI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x040f00ec
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG0 0x04100000
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG1 0x04100004
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG2 0x04100008
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG3 0x0410000c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIECPPTPUSHCREDIT 0x04100014
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATTOTAL 0x04100018
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATWRITE 0x0410001c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATREAD 0x04100020
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIESRAMCTL 0x04100024
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEARIERROR0 0x04100028
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEARIERROR1 0x0410002c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEARIERROR2 0x04100030
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEARIERROR3 0x04100034
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEARIERROR4 0x04100038
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEARIERROR5 0x0410003c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEARIERROR6 0x04100040
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEARIERROR7 0x04100044
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_SERDES4RDWR03TO00 0x04100048
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_SERDES4RDWR07TO04 0x0410004c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_SERDES4RDDATA03TO00 0x04100050
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_SERDES4RDDATA07TO04 0x04100054
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEASSERTCONFIG 0x04100058
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG0 0x04100060
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG1 0x04100064
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG2 0x04100068
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG3 0x0410006c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFENABLE0 0x04100070
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFENABLE1 0x04100074
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFBUSMASTEREN0 0x04100078
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFBUSMASTEREN1 0x0410007c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFFLRINPROG0 0x04100080
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFFLRINPROG1 0x04100084
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFTPHREQEN0 0x04100090
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFTPHREQEN1 0x04100094
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE0 0x04100098
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE1 0x0410009c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE2 0x041000a0
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE3 0x041000a4
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE4 0x041000a8
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE5 0x041000ac
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE0 0x041000b0
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE1 0x041000b4
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE2 0x041000b8
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE3 0x041000bc
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE4 0x041000c0
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE5 0x041000c4
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVFTPHPWRSTATE6 0x041000c8
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIESTATECHANGESTAT 0x041000cc
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF0 0x041000d0
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF1 0x041000d4
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF2 0x041000d8
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF3 0x041000dc
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF4 0x041000e0
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF5 0x041000e4
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF6 0x041000e8
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF7 0x041000ec
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF8 0x041000f0
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF9 0x041000f4
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF10 0x041000f8
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIELOCALLOWFREQ0 0x04100100
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIELOCALLOWFREQ1 0x04100104
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIELOCALFULLSWING0 0x04100108
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIELOCALFULLSWING1 0x0410010c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_0 0x04100110
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_1 0x04100114
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_2 0x04100118
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_3 0x0410011c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_4 0x04100120
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_5 0x04100124
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_6 0x04100128
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_7 0x0410012c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_8 0x04100130
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_9 0x04100134
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_10 0x04100138
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_11 0x0410013c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_12 0x04100140
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_13 0x04100144
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_14 0x04100148
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_15 0x0410014c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_16 0x04100150
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_17 0x04100154
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_18 0x04100158
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_19 0x0410015c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_20 0x04100160
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_21 0x04100164
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_22 0x04100168
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_23 0x0410016c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_24 0x04100170
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_25 0x04100174
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_26 0x04100178
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_27 0x0410017c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_28 0x04100180
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_29 0x04100184
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_30 0x04100188
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_31 0x0410018c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_0 0x04100190
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_1 0x04100194
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_2 0x04100198
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_3 0x0410019c
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_4 0x041001a0
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_5 0x041001a4
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_6 0x041001a8
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_7 0x041001ac
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER0 0x041001b0
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER1 0x041001b4
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER2 0x041001b8
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER3 0x041001bc
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA0 0x041001c0
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA1 0x041001c4
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA2 0x041001c8
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA3 0x041001cc
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIETXVENDORMSGHEADER0 0x041001d0
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIETXVENDORMSGHEADER1 0x041001d4
#define XPB_PCI0_CREDIT_TRACKER_CONFIG_PCIECREDITTHROTTLECFG 0x041001d8
#define XPB_PCI0_PCIE_COMPONENT_AND_PHY_PCIEINTMSIMSGABORTED 0x041001dc
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x05070000
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEWQCONFIG 0x05070004
#define XPB_PCI1_MU_PACKET_ENGINE_MUPECREDITS0 0x05070008
#define XPB_PCI1_MU_PACKET_ENGINE_MUPECREDITS1 0x0507000c
#define XPB_PCI1_MU_PACKET_ENGINE_MUPECREDITS2 0x05070010
#define XPB_PCI1_MU_PACKET_ENGINE_MUPECREDITS3 0x05070014
#define XPB_PCI1_MU_PACKET_ENGINE_MUPELBCONFIG 0x05070020
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x05070040
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x05070044
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x05070048
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x0507004c
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x05070050
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x05070054
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x05070058
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x0507005c
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x05070060
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x05070064
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x05070400
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x05070404
#define XPB_PCI1_MU_PACKET_ENGINE_MUPECONFIG 0x05070800
#define XPB_PCI1_MU_PACKET_ENGINE_MUPEACTION 0x05070804
#define XPB_PCI1_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x05070808
#define XPB_PCI1_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x0507080c
#define XPB_PCI1_MU_MISC_ENGINE_XPBERRCONFIG 0x05080000
#define XPB_PCI1_MU_MISC_ENGINE_XPBTOERRSTAT 0x05080004
#define XPB_PCI1_MU_MISC_ENGINE_XPBWRERRSTAT 0x05080008
#define XPB_PCI1_MU_MISC_ENGINE_SWCREDITLIMIT 0x0508000c
#define XPB_PCI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x05080010
#define XPB_PCI1_MU_MISC_ENGINE_RING_0_BASE 0x05080100
#define XPB_PCI1_MU_MISC_ENGINE_RING_0_HEAD 0x05080104
#define XPB_PCI1_MU_MISC_ENGINE_RING_0_TAIL 0x05080108
#define XPB_PCI1_MU_MISC_ENGINE_RING_1_BASE 0x05080110
#define XPB_PCI1_MU_MISC_ENGINE_RING_1_HEAD 0x05080114
#define XPB_PCI1_MU_MISC_ENGINE_RING_1_TAIL 0x05080118
#define XPB_PCI1_MU_MISC_ENGINE_RING_2_BASE 0x05080120
#define XPB_PCI1_MU_MISC_ENGINE_RING_2_HEAD 0x05080124
#define XPB_PCI1_MU_MISC_ENGINE_RING_2_TAIL 0x05080128
#define XPB_PCI1_MU_MISC_ENGINE_RING_3_BASE 0x05080130
#define XPB_PCI1_MU_MISC_ENGINE_RING_3_HEAD 0x05080134
#define XPB_PCI1_MU_MISC_ENGINE_RING_3_TAIL 0x05080138
#define XPB_PCI1_MU_MISC_ENGINE_RING_4_BASE 0x05080140
#define XPB_PCI1_MU_MISC_ENGINE_RING_4_HEAD 0x05080144
#define XPB_PCI1_MU_MISC_ENGINE_RING_4_TAIL 0x05080148
#define XPB_PCI1_MU_MISC_ENGINE_RING_5_BASE 0x05080150
#define XPB_PCI1_MU_MISC_ENGINE_RING_5_HEAD 0x05080154
#define XPB_PCI1_MU_MISC_ENGINE_RING_5_TAIL 0x05080158
#define XPB_PCI1_MU_MISC_ENGINE_RING_6_BASE 0x05080160
#define XPB_PCI1_MU_MISC_ENGINE_RING_6_HEAD 0x05080164
#define XPB_PCI1_MU_MISC_ENGINE_RING_6_TAIL 0x05080168
#define XPB_PCI1_MU_MISC_ENGINE_RING_7_BASE 0x05080170
#define XPB_PCI1_MU_MISC_ENGINE_RING_7_HEAD 0x05080174
#define XPB_PCI1_MU_MISC_ENGINE_RING_7_TAIL 0x05080178
#define XPB_PCI1_MU_MISC_ENGINE_RING_8_BASE 0x05080180
#define XPB_PCI1_MU_MISC_ENGINE_RING_8_HEAD 0x05080184
#define XPB_PCI1_MU_MISC_ENGINE_RING_8_TAIL 0x05080188
#define XPB_PCI1_MU_MISC_ENGINE_RING_9_BASE 0x05080190
#define XPB_PCI1_MU_MISC_ENGINE_RING_9_HEAD 0x05080194
#define XPB_PCI1_MU_MISC_ENGINE_RING_9_TAIL 0x05080198
#define XPB_PCI1_MU_MISC_ENGINE_RING_10_BASE 0x050801a0
#define XPB_PCI1_MU_MISC_ENGINE_RING_10_HEAD 0x050801a4
#define XPB_PCI1_MU_MISC_ENGINE_RING_10_TAIL 0x050801a8
#define XPB_PCI1_MU_MISC_ENGINE_RING_11_BASE 0x050801b0
#define XPB_PCI1_MU_MISC_ENGINE_RING_11_HEAD 0x050801b4
#define XPB_PCI1_MU_MISC_ENGINE_RING_11_TAIL 0x050801b8
#define XPB_PCI1_MU_MISC_ENGINE_RING_12_BASE 0x050801c0
#define XPB_PCI1_MU_MISC_ENGINE_RING_12_HEAD 0x050801c4
#define XPB_PCI1_MU_MISC_ENGINE_RING_12_TAIL 0x050801c8
#define XPB_PCI1_MU_MISC_ENGINE_RING_13_BASE 0x050801d0
#define XPB_PCI1_MU_MISC_ENGINE_RING_13_HEAD 0x050801d4
#define XPB_PCI1_MU_MISC_ENGINE_RING_13_TAIL 0x050801d8
#define XPB_PCI1_MU_MISC_ENGINE_RING_14_BASE 0x050801e0
#define XPB_PCI1_MU_MISC_ENGINE_RING_14_HEAD 0x050801e4
#define XPB_PCI1_MU_MISC_ENGINE_RING_14_TAIL 0x050801e8
#define XPB_PCI1_MU_MISC_ENGINE_RING_15_BASE 0x050801f0
#define XPB_PCI1_MU_MISC_ENGINE_RING_15_HEAD 0x050801f4
#define XPB_PCI1_MU_MISC_ENGINE_RING_15_TAIL 0x050801f8
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x050a0000
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x050a0004
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x050a0008
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x050a000c
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x050a0010
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x050a0014
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x050a0018
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x050a001c
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x050a0020
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x050a0024
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x050a0028
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x050a002c
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x050a0030
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x050a0034
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x050a0038
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x050a003c
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x050a0040
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x050a0044
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x050a0048
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x050a004c
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x050a0050
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x050a0054
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x050a0058
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x050a005c
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x050a0060
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x050a0064
#define XPB_PCI1_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x050a0068
#define XPB_PCI1_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x050b0000
#define XPB_PCI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x050b0008
#define XPB_PCI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x050b0010
#define XPB_PCI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x050b0018
#define XPB_PCI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x050b0028
#define XPB_PCI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x050b002c
#define XPB_PCI1_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x050b0030
#define XPB_PCI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x050b0038
#define XPB_PCI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x050b003c
#define XPB_PCI1_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x050b0040
#define XPB_PCI1_ASSERTIONS_ASSERTIONSCONFIG 0x050b0044
#define XPB_PCI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x050b0048
#define XPB_PCI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x050b004c
#define XPB_PCI1_DSF_CPP_CONFIG_DSFCPPCONFIG 0x050b0050
#define XPB_PCI1_DSF_CPP_CONFIG_DSFCPPACTION 0x050b0054
#define XPB_PCI1_PERIPHERAL_TRNG_ASYNCRING 0x050c0000
#define XPB_PCI1_PERIPHERAL_TRNG_ASYNCTEST 0x050c0004
#define XPB_PCI1_PERIPHERAL_TRNG_ASYNCCONFIG 0x050c0010
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x050f0000
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x050f0008
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x050f0010
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x050f0014
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x050f0018
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x050f001c
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x050f0020
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x050f0024
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x050f0028
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x050f002c
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x050f0040
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x050f0044
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x050f0048
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x050f004c
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x050f0050
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x050f0054
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x050f0058
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x050f005c
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x050f0060
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x050f0064
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x050f0068
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x050f006c
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x050f0070
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x050f0074
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x050f0078
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x050f007c
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x050f0080
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x050f0084
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x050f0088
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x050f008c
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x050f0090
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x050f0094
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x050f0098
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x050f009c
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x050f00a0
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x050f00a4
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x050f00a8
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x050f00ac
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x050f00b0
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x050f00b4
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x050f00b8
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x050f00bc
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x050f00c0
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x050f00c4
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x050f00c8
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x050f00cc
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x050f00d0
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x050f00d4
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x050f00d8
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x050f00dc
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x050f00e0
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x050f00e4
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x050f00e8
#define XPB_PCI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x050f00ec
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG0 0x05100000
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG1 0x05100004
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG2 0x05100008
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG3 0x0510000c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIECPPTPUSHCREDIT 0x05100014
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATTOTAL 0x05100018
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATWRITE 0x0510001c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATREAD 0x05100020
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIESRAMCTL 0x05100024
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEARIERROR0 0x05100028
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEARIERROR1 0x0510002c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEARIERROR2 0x05100030
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEARIERROR3 0x05100034
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEARIERROR4 0x05100038
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEARIERROR5 0x0510003c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEARIERROR6 0x05100040
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEARIERROR7 0x05100044
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_SERDES4RDWR03TO00 0x05100048
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_SERDES4RDWR07TO04 0x0510004c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_SERDES4RDDATA03TO00 0x05100050
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_SERDES4RDDATA07TO04 0x05100054
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEASSERTCONFIG 0x05100058
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG0 0x05100060
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG1 0x05100064
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG2 0x05100068
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG3 0x0510006c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFENABLE0 0x05100070
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFENABLE1 0x05100074
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFBUSMASTEREN0 0x05100078
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFBUSMASTEREN1 0x0510007c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFFLRINPROG0 0x05100080
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFFLRINPROG1 0x05100084
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFTPHREQEN0 0x05100090
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFTPHREQEN1 0x05100094
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE0 0x05100098
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE1 0x0510009c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE2 0x051000a0
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE3 0x051000a4
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE4 0x051000a8
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE5 0x051000ac
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE0 0x051000b0
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE1 0x051000b4
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE2 0x051000b8
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE3 0x051000bc
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE4 0x051000c0
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE5 0x051000c4
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVFTPHPWRSTATE6 0x051000c8
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIESTATECHANGESTAT 0x051000cc
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF0 0x051000d0
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF1 0x051000d4
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF2 0x051000d8
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF3 0x051000dc
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF4 0x051000e0
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF5 0x051000e4
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF6 0x051000e8
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF7 0x051000ec
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF8 0x051000f0
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF9 0x051000f4
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF10 0x051000f8
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIELOCALLOWFREQ0 0x05100100
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIELOCALLOWFREQ1 0x05100104
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIELOCALFULLSWING0 0x05100108
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIELOCALFULLSWING1 0x0510010c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_0 0x05100110
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_1 0x05100114
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_2 0x05100118
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_3 0x0510011c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_4 0x05100120
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_5 0x05100124
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_6 0x05100128
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_7 0x0510012c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_8 0x05100130
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_9 0x05100134
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_10 0x05100138
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_11 0x0510013c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_12 0x05100140
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_13 0x05100144
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_14 0x05100148
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_15 0x0510014c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_16 0x05100150
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_17 0x05100154
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_18 0x05100158
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_19 0x0510015c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_20 0x05100160
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_21 0x05100164
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_22 0x05100168
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_23 0x0510016c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_24 0x05100170
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_25 0x05100174
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_26 0x05100178
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_27 0x0510017c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_28 0x05100180
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_29 0x05100184
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_30 0x05100188
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_31 0x0510018c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_0 0x05100190
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_1 0x05100194
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_2 0x05100198
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_3 0x0510019c
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_4 0x051001a0
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_5 0x051001a4
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_6 0x051001a8
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_7 0x051001ac
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER0 0x051001b0
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER1 0x051001b4
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER2 0x051001b8
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER3 0x051001bc
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA0 0x051001c0
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA1 0x051001c4
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA2 0x051001c8
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA3 0x051001cc
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIETXVENDORMSGHEADER0 0x051001d0
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIETXVENDORMSGHEADER1 0x051001d4
#define XPB_PCI1_CREDIT_TRACKER_CONFIG_PCIECREDITTHROTTLECFG 0x051001d8
#define XPB_PCI1_PCIE_COMPONENT_AND_PHY_PCIEINTMSIMSGABORTED 0x051001dc
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x06070000
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEWQCONFIG 0x06070004
#define XPB_PCI2_MU_PACKET_ENGINE_MUPECREDITS0 0x06070008
#define XPB_PCI2_MU_PACKET_ENGINE_MUPECREDITS1 0x0607000c
#define XPB_PCI2_MU_PACKET_ENGINE_MUPECREDITS2 0x06070010
#define XPB_PCI2_MU_PACKET_ENGINE_MUPECREDITS3 0x06070014
#define XPB_PCI2_MU_PACKET_ENGINE_MUPELBCONFIG 0x06070020
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x06070040
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x06070044
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x06070048
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x0607004c
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x06070050
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x06070054
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x06070058
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x0607005c
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x06070060
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x06070064
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x06070400
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x06070404
#define XPB_PCI2_MU_PACKET_ENGINE_MUPECONFIG 0x06070800
#define XPB_PCI2_MU_PACKET_ENGINE_MUPEACTION 0x06070804
#define XPB_PCI2_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x06070808
#define XPB_PCI2_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x0607080c
#define XPB_PCI2_MU_MISC_ENGINE_XPBERRCONFIG 0x06080000
#define XPB_PCI2_MU_MISC_ENGINE_XPBTOERRSTAT 0x06080004
#define XPB_PCI2_MU_MISC_ENGINE_XPBWRERRSTAT 0x06080008
#define XPB_PCI2_MU_MISC_ENGINE_SWCREDITLIMIT 0x0608000c
#define XPB_PCI2_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x06080010
#define XPB_PCI2_MU_MISC_ENGINE_RING_0_BASE 0x06080100
#define XPB_PCI2_MU_MISC_ENGINE_RING_0_HEAD 0x06080104
#define XPB_PCI2_MU_MISC_ENGINE_RING_0_TAIL 0x06080108
#define XPB_PCI2_MU_MISC_ENGINE_RING_1_BASE 0x06080110
#define XPB_PCI2_MU_MISC_ENGINE_RING_1_HEAD 0x06080114
#define XPB_PCI2_MU_MISC_ENGINE_RING_1_TAIL 0x06080118
#define XPB_PCI2_MU_MISC_ENGINE_RING_2_BASE 0x06080120
#define XPB_PCI2_MU_MISC_ENGINE_RING_2_HEAD 0x06080124
#define XPB_PCI2_MU_MISC_ENGINE_RING_2_TAIL 0x06080128
#define XPB_PCI2_MU_MISC_ENGINE_RING_3_BASE 0x06080130
#define XPB_PCI2_MU_MISC_ENGINE_RING_3_HEAD 0x06080134
#define XPB_PCI2_MU_MISC_ENGINE_RING_3_TAIL 0x06080138
#define XPB_PCI2_MU_MISC_ENGINE_RING_4_BASE 0x06080140
#define XPB_PCI2_MU_MISC_ENGINE_RING_4_HEAD 0x06080144
#define XPB_PCI2_MU_MISC_ENGINE_RING_4_TAIL 0x06080148
#define XPB_PCI2_MU_MISC_ENGINE_RING_5_BASE 0x06080150
#define XPB_PCI2_MU_MISC_ENGINE_RING_5_HEAD 0x06080154
#define XPB_PCI2_MU_MISC_ENGINE_RING_5_TAIL 0x06080158
#define XPB_PCI2_MU_MISC_ENGINE_RING_6_BASE 0x06080160
#define XPB_PCI2_MU_MISC_ENGINE_RING_6_HEAD 0x06080164
#define XPB_PCI2_MU_MISC_ENGINE_RING_6_TAIL 0x06080168
#define XPB_PCI2_MU_MISC_ENGINE_RING_7_BASE 0x06080170
#define XPB_PCI2_MU_MISC_ENGINE_RING_7_HEAD 0x06080174
#define XPB_PCI2_MU_MISC_ENGINE_RING_7_TAIL 0x06080178
#define XPB_PCI2_MU_MISC_ENGINE_RING_8_BASE 0x06080180
#define XPB_PCI2_MU_MISC_ENGINE_RING_8_HEAD 0x06080184
#define XPB_PCI2_MU_MISC_ENGINE_RING_8_TAIL 0x06080188
#define XPB_PCI2_MU_MISC_ENGINE_RING_9_BASE 0x06080190
#define XPB_PCI2_MU_MISC_ENGINE_RING_9_HEAD 0x06080194
#define XPB_PCI2_MU_MISC_ENGINE_RING_9_TAIL 0x06080198
#define XPB_PCI2_MU_MISC_ENGINE_RING_10_BASE 0x060801a0
#define XPB_PCI2_MU_MISC_ENGINE_RING_10_HEAD 0x060801a4
#define XPB_PCI2_MU_MISC_ENGINE_RING_10_TAIL 0x060801a8
#define XPB_PCI2_MU_MISC_ENGINE_RING_11_BASE 0x060801b0
#define XPB_PCI2_MU_MISC_ENGINE_RING_11_HEAD 0x060801b4
#define XPB_PCI2_MU_MISC_ENGINE_RING_11_TAIL 0x060801b8
#define XPB_PCI2_MU_MISC_ENGINE_RING_12_BASE 0x060801c0
#define XPB_PCI2_MU_MISC_ENGINE_RING_12_HEAD 0x060801c4
#define XPB_PCI2_MU_MISC_ENGINE_RING_12_TAIL 0x060801c8
#define XPB_PCI2_MU_MISC_ENGINE_RING_13_BASE 0x060801d0
#define XPB_PCI2_MU_MISC_ENGINE_RING_13_HEAD 0x060801d4
#define XPB_PCI2_MU_MISC_ENGINE_RING_13_TAIL 0x060801d8
#define XPB_PCI2_MU_MISC_ENGINE_RING_14_BASE 0x060801e0
#define XPB_PCI2_MU_MISC_ENGINE_RING_14_HEAD 0x060801e4
#define XPB_PCI2_MU_MISC_ENGINE_RING_14_TAIL 0x060801e8
#define XPB_PCI2_MU_MISC_ENGINE_RING_15_BASE 0x060801f0
#define XPB_PCI2_MU_MISC_ENGINE_RING_15_HEAD 0x060801f4
#define XPB_PCI2_MU_MISC_ENGINE_RING_15_TAIL 0x060801f8
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x060a0000
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x060a0004
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x060a0008
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x060a000c
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x060a0010
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x060a0014
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x060a0018
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x060a001c
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x060a0020
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x060a0024
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x060a0028
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x060a002c
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x060a0030
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x060a0034
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x060a0038
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x060a003c
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x060a0040
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x060a0044
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x060a0048
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x060a004c
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x060a0050
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x060a0054
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x060a0058
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x060a005c
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x060a0060
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x060a0064
#define XPB_PCI2_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x060a0068
#define XPB_PCI2_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x060b0000
#define XPB_PCI2_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x060b0008
#define XPB_PCI2_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x060b0010
#define XPB_PCI2_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x060b0018
#define XPB_PCI2_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x060b0028
#define XPB_PCI2_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x060b002c
#define XPB_PCI2_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x060b0030
#define XPB_PCI2_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x060b0038
#define XPB_PCI2_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x060b003c
#define XPB_PCI2_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x060b0040
#define XPB_PCI2_ASSERTIONS_ASSERTIONSCONFIG 0x060b0044
#define XPB_PCI2_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x060b0048
#define XPB_PCI2_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x060b004c
#define XPB_PCI2_DSF_CPP_CONFIG_DSFCPPCONFIG 0x060b0050
#define XPB_PCI2_DSF_CPP_CONFIG_DSFCPPACTION 0x060b0054
#define XPB_PCI2_PERIPHERAL_TRNG_ASYNCRING 0x060c0000
#define XPB_PCI2_PERIPHERAL_TRNG_ASYNCTEST 0x060c0004
#define XPB_PCI2_PERIPHERAL_TRNG_ASYNCCONFIG 0x060c0010
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x060f0000
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x060f0008
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x060f0010
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x060f0014
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x060f0018
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x060f001c
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x060f0020
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x060f0024
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x060f0028
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x060f002c
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x060f0040
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x060f0044
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x060f0048
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x060f004c
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x060f0050
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x060f0054
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x060f0058
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x060f005c
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x060f0060
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x060f0064
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x060f0068
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x060f006c
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x060f0070
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x060f0074
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x060f0078
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x060f007c
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x060f0080
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x060f0084
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x060f0088
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x060f008c
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x060f0090
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x060f0094
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x060f0098
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x060f009c
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x060f00a0
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x060f00a4
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x060f00a8
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x060f00ac
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x060f00b0
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x060f00b4
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x060f00b8
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x060f00bc
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x060f00c0
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x060f00c4
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x060f00c8
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x060f00cc
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x060f00d0
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x060f00d4
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x060f00d8
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x060f00dc
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x060f00e0
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x060f00e4
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x060f00e8
#define XPB_PCI2_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x060f00ec
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG0 0x06100000
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG1 0x06100004
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG2 0x06100008
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG3 0x0610000c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIECPPTPUSHCREDIT 0x06100014
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATTOTAL 0x06100018
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATWRITE 0x0610001c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATREAD 0x06100020
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIESRAMCTL 0x06100024
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEARIERROR0 0x06100028
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEARIERROR1 0x0610002c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEARIERROR2 0x06100030
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEARIERROR3 0x06100034
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEARIERROR4 0x06100038
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEARIERROR5 0x0610003c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEARIERROR6 0x06100040
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEARIERROR7 0x06100044
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_SERDES4RDWR03TO00 0x06100048
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_SERDES4RDWR07TO04 0x0610004c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_SERDES4RDDATA03TO00 0x06100050
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_SERDES4RDDATA07TO04 0x06100054
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEASSERTCONFIG 0x06100058
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG0 0x06100060
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG1 0x06100064
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG2 0x06100068
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG3 0x0610006c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFENABLE0 0x06100070
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFENABLE1 0x06100074
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFBUSMASTEREN0 0x06100078
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFBUSMASTEREN1 0x0610007c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFFLRINPROG0 0x06100080
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFFLRINPROG1 0x06100084
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFTPHREQEN0 0x06100090
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFTPHREQEN1 0x06100094
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE0 0x06100098
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE1 0x0610009c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE2 0x061000a0
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE3 0x061000a4
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE4 0x061000a8
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE5 0x061000ac
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE0 0x061000b0
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE1 0x061000b4
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE2 0x061000b8
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE3 0x061000bc
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE4 0x061000c0
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE5 0x061000c4
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVFTPHPWRSTATE6 0x061000c8
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIESTATECHANGESTAT 0x061000cc
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF0 0x061000d0
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF1 0x061000d4
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF2 0x061000d8
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF3 0x061000dc
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF4 0x061000e0
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF5 0x061000e4
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF6 0x061000e8
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF7 0x061000ec
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF8 0x061000f0
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF9 0x061000f4
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF10 0x061000f8
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIELOCALLOWFREQ0 0x06100100
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIELOCALLOWFREQ1 0x06100104
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIELOCALFULLSWING0 0x06100108
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIELOCALFULLSWING1 0x0610010c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_0 0x06100110
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_1 0x06100114
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_2 0x06100118
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_3 0x0610011c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_4 0x06100120
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_5 0x06100124
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_6 0x06100128
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_7 0x0610012c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_8 0x06100130
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_9 0x06100134
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_10 0x06100138
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_11 0x0610013c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_12 0x06100140
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_13 0x06100144
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_14 0x06100148
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_15 0x0610014c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_16 0x06100150
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_17 0x06100154
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_18 0x06100158
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_19 0x0610015c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_20 0x06100160
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_21 0x06100164
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_22 0x06100168
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_23 0x0610016c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_24 0x06100170
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_25 0x06100174
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_26 0x06100178
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_27 0x0610017c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_28 0x06100180
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_29 0x06100184
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_30 0x06100188
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_31 0x0610018c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_0 0x06100190
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_1 0x06100194
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_2 0x06100198
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_3 0x0610019c
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_4 0x061001a0
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_5 0x061001a4
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_6 0x061001a8
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_7 0x061001ac
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER0 0x061001b0
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER1 0x061001b4
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER2 0x061001b8
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER3 0x061001bc
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA0 0x061001c0
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA1 0x061001c4
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA2 0x061001c8
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA3 0x061001cc
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIETXVENDORMSGHEADER0 0x061001d0
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIETXVENDORMSGHEADER1 0x061001d4
#define XPB_PCI2_CREDIT_TRACKER_CONFIG_PCIECREDITTHROTTLECFG 0x061001d8
#define XPB_PCI2_PCIE_COMPONENT_AND_PHY_PCIEINTMSIMSGABORTED 0x061001dc
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x07070000
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEWQCONFIG 0x07070004
#define XPB_PCI3_MU_PACKET_ENGINE_MUPECREDITS0 0x07070008
#define XPB_PCI3_MU_PACKET_ENGINE_MUPECREDITS1 0x0707000c
#define XPB_PCI3_MU_PACKET_ENGINE_MUPECREDITS2 0x07070010
#define XPB_PCI3_MU_PACKET_ENGINE_MUPECREDITS3 0x07070014
#define XPB_PCI3_MU_PACKET_ENGINE_MUPELBCONFIG 0x07070020
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x07070040
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x07070044
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x07070048
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x0707004c
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x07070050
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x07070054
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x07070058
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x0707005c
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x07070060
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x07070064
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x07070400
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x07070404
#define XPB_PCI3_MU_PACKET_ENGINE_MUPECONFIG 0x07070800
#define XPB_PCI3_MU_PACKET_ENGINE_MUPEACTION 0x07070804
#define XPB_PCI3_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x07070808
#define XPB_PCI3_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x0707080c
#define XPB_PCI3_MU_MISC_ENGINE_XPBERRCONFIG 0x07080000
#define XPB_PCI3_MU_MISC_ENGINE_XPBTOERRSTAT 0x07080004
#define XPB_PCI3_MU_MISC_ENGINE_XPBWRERRSTAT 0x07080008
#define XPB_PCI3_MU_MISC_ENGINE_SWCREDITLIMIT 0x0708000c
#define XPB_PCI3_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x07080010
#define XPB_PCI3_MU_MISC_ENGINE_RING_0_BASE 0x07080100
#define XPB_PCI3_MU_MISC_ENGINE_RING_0_HEAD 0x07080104
#define XPB_PCI3_MU_MISC_ENGINE_RING_0_TAIL 0x07080108
#define XPB_PCI3_MU_MISC_ENGINE_RING_1_BASE 0x07080110
#define XPB_PCI3_MU_MISC_ENGINE_RING_1_HEAD 0x07080114
#define XPB_PCI3_MU_MISC_ENGINE_RING_1_TAIL 0x07080118
#define XPB_PCI3_MU_MISC_ENGINE_RING_2_BASE 0x07080120
#define XPB_PCI3_MU_MISC_ENGINE_RING_2_HEAD 0x07080124
#define XPB_PCI3_MU_MISC_ENGINE_RING_2_TAIL 0x07080128
#define XPB_PCI3_MU_MISC_ENGINE_RING_3_BASE 0x07080130
#define XPB_PCI3_MU_MISC_ENGINE_RING_3_HEAD 0x07080134
#define XPB_PCI3_MU_MISC_ENGINE_RING_3_TAIL 0x07080138
#define XPB_PCI3_MU_MISC_ENGINE_RING_4_BASE 0x07080140
#define XPB_PCI3_MU_MISC_ENGINE_RING_4_HEAD 0x07080144
#define XPB_PCI3_MU_MISC_ENGINE_RING_4_TAIL 0x07080148
#define XPB_PCI3_MU_MISC_ENGINE_RING_5_BASE 0x07080150
#define XPB_PCI3_MU_MISC_ENGINE_RING_5_HEAD 0x07080154
#define XPB_PCI3_MU_MISC_ENGINE_RING_5_TAIL 0x07080158
#define XPB_PCI3_MU_MISC_ENGINE_RING_6_BASE 0x07080160
#define XPB_PCI3_MU_MISC_ENGINE_RING_6_HEAD 0x07080164
#define XPB_PCI3_MU_MISC_ENGINE_RING_6_TAIL 0x07080168
#define XPB_PCI3_MU_MISC_ENGINE_RING_7_BASE 0x07080170
#define XPB_PCI3_MU_MISC_ENGINE_RING_7_HEAD 0x07080174
#define XPB_PCI3_MU_MISC_ENGINE_RING_7_TAIL 0x07080178
#define XPB_PCI3_MU_MISC_ENGINE_RING_8_BASE 0x07080180
#define XPB_PCI3_MU_MISC_ENGINE_RING_8_HEAD 0x07080184
#define XPB_PCI3_MU_MISC_ENGINE_RING_8_TAIL 0x07080188
#define XPB_PCI3_MU_MISC_ENGINE_RING_9_BASE 0x07080190
#define XPB_PCI3_MU_MISC_ENGINE_RING_9_HEAD 0x07080194
#define XPB_PCI3_MU_MISC_ENGINE_RING_9_TAIL 0x07080198
#define XPB_PCI3_MU_MISC_ENGINE_RING_10_BASE 0x070801a0
#define XPB_PCI3_MU_MISC_ENGINE_RING_10_HEAD 0x070801a4
#define XPB_PCI3_MU_MISC_ENGINE_RING_10_TAIL 0x070801a8
#define XPB_PCI3_MU_MISC_ENGINE_RING_11_BASE 0x070801b0
#define XPB_PCI3_MU_MISC_ENGINE_RING_11_HEAD 0x070801b4
#define XPB_PCI3_MU_MISC_ENGINE_RING_11_TAIL 0x070801b8
#define XPB_PCI3_MU_MISC_ENGINE_RING_12_BASE 0x070801c0
#define XPB_PCI3_MU_MISC_ENGINE_RING_12_HEAD 0x070801c4
#define XPB_PCI3_MU_MISC_ENGINE_RING_12_TAIL 0x070801c8
#define XPB_PCI3_MU_MISC_ENGINE_RING_13_BASE 0x070801d0
#define XPB_PCI3_MU_MISC_ENGINE_RING_13_HEAD 0x070801d4
#define XPB_PCI3_MU_MISC_ENGINE_RING_13_TAIL 0x070801d8
#define XPB_PCI3_MU_MISC_ENGINE_RING_14_BASE 0x070801e0
#define XPB_PCI3_MU_MISC_ENGINE_RING_14_HEAD 0x070801e4
#define XPB_PCI3_MU_MISC_ENGINE_RING_14_TAIL 0x070801e8
#define XPB_PCI3_MU_MISC_ENGINE_RING_15_BASE 0x070801f0
#define XPB_PCI3_MU_MISC_ENGINE_RING_15_HEAD 0x070801f4
#define XPB_PCI3_MU_MISC_ENGINE_RING_15_TAIL 0x070801f8
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x070a0000
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x070a0004
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x070a0008
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x070a000c
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x070a0010
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x070a0014
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x070a0018
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x070a001c
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x070a0020
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x070a0024
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x070a0028
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x070a002c
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x070a0030
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x070a0034
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x070a0038
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x070a003c
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x070a0040
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x070a0044
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x070a0048
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x070a004c
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x070a0050
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x070a0054
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x070a0058
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x070a005c
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x070a0060
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x070a0064
#define XPB_PCI3_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x070a0068
#define XPB_PCI3_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x070b0000
#define XPB_PCI3_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x070b0008
#define XPB_PCI3_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x070b0010
#define XPB_PCI3_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x070b0018
#define XPB_PCI3_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x070b0028
#define XPB_PCI3_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x070b002c
#define XPB_PCI3_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x070b0030
#define XPB_PCI3_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x070b0038
#define XPB_PCI3_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x070b003c
#define XPB_PCI3_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x070b0040
#define XPB_PCI3_ASSERTIONS_ASSERTIONSCONFIG 0x070b0044
#define XPB_PCI3_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x070b0048
#define XPB_PCI3_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x070b004c
#define XPB_PCI3_DSF_CPP_CONFIG_DSFCPPCONFIG 0x070b0050
#define XPB_PCI3_DSF_CPP_CONFIG_DSFCPPACTION 0x070b0054
#define XPB_PCI3_PERIPHERAL_TRNG_ASYNCRING 0x070c0000
#define XPB_PCI3_PERIPHERAL_TRNG_ASYNCTEST 0x070c0004
#define XPB_PCI3_PERIPHERAL_TRNG_ASYNCCONFIG 0x070c0010
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x070f0000
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x070f0008
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x070f0010
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x070f0014
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x070f0018
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x070f001c
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x070f0020
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x070f0024
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x070f0028
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x070f002c
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x070f0040
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x070f0044
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x070f0048
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x070f004c
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x070f0050
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x070f0054
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x070f0058
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x070f005c
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x070f0060
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x070f0064
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x070f0068
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x070f006c
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x070f0070
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x070f0074
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x070f0078
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x070f007c
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x070f0080
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x070f0084
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x070f0088
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x070f008c
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x070f0090
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x070f0094
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x070f0098
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x070f009c
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x070f00a0
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x070f00a4
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x070f00a8
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x070f00ac
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x070f00b0
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x070f00b4
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x070f00b8
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x070f00bc
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x070f00c0
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x070f00c4
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x070f00c8
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x070f00cc
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x070f00d0
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x070f00d4
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x070f00d8
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x070f00dc
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x070f00e0
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x070f00e4
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x070f00e8
#define XPB_PCI3_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x070f00ec
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG0 0x07100000
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG1 0x07100004
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG2 0x07100008
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIECOMPCONFIG3 0x0710000c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIECPPTPUSHCREDIT 0x07100014
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATTOTAL 0x07100018
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATWRITE 0x0710001c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPCIEMSTATREAD 0x07100020
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIESRAMCTL 0x07100024
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEARIERROR0 0x07100028
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEARIERROR1 0x0710002c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEARIERROR2 0x07100030
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEARIERROR3 0x07100034
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEARIERROR4 0x07100038
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEARIERROR5 0x0710003c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEARIERROR6 0x07100040
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEARIERROR7 0x07100044
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_SERDES4RDWR03TO00 0x07100048
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_SERDES4RDWR07TO04 0x0710004c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_SERDES4RDDATA03TO00 0x07100050
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_SERDES4RDDATA07TO04 0x07100054
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEASSERTCONFIG 0x07100058
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG0 0x07100060
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG1 0x07100064
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG2 0x07100068
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIECNTRLRCONFIG3 0x0710006c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFENABLE0 0x07100070
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFENABLE1 0x07100074
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFBUSMASTEREN0 0x07100078
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFBUSMASTEREN1 0x0710007c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFFLRINPROG0 0x07100080
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFFLRINPROG1 0x07100084
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFTPHREQEN0 0x07100090
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFTPHREQEN1 0x07100094
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE0 0x07100098
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE1 0x0710009c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE2 0x071000a0
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE3 0x071000a4
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE4 0x071000a8
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFPWRSTATE5 0x071000ac
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE0 0x071000b0
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE1 0x071000b4
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE2 0x071000b8
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE3 0x071000bc
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE4 0x071000c0
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFTPHSTATE5 0x071000c4
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVFTPHPWRSTATE6 0x071000c8
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIESTATECHANGESTAT 0x071000cc
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF0 0x071000d0
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF1 0x071000d4
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF2 0x071000d8
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF3 0x071000dc
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF4 0x071000e0
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF5 0x071000e4
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF6 0x071000e8
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF7 0x071000ec
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF8 0x071000f0
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF9 0x071000f4
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEPRESETCOEFF10 0x071000f8
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIELOCALLOWFREQ0 0x07100100
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIELOCALLOWFREQ1 0x07100104
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIELOCALFULLSWING0 0x07100108
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIELOCALFULLSWING1 0x0710010c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_0 0x07100110
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_1 0x07100114
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_2 0x07100118
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_3 0x0710011c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_4 0x07100120
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_5 0x07100124
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_6 0x07100128
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_7 0x0710012c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_8 0x07100130
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_9 0x07100134
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_10 0x07100138
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_11 0x0710013c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_12 0x07100140
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_13 0x07100144
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_14 0x07100148
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_15 0x0710014c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_16 0x07100150
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_17 0x07100154
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_18 0x07100158
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_19 0x0710015c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_20 0x07100160
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_21 0x07100164
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_22 0x07100168
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_23 0x0710016c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_24 0x07100170
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_25 0x07100174
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_26 0x07100178
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_27 0x0710017c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_28 0x07100180
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_29 0x07100184
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_30 0x07100188
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEEVENTMSIFUNCMAP_31 0x0710018c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_0 0x07100190
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_1 0x07100194
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_2 0x07100198
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_3 0x0710019c
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_4 0x071001a0
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_5 0x071001a4
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_6 0x071001a8
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEMSIXPENDBITARRAY_7 0x071001ac
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER0 0x071001b0
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER1 0x071001b4
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER2 0x071001b8
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGHEADER3 0x071001bc
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA0 0x071001c0
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA1 0x071001c4
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA2 0x071001c8
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEVENDORMSGDATA3 0x071001cc
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIETXVENDORMSGHEADER0 0x071001d0
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIETXVENDORMSGHEADER1 0x071001d4
#define XPB_PCI3_CREDIT_TRACKER_CONFIG_PCIECREDITTHROTTLECFG 0x071001d8
#define XPB_PCI3_PCIE_COMPONENT_AND_PHY_PCIEINTMSIMSGABORTED 0x071001dc
#define XPB_NBI0_NBI_DMA_CSR_NBIDMACFG 0x08100000
#define XPB_NBI0_NBI_DMA_CSR_NBIDMASPARE 0x08100004
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABLQEVENT 0x0810000c
#define XPB_NBI0_NBI_DMA_CSR_NBIDMARATE 0x08100010
#define XPB_NBI0_NBI_DMA_CSR_NBIDMACREDIT 0x08100014
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPECHAINEND 0x08100018
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABP0CFG 0x08100020
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABP1CFG 0x08100024
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABP2CFG 0x08100028
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABP3CFG 0x0810002c
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABP4CFG 0x08100030
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABP5CFG 0x08100034
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABP6CFG 0x08100038
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABP7CFG 0x0810003c
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE0CFG 0x08100040
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE1CFG 0x08100044
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE2CFG 0x08100048
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE3CFG 0x0810004c
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE4CFG 0x08100050
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE5CFG 0x08100054
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE6CFG 0x08100058
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE7CFG 0x0810005c
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE8CFG 0x08100060
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE9CFG 0x08100064
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE10CFG 0x08100068
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE11CFG 0x0810006c
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE12CFG 0x08100070
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE13CFG 0x08100074
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE14CFG 0x08100078
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE15CFG 0x0810007c
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE16CFG 0x08100080
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE17CFG 0x08100084
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE18CFG 0x08100088
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE19CFG 0x0810008c
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE20CFG 0x08100090
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE21CFG 0x08100094
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE22CFG 0x08100098
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE23CFG 0x0810009c
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE24CFG 0x081000a0
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE25CFG 0x081000a4
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE26CFG 0x081000a8
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE27CFG 0x081000ac
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE28CFG 0x081000b0
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE29CFG 0x081000b4
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE30CFG 0x081000b8
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABPE31CFG 0x081000bc
#define XPB_NBI0_NBI_DMA_CSR_NBIDMAPKTCNTLO 0x081000c0
#define XPB_NBI0_NBI_DMA_CSR_NBIDMAPKTCNTHI 0x081000c4
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABYTECNTLO 0x081000c8
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABYTECNTHI 0x081000cc
#define XPB_NBI0_NBI_DMA_CSR_NBIDMADROPPKTCNTLO 0x081000d0
#define XPB_NBI0_NBI_DMA_CSR_NBIDMADROPPKTCNTHI 0x081000d4
#define XPB_NBI0_NBI_DMA_CSR_NBIDMADROPBYTECNTLO 0x081000d8
#define XPB_NBI0_NBI_DMA_CSR_NBIDMADROPBYTECNTHI 0x081000dc
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABUFFALLOCCREDITLIMIT0 0x081000e0
#define XPB_NBI0_NBI_DMA_CSR_NBIDMABUFFALLOCCREDITLIMIT1 0x081000e4
#define XPB_NBI0_NBI_DMA_CSR_NBIDMACPPMSTRCREDITLIMIT 0x081000e8
#define XPB_NBI0_NBI_DMA_CSR_NBIDMAARBITERCREDITLIMIT0 0x081000ec
#define XPB_NBI0_NBI_DMA_CSR_NBIDMAARBITERCREDITLIMIT1 0x081000f0
#define XPB_NBI0_NBI_DMA_CSR_NBIDMACTRLCREDITLIMIT0 0x081000f4
#define XPB_NBI0_NBI_DMA_CSR_NBIDMACTRLCREDITLIMIT1 0x081000f8
#define XPB_NBI0_NBI_DMA_CSR_NBIDMAPUSHBUSCREDITLIMIT 0x081000fc
#define XPB_NBI0_NBI_DMA_CSR_NBIDMARDCTRLCREDITLIMIT0 0x08100100
#define XPB_NBI0_NBI_DMA_CSR_NBIDMARDCTRLCREDITLIMIT1 0x08100104
#define XPB_NBI0_NBI_DMA_CSR_NBIDMARDCTRLCREDITLIMIT2 0x08100108
#define XPB_NBI0_NBI_DMA_CSR_NBIDMAMCRARBITERCREDITLIMIT 0x0810010c
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG0 0x08100110
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG1 0x08100114
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG2 0x08100118
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG3 0x0810011c
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG4 0x08100120
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG5 0x08100124
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG6 0x08100128
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG7 0x0810012c
#define XPB_NBI0_NBI_DMA_CSR_NBIDMAASSERTIONSCFG 0x08100130
#define XPB_NBI0_PERF_MUX_CONFIG_NBIDMAPERFCTRL 0x08100134
#define XPB_NBI0_NBITM_TRAFFICMANAGERCONFIG 0x08140000
#define XPB_NBI0_NBITM_DROPRATE 0x08140004
#define XPB_NBI0_NBITM_BLQEVENT 0x08140008
#define XPB_NBI0_NBITM_SWCREDITLIMIT0 0x0814000c
#define XPB_NBI0_NBITM_SWCREDITLIMIT1 0x08140010
#define XPB_NBI0_NBITM_SWCREDITLIMIT2 0x08140014
#define XPB_NBI0_NBITM_SWCREDITLIMIT3 0x08140018
#define XPB_NBI0_NBITM_SWCREDITLIMIT4 0x0814001c
#define XPB_NBI0_NBITM_SWCREDITLIMIT5 0x08140020
#define XPB_NBI0_NBITM_SWCREDITLIMIT6 0x08140024
#define XPB_NBI0_NBITM_SWCREDITLIMIT7 0x08140028
#define XPB_NBI0_NBITM_SWCREDITLIMIT8 0x0814002c
#define XPB_NBI0_NBITM_SWCREDITLIMITBLQ 0x08140030
#define XPB_NBI0_NBITM_SWCREDITLIMITMCRCMDCTRL 0x08140034
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG0 0x08140038
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG1 0x0814003c
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG2 0x08140040
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG3 0x08140044
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG4 0x08140048
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG5 0x0814004c
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG6 0x08140050
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG7 0x08140054
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG8 0x08140058
#define XPB_NBI0_NBITM_SWCREDITLIMIT9 0x0814005c
#define XPB_NBI0_NBITM_SWCREDITLIMIT10 0x08140060
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG9 0x08140064
#define XPB_NBI0_NBITM_NBITMASSERTCFG0 0x08140068
#define XPB_NBI0_PERF_MUX_CONFIG_NBITM_PERF_CTRL0 0x0814006c
#define XPB_NBI0_PERF_MUX_CONFIG_NBITM_PERF_CTRL1 0x08140070
#define XPB_NBI0_NBITM_EGRESSRATELIMIT 0x08140074
#define XPB_NBI0_NBITM_EGRESSPULLIDPORTENABLE 0x08140078
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG10 0x0814007c
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG11 0x08140080
#define XPB_NBI0_NBITM_NBITMASSERTCFG1 0x08140084
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT0 0x08140100
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT1 0x08140104
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT2 0x08140108
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT3 0x0814010c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT4 0x08140110
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT5 0x08140114
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT6 0x08140118
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT7 0x0814011c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT8 0x08140120
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT9 0x08140124
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT10 0x08140128
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT11 0x0814012c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT12 0x08140130
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT13 0x08140134
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT14 0x08140138
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT15 0x0814013c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT16 0x08140140
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT17 0x08140144
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT18 0x08140148
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT19 0x0814014c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT20 0x08140150
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT21 0x08140154
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT22 0x08140158
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT23 0x0814015c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT24 0x08140160
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT25 0x08140164
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT26 0x08140168
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT27 0x0814016c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT28 0x08140170
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT29 0x08140174
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT30 0x08140178
#define XPB_NBI0_NBITM_OUTOFORDERCOUNT31 0x0814017c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR0 0x08140200
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR1 0x08140204
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR2 0x08140208
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR3 0x0814020c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR4 0x08140210
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR5 0x08140214
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR6 0x08140218
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR7 0x0814021c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR8 0x08140220
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR9 0x08140224
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR10 0x08140228
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR11 0x0814022c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR12 0x08140230
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR13 0x08140234
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR14 0x08140238
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR15 0x0814023c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR16 0x08140240
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR17 0x08140244
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR18 0x08140248
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR19 0x0814024c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR20 0x08140250
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR21 0x08140254
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR22 0x08140258
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR23 0x0814025c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR24 0x08140260
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR25 0x08140264
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR26 0x08140268
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR27 0x0814026c
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR28 0x08140270
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR29 0x08140274
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR30 0x08140278
#define XPB_NBI0_NBITM_OUTOFORDERCOUNTCLEAR31 0x0814027c
#define XPB_NBI0_NBITM_MINIPKTCREDITCONFIG 0x08140300
#define XPB_NBI0_NBITM_MINIPKTFREEPOOLCREDIT0 0x08140304
#define XPB_NBI0_NBITM_MINIPKTFREEPOOLCREDIT1 0x08140308
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT0 0x08140400
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT1 0x08140404
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT2 0x08140408
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT3 0x0814040c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT4 0x08140410
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT5 0x08140414
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT6 0x08140418
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT7 0x0814041c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT8 0x08140420
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT9 0x08140424
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT10 0x08140428
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT11 0x0814042c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT12 0x08140430
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT13 0x08140434
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT14 0x08140438
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT15 0x0814043c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT16 0x08140440
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT17 0x08140444
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT18 0x08140448
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT19 0x0814044c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT20 0x08140450
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT21 0x08140454
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT22 0x08140458
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT23 0x0814045c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT24 0x08140460
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT25 0x08140464
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT26 0x08140468
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT27 0x0814046c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT28 0x08140470
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT29 0x08140474
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT30 0x08140478
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT31 0x0814047c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT32 0x08140480
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT33 0x08140484
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT34 0x08140488
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT35 0x0814048c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT36 0x08140490
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT37 0x08140494
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT38 0x08140498
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT39 0x0814049c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT40 0x081404a0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT41 0x081404a4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT42 0x081404a8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT43 0x081404ac
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT44 0x081404b0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT45 0x081404b4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT46 0x081404b8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT47 0x081404bc
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT48 0x081404c0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT49 0x081404c4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT50 0x081404c8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT51 0x081404cc
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT52 0x081404d0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT53 0x081404d4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT54 0x081404d8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT55 0x081404dc
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT56 0x081404e0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT57 0x081404e4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT58 0x081404e8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT59 0x081404ec
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT60 0x081404f0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT61 0x081404f4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT62 0x081404f8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT63 0x081404fc
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT64 0x08140500
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT65 0x08140504
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT66 0x08140508
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT67 0x0814050c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT68 0x08140510
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT69 0x08140514
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT70 0x08140518
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT71 0x0814051c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT72 0x08140520
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT73 0x08140524
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT74 0x08140528
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT75 0x0814052c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT76 0x08140530
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT77 0x08140534
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT78 0x08140538
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT79 0x0814053c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT80 0x08140540
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT81 0x08140544
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT82 0x08140548
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT83 0x0814054c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT84 0x08140550
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT85 0x08140554
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT86 0x08140558
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT87 0x0814055c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT88 0x08140560
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT89 0x08140564
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT90 0x08140568
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT91 0x0814056c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT92 0x08140570
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT93 0x08140574
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT94 0x08140578
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT95 0x0814057c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT96 0x08140580
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT97 0x08140584
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT98 0x08140588
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT99 0x0814058c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT100 0x08140590
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT101 0x08140594
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT102 0x08140598
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT103 0x0814059c
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT104 0x081405a0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT105 0x081405a4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT106 0x081405a8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT107 0x081405ac
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT108 0x081405b0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT109 0x081405b4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT110 0x081405b8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT111 0x081405bc
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT112 0x081405c0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT113 0x081405c4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT114 0x081405c8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT115 0x081405cc
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT116 0x081405d0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT117 0x081405d4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT118 0x081405d8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT119 0x081405dc
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT120 0x081405e0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT121 0x081405e4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT122 0x081405e8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT123 0x081405ec
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT124 0x081405f0
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT125 0x081405f4
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT126 0x081405f8
#define XPB_NBI0_NBITM_MINIPKTCHANNELCREDIT127 0x081405fc
#define XPB_NBI0_NBITM_REORDERACTIVITY 0x08140600
#define XPB_NBI0_NBITM_QUEUESTATUS0 0x08150000
#define XPB_NBI0_NBITM_QUEUESTATUS1 0x08150004
#define XPB_NBI0_NBITM_QUEUESTATUS2 0x08150008
#define XPB_NBI0_NBITM_QUEUESTATUS3 0x0815000c
#define XPB_NBI0_NBITM_QUEUESTATUS4 0x08150010
#define XPB_NBI0_NBITM_QUEUESTATUS5 0x08150014
#define XPB_NBI0_NBITM_QUEUESTATUS6 0x08150018
#define XPB_NBI0_NBITM_QUEUESTATUS7 0x0815001c
#define XPB_NBI0_NBITM_QUEUESTATUS8 0x08150020
#define XPB_NBI0_NBITM_QUEUESTATUS9 0x08150024
#define XPB_NBI0_NBITM_QUEUESTATUS10 0x08150028
#define XPB_NBI0_NBITM_QUEUESTATUS11 0x0815002c
#define XPB_NBI0_NBITM_QUEUESTATUS12 0x08150030
#define XPB_NBI0_NBITM_QUEUESTATUS13 0x08150034
#define XPB_NBI0_NBITM_QUEUESTATUS14 0x08150038
#define XPB_NBI0_NBITM_QUEUESTATUS15 0x0815003c
#define XPB_NBI0_NBITM_QUEUESTATUS16 0x08150040
#define XPB_NBI0_NBITM_QUEUESTATUS17 0x08150044
#define XPB_NBI0_NBITM_QUEUESTATUS18 0x08150048
#define XPB_NBI0_NBITM_QUEUESTATUS19 0x0815004c
#define XPB_NBI0_NBITM_QUEUESTATUS20 0x08150050
#define XPB_NBI0_NBITM_QUEUESTATUS21 0x08150054
#define XPB_NBI0_NBITM_QUEUESTATUS22 0x08150058
#define XPB_NBI0_NBITM_QUEUESTATUS23 0x0815005c
#define XPB_NBI0_NBITM_QUEUESTATUS24 0x08150060
#define XPB_NBI0_NBITM_QUEUESTATUS25 0x08150064
#define XPB_NBI0_NBITM_QUEUESTATUS26 0x08150068
#define XPB_NBI0_NBITM_QUEUESTATUS27 0x0815006c
#define XPB_NBI0_NBITM_QUEUESTATUS28 0x08150070
#define XPB_NBI0_NBITM_QUEUESTATUS29 0x08150074
#define XPB_NBI0_NBITM_QUEUESTATUS30 0x08150078
#define XPB_NBI0_NBITM_QUEUESTATUS31 0x0815007c
#define XPB_NBI0_NBITM_QUEUESTATUS32 0x08150080
#define XPB_NBI0_NBITM_QUEUESTATUS33 0x08150084
#define XPB_NBI0_NBITM_QUEUESTATUS34 0x08150088
#define XPB_NBI0_NBITM_QUEUESTATUS35 0x0815008c
#define XPB_NBI0_NBITM_QUEUESTATUS36 0x08150090
#define XPB_NBI0_NBITM_QUEUESTATUS37 0x08150094
#define XPB_NBI0_NBITM_QUEUESTATUS38 0x08150098
#define XPB_NBI0_NBITM_QUEUESTATUS39 0x0815009c
#define XPB_NBI0_NBITM_QUEUESTATUS40 0x081500a0
#define XPB_NBI0_NBITM_QUEUESTATUS41 0x081500a4
#define XPB_NBI0_NBITM_QUEUESTATUS42 0x081500a8
#define XPB_NBI0_NBITM_QUEUESTATUS43 0x081500ac
#define XPB_NBI0_NBITM_QUEUESTATUS44 0x081500b0
#define XPB_NBI0_NBITM_QUEUESTATUS45 0x081500b4
#define XPB_NBI0_NBITM_QUEUESTATUS46 0x081500b8
#define XPB_NBI0_NBITM_QUEUESTATUS47 0x081500bc
#define XPB_NBI0_NBITM_QUEUESTATUS48 0x081500c0
#define XPB_NBI0_NBITM_QUEUESTATUS49 0x081500c4
#define XPB_NBI0_NBITM_QUEUESTATUS50 0x081500c8
#define XPB_NBI0_NBITM_QUEUESTATUS51 0x081500cc
#define XPB_NBI0_NBITM_QUEUESTATUS52 0x081500d0
#define XPB_NBI0_NBITM_QUEUESTATUS53 0x081500d4
#define XPB_NBI0_NBITM_QUEUESTATUS54 0x081500d8
#define XPB_NBI0_NBITM_QUEUESTATUS55 0x081500dc
#define XPB_NBI0_NBITM_QUEUESTATUS56 0x081500e0
#define XPB_NBI0_NBITM_QUEUESTATUS57 0x081500e4
#define XPB_NBI0_NBITM_QUEUESTATUS58 0x081500e8
#define XPB_NBI0_NBITM_QUEUESTATUS59 0x081500ec
#define XPB_NBI0_NBITM_QUEUESTATUS60 0x081500f0
#define XPB_NBI0_NBITM_QUEUESTATUS61 0x081500f4
#define XPB_NBI0_NBITM_QUEUESTATUS62 0x081500f8
#define XPB_NBI0_NBITM_QUEUESTATUS63 0x081500fc
#define XPB_NBI0_NBITM_QUEUESTATUS64 0x08150100
#define XPB_NBI0_NBITM_QUEUESTATUS65 0x08150104
#define XPB_NBI0_NBITM_QUEUESTATUS66 0x08150108
#define XPB_NBI0_NBITM_QUEUESTATUS67 0x0815010c
#define XPB_NBI0_NBITM_QUEUESTATUS68 0x08150110
#define XPB_NBI0_NBITM_QUEUESTATUS69 0x08150114
#define XPB_NBI0_NBITM_QUEUESTATUS70 0x08150118
#define XPB_NBI0_NBITM_QUEUESTATUS71 0x0815011c
#define XPB_NBI0_NBITM_QUEUESTATUS72 0x08150120
#define XPB_NBI0_NBITM_QUEUESTATUS73 0x08150124
#define XPB_NBI0_NBITM_QUEUESTATUS74 0x08150128
#define XPB_NBI0_NBITM_QUEUESTATUS75 0x0815012c
#define XPB_NBI0_NBITM_QUEUESTATUS76 0x08150130
#define XPB_NBI0_NBITM_QUEUESTATUS77 0x08150134
#define XPB_NBI0_NBITM_QUEUESTATUS78 0x08150138
#define XPB_NBI0_NBITM_QUEUESTATUS79 0x0815013c
#define XPB_NBI0_NBITM_QUEUESTATUS80 0x08150140
#define XPB_NBI0_NBITM_QUEUESTATUS81 0x08150144
#define XPB_NBI0_NBITM_QUEUESTATUS82 0x08150148
#define XPB_NBI0_NBITM_QUEUESTATUS83 0x0815014c
#define XPB_NBI0_NBITM_QUEUESTATUS84 0x08150150
#define XPB_NBI0_NBITM_QUEUESTATUS85 0x08150154
#define XPB_NBI0_NBITM_QUEUESTATUS86 0x08150158
#define XPB_NBI0_NBITM_QUEUESTATUS87 0x0815015c
#define XPB_NBI0_NBITM_QUEUESTATUS88 0x08150160
#define XPB_NBI0_NBITM_QUEUESTATUS89 0x08150164
#define XPB_NBI0_NBITM_QUEUESTATUS90 0x08150168
#define XPB_NBI0_NBITM_QUEUESTATUS91 0x0815016c
#define XPB_NBI0_NBITM_QUEUESTATUS92 0x08150170
#define XPB_NBI0_NBITM_QUEUESTATUS93 0x08150174
#define XPB_NBI0_NBITM_QUEUESTATUS94 0x08150178
#define XPB_NBI0_NBITM_QUEUESTATUS95 0x0815017c
#define XPB_NBI0_NBITM_QUEUESTATUS96 0x08150180
#define XPB_NBI0_NBITM_QUEUESTATUS97 0x08150184
#define XPB_NBI0_NBITM_QUEUESTATUS98 0x08150188
#define XPB_NBI0_NBITM_QUEUESTATUS99 0x0815018c
#define XPB_NBI0_NBITM_QUEUESTATUS100 0x08150190
#define XPB_NBI0_NBITM_QUEUESTATUS101 0x08150194
#define XPB_NBI0_NBITM_QUEUESTATUS102 0x08150198
#define XPB_NBI0_NBITM_QUEUESTATUS103 0x0815019c
#define XPB_NBI0_NBITM_QUEUESTATUS104 0x081501a0
#define XPB_NBI0_NBITM_QUEUESTATUS105 0x081501a4
#define XPB_NBI0_NBITM_QUEUESTATUS106 0x081501a8
#define XPB_NBI0_NBITM_QUEUESTATUS107 0x081501ac
#define XPB_NBI0_NBITM_QUEUESTATUS108 0x081501b0
#define XPB_NBI0_NBITM_QUEUESTATUS109 0x081501b4
#define XPB_NBI0_NBITM_QUEUESTATUS110 0x081501b8
#define XPB_NBI0_NBITM_QUEUESTATUS111 0x081501bc
#define XPB_NBI0_NBITM_QUEUESTATUS112 0x081501c0
#define XPB_NBI0_NBITM_QUEUESTATUS113 0x081501c4
#define XPB_NBI0_NBITM_QUEUESTATUS114 0x081501c8
#define XPB_NBI0_NBITM_QUEUESTATUS115 0x081501cc
#define XPB_NBI0_NBITM_QUEUESTATUS116 0x081501d0
#define XPB_NBI0_NBITM_QUEUESTATUS117 0x081501d4
#define XPB_NBI0_NBITM_QUEUESTATUS118 0x081501d8
#define XPB_NBI0_NBITM_QUEUESTATUS119 0x081501dc
#define XPB_NBI0_NBITM_QUEUESTATUS120 0x081501e0
#define XPB_NBI0_NBITM_QUEUESTATUS121 0x081501e4
#define XPB_NBI0_NBITM_QUEUESTATUS122 0x081501e8
#define XPB_NBI0_NBITM_QUEUESTATUS123 0x081501ec
#define XPB_NBI0_NBITM_QUEUESTATUS124 0x081501f0
#define XPB_NBI0_NBITM_QUEUESTATUS125 0x081501f4
#define XPB_NBI0_NBITM_QUEUESTATUS126 0x081501f8
#define XPB_NBI0_NBITM_QUEUESTATUS127 0x081501fc
#define XPB_NBI0_NBITM_QUEUESTATUS128 0x08150200
#define XPB_NBI0_NBITM_QUEUESTATUS129 0x08150204
#define XPB_NBI0_NBITM_QUEUESTATUS130 0x08150208
#define XPB_NBI0_NBITM_QUEUESTATUS131 0x0815020c
#define XPB_NBI0_NBITM_QUEUESTATUS132 0x08150210
#define XPB_NBI0_NBITM_QUEUESTATUS133 0x08150214
#define XPB_NBI0_NBITM_QUEUESTATUS134 0x08150218
#define XPB_NBI0_NBITM_QUEUESTATUS135 0x0815021c
#define XPB_NBI0_NBITM_QUEUESTATUS136 0x08150220
#define XPB_NBI0_NBITM_QUEUESTATUS137 0x08150224
#define XPB_NBI0_NBITM_QUEUESTATUS138 0x08150228
#define XPB_NBI0_NBITM_QUEUESTATUS139 0x0815022c
#define XPB_NBI0_NBITM_QUEUESTATUS140 0x08150230
#define XPB_NBI0_NBITM_QUEUESTATUS141 0x08150234
#define XPB_NBI0_NBITM_QUEUESTATUS142 0x08150238
#define XPB_NBI0_NBITM_QUEUESTATUS143 0x0815023c
#define XPB_NBI0_NBITM_QUEUESTATUS144 0x08150240
#define XPB_NBI0_NBITM_QUEUESTATUS145 0x08150244
#define XPB_NBI0_NBITM_QUEUESTATUS146 0x08150248
#define XPB_NBI0_NBITM_QUEUESTATUS147 0x0815024c
#define XPB_NBI0_NBITM_QUEUESTATUS148 0x08150250
#define XPB_NBI0_NBITM_QUEUESTATUS149 0x08150254
#define XPB_NBI0_NBITM_QUEUESTATUS150 0x08150258
#define XPB_NBI0_NBITM_QUEUESTATUS151 0x0815025c
#define XPB_NBI0_NBITM_QUEUESTATUS152 0x08150260
#define XPB_NBI0_NBITM_QUEUESTATUS153 0x08150264
#define XPB_NBI0_NBITM_QUEUESTATUS154 0x08150268
#define XPB_NBI0_NBITM_QUEUESTATUS155 0x0815026c
#define XPB_NBI0_NBITM_QUEUESTATUS156 0x08150270
#define XPB_NBI0_NBITM_QUEUESTATUS157 0x08150274
#define XPB_NBI0_NBITM_QUEUESTATUS158 0x08150278
#define XPB_NBI0_NBITM_QUEUESTATUS159 0x0815027c
#define XPB_NBI0_NBITM_QUEUESTATUS160 0x08150280
#define XPB_NBI0_NBITM_QUEUESTATUS161 0x08150284
#define XPB_NBI0_NBITM_QUEUESTATUS162 0x08150288
#define XPB_NBI0_NBITM_QUEUESTATUS163 0x0815028c
#define XPB_NBI0_NBITM_QUEUESTATUS164 0x08150290
#define XPB_NBI0_NBITM_QUEUESTATUS165 0x08150294
#define XPB_NBI0_NBITM_QUEUESTATUS166 0x08150298
#define XPB_NBI0_NBITM_QUEUESTATUS167 0x0815029c
#define XPB_NBI0_NBITM_QUEUESTATUS168 0x081502a0
#define XPB_NBI0_NBITM_QUEUESTATUS169 0x081502a4
#define XPB_NBI0_NBITM_QUEUESTATUS170 0x081502a8
#define XPB_NBI0_NBITM_QUEUESTATUS171 0x081502ac
#define XPB_NBI0_NBITM_QUEUESTATUS172 0x081502b0
#define XPB_NBI0_NBITM_QUEUESTATUS173 0x081502b4
#define XPB_NBI0_NBITM_QUEUESTATUS174 0x081502b8
#define XPB_NBI0_NBITM_QUEUESTATUS175 0x081502bc
#define XPB_NBI0_NBITM_QUEUESTATUS176 0x081502c0
#define XPB_NBI0_NBITM_QUEUESTATUS177 0x081502c4
#define XPB_NBI0_NBITM_QUEUESTATUS178 0x081502c8
#define XPB_NBI0_NBITM_QUEUESTATUS179 0x081502cc
#define XPB_NBI0_NBITM_QUEUESTATUS180 0x081502d0
#define XPB_NBI0_NBITM_QUEUESTATUS181 0x081502d4
#define XPB_NBI0_NBITM_QUEUESTATUS182 0x081502d8
#define XPB_NBI0_NBITM_QUEUESTATUS183 0x081502dc
#define XPB_NBI0_NBITM_QUEUESTATUS184 0x081502e0
#define XPB_NBI0_NBITM_QUEUESTATUS185 0x081502e4
#define XPB_NBI0_NBITM_QUEUESTATUS186 0x081502e8
#define XPB_NBI0_NBITM_QUEUESTATUS187 0x081502ec
#define XPB_NBI0_NBITM_QUEUESTATUS188 0x081502f0
#define XPB_NBI0_NBITM_QUEUESTATUS189 0x081502f4
#define XPB_NBI0_NBITM_QUEUESTATUS190 0x081502f8
#define XPB_NBI0_NBITM_QUEUESTATUS191 0x081502fc
#define XPB_NBI0_NBITM_QUEUESTATUS192 0x08150300
#define XPB_NBI0_NBITM_QUEUESTATUS193 0x08150304
#define XPB_NBI0_NBITM_QUEUESTATUS194 0x08150308
#define XPB_NBI0_NBITM_QUEUESTATUS195 0x0815030c
#define XPB_NBI0_NBITM_QUEUESTATUS196 0x08150310
#define XPB_NBI0_NBITM_QUEUESTATUS197 0x08150314
#define XPB_NBI0_NBITM_QUEUESTATUS198 0x08150318
#define XPB_NBI0_NBITM_QUEUESTATUS199 0x0815031c
#define XPB_NBI0_NBITM_QUEUESTATUS200 0x08150320
#define XPB_NBI0_NBITM_QUEUESTATUS201 0x08150324
#define XPB_NBI0_NBITM_QUEUESTATUS202 0x08150328
#define XPB_NBI0_NBITM_QUEUESTATUS203 0x0815032c
#define XPB_NBI0_NBITM_QUEUESTATUS204 0x08150330
#define XPB_NBI0_NBITM_QUEUESTATUS205 0x08150334
#define XPB_NBI0_NBITM_QUEUESTATUS206 0x08150338
#define XPB_NBI0_NBITM_QUEUESTATUS207 0x0815033c
#define XPB_NBI0_NBITM_QUEUESTATUS208 0x08150340
#define XPB_NBI0_NBITM_QUEUESTATUS209 0x08150344
#define XPB_NBI0_NBITM_QUEUESTATUS210 0x08150348
#define XPB_NBI0_NBITM_QUEUESTATUS211 0x0815034c
#define XPB_NBI0_NBITM_QUEUESTATUS212 0x08150350
#define XPB_NBI0_NBITM_QUEUESTATUS213 0x08150354
#define XPB_NBI0_NBITM_QUEUESTATUS214 0x08150358
#define XPB_NBI0_NBITM_QUEUESTATUS215 0x0815035c
#define XPB_NBI0_NBITM_QUEUESTATUS216 0x08150360
#define XPB_NBI0_NBITM_QUEUESTATUS217 0x08150364
#define XPB_NBI0_NBITM_QUEUESTATUS218 0x08150368
#define XPB_NBI0_NBITM_QUEUESTATUS219 0x0815036c
#define XPB_NBI0_NBITM_QUEUESTATUS220 0x08150370
#define XPB_NBI0_NBITM_QUEUESTATUS221 0x08150374
#define XPB_NBI0_NBITM_QUEUESTATUS222 0x08150378
#define XPB_NBI0_NBITM_QUEUESTATUS223 0x0815037c
#define XPB_NBI0_NBITM_QUEUESTATUS224 0x08150380
#define XPB_NBI0_NBITM_QUEUESTATUS225 0x08150384
#define XPB_NBI0_NBITM_QUEUESTATUS226 0x08150388
#define XPB_NBI0_NBITM_QUEUESTATUS227 0x0815038c
#define XPB_NBI0_NBITM_QUEUESTATUS228 0x08150390
#define XPB_NBI0_NBITM_QUEUESTATUS229 0x08150394
#define XPB_NBI0_NBITM_QUEUESTATUS230 0x08150398
#define XPB_NBI0_NBITM_QUEUESTATUS231 0x0815039c
#define XPB_NBI0_NBITM_QUEUESTATUS232 0x081503a0
#define XPB_NBI0_NBITM_QUEUESTATUS233 0x081503a4
#define XPB_NBI0_NBITM_QUEUESTATUS234 0x081503a8
#define XPB_NBI0_NBITM_QUEUESTATUS235 0x081503ac
#define XPB_NBI0_NBITM_QUEUESTATUS236 0x081503b0
#define XPB_NBI0_NBITM_QUEUESTATUS237 0x081503b4
#define XPB_NBI0_NBITM_QUEUESTATUS238 0x081503b8
#define XPB_NBI0_NBITM_QUEUESTATUS239 0x081503bc
#define XPB_NBI0_NBITM_QUEUESTATUS240 0x081503c0
#define XPB_NBI0_NBITM_QUEUESTATUS241 0x081503c4
#define XPB_NBI0_NBITM_QUEUESTATUS242 0x081503c8
#define XPB_NBI0_NBITM_QUEUESTATUS243 0x081503cc
#define XPB_NBI0_NBITM_QUEUESTATUS244 0x081503d0
#define XPB_NBI0_NBITM_QUEUESTATUS245 0x081503d4
#define XPB_NBI0_NBITM_QUEUESTATUS246 0x081503d8
#define XPB_NBI0_NBITM_QUEUESTATUS247 0x081503dc
#define XPB_NBI0_NBITM_QUEUESTATUS248 0x081503e0
#define XPB_NBI0_NBITM_QUEUESTATUS249 0x081503e4
#define XPB_NBI0_NBITM_QUEUESTATUS250 0x081503e8
#define XPB_NBI0_NBITM_QUEUESTATUS251 0x081503ec
#define XPB_NBI0_NBITM_QUEUESTATUS252 0x081503f0
#define XPB_NBI0_NBITM_QUEUESTATUS253 0x081503f4
#define XPB_NBI0_NBITM_QUEUESTATUS254 0x081503f8
#define XPB_NBI0_NBITM_QUEUESTATUS255 0x081503fc
#define XPB_NBI0_NBITM_QUEUESTATUS256 0x08150400
#define XPB_NBI0_NBITM_QUEUESTATUS257 0x08150404
#define XPB_NBI0_NBITM_QUEUESTATUS258 0x08150408
#define XPB_NBI0_NBITM_QUEUESTATUS259 0x0815040c
#define XPB_NBI0_NBITM_QUEUESTATUS260 0x08150410
#define XPB_NBI0_NBITM_QUEUESTATUS261 0x08150414
#define XPB_NBI0_NBITM_QUEUESTATUS262 0x08150418
#define XPB_NBI0_NBITM_QUEUESTATUS263 0x0815041c
#define XPB_NBI0_NBITM_QUEUESTATUS264 0x08150420
#define XPB_NBI0_NBITM_QUEUESTATUS265 0x08150424
#define XPB_NBI0_NBITM_QUEUESTATUS266 0x08150428
#define XPB_NBI0_NBITM_QUEUESTATUS267 0x0815042c
#define XPB_NBI0_NBITM_QUEUESTATUS268 0x08150430
#define XPB_NBI0_NBITM_QUEUESTATUS269 0x08150434
#define XPB_NBI0_NBITM_QUEUESTATUS270 0x08150438
#define XPB_NBI0_NBITM_QUEUESTATUS271 0x0815043c
#define XPB_NBI0_NBITM_QUEUESTATUS272 0x08150440
#define XPB_NBI0_NBITM_QUEUESTATUS273 0x08150444
#define XPB_NBI0_NBITM_QUEUESTATUS274 0x08150448
#define XPB_NBI0_NBITM_QUEUESTATUS275 0x0815044c
#define XPB_NBI0_NBITM_QUEUESTATUS276 0x08150450
#define XPB_NBI0_NBITM_QUEUESTATUS277 0x08150454
#define XPB_NBI0_NBITM_QUEUESTATUS278 0x08150458
#define XPB_NBI0_NBITM_QUEUESTATUS279 0x0815045c
#define XPB_NBI0_NBITM_QUEUESTATUS280 0x08150460
#define XPB_NBI0_NBITM_QUEUESTATUS281 0x08150464
#define XPB_NBI0_NBITM_QUEUESTATUS282 0x08150468
#define XPB_NBI0_NBITM_QUEUESTATUS283 0x0815046c
#define XPB_NBI0_NBITM_QUEUESTATUS284 0x08150470
#define XPB_NBI0_NBITM_QUEUESTATUS285 0x08150474
#define XPB_NBI0_NBITM_QUEUESTATUS286 0x08150478
#define XPB_NBI0_NBITM_QUEUESTATUS287 0x0815047c
#define XPB_NBI0_NBITM_QUEUESTATUS288 0x08150480
#define XPB_NBI0_NBITM_QUEUESTATUS289 0x08150484
#define XPB_NBI0_NBITM_QUEUESTATUS290 0x08150488
#define XPB_NBI0_NBITM_QUEUESTATUS291 0x0815048c
#define XPB_NBI0_NBITM_QUEUESTATUS292 0x08150490
#define XPB_NBI0_NBITM_QUEUESTATUS293 0x08150494
#define XPB_NBI0_NBITM_QUEUESTATUS294 0x08150498
#define XPB_NBI0_NBITM_QUEUESTATUS295 0x0815049c
#define XPB_NBI0_NBITM_QUEUESTATUS296 0x081504a0
#define XPB_NBI0_NBITM_QUEUESTATUS297 0x081504a4
#define XPB_NBI0_NBITM_QUEUESTATUS298 0x081504a8
#define XPB_NBI0_NBITM_QUEUESTATUS299 0x081504ac
#define XPB_NBI0_NBITM_QUEUESTATUS300 0x081504b0
#define XPB_NBI0_NBITM_QUEUESTATUS301 0x081504b4
#define XPB_NBI0_NBITM_QUEUESTATUS302 0x081504b8
#define XPB_NBI0_NBITM_QUEUESTATUS303 0x081504bc
#define XPB_NBI0_NBITM_QUEUESTATUS304 0x081504c0
#define XPB_NBI0_NBITM_QUEUESTATUS305 0x081504c4
#define XPB_NBI0_NBITM_QUEUESTATUS306 0x081504c8
#define XPB_NBI0_NBITM_QUEUESTATUS307 0x081504cc
#define XPB_NBI0_NBITM_QUEUESTATUS308 0x081504d0
#define XPB_NBI0_NBITM_QUEUESTATUS309 0x081504d4
#define XPB_NBI0_NBITM_QUEUESTATUS310 0x081504d8
#define XPB_NBI0_NBITM_QUEUESTATUS311 0x081504dc
#define XPB_NBI0_NBITM_QUEUESTATUS312 0x081504e0
#define XPB_NBI0_NBITM_QUEUESTATUS313 0x081504e4
#define XPB_NBI0_NBITM_QUEUESTATUS314 0x081504e8
#define XPB_NBI0_NBITM_QUEUESTATUS315 0x081504ec
#define XPB_NBI0_NBITM_QUEUESTATUS316 0x081504f0
#define XPB_NBI0_NBITM_QUEUESTATUS317 0x081504f4
#define XPB_NBI0_NBITM_QUEUESTATUS318 0x081504f8
#define XPB_NBI0_NBITM_QUEUESTATUS319 0x081504fc
#define XPB_NBI0_NBITM_QUEUESTATUS320 0x08150500
#define XPB_NBI0_NBITM_QUEUESTATUS321 0x08150504
#define XPB_NBI0_NBITM_QUEUESTATUS322 0x08150508
#define XPB_NBI0_NBITM_QUEUESTATUS323 0x0815050c
#define XPB_NBI0_NBITM_QUEUESTATUS324 0x08150510
#define XPB_NBI0_NBITM_QUEUESTATUS325 0x08150514
#define XPB_NBI0_NBITM_QUEUESTATUS326 0x08150518
#define XPB_NBI0_NBITM_QUEUESTATUS327 0x0815051c
#define XPB_NBI0_NBITM_QUEUESTATUS328 0x08150520
#define XPB_NBI0_NBITM_QUEUESTATUS329 0x08150524
#define XPB_NBI0_NBITM_QUEUESTATUS330 0x08150528
#define XPB_NBI0_NBITM_QUEUESTATUS331 0x0815052c
#define XPB_NBI0_NBITM_QUEUESTATUS332 0x08150530
#define XPB_NBI0_NBITM_QUEUESTATUS333 0x08150534
#define XPB_NBI0_NBITM_QUEUESTATUS334 0x08150538
#define XPB_NBI0_NBITM_QUEUESTATUS335 0x0815053c
#define XPB_NBI0_NBITM_QUEUESTATUS336 0x08150540
#define XPB_NBI0_NBITM_QUEUESTATUS337 0x08150544
#define XPB_NBI0_NBITM_QUEUESTATUS338 0x08150548
#define XPB_NBI0_NBITM_QUEUESTATUS339 0x0815054c
#define XPB_NBI0_NBITM_QUEUESTATUS340 0x08150550
#define XPB_NBI0_NBITM_QUEUESTATUS341 0x08150554
#define XPB_NBI0_NBITM_QUEUESTATUS342 0x08150558
#define XPB_NBI0_NBITM_QUEUESTATUS343 0x0815055c
#define XPB_NBI0_NBITM_QUEUESTATUS344 0x08150560
#define XPB_NBI0_NBITM_QUEUESTATUS345 0x08150564
#define XPB_NBI0_NBITM_QUEUESTATUS346 0x08150568
#define XPB_NBI0_NBITM_QUEUESTATUS347 0x0815056c
#define XPB_NBI0_NBITM_QUEUESTATUS348 0x08150570
#define XPB_NBI0_NBITM_QUEUESTATUS349 0x08150574
#define XPB_NBI0_NBITM_QUEUESTATUS350 0x08150578
#define XPB_NBI0_NBITM_QUEUESTATUS351 0x0815057c
#define XPB_NBI0_NBITM_QUEUESTATUS352 0x08150580
#define XPB_NBI0_NBITM_QUEUESTATUS353 0x08150584
#define XPB_NBI0_NBITM_QUEUESTATUS354 0x08150588
#define XPB_NBI0_NBITM_QUEUESTATUS355 0x0815058c
#define XPB_NBI0_NBITM_QUEUESTATUS356 0x08150590
#define XPB_NBI0_NBITM_QUEUESTATUS357 0x08150594
#define XPB_NBI0_NBITM_QUEUESTATUS358 0x08150598
#define XPB_NBI0_NBITM_QUEUESTATUS359 0x0815059c
#define XPB_NBI0_NBITM_QUEUESTATUS360 0x081505a0
#define XPB_NBI0_NBITM_QUEUESTATUS361 0x081505a4
#define XPB_NBI0_NBITM_QUEUESTATUS362 0x081505a8
#define XPB_NBI0_NBITM_QUEUESTATUS363 0x081505ac
#define XPB_NBI0_NBITM_QUEUESTATUS364 0x081505b0
#define XPB_NBI0_NBITM_QUEUESTATUS365 0x081505b4
#define XPB_NBI0_NBITM_QUEUESTATUS366 0x081505b8
#define XPB_NBI0_NBITM_QUEUESTATUS367 0x081505bc
#define XPB_NBI0_NBITM_QUEUESTATUS368 0x081505c0
#define XPB_NBI0_NBITM_QUEUESTATUS369 0x081505c4
#define XPB_NBI0_NBITM_QUEUESTATUS370 0x081505c8
#define XPB_NBI0_NBITM_QUEUESTATUS371 0x081505cc
#define XPB_NBI0_NBITM_QUEUESTATUS372 0x081505d0
#define XPB_NBI0_NBITM_QUEUESTATUS373 0x081505d4
#define XPB_NBI0_NBITM_QUEUESTATUS374 0x081505d8
#define XPB_NBI0_NBITM_QUEUESTATUS375 0x081505dc
#define XPB_NBI0_NBITM_QUEUESTATUS376 0x081505e0
#define XPB_NBI0_NBITM_QUEUESTATUS377 0x081505e4
#define XPB_NBI0_NBITM_QUEUESTATUS378 0x081505e8
#define XPB_NBI0_NBITM_QUEUESTATUS379 0x081505ec
#define XPB_NBI0_NBITM_QUEUESTATUS380 0x081505f0
#define XPB_NBI0_NBITM_QUEUESTATUS381 0x081505f4
#define XPB_NBI0_NBITM_QUEUESTATUS382 0x081505f8
#define XPB_NBI0_NBITM_QUEUESTATUS383 0x081505fc
#define XPB_NBI0_NBITM_QUEUESTATUS384 0x08150600
#define XPB_NBI0_NBITM_QUEUESTATUS385 0x08150604
#define XPB_NBI0_NBITM_QUEUESTATUS386 0x08150608
#define XPB_NBI0_NBITM_QUEUESTATUS387 0x0815060c
#define XPB_NBI0_NBITM_QUEUESTATUS388 0x08150610
#define XPB_NBI0_NBITM_QUEUESTATUS389 0x08150614
#define XPB_NBI0_NBITM_QUEUESTATUS390 0x08150618
#define XPB_NBI0_NBITM_QUEUESTATUS391 0x0815061c
#define XPB_NBI0_NBITM_QUEUESTATUS392 0x08150620
#define XPB_NBI0_NBITM_QUEUESTATUS393 0x08150624
#define XPB_NBI0_NBITM_QUEUESTATUS394 0x08150628
#define XPB_NBI0_NBITM_QUEUESTATUS395 0x0815062c
#define XPB_NBI0_NBITM_QUEUESTATUS396 0x08150630
#define XPB_NBI0_NBITM_QUEUESTATUS397 0x08150634
#define XPB_NBI0_NBITM_QUEUESTATUS398 0x08150638
#define XPB_NBI0_NBITM_QUEUESTATUS399 0x0815063c
#define XPB_NBI0_NBITM_QUEUESTATUS400 0x08150640
#define XPB_NBI0_NBITM_QUEUESTATUS401 0x08150644
#define XPB_NBI0_NBITM_QUEUESTATUS402 0x08150648
#define XPB_NBI0_NBITM_QUEUESTATUS403 0x0815064c
#define XPB_NBI0_NBITM_QUEUESTATUS404 0x08150650
#define XPB_NBI0_NBITM_QUEUESTATUS405 0x08150654
#define XPB_NBI0_NBITM_QUEUESTATUS406 0x08150658
#define XPB_NBI0_NBITM_QUEUESTATUS407 0x0815065c
#define XPB_NBI0_NBITM_QUEUESTATUS408 0x08150660
#define XPB_NBI0_NBITM_QUEUESTATUS409 0x08150664
#define XPB_NBI0_NBITM_QUEUESTATUS410 0x08150668
#define XPB_NBI0_NBITM_QUEUESTATUS411 0x0815066c
#define XPB_NBI0_NBITM_QUEUESTATUS412 0x08150670
#define XPB_NBI0_NBITM_QUEUESTATUS413 0x08150674
#define XPB_NBI0_NBITM_QUEUESTATUS414 0x08150678
#define XPB_NBI0_NBITM_QUEUESTATUS415 0x0815067c
#define XPB_NBI0_NBITM_QUEUESTATUS416 0x08150680
#define XPB_NBI0_NBITM_QUEUESTATUS417 0x08150684
#define XPB_NBI0_NBITM_QUEUESTATUS418 0x08150688
#define XPB_NBI0_NBITM_QUEUESTATUS419 0x0815068c
#define XPB_NBI0_NBITM_QUEUESTATUS420 0x08150690
#define XPB_NBI0_NBITM_QUEUESTATUS421 0x08150694
#define XPB_NBI0_NBITM_QUEUESTATUS422 0x08150698
#define XPB_NBI0_NBITM_QUEUESTATUS423 0x0815069c
#define XPB_NBI0_NBITM_QUEUESTATUS424 0x081506a0
#define XPB_NBI0_NBITM_QUEUESTATUS425 0x081506a4
#define XPB_NBI0_NBITM_QUEUESTATUS426 0x081506a8
#define XPB_NBI0_NBITM_QUEUESTATUS427 0x081506ac
#define XPB_NBI0_NBITM_QUEUESTATUS428 0x081506b0
#define XPB_NBI0_NBITM_QUEUESTATUS429 0x081506b4
#define XPB_NBI0_NBITM_QUEUESTATUS430 0x081506b8
#define XPB_NBI0_NBITM_QUEUESTATUS431 0x081506bc
#define XPB_NBI0_NBITM_QUEUESTATUS432 0x081506c0
#define XPB_NBI0_NBITM_QUEUESTATUS433 0x081506c4
#define XPB_NBI0_NBITM_QUEUESTATUS434 0x081506c8
#define XPB_NBI0_NBITM_QUEUESTATUS435 0x081506cc
#define XPB_NBI0_NBITM_QUEUESTATUS436 0x081506d0
#define XPB_NBI0_NBITM_QUEUESTATUS437 0x081506d4
#define XPB_NBI0_NBITM_QUEUESTATUS438 0x081506d8
#define XPB_NBI0_NBITM_QUEUESTATUS439 0x081506dc
#define XPB_NBI0_NBITM_QUEUESTATUS440 0x081506e0
#define XPB_NBI0_NBITM_QUEUESTATUS441 0x081506e4
#define XPB_NBI0_NBITM_QUEUESTATUS442 0x081506e8
#define XPB_NBI0_NBITM_QUEUESTATUS443 0x081506ec
#define XPB_NBI0_NBITM_QUEUESTATUS444 0x081506f0
#define XPB_NBI0_NBITM_QUEUESTATUS445 0x081506f4
#define XPB_NBI0_NBITM_QUEUESTATUS446 0x081506f8
#define XPB_NBI0_NBITM_QUEUESTATUS447 0x081506fc
#define XPB_NBI0_NBITM_QUEUESTATUS448 0x08150700
#define XPB_NBI0_NBITM_QUEUESTATUS449 0x08150704
#define XPB_NBI0_NBITM_QUEUESTATUS450 0x08150708
#define XPB_NBI0_NBITM_QUEUESTATUS451 0x0815070c
#define XPB_NBI0_NBITM_QUEUESTATUS452 0x08150710
#define XPB_NBI0_NBITM_QUEUESTATUS453 0x08150714
#define XPB_NBI0_NBITM_QUEUESTATUS454 0x08150718
#define XPB_NBI0_NBITM_QUEUESTATUS455 0x0815071c
#define XPB_NBI0_NBITM_QUEUESTATUS456 0x08150720
#define XPB_NBI0_NBITM_QUEUESTATUS457 0x08150724
#define XPB_NBI0_NBITM_QUEUESTATUS458 0x08150728
#define XPB_NBI0_NBITM_QUEUESTATUS459 0x0815072c
#define XPB_NBI0_NBITM_QUEUESTATUS460 0x08150730
#define XPB_NBI0_NBITM_QUEUESTATUS461 0x08150734
#define XPB_NBI0_NBITM_QUEUESTATUS462 0x08150738
#define XPB_NBI0_NBITM_QUEUESTATUS463 0x0815073c
#define XPB_NBI0_NBITM_QUEUESTATUS464 0x08150740
#define XPB_NBI0_NBITM_QUEUESTATUS465 0x08150744
#define XPB_NBI0_NBITM_QUEUESTATUS466 0x08150748
#define XPB_NBI0_NBITM_QUEUESTATUS467 0x0815074c
#define XPB_NBI0_NBITM_QUEUESTATUS468 0x08150750
#define XPB_NBI0_NBITM_QUEUESTATUS469 0x08150754
#define XPB_NBI0_NBITM_QUEUESTATUS470 0x08150758
#define XPB_NBI0_NBITM_QUEUESTATUS471 0x0815075c
#define XPB_NBI0_NBITM_QUEUESTATUS472 0x08150760
#define XPB_NBI0_NBITM_QUEUESTATUS473 0x08150764
#define XPB_NBI0_NBITM_QUEUESTATUS474 0x08150768
#define XPB_NBI0_NBITM_QUEUESTATUS475 0x0815076c
#define XPB_NBI0_NBITM_QUEUESTATUS476 0x08150770
#define XPB_NBI0_NBITM_QUEUESTATUS477 0x08150774
#define XPB_NBI0_NBITM_QUEUESTATUS478 0x08150778
#define XPB_NBI0_NBITM_QUEUESTATUS479 0x0815077c
#define XPB_NBI0_NBITM_QUEUESTATUS480 0x08150780
#define XPB_NBI0_NBITM_QUEUESTATUS481 0x08150784
#define XPB_NBI0_NBITM_QUEUESTATUS482 0x08150788
#define XPB_NBI0_NBITM_QUEUESTATUS483 0x0815078c
#define XPB_NBI0_NBITM_QUEUESTATUS484 0x08150790
#define XPB_NBI0_NBITM_QUEUESTATUS485 0x08150794
#define XPB_NBI0_NBITM_QUEUESTATUS486 0x08150798
#define XPB_NBI0_NBITM_QUEUESTATUS487 0x0815079c
#define XPB_NBI0_NBITM_QUEUESTATUS488 0x081507a0
#define XPB_NBI0_NBITM_QUEUESTATUS489 0x081507a4
#define XPB_NBI0_NBITM_QUEUESTATUS490 0x081507a8
#define XPB_NBI0_NBITM_QUEUESTATUS491 0x081507ac
#define XPB_NBI0_NBITM_QUEUESTATUS492 0x081507b0
#define XPB_NBI0_NBITM_QUEUESTATUS493 0x081507b4
#define XPB_NBI0_NBITM_QUEUESTATUS494 0x081507b8
#define XPB_NBI0_NBITM_QUEUESTATUS495 0x081507bc
#define XPB_NBI0_NBITM_QUEUESTATUS496 0x081507c0
#define XPB_NBI0_NBITM_QUEUESTATUS497 0x081507c4
#define XPB_NBI0_NBITM_QUEUESTATUS498 0x081507c8
#define XPB_NBI0_NBITM_QUEUESTATUS499 0x081507cc
#define XPB_NBI0_NBITM_QUEUESTATUS500 0x081507d0
#define XPB_NBI0_NBITM_QUEUESTATUS501 0x081507d4
#define XPB_NBI0_NBITM_QUEUESTATUS502 0x081507d8
#define XPB_NBI0_NBITM_QUEUESTATUS503 0x081507dc
#define XPB_NBI0_NBITM_QUEUESTATUS504 0x081507e0
#define XPB_NBI0_NBITM_QUEUESTATUS505 0x081507e4
#define XPB_NBI0_NBITM_QUEUESTATUS506 0x081507e8
#define XPB_NBI0_NBITM_QUEUESTATUS507 0x081507ec
#define XPB_NBI0_NBITM_QUEUESTATUS508 0x081507f0
#define XPB_NBI0_NBITM_QUEUESTATUS509 0x081507f4
#define XPB_NBI0_NBITM_QUEUESTATUS510 0x081507f8
#define XPB_NBI0_NBITM_QUEUESTATUS511 0x081507fc
#define XPB_NBI0_NBITM_QUEUESTATUS512 0x08150800
#define XPB_NBI0_NBITM_QUEUESTATUS513 0x08150804
#define XPB_NBI0_NBITM_QUEUESTATUS514 0x08150808
#define XPB_NBI0_NBITM_QUEUESTATUS515 0x0815080c
#define XPB_NBI0_NBITM_QUEUESTATUS516 0x08150810
#define XPB_NBI0_NBITM_QUEUESTATUS517 0x08150814
#define XPB_NBI0_NBITM_QUEUESTATUS518 0x08150818
#define XPB_NBI0_NBITM_QUEUESTATUS519 0x0815081c
#define XPB_NBI0_NBITM_QUEUESTATUS520 0x08150820
#define XPB_NBI0_NBITM_QUEUESTATUS521 0x08150824
#define XPB_NBI0_NBITM_QUEUESTATUS522 0x08150828
#define XPB_NBI0_NBITM_QUEUESTATUS523 0x0815082c
#define XPB_NBI0_NBITM_QUEUESTATUS524 0x08150830
#define XPB_NBI0_NBITM_QUEUESTATUS525 0x08150834
#define XPB_NBI0_NBITM_QUEUESTATUS526 0x08150838
#define XPB_NBI0_NBITM_QUEUESTATUS527 0x0815083c
#define XPB_NBI0_NBITM_QUEUESTATUS528 0x08150840
#define XPB_NBI0_NBITM_QUEUESTATUS529 0x08150844
#define XPB_NBI0_NBITM_QUEUESTATUS530 0x08150848
#define XPB_NBI0_NBITM_QUEUESTATUS531 0x0815084c
#define XPB_NBI0_NBITM_QUEUESTATUS532 0x08150850
#define XPB_NBI0_NBITM_QUEUESTATUS533 0x08150854
#define XPB_NBI0_NBITM_QUEUESTATUS534 0x08150858
#define XPB_NBI0_NBITM_QUEUESTATUS535 0x0815085c
#define XPB_NBI0_NBITM_QUEUESTATUS536 0x08150860
#define XPB_NBI0_NBITM_QUEUESTATUS537 0x08150864
#define XPB_NBI0_NBITM_QUEUESTATUS538 0x08150868
#define XPB_NBI0_NBITM_QUEUESTATUS539 0x0815086c
#define XPB_NBI0_NBITM_QUEUESTATUS540 0x08150870
#define XPB_NBI0_NBITM_QUEUESTATUS541 0x08150874
#define XPB_NBI0_NBITM_QUEUESTATUS542 0x08150878
#define XPB_NBI0_NBITM_QUEUESTATUS543 0x0815087c
#define XPB_NBI0_NBITM_QUEUESTATUS544 0x08150880
#define XPB_NBI0_NBITM_QUEUESTATUS545 0x08150884
#define XPB_NBI0_NBITM_QUEUESTATUS546 0x08150888
#define XPB_NBI0_NBITM_QUEUESTATUS547 0x0815088c
#define XPB_NBI0_NBITM_QUEUESTATUS548 0x08150890
#define XPB_NBI0_NBITM_QUEUESTATUS549 0x08150894
#define XPB_NBI0_NBITM_QUEUESTATUS550 0x08150898
#define XPB_NBI0_NBITM_QUEUESTATUS551 0x0815089c
#define XPB_NBI0_NBITM_QUEUESTATUS552 0x081508a0
#define XPB_NBI0_NBITM_QUEUESTATUS553 0x081508a4
#define XPB_NBI0_NBITM_QUEUESTATUS554 0x081508a8
#define XPB_NBI0_NBITM_QUEUESTATUS555 0x081508ac
#define XPB_NBI0_NBITM_QUEUESTATUS556 0x081508b0
#define XPB_NBI0_NBITM_QUEUESTATUS557 0x081508b4
#define XPB_NBI0_NBITM_QUEUESTATUS558 0x081508b8
#define XPB_NBI0_NBITM_QUEUESTATUS559 0x081508bc
#define XPB_NBI0_NBITM_QUEUESTATUS560 0x081508c0
#define XPB_NBI0_NBITM_QUEUESTATUS561 0x081508c4
#define XPB_NBI0_NBITM_QUEUESTATUS562 0x081508c8
#define XPB_NBI0_NBITM_QUEUESTATUS563 0x081508cc
#define XPB_NBI0_NBITM_QUEUESTATUS564 0x081508d0
#define XPB_NBI0_NBITM_QUEUESTATUS565 0x081508d4
#define XPB_NBI0_NBITM_QUEUESTATUS566 0x081508d8
#define XPB_NBI0_NBITM_QUEUESTATUS567 0x081508dc
#define XPB_NBI0_NBITM_QUEUESTATUS568 0x081508e0
#define XPB_NBI0_NBITM_QUEUESTATUS569 0x081508e4
#define XPB_NBI0_NBITM_QUEUESTATUS570 0x081508e8
#define XPB_NBI0_NBITM_QUEUESTATUS571 0x081508ec
#define XPB_NBI0_NBITM_QUEUESTATUS572 0x081508f0
#define XPB_NBI0_NBITM_QUEUESTATUS573 0x081508f4
#define XPB_NBI0_NBITM_QUEUESTATUS574 0x081508f8
#define XPB_NBI0_NBITM_QUEUESTATUS575 0x081508fc
#define XPB_NBI0_NBITM_QUEUESTATUS576 0x08150900
#define XPB_NBI0_NBITM_QUEUESTATUS577 0x08150904
#define XPB_NBI0_NBITM_QUEUESTATUS578 0x08150908
#define XPB_NBI0_NBITM_QUEUESTATUS579 0x0815090c
#define XPB_NBI0_NBITM_QUEUESTATUS580 0x08150910
#define XPB_NBI0_NBITM_QUEUESTATUS581 0x08150914
#define XPB_NBI0_NBITM_QUEUESTATUS582 0x08150918
#define XPB_NBI0_NBITM_QUEUESTATUS583 0x0815091c
#define XPB_NBI0_NBITM_QUEUESTATUS584 0x08150920
#define XPB_NBI0_NBITM_QUEUESTATUS585 0x08150924
#define XPB_NBI0_NBITM_QUEUESTATUS586 0x08150928
#define XPB_NBI0_NBITM_QUEUESTATUS587 0x0815092c
#define XPB_NBI0_NBITM_QUEUESTATUS588 0x08150930
#define XPB_NBI0_NBITM_QUEUESTATUS589 0x08150934
#define XPB_NBI0_NBITM_QUEUESTATUS590 0x08150938
#define XPB_NBI0_NBITM_QUEUESTATUS591 0x0815093c
#define XPB_NBI0_NBITM_QUEUESTATUS592 0x08150940
#define XPB_NBI0_NBITM_QUEUESTATUS593 0x08150944
#define XPB_NBI0_NBITM_QUEUESTATUS594 0x08150948
#define XPB_NBI0_NBITM_QUEUESTATUS595 0x0815094c
#define XPB_NBI0_NBITM_QUEUESTATUS596 0x08150950
#define XPB_NBI0_NBITM_QUEUESTATUS597 0x08150954
#define XPB_NBI0_NBITM_QUEUESTATUS598 0x08150958
#define XPB_NBI0_NBITM_QUEUESTATUS599 0x0815095c
#define XPB_NBI0_NBITM_QUEUESTATUS600 0x08150960
#define XPB_NBI0_NBITM_QUEUESTATUS601 0x08150964
#define XPB_NBI0_NBITM_QUEUESTATUS602 0x08150968
#define XPB_NBI0_NBITM_QUEUESTATUS603 0x0815096c
#define XPB_NBI0_NBITM_QUEUESTATUS604 0x08150970
#define XPB_NBI0_NBITM_QUEUESTATUS605 0x08150974
#define XPB_NBI0_NBITM_QUEUESTATUS606 0x08150978
#define XPB_NBI0_NBITM_QUEUESTATUS607 0x0815097c
#define XPB_NBI0_NBITM_QUEUESTATUS608 0x08150980
#define XPB_NBI0_NBITM_QUEUESTATUS609 0x08150984
#define XPB_NBI0_NBITM_QUEUESTATUS610 0x08150988
#define XPB_NBI0_NBITM_QUEUESTATUS611 0x0815098c
#define XPB_NBI0_NBITM_QUEUESTATUS612 0x08150990
#define XPB_NBI0_NBITM_QUEUESTATUS613 0x08150994
#define XPB_NBI0_NBITM_QUEUESTATUS614 0x08150998
#define XPB_NBI0_NBITM_QUEUESTATUS615 0x0815099c
#define XPB_NBI0_NBITM_QUEUESTATUS616 0x081509a0
#define XPB_NBI0_NBITM_QUEUESTATUS617 0x081509a4
#define XPB_NBI0_NBITM_QUEUESTATUS618 0x081509a8
#define XPB_NBI0_NBITM_QUEUESTATUS619 0x081509ac
#define XPB_NBI0_NBITM_QUEUESTATUS620 0x081509b0
#define XPB_NBI0_NBITM_QUEUESTATUS621 0x081509b4
#define XPB_NBI0_NBITM_QUEUESTATUS622 0x081509b8
#define XPB_NBI0_NBITM_QUEUESTATUS623 0x081509bc
#define XPB_NBI0_NBITM_QUEUESTATUS624 0x081509c0
#define XPB_NBI0_NBITM_QUEUESTATUS625 0x081509c4
#define XPB_NBI0_NBITM_QUEUESTATUS626 0x081509c8
#define XPB_NBI0_NBITM_QUEUESTATUS627 0x081509cc
#define XPB_NBI0_NBITM_QUEUESTATUS628 0x081509d0
#define XPB_NBI0_NBITM_QUEUESTATUS629 0x081509d4
#define XPB_NBI0_NBITM_QUEUESTATUS630 0x081509d8
#define XPB_NBI0_NBITM_QUEUESTATUS631 0x081509dc
#define XPB_NBI0_NBITM_QUEUESTATUS632 0x081509e0
#define XPB_NBI0_NBITM_QUEUESTATUS633 0x081509e4
#define XPB_NBI0_NBITM_QUEUESTATUS634 0x081509e8
#define XPB_NBI0_NBITM_QUEUESTATUS635 0x081509ec
#define XPB_NBI0_NBITM_QUEUESTATUS636 0x081509f0
#define XPB_NBI0_NBITM_QUEUESTATUS637 0x081509f4
#define XPB_NBI0_NBITM_QUEUESTATUS638 0x081509f8
#define XPB_NBI0_NBITM_QUEUESTATUS639 0x081509fc
#define XPB_NBI0_NBITM_QUEUESTATUS640 0x08150a00
#define XPB_NBI0_NBITM_QUEUESTATUS641 0x08150a04
#define XPB_NBI0_NBITM_QUEUESTATUS642 0x08150a08
#define XPB_NBI0_NBITM_QUEUESTATUS643 0x08150a0c
#define XPB_NBI0_NBITM_QUEUESTATUS644 0x08150a10
#define XPB_NBI0_NBITM_QUEUESTATUS645 0x08150a14
#define XPB_NBI0_NBITM_QUEUESTATUS646 0x08150a18
#define XPB_NBI0_NBITM_QUEUESTATUS647 0x08150a1c
#define XPB_NBI0_NBITM_QUEUESTATUS648 0x08150a20
#define XPB_NBI0_NBITM_QUEUESTATUS649 0x08150a24
#define XPB_NBI0_NBITM_QUEUESTATUS650 0x08150a28
#define XPB_NBI0_NBITM_QUEUESTATUS651 0x08150a2c
#define XPB_NBI0_NBITM_QUEUESTATUS652 0x08150a30
#define XPB_NBI0_NBITM_QUEUESTATUS653 0x08150a34
#define XPB_NBI0_NBITM_QUEUESTATUS654 0x08150a38
#define XPB_NBI0_NBITM_QUEUESTATUS655 0x08150a3c
#define XPB_NBI0_NBITM_QUEUESTATUS656 0x08150a40
#define XPB_NBI0_NBITM_QUEUESTATUS657 0x08150a44
#define XPB_NBI0_NBITM_QUEUESTATUS658 0x08150a48
#define XPB_NBI0_NBITM_QUEUESTATUS659 0x08150a4c
#define XPB_NBI0_NBITM_QUEUESTATUS660 0x08150a50
#define XPB_NBI0_NBITM_QUEUESTATUS661 0x08150a54
#define XPB_NBI0_NBITM_QUEUESTATUS662 0x08150a58
#define XPB_NBI0_NBITM_QUEUESTATUS663 0x08150a5c
#define XPB_NBI0_NBITM_QUEUESTATUS664 0x08150a60
#define XPB_NBI0_NBITM_QUEUESTATUS665 0x08150a64
#define XPB_NBI0_NBITM_QUEUESTATUS666 0x08150a68
#define XPB_NBI0_NBITM_QUEUESTATUS667 0x08150a6c
#define XPB_NBI0_NBITM_QUEUESTATUS668 0x08150a70
#define XPB_NBI0_NBITM_QUEUESTATUS669 0x08150a74
#define XPB_NBI0_NBITM_QUEUESTATUS670 0x08150a78
#define XPB_NBI0_NBITM_QUEUESTATUS671 0x08150a7c
#define XPB_NBI0_NBITM_QUEUESTATUS672 0x08150a80
#define XPB_NBI0_NBITM_QUEUESTATUS673 0x08150a84
#define XPB_NBI0_NBITM_QUEUESTATUS674 0x08150a88
#define XPB_NBI0_NBITM_QUEUESTATUS675 0x08150a8c
#define XPB_NBI0_NBITM_QUEUESTATUS676 0x08150a90
#define XPB_NBI0_NBITM_QUEUESTATUS677 0x08150a94
#define XPB_NBI0_NBITM_QUEUESTATUS678 0x08150a98
#define XPB_NBI0_NBITM_QUEUESTATUS679 0x08150a9c
#define XPB_NBI0_NBITM_QUEUESTATUS680 0x08150aa0
#define XPB_NBI0_NBITM_QUEUESTATUS681 0x08150aa4
#define XPB_NBI0_NBITM_QUEUESTATUS682 0x08150aa8
#define XPB_NBI0_NBITM_QUEUESTATUS683 0x08150aac
#define XPB_NBI0_NBITM_QUEUESTATUS684 0x08150ab0
#define XPB_NBI0_NBITM_QUEUESTATUS685 0x08150ab4
#define XPB_NBI0_NBITM_QUEUESTATUS686 0x08150ab8
#define XPB_NBI0_NBITM_QUEUESTATUS687 0x08150abc
#define XPB_NBI0_NBITM_QUEUESTATUS688 0x08150ac0
#define XPB_NBI0_NBITM_QUEUESTATUS689 0x08150ac4
#define XPB_NBI0_NBITM_QUEUESTATUS690 0x08150ac8
#define XPB_NBI0_NBITM_QUEUESTATUS691 0x08150acc
#define XPB_NBI0_NBITM_QUEUESTATUS692 0x08150ad0
#define XPB_NBI0_NBITM_QUEUESTATUS693 0x08150ad4
#define XPB_NBI0_NBITM_QUEUESTATUS694 0x08150ad8
#define XPB_NBI0_NBITM_QUEUESTATUS695 0x08150adc
#define XPB_NBI0_NBITM_QUEUESTATUS696 0x08150ae0
#define XPB_NBI0_NBITM_QUEUESTATUS697 0x08150ae4
#define XPB_NBI0_NBITM_QUEUESTATUS698 0x08150ae8
#define XPB_NBI0_NBITM_QUEUESTATUS699 0x08150aec
#define XPB_NBI0_NBITM_QUEUESTATUS700 0x08150af0
#define XPB_NBI0_NBITM_QUEUESTATUS701 0x08150af4
#define XPB_NBI0_NBITM_QUEUESTATUS702 0x08150af8
#define XPB_NBI0_NBITM_QUEUESTATUS703 0x08150afc
#define XPB_NBI0_NBITM_QUEUESTATUS704 0x08150b00
#define XPB_NBI0_NBITM_QUEUESTATUS705 0x08150b04
#define XPB_NBI0_NBITM_QUEUESTATUS706 0x08150b08
#define XPB_NBI0_NBITM_QUEUESTATUS707 0x08150b0c
#define XPB_NBI0_NBITM_QUEUESTATUS708 0x08150b10
#define XPB_NBI0_NBITM_QUEUESTATUS709 0x08150b14
#define XPB_NBI0_NBITM_QUEUESTATUS710 0x08150b18
#define XPB_NBI0_NBITM_QUEUESTATUS711 0x08150b1c
#define XPB_NBI0_NBITM_QUEUESTATUS712 0x08150b20
#define XPB_NBI0_NBITM_QUEUESTATUS713 0x08150b24
#define XPB_NBI0_NBITM_QUEUESTATUS714 0x08150b28
#define XPB_NBI0_NBITM_QUEUESTATUS715 0x08150b2c
#define XPB_NBI0_NBITM_QUEUESTATUS716 0x08150b30
#define XPB_NBI0_NBITM_QUEUESTATUS717 0x08150b34
#define XPB_NBI0_NBITM_QUEUESTATUS718 0x08150b38
#define XPB_NBI0_NBITM_QUEUESTATUS719 0x08150b3c
#define XPB_NBI0_NBITM_QUEUESTATUS720 0x08150b40
#define XPB_NBI0_NBITM_QUEUESTATUS721 0x08150b44
#define XPB_NBI0_NBITM_QUEUESTATUS722 0x08150b48
#define XPB_NBI0_NBITM_QUEUESTATUS723 0x08150b4c
#define XPB_NBI0_NBITM_QUEUESTATUS724 0x08150b50
#define XPB_NBI0_NBITM_QUEUESTATUS725 0x08150b54
#define XPB_NBI0_NBITM_QUEUESTATUS726 0x08150b58
#define XPB_NBI0_NBITM_QUEUESTATUS727 0x08150b5c
#define XPB_NBI0_NBITM_QUEUESTATUS728 0x08150b60
#define XPB_NBI0_NBITM_QUEUESTATUS729 0x08150b64
#define XPB_NBI0_NBITM_QUEUESTATUS730 0x08150b68
#define XPB_NBI0_NBITM_QUEUESTATUS731 0x08150b6c
#define XPB_NBI0_NBITM_QUEUESTATUS732 0x08150b70
#define XPB_NBI0_NBITM_QUEUESTATUS733 0x08150b74
#define XPB_NBI0_NBITM_QUEUESTATUS734 0x08150b78
#define XPB_NBI0_NBITM_QUEUESTATUS735 0x08150b7c
#define XPB_NBI0_NBITM_QUEUESTATUS736 0x08150b80
#define XPB_NBI0_NBITM_QUEUESTATUS737 0x08150b84
#define XPB_NBI0_NBITM_QUEUESTATUS738 0x08150b88
#define XPB_NBI0_NBITM_QUEUESTATUS739 0x08150b8c
#define XPB_NBI0_NBITM_QUEUESTATUS740 0x08150b90
#define XPB_NBI0_NBITM_QUEUESTATUS741 0x08150b94
#define XPB_NBI0_NBITM_QUEUESTATUS742 0x08150b98
#define XPB_NBI0_NBITM_QUEUESTATUS743 0x08150b9c
#define XPB_NBI0_NBITM_QUEUESTATUS744 0x08150ba0
#define XPB_NBI0_NBITM_QUEUESTATUS745 0x08150ba4
#define XPB_NBI0_NBITM_QUEUESTATUS746 0x08150ba8
#define XPB_NBI0_NBITM_QUEUESTATUS747 0x08150bac
#define XPB_NBI0_NBITM_QUEUESTATUS748 0x08150bb0
#define XPB_NBI0_NBITM_QUEUESTATUS749 0x08150bb4
#define XPB_NBI0_NBITM_QUEUESTATUS750 0x08150bb8
#define XPB_NBI0_NBITM_QUEUESTATUS751 0x08150bbc
#define XPB_NBI0_NBITM_QUEUESTATUS752 0x08150bc0
#define XPB_NBI0_NBITM_QUEUESTATUS753 0x08150bc4
#define XPB_NBI0_NBITM_QUEUESTATUS754 0x08150bc8
#define XPB_NBI0_NBITM_QUEUESTATUS755 0x08150bcc
#define XPB_NBI0_NBITM_QUEUESTATUS756 0x08150bd0
#define XPB_NBI0_NBITM_QUEUESTATUS757 0x08150bd4
#define XPB_NBI0_NBITM_QUEUESTATUS758 0x08150bd8
#define XPB_NBI0_NBITM_QUEUESTATUS759 0x08150bdc
#define XPB_NBI0_NBITM_QUEUESTATUS760 0x08150be0
#define XPB_NBI0_NBITM_QUEUESTATUS761 0x08150be4
#define XPB_NBI0_NBITM_QUEUESTATUS762 0x08150be8
#define XPB_NBI0_NBITM_QUEUESTATUS763 0x08150bec
#define XPB_NBI0_NBITM_QUEUESTATUS764 0x08150bf0
#define XPB_NBI0_NBITM_QUEUESTATUS765 0x08150bf4
#define XPB_NBI0_NBITM_QUEUESTATUS766 0x08150bf8
#define XPB_NBI0_NBITM_QUEUESTATUS767 0x08150bfc
#define XPB_NBI0_NBITM_QUEUESTATUS768 0x08150c00
#define XPB_NBI0_NBITM_QUEUESTATUS769 0x08150c04
#define XPB_NBI0_NBITM_QUEUESTATUS770 0x08150c08
#define XPB_NBI0_NBITM_QUEUESTATUS771 0x08150c0c
#define XPB_NBI0_NBITM_QUEUESTATUS772 0x08150c10
#define XPB_NBI0_NBITM_QUEUESTATUS773 0x08150c14
#define XPB_NBI0_NBITM_QUEUESTATUS774 0x08150c18
#define XPB_NBI0_NBITM_QUEUESTATUS775 0x08150c1c
#define XPB_NBI0_NBITM_QUEUESTATUS776 0x08150c20
#define XPB_NBI0_NBITM_QUEUESTATUS777 0x08150c24
#define XPB_NBI0_NBITM_QUEUESTATUS778 0x08150c28
#define XPB_NBI0_NBITM_QUEUESTATUS779 0x08150c2c
#define XPB_NBI0_NBITM_QUEUESTATUS780 0x08150c30
#define XPB_NBI0_NBITM_QUEUESTATUS781 0x08150c34
#define XPB_NBI0_NBITM_QUEUESTATUS782 0x08150c38
#define XPB_NBI0_NBITM_QUEUESTATUS783 0x08150c3c
#define XPB_NBI0_NBITM_QUEUESTATUS784 0x08150c40
#define XPB_NBI0_NBITM_QUEUESTATUS785 0x08150c44
#define XPB_NBI0_NBITM_QUEUESTATUS786 0x08150c48
#define XPB_NBI0_NBITM_QUEUESTATUS787 0x08150c4c
#define XPB_NBI0_NBITM_QUEUESTATUS788 0x08150c50
#define XPB_NBI0_NBITM_QUEUESTATUS789 0x08150c54
#define XPB_NBI0_NBITM_QUEUESTATUS790 0x08150c58
#define XPB_NBI0_NBITM_QUEUESTATUS791 0x08150c5c
#define XPB_NBI0_NBITM_QUEUESTATUS792 0x08150c60
#define XPB_NBI0_NBITM_QUEUESTATUS793 0x08150c64
#define XPB_NBI0_NBITM_QUEUESTATUS794 0x08150c68
#define XPB_NBI0_NBITM_QUEUESTATUS795 0x08150c6c
#define XPB_NBI0_NBITM_QUEUESTATUS796 0x08150c70
#define XPB_NBI0_NBITM_QUEUESTATUS797 0x08150c74
#define XPB_NBI0_NBITM_QUEUESTATUS798 0x08150c78
#define XPB_NBI0_NBITM_QUEUESTATUS799 0x08150c7c
#define XPB_NBI0_NBITM_QUEUESTATUS800 0x08150c80
#define XPB_NBI0_NBITM_QUEUESTATUS801 0x08150c84
#define XPB_NBI0_NBITM_QUEUESTATUS802 0x08150c88
#define XPB_NBI0_NBITM_QUEUESTATUS803 0x08150c8c
#define XPB_NBI0_NBITM_QUEUESTATUS804 0x08150c90
#define XPB_NBI0_NBITM_QUEUESTATUS805 0x08150c94
#define XPB_NBI0_NBITM_QUEUESTATUS806 0x08150c98
#define XPB_NBI0_NBITM_QUEUESTATUS807 0x08150c9c
#define XPB_NBI0_NBITM_QUEUESTATUS808 0x08150ca0
#define XPB_NBI0_NBITM_QUEUESTATUS809 0x08150ca4
#define XPB_NBI0_NBITM_QUEUESTATUS810 0x08150ca8
#define XPB_NBI0_NBITM_QUEUESTATUS811 0x08150cac
#define XPB_NBI0_NBITM_QUEUESTATUS812 0x08150cb0
#define XPB_NBI0_NBITM_QUEUESTATUS813 0x08150cb4
#define XPB_NBI0_NBITM_QUEUESTATUS814 0x08150cb8
#define XPB_NBI0_NBITM_QUEUESTATUS815 0x08150cbc
#define XPB_NBI0_NBITM_QUEUESTATUS816 0x08150cc0
#define XPB_NBI0_NBITM_QUEUESTATUS817 0x08150cc4
#define XPB_NBI0_NBITM_QUEUESTATUS818 0x08150cc8
#define XPB_NBI0_NBITM_QUEUESTATUS819 0x08150ccc
#define XPB_NBI0_NBITM_QUEUESTATUS820 0x08150cd0
#define XPB_NBI0_NBITM_QUEUESTATUS821 0x08150cd4
#define XPB_NBI0_NBITM_QUEUESTATUS822 0x08150cd8
#define XPB_NBI0_NBITM_QUEUESTATUS823 0x08150cdc
#define XPB_NBI0_NBITM_QUEUESTATUS824 0x08150ce0
#define XPB_NBI0_NBITM_QUEUESTATUS825 0x08150ce4
#define XPB_NBI0_NBITM_QUEUESTATUS826 0x08150ce8
#define XPB_NBI0_NBITM_QUEUESTATUS827 0x08150cec
#define XPB_NBI0_NBITM_QUEUESTATUS828 0x08150cf0
#define XPB_NBI0_NBITM_QUEUESTATUS829 0x08150cf4
#define XPB_NBI0_NBITM_QUEUESTATUS830 0x08150cf8
#define XPB_NBI0_NBITM_QUEUESTATUS831 0x08150cfc
#define XPB_NBI0_NBITM_QUEUESTATUS832 0x08150d00
#define XPB_NBI0_NBITM_QUEUESTATUS833 0x08150d04
#define XPB_NBI0_NBITM_QUEUESTATUS834 0x08150d08
#define XPB_NBI0_NBITM_QUEUESTATUS835 0x08150d0c
#define XPB_NBI0_NBITM_QUEUESTATUS836 0x08150d10
#define XPB_NBI0_NBITM_QUEUESTATUS837 0x08150d14
#define XPB_NBI0_NBITM_QUEUESTATUS838 0x08150d18
#define XPB_NBI0_NBITM_QUEUESTATUS839 0x08150d1c
#define XPB_NBI0_NBITM_QUEUESTATUS840 0x08150d20
#define XPB_NBI0_NBITM_QUEUESTATUS841 0x08150d24
#define XPB_NBI0_NBITM_QUEUESTATUS842 0x08150d28
#define XPB_NBI0_NBITM_QUEUESTATUS843 0x08150d2c
#define XPB_NBI0_NBITM_QUEUESTATUS844 0x08150d30
#define XPB_NBI0_NBITM_QUEUESTATUS845 0x08150d34
#define XPB_NBI0_NBITM_QUEUESTATUS846 0x08150d38
#define XPB_NBI0_NBITM_QUEUESTATUS847 0x08150d3c
#define XPB_NBI0_NBITM_QUEUESTATUS848 0x08150d40
#define XPB_NBI0_NBITM_QUEUESTATUS849 0x08150d44
#define XPB_NBI0_NBITM_QUEUESTATUS850 0x08150d48
#define XPB_NBI0_NBITM_QUEUESTATUS851 0x08150d4c
#define XPB_NBI0_NBITM_QUEUESTATUS852 0x08150d50
#define XPB_NBI0_NBITM_QUEUESTATUS853 0x08150d54
#define XPB_NBI0_NBITM_QUEUESTATUS854 0x08150d58
#define XPB_NBI0_NBITM_QUEUESTATUS855 0x08150d5c
#define XPB_NBI0_NBITM_QUEUESTATUS856 0x08150d60
#define XPB_NBI0_NBITM_QUEUESTATUS857 0x08150d64
#define XPB_NBI0_NBITM_QUEUESTATUS858 0x08150d68
#define XPB_NBI0_NBITM_QUEUESTATUS859 0x08150d6c
#define XPB_NBI0_NBITM_QUEUESTATUS860 0x08150d70
#define XPB_NBI0_NBITM_QUEUESTATUS861 0x08150d74
#define XPB_NBI0_NBITM_QUEUESTATUS862 0x08150d78
#define XPB_NBI0_NBITM_QUEUESTATUS863 0x08150d7c
#define XPB_NBI0_NBITM_QUEUESTATUS864 0x08150d80
#define XPB_NBI0_NBITM_QUEUESTATUS865 0x08150d84
#define XPB_NBI0_NBITM_QUEUESTATUS866 0x08150d88
#define XPB_NBI0_NBITM_QUEUESTATUS867 0x08150d8c
#define XPB_NBI0_NBITM_QUEUESTATUS868 0x08150d90
#define XPB_NBI0_NBITM_QUEUESTATUS869 0x08150d94
#define XPB_NBI0_NBITM_QUEUESTATUS870 0x08150d98
#define XPB_NBI0_NBITM_QUEUESTATUS871 0x08150d9c
#define XPB_NBI0_NBITM_QUEUESTATUS872 0x08150da0
#define XPB_NBI0_NBITM_QUEUESTATUS873 0x08150da4
#define XPB_NBI0_NBITM_QUEUESTATUS874 0x08150da8
#define XPB_NBI0_NBITM_QUEUESTATUS875 0x08150dac
#define XPB_NBI0_NBITM_QUEUESTATUS876 0x08150db0
#define XPB_NBI0_NBITM_QUEUESTATUS877 0x08150db4
#define XPB_NBI0_NBITM_QUEUESTATUS878 0x08150db8
#define XPB_NBI0_NBITM_QUEUESTATUS879 0x08150dbc
#define XPB_NBI0_NBITM_QUEUESTATUS880 0x08150dc0
#define XPB_NBI0_NBITM_QUEUESTATUS881 0x08150dc4
#define XPB_NBI0_NBITM_QUEUESTATUS882 0x08150dc8
#define XPB_NBI0_NBITM_QUEUESTATUS883 0x08150dcc
#define XPB_NBI0_NBITM_QUEUESTATUS884 0x08150dd0
#define XPB_NBI0_NBITM_QUEUESTATUS885 0x08150dd4
#define XPB_NBI0_NBITM_QUEUESTATUS886 0x08150dd8
#define XPB_NBI0_NBITM_QUEUESTATUS887 0x08150ddc
#define XPB_NBI0_NBITM_QUEUESTATUS888 0x08150de0
#define XPB_NBI0_NBITM_QUEUESTATUS889 0x08150de4
#define XPB_NBI0_NBITM_QUEUESTATUS890 0x08150de8
#define XPB_NBI0_NBITM_QUEUESTATUS891 0x08150dec
#define XPB_NBI0_NBITM_QUEUESTATUS892 0x08150df0
#define XPB_NBI0_NBITM_QUEUESTATUS893 0x08150df4
#define XPB_NBI0_NBITM_QUEUESTATUS894 0x08150df8
#define XPB_NBI0_NBITM_QUEUESTATUS895 0x08150dfc
#define XPB_NBI0_NBITM_QUEUESTATUS896 0x08150e00
#define XPB_NBI0_NBITM_QUEUESTATUS897 0x08150e04
#define XPB_NBI0_NBITM_QUEUESTATUS898 0x08150e08
#define XPB_NBI0_NBITM_QUEUESTATUS899 0x08150e0c
#define XPB_NBI0_NBITM_QUEUESTATUS900 0x08150e10
#define XPB_NBI0_NBITM_QUEUESTATUS901 0x08150e14
#define XPB_NBI0_NBITM_QUEUESTATUS902 0x08150e18
#define XPB_NBI0_NBITM_QUEUESTATUS903 0x08150e1c
#define XPB_NBI0_NBITM_QUEUESTATUS904 0x08150e20
#define XPB_NBI0_NBITM_QUEUESTATUS905 0x08150e24
#define XPB_NBI0_NBITM_QUEUESTATUS906 0x08150e28
#define XPB_NBI0_NBITM_QUEUESTATUS907 0x08150e2c
#define XPB_NBI0_NBITM_QUEUESTATUS908 0x08150e30
#define XPB_NBI0_NBITM_QUEUESTATUS909 0x08150e34
#define XPB_NBI0_NBITM_QUEUESTATUS910 0x08150e38
#define XPB_NBI0_NBITM_QUEUESTATUS911 0x08150e3c
#define XPB_NBI0_NBITM_QUEUESTATUS912 0x08150e40
#define XPB_NBI0_NBITM_QUEUESTATUS913 0x08150e44
#define XPB_NBI0_NBITM_QUEUESTATUS914 0x08150e48
#define XPB_NBI0_NBITM_QUEUESTATUS915 0x08150e4c
#define XPB_NBI0_NBITM_QUEUESTATUS916 0x08150e50
#define XPB_NBI0_NBITM_QUEUESTATUS917 0x08150e54
#define XPB_NBI0_NBITM_QUEUESTATUS918 0x08150e58
#define XPB_NBI0_NBITM_QUEUESTATUS919 0x08150e5c
#define XPB_NBI0_NBITM_QUEUESTATUS920 0x08150e60
#define XPB_NBI0_NBITM_QUEUESTATUS921 0x08150e64
#define XPB_NBI0_NBITM_QUEUESTATUS922 0x08150e68
#define XPB_NBI0_NBITM_QUEUESTATUS923 0x08150e6c
#define XPB_NBI0_NBITM_QUEUESTATUS924 0x08150e70
#define XPB_NBI0_NBITM_QUEUESTATUS925 0x08150e74
#define XPB_NBI0_NBITM_QUEUESTATUS926 0x08150e78
#define XPB_NBI0_NBITM_QUEUESTATUS927 0x08150e7c
#define XPB_NBI0_NBITM_QUEUESTATUS928 0x08150e80
#define XPB_NBI0_NBITM_QUEUESTATUS929 0x08150e84
#define XPB_NBI0_NBITM_QUEUESTATUS930 0x08150e88
#define XPB_NBI0_NBITM_QUEUESTATUS931 0x08150e8c
#define XPB_NBI0_NBITM_QUEUESTATUS932 0x08150e90
#define XPB_NBI0_NBITM_QUEUESTATUS933 0x08150e94
#define XPB_NBI0_NBITM_QUEUESTATUS934 0x08150e98
#define XPB_NBI0_NBITM_QUEUESTATUS935 0x08150e9c
#define XPB_NBI0_NBITM_QUEUESTATUS936 0x08150ea0
#define XPB_NBI0_NBITM_QUEUESTATUS937 0x08150ea4
#define XPB_NBI0_NBITM_QUEUESTATUS938 0x08150ea8
#define XPB_NBI0_NBITM_QUEUESTATUS939 0x08150eac
#define XPB_NBI0_NBITM_QUEUESTATUS940 0x08150eb0
#define XPB_NBI0_NBITM_QUEUESTATUS941 0x08150eb4
#define XPB_NBI0_NBITM_QUEUESTATUS942 0x08150eb8
#define XPB_NBI0_NBITM_QUEUESTATUS943 0x08150ebc
#define XPB_NBI0_NBITM_QUEUESTATUS944 0x08150ec0
#define XPB_NBI0_NBITM_QUEUESTATUS945 0x08150ec4
#define XPB_NBI0_NBITM_QUEUESTATUS946 0x08150ec8
#define XPB_NBI0_NBITM_QUEUESTATUS947 0x08150ecc
#define XPB_NBI0_NBITM_QUEUESTATUS948 0x08150ed0
#define XPB_NBI0_NBITM_QUEUESTATUS949 0x08150ed4
#define XPB_NBI0_NBITM_QUEUESTATUS950 0x08150ed8
#define XPB_NBI0_NBITM_QUEUESTATUS951 0x08150edc
#define XPB_NBI0_NBITM_QUEUESTATUS952 0x08150ee0
#define XPB_NBI0_NBITM_QUEUESTATUS953 0x08150ee4
#define XPB_NBI0_NBITM_QUEUESTATUS954 0x08150ee8
#define XPB_NBI0_NBITM_QUEUESTATUS955 0x08150eec
#define XPB_NBI0_NBITM_QUEUESTATUS956 0x08150ef0
#define XPB_NBI0_NBITM_QUEUESTATUS957 0x08150ef4
#define XPB_NBI0_NBITM_QUEUESTATUS958 0x08150ef8
#define XPB_NBI0_NBITM_QUEUESTATUS959 0x08150efc
#define XPB_NBI0_NBITM_QUEUESTATUS960 0x08150f00
#define XPB_NBI0_NBITM_QUEUESTATUS961 0x08150f04
#define XPB_NBI0_NBITM_QUEUESTATUS962 0x08150f08
#define XPB_NBI0_NBITM_QUEUESTATUS963 0x08150f0c
#define XPB_NBI0_NBITM_QUEUESTATUS964 0x08150f10
#define XPB_NBI0_NBITM_QUEUESTATUS965 0x08150f14
#define XPB_NBI0_NBITM_QUEUESTATUS966 0x08150f18
#define XPB_NBI0_NBITM_QUEUESTATUS967 0x08150f1c
#define XPB_NBI0_NBITM_QUEUESTATUS968 0x08150f20
#define XPB_NBI0_NBITM_QUEUESTATUS969 0x08150f24
#define XPB_NBI0_NBITM_QUEUESTATUS970 0x08150f28
#define XPB_NBI0_NBITM_QUEUESTATUS971 0x08150f2c
#define XPB_NBI0_NBITM_QUEUESTATUS972 0x08150f30
#define XPB_NBI0_NBITM_QUEUESTATUS973 0x08150f34
#define XPB_NBI0_NBITM_QUEUESTATUS974 0x08150f38
#define XPB_NBI0_NBITM_QUEUESTATUS975 0x08150f3c
#define XPB_NBI0_NBITM_QUEUESTATUS976 0x08150f40
#define XPB_NBI0_NBITM_QUEUESTATUS977 0x08150f44
#define XPB_NBI0_NBITM_QUEUESTATUS978 0x08150f48
#define XPB_NBI0_NBITM_QUEUESTATUS979 0x08150f4c
#define XPB_NBI0_NBITM_QUEUESTATUS980 0x08150f50
#define XPB_NBI0_NBITM_QUEUESTATUS981 0x08150f54
#define XPB_NBI0_NBITM_QUEUESTATUS982 0x08150f58
#define XPB_NBI0_NBITM_QUEUESTATUS983 0x08150f5c
#define XPB_NBI0_NBITM_QUEUESTATUS984 0x08150f60
#define XPB_NBI0_NBITM_QUEUESTATUS985 0x08150f64
#define XPB_NBI0_NBITM_QUEUESTATUS986 0x08150f68
#define XPB_NBI0_NBITM_QUEUESTATUS987 0x08150f6c
#define XPB_NBI0_NBITM_QUEUESTATUS988 0x08150f70
#define XPB_NBI0_NBITM_QUEUESTATUS989 0x08150f74
#define XPB_NBI0_NBITM_QUEUESTATUS990 0x08150f78
#define XPB_NBI0_NBITM_QUEUESTATUS991 0x08150f7c
#define XPB_NBI0_NBITM_QUEUESTATUS992 0x08150f80
#define XPB_NBI0_NBITM_QUEUESTATUS993 0x08150f84
#define XPB_NBI0_NBITM_QUEUESTATUS994 0x08150f88
#define XPB_NBI0_NBITM_QUEUESTATUS995 0x08150f8c
#define XPB_NBI0_NBITM_QUEUESTATUS996 0x08150f90
#define XPB_NBI0_NBITM_QUEUESTATUS997 0x08150f94
#define XPB_NBI0_NBITM_QUEUESTATUS998 0x08150f98
#define XPB_NBI0_NBITM_QUEUESTATUS999 0x08150f9c
#define XPB_NBI0_NBITM_QUEUESTATUS1000 0x08150fa0
#define XPB_NBI0_NBITM_QUEUESTATUS1001 0x08150fa4
#define XPB_NBI0_NBITM_QUEUESTATUS1002 0x08150fa8
#define XPB_NBI0_NBITM_QUEUESTATUS1003 0x08150fac
#define XPB_NBI0_NBITM_QUEUESTATUS1004 0x08150fb0
#define XPB_NBI0_NBITM_QUEUESTATUS1005 0x08150fb4
#define XPB_NBI0_NBITM_QUEUESTATUS1006 0x08150fb8
#define XPB_NBI0_NBITM_QUEUESTATUS1007 0x08150fbc
#define XPB_NBI0_NBITM_QUEUESTATUS1008 0x08150fc0
#define XPB_NBI0_NBITM_QUEUESTATUS1009 0x08150fc4
#define XPB_NBI0_NBITM_QUEUESTATUS1010 0x08150fc8
#define XPB_NBI0_NBITM_QUEUESTATUS1011 0x08150fcc
#define XPB_NBI0_NBITM_QUEUESTATUS1012 0x08150fd0
#define XPB_NBI0_NBITM_QUEUESTATUS1013 0x08150fd4
#define XPB_NBI0_NBITM_QUEUESTATUS1014 0x08150fd8
#define XPB_NBI0_NBITM_QUEUESTATUS1015 0x08150fdc
#define XPB_NBI0_NBITM_QUEUESTATUS1016 0x08150fe0
#define XPB_NBI0_NBITM_QUEUESTATUS1017 0x08150fe4
#define XPB_NBI0_NBITM_QUEUESTATUS1018 0x08150fe8
#define XPB_NBI0_NBITM_QUEUESTATUS1019 0x08150fec
#define XPB_NBI0_NBITM_QUEUESTATUS1020 0x08150ff0
#define XPB_NBI0_NBITM_QUEUESTATUS1021 0x08150ff4
#define XPB_NBI0_NBITM_QUEUESTATUS1022 0x08150ff8
#define XPB_NBI0_NBITM_QUEUESTATUS1023 0x08150ffc
#define XPB_NBI0_NBITM_QUEUECONFIG0 0x08151000
#define XPB_NBI0_NBITM_QUEUECONFIG1 0x08151004
#define XPB_NBI0_NBITM_QUEUECONFIG2 0x08151008
#define XPB_NBI0_NBITM_QUEUECONFIG3 0x0815100c
#define XPB_NBI0_NBITM_QUEUECONFIG4 0x08151010
#define XPB_NBI0_NBITM_QUEUECONFIG5 0x08151014
#define XPB_NBI0_NBITM_QUEUECONFIG6 0x08151018
#define XPB_NBI0_NBITM_QUEUECONFIG7 0x0815101c
#define XPB_NBI0_NBITM_QUEUECONFIG8 0x08151020
#define XPB_NBI0_NBITM_QUEUECONFIG9 0x08151024
#define XPB_NBI0_NBITM_QUEUECONFIG10 0x08151028
#define XPB_NBI0_NBITM_QUEUECONFIG11 0x0815102c
#define XPB_NBI0_NBITM_QUEUECONFIG12 0x08151030
#define XPB_NBI0_NBITM_QUEUECONFIG13 0x08151034
#define XPB_NBI0_NBITM_QUEUECONFIG14 0x08151038
#define XPB_NBI0_NBITM_QUEUECONFIG15 0x0815103c
#define XPB_NBI0_NBITM_QUEUECONFIG16 0x08151040
#define XPB_NBI0_NBITM_QUEUECONFIG17 0x08151044
#define XPB_NBI0_NBITM_QUEUECONFIG18 0x08151048
#define XPB_NBI0_NBITM_QUEUECONFIG19 0x0815104c
#define XPB_NBI0_NBITM_QUEUECONFIG20 0x08151050
#define XPB_NBI0_NBITM_QUEUECONFIG21 0x08151054
#define XPB_NBI0_NBITM_QUEUECONFIG22 0x08151058
#define XPB_NBI0_NBITM_QUEUECONFIG23 0x0815105c
#define XPB_NBI0_NBITM_QUEUECONFIG24 0x08151060
#define XPB_NBI0_NBITM_QUEUECONFIG25 0x08151064
#define XPB_NBI0_NBITM_QUEUECONFIG26 0x08151068
#define XPB_NBI0_NBITM_QUEUECONFIG27 0x0815106c
#define XPB_NBI0_NBITM_QUEUECONFIG28 0x08151070
#define XPB_NBI0_NBITM_QUEUECONFIG29 0x08151074
#define XPB_NBI0_NBITM_QUEUECONFIG30 0x08151078
#define XPB_NBI0_NBITM_QUEUECONFIG31 0x0815107c
#define XPB_NBI0_NBITM_QUEUECONFIG32 0x08151080
#define XPB_NBI0_NBITM_QUEUECONFIG33 0x08151084
#define XPB_NBI0_NBITM_QUEUECONFIG34 0x08151088
#define XPB_NBI0_NBITM_QUEUECONFIG35 0x0815108c
#define XPB_NBI0_NBITM_QUEUECONFIG36 0x08151090
#define XPB_NBI0_NBITM_QUEUECONFIG37 0x08151094
#define XPB_NBI0_NBITM_QUEUECONFIG38 0x08151098
#define XPB_NBI0_NBITM_QUEUECONFIG39 0x0815109c
#define XPB_NBI0_NBITM_QUEUECONFIG40 0x081510a0
#define XPB_NBI0_NBITM_QUEUECONFIG41 0x081510a4
#define XPB_NBI0_NBITM_QUEUECONFIG42 0x081510a8
#define XPB_NBI0_NBITM_QUEUECONFIG43 0x081510ac
#define XPB_NBI0_NBITM_QUEUECONFIG44 0x081510b0
#define XPB_NBI0_NBITM_QUEUECONFIG45 0x081510b4
#define XPB_NBI0_NBITM_QUEUECONFIG46 0x081510b8
#define XPB_NBI0_NBITM_QUEUECONFIG47 0x081510bc
#define XPB_NBI0_NBITM_QUEUECONFIG48 0x081510c0
#define XPB_NBI0_NBITM_QUEUECONFIG49 0x081510c4
#define XPB_NBI0_NBITM_QUEUECONFIG50 0x081510c8
#define XPB_NBI0_NBITM_QUEUECONFIG51 0x081510cc
#define XPB_NBI0_NBITM_QUEUECONFIG52 0x081510d0
#define XPB_NBI0_NBITM_QUEUECONFIG53 0x081510d4
#define XPB_NBI0_NBITM_QUEUECONFIG54 0x081510d8
#define XPB_NBI0_NBITM_QUEUECONFIG55 0x081510dc
#define XPB_NBI0_NBITM_QUEUECONFIG56 0x081510e0
#define XPB_NBI0_NBITM_QUEUECONFIG57 0x081510e4
#define XPB_NBI0_NBITM_QUEUECONFIG58 0x081510e8
#define XPB_NBI0_NBITM_QUEUECONFIG59 0x081510ec
#define XPB_NBI0_NBITM_QUEUECONFIG60 0x081510f0
#define XPB_NBI0_NBITM_QUEUECONFIG61 0x081510f4
#define XPB_NBI0_NBITM_QUEUECONFIG62 0x081510f8
#define XPB_NBI0_NBITM_QUEUECONFIG63 0x081510fc
#define XPB_NBI0_NBITM_QUEUECONFIG64 0x08151100
#define XPB_NBI0_NBITM_QUEUECONFIG65 0x08151104
#define XPB_NBI0_NBITM_QUEUECONFIG66 0x08151108
#define XPB_NBI0_NBITM_QUEUECONFIG67 0x0815110c
#define XPB_NBI0_NBITM_QUEUECONFIG68 0x08151110
#define XPB_NBI0_NBITM_QUEUECONFIG69 0x08151114
#define XPB_NBI0_NBITM_QUEUECONFIG70 0x08151118
#define XPB_NBI0_NBITM_QUEUECONFIG71 0x0815111c
#define XPB_NBI0_NBITM_QUEUECONFIG72 0x08151120
#define XPB_NBI0_NBITM_QUEUECONFIG73 0x08151124
#define XPB_NBI0_NBITM_QUEUECONFIG74 0x08151128
#define XPB_NBI0_NBITM_QUEUECONFIG75 0x0815112c
#define XPB_NBI0_NBITM_QUEUECONFIG76 0x08151130
#define XPB_NBI0_NBITM_QUEUECONFIG77 0x08151134
#define XPB_NBI0_NBITM_QUEUECONFIG78 0x08151138
#define XPB_NBI0_NBITM_QUEUECONFIG79 0x0815113c
#define XPB_NBI0_NBITM_QUEUECONFIG80 0x08151140
#define XPB_NBI0_NBITM_QUEUECONFIG81 0x08151144
#define XPB_NBI0_NBITM_QUEUECONFIG82 0x08151148
#define XPB_NBI0_NBITM_QUEUECONFIG83 0x0815114c
#define XPB_NBI0_NBITM_QUEUECONFIG84 0x08151150
#define XPB_NBI0_NBITM_QUEUECONFIG85 0x08151154
#define XPB_NBI0_NBITM_QUEUECONFIG86 0x08151158
#define XPB_NBI0_NBITM_QUEUECONFIG87 0x0815115c
#define XPB_NBI0_NBITM_QUEUECONFIG88 0x08151160
#define XPB_NBI0_NBITM_QUEUECONFIG89 0x08151164
#define XPB_NBI0_NBITM_QUEUECONFIG90 0x08151168
#define XPB_NBI0_NBITM_QUEUECONFIG91 0x0815116c
#define XPB_NBI0_NBITM_QUEUECONFIG92 0x08151170
#define XPB_NBI0_NBITM_QUEUECONFIG93 0x08151174
#define XPB_NBI0_NBITM_QUEUECONFIG94 0x08151178
#define XPB_NBI0_NBITM_QUEUECONFIG95 0x0815117c
#define XPB_NBI0_NBITM_QUEUECONFIG96 0x08151180
#define XPB_NBI0_NBITM_QUEUECONFIG97 0x08151184
#define XPB_NBI0_NBITM_QUEUECONFIG98 0x08151188
#define XPB_NBI0_NBITM_QUEUECONFIG99 0x0815118c
#define XPB_NBI0_NBITM_QUEUECONFIG100 0x08151190
#define XPB_NBI0_NBITM_QUEUECONFIG101 0x08151194
#define XPB_NBI0_NBITM_QUEUECONFIG102 0x08151198
#define XPB_NBI0_NBITM_QUEUECONFIG103 0x0815119c
#define XPB_NBI0_NBITM_QUEUECONFIG104 0x081511a0
#define XPB_NBI0_NBITM_QUEUECONFIG105 0x081511a4
#define XPB_NBI0_NBITM_QUEUECONFIG106 0x081511a8
#define XPB_NBI0_NBITM_QUEUECONFIG107 0x081511ac
#define XPB_NBI0_NBITM_QUEUECONFIG108 0x081511b0
#define XPB_NBI0_NBITM_QUEUECONFIG109 0x081511b4
#define XPB_NBI0_NBITM_QUEUECONFIG110 0x081511b8
#define XPB_NBI0_NBITM_QUEUECONFIG111 0x081511bc
#define XPB_NBI0_NBITM_QUEUECONFIG112 0x081511c0
#define XPB_NBI0_NBITM_QUEUECONFIG113 0x081511c4
#define XPB_NBI0_NBITM_QUEUECONFIG114 0x081511c8
#define XPB_NBI0_NBITM_QUEUECONFIG115 0x081511cc
#define XPB_NBI0_NBITM_QUEUECONFIG116 0x081511d0
#define XPB_NBI0_NBITM_QUEUECONFIG117 0x081511d4
#define XPB_NBI0_NBITM_QUEUECONFIG118 0x081511d8
#define XPB_NBI0_NBITM_QUEUECONFIG119 0x081511dc
#define XPB_NBI0_NBITM_QUEUECONFIG120 0x081511e0
#define XPB_NBI0_NBITM_QUEUECONFIG121 0x081511e4
#define XPB_NBI0_NBITM_QUEUECONFIG122 0x081511e8
#define XPB_NBI0_NBITM_QUEUECONFIG123 0x081511ec
#define XPB_NBI0_NBITM_QUEUECONFIG124 0x081511f0
#define XPB_NBI0_NBITM_QUEUECONFIG125 0x081511f4
#define XPB_NBI0_NBITM_QUEUECONFIG126 0x081511f8
#define XPB_NBI0_NBITM_QUEUECONFIG127 0x081511fc
#define XPB_NBI0_NBITM_QUEUECONFIG128 0x08151200
#define XPB_NBI0_NBITM_QUEUECONFIG129 0x08151204
#define XPB_NBI0_NBITM_QUEUECONFIG130 0x08151208
#define XPB_NBI0_NBITM_QUEUECONFIG131 0x0815120c
#define XPB_NBI0_NBITM_QUEUECONFIG132 0x08151210
#define XPB_NBI0_NBITM_QUEUECONFIG133 0x08151214
#define XPB_NBI0_NBITM_QUEUECONFIG134 0x08151218
#define XPB_NBI0_NBITM_QUEUECONFIG135 0x0815121c
#define XPB_NBI0_NBITM_QUEUECONFIG136 0x08151220
#define XPB_NBI0_NBITM_QUEUECONFIG137 0x08151224
#define XPB_NBI0_NBITM_QUEUECONFIG138 0x08151228
#define XPB_NBI0_NBITM_QUEUECONFIG139 0x0815122c
#define XPB_NBI0_NBITM_QUEUECONFIG140 0x08151230
#define XPB_NBI0_NBITM_QUEUECONFIG141 0x08151234
#define XPB_NBI0_NBITM_QUEUECONFIG142 0x08151238
#define XPB_NBI0_NBITM_QUEUECONFIG143 0x0815123c
#define XPB_NBI0_NBITM_QUEUECONFIG144 0x08151240
#define XPB_NBI0_NBITM_QUEUECONFIG145 0x08151244
#define XPB_NBI0_NBITM_QUEUECONFIG146 0x08151248
#define XPB_NBI0_NBITM_QUEUECONFIG147 0x0815124c
#define XPB_NBI0_NBITM_QUEUECONFIG148 0x08151250
#define XPB_NBI0_NBITM_QUEUECONFIG149 0x08151254
#define XPB_NBI0_NBITM_QUEUECONFIG150 0x08151258
#define XPB_NBI0_NBITM_QUEUECONFIG151 0x0815125c
#define XPB_NBI0_NBITM_QUEUECONFIG152 0x08151260
#define XPB_NBI0_NBITM_QUEUECONFIG153 0x08151264
#define XPB_NBI0_NBITM_QUEUECONFIG154 0x08151268
#define XPB_NBI0_NBITM_QUEUECONFIG155 0x0815126c
#define XPB_NBI0_NBITM_QUEUECONFIG156 0x08151270
#define XPB_NBI0_NBITM_QUEUECONFIG157 0x08151274
#define XPB_NBI0_NBITM_QUEUECONFIG158 0x08151278
#define XPB_NBI0_NBITM_QUEUECONFIG159 0x0815127c
#define XPB_NBI0_NBITM_QUEUECONFIG160 0x08151280
#define XPB_NBI0_NBITM_QUEUECONFIG161 0x08151284
#define XPB_NBI0_NBITM_QUEUECONFIG162 0x08151288
#define XPB_NBI0_NBITM_QUEUECONFIG163 0x0815128c
#define XPB_NBI0_NBITM_QUEUECONFIG164 0x08151290
#define XPB_NBI0_NBITM_QUEUECONFIG165 0x08151294
#define XPB_NBI0_NBITM_QUEUECONFIG166 0x08151298
#define XPB_NBI0_NBITM_QUEUECONFIG167 0x0815129c
#define XPB_NBI0_NBITM_QUEUECONFIG168 0x081512a0
#define XPB_NBI0_NBITM_QUEUECONFIG169 0x081512a4
#define XPB_NBI0_NBITM_QUEUECONFIG170 0x081512a8
#define XPB_NBI0_NBITM_QUEUECONFIG171 0x081512ac
#define XPB_NBI0_NBITM_QUEUECONFIG172 0x081512b0
#define XPB_NBI0_NBITM_QUEUECONFIG173 0x081512b4
#define XPB_NBI0_NBITM_QUEUECONFIG174 0x081512b8
#define XPB_NBI0_NBITM_QUEUECONFIG175 0x081512bc
#define XPB_NBI0_NBITM_QUEUECONFIG176 0x081512c0
#define XPB_NBI0_NBITM_QUEUECONFIG177 0x081512c4
#define XPB_NBI0_NBITM_QUEUECONFIG178 0x081512c8
#define XPB_NBI0_NBITM_QUEUECONFIG179 0x081512cc
#define XPB_NBI0_NBITM_QUEUECONFIG180 0x081512d0
#define XPB_NBI0_NBITM_QUEUECONFIG181 0x081512d4
#define XPB_NBI0_NBITM_QUEUECONFIG182 0x081512d8
#define XPB_NBI0_NBITM_QUEUECONFIG183 0x081512dc
#define XPB_NBI0_NBITM_QUEUECONFIG184 0x081512e0
#define XPB_NBI0_NBITM_QUEUECONFIG185 0x081512e4
#define XPB_NBI0_NBITM_QUEUECONFIG186 0x081512e8
#define XPB_NBI0_NBITM_QUEUECONFIG187 0x081512ec
#define XPB_NBI0_NBITM_QUEUECONFIG188 0x081512f0
#define XPB_NBI0_NBITM_QUEUECONFIG189 0x081512f4
#define XPB_NBI0_NBITM_QUEUECONFIG190 0x081512f8
#define XPB_NBI0_NBITM_QUEUECONFIG191 0x081512fc
#define XPB_NBI0_NBITM_QUEUECONFIG192 0x08151300
#define XPB_NBI0_NBITM_QUEUECONFIG193 0x08151304
#define XPB_NBI0_NBITM_QUEUECONFIG194 0x08151308
#define XPB_NBI0_NBITM_QUEUECONFIG195 0x0815130c
#define XPB_NBI0_NBITM_QUEUECONFIG196 0x08151310
#define XPB_NBI0_NBITM_QUEUECONFIG197 0x08151314
#define XPB_NBI0_NBITM_QUEUECONFIG198 0x08151318
#define XPB_NBI0_NBITM_QUEUECONFIG199 0x0815131c
#define XPB_NBI0_NBITM_QUEUECONFIG200 0x08151320
#define XPB_NBI0_NBITM_QUEUECONFIG201 0x08151324
#define XPB_NBI0_NBITM_QUEUECONFIG202 0x08151328
#define XPB_NBI0_NBITM_QUEUECONFIG203 0x0815132c
#define XPB_NBI0_NBITM_QUEUECONFIG204 0x08151330
#define XPB_NBI0_NBITM_QUEUECONFIG205 0x08151334
#define XPB_NBI0_NBITM_QUEUECONFIG206 0x08151338
#define XPB_NBI0_NBITM_QUEUECONFIG207 0x0815133c
#define XPB_NBI0_NBITM_QUEUECONFIG208 0x08151340
#define XPB_NBI0_NBITM_QUEUECONFIG209 0x08151344
#define XPB_NBI0_NBITM_QUEUECONFIG210 0x08151348
#define XPB_NBI0_NBITM_QUEUECONFIG211 0x0815134c
#define XPB_NBI0_NBITM_QUEUECONFIG212 0x08151350
#define XPB_NBI0_NBITM_QUEUECONFIG213 0x08151354
#define XPB_NBI0_NBITM_QUEUECONFIG214 0x08151358
#define XPB_NBI0_NBITM_QUEUECONFIG215 0x0815135c
#define XPB_NBI0_NBITM_QUEUECONFIG216 0x08151360
#define XPB_NBI0_NBITM_QUEUECONFIG217 0x08151364
#define XPB_NBI0_NBITM_QUEUECONFIG218 0x08151368
#define XPB_NBI0_NBITM_QUEUECONFIG219 0x0815136c
#define XPB_NBI0_NBITM_QUEUECONFIG220 0x08151370
#define XPB_NBI0_NBITM_QUEUECONFIG221 0x08151374
#define XPB_NBI0_NBITM_QUEUECONFIG222 0x08151378
#define XPB_NBI0_NBITM_QUEUECONFIG223 0x0815137c
#define XPB_NBI0_NBITM_QUEUECONFIG224 0x08151380
#define XPB_NBI0_NBITM_QUEUECONFIG225 0x08151384
#define XPB_NBI0_NBITM_QUEUECONFIG226 0x08151388
#define XPB_NBI0_NBITM_QUEUECONFIG227 0x0815138c
#define XPB_NBI0_NBITM_QUEUECONFIG228 0x08151390
#define XPB_NBI0_NBITM_QUEUECONFIG229 0x08151394
#define XPB_NBI0_NBITM_QUEUECONFIG230 0x08151398
#define XPB_NBI0_NBITM_QUEUECONFIG231 0x0815139c
#define XPB_NBI0_NBITM_QUEUECONFIG232 0x081513a0
#define XPB_NBI0_NBITM_QUEUECONFIG233 0x081513a4
#define XPB_NBI0_NBITM_QUEUECONFIG234 0x081513a8
#define XPB_NBI0_NBITM_QUEUECONFIG235 0x081513ac
#define XPB_NBI0_NBITM_QUEUECONFIG236 0x081513b0
#define XPB_NBI0_NBITM_QUEUECONFIG237 0x081513b4
#define XPB_NBI0_NBITM_QUEUECONFIG238 0x081513b8
#define XPB_NBI0_NBITM_QUEUECONFIG239 0x081513bc
#define XPB_NBI0_NBITM_QUEUECONFIG240 0x081513c0
#define XPB_NBI0_NBITM_QUEUECONFIG241 0x081513c4
#define XPB_NBI0_NBITM_QUEUECONFIG242 0x081513c8
#define XPB_NBI0_NBITM_QUEUECONFIG243 0x081513cc
#define XPB_NBI0_NBITM_QUEUECONFIG244 0x081513d0
#define XPB_NBI0_NBITM_QUEUECONFIG245 0x081513d4
#define XPB_NBI0_NBITM_QUEUECONFIG246 0x081513d8
#define XPB_NBI0_NBITM_QUEUECONFIG247 0x081513dc
#define XPB_NBI0_NBITM_QUEUECONFIG248 0x081513e0
#define XPB_NBI0_NBITM_QUEUECONFIG249 0x081513e4
#define XPB_NBI0_NBITM_QUEUECONFIG250 0x081513e8
#define XPB_NBI0_NBITM_QUEUECONFIG251 0x081513ec
#define XPB_NBI0_NBITM_QUEUECONFIG252 0x081513f0
#define XPB_NBI0_NBITM_QUEUECONFIG253 0x081513f4
#define XPB_NBI0_NBITM_QUEUECONFIG254 0x081513f8
#define XPB_NBI0_NBITM_QUEUECONFIG255 0x081513fc
#define XPB_NBI0_NBITM_QUEUECONFIG256 0x08151400
#define XPB_NBI0_NBITM_QUEUECONFIG257 0x08151404
#define XPB_NBI0_NBITM_QUEUECONFIG258 0x08151408
#define XPB_NBI0_NBITM_QUEUECONFIG259 0x0815140c
#define XPB_NBI0_NBITM_QUEUECONFIG260 0x08151410
#define XPB_NBI0_NBITM_QUEUECONFIG261 0x08151414
#define XPB_NBI0_NBITM_QUEUECONFIG262 0x08151418
#define XPB_NBI0_NBITM_QUEUECONFIG263 0x0815141c
#define XPB_NBI0_NBITM_QUEUECONFIG264 0x08151420
#define XPB_NBI0_NBITM_QUEUECONFIG265 0x08151424
#define XPB_NBI0_NBITM_QUEUECONFIG266 0x08151428
#define XPB_NBI0_NBITM_QUEUECONFIG267 0x0815142c
#define XPB_NBI0_NBITM_QUEUECONFIG268 0x08151430
#define XPB_NBI0_NBITM_QUEUECONFIG269 0x08151434
#define XPB_NBI0_NBITM_QUEUECONFIG270 0x08151438
#define XPB_NBI0_NBITM_QUEUECONFIG271 0x0815143c
#define XPB_NBI0_NBITM_QUEUECONFIG272 0x08151440
#define XPB_NBI0_NBITM_QUEUECONFIG273 0x08151444
#define XPB_NBI0_NBITM_QUEUECONFIG274 0x08151448
#define XPB_NBI0_NBITM_QUEUECONFIG275 0x0815144c
#define XPB_NBI0_NBITM_QUEUECONFIG276 0x08151450
#define XPB_NBI0_NBITM_QUEUECONFIG277 0x08151454
#define XPB_NBI0_NBITM_QUEUECONFIG278 0x08151458
#define XPB_NBI0_NBITM_QUEUECONFIG279 0x0815145c
#define XPB_NBI0_NBITM_QUEUECONFIG280 0x08151460
#define XPB_NBI0_NBITM_QUEUECONFIG281 0x08151464
#define XPB_NBI0_NBITM_QUEUECONFIG282 0x08151468
#define XPB_NBI0_NBITM_QUEUECONFIG283 0x0815146c
#define XPB_NBI0_NBITM_QUEUECONFIG284 0x08151470
#define XPB_NBI0_NBITM_QUEUECONFIG285 0x08151474
#define XPB_NBI0_NBITM_QUEUECONFIG286 0x08151478
#define XPB_NBI0_NBITM_QUEUECONFIG287 0x0815147c
#define XPB_NBI0_NBITM_QUEUECONFIG288 0x08151480
#define XPB_NBI0_NBITM_QUEUECONFIG289 0x08151484
#define XPB_NBI0_NBITM_QUEUECONFIG290 0x08151488
#define XPB_NBI0_NBITM_QUEUECONFIG291 0x0815148c
#define XPB_NBI0_NBITM_QUEUECONFIG292 0x08151490
#define XPB_NBI0_NBITM_QUEUECONFIG293 0x08151494
#define XPB_NBI0_NBITM_QUEUECONFIG294 0x08151498
#define XPB_NBI0_NBITM_QUEUECONFIG295 0x0815149c
#define XPB_NBI0_NBITM_QUEUECONFIG296 0x081514a0
#define XPB_NBI0_NBITM_QUEUECONFIG297 0x081514a4
#define XPB_NBI0_NBITM_QUEUECONFIG298 0x081514a8
#define XPB_NBI0_NBITM_QUEUECONFIG299 0x081514ac
#define XPB_NBI0_NBITM_QUEUECONFIG300 0x081514b0
#define XPB_NBI0_NBITM_QUEUECONFIG301 0x081514b4
#define XPB_NBI0_NBITM_QUEUECONFIG302 0x081514b8
#define XPB_NBI0_NBITM_QUEUECONFIG303 0x081514bc
#define XPB_NBI0_NBITM_QUEUECONFIG304 0x081514c0
#define XPB_NBI0_NBITM_QUEUECONFIG305 0x081514c4
#define XPB_NBI0_NBITM_QUEUECONFIG306 0x081514c8
#define XPB_NBI0_NBITM_QUEUECONFIG307 0x081514cc
#define XPB_NBI0_NBITM_QUEUECONFIG308 0x081514d0
#define XPB_NBI0_NBITM_QUEUECONFIG309 0x081514d4
#define XPB_NBI0_NBITM_QUEUECONFIG310 0x081514d8
#define XPB_NBI0_NBITM_QUEUECONFIG311 0x081514dc
#define XPB_NBI0_NBITM_QUEUECONFIG312 0x081514e0
#define XPB_NBI0_NBITM_QUEUECONFIG313 0x081514e4
#define XPB_NBI0_NBITM_QUEUECONFIG314 0x081514e8
#define XPB_NBI0_NBITM_QUEUECONFIG315 0x081514ec
#define XPB_NBI0_NBITM_QUEUECONFIG316 0x081514f0
#define XPB_NBI0_NBITM_QUEUECONFIG317 0x081514f4
#define XPB_NBI0_NBITM_QUEUECONFIG318 0x081514f8
#define XPB_NBI0_NBITM_QUEUECONFIG319 0x081514fc
#define XPB_NBI0_NBITM_QUEUECONFIG320 0x08151500
#define XPB_NBI0_NBITM_QUEUECONFIG321 0x08151504
#define XPB_NBI0_NBITM_QUEUECONFIG322 0x08151508
#define XPB_NBI0_NBITM_QUEUECONFIG323 0x0815150c
#define XPB_NBI0_NBITM_QUEUECONFIG324 0x08151510
#define XPB_NBI0_NBITM_QUEUECONFIG325 0x08151514
#define XPB_NBI0_NBITM_QUEUECONFIG326 0x08151518
#define XPB_NBI0_NBITM_QUEUECONFIG327 0x0815151c
#define XPB_NBI0_NBITM_QUEUECONFIG328 0x08151520
#define XPB_NBI0_NBITM_QUEUECONFIG329 0x08151524
#define XPB_NBI0_NBITM_QUEUECONFIG330 0x08151528
#define XPB_NBI0_NBITM_QUEUECONFIG331 0x0815152c
#define XPB_NBI0_NBITM_QUEUECONFIG332 0x08151530
#define XPB_NBI0_NBITM_QUEUECONFIG333 0x08151534
#define XPB_NBI0_NBITM_QUEUECONFIG334 0x08151538
#define XPB_NBI0_NBITM_QUEUECONFIG335 0x0815153c
#define XPB_NBI0_NBITM_QUEUECONFIG336 0x08151540
#define XPB_NBI0_NBITM_QUEUECONFIG337 0x08151544
#define XPB_NBI0_NBITM_QUEUECONFIG338 0x08151548
#define XPB_NBI0_NBITM_QUEUECONFIG339 0x0815154c
#define XPB_NBI0_NBITM_QUEUECONFIG340 0x08151550
#define XPB_NBI0_NBITM_QUEUECONFIG341 0x08151554
#define XPB_NBI0_NBITM_QUEUECONFIG342 0x08151558
#define XPB_NBI0_NBITM_QUEUECONFIG343 0x0815155c
#define XPB_NBI0_NBITM_QUEUECONFIG344 0x08151560
#define XPB_NBI0_NBITM_QUEUECONFIG345 0x08151564
#define XPB_NBI0_NBITM_QUEUECONFIG346 0x08151568
#define XPB_NBI0_NBITM_QUEUECONFIG347 0x0815156c
#define XPB_NBI0_NBITM_QUEUECONFIG348 0x08151570
#define XPB_NBI0_NBITM_QUEUECONFIG349 0x08151574
#define XPB_NBI0_NBITM_QUEUECONFIG350 0x08151578
#define XPB_NBI0_NBITM_QUEUECONFIG351 0x0815157c
#define XPB_NBI0_NBITM_QUEUECONFIG352 0x08151580
#define XPB_NBI0_NBITM_QUEUECONFIG353 0x08151584
#define XPB_NBI0_NBITM_QUEUECONFIG354 0x08151588
#define XPB_NBI0_NBITM_QUEUECONFIG355 0x0815158c
#define XPB_NBI0_NBITM_QUEUECONFIG356 0x08151590
#define XPB_NBI0_NBITM_QUEUECONFIG357 0x08151594
#define XPB_NBI0_NBITM_QUEUECONFIG358 0x08151598
#define XPB_NBI0_NBITM_QUEUECONFIG359 0x0815159c
#define XPB_NBI0_NBITM_QUEUECONFIG360 0x081515a0
#define XPB_NBI0_NBITM_QUEUECONFIG361 0x081515a4
#define XPB_NBI0_NBITM_QUEUECONFIG362 0x081515a8
#define XPB_NBI0_NBITM_QUEUECONFIG363 0x081515ac
#define XPB_NBI0_NBITM_QUEUECONFIG364 0x081515b0
#define XPB_NBI0_NBITM_QUEUECONFIG365 0x081515b4
#define XPB_NBI0_NBITM_QUEUECONFIG366 0x081515b8
#define XPB_NBI0_NBITM_QUEUECONFIG367 0x081515bc
#define XPB_NBI0_NBITM_QUEUECONFIG368 0x081515c0
#define XPB_NBI0_NBITM_QUEUECONFIG369 0x081515c4
#define XPB_NBI0_NBITM_QUEUECONFIG370 0x081515c8
#define XPB_NBI0_NBITM_QUEUECONFIG371 0x081515cc
#define XPB_NBI0_NBITM_QUEUECONFIG372 0x081515d0
#define XPB_NBI0_NBITM_QUEUECONFIG373 0x081515d4
#define XPB_NBI0_NBITM_QUEUECONFIG374 0x081515d8
#define XPB_NBI0_NBITM_QUEUECONFIG375 0x081515dc
#define XPB_NBI0_NBITM_QUEUECONFIG376 0x081515e0
#define XPB_NBI0_NBITM_QUEUECONFIG377 0x081515e4
#define XPB_NBI0_NBITM_QUEUECONFIG378 0x081515e8
#define XPB_NBI0_NBITM_QUEUECONFIG379 0x081515ec
#define XPB_NBI0_NBITM_QUEUECONFIG380 0x081515f0
#define XPB_NBI0_NBITM_QUEUECONFIG381 0x081515f4
#define XPB_NBI0_NBITM_QUEUECONFIG382 0x081515f8
#define XPB_NBI0_NBITM_QUEUECONFIG383 0x081515fc
#define XPB_NBI0_NBITM_QUEUECONFIG384 0x08151600
#define XPB_NBI0_NBITM_QUEUECONFIG385 0x08151604
#define XPB_NBI0_NBITM_QUEUECONFIG386 0x08151608
#define XPB_NBI0_NBITM_QUEUECONFIG387 0x0815160c
#define XPB_NBI0_NBITM_QUEUECONFIG388 0x08151610
#define XPB_NBI0_NBITM_QUEUECONFIG389 0x08151614
#define XPB_NBI0_NBITM_QUEUECONFIG390 0x08151618
#define XPB_NBI0_NBITM_QUEUECONFIG391 0x0815161c
#define XPB_NBI0_NBITM_QUEUECONFIG392 0x08151620
#define XPB_NBI0_NBITM_QUEUECONFIG393 0x08151624
#define XPB_NBI0_NBITM_QUEUECONFIG394 0x08151628
#define XPB_NBI0_NBITM_QUEUECONFIG395 0x0815162c
#define XPB_NBI0_NBITM_QUEUECONFIG396 0x08151630
#define XPB_NBI0_NBITM_QUEUECONFIG397 0x08151634
#define XPB_NBI0_NBITM_QUEUECONFIG398 0x08151638
#define XPB_NBI0_NBITM_QUEUECONFIG399 0x0815163c
#define XPB_NBI0_NBITM_QUEUECONFIG400 0x08151640
#define XPB_NBI0_NBITM_QUEUECONFIG401 0x08151644
#define XPB_NBI0_NBITM_QUEUECONFIG402 0x08151648
#define XPB_NBI0_NBITM_QUEUECONFIG403 0x0815164c
#define XPB_NBI0_NBITM_QUEUECONFIG404 0x08151650
#define XPB_NBI0_NBITM_QUEUECONFIG405 0x08151654
#define XPB_NBI0_NBITM_QUEUECONFIG406 0x08151658
#define XPB_NBI0_NBITM_QUEUECONFIG407 0x0815165c
#define XPB_NBI0_NBITM_QUEUECONFIG408 0x08151660
#define XPB_NBI0_NBITM_QUEUECONFIG409 0x08151664
#define XPB_NBI0_NBITM_QUEUECONFIG410 0x08151668
#define XPB_NBI0_NBITM_QUEUECONFIG411 0x0815166c
#define XPB_NBI0_NBITM_QUEUECONFIG412 0x08151670
#define XPB_NBI0_NBITM_QUEUECONFIG413 0x08151674
#define XPB_NBI0_NBITM_QUEUECONFIG414 0x08151678
#define XPB_NBI0_NBITM_QUEUECONFIG415 0x0815167c
#define XPB_NBI0_NBITM_QUEUECONFIG416 0x08151680
#define XPB_NBI0_NBITM_QUEUECONFIG417 0x08151684
#define XPB_NBI0_NBITM_QUEUECONFIG418 0x08151688
#define XPB_NBI0_NBITM_QUEUECONFIG419 0x0815168c
#define XPB_NBI0_NBITM_QUEUECONFIG420 0x08151690
#define XPB_NBI0_NBITM_QUEUECONFIG421 0x08151694
#define XPB_NBI0_NBITM_QUEUECONFIG422 0x08151698
#define XPB_NBI0_NBITM_QUEUECONFIG423 0x0815169c
#define XPB_NBI0_NBITM_QUEUECONFIG424 0x081516a0
#define XPB_NBI0_NBITM_QUEUECONFIG425 0x081516a4
#define XPB_NBI0_NBITM_QUEUECONFIG426 0x081516a8
#define XPB_NBI0_NBITM_QUEUECONFIG427 0x081516ac
#define XPB_NBI0_NBITM_QUEUECONFIG428 0x081516b0
#define XPB_NBI0_NBITM_QUEUECONFIG429 0x081516b4
#define XPB_NBI0_NBITM_QUEUECONFIG430 0x081516b8
#define XPB_NBI0_NBITM_QUEUECONFIG431 0x081516bc
#define XPB_NBI0_NBITM_QUEUECONFIG432 0x081516c0
#define XPB_NBI0_NBITM_QUEUECONFIG433 0x081516c4
#define XPB_NBI0_NBITM_QUEUECONFIG434 0x081516c8
#define XPB_NBI0_NBITM_QUEUECONFIG435 0x081516cc
#define XPB_NBI0_NBITM_QUEUECONFIG436 0x081516d0
#define XPB_NBI0_NBITM_QUEUECONFIG437 0x081516d4
#define XPB_NBI0_NBITM_QUEUECONFIG438 0x081516d8
#define XPB_NBI0_NBITM_QUEUECONFIG439 0x081516dc
#define XPB_NBI0_NBITM_QUEUECONFIG440 0x081516e0
#define XPB_NBI0_NBITM_QUEUECONFIG441 0x081516e4
#define XPB_NBI0_NBITM_QUEUECONFIG442 0x081516e8
#define XPB_NBI0_NBITM_QUEUECONFIG443 0x081516ec
#define XPB_NBI0_NBITM_QUEUECONFIG444 0x081516f0
#define XPB_NBI0_NBITM_QUEUECONFIG445 0x081516f4
#define XPB_NBI0_NBITM_QUEUECONFIG446 0x081516f8
#define XPB_NBI0_NBITM_QUEUECONFIG447 0x081516fc
#define XPB_NBI0_NBITM_QUEUECONFIG448 0x08151700
#define XPB_NBI0_NBITM_QUEUECONFIG449 0x08151704
#define XPB_NBI0_NBITM_QUEUECONFIG450 0x08151708
#define XPB_NBI0_NBITM_QUEUECONFIG451 0x0815170c
#define XPB_NBI0_NBITM_QUEUECONFIG452 0x08151710
#define XPB_NBI0_NBITM_QUEUECONFIG453 0x08151714
#define XPB_NBI0_NBITM_QUEUECONFIG454 0x08151718
#define XPB_NBI0_NBITM_QUEUECONFIG455 0x0815171c
#define XPB_NBI0_NBITM_QUEUECONFIG456 0x08151720
#define XPB_NBI0_NBITM_QUEUECONFIG457 0x08151724
#define XPB_NBI0_NBITM_QUEUECONFIG458 0x08151728
#define XPB_NBI0_NBITM_QUEUECONFIG459 0x0815172c
#define XPB_NBI0_NBITM_QUEUECONFIG460 0x08151730
#define XPB_NBI0_NBITM_QUEUECONFIG461 0x08151734
#define XPB_NBI0_NBITM_QUEUECONFIG462 0x08151738
#define XPB_NBI0_NBITM_QUEUECONFIG463 0x0815173c
#define XPB_NBI0_NBITM_QUEUECONFIG464 0x08151740
#define XPB_NBI0_NBITM_QUEUECONFIG465 0x08151744
#define XPB_NBI0_NBITM_QUEUECONFIG466 0x08151748
#define XPB_NBI0_NBITM_QUEUECONFIG467 0x0815174c
#define XPB_NBI0_NBITM_QUEUECONFIG468 0x08151750
#define XPB_NBI0_NBITM_QUEUECONFIG469 0x08151754
#define XPB_NBI0_NBITM_QUEUECONFIG470 0x08151758
#define XPB_NBI0_NBITM_QUEUECONFIG471 0x0815175c
#define XPB_NBI0_NBITM_QUEUECONFIG472 0x08151760
#define XPB_NBI0_NBITM_QUEUECONFIG473 0x08151764
#define XPB_NBI0_NBITM_QUEUECONFIG474 0x08151768
#define XPB_NBI0_NBITM_QUEUECONFIG475 0x0815176c
#define XPB_NBI0_NBITM_QUEUECONFIG476 0x08151770
#define XPB_NBI0_NBITM_QUEUECONFIG477 0x08151774
#define XPB_NBI0_NBITM_QUEUECONFIG478 0x08151778
#define XPB_NBI0_NBITM_QUEUECONFIG479 0x0815177c
#define XPB_NBI0_NBITM_QUEUECONFIG480 0x08151780
#define XPB_NBI0_NBITM_QUEUECONFIG481 0x08151784
#define XPB_NBI0_NBITM_QUEUECONFIG482 0x08151788
#define XPB_NBI0_NBITM_QUEUECONFIG483 0x0815178c
#define XPB_NBI0_NBITM_QUEUECONFIG484 0x08151790
#define XPB_NBI0_NBITM_QUEUECONFIG485 0x08151794
#define XPB_NBI0_NBITM_QUEUECONFIG486 0x08151798
#define XPB_NBI0_NBITM_QUEUECONFIG487 0x0815179c
#define XPB_NBI0_NBITM_QUEUECONFIG488 0x081517a0
#define XPB_NBI0_NBITM_QUEUECONFIG489 0x081517a4
#define XPB_NBI0_NBITM_QUEUECONFIG490 0x081517a8
#define XPB_NBI0_NBITM_QUEUECONFIG491 0x081517ac
#define XPB_NBI0_NBITM_QUEUECONFIG492 0x081517b0
#define XPB_NBI0_NBITM_QUEUECONFIG493 0x081517b4
#define XPB_NBI0_NBITM_QUEUECONFIG494 0x081517b8
#define XPB_NBI0_NBITM_QUEUECONFIG495 0x081517bc
#define XPB_NBI0_NBITM_QUEUECONFIG496 0x081517c0
#define XPB_NBI0_NBITM_QUEUECONFIG497 0x081517c4
#define XPB_NBI0_NBITM_QUEUECONFIG498 0x081517c8
#define XPB_NBI0_NBITM_QUEUECONFIG499 0x081517cc
#define XPB_NBI0_NBITM_QUEUECONFIG500 0x081517d0
#define XPB_NBI0_NBITM_QUEUECONFIG501 0x081517d4
#define XPB_NBI0_NBITM_QUEUECONFIG502 0x081517d8
#define XPB_NBI0_NBITM_QUEUECONFIG503 0x081517dc
#define XPB_NBI0_NBITM_QUEUECONFIG504 0x081517e0
#define XPB_NBI0_NBITM_QUEUECONFIG505 0x081517e4
#define XPB_NBI0_NBITM_QUEUECONFIG506 0x081517e8
#define XPB_NBI0_NBITM_QUEUECONFIG507 0x081517ec
#define XPB_NBI0_NBITM_QUEUECONFIG508 0x081517f0
#define XPB_NBI0_NBITM_QUEUECONFIG509 0x081517f4
#define XPB_NBI0_NBITM_QUEUECONFIG510 0x081517f8
#define XPB_NBI0_NBITM_QUEUECONFIG511 0x081517fc
#define XPB_NBI0_NBITM_QUEUECONFIG512 0x08151800
#define XPB_NBI0_NBITM_QUEUECONFIG513 0x08151804
#define XPB_NBI0_NBITM_QUEUECONFIG514 0x08151808
#define XPB_NBI0_NBITM_QUEUECONFIG515 0x0815180c
#define XPB_NBI0_NBITM_QUEUECONFIG516 0x08151810
#define XPB_NBI0_NBITM_QUEUECONFIG517 0x08151814
#define XPB_NBI0_NBITM_QUEUECONFIG518 0x08151818
#define XPB_NBI0_NBITM_QUEUECONFIG519 0x0815181c
#define XPB_NBI0_NBITM_QUEUECONFIG520 0x08151820
#define XPB_NBI0_NBITM_QUEUECONFIG521 0x08151824
#define XPB_NBI0_NBITM_QUEUECONFIG522 0x08151828
#define XPB_NBI0_NBITM_QUEUECONFIG523 0x0815182c
#define XPB_NBI0_NBITM_QUEUECONFIG524 0x08151830
#define XPB_NBI0_NBITM_QUEUECONFIG525 0x08151834
#define XPB_NBI0_NBITM_QUEUECONFIG526 0x08151838
#define XPB_NBI0_NBITM_QUEUECONFIG527 0x0815183c
#define XPB_NBI0_NBITM_QUEUECONFIG528 0x08151840
#define XPB_NBI0_NBITM_QUEUECONFIG529 0x08151844
#define XPB_NBI0_NBITM_QUEUECONFIG530 0x08151848
#define XPB_NBI0_NBITM_QUEUECONFIG531 0x0815184c
#define XPB_NBI0_NBITM_QUEUECONFIG532 0x08151850
#define XPB_NBI0_NBITM_QUEUECONFIG533 0x08151854
#define XPB_NBI0_NBITM_QUEUECONFIG534 0x08151858
#define XPB_NBI0_NBITM_QUEUECONFIG535 0x0815185c
#define XPB_NBI0_NBITM_QUEUECONFIG536 0x08151860
#define XPB_NBI0_NBITM_QUEUECONFIG537 0x08151864
#define XPB_NBI0_NBITM_QUEUECONFIG538 0x08151868
#define XPB_NBI0_NBITM_QUEUECONFIG539 0x0815186c
#define XPB_NBI0_NBITM_QUEUECONFIG540 0x08151870
#define XPB_NBI0_NBITM_QUEUECONFIG541 0x08151874
#define XPB_NBI0_NBITM_QUEUECONFIG542 0x08151878
#define XPB_NBI0_NBITM_QUEUECONFIG543 0x0815187c
#define XPB_NBI0_NBITM_QUEUECONFIG544 0x08151880
#define XPB_NBI0_NBITM_QUEUECONFIG545 0x08151884
#define XPB_NBI0_NBITM_QUEUECONFIG546 0x08151888
#define XPB_NBI0_NBITM_QUEUECONFIG547 0x0815188c
#define XPB_NBI0_NBITM_QUEUECONFIG548 0x08151890
#define XPB_NBI0_NBITM_QUEUECONFIG549 0x08151894
#define XPB_NBI0_NBITM_QUEUECONFIG550 0x08151898
#define XPB_NBI0_NBITM_QUEUECONFIG551 0x0815189c
#define XPB_NBI0_NBITM_QUEUECONFIG552 0x081518a0
#define XPB_NBI0_NBITM_QUEUECONFIG553 0x081518a4
#define XPB_NBI0_NBITM_QUEUECONFIG554 0x081518a8
#define XPB_NBI0_NBITM_QUEUECONFIG555 0x081518ac
#define XPB_NBI0_NBITM_QUEUECONFIG556 0x081518b0
#define XPB_NBI0_NBITM_QUEUECONFIG557 0x081518b4
#define XPB_NBI0_NBITM_QUEUECONFIG558 0x081518b8
#define XPB_NBI0_NBITM_QUEUECONFIG559 0x081518bc
#define XPB_NBI0_NBITM_QUEUECONFIG560 0x081518c0
#define XPB_NBI0_NBITM_QUEUECONFIG561 0x081518c4
#define XPB_NBI0_NBITM_QUEUECONFIG562 0x081518c8
#define XPB_NBI0_NBITM_QUEUECONFIG563 0x081518cc
#define XPB_NBI0_NBITM_QUEUECONFIG564 0x081518d0
#define XPB_NBI0_NBITM_QUEUECONFIG565 0x081518d4
#define XPB_NBI0_NBITM_QUEUECONFIG566 0x081518d8
#define XPB_NBI0_NBITM_QUEUECONFIG567 0x081518dc
#define XPB_NBI0_NBITM_QUEUECONFIG568 0x081518e0
#define XPB_NBI0_NBITM_QUEUECONFIG569 0x081518e4
#define XPB_NBI0_NBITM_QUEUECONFIG570 0x081518e8
#define XPB_NBI0_NBITM_QUEUECONFIG571 0x081518ec
#define XPB_NBI0_NBITM_QUEUECONFIG572 0x081518f0
#define XPB_NBI0_NBITM_QUEUECONFIG573 0x081518f4
#define XPB_NBI0_NBITM_QUEUECONFIG574 0x081518f8
#define XPB_NBI0_NBITM_QUEUECONFIG575 0x081518fc
#define XPB_NBI0_NBITM_QUEUECONFIG576 0x08151900
#define XPB_NBI0_NBITM_QUEUECONFIG577 0x08151904
#define XPB_NBI0_NBITM_QUEUECONFIG578 0x08151908
#define XPB_NBI0_NBITM_QUEUECONFIG579 0x0815190c
#define XPB_NBI0_NBITM_QUEUECONFIG580 0x08151910
#define XPB_NBI0_NBITM_QUEUECONFIG581 0x08151914
#define XPB_NBI0_NBITM_QUEUECONFIG582 0x08151918
#define XPB_NBI0_NBITM_QUEUECONFIG583 0x0815191c
#define XPB_NBI0_NBITM_QUEUECONFIG584 0x08151920
#define XPB_NBI0_NBITM_QUEUECONFIG585 0x08151924
#define XPB_NBI0_NBITM_QUEUECONFIG586 0x08151928
#define XPB_NBI0_NBITM_QUEUECONFIG587 0x0815192c
#define XPB_NBI0_NBITM_QUEUECONFIG588 0x08151930
#define XPB_NBI0_NBITM_QUEUECONFIG589 0x08151934
#define XPB_NBI0_NBITM_QUEUECONFIG590 0x08151938
#define XPB_NBI0_NBITM_QUEUECONFIG591 0x0815193c
#define XPB_NBI0_NBITM_QUEUECONFIG592 0x08151940
#define XPB_NBI0_NBITM_QUEUECONFIG593 0x08151944
#define XPB_NBI0_NBITM_QUEUECONFIG594 0x08151948
#define XPB_NBI0_NBITM_QUEUECONFIG595 0x0815194c
#define XPB_NBI0_NBITM_QUEUECONFIG596 0x08151950
#define XPB_NBI0_NBITM_QUEUECONFIG597 0x08151954
#define XPB_NBI0_NBITM_QUEUECONFIG598 0x08151958
#define XPB_NBI0_NBITM_QUEUECONFIG599 0x0815195c
#define XPB_NBI0_NBITM_QUEUECONFIG600 0x08151960
#define XPB_NBI0_NBITM_QUEUECONFIG601 0x08151964
#define XPB_NBI0_NBITM_QUEUECONFIG602 0x08151968
#define XPB_NBI0_NBITM_QUEUECONFIG603 0x0815196c
#define XPB_NBI0_NBITM_QUEUECONFIG604 0x08151970
#define XPB_NBI0_NBITM_QUEUECONFIG605 0x08151974
#define XPB_NBI0_NBITM_QUEUECONFIG606 0x08151978
#define XPB_NBI0_NBITM_QUEUECONFIG607 0x0815197c
#define XPB_NBI0_NBITM_QUEUECONFIG608 0x08151980
#define XPB_NBI0_NBITM_QUEUECONFIG609 0x08151984
#define XPB_NBI0_NBITM_QUEUECONFIG610 0x08151988
#define XPB_NBI0_NBITM_QUEUECONFIG611 0x0815198c
#define XPB_NBI0_NBITM_QUEUECONFIG612 0x08151990
#define XPB_NBI0_NBITM_QUEUECONFIG613 0x08151994
#define XPB_NBI0_NBITM_QUEUECONFIG614 0x08151998
#define XPB_NBI0_NBITM_QUEUECONFIG615 0x0815199c
#define XPB_NBI0_NBITM_QUEUECONFIG616 0x081519a0
#define XPB_NBI0_NBITM_QUEUECONFIG617 0x081519a4
#define XPB_NBI0_NBITM_QUEUECONFIG618 0x081519a8
#define XPB_NBI0_NBITM_QUEUECONFIG619 0x081519ac
#define XPB_NBI0_NBITM_QUEUECONFIG620 0x081519b0
#define XPB_NBI0_NBITM_QUEUECONFIG621 0x081519b4
#define XPB_NBI0_NBITM_QUEUECONFIG622 0x081519b8
#define XPB_NBI0_NBITM_QUEUECONFIG623 0x081519bc
#define XPB_NBI0_NBITM_QUEUECONFIG624 0x081519c0
#define XPB_NBI0_NBITM_QUEUECONFIG625 0x081519c4
#define XPB_NBI0_NBITM_QUEUECONFIG626 0x081519c8
#define XPB_NBI0_NBITM_QUEUECONFIG627 0x081519cc
#define XPB_NBI0_NBITM_QUEUECONFIG628 0x081519d0
#define XPB_NBI0_NBITM_QUEUECONFIG629 0x081519d4
#define XPB_NBI0_NBITM_QUEUECONFIG630 0x081519d8
#define XPB_NBI0_NBITM_QUEUECONFIG631 0x081519dc
#define XPB_NBI0_NBITM_QUEUECONFIG632 0x081519e0
#define XPB_NBI0_NBITM_QUEUECONFIG633 0x081519e4
#define XPB_NBI0_NBITM_QUEUECONFIG634 0x081519e8
#define XPB_NBI0_NBITM_QUEUECONFIG635 0x081519ec
#define XPB_NBI0_NBITM_QUEUECONFIG636 0x081519f0
#define XPB_NBI0_NBITM_QUEUECONFIG637 0x081519f4
#define XPB_NBI0_NBITM_QUEUECONFIG638 0x081519f8
#define XPB_NBI0_NBITM_QUEUECONFIG639 0x081519fc
#define XPB_NBI0_NBITM_QUEUECONFIG640 0x08151a00
#define XPB_NBI0_NBITM_QUEUECONFIG641 0x08151a04
#define XPB_NBI0_NBITM_QUEUECONFIG642 0x08151a08
#define XPB_NBI0_NBITM_QUEUECONFIG643 0x08151a0c
#define XPB_NBI0_NBITM_QUEUECONFIG644 0x08151a10
#define XPB_NBI0_NBITM_QUEUECONFIG645 0x08151a14
#define XPB_NBI0_NBITM_QUEUECONFIG646 0x08151a18
#define XPB_NBI0_NBITM_QUEUECONFIG647 0x08151a1c
#define XPB_NBI0_NBITM_QUEUECONFIG648 0x08151a20
#define XPB_NBI0_NBITM_QUEUECONFIG649 0x08151a24
#define XPB_NBI0_NBITM_QUEUECONFIG650 0x08151a28
#define XPB_NBI0_NBITM_QUEUECONFIG651 0x08151a2c
#define XPB_NBI0_NBITM_QUEUECONFIG652 0x08151a30
#define XPB_NBI0_NBITM_QUEUECONFIG653 0x08151a34
#define XPB_NBI0_NBITM_QUEUECONFIG654 0x08151a38
#define XPB_NBI0_NBITM_QUEUECONFIG655 0x08151a3c
#define XPB_NBI0_NBITM_QUEUECONFIG656 0x08151a40
#define XPB_NBI0_NBITM_QUEUECONFIG657 0x08151a44
#define XPB_NBI0_NBITM_QUEUECONFIG658 0x08151a48
#define XPB_NBI0_NBITM_QUEUECONFIG659 0x08151a4c
#define XPB_NBI0_NBITM_QUEUECONFIG660 0x08151a50
#define XPB_NBI0_NBITM_QUEUECONFIG661 0x08151a54
#define XPB_NBI0_NBITM_QUEUECONFIG662 0x08151a58
#define XPB_NBI0_NBITM_QUEUECONFIG663 0x08151a5c
#define XPB_NBI0_NBITM_QUEUECONFIG664 0x08151a60
#define XPB_NBI0_NBITM_QUEUECONFIG665 0x08151a64
#define XPB_NBI0_NBITM_QUEUECONFIG666 0x08151a68
#define XPB_NBI0_NBITM_QUEUECONFIG667 0x08151a6c
#define XPB_NBI0_NBITM_QUEUECONFIG668 0x08151a70
#define XPB_NBI0_NBITM_QUEUECONFIG669 0x08151a74
#define XPB_NBI0_NBITM_QUEUECONFIG670 0x08151a78
#define XPB_NBI0_NBITM_QUEUECONFIG671 0x08151a7c
#define XPB_NBI0_NBITM_QUEUECONFIG672 0x08151a80
#define XPB_NBI0_NBITM_QUEUECONFIG673 0x08151a84
#define XPB_NBI0_NBITM_QUEUECONFIG674 0x08151a88
#define XPB_NBI0_NBITM_QUEUECONFIG675 0x08151a8c
#define XPB_NBI0_NBITM_QUEUECONFIG676 0x08151a90
#define XPB_NBI0_NBITM_QUEUECONFIG677 0x08151a94
#define XPB_NBI0_NBITM_QUEUECONFIG678 0x08151a98
#define XPB_NBI0_NBITM_QUEUECONFIG679 0x08151a9c
#define XPB_NBI0_NBITM_QUEUECONFIG680 0x08151aa0
#define XPB_NBI0_NBITM_QUEUECONFIG681 0x08151aa4
#define XPB_NBI0_NBITM_QUEUECONFIG682 0x08151aa8
#define XPB_NBI0_NBITM_QUEUECONFIG683 0x08151aac
#define XPB_NBI0_NBITM_QUEUECONFIG684 0x08151ab0
#define XPB_NBI0_NBITM_QUEUECONFIG685 0x08151ab4
#define XPB_NBI0_NBITM_QUEUECONFIG686 0x08151ab8
#define XPB_NBI0_NBITM_QUEUECONFIG687 0x08151abc
#define XPB_NBI0_NBITM_QUEUECONFIG688 0x08151ac0
#define XPB_NBI0_NBITM_QUEUECONFIG689 0x08151ac4
#define XPB_NBI0_NBITM_QUEUECONFIG690 0x08151ac8
#define XPB_NBI0_NBITM_QUEUECONFIG691 0x08151acc
#define XPB_NBI0_NBITM_QUEUECONFIG692 0x08151ad0
#define XPB_NBI0_NBITM_QUEUECONFIG693 0x08151ad4
#define XPB_NBI0_NBITM_QUEUECONFIG694 0x08151ad8
#define XPB_NBI0_NBITM_QUEUECONFIG695 0x08151adc
#define XPB_NBI0_NBITM_QUEUECONFIG696 0x08151ae0
#define XPB_NBI0_NBITM_QUEUECONFIG697 0x08151ae4
#define XPB_NBI0_NBITM_QUEUECONFIG698 0x08151ae8
#define XPB_NBI0_NBITM_QUEUECONFIG699 0x08151aec
#define XPB_NBI0_NBITM_QUEUECONFIG700 0x08151af0
#define XPB_NBI0_NBITM_QUEUECONFIG701 0x08151af4
#define XPB_NBI0_NBITM_QUEUECONFIG702 0x08151af8
#define XPB_NBI0_NBITM_QUEUECONFIG703 0x08151afc
#define XPB_NBI0_NBITM_QUEUECONFIG704 0x08151b00
#define XPB_NBI0_NBITM_QUEUECONFIG705 0x08151b04
#define XPB_NBI0_NBITM_QUEUECONFIG706 0x08151b08
#define XPB_NBI0_NBITM_QUEUECONFIG707 0x08151b0c
#define XPB_NBI0_NBITM_QUEUECONFIG708 0x08151b10
#define XPB_NBI0_NBITM_QUEUECONFIG709 0x08151b14
#define XPB_NBI0_NBITM_QUEUECONFIG710 0x08151b18
#define XPB_NBI0_NBITM_QUEUECONFIG711 0x08151b1c
#define XPB_NBI0_NBITM_QUEUECONFIG712 0x08151b20
#define XPB_NBI0_NBITM_QUEUECONFIG713 0x08151b24
#define XPB_NBI0_NBITM_QUEUECONFIG714 0x08151b28
#define XPB_NBI0_NBITM_QUEUECONFIG715 0x08151b2c
#define XPB_NBI0_NBITM_QUEUECONFIG716 0x08151b30
#define XPB_NBI0_NBITM_QUEUECONFIG717 0x08151b34
#define XPB_NBI0_NBITM_QUEUECONFIG718 0x08151b38
#define XPB_NBI0_NBITM_QUEUECONFIG719 0x08151b3c
#define XPB_NBI0_NBITM_QUEUECONFIG720 0x08151b40
#define XPB_NBI0_NBITM_QUEUECONFIG721 0x08151b44
#define XPB_NBI0_NBITM_QUEUECONFIG722 0x08151b48
#define XPB_NBI0_NBITM_QUEUECONFIG723 0x08151b4c
#define XPB_NBI0_NBITM_QUEUECONFIG724 0x08151b50
#define XPB_NBI0_NBITM_QUEUECONFIG725 0x08151b54
#define XPB_NBI0_NBITM_QUEUECONFIG726 0x08151b58
#define XPB_NBI0_NBITM_QUEUECONFIG727 0x08151b5c
#define XPB_NBI0_NBITM_QUEUECONFIG728 0x08151b60
#define XPB_NBI0_NBITM_QUEUECONFIG729 0x08151b64
#define XPB_NBI0_NBITM_QUEUECONFIG730 0x08151b68
#define XPB_NBI0_NBITM_QUEUECONFIG731 0x08151b6c
#define XPB_NBI0_NBITM_QUEUECONFIG732 0x08151b70
#define XPB_NBI0_NBITM_QUEUECONFIG733 0x08151b74
#define XPB_NBI0_NBITM_QUEUECONFIG734 0x08151b78
#define XPB_NBI0_NBITM_QUEUECONFIG735 0x08151b7c
#define XPB_NBI0_NBITM_QUEUECONFIG736 0x08151b80
#define XPB_NBI0_NBITM_QUEUECONFIG737 0x08151b84
#define XPB_NBI0_NBITM_QUEUECONFIG738 0x08151b88
#define XPB_NBI0_NBITM_QUEUECONFIG739 0x08151b8c
#define XPB_NBI0_NBITM_QUEUECONFIG740 0x08151b90
#define XPB_NBI0_NBITM_QUEUECONFIG741 0x08151b94
#define XPB_NBI0_NBITM_QUEUECONFIG742 0x08151b98
#define XPB_NBI0_NBITM_QUEUECONFIG743 0x08151b9c
#define XPB_NBI0_NBITM_QUEUECONFIG744 0x08151ba0
#define XPB_NBI0_NBITM_QUEUECONFIG745 0x08151ba4
#define XPB_NBI0_NBITM_QUEUECONFIG746 0x08151ba8
#define XPB_NBI0_NBITM_QUEUECONFIG747 0x08151bac
#define XPB_NBI0_NBITM_QUEUECONFIG748 0x08151bb0
#define XPB_NBI0_NBITM_QUEUECONFIG749 0x08151bb4
#define XPB_NBI0_NBITM_QUEUECONFIG750 0x08151bb8
#define XPB_NBI0_NBITM_QUEUECONFIG751 0x08151bbc
#define XPB_NBI0_NBITM_QUEUECONFIG752 0x08151bc0
#define XPB_NBI0_NBITM_QUEUECONFIG753 0x08151bc4
#define XPB_NBI0_NBITM_QUEUECONFIG754 0x08151bc8
#define XPB_NBI0_NBITM_QUEUECONFIG755 0x08151bcc
#define XPB_NBI0_NBITM_QUEUECONFIG756 0x08151bd0
#define XPB_NBI0_NBITM_QUEUECONFIG757 0x08151bd4
#define XPB_NBI0_NBITM_QUEUECONFIG758 0x08151bd8
#define XPB_NBI0_NBITM_QUEUECONFIG759 0x08151bdc
#define XPB_NBI0_NBITM_QUEUECONFIG760 0x08151be0
#define XPB_NBI0_NBITM_QUEUECONFIG761 0x08151be4
#define XPB_NBI0_NBITM_QUEUECONFIG762 0x08151be8
#define XPB_NBI0_NBITM_QUEUECONFIG763 0x08151bec
#define XPB_NBI0_NBITM_QUEUECONFIG764 0x08151bf0
#define XPB_NBI0_NBITM_QUEUECONFIG765 0x08151bf4
#define XPB_NBI0_NBITM_QUEUECONFIG766 0x08151bf8
#define XPB_NBI0_NBITM_QUEUECONFIG767 0x08151bfc
#define XPB_NBI0_NBITM_QUEUECONFIG768 0x08151c00
#define XPB_NBI0_NBITM_QUEUECONFIG769 0x08151c04
#define XPB_NBI0_NBITM_QUEUECONFIG770 0x08151c08
#define XPB_NBI0_NBITM_QUEUECONFIG771 0x08151c0c
#define XPB_NBI0_NBITM_QUEUECONFIG772 0x08151c10
#define XPB_NBI0_NBITM_QUEUECONFIG773 0x08151c14
#define XPB_NBI0_NBITM_QUEUECONFIG774 0x08151c18
#define XPB_NBI0_NBITM_QUEUECONFIG775 0x08151c1c
#define XPB_NBI0_NBITM_QUEUECONFIG776 0x08151c20
#define XPB_NBI0_NBITM_QUEUECONFIG777 0x08151c24
#define XPB_NBI0_NBITM_QUEUECONFIG778 0x08151c28
#define XPB_NBI0_NBITM_QUEUECONFIG779 0x08151c2c
#define XPB_NBI0_NBITM_QUEUECONFIG780 0x08151c30
#define XPB_NBI0_NBITM_QUEUECONFIG781 0x08151c34
#define XPB_NBI0_NBITM_QUEUECONFIG782 0x08151c38
#define XPB_NBI0_NBITM_QUEUECONFIG783 0x08151c3c
#define XPB_NBI0_NBITM_QUEUECONFIG784 0x08151c40
#define XPB_NBI0_NBITM_QUEUECONFIG785 0x08151c44
#define XPB_NBI0_NBITM_QUEUECONFIG786 0x08151c48
#define XPB_NBI0_NBITM_QUEUECONFIG787 0x08151c4c
#define XPB_NBI0_NBITM_QUEUECONFIG788 0x08151c50
#define XPB_NBI0_NBITM_QUEUECONFIG789 0x08151c54
#define XPB_NBI0_NBITM_QUEUECONFIG790 0x08151c58
#define XPB_NBI0_NBITM_QUEUECONFIG791 0x08151c5c
#define XPB_NBI0_NBITM_QUEUECONFIG792 0x08151c60
#define XPB_NBI0_NBITM_QUEUECONFIG793 0x08151c64
#define XPB_NBI0_NBITM_QUEUECONFIG794 0x08151c68
#define XPB_NBI0_NBITM_QUEUECONFIG795 0x08151c6c
#define XPB_NBI0_NBITM_QUEUECONFIG796 0x08151c70
#define XPB_NBI0_NBITM_QUEUECONFIG797 0x08151c74
#define XPB_NBI0_NBITM_QUEUECONFIG798 0x08151c78
#define XPB_NBI0_NBITM_QUEUECONFIG799 0x08151c7c
#define XPB_NBI0_NBITM_QUEUECONFIG800 0x08151c80
#define XPB_NBI0_NBITM_QUEUECONFIG801 0x08151c84
#define XPB_NBI0_NBITM_QUEUECONFIG802 0x08151c88
#define XPB_NBI0_NBITM_QUEUECONFIG803 0x08151c8c
#define XPB_NBI0_NBITM_QUEUECONFIG804 0x08151c90
#define XPB_NBI0_NBITM_QUEUECONFIG805 0x08151c94
#define XPB_NBI0_NBITM_QUEUECONFIG806 0x08151c98
#define XPB_NBI0_NBITM_QUEUECONFIG807 0x08151c9c
#define XPB_NBI0_NBITM_QUEUECONFIG808 0x08151ca0
#define XPB_NBI0_NBITM_QUEUECONFIG809 0x08151ca4
#define XPB_NBI0_NBITM_QUEUECONFIG810 0x08151ca8
#define XPB_NBI0_NBITM_QUEUECONFIG811 0x08151cac
#define XPB_NBI0_NBITM_QUEUECONFIG812 0x08151cb0
#define XPB_NBI0_NBITM_QUEUECONFIG813 0x08151cb4
#define XPB_NBI0_NBITM_QUEUECONFIG814 0x08151cb8
#define XPB_NBI0_NBITM_QUEUECONFIG815 0x08151cbc
#define XPB_NBI0_NBITM_QUEUECONFIG816 0x08151cc0
#define XPB_NBI0_NBITM_QUEUECONFIG817 0x08151cc4
#define XPB_NBI0_NBITM_QUEUECONFIG818 0x08151cc8
#define XPB_NBI0_NBITM_QUEUECONFIG819 0x08151ccc
#define XPB_NBI0_NBITM_QUEUECONFIG820 0x08151cd0
#define XPB_NBI0_NBITM_QUEUECONFIG821 0x08151cd4
#define XPB_NBI0_NBITM_QUEUECONFIG822 0x08151cd8
#define XPB_NBI0_NBITM_QUEUECONFIG823 0x08151cdc
#define XPB_NBI0_NBITM_QUEUECONFIG824 0x08151ce0
#define XPB_NBI0_NBITM_QUEUECONFIG825 0x08151ce4
#define XPB_NBI0_NBITM_QUEUECONFIG826 0x08151ce8
#define XPB_NBI0_NBITM_QUEUECONFIG827 0x08151cec
#define XPB_NBI0_NBITM_QUEUECONFIG828 0x08151cf0
#define XPB_NBI0_NBITM_QUEUECONFIG829 0x08151cf4
#define XPB_NBI0_NBITM_QUEUECONFIG830 0x08151cf8
#define XPB_NBI0_NBITM_QUEUECONFIG831 0x08151cfc
#define XPB_NBI0_NBITM_QUEUECONFIG832 0x08151d00
#define XPB_NBI0_NBITM_QUEUECONFIG833 0x08151d04
#define XPB_NBI0_NBITM_QUEUECONFIG834 0x08151d08
#define XPB_NBI0_NBITM_QUEUECONFIG835 0x08151d0c
#define XPB_NBI0_NBITM_QUEUECONFIG836 0x08151d10
#define XPB_NBI0_NBITM_QUEUECONFIG837 0x08151d14
#define XPB_NBI0_NBITM_QUEUECONFIG838 0x08151d18
#define XPB_NBI0_NBITM_QUEUECONFIG839 0x08151d1c
#define XPB_NBI0_NBITM_QUEUECONFIG840 0x08151d20
#define XPB_NBI0_NBITM_QUEUECONFIG841 0x08151d24
#define XPB_NBI0_NBITM_QUEUECONFIG842 0x08151d28
#define XPB_NBI0_NBITM_QUEUECONFIG843 0x08151d2c
#define XPB_NBI0_NBITM_QUEUECONFIG844 0x08151d30
#define XPB_NBI0_NBITM_QUEUECONFIG845 0x08151d34
#define XPB_NBI0_NBITM_QUEUECONFIG846 0x08151d38
#define XPB_NBI0_NBITM_QUEUECONFIG847 0x08151d3c
#define XPB_NBI0_NBITM_QUEUECONFIG848 0x08151d40
#define XPB_NBI0_NBITM_QUEUECONFIG849 0x08151d44
#define XPB_NBI0_NBITM_QUEUECONFIG850 0x08151d48
#define XPB_NBI0_NBITM_QUEUECONFIG851 0x08151d4c
#define XPB_NBI0_NBITM_QUEUECONFIG852 0x08151d50
#define XPB_NBI0_NBITM_QUEUECONFIG853 0x08151d54
#define XPB_NBI0_NBITM_QUEUECONFIG854 0x08151d58
#define XPB_NBI0_NBITM_QUEUECONFIG855 0x08151d5c
#define XPB_NBI0_NBITM_QUEUECONFIG856 0x08151d60
#define XPB_NBI0_NBITM_QUEUECONFIG857 0x08151d64
#define XPB_NBI0_NBITM_QUEUECONFIG858 0x08151d68
#define XPB_NBI0_NBITM_QUEUECONFIG859 0x08151d6c
#define XPB_NBI0_NBITM_QUEUECONFIG860 0x08151d70
#define XPB_NBI0_NBITM_QUEUECONFIG861 0x08151d74
#define XPB_NBI0_NBITM_QUEUECONFIG862 0x08151d78
#define XPB_NBI0_NBITM_QUEUECONFIG863 0x08151d7c
#define XPB_NBI0_NBITM_QUEUECONFIG864 0x08151d80
#define XPB_NBI0_NBITM_QUEUECONFIG865 0x08151d84
#define XPB_NBI0_NBITM_QUEUECONFIG866 0x08151d88
#define XPB_NBI0_NBITM_QUEUECONFIG867 0x08151d8c
#define XPB_NBI0_NBITM_QUEUECONFIG868 0x08151d90
#define XPB_NBI0_NBITM_QUEUECONFIG869 0x08151d94
#define XPB_NBI0_NBITM_QUEUECONFIG870 0x08151d98
#define XPB_NBI0_NBITM_QUEUECONFIG871 0x08151d9c
#define XPB_NBI0_NBITM_QUEUECONFIG872 0x08151da0
#define XPB_NBI0_NBITM_QUEUECONFIG873 0x08151da4
#define XPB_NBI0_NBITM_QUEUECONFIG874 0x08151da8
#define XPB_NBI0_NBITM_QUEUECONFIG875 0x08151dac
#define XPB_NBI0_NBITM_QUEUECONFIG876 0x08151db0
#define XPB_NBI0_NBITM_QUEUECONFIG877 0x08151db4
#define XPB_NBI0_NBITM_QUEUECONFIG878 0x08151db8
#define XPB_NBI0_NBITM_QUEUECONFIG879 0x08151dbc
#define XPB_NBI0_NBITM_QUEUECONFIG880 0x08151dc0
#define XPB_NBI0_NBITM_QUEUECONFIG881 0x08151dc4
#define XPB_NBI0_NBITM_QUEUECONFIG882 0x08151dc8
#define XPB_NBI0_NBITM_QUEUECONFIG883 0x08151dcc
#define XPB_NBI0_NBITM_QUEUECONFIG884 0x08151dd0
#define XPB_NBI0_NBITM_QUEUECONFIG885 0x08151dd4
#define XPB_NBI0_NBITM_QUEUECONFIG886 0x08151dd8
#define XPB_NBI0_NBITM_QUEUECONFIG887 0x08151ddc
#define XPB_NBI0_NBITM_QUEUECONFIG888 0x08151de0
#define XPB_NBI0_NBITM_QUEUECONFIG889 0x08151de4
#define XPB_NBI0_NBITM_QUEUECONFIG890 0x08151de8
#define XPB_NBI0_NBITM_QUEUECONFIG891 0x08151dec
#define XPB_NBI0_NBITM_QUEUECONFIG892 0x08151df0
#define XPB_NBI0_NBITM_QUEUECONFIG893 0x08151df4
#define XPB_NBI0_NBITM_QUEUECONFIG894 0x08151df8
#define XPB_NBI0_NBITM_QUEUECONFIG895 0x08151dfc
#define XPB_NBI0_NBITM_QUEUECONFIG896 0x08151e00
#define XPB_NBI0_NBITM_QUEUECONFIG897 0x08151e04
#define XPB_NBI0_NBITM_QUEUECONFIG898 0x08151e08
#define XPB_NBI0_NBITM_QUEUECONFIG899 0x08151e0c
#define XPB_NBI0_NBITM_QUEUECONFIG900 0x08151e10
#define XPB_NBI0_NBITM_QUEUECONFIG901 0x08151e14
#define XPB_NBI0_NBITM_QUEUECONFIG902 0x08151e18
#define XPB_NBI0_NBITM_QUEUECONFIG903 0x08151e1c
#define XPB_NBI0_NBITM_QUEUECONFIG904 0x08151e20
#define XPB_NBI0_NBITM_QUEUECONFIG905 0x08151e24
#define XPB_NBI0_NBITM_QUEUECONFIG906 0x08151e28
#define XPB_NBI0_NBITM_QUEUECONFIG907 0x08151e2c
#define XPB_NBI0_NBITM_QUEUECONFIG908 0x08151e30
#define XPB_NBI0_NBITM_QUEUECONFIG909 0x08151e34
#define XPB_NBI0_NBITM_QUEUECONFIG910 0x08151e38
#define XPB_NBI0_NBITM_QUEUECONFIG911 0x08151e3c
#define XPB_NBI0_NBITM_QUEUECONFIG912 0x08151e40
#define XPB_NBI0_NBITM_QUEUECONFIG913 0x08151e44
#define XPB_NBI0_NBITM_QUEUECONFIG914 0x08151e48
#define XPB_NBI0_NBITM_QUEUECONFIG915 0x08151e4c
#define XPB_NBI0_NBITM_QUEUECONFIG916 0x08151e50
#define XPB_NBI0_NBITM_QUEUECONFIG917 0x08151e54
#define XPB_NBI0_NBITM_QUEUECONFIG918 0x08151e58
#define XPB_NBI0_NBITM_QUEUECONFIG919 0x08151e5c
#define XPB_NBI0_NBITM_QUEUECONFIG920 0x08151e60
#define XPB_NBI0_NBITM_QUEUECONFIG921 0x08151e64
#define XPB_NBI0_NBITM_QUEUECONFIG922 0x08151e68
#define XPB_NBI0_NBITM_QUEUECONFIG923 0x08151e6c
#define XPB_NBI0_NBITM_QUEUECONFIG924 0x08151e70
#define XPB_NBI0_NBITM_QUEUECONFIG925 0x08151e74
#define XPB_NBI0_NBITM_QUEUECONFIG926 0x08151e78
#define XPB_NBI0_NBITM_QUEUECONFIG927 0x08151e7c
#define XPB_NBI0_NBITM_QUEUECONFIG928 0x08151e80
#define XPB_NBI0_NBITM_QUEUECONFIG929 0x08151e84
#define XPB_NBI0_NBITM_QUEUECONFIG930 0x08151e88
#define XPB_NBI0_NBITM_QUEUECONFIG931 0x08151e8c
#define XPB_NBI0_NBITM_QUEUECONFIG932 0x08151e90
#define XPB_NBI0_NBITM_QUEUECONFIG933 0x08151e94
#define XPB_NBI0_NBITM_QUEUECONFIG934 0x08151e98
#define XPB_NBI0_NBITM_QUEUECONFIG935 0x08151e9c
#define XPB_NBI0_NBITM_QUEUECONFIG936 0x08151ea0
#define XPB_NBI0_NBITM_QUEUECONFIG937 0x08151ea4
#define XPB_NBI0_NBITM_QUEUECONFIG938 0x08151ea8
#define XPB_NBI0_NBITM_QUEUECONFIG939 0x08151eac
#define XPB_NBI0_NBITM_QUEUECONFIG940 0x08151eb0
#define XPB_NBI0_NBITM_QUEUECONFIG941 0x08151eb4
#define XPB_NBI0_NBITM_QUEUECONFIG942 0x08151eb8
#define XPB_NBI0_NBITM_QUEUECONFIG943 0x08151ebc
#define XPB_NBI0_NBITM_QUEUECONFIG944 0x08151ec0
#define XPB_NBI0_NBITM_QUEUECONFIG945 0x08151ec4
#define XPB_NBI0_NBITM_QUEUECONFIG946 0x08151ec8
#define XPB_NBI0_NBITM_QUEUECONFIG947 0x08151ecc
#define XPB_NBI0_NBITM_QUEUECONFIG948 0x08151ed0
#define XPB_NBI0_NBITM_QUEUECONFIG949 0x08151ed4
#define XPB_NBI0_NBITM_QUEUECONFIG950 0x08151ed8
#define XPB_NBI0_NBITM_QUEUECONFIG951 0x08151edc
#define XPB_NBI0_NBITM_QUEUECONFIG952 0x08151ee0
#define XPB_NBI0_NBITM_QUEUECONFIG953 0x08151ee4
#define XPB_NBI0_NBITM_QUEUECONFIG954 0x08151ee8
#define XPB_NBI0_NBITM_QUEUECONFIG955 0x08151eec
#define XPB_NBI0_NBITM_QUEUECONFIG956 0x08151ef0
#define XPB_NBI0_NBITM_QUEUECONFIG957 0x08151ef4
#define XPB_NBI0_NBITM_QUEUECONFIG958 0x08151ef8
#define XPB_NBI0_NBITM_QUEUECONFIG959 0x08151efc
#define XPB_NBI0_NBITM_QUEUECONFIG960 0x08151f00
#define XPB_NBI0_NBITM_QUEUECONFIG961 0x08151f04
#define XPB_NBI0_NBITM_QUEUECONFIG962 0x08151f08
#define XPB_NBI0_NBITM_QUEUECONFIG963 0x08151f0c
#define XPB_NBI0_NBITM_QUEUECONFIG964 0x08151f10
#define XPB_NBI0_NBITM_QUEUECONFIG965 0x08151f14
#define XPB_NBI0_NBITM_QUEUECONFIG966 0x08151f18
#define XPB_NBI0_NBITM_QUEUECONFIG967 0x08151f1c
#define XPB_NBI0_NBITM_QUEUECONFIG968 0x08151f20
#define XPB_NBI0_NBITM_QUEUECONFIG969 0x08151f24
#define XPB_NBI0_NBITM_QUEUECONFIG970 0x08151f28
#define XPB_NBI0_NBITM_QUEUECONFIG971 0x08151f2c
#define XPB_NBI0_NBITM_QUEUECONFIG972 0x08151f30
#define XPB_NBI0_NBITM_QUEUECONFIG973 0x08151f34
#define XPB_NBI0_NBITM_QUEUECONFIG974 0x08151f38
#define XPB_NBI0_NBITM_QUEUECONFIG975 0x08151f3c
#define XPB_NBI0_NBITM_QUEUECONFIG976 0x08151f40
#define XPB_NBI0_NBITM_QUEUECONFIG977 0x08151f44
#define XPB_NBI0_NBITM_QUEUECONFIG978 0x08151f48
#define XPB_NBI0_NBITM_QUEUECONFIG979 0x08151f4c
#define XPB_NBI0_NBITM_QUEUECONFIG980 0x08151f50
#define XPB_NBI0_NBITM_QUEUECONFIG981 0x08151f54
#define XPB_NBI0_NBITM_QUEUECONFIG982 0x08151f58
#define XPB_NBI0_NBITM_QUEUECONFIG983 0x08151f5c
#define XPB_NBI0_NBITM_QUEUECONFIG984 0x08151f60
#define XPB_NBI0_NBITM_QUEUECONFIG985 0x08151f64
#define XPB_NBI0_NBITM_QUEUECONFIG986 0x08151f68
#define XPB_NBI0_NBITM_QUEUECONFIG987 0x08151f6c
#define XPB_NBI0_NBITM_QUEUECONFIG988 0x08151f70
#define XPB_NBI0_NBITM_QUEUECONFIG989 0x08151f74
#define XPB_NBI0_NBITM_QUEUECONFIG990 0x08151f78
#define XPB_NBI0_NBITM_QUEUECONFIG991 0x08151f7c
#define XPB_NBI0_NBITM_QUEUECONFIG992 0x08151f80
#define XPB_NBI0_NBITM_QUEUECONFIG993 0x08151f84
#define XPB_NBI0_NBITM_QUEUECONFIG994 0x08151f88
#define XPB_NBI0_NBITM_QUEUECONFIG995 0x08151f8c
#define XPB_NBI0_NBITM_QUEUECONFIG996 0x08151f90
#define XPB_NBI0_NBITM_QUEUECONFIG997 0x08151f94
#define XPB_NBI0_NBITM_QUEUECONFIG998 0x08151f98
#define XPB_NBI0_NBITM_QUEUECONFIG999 0x08151f9c
#define XPB_NBI0_NBITM_QUEUECONFIG1000 0x08151fa0
#define XPB_NBI0_NBITM_QUEUECONFIG1001 0x08151fa4
#define XPB_NBI0_NBITM_QUEUECONFIG1002 0x08151fa8
#define XPB_NBI0_NBITM_QUEUECONFIG1003 0x08151fac
#define XPB_NBI0_NBITM_QUEUECONFIG1004 0x08151fb0
#define XPB_NBI0_NBITM_QUEUECONFIG1005 0x08151fb4
#define XPB_NBI0_NBITM_QUEUECONFIG1006 0x08151fb8
#define XPB_NBI0_NBITM_QUEUECONFIG1007 0x08151fbc
#define XPB_NBI0_NBITM_QUEUECONFIG1008 0x08151fc0
#define XPB_NBI0_NBITM_QUEUECONFIG1009 0x08151fc4
#define XPB_NBI0_NBITM_QUEUECONFIG1010 0x08151fc8
#define XPB_NBI0_NBITM_QUEUECONFIG1011 0x08151fcc
#define XPB_NBI0_NBITM_QUEUECONFIG1012 0x08151fd0
#define XPB_NBI0_NBITM_QUEUECONFIG1013 0x08151fd4
#define XPB_NBI0_NBITM_QUEUECONFIG1014 0x08151fd8
#define XPB_NBI0_NBITM_QUEUECONFIG1015 0x08151fdc
#define XPB_NBI0_NBITM_QUEUECONFIG1016 0x08151fe0
#define XPB_NBI0_NBITM_QUEUECONFIG1017 0x08151fe4
#define XPB_NBI0_NBITM_QUEUECONFIG1018 0x08151fe8
#define XPB_NBI0_NBITM_QUEUECONFIG1019 0x08151fec
#define XPB_NBI0_NBITM_QUEUECONFIG1020 0x08151ff0
#define XPB_NBI0_NBITM_QUEUECONFIG1021 0x08151ff4
#define XPB_NBI0_NBITM_QUEUECONFIG1022 0x08151ff8
#define XPB_NBI0_NBITM_QUEUECONFIG1023 0x08151ffc
#define XPB_NBI0_NBITM_SCHEDULERCONFIG0 0x08160000
#define XPB_NBI0_NBITM_SCHEDULERCONFIG1 0x08160004
#define XPB_NBI0_NBITM_SCHEDULERCONFIG2 0x08160008
#define XPB_NBI0_NBITM_SCHEDULERCONFIG3 0x0816000c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG4 0x08160010
#define XPB_NBI0_NBITM_SCHEDULERCONFIG5 0x08160014
#define XPB_NBI0_NBITM_SCHEDULERCONFIG6 0x08160018
#define XPB_NBI0_NBITM_SCHEDULERCONFIG7 0x0816001c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG8 0x08160020
#define XPB_NBI0_NBITM_SCHEDULERCONFIG9 0x08160024
#define XPB_NBI0_NBITM_SCHEDULERCONFIG10 0x08160028
#define XPB_NBI0_NBITM_SCHEDULERCONFIG11 0x0816002c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG12 0x08160030
#define XPB_NBI0_NBITM_SCHEDULERCONFIG13 0x08160034
#define XPB_NBI0_NBITM_SCHEDULERCONFIG14 0x08160038
#define XPB_NBI0_NBITM_SCHEDULERCONFIG15 0x0816003c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG16 0x08160040
#define XPB_NBI0_NBITM_SCHEDULERCONFIG17 0x08160044
#define XPB_NBI0_NBITM_SCHEDULERCONFIG18 0x08160048
#define XPB_NBI0_NBITM_SCHEDULERCONFIG19 0x0816004c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG20 0x08160050
#define XPB_NBI0_NBITM_SCHEDULERCONFIG21 0x08160054
#define XPB_NBI0_NBITM_SCHEDULERCONFIG22 0x08160058
#define XPB_NBI0_NBITM_SCHEDULERCONFIG23 0x0816005c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG24 0x08160060
#define XPB_NBI0_NBITM_SCHEDULERCONFIG25 0x08160064
#define XPB_NBI0_NBITM_SCHEDULERCONFIG26 0x08160068
#define XPB_NBI0_NBITM_SCHEDULERCONFIG27 0x0816006c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG28 0x08160070
#define XPB_NBI0_NBITM_SCHEDULERCONFIG29 0x08160074
#define XPB_NBI0_NBITM_SCHEDULERCONFIG30 0x08160078
#define XPB_NBI0_NBITM_SCHEDULERCONFIG31 0x0816007c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG32 0x08160080
#define XPB_NBI0_NBITM_SCHEDULERCONFIG33 0x08160084
#define XPB_NBI0_NBITM_SCHEDULERCONFIG34 0x08160088
#define XPB_NBI0_NBITM_SCHEDULERCONFIG35 0x0816008c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG36 0x08160090
#define XPB_NBI0_NBITM_SCHEDULERCONFIG37 0x08160094
#define XPB_NBI0_NBITM_SCHEDULERCONFIG38 0x08160098
#define XPB_NBI0_NBITM_SCHEDULERCONFIG39 0x0816009c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG40 0x081600a0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG41 0x081600a4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG42 0x081600a8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG43 0x081600ac
#define XPB_NBI0_NBITM_SCHEDULERCONFIG44 0x081600b0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG45 0x081600b4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG46 0x081600b8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG47 0x081600bc
#define XPB_NBI0_NBITM_SCHEDULERCONFIG48 0x081600c0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG49 0x081600c4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG50 0x081600c8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG51 0x081600cc
#define XPB_NBI0_NBITM_SCHEDULERCONFIG52 0x081600d0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG53 0x081600d4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG54 0x081600d8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG55 0x081600dc
#define XPB_NBI0_NBITM_SCHEDULERCONFIG56 0x081600e0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG57 0x081600e4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG58 0x081600e8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG59 0x081600ec
#define XPB_NBI0_NBITM_SCHEDULERCONFIG60 0x081600f0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG61 0x081600f4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG62 0x081600f8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG63 0x081600fc
#define XPB_NBI0_NBITM_SCHEDULERCONFIG64 0x08160100
#define XPB_NBI0_NBITM_SCHEDULERCONFIG65 0x08160104
#define XPB_NBI0_NBITM_SCHEDULERCONFIG66 0x08160108
#define XPB_NBI0_NBITM_SCHEDULERCONFIG67 0x0816010c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG68 0x08160110
#define XPB_NBI0_NBITM_SCHEDULERCONFIG69 0x08160114
#define XPB_NBI0_NBITM_SCHEDULERCONFIG70 0x08160118
#define XPB_NBI0_NBITM_SCHEDULERCONFIG71 0x0816011c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG72 0x08160120
#define XPB_NBI0_NBITM_SCHEDULERCONFIG73 0x08160124
#define XPB_NBI0_NBITM_SCHEDULERCONFIG74 0x08160128
#define XPB_NBI0_NBITM_SCHEDULERCONFIG75 0x0816012c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG76 0x08160130
#define XPB_NBI0_NBITM_SCHEDULERCONFIG77 0x08160134
#define XPB_NBI0_NBITM_SCHEDULERCONFIG78 0x08160138
#define XPB_NBI0_NBITM_SCHEDULERCONFIG79 0x0816013c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG80 0x08160140
#define XPB_NBI0_NBITM_SCHEDULERCONFIG81 0x08160144
#define XPB_NBI0_NBITM_SCHEDULERCONFIG82 0x08160148
#define XPB_NBI0_NBITM_SCHEDULERCONFIG83 0x0816014c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG84 0x08160150
#define XPB_NBI0_NBITM_SCHEDULERCONFIG85 0x08160154
#define XPB_NBI0_NBITM_SCHEDULERCONFIG86 0x08160158
#define XPB_NBI0_NBITM_SCHEDULERCONFIG87 0x0816015c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG88 0x08160160
#define XPB_NBI0_NBITM_SCHEDULERCONFIG89 0x08160164
#define XPB_NBI0_NBITM_SCHEDULERCONFIG90 0x08160168
#define XPB_NBI0_NBITM_SCHEDULERCONFIG91 0x0816016c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG92 0x08160170
#define XPB_NBI0_NBITM_SCHEDULERCONFIG93 0x08160174
#define XPB_NBI0_NBITM_SCHEDULERCONFIG94 0x08160178
#define XPB_NBI0_NBITM_SCHEDULERCONFIG95 0x0816017c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG96 0x08160180
#define XPB_NBI0_NBITM_SCHEDULERCONFIG97 0x08160184
#define XPB_NBI0_NBITM_SCHEDULERCONFIG98 0x08160188
#define XPB_NBI0_NBITM_SCHEDULERCONFIG99 0x0816018c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG100 0x08160190
#define XPB_NBI0_NBITM_SCHEDULERCONFIG101 0x08160194
#define XPB_NBI0_NBITM_SCHEDULERCONFIG102 0x08160198
#define XPB_NBI0_NBITM_SCHEDULERCONFIG103 0x0816019c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG104 0x081601a0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG105 0x081601a4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG106 0x081601a8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG107 0x081601ac
#define XPB_NBI0_NBITM_SCHEDULERCONFIG108 0x081601b0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG109 0x081601b4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG110 0x081601b8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG111 0x081601bc
#define XPB_NBI0_NBITM_SCHEDULERCONFIG112 0x081601c0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG113 0x081601c4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG114 0x081601c8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG115 0x081601cc
#define XPB_NBI0_NBITM_SCHEDULERCONFIG116 0x081601d0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG117 0x081601d4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG118 0x081601d8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG119 0x081601dc
#define XPB_NBI0_NBITM_SCHEDULERCONFIG120 0x081601e0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG121 0x081601e4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG122 0x081601e8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG123 0x081601ec
#define XPB_NBI0_NBITM_SCHEDULERCONFIG124 0x081601f0
#define XPB_NBI0_NBITM_SCHEDULERCONFIG125 0x081601f4
#define XPB_NBI0_NBITM_SCHEDULERCONFIG126 0x081601f8
#define XPB_NBI0_NBITM_SCHEDULERCONFIG127 0x081601fc
#define XPB_NBI0_NBITM_SCHEDULERCONFIG128 0x08160200
#define XPB_NBI0_NBITM_SCHEDULERCONFIG129 0x08160204
#define XPB_NBI0_NBITM_SCHEDULERCONFIG130 0x08160208
#define XPB_NBI0_NBITM_SCHEDULERCONFIG131 0x0816020c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG132 0x08160210
#define XPB_NBI0_NBITM_SCHEDULERCONFIG133 0x08160214
#define XPB_NBI0_NBITM_SCHEDULERCONFIG134 0x08160218
#define XPB_NBI0_NBITM_SCHEDULERCONFIG135 0x0816021c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG136 0x08160220
#define XPB_NBI0_NBITM_SCHEDULERCONFIG137 0x08160224
#define XPB_NBI0_NBITM_SCHEDULERCONFIG138 0x08160228
#define XPB_NBI0_NBITM_SCHEDULERCONFIG139 0x0816022c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG140 0x08160230
#define XPB_NBI0_NBITM_SCHEDULERCONFIG141 0x08160234
#define XPB_NBI0_NBITM_SCHEDULERCONFIG142 0x08160238
#define XPB_NBI0_NBITM_SCHEDULERCONFIG143 0x0816023c
#define XPB_NBI0_NBITM_SCHEDULERCONFIG144 0x08160240
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT0 0x08160800
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT1 0x08160804
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT2 0x08160808
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT3 0x0816080c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT4 0x08160810
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT5 0x08160814
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT6 0x08160818
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT7 0x0816081c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT8 0x08160820
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT9 0x08160824
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT10 0x08160828
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT11 0x0816082c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT12 0x08160830
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT13 0x08160834
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT14 0x08160838
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT15 0x0816083c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT16 0x08160840
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT17 0x08160844
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT18 0x08160848
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT19 0x0816084c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT20 0x08160850
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT21 0x08160854
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT22 0x08160858
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT23 0x0816085c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT24 0x08160860
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT25 0x08160864
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT26 0x08160868
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT27 0x0816086c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT28 0x08160870
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT29 0x08160874
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT30 0x08160878
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT31 0x0816087c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT32 0x08160880
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT33 0x08160884
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT34 0x08160888
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT35 0x0816088c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT36 0x08160890
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT37 0x08160894
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT38 0x08160898
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT39 0x0816089c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT40 0x081608a0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT41 0x081608a4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT42 0x081608a8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT43 0x081608ac
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT44 0x081608b0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT45 0x081608b4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT46 0x081608b8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT47 0x081608bc
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT48 0x081608c0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT49 0x081608c4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT50 0x081608c8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT51 0x081608cc
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT52 0x081608d0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT53 0x081608d4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT54 0x081608d8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT55 0x081608dc
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT56 0x081608e0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT57 0x081608e4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT58 0x081608e8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT59 0x081608ec
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT60 0x081608f0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT61 0x081608f4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT62 0x081608f8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT63 0x081608fc
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT64 0x08160900
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT65 0x08160904
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT66 0x08160908
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT67 0x0816090c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT68 0x08160910
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT69 0x08160914
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT70 0x08160918
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT71 0x0816091c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT72 0x08160920
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT73 0x08160924
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT74 0x08160928
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT75 0x0816092c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT76 0x08160930
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT77 0x08160934
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT78 0x08160938
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT79 0x0816093c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT80 0x08160940
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT81 0x08160944
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT82 0x08160948
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT83 0x0816094c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT84 0x08160950
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT85 0x08160954
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT86 0x08160958
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT87 0x0816095c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT88 0x08160960
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT89 0x08160964
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT90 0x08160968
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT91 0x0816096c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT92 0x08160970
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT93 0x08160974
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT94 0x08160978
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT95 0x0816097c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT96 0x08160980
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT97 0x08160984
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT98 0x08160988
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT99 0x0816098c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT100 0x08160990
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT101 0x08160994
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT102 0x08160998
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT103 0x0816099c
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT104 0x081609a0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT105 0x081609a4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT106 0x081609a8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT107 0x081609ac
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT108 0x081609b0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT109 0x081609b4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT110 0x081609b8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT111 0x081609bc
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT112 0x081609c0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT113 0x081609c4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT114 0x081609c8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT115 0x081609cc
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT116 0x081609d0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT117 0x081609d4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT118 0x081609d8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT119 0x081609dc
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT120 0x081609e0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT121 0x081609e4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT122 0x081609e8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT123 0x081609ec
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT124 0x081609f0
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT125 0x081609f4
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT126 0x081609f8
#define XPB_NBI0_NBITM_SCHEDULERWEIGHT127 0x081609fc
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT0 0x08161000
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT1 0x08161004
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT2 0x08161008
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT3 0x0816100c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT4 0x08161010
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT5 0x08161014
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT6 0x08161018
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT7 0x0816101c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT8 0x08161020
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT9 0x08161024
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT10 0x08161028
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT11 0x0816102c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT12 0x08161030
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT13 0x08161034
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT14 0x08161038
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT15 0x0816103c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT16 0x08161040
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT17 0x08161044
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT18 0x08161048
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT19 0x0816104c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT20 0x08161050
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT21 0x08161054
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT22 0x08161058
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT23 0x0816105c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT24 0x08161060
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT25 0x08161064
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT26 0x08161068
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT27 0x0816106c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT28 0x08161070
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT29 0x08161074
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT30 0x08161078
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT31 0x0816107c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT32 0x08161080
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT33 0x08161084
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT34 0x08161088
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT35 0x0816108c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT36 0x08161090
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT37 0x08161094
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT38 0x08161098
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT39 0x0816109c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT40 0x081610a0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT41 0x081610a4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT42 0x081610a8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT43 0x081610ac
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT44 0x081610b0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT45 0x081610b4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT46 0x081610b8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT47 0x081610bc
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT48 0x081610c0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT49 0x081610c4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT50 0x081610c8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT51 0x081610cc
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT52 0x081610d0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT53 0x081610d4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT54 0x081610d8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT55 0x081610dc
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT56 0x081610e0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT57 0x081610e4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT58 0x081610e8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT59 0x081610ec
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT60 0x081610f0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT61 0x081610f4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT62 0x081610f8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT63 0x081610fc
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT64 0x08161100
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT65 0x08161104
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT66 0x08161108
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT67 0x0816110c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT68 0x08161110
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT69 0x08161114
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT70 0x08161118
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT71 0x0816111c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT72 0x08161120
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT73 0x08161124
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT74 0x08161128
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT75 0x0816112c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT76 0x08161130
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT77 0x08161134
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT78 0x08161138
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT79 0x0816113c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT80 0x08161140
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT81 0x08161144
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT82 0x08161148
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT83 0x0816114c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT84 0x08161150
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT85 0x08161154
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT86 0x08161158
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT87 0x0816115c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT88 0x08161160
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT89 0x08161164
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT90 0x08161168
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT91 0x0816116c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT92 0x08161170
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT93 0x08161174
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT94 0x08161178
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT95 0x0816117c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT96 0x08161180
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT97 0x08161184
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT98 0x08161188
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT99 0x0816118c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT100 0x08161190
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT101 0x08161194
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT102 0x08161198
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT103 0x0816119c
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT104 0x081611a0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT105 0x081611a4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT106 0x081611a8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT107 0x081611ac
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT108 0x081611b0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT109 0x081611b4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT110 0x081611b8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT111 0x081611bc
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT112 0x081611c0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT113 0x081611c4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT114 0x081611c8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT115 0x081611cc
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT116 0x081611d0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT117 0x081611d4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT118 0x081611d8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT119 0x081611dc
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT120 0x081611e0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT121 0x081611e4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT122 0x081611e8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT123 0x081611ec
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT124 0x081611f0
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT125 0x081611f4
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT126 0x081611f8
#define XPB_NBI0_NBITM_SCHEDULERDEFICIT127 0x081611fc
#define XPB_NBI0_NBITM_SHAPERRATE0 0x081d0000
#define XPB_NBI0_NBITM_SHAPERRATE1 0x081d0004
#define XPB_NBI0_NBITM_SHAPERRATE2 0x081d0008
#define XPB_NBI0_NBITM_SHAPERRATE3 0x081d000c
#define XPB_NBI0_NBITM_SHAPERRATE4 0x081d0010
#define XPB_NBI0_NBITM_SHAPERRATE5 0x081d0014
#define XPB_NBI0_NBITM_SHAPERRATE6 0x081d0018
#define XPB_NBI0_NBITM_SHAPERRATE7 0x081d001c
#define XPB_NBI0_NBITM_SHAPERRATE8 0x081d0020
#define XPB_NBI0_NBITM_SHAPERRATE9 0x081d0024
#define XPB_NBI0_NBITM_SHAPERRATE10 0x081d0028
#define XPB_NBI0_NBITM_SHAPERRATE11 0x081d002c
#define XPB_NBI0_NBITM_SHAPERRATE12 0x081d0030
#define XPB_NBI0_NBITM_SHAPERRATE13 0x081d0034
#define XPB_NBI0_NBITM_SHAPERRATE14 0x081d0038
#define XPB_NBI0_NBITM_SHAPERRATE15 0x081d003c
#define XPB_NBI0_NBITM_SHAPERRATE16 0x081d0040
#define XPB_NBI0_NBITM_SHAPERRATE17 0x081d0044
#define XPB_NBI0_NBITM_SHAPERRATE18 0x081d0048
#define XPB_NBI0_NBITM_SHAPERRATE19 0x081d004c
#define XPB_NBI0_NBITM_SHAPERRATE20 0x081d0050
#define XPB_NBI0_NBITM_SHAPERRATE21 0x081d0054
#define XPB_NBI0_NBITM_SHAPERRATE22 0x081d0058
#define XPB_NBI0_NBITM_SHAPERRATE23 0x081d005c
#define XPB_NBI0_NBITM_SHAPERRATE24 0x081d0060
#define XPB_NBI0_NBITM_SHAPERRATE25 0x081d0064
#define XPB_NBI0_NBITM_SHAPERRATE26 0x081d0068
#define XPB_NBI0_NBITM_SHAPERRATE27 0x081d006c
#define XPB_NBI0_NBITM_SHAPERRATE28 0x081d0070
#define XPB_NBI0_NBITM_SHAPERRATE29 0x081d0074
#define XPB_NBI0_NBITM_SHAPERRATE30 0x081d0078
#define XPB_NBI0_NBITM_SHAPERRATE31 0x081d007c
#define XPB_NBI0_NBITM_SHAPERRATE32 0x081d0080
#define XPB_NBI0_NBITM_SHAPERRATE33 0x081d0084
#define XPB_NBI0_NBITM_SHAPERRATE34 0x081d0088
#define XPB_NBI0_NBITM_SHAPERRATE35 0x081d008c
#define XPB_NBI0_NBITM_SHAPERRATE36 0x081d0090
#define XPB_NBI0_NBITM_SHAPERRATE37 0x081d0094
#define XPB_NBI0_NBITM_SHAPERRATE38 0x081d0098
#define XPB_NBI0_NBITM_SHAPERRATE39 0x081d009c
#define XPB_NBI0_NBITM_SHAPERRATE40 0x081d00a0
#define XPB_NBI0_NBITM_SHAPERRATE41 0x081d00a4
#define XPB_NBI0_NBITM_SHAPERRATE42 0x081d00a8
#define XPB_NBI0_NBITM_SHAPERRATE43 0x081d00ac
#define XPB_NBI0_NBITM_SHAPERRATE44 0x081d00b0
#define XPB_NBI0_NBITM_SHAPERRATE45 0x081d00b4
#define XPB_NBI0_NBITM_SHAPERRATE46 0x081d00b8
#define XPB_NBI0_NBITM_SHAPERRATE47 0x081d00bc
#define XPB_NBI0_NBITM_SHAPERRATE48 0x081d00c0
#define XPB_NBI0_NBITM_SHAPERRATE49 0x081d00c4
#define XPB_NBI0_NBITM_SHAPERRATE50 0x081d00c8
#define XPB_NBI0_NBITM_SHAPERRATE51 0x081d00cc
#define XPB_NBI0_NBITM_SHAPERRATE52 0x081d00d0
#define XPB_NBI0_NBITM_SHAPERRATE53 0x081d00d4
#define XPB_NBI0_NBITM_SHAPERRATE54 0x081d00d8
#define XPB_NBI0_NBITM_SHAPERRATE55 0x081d00dc
#define XPB_NBI0_NBITM_SHAPERRATE56 0x081d00e0
#define XPB_NBI0_NBITM_SHAPERRATE57 0x081d00e4
#define XPB_NBI0_NBITM_SHAPERRATE58 0x081d00e8
#define XPB_NBI0_NBITM_SHAPERRATE59 0x081d00ec
#define XPB_NBI0_NBITM_SHAPERRATE60 0x081d00f0
#define XPB_NBI0_NBITM_SHAPERRATE61 0x081d00f4
#define XPB_NBI0_NBITM_SHAPERRATE62 0x081d00f8
#define XPB_NBI0_NBITM_SHAPERRATE63 0x081d00fc
#define XPB_NBI0_NBITM_SHAPERRATE64 0x081d0100
#define XPB_NBI0_NBITM_SHAPERRATE65 0x081d0104
#define XPB_NBI0_NBITM_SHAPERRATE66 0x081d0108
#define XPB_NBI0_NBITM_SHAPERRATE67 0x081d010c
#define XPB_NBI0_NBITM_SHAPERRATE68 0x081d0110
#define XPB_NBI0_NBITM_SHAPERRATE69 0x081d0114
#define XPB_NBI0_NBITM_SHAPERRATE70 0x081d0118
#define XPB_NBI0_NBITM_SHAPERRATE71 0x081d011c
#define XPB_NBI0_NBITM_SHAPERRATE72 0x081d0120
#define XPB_NBI0_NBITM_SHAPERRATE73 0x081d0124
#define XPB_NBI0_NBITM_SHAPERRATE74 0x081d0128
#define XPB_NBI0_NBITM_SHAPERRATE75 0x081d012c
#define XPB_NBI0_NBITM_SHAPERRATE76 0x081d0130
#define XPB_NBI0_NBITM_SHAPERRATE77 0x081d0134
#define XPB_NBI0_NBITM_SHAPERRATE78 0x081d0138
#define XPB_NBI0_NBITM_SHAPERRATE79 0x081d013c
#define XPB_NBI0_NBITM_SHAPERRATE80 0x081d0140
#define XPB_NBI0_NBITM_SHAPERRATE81 0x081d0144
#define XPB_NBI0_NBITM_SHAPERRATE82 0x081d0148
#define XPB_NBI0_NBITM_SHAPERRATE83 0x081d014c
#define XPB_NBI0_NBITM_SHAPERRATE84 0x081d0150
#define XPB_NBI0_NBITM_SHAPERRATE85 0x081d0154
#define XPB_NBI0_NBITM_SHAPERRATE86 0x081d0158
#define XPB_NBI0_NBITM_SHAPERRATE87 0x081d015c
#define XPB_NBI0_NBITM_SHAPERRATE88 0x081d0160
#define XPB_NBI0_NBITM_SHAPERRATE89 0x081d0164
#define XPB_NBI0_NBITM_SHAPERRATE90 0x081d0168
#define XPB_NBI0_NBITM_SHAPERRATE91 0x081d016c
#define XPB_NBI0_NBITM_SHAPERRATE92 0x081d0170
#define XPB_NBI0_NBITM_SHAPERRATE93 0x081d0174
#define XPB_NBI0_NBITM_SHAPERRATE94 0x081d0178
#define XPB_NBI0_NBITM_SHAPERRATE95 0x081d017c
#define XPB_NBI0_NBITM_SHAPERRATE96 0x081d0180
#define XPB_NBI0_NBITM_SHAPERRATE97 0x081d0184
#define XPB_NBI0_NBITM_SHAPERRATE98 0x081d0188
#define XPB_NBI0_NBITM_SHAPERRATE99 0x081d018c
#define XPB_NBI0_NBITM_SHAPERRATE100 0x081d0190
#define XPB_NBI0_NBITM_SHAPERRATE101 0x081d0194
#define XPB_NBI0_NBITM_SHAPERRATE102 0x081d0198
#define XPB_NBI0_NBITM_SHAPERRATE103 0x081d019c
#define XPB_NBI0_NBITM_SHAPERRATE104 0x081d01a0
#define XPB_NBI0_NBITM_SHAPERRATE105 0x081d01a4
#define XPB_NBI0_NBITM_SHAPERRATE106 0x081d01a8
#define XPB_NBI0_NBITM_SHAPERRATE107 0x081d01ac
#define XPB_NBI0_NBITM_SHAPERRATE108 0x081d01b0
#define XPB_NBI0_NBITM_SHAPERRATE109 0x081d01b4
#define XPB_NBI0_NBITM_SHAPERRATE110 0x081d01b8
#define XPB_NBI0_NBITM_SHAPERRATE111 0x081d01bc
#define XPB_NBI0_NBITM_SHAPERRATE112 0x081d01c0
#define XPB_NBI0_NBITM_SHAPERRATE113 0x081d01c4
#define XPB_NBI0_NBITM_SHAPERRATE114 0x081d01c8
#define XPB_NBI0_NBITM_SHAPERRATE115 0x081d01cc
#define XPB_NBI0_NBITM_SHAPERRATE116 0x081d01d0
#define XPB_NBI0_NBITM_SHAPERRATE117 0x081d01d4
#define XPB_NBI0_NBITM_SHAPERRATE118 0x081d01d8
#define XPB_NBI0_NBITM_SHAPERRATE119 0x081d01dc
#define XPB_NBI0_NBITM_SHAPERRATE120 0x081d01e0
#define XPB_NBI0_NBITM_SHAPERRATE121 0x081d01e4
#define XPB_NBI0_NBITM_SHAPERRATE122 0x081d01e8
#define XPB_NBI0_NBITM_SHAPERRATE123 0x081d01ec
#define XPB_NBI0_NBITM_SHAPERRATE124 0x081d01f0
#define XPB_NBI0_NBITM_SHAPERRATE125 0x081d01f4
#define XPB_NBI0_NBITM_SHAPERRATE126 0x081d01f8
#define XPB_NBI0_NBITM_SHAPERRATE127 0x081d01fc
#define XPB_NBI0_NBITM_SHAPERRATE128 0x081d0200
#define XPB_NBI0_NBITM_SHAPERRATE129 0x081d0204
#define XPB_NBI0_NBITM_SHAPERRATE130 0x081d0208
#define XPB_NBI0_NBITM_SHAPERRATE131 0x081d020c
#define XPB_NBI0_NBITM_SHAPERRATE132 0x081d0210
#define XPB_NBI0_NBITM_SHAPERRATE133 0x081d0214
#define XPB_NBI0_NBITM_SHAPERRATE134 0x081d0218
#define XPB_NBI0_NBITM_SHAPERRATE135 0x081d021c
#define XPB_NBI0_NBITM_SHAPERRATE136 0x081d0220
#define XPB_NBI0_NBITM_SHAPERRATE137 0x081d0224
#define XPB_NBI0_NBITM_SHAPERRATE138 0x081d0228
#define XPB_NBI0_NBITM_SHAPERRATE139 0x081d022c
#define XPB_NBI0_NBITM_SHAPERRATE140 0x081d0230
#define XPB_NBI0_NBITM_SHAPERRATE141 0x081d0234
#define XPB_NBI0_NBITM_SHAPERRATE142 0x081d0238
#define XPB_NBI0_NBITM_SHAPERRATE143 0x081d023c
#define XPB_NBI0_NBITM_SHAPERRATE144 0x081d0240
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD0 0x081d0800
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD1 0x081d0804
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD2 0x081d0808
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD3 0x081d080c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD4 0x081d0810
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD5 0x081d0814
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD6 0x081d0818
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD7 0x081d081c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD8 0x081d0820
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD9 0x081d0824
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD10 0x081d0828
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD11 0x081d082c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD12 0x081d0830
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD13 0x081d0834
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD14 0x081d0838
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD15 0x081d083c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD16 0x081d0840
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD17 0x081d0844
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD18 0x081d0848
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD19 0x081d084c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD20 0x081d0850
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD21 0x081d0854
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD22 0x081d0858
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD23 0x081d085c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD24 0x081d0860
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD25 0x081d0864
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD26 0x081d0868
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD27 0x081d086c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD28 0x081d0870
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD29 0x081d0874
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD30 0x081d0878
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD31 0x081d087c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD32 0x081d0880
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD33 0x081d0884
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD34 0x081d0888
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD35 0x081d088c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD36 0x081d0890
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD37 0x081d0894
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD38 0x081d0898
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD39 0x081d089c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD40 0x081d08a0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD41 0x081d08a4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD42 0x081d08a8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD43 0x081d08ac
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD44 0x081d08b0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD45 0x081d08b4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD46 0x081d08b8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD47 0x081d08bc
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD48 0x081d08c0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD49 0x081d08c4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD50 0x081d08c8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD51 0x081d08cc
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD52 0x081d08d0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD53 0x081d08d4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD54 0x081d08d8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD55 0x081d08dc
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD56 0x081d08e0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD57 0x081d08e4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD58 0x081d08e8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD59 0x081d08ec
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD60 0x081d08f0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD61 0x081d08f4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD62 0x081d08f8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD63 0x081d08fc
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD64 0x081d0900
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD65 0x081d0904
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD66 0x081d0908
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD67 0x081d090c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD68 0x081d0910
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD69 0x081d0914
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD70 0x081d0918
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD71 0x081d091c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD72 0x081d0920
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD73 0x081d0924
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD74 0x081d0928
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD75 0x081d092c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD76 0x081d0930
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD77 0x081d0934
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD78 0x081d0938
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD79 0x081d093c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD80 0x081d0940
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD81 0x081d0944
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD82 0x081d0948
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD83 0x081d094c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD84 0x081d0950
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD85 0x081d0954
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD86 0x081d0958
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD87 0x081d095c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD88 0x081d0960
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD89 0x081d0964
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD90 0x081d0968
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD91 0x081d096c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD92 0x081d0970
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD93 0x081d0974
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD94 0x081d0978
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD95 0x081d097c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD96 0x081d0980
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD97 0x081d0984
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD98 0x081d0988
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD99 0x081d098c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD100 0x081d0990
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD101 0x081d0994
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD102 0x081d0998
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD103 0x081d099c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD104 0x081d09a0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD105 0x081d09a4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD106 0x081d09a8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD107 0x081d09ac
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD108 0x081d09b0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD109 0x081d09b4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD110 0x081d09b8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD111 0x081d09bc
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD112 0x081d09c0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD113 0x081d09c4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD114 0x081d09c8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD115 0x081d09cc
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD116 0x081d09d0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD117 0x081d09d4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD118 0x081d09d8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD119 0x081d09dc
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD120 0x081d09e0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD121 0x081d09e4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD122 0x081d09e8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD123 0x081d09ec
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD124 0x081d09f0
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD125 0x081d09f4
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD126 0x081d09f8
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD127 0x081d09fc
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD128 0x081d0a00
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD129 0x081d0a04
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD130 0x081d0a08
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD131 0x081d0a0c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD132 0x081d0a10
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD133 0x081d0a14
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD134 0x081d0a18
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD135 0x081d0a1c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD136 0x081d0a20
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD137 0x081d0a24
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD138 0x081d0a28
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD139 0x081d0a2c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD140 0x081d0a30
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD141 0x081d0a34
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD142 0x081d0a38
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD143 0x081d0a3c
#define XPB_NBI0_NBITM_SHAPERTHRESHOLD144 0x081d0a40
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT0 0x081d1000
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT1 0x081d1004
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT2 0x081d1008
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT3 0x081d100c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT4 0x081d1010
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT5 0x081d1014
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT6 0x081d1018
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT7 0x081d101c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT8 0x081d1020
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT9 0x081d1024
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT10 0x081d1028
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT11 0x081d102c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT12 0x081d1030
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT13 0x081d1034
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT14 0x081d1038
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT15 0x081d103c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT16 0x081d1040
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT17 0x081d1044
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT18 0x081d1048
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT19 0x081d104c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT20 0x081d1050
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT21 0x081d1054
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT22 0x081d1058
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT23 0x081d105c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT24 0x081d1060
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT25 0x081d1064
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT26 0x081d1068
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT27 0x081d106c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT28 0x081d1070
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT29 0x081d1074
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT30 0x081d1078
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT31 0x081d107c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT32 0x081d1080
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT33 0x081d1084
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT34 0x081d1088
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT35 0x081d108c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT36 0x081d1090
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT37 0x081d1094
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT38 0x081d1098
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT39 0x081d109c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT40 0x081d10a0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT41 0x081d10a4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT42 0x081d10a8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT43 0x081d10ac
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT44 0x081d10b0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT45 0x081d10b4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT46 0x081d10b8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT47 0x081d10bc
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT48 0x081d10c0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT49 0x081d10c4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT50 0x081d10c8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT51 0x081d10cc
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT52 0x081d10d0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT53 0x081d10d4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT54 0x081d10d8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT55 0x081d10dc
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT56 0x081d10e0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT57 0x081d10e4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT58 0x081d10e8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT59 0x081d10ec
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT60 0x081d10f0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT61 0x081d10f4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT62 0x081d10f8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT63 0x081d10fc
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT64 0x081d1100
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT65 0x081d1104
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT66 0x081d1108
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT67 0x081d110c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT68 0x081d1110
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT69 0x081d1114
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT70 0x081d1118
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT71 0x081d111c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT72 0x081d1120
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT73 0x081d1124
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT74 0x081d1128
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT75 0x081d112c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT76 0x081d1130
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT77 0x081d1134
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT78 0x081d1138
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT79 0x081d113c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT80 0x081d1140
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT81 0x081d1144
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT82 0x081d1148
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT83 0x081d114c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT84 0x081d1150
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT85 0x081d1154
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT86 0x081d1158
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT87 0x081d115c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT88 0x081d1160
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT89 0x081d1164
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT90 0x081d1168
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT91 0x081d116c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT92 0x081d1170
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT93 0x081d1174
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT94 0x081d1178
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT95 0x081d117c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT96 0x081d1180
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT97 0x081d1184
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT98 0x081d1188
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT99 0x081d118c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT100 0x081d1190
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT101 0x081d1194
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT102 0x081d1198
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT103 0x081d119c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT104 0x081d11a0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT105 0x081d11a4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT106 0x081d11a8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT107 0x081d11ac
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT108 0x081d11b0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT109 0x081d11b4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT110 0x081d11b8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT111 0x081d11bc
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT112 0x081d11c0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT113 0x081d11c4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT114 0x081d11c8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT115 0x081d11cc
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT116 0x081d11d0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT117 0x081d11d4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT118 0x081d11d8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT119 0x081d11dc
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT120 0x081d11e0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT121 0x081d11e4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT122 0x081d11e8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT123 0x081d11ec
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT124 0x081d11f0
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT125 0x081d11f4
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT126 0x081d11f8
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT127 0x081d11fc
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT128 0x081d1200
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT129 0x081d1204
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT130 0x081d1208
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT131 0x081d120c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT132 0x081d1210
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT133 0x081d1214
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT134 0x081d1218
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT135 0x081d121c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT136 0x081d1220
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT137 0x081d1224
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT138 0x081d1228
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT139 0x081d122c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT140 0x081d1230
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT141 0x081d1234
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT142 0x081d1238
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT143 0x081d123c
#define XPB_NBI0_NBITM_SHAPERMAXOVERSHOOT144 0x081d1240
#define XPB_NBI0_NBITM_SHAPERRATEADJUST0 0x081d1800
#define XPB_NBI0_NBITM_SHAPERRATEADJUST1 0x081d1804
#define XPB_NBI0_NBITM_SHAPERRATEADJUST2 0x081d1808
#define XPB_NBI0_NBITM_SHAPERRATEADJUST3 0x081d180c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST4 0x081d1810
#define XPB_NBI0_NBITM_SHAPERRATEADJUST5 0x081d1814
#define XPB_NBI0_NBITM_SHAPERRATEADJUST6 0x081d1818
#define XPB_NBI0_NBITM_SHAPERRATEADJUST7 0x081d181c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST8 0x081d1820
#define XPB_NBI0_NBITM_SHAPERRATEADJUST9 0x081d1824
#define XPB_NBI0_NBITM_SHAPERRATEADJUST10 0x081d1828
#define XPB_NBI0_NBITM_SHAPERRATEADJUST11 0x081d182c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST12 0x081d1830
#define XPB_NBI0_NBITM_SHAPERRATEADJUST13 0x081d1834
#define XPB_NBI0_NBITM_SHAPERRATEADJUST14 0x081d1838
#define XPB_NBI0_NBITM_SHAPERRATEADJUST15 0x081d183c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST16 0x081d1840
#define XPB_NBI0_NBITM_SHAPERRATEADJUST17 0x081d1844
#define XPB_NBI0_NBITM_SHAPERRATEADJUST18 0x081d1848
#define XPB_NBI0_NBITM_SHAPERRATEADJUST19 0x081d184c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST20 0x081d1850
#define XPB_NBI0_NBITM_SHAPERRATEADJUST21 0x081d1854
#define XPB_NBI0_NBITM_SHAPERRATEADJUST22 0x081d1858
#define XPB_NBI0_NBITM_SHAPERRATEADJUST23 0x081d185c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST24 0x081d1860
#define XPB_NBI0_NBITM_SHAPERRATEADJUST25 0x081d1864
#define XPB_NBI0_NBITM_SHAPERRATEADJUST26 0x081d1868
#define XPB_NBI0_NBITM_SHAPERRATEADJUST27 0x081d186c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST28 0x081d1870
#define XPB_NBI0_NBITM_SHAPERRATEADJUST29 0x081d1874
#define XPB_NBI0_NBITM_SHAPERRATEADJUST30 0x081d1878
#define XPB_NBI0_NBITM_SHAPERRATEADJUST31 0x081d187c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST32 0x081d1880
#define XPB_NBI0_NBITM_SHAPERRATEADJUST33 0x081d1884
#define XPB_NBI0_NBITM_SHAPERRATEADJUST34 0x081d1888
#define XPB_NBI0_NBITM_SHAPERRATEADJUST35 0x081d188c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST36 0x081d1890
#define XPB_NBI0_NBITM_SHAPERRATEADJUST37 0x081d1894
#define XPB_NBI0_NBITM_SHAPERRATEADJUST38 0x081d1898
#define XPB_NBI0_NBITM_SHAPERRATEADJUST39 0x081d189c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST40 0x081d18a0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST41 0x081d18a4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST42 0x081d18a8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST43 0x081d18ac
#define XPB_NBI0_NBITM_SHAPERRATEADJUST44 0x081d18b0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST45 0x081d18b4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST46 0x081d18b8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST47 0x081d18bc
#define XPB_NBI0_NBITM_SHAPERRATEADJUST48 0x081d18c0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST49 0x081d18c4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST50 0x081d18c8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST51 0x081d18cc
#define XPB_NBI0_NBITM_SHAPERRATEADJUST52 0x081d18d0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST53 0x081d18d4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST54 0x081d18d8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST55 0x081d18dc
#define XPB_NBI0_NBITM_SHAPERRATEADJUST56 0x081d18e0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST57 0x081d18e4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST58 0x081d18e8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST59 0x081d18ec
#define XPB_NBI0_NBITM_SHAPERRATEADJUST60 0x081d18f0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST61 0x081d18f4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST62 0x081d18f8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST63 0x081d18fc
#define XPB_NBI0_NBITM_SHAPERRATEADJUST64 0x081d1900
#define XPB_NBI0_NBITM_SHAPERRATEADJUST65 0x081d1904
#define XPB_NBI0_NBITM_SHAPERRATEADJUST66 0x081d1908
#define XPB_NBI0_NBITM_SHAPERRATEADJUST67 0x081d190c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST68 0x081d1910
#define XPB_NBI0_NBITM_SHAPERRATEADJUST69 0x081d1914
#define XPB_NBI0_NBITM_SHAPERRATEADJUST70 0x081d1918
#define XPB_NBI0_NBITM_SHAPERRATEADJUST71 0x081d191c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST72 0x081d1920
#define XPB_NBI0_NBITM_SHAPERRATEADJUST73 0x081d1924
#define XPB_NBI0_NBITM_SHAPERRATEADJUST74 0x081d1928
#define XPB_NBI0_NBITM_SHAPERRATEADJUST75 0x081d192c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST76 0x081d1930
#define XPB_NBI0_NBITM_SHAPERRATEADJUST77 0x081d1934
#define XPB_NBI0_NBITM_SHAPERRATEADJUST78 0x081d1938
#define XPB_NBI0_NBITM_SHAPERRATEADJUST79 0x081d193c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST80 0x081d1940
#define XPB_NBI0_NBITM_SHAPERRATEADJUST81 0x081d1944
#define XPB_NBI0_NBITM_SHAPERRATEADJUST82 0x081d1948
#define XPB_NBI0_NBITM_SHAPERRATEADJUST83 0x081d194c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST84 0x081d1950
#define XPB_NBI0_NBITM_SHAPERRATEADJUST85 0x081d1954
#define XPB_NBI0_NBITM_SHAPERRATEADJUST86 0x081d1958
#define XPB_NBI0_NBITM_SHAPERRATEADJUST87 0x081d195c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST88 0x081d1960
#define XPB_NBI0_NBITM_SHAPERRATEADJUST89 0x081d1964
#define XPB_NBI0_NBITM_SHAPERRATEADJUST90 0x081d1968
#define XPB_NBI0_NBITM_SHAPERRATEADJUST91 0x081d196c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST92 0x081d1970
#define XPB_NBI0_NBITM_SHAPERRATEADJUST93 0x081d1974
#define XPB_NBI0_NBITM_SHAPERRATEADJUST94 0x081d1978
#define XPB_NBI0_NBITM_SHAPERRATEADJUST95 0x081d197c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST96 0x081d1980
#define XPB_NBI0_NBITM_SHAPERRATEADJUST97 0x081d1984
#define XPB_NBI0_NBITM_SHAPERRATEADJUST98 0x081d1988
#define XPB_NBI0_NBITM_SHAPERRATEADJUST99 0x081d198c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST100 0x081d1990
#define XPB_NBI0_NBITM_SHAPERRATEADJUST101 0x081d1994
#define XPB_NBI0_NBITM_SHAPERRATEADJUST102 0x081d1998
#define XPB_NBI0_NBITM_SHAPERRATEADJUST103 0x081d199c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST104 0x081d19a0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST105 0x081d19a4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST106 0x081d19a8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST107 0x081d19ac
#define XPB_NBI0_NBITM_SHAPERRATEADJUST108 0x081d19b0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST109 0x081d19b4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST110 0x081d19b8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST111 0x081d19bc
#define XPB_NBI0_NBITM_SHAPERRATEADJUST112 0x081d19c0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST113 0x081d19c4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST114 0x081d19c8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST115 0x081d19cc
#define XPB_NBI0_NBITM_SHAPERRATEADJUST116 0x081d19d0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST117 0x081d19d4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST118 0x081d19d8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST119 0x081d19dc
#define XPB_NBI0_NBITM_SHAPERRATEADJUST120 0x081d19e0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST121 0x081d19e4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST122 0x081d19e8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST123 0x081d19ec
#define XPB_NBI0_NBITM_SHAPERRATEADJUST124 0x081d19f0
#define XPB_NBI0_NBITM_SHAPERRATEADJUST125 0x081d19f4
#define XPB_NBI0_NBITM_SHAPERRATEADJUST126 0x081d19f8
#define XPB_NBI0_NBITM_SHAPERRATEADJUST127 0x081d19fc
#define XPB_NBI0_NBITM_SHAPERRATEADJUST128 0x081d1a00
#define XPB_NBI0_NBITM_SHAPERRATEADJUST129 0x081d1a04
#define XPB_NBI0_NBITM_SHAPERRATEADJUST130 0x081d1a08
#define XPB_NBI0_NBITM_SHAPERRATEADJUST131 0x081d1a0c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST132 0x081d1a10
#define XPB_NBI0_NBITM_SHAPERRATEADJUST133 0x081d1a14
#define XPB_NBI0_NBITM_SHAPERRATEADJUST134 0x081d1a18
#define XPB_NBI0_NBITM_SHAPERRATEADJUST135 0x081d1a1c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST136 0x081d1a20
#define XPB_NBI0_NBITM_SHAPERRATEADJUST137 0x081d1a24
#define XPB_NBI0_NBITM_SHAPERRATEADJUST138 0x081d1a28
#define XPB_NBI0_NBITM_SHAPERRATEADJUST139 0x081d1a2c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST140 0x081d1a30
#define XPB_NBI0_NBITM_SHAPERRATEADJUST141 0x081d1a34
#define XPB_NBI0_NBITM_SHAPERRATEADJUST142 0x081d1a38
#define XPB_NBI0_NBITM_SHAPERRATEADJUST143 0x081d1a3c
#define XPB_NBI0_NBITM_SHAPERRATEADJUST144 0x081d1a40
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PICOENGINECONFIG 0x08280000
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PICOENGINESETUP 0x08280004
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PICOENGINERUNCONTROL 0x08280008
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TABLEEXTEND 0x0828000c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_THROTTLECONFIG 0x08280010
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_THROTTLEACTION 0x08280014
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PACONFIG 0x08280018
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TUNNELOVERRIDE0 0x08280020
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TUNNELOVERRIDE1 0x08280024
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TUNNELOVERRIDE2 0x08280028
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_ACTIVESET0LOW 0x08280080
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_ACTIVESET0HIGH 0x08280084
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_ACTIVESET1LOW 0x08280088
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_ACTIVESET1HIGH 0x0828008c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_CLASSIFIEDSMALL 0x082800c0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_CLASSIFIEDLARGE 0x082800c4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TUNNEL 0x082800c8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE0SET0 0x08280180
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE1SET0 0x08280184
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE2SET0 0x08280188
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE3SET0 0x0828018c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE4SET0 0x08280190
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE5SET0 0x08280194
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE6SET0 0x08280198
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE7SET0 0x0828019c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE0SET1 0x082801a0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE1SET1 0x082801a4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE2SET1 0x082801a8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE3SET1 0x082801ac
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE4SET1 0x082801b0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE5SET1 0x082801b4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE6SET1 0x082801b8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE7SET1 0x082801bc
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_BUFFERSTATUS 0x08290000
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_CONFIG 0x08290004
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMTAGCONTROL0 0x08290008
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMTAGCONTROL1 0x0829000c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMTAG0 0x08290010
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMTAG1 0x08290014
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_SEQUENCE 0x08290018
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TABLESET 0x0829001c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_OVERRIDE 0x08290020
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_OVERRIDEPORT 0x08290024
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_OVERRIDEFLAGS 0x08290028
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_OVERRIDEOFFSETS 0x0829002c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_CREDITCONFIG 0x08290030
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW0 0x08290200
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH0 0x08290204
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW0 0x08290208
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH0 0x0829020c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW1 0x08290210
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH1 0x08290214
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW1 0x08290218
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH1 0x0829021c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW2 0x08290220
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH2 0x08290224
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW2 0x08290228
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH2 0x0829022c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW3 0x08290230
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH3 0x08290234
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW3 0x08290238
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH3 0x0829023c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW4 0x08290240
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH4 0x08290244
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW4 0x08290248
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH4 0x0829024c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW5 0x08290250
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH5 0x08290254
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW5 0x08290258
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH5 0x0829025c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW6 0x08290260
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH6 0x08290264
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW6 0x08290268
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH6 0x0829026c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING0 0x08290300
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING1 0x08290304
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING2 0x08290308
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING3 0x0829030c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING4 0x08290310
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING5 0x08290314
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING6 0x08290318
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING7 0x0829031c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG0 0x08290400
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG1 0x08290404
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG2 0x08290408
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG3 0x0829040c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG4 0x08290410
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG5 0x08290414
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG6 0x08290418
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG7 0x0829041c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG8 0x08290420
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG9 0x08290424
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG10 0x08290428
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG11 0x0829042c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG12 0x08290430
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG13 0x08290434
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG14 0x08290438
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG15 0x0829043c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG16 0x08290440
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG17 0x08290444
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG18 0x08290448
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG19 0x0829044c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG20 0x08290450
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG21 0x08290454
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG22 0x08290458
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG23 0x0829045c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG24 0x08290460
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG25 0x08290464
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG26 0x08290468
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG27 0x0829046c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG28 0x08290470
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG29 0x08290474
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG30 0x08290478
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG31 0x0829047c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG32 0x08290480
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG33 0x08290484
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG34 0x08290488
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG35 0x0829048c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG36 0x08290490
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG37 0x08290494
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG38 0x08290498
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG39 0x0829049c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG40 0x082904a0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG41 0x082904a4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG42 0x082904a8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG43 0x082904ac
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG44 0x082904b0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG45 0x082904b4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG46 0x082904b8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG47 0x082904bc
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG48 0x082904c0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG49 0x082904c4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG50 0x082904c8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG51 0x082904cc
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG52 0x082904d0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG53 0x082904d4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG54 0x082904d8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG55 0x082904dc
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG56 0x082904e0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG57 0x082904e4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG58 0x082904e8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG59 0x082904ec
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG60 0x082904f0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG61 0x082904f4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG62 0x082904f8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG63 0x082904fc
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG64 0x08290500
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG65 0x08290504
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG66 0x08290508
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG67 0x0829050c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG68 0x08290510
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG69 0x08290514
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG70 0x08290518
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG71 0x0829051c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG72 0x08290520
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG73 0x08290524
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG74 0x08290528
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG75 0x0829052c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG76 0x08290530
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG77 0x08290534
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG78 0x08290538
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG79 0x0829053c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG80 0x08290540
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG81 0x08290544
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG82 0x08290548
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG83 0x0829054c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG84 0x08290550
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG85 0x08290554
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG86 0x08290558
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG87 0x0829055c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG88 0x08290560
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG89 0x08290564
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG90 0x08290568
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG91 0x0829056c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG92 0x08290570
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG93 0x08290574
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG94 0x08290578
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG95 0x0829057c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG96 0x08290580
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG97 0x08290584
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG98 0x08290588
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG99 0x0829058c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG100 0x08290590
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG101 0x08290594
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG102 0x08290598
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG103 0x0829059c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG104 0x082905a0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG105 0x082905a4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG106 0x082905a8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG107 0x082905ac
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG108 0x082905b0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG109 0x082905b4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG110 0x082905b8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG111 0x082905bc
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG112 0x082905c0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG113 0x082905c4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG114 0x082905c8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG115 0x082905cc
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG116 0x082905d0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG117 0x082905d4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG118 0x082905d8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG119 0x082905dc
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG120 0x082905e0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG121 0x082905e4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG122 0x082905e8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG123 0x082905ec
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG124 0x082905f0
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG125 0x082905f4
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG126 0x082905f8
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_PORTCFG127 0x082905fc
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR0 0x082a0000
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR1 0x082a0004
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR2 0x082a0008
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR3 0x082a000c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR4 0x082a0010
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR5 0x082a0014
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR6 0x082a0018
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR7 0x082a001c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE0 0x082a0020
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE1 0x082a0024
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE2 0x082a0028
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE3 0x082a002c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE4 0x082a0030
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE5 0x082a0034
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE6 0x082a0038
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE7 0x082a003c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR0 0x082a0040
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR1 0x082a0044
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR2 0x082a0048
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR3 0x082a004c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR4 0x082a0050
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR5 0x082a0054
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR6 0x082a0058
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR7 0x082a005c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_CONFIG 0x082a0060
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE0 0x082a0080
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE1 0x082a0084
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE2 0x082a0088
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE3 0x082a008c
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE4 0x082a0090
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE5 0x082a0094
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE6 0x082a0098
#define XPB_NBI0_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE7 0x082a009c
#define XPB_NBI0_PACKET_MODIFIER_NBIPMCNFG 0x083c0000
#define XPB_NBI0_PACKET_MODIFIER_NBIPMPKTCNTHI 0x083c0004
#define XPB_NBI0_PACKET_MODIFIER_NBIPMPKTCNTLO 0x083c0008
#define XPB_NBI0_PACKET_MODIFIER_NBIPMMODCNTHI 0x083c000c
#define XPB_NBI0_PACKET_MODIFIER_NBIPMMODCNTLO 0x083c0010
#define XPB_NBI0_PACKET_MODIFIER_NBIPMPKTERRCNTHI 0x083c0014
#define XPB_NBI0_PACKET_MODIFIER_NBIPMPKTERRCNTLO 0x083c0018
#define XPB_NBI0_PACKET_MODIFIER_NBIPMMODSCRDECODEERRCNTHI 0x083c001c
#define XPB_NBI0_PACKET_MODIFIER_NBIPMMODSCRDECODEERRCNTLO 0x083c0020
#define XPB_NBI0_ASSERTIONS_NBIPMASSERTCFG0 0x083c0024
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBIPMCREDITTHROTTLECONFIG 0x083c0028
#define XPB_NBI0_PACKET_MODIFIER_NBIPMSWCREDITLIMIT 0x083c002c
#define XPB_NBI0_ASSERTIONS_NBIPMASSERTCFG1 0x083c0030
#define XPB_NBI0_PERF_MUX_CONFIG_NBIPMPERFCTRL 0x083c0034
#define XPB_NBI0_PACKET_MODIFIER_NBIPMDISABLEERRORS 0x083c0038
#define XPB_NBI0_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x083e0000
#define XPB_NBI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x083e0008
#define XPB_NBI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x083e0010
#define XPB_NBI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x083e0018
#define XPB_NBI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x083e0028
#define XPB_NBI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x083e002c
#define XPB_NBI0_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x083e0030
#define XPB_NBI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x083e0038
#define XPB_NBI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x083e003c
#define XPB_NBI0_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x083e0040
#define XPB_NBI0_ASSERTIONS_ASSERTIONSCONFIG 0x083e0044
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x083e0048
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x083e004c
#define XPB_NBI0_DSF_CPP_CONFIG_DSFCPPCONFIG 0x083e0050
#define XPB_NBI0_DSF_CPP_CONFIG_DSFCPPACTION 0x083e0054
#define XPB_NBI0_NBI_TOP_CSR_NBIMUXLATE 0x083f0000
#define XPB_NBI0_NBI_TOP_CSR_NBISTAT 0x083f0004
#define XPB_NBI0_NBI_TOP_CSR_NBICTRL 0x083f0008
#define XPB_NBI0_NBI_TOP_CSR_NBIXPBMAXTO 0x083f000c
#define XPB_NBI0_NBI_TOP_CSR_NBIMACRD256XPBMAXTO 0x083f0010
#define XPB_NBI0_NBI_TOP_CSR_NBIXPBTOSTAT 0x083f0014
#define XPB_NBI0_NBI_TOP_CSR_NBIMACRD256XPBTOSTAT 0x083f0018
#define XPB_NBI0_NBI_TOP_CSR_NBIDSFCMDHNDLSWCL 0x083f001c
#define XPB_NBI0_NBI_TOP_CSR_NBIDSFPULLIDHNDLSWCL 0x083f0020
#define XPB_NBI0_NBI_TOP_CSR_NBIDSFPULLDATAHNDLSWCL 0x083f0024
#define XPB_NBI0_NBI_TOP_CSR_NBIDSFPUSHDHNDLSWCL 0x083f0028
#define XPB_NBI0_NBI_TOP_CSR_NBIMASTERDSFCPPCMDSWCL 0x083f002c
#define XPB_NBI0_NBI_TOP_CSR_NBIMASTERDSFCPPPULLIDSWCL 0x083f0030
#define XPB_NBI0_NBI_TOP_CSR_NBICPPTARGETCTRLSWCL 0x083f0034
#define XPB_NBI0_NBI_TOP_CSR_NBIDSFCPPTM4PUSHDSWCL 0x083f0038
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITOPCREDITTHROTTLECFG0 0x083f003c
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITOPCREDITTHROTTLECFG1 0x083f0040
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITOPCREDITTHROTTLECFG2 0x083f0044
#define XPB_NBI0_CREDIT_TRACKER_CONFIG_NBITOPCREDITTHROTTLECFG3 0x083f0048
#define XPB_NBI0_NBI_TOP_CSR_NBIDSFCPPHNDLASSRTCFG 0x083f004c
#define XPB_NBI0_NBI_TOP_CSR_NBIMISCTOPASSRTCFG 0x083f0050
#define XPB_NBI0_PERF_MUX_CONFIG_NBITOPPERFCTRL 0x083f0054
#define XPB_NBI0_NBI_TOP_CSR_NBISHAREDTARGETCTRLSWCL 0x083f0058
#define XPB_NBI0_NBI_TOP_CSR_NBIDEBUGCSR 0x083f005c
#define XPB_MCI0_MAC_CSR_MACBLKRESET 0x08400000
#define XPB_MCI0_MAC_CSR_MACHYD0BLKRESET 0x08400004
#define XPB_MCI0_MAC_CSR_MACHYD1BLKRESET 0x08400008
#define XPB_MCI0_MAC_CSR_MACMUXCTRL 0x0840000c
#define XPB_MCI0_MAC_CSR_MACSERDESEN 0x08400010
#define XPB_MCI0_MAC_CSR_MACSYSSUPCTRL 0x08400014
#define XPB_MCI0_MAC_CSR_MACSYSSUPSTAT 0x08400018
#define XPB_MCI0_MAC_CSR_MACTIMESTAMPNSEC 0x0840001c
#define XPB_MCI0_MAC_CSR_MACTIMESTAMPSEC 0x08400020
#define XPB_MCI0_MAC_CSR_MACTIMESTAMPINCR 0x08400024
#define XPB_MCI0_MAC_CSR_MACTIMESTAMPSETNSEC 0x08400028
#define XPB_MCI0_MAC_CSR_MACTIMESTAMPSETSEC 0x0840002c
#define XPB_MCI0_MAC_CSR_MACTDM0CYCLEWORD3100 0x08400030
#define XPB_MCI0_MAC_CSR_MACTDM0CYCLEWORD4732 0x08400034
#define XPB_MCI0_MAC_CSR_MACTDM1CYCLEWORD3100 0x08400038
#define XPB_MCI0_MAC_CSR_MACTDM1CYCLEWORD4732 0x0840003c
#define XPB_MCI0_MAC_CSR_MACTDM0MODE0900 0x08400040
#define XPB_MCI0_MAC_CSR_MACTDM0MODE1110CRCEN 0x08400044
#define XPB_MCI0_MAC_CSR_MACTDM1MODE0900 0x08400048
#define XPB_MCI0_MAC_CSR_MACTDM1MODE1110CRCEN 0x0840004c
#define XPB_MCI0_MAC_CSR_MACPORT2TO0CHANASSIGN 0x08400050
#define XPB_MCI0_MAC_CSR_MACPORT5TO3CHANASSIGN 0x08400054
#define XPB_MCI0_MAC_CSR_MACPORT8TO6CHANASSIGN 0x08400058
#define XPB_MCI0_MAC_CSR_MACPORT11TO9CHANASSIGN 0x0840005c
#define XPB_MCI0_MAC_CSR_MACPORT14TO12CHANASSIGN 0x08400060
#define XPB_MCI0_MAC_CSR_MACPORT17TO15CHANASSIGN 0x08400064
#define XPB_MCI0_MAC_CSR_MACPORT20TO18CHANASSIGN 0x08400068
#define XPB_MCI0_MAC_CSR_MACPORT23TO21CHANASSIGN 0x0840006c
#define XPB_MCI0_MAC_CSR_MACPREPENDCTL03TO00 0x08400070
#define XPB_MCI0_MAC_CSR_MACPREPENDCTL07TO04 0x08400074
#define XPB_MCI0_MAC_CSR_MACPREPENDCTL11TO08 0x08400078
#define XPB_MCI0_MAC_CSR_MACPREPENDCTL15TO12 0x0840007c
#define XPB_MCI0_MAC_CSR_MACPREPENDCTL19TO16 0x08400080
#define XPB_MCI0_MAC_CSR_MACPREPENDCTL23TO20 0x08400084
#define XPB_MCI0_MAC_CSR_MACPREPENDDSACTL15TO00 0x08400088
#define XPB_MCI0_MAC_CSR_MACPREPENDDSACTLLKAND23TO16 0x0840008c
#define XPB_MCI0_MAC_CSR_MACINTERLAKENCTL1 0x08400090
#define XPB_MCI0_MAC_CSR_MACINTERLAKENCTL2 0x08400094
#define XPB_MCI0_MAC_CSR_EGBUFFERCREDITPOOLCOUNT 0x08400098
#define XPB_MCI0_MAC_CSR_TXMPBCREDITINIT 0x0840009c
#define XPB_MCI0_MAC_CSR_IGBUFFERCREDITPOOLCOUNT 0x084000a0
#define XPB_MCI0_MAC_CSR_RXMPBCREDITINIT 0x084000a4
#define XPB_MCI0_MAC_CSR_MACTDMRATECREDITINIT 0x084000a8
#define XPB_MCI0_MAC_CSR_MACINTERRUPTERRSTATUS0 0x084000ac
#define XPB_MCI0_MAC_CSR_MACINTERRUPTERRSTATUS1 0x084000b0
#define XPB_MCI0_MAC_CSR_MACINTERRUPTERREN0 0x084000b4
#define XPB_MCI0_MAC_CSR_MACINTERRUPTERREN1 0x084000b8
#define XPB_MCI0_MAC_CSR_MACLIVESTATUS0 0x084000bc
#define XPB_MCI0_MAC_CSR_MACLIVESTATUS1 0x084000c0
#define XPB_MCI0_MAC_CSR_MACCHANRDADDR 0x084000c4
#define XPB_MCI0_MAC_CSR_MACCHANBUFCOUNT 0x084000c8
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK0 0x084000cc
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK1 0x084000d0
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK2 0x084000d4
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK3 0x084000d8
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK4 0x084000dc
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK5 0x084000e0
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK6 0x084000e4
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK7 0x084000e8
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK8 0x084000ec
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK9 0x084000f0
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK10 0x084000f4
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK11 0x084000f8
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK12 0x084000fc
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK13 0x08400100
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK14 0x08400104
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK15 0x08400108
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK16 0x0840010c
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK17 0x08400110
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK18 0x08400114
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK19 0x08400118
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK20 0x0840011c
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK21 0x08400120
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK22 0x08400124
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK23 0x08400128
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK24 0x0840012c
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK25 0x08400130
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK26 0x08400134
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK27 0x08400138
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK28 0x0840013c
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK29 0x08400140
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK30 0x08400144
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK31 0x08400148
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK32 0x0840014c
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK33 0x08400150
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK34 0x08400154
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK35 0x08400158
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK36 0x0840015c
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK37 0x08400160
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK38 0x08400164
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK39 0x08400168
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK40 0x0840016c
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK41 0x08400170
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK42 0x08400174
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK43 0x08400178
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK44 0x0840017c
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK45 0x08400180
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK46 0x08400184
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK47 0x08400188
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK48 0x0840018c
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK49 0x08400190
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK50 0x08400194
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK51 0x08400198
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK52 0x0840019c
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK53 0x084001a0
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK54 0x084001a4
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK55 0x084001a8
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK56 0x084001ac
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK57 0x084001b0
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK58 0x084001b4
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK59 0x084001b8
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK60 0x084001bc
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK61 0x084001c0
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK62 0x084001c4
#define XPB_MCI0_MAC_CSR_PAUSEWATERMARK63 0x084001c8
#define XPB_MCI0_MAC_CSR_MACEGPREPENDDSACTL15TO00 0x084001cc
#define XPB_MCI0_MAC_CSR_MACEGPREPENDDSACTLLKAND23TO16 0x084001d0
#define XPB_MCI0_MAC_CSR_IGCHANUSEDBUFFERCREDITSRW 0x084001d4
#define XPB_MCI0_MAC_CSR_IGCHANUSEDBUFFERCREDITSRDDATA 0x084001d8
#define XPB_MCI0_MAC_CSR_IGPORTPREPENDEN0 0x084001dc
#define XPB_MCI0_MAC_CSR_IGPORTPREPENDEN1 0x084001e0
#define XPB_MCI0_MAC_CSR_EGVLANMATCHREG0 0x084001e8
#define XPB_MCI0_MAC_CSR_EGVLANMATCHREG1 0x084001ec
#define XPB_MCI0_MAC_CSR_IGVLANMATCHREG0 0x084001f0
#define XPB_MCI0_MAC_CSR_IGVLANMATCHREG1 0x084001f4
#define XPB_MCI0_MAC_CSR_EGCMDPREPENDEN0LO 0x08400200
#define XPB_MCI0_MAC_CSR_EGCMDPREPENDEN0HI 0x08400204
#define XPB_MCI0_MAC_CSR_EGCMDPREPENDEN1LO 0x08400208
#define XPB_MCI0_MAC_CSR_EGCMDPREPENDEN1HI 0x0840020c
#define XPB_MCI0_MAC_CSR_MACEGPORT2TO0CHANASSIGN 0x08400240
#define XPB_MCI0_MAC_CSR_MACEGPORT5TO3CHANASSIGN 0x08400244
#define XPB_MCI0_MAC_CSR_MACEGPORT8TO6CHANASSIGN 0x08400248
#define XPB_MCI0_MAC_CSR_MACEGPORT11TO9CHANASSIGN 0x0840024c
#define XPB_MCI0_MAC_CSR_MACEGPORT14TO12CHANASSIGN 0x08400250
#define XPB_MCI0_MAC_CSR_MACEGPORT17TO15CHANASSIGN 0x08400254
#define XPB_MCI0_MAC_CSR_MACEGPORT20TO18CHANASSIGN 0x08400258
#define XPB_MCI0_MAC_CSR_MACEGPORT23TO21CHANASSIGN 0x0840025c
#define XPB_MCI0_MAC_CSR_MACEGILKCHANASSIGN 0x08400260
#define XPB_MCI0_MAC_CSR_MACEGPORTRR 0x08400264
#define XPB_MCI0_MAC_CSR_MACOOBFCTMCNTL 0x08400268
#define XPB_MCI0_MAC_CSR_MACOOBFCTMREMAP 0x0840026c
#define XPB_MCI0_MAC_CSR_MACPCPREMAP0 0x08400680
#define XPB_MCI0_MAC_CSR_MACPCPREMAP1 0x08400684
#define XPB_MCI0_MAC_CSR_MACPCPREMAP2 0x08400688
#define XPB_MCI0_MAC_CSR_MACPCPREMAP3 0x0840068c
#define XPB_MCI0_MAC_CSR_MACPCPREMAP4 0x08400690
#define XPB_MCI0_MAC_CSR_MACPCPREMAP5 0x08400694
#define XPB_MCI0_MAC_CSR_MACPCPREMAP6 0x08400698
#define XPB_MCI0_MAC_CSR_MACPCPREMAP7 0x0840069c
#define XPB_MCI0_MAC_CSR_MACPCPREMAP8 0x084006a0
#define XPB_MCI0_MAC_CSR_MACPCPREMAP9 0x084006a4
#define XPB_MCI0_MAC_CSR_MACPCPREMAP10 0x084006a8
#define XPB_MCI0_MAC_CSR_MACPCPREMAP11 0x084006ac
#define XPB_MCI0_MAC_CSR_MACPCPREMAP12 0x084006b0
#define XPB_MCI0_MAC_CSR_MACPCPREMAP13 0x084006b4
#define XPB_MCI0_MAC_CSR_MACPCPREMAP14 0x084006b8
#define XPB_MCI0_MAC_CSR_MACPCPREMAP15 0x084006bc
#define XPB_MCI0_MAC_CSR_MACPCPREMAP16 0x084006c0
#define XPB_MCI0_MAC_CSR_MACPCPREMAP17 0x084006c4
#define XPB_MCI0_MAC_CSR_MACPCPREMAP18 0x084006c8
#define XPB_MCI0_MAC_CSR_MACPCPREMAP19 0x084006cc
#define XPB_MCI0_MAC_CSR_MACPCPREMAP20 0x084006d0
#define XPB_MCI0_MAC_CSR_MACPCPREMAP21 0x084006d4
#define XPB_MCI0_MAC_CSR_MACPCPREMAP22 0x084006d8
#define XPB_MCI0_MAC_CSR_MACPCPREMAP23 0x084006dc
#define XPB_MCI0_MAC_CSR_MACPORTHWM0 0x08400700
#define XPB_MCI0_MAC_CSR_MACPORTHWM1 0x08400704
#define XPB_MCI0_MAC_CSR_MACPORTHWM2 0x08400708
#define XPB_MCI0_MAC_CSR_MACPORTHWM3 0x0840070c
#define XPB_MCI0_MAC_CSR_MACPORTHWM4 0x08400710
#define XPB_MCI0_MAC_CSR_MACPORTHWM5 0x08400714
#define XPB_MCI0_MAC_CSR_MACPORTHWM6 0x08400718
#define XPB_MCI0_MAC_CSR_MACPORTHWM7 0x0840071c
#define XPB_MCI0_MAC_CSR_MACPORTHWM8 0x08400720
#define XPB_MCI0_MAC_CSR_MACPORTHWM9 0x08400724
#define XPB_MCI0_MAC_CSR_MACPORTHWM10 0x08400728
#define XPB_MCI0_MAC_CSR_MACPORTHWM11 0x0840072c
#define XPB_MCI0_MAC_CSR_MACPORTHWMLK1LK0 0x08400730
#define XPB_MCI0_MAC_CSR_EGLNKLSTRDDATA 0x084007b0
#define XPB_MCI0_MAC_CSR_IGLNKLSTRDDATA 0x084007b4
#define XPB_MCI0_MAC_CSR_EGLNKLSTRDWR 0x084007b8
#define XPB_MCI0_MAC_CSR_IGLNKLSTRDWR 0x084007bc
#define XPB_MCI0_MAC_CSR_SERDES4RDWR03TO00 0x084007c0
#define XPB_MCI0_MAC_CSR_SERDES4RDWR07TO04 0x084007c4
#define XPB_MCI0_MAC_CSR_SERDES4RDWR11TO08 0x084007c8
#define XPB_MCI0_MAC_CSR_SERDES4RDWR15TO12 0x084007cc
#define XPB_MCI0_MAC_CSR_SERDES4RDWR19TO16 0x084007d0
#define XPB_MCI0_MAC_CSR_SERDES4RDWR23TO20 0x084007d4
#define XPB_MCI0_MAC_CSR_IGDQTDMMEMORYRW 0x084007d8
#define XPB_MCI0_MAC_CSR_SERDES4RDDATA03TO00 0x084007e0
#define XPB_MCI0_MAC_CSR_SERDES4RDDATA07TO04 0x084007e4
#define XPB_MCI0_MAC_CSR_SERDES4RDDATA11TO08 0x084007e8
#define XPB_MCI0_MAC_CSR_SERDES4RDDATA15TO12 0x084007ec
#define XPB_MCI0_MAC_CSR_SERDES4RDDATA19TO16 0x084007f0
#define XPB_MCI0_MAC_CSR_SERDES4RDDATA23TO20 0x084007f4
#define XPB_MCI0_MAC_CSR_IGDQTDMMEMORYRDDATA 0x084007f8
#define XPB_MCI0_MAC_CSR_SERDESPDRX 0x08400800
#define XPB_MCI0_MAC_CSR_SERDESPDTX 0x08400804
#define XPB_MCI0_MAC_CSR_SERDESPDSY 0x08400808
#define XPB_MCI0_MAC_CSR_SERDESCKMUXSEL 0x0840080c
#define XPB_MCI0_MAC_CSR_SERDESSIGDETECT 0x08400810
#define XPB_MCI0_MAC_CSR_SERDESSIGDETECTOVR 0x08400814
#define XPB_MCI0_MAC_CSR_SERDESETHRXACTDETECT 0x08400818
#define XPB_MCI0_MAC_CSR_SERDESETHTXACTDETECT 0x0840081c
#define XPB_MCI0_MAC_CSR_SERDESLINKUP 0x08400820
#define XPB_MCI0_MAC_CSR_PARITYERRINJECT 0x08400824
#define XPB_MCI0_MAC_CSR_IGPARITYERRSTATUS 0x08400840
#define XPB_MCI0_MAC_CSR_EGPARITYERRSTATUS 0x08400844
#define XPB_MCI0_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x08410000
#define XPB_MCI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x08410008
#define XPB_MCI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x08410010
#define XPB_MCI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x08410018
#define XPB_MCI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x08410028
#define XPB_MCI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x0841002c
#define XPB_MCI0_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x08410030
#define XPB_MCI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x08410038
#define XPB_MCI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x0841003c
#define XPB_MCI0_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x08410040
#define XPB_MCI0_ASSERTIONS_ASSERTIONSCONFIG 0x08410044
#define XPB_MCI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x08410048
#define XPB_MCI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x0841004c
#define XPB_MCI0_DSF_CPP_CONFIG_DSFCPPCONFIG 0x08410050
#define XPB_MCI0_DSF_CPP_CONFIG_DSFCPPACTION 0x08410054
#define XPB_NBI1_NBI_DMA_CSR_NBIDMACFG 0x09100000
#define XPB_NBI1_NBI_DMA_CSR_NBIDMASPARE 0x09100004
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABLQEVENT 0x0910000c
#define XPB_NBI1_NBI_DMA_CSR_NBIDMARATE 0x09100010
#define XPB_NBI1_NBI_DMA_CSR_NBIDMACREDIT 0x09100014
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPECHAINEND 0x09100018
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABP0CFG 0x09100020
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABP1CFG 0x09100024
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABP2CFG 0x09100028
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABP3CFG 0x0910002c
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABP4CFG 0x09100030
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABP5CFG 0x09100034
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABP6CFG 0x09100038
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABP7CFG 0x0910003c
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE0CFG 0x09100040
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE1CFG 0x09100044
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE2CFG 0x09100048
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE3CFG 0x0910004c
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE4CFG 0x09100050
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE5CFG 0x09100054
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE6CFG 0x09100058
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE7CFG 0x0910005c
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE8CFG 0x09100060
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE9CFG 0x09100064
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE10CFG 0x09100068
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE11CFG 0x0910006c
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE12CFG 0x09100070
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE13CFG 0x09100074
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE14CFG 0x09100078
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE15CFG 0x0910007c
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE16CFG 0x09100080
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE17CFG 0x09100084
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE18CFG 0x09100088
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE19CFG 0x0910008c
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE20CFG 0x09100090
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE21CFG 0x09100094
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE22CFG 0x09100098
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE23CFG 0x0910009c
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE24CFG 0x091000a0
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE25CFG 0x091000a4
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE26CFG 0x091000a8
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE27CFG 0x091000ac
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE28CFG 0x091000b0
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE29CFG 0x091000b4
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE30CFG 0x091000b8
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABPE31CFG 0x091000bc
#define XPB_NBI1_NBI_DMA_CSR_NBIDMAPKTCNTLO 0x091000c0
#define XPB_NBI1_NBI_DMA_CSR_NBIDMAPKTCNTHI 0x091000c4
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABYTECNTLO 0x091000c8
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABYTECNTHI 0x091000cc
#define XPB_NBI1_NBI_DMA_CSR_NBIDMADROPPKTCNTLO 0x091000d0
#define XPB_NBI1_NBI_DMA_CSR_NBIDMADROPPKTCNTHI 0x091000d4
#define XPB_NBI1_NBI_DMA_CSR_NBIDMADROPBYTECNTLO 0x091000d8
#define XPB_NBI1_NBI_DMA_CSR_NBIDMADROPBYTECNTHI 0x091000dc
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABUFFALLOCCREDITLIMIT0 0x091000e0
#define XPB_NBI1_NBI_DMA_CSR_NBIDMABUFFALLOCCREDITLIMIT1 0x091000e4
#define XPB_NBI1_NBI_DMA_CSR_NBIDMACPPMSTRCREDITLIMIT 0x091000e8
#define XPB_NBI1_NBI_DMA_CSR_NBIDMAARBITERCREDITLIMIT0 0x091000ec
#define XPB_NBI1_NBI_DMA_CSR_NBIDMAARBITERCREDITLIMIT1 0x091000f0
#define XPB_NBI1_NBI_DMA_CSR_NBIDMACTRLCREDITLIMIT0 0x091000f4
#define XPB_NBI1_NBI_DMA_CSR_NBIDMACTRLCREDITLIMIT1 0x091000f8
#define XPB_NBI1_NBI_DMA_CSR_NBIDMAPUSHBUSCREDITLIMIT 0x091000fc
#define XPB_NBI1_NBI_DMA_CSR_NBIDMARDCTRLCREDITLIMIT0 0x09100100
#define XPB_NBI1_NBI_DMA_CSR_NBIDMARDCTRLCREDITLIMIT1 0x09100104
#define XPB_NBI1_NBI_DMA_CSR_NBIDMARDCTRLCREDITLIMIT2 0x09100108
#define XPB_NBI1_NBI_DMA_CSR_NBIDMAMCRARBITERCREDITLIMIT 0x0910010c
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG0 0x09100110
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG1 0x09100114
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG2 0x09100118
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG3 0x0910011c
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG4 0x09100120
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG5 0x09100124
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG6 0x09100128
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBIDMACREDITTHROTTLECFG7 0x0910012c
#define XPB_NBI1_NBI_DMA_CSR_NBIDMAASSERTIONSCFG 0x09100130
#define XPB_NBI1_PERF_MUX_CONFIG_NBIDMAPERFCTRL 0x09100134
#define XPB_NBI1_NBITM_TRAFFICMANAGERCONFIG 0x09140000
#define XPB_NBI1_NBITM_DROPRATE 0x09140004
#define XPB_NBI1_NBITM_BLQEVENT 0x09140008
#define XPB_NBI1_NBITM_SWCREDITLIMIT0 0x0914000c
#define XPB_NBI1_NBITM_SWCREDITLIMIT1 0x09140010
#define XPB_NBI1_NBITM_SWCREDITLIMIT2 0x09140014
#define XPB_NBI1_NBITM_SWCREDITLIMIT3 0x09140018
#define XPB_NBI1_NBITM_SWCREDITLIMIT4 0x0914001c
#define XPB_NBI1_NBITM_SWCREDITLIMIT5 0x09140020
#define XPB_NBI1_NBITM_SWCREDITLIMIT6 0x09140024
#define XPB_NBI1_NBITM_SWCREDITLIMIT7 0x09140028
#define XPB_NBI1_NBITM_SWCREDITLIMIT8 0x0914002c
#define XPB_NBI1_NBITM_SWCREDITLIMITBLQ 0x09140030
#define XPB_NBI1_NBITM_SWCREDITLIMITMCRCMDCTRL 0x09140034
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG0 0x09140038
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG1 0x0914003c
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG2 0x09140040
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG3 0x09140044
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG4 0x09140048
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG5 0x0914004c
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG6 0x09140050
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG7 0x09140054
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG8 0x09140058
#define XPB_NBI1_NBITM_SWCREDITLIMIT9 0x0914005c
#define XPB_NBI1_NBITM_SWCREDITLIMIT10 0x09140060
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG9 0x09140064
#define XPB_NBI1_NBITM_NBITMASSERTCFG0 0x09140068
#define XPB_NBI1_PERF_MUX_CONFIG_NBITM_PERF_CTRL0 0x0914006c
#define XPB_NBI1_PERF_MUX_CONFIG_NBITM_PERF_CTRL1 0x09140070
#define XPB_NBI1_NBITM_EGRESSRATELIMIT 0x09140074
#define XPB_NBI1_NBITM_EGRESSPULLIDPORTENABLE 0x09140078
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG10 0x0914007c
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITMCREDITTHROTTLECONFIG11 0x09140080
#define XPB_NBI1_NBITM_NBITMASSERTCFG1 0x09140084
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT0 0x09140100
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT1 0x09140104
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT2 0x09140108
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT3 0x0914010c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT4 0x09140110
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT5 0x09140114
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT6 0x09140118
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT7 0x0914011c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT8 0x09140120
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT9 0x09140124
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT10 0x09140128
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT11 0x0914012c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT12 0x09140130
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT13 0x09140134
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT14 0x09140138
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT15 0x0914013c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT16 0x09140140
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT17 0x09140144
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT18 0x09140148
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT19 0x0914014c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT20 0x09140150
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT21 0x09140154
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT22 0x09140158
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT23 0x0914015c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT24 0x09140160
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT25 0x09140164
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT26 0x09140168
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT27 0x0914016c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT28 0x09140170
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT29 0x09140174
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT30 0x09140178
#define XPB_NBI1_NBITM_OUTOFORDERCOUNT31 0x0914017c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR0 0x09140200
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR1 0x09140204
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR2 0x09140208
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR3 0x0914020c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR4 0x09140210
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR5 0x09140214
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR6 0x09140218
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR7 0x0914021c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR8 0x09140220
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR9 0x09140224
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR10 0x09140228
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR11 0x0914022c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR12 0x09140230
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR13 0x09140234
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR14 0x09140238
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR15 0x0914023c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR16 0x09140240
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR17 0x09140244
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR18 0x09140248
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR19 0x0914024c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR20 0x09140250
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR21 0x09140254
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR22 0x09140258
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR23 0x0914025c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR24 0x09140260
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR25 0x09140264
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR26 0x09140268
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR27 0x0914026c
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR28 0x09140270
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR29 0x09140274
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR30 0x09140278
#define XPB_NBI1_NBITM_OUTOFORDERCOUNTCLEAR31 0x0914027c
#define XPB_NBI1_NBITM_MINIPKTCREDITCONFIG 0x09140300
#define XPB_NBI1_NBITM_MINIPKTFREEPOOLCREDIT0 0x09140304
#define XPB_NBI1_NBITM_MINIPKTFREEPOOLCREDIT1 0x09140308
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT0 0x09140400
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT1 0x09140404
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT2 0x09140408
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT3 0x0914040c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT4 0x09140410
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT5 0x09140414
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT6 0x09140418
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT7 0x0914041c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT8 0x09140420
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT9 0x09140424
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT10 0x09140428
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT11 0x0914042c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT12 0x09140430
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT13 0x09140434
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT14 0x09140438
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT15 0x0914043c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT16 0x09140440
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT17 0x09140444
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT18 0x09140448
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT19 0x0914044c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT20 0x09140450
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT21 0x09140454
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT22 0x09140458
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT23 0x0914045c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT24 0x09140460
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT25 0x09140464
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT26 0x09140468
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT27 0x0914046c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT28 0x09140470
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT29 0x09140474
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT30 0x09140478
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT31 0x0914047c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT32 0x09140480
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT33 0x09140484
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT34 0x09140488
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT35 0x0914048c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT36 0x09140490
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT37 0x09140494
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT38 0x09140498
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT39 0x0914049c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT40 0x091404a0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT41 0x091404a4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT42 0x091404a8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT43 0x091404ac
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT44 0x091404b0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT45 0x091404b4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT46 0x091404b8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT47 0x091404bc
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT48 0x091404c0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT49 0x091404c4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT50 0x091404c8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT51 0x091404cc
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT52 0x091404d0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT53 0x091404d4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT54 0x091404d8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT55 0x091404dc
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT56 0x091404e0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT57 0x091404e4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT58 0x091404e8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT59 0x091404ec
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT60 0x091404f0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT61 0x091404f4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT62 0x091404f8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT63 0x091404fc
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT64 0x09140500
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT65 0x09140504
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT66 0x09140508
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT67 0x0914050c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT68 0x09140510
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT69 0x09140514
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT70 0x09140518
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT71 0x0914051c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT72 0x09140520
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT73 0x09140524
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT74 0x09140528
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT75 0x0914052c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT76 0x09140530
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT77 0x09140534
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT78 0x09140538
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT79 0x0914053c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT80 0x09140540
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT81 0x09140544
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT82 0x09140548
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT83 0x0914054c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT84 0x09140550
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT85 0x09140554
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT86 0x09140558
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT87 0x0914055c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT88 0x09140560
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT89 0x09140564
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT90 0x09140568
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT91 0x0914056c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT92 0x09140570
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT93 0x09140574
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT94 0x09140578
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT95 0x0914057c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT96 0x09140580
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT97 0x09140584
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT98 0x09140588
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT99 0x0914058c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT100 0x09140590
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT101 0x09140594
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT102 0x09140598
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT103 0x0914059c
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT104 0x091405a0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT105 0x091405a4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT106 0x091405a8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT107 0x091405ac
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT108 0x091405b0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT109 0x091405b4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT110 0x091405b8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT111 0x091405bc
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT112 0x091405c0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT113 0x091405c4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT114 0x091405c8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT115 0x091405cc
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT116 0x091405d0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT117 0x091405d4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT118 0x091405d8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT119 0x091405dc
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT120 0x091405e0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT121 0x091405e4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT122 0x091405e8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT123 0x091405ec
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT124 0x091405f0
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT125 0x091405f4
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT126 0x091405f8
#define XPB_NBI1_NBITM_MINIPKTCHANNELCREDIT127 0x091405fc
#define XPB_NBI1_NBITM_REORDERACTIVITY 0x09140600
#define XPB_NBI1_NBITM_QUEUESTATUS0 0x09150000
#define XPB_NBI1_NBITM_QUEUESTATUS1 0x09150004
#define XPB_NBI1_NBITM_QUEUESTATUS2 0x09150008
#define XPB_NBI1_NBITM_QUEUESTATUS3 0x0915000c
#define XPB_NBI1_NBITM_QUEUESTATUS4 0x09150010
#define XPB_NBI1_NBITM_QUEUESTATUS5 0x09150014
#define XPB_NBI1_NBITM_QUEUESTATUS6 0x09150018
#define XPB_NBI1_NBITM_QUEUESTATUS7 0x0915001c
#define XPB_NBI1_NBITM_QUEUESTATUS8 0x09150020
#define XPB_NBI1_NBITM_QUEUESTATUS9 0x09150024
#define XPB_NBI1_NBITM_QUEUESTATUS10 0x09150028
#define XPB_NBI1_NBITM_QUEUESTATUS11 0x0915002c
#define XPB_NBI1_NBITM_QUEUESTATUS12 0x09150030
#define XPB_NBI1_NBITM_QUEUESTATUS13 0x09150034
#define XPB_NBI1_NBITM_QUEUESTATUS14 0x09150038
#define XPB_NBI1_NBITM_QUEUESTATUS15 0x0915003c
#define XPB_NBI1_NBITM_QUEUESTATUS16 0x09150040
#define XPB_NBI1_NBITM_QUEUESTATUS17 0x09150044
#define XPB_NBI1_NBITM_QUEUESTATUS18 0x09150048
#define XPB_NBI1_NBITM_QUEUESTATUS19 0x0915004c
#define XPB_NBI1_NBITM_QUEUESTATUS20 0x09150050
#define XPB_NBI1_NBITM_QUEUESTATUS21 0x09150054
#define XPB_NBI1_NBITM_QUEUESTATUS22 0x09150058
#define XPB_NBI1_NBITM_QUEUESTATUS23 0x0915005c
#define XPB_NBI1_NBITM_QUEUESTATUS24 0x09150060
#define XPB_NBI1_NBITM_QUEUESTATUS25 0x09150064
#define XPB_NBI1_NBITM_QUEUESTATUS26 0x09150068
#define XPB_NBI1_NBITM_QUEUESTATUS27 0x0915006c
#define XPB_NBI1_NBITM_QUEUESTATUS28 0x09150070
#define XPB_NBI1_NBITM_QUEUESTATUS29 0x09150074
#define XPB_NBI1_NBITM_QUEUESTATUS30 0x09150078
#define XPB_NBI1_NBITM_QUEUESTATUS31 0x0915007c
#define XPB_NBI1_NBITM_QUEUESTATUS32 0x09150080
#define XPB_NBI1_NBITM_QUEUESTATUS33 0x09150084
#define XPB_NBI1_NBITM_QUEUESTATUS34 0x09150088
#define XPB_NBI1_NBITM_QUEUESTATUS35 0x0915008c
#define XPB_NBI1_NBITM_QUEUESTATUS36 0x09150090
#define XPB_NBI1_NBITM_QUEUESTATUS37 0x09150094
#define XPB_NBI1_NBITM_QUEUESTATUS38 0x09150098
#define XPB_NBI1_NBITM_QUEUESTATUS39 0x0915009c
#define XPB_NBI1_NBITM_QUEUESTATUS40 0x091500a0
#define XPB_NBI1_NBITM_QUEUESTATUS41 0x091500a4
#define XPB_NBI1_NBITM_QUEUESTATUS42 0x091500a8
#define XPB_NBI1_NBITM_QUEUESTATUS43 0x091500ac
#define XPB_NBI1_NBITM_QUEUESTATUS44 0x091500b0
#define XPB_NBI1_NBITM_QUEUESTATUS45 0x091500b4
#define XPB_NBI1_NBITM_QUEUESTATUS46 0x091500b8
#define XPB_NBI1_NBITM_QUEUESTATUS47 0x091500bc
#define XPB_NBI1_NBITM_QUEUESTATUS48 0x091500c0
#define XPB_NBI1_NBITM_QUEUESTATUS49 0x091500c4
#define XPB_NBI1_NBITM_QUEUESTATUS50 0x091500c8
#define XPB_NBI1_NBITM_QUEUESTATUS51 0x091500cc
#define XPB_NBI1_NBITM_QUEUESTATUS52 0x091500d0
#define XPB_NBI1_NBITM_QUEUESTATUS53 0x091500d4
#define XPB_NBI1_NBITM_QUEUESTATUS54 0x091500d8
#define XPB_NBI1_NBITM_QUEUESTATUS55 0x091500dc
#define XPB_NBI1_NBITM_QUEUESTATUS56 0x091500e0
#define XPB_NBI1_NBITM_QUEUESTATUS57 0x091500e4
#define XPB_NBI1_NBITM_QUEUESTATUS58 0x091500e8
#define XPB_NBI1_NBITM_QUEUESTATUS59 0x091500ec
#define XPB_NBI1_NBITM_QUEUESTATUS60 0x091500f0
#define XPB_NBI1_NBITM_QUEUESTATUS61 0x091500f4
#define XPB_NBI1_NBITM_QUEUESTATUS62 0x091500f8
#define XPB_NBI1_NBITM_QUEUESTATUS63 0x091500fc
#define XPB_NBI1_NBITM_QUEUESTATUS64 0x09150100
#define XPB_NBI1_NBITM_QUEUESTATUS65 0x09150104
#define XPB_NBI1_NBITM_QUEUESTATUS66 0x09150108
#define XPB_NBI1_NBITM_QUEUESTATUS67 0x0915010c
#define XPB_NBI1_NBITM_QUEUESTATUS68 0x09150110
#define XPB_NBI1_NBITM_QUEUESTATUS69 0x09150114
#define XPB_NBI1_NBITM_QUEUESTATUS70 0x09150118
#define XPB_NBI1_NBITM_QUEUESTATUS71 0x0915011c
#define XPB_NBI1_NBITM_QUEUESTATUS72 0x09150120
#define XPB_NBI1_NBITM_QUEUESTATUS73 0x09150124
#define XPB_NBI1_NBITM_QUEUESTATUS74 0x09150128
#define XPB_NBI1_NBITM_QUEUESTATUS75 0x0915012c
#define XPB_NBI1_NBITM_QUEUESTATUS76 0x09150130
#define XPB_NBI1_NBITM_QUEUESTATUS77 0x09150134
#define XPB_NBI1_NBITM_QUEUESTATUS78 0x09150138
#define XPB_NBI1_NBITM_QUEUESTATUS79 0x0915013c
#define XPB_NBI1_NBITM_QUEUESTATUS80 0x09150140
#define XPB_NBI1_NBITM_QUEUESTATUS81 0x09150144
#define XPB_NBI1_NBITM_QUEUESTATUS82 0x09150148
#define XPB_NBI1_NBITM_QUEUESTATUS83 0x0915014c
#define XPB_NBI1_NBITM_QUEUESTATUS84 0x09150150
#define XPB_NBI1_NBITM_QUEUESTATUS85 0x09150154
#define XPB_NBI1_NBITM_QUEUESTATUS86 0x09150158
#define XPB_NBI1_NBITM_QUEUESTATUS87 0x0915015c
#define XPB_NBI1_NBITM_QUEUESTATUS88 0x09150160
#define XPB_NBI1_NBITM_QUEUESTATUS89 0x09150164
#define XPB_NBI1_NBITM_QUEUESTATUS90 0x09150168
#define XPB_NBI1_NBITM_QUEUESTATUS91 0x0915016c
#define XPB_NBI1_NBITM_QUEUESTATUS92 0x09150170
#define XPB_NBI1_NBITM_QUEUESTATUS93 0x09150174
#define XPB_NBI1_NBITM_QUEUESTATUS94 0x09150178
#define XPB_NBI1_NBITM_QUEUESTATUS95 0x0915017c
#define XPB_NBI1_NBITM_QUEUESTATUS96 0x09150180
#define XPB_NBI1_NBITM_QUEUESTATUS97 0x09150184
#define XPB_NBI1_NBITM_QUEUESTATUS98 0x09150188
#define XPB_NBI1_NBITM_QUEUESTATUS99 0x0915018c
#define XPB_NBI1_NBITM_QUEUESTATUS100 0x09150190
#define XPB_NBI1_NBITM_QUEUESTATUS101 0x09150194
#define XPB_NBI1_NBITM_QUEUESTATUS102 0x09150198
#define XPB_NBI1_NBITM_QUEUESTATUS103 0x0915019c
#define XPB_NBI1_NBITM_QUEUESTATUS104 0x091501a0
#define XPB_NBI1_NBITM_QUEUESTATUS105 0x091501a4
#define XPB_NBI1_NBITM_QUEUESTATUS106 0x091501a8
#define XPB_NBI1_NBITM_QUEUESTATUS107 0x091501ac
#define XPB_NBI1_NBITM_QUEUESTATUS108 0x091501b0
#define XPB_NBI1_NBITM_QUEUESTATUS109 0x091501b4
#define XPB_NBI1_NBITM_QUEUESTATUS110 0x091501b8
#define XPB_NBI1_NBITM_QUEUESTATUS111 0x091501bc
#define XPB_NBI1_NBITM_QUEUESTATUS112 0x091501c0
#define XPB_NBI1_NBITM_QUEUESTATUS113 0x091501c4
#define XPB_NBI1_NBITM_QUEUESTATUS114 0x091501c8
#define XPB_NBI1_NBITM_QUEUESTATUS115 0x091501cc
#define XPB_NBI1_NBITM_QUEUESTATUS116 0x091501d0
#define XPB_NBI1_NBITM_QUEUESTATUS117 0x091501d4
#define XPB_NBI1_NBITM_QUEUESTATUS118 0x091501d8
#define XPB_NBI1_NBITM_QUEUESTATUS119 0x091501dc
#define XPB_NBI1_NBITM_QUEUESTATUS120 0x091501e0
#define XPB_NBI1_NBITM_QUEUESTATUS121 0x091501e4
#define XPB_NBI1_NBITM_QUEUESTATUS122 0x091501e8
#define XPB_NBI1_NBITM_QUEUESTATUS123 0x091501ec
#define XPB_NBI1_NBITM_QUEUESTATUS124 0x091501f0
#define XPB_NBI1_NBITM_QUEUESTATUS125 0x091501f4
#define XPB_NBI1_NBITM_QUEUESTATUS126 0x091501f8
#define XPB_NBI1_NBITM_QUEUESTATUS127 0x091501fc
#define XPB_NBI1_NBITM_QUEUESTATUS128 0x09150200
#define XPB_NBI1_NBITM_QUEUESTATUS129 0x09150204
#define XPB_NBI1_NBITM_QUEUESTATUS130 0x09150208
#define XPB_NBI1_NBITM_QUEUESTATUS131 0x0915020c
#define XPB_NBI1_NBITM_QUEUESTATUS132 0x09150210
#define XPB_NBI1_NBITM_QUEUESTATUS133 0x09150214
#define XPB_NBI1_NBITM_QUEUESTATUS134 0x09150218
#define XPB_NBI1_NBITM_QUEUESTATUS135 0x0915021c
#define XPB_NBI1_NBITM_QUEUESTATUS136 0x09150220
#define XPB_NBI1_NBITM_QUEUESTATUS137 0x09150224
#define XPB_NBI1_NBITM_QUEUESTATUS138 0x09150228
#define XPB_NBI1_NBITM_QUEUESTATUS139 0x0915022c
#define XPB_NBI1_NBITM_QUEUESTATUS140 0x09150230
#define XPB_NBI1_NBITM_QUEUESTATUS141 0x09150234
#define XPB_NBI1_NBITM_QUEUESTATUS142 0x09150238
#define XPB_NBI1_NBITM_QUEUESTATUS143 0x0915023c
#define XPB_NBI1_NBITM_QUEUESTATUS144 0x09150240
#define XPB_NBI1_NBITM_QUEUESTATUS145 0x09150244
#define XPB_NBI1_NBITM_QUEUESTATUS146 0x09150248
#define XPB_NBI1_NBITM_QUEUESTATUS147 0x0915024c
#define XPB_NBI1_NBITM_QUEUESTATUS148 0x09150250
#define XPB_NBI1_NBITM_QUEUESTATUS149 0x09150254
#define XPB_NBI1_NBITM_QUEUESTATUS150 0x09150258
#define XPB_NBI1_NBITM_QUEUESTATUS151 0x0915025c
#define XPB_NBI1_NBITM_QUEUESTATUS152 0x09150260
#define XPB_NBI1_NBITM_QUEUESTATUS153 0x09150264
#define XPB_NBI1_NBITM_QUEUESTATUS154 0x09150268
#define XPB_NBI1_NBITM_QUEUESTATUS155 0x0915026c
#define XPB_NBI1_NBITM_QUEUESTATUS156 0x09150270
#define XPB_NBI1_NBITM_QUEUESTATUS157 0x09150274
#define XPB_NBI1_NBITM_QUEUESTATUS158 0x09150278
#define XPB_NBI1_NBITM_QUEUESTATUS159 0x0915027c
#define XPB_NBI1_NBITM_QUEUESTATUS160 0x09150280
#define XPB_NBI1_NBITM_QUEUESTATUS161 0x09150284
#define XPB_NBI1_NBITM_QUEUESTATUS162 0x09150288
#define XPB_NBI1_NBITM_QUEUESTATUS163 0x0915028c
#define XPB_NBI1_NBITM_QUEUESTATUS164 0x09150290
#define XPB_NBI1_NBITM_QUEUESTATUS165 0x09150294
#define XPB_NBI1_NBITM_QUEUESTATUS166 0x09150298
#define XPB_NBI1_NBITM_QUEUESTATUS167 0x0915029c
#define XPB_NBI1_NBITM_QUEUESTATUS168 0x091502a0
#define XPB_NBI1_NBITM_QUEUESTATUS169 0x091502a4
#define XPB_NBI1_NBITM_QUEUESTATUS170 0x091502a8
#define XPB_NBI1_NBITM_QUEUESTATUS171 0x091502ac
#define XPB_NBI1_NBITM_QUEUESTATUS172 0x091502b0
#define XPB_NBI1_NBITM_QUEUESTATUS173 0x091502b4
#define XPB_NBI1_NBITM_QUEUESTATUS174 0x091502b8
#define XPB_NBI1_NBITM_QUEUESTATUS175 0x091502bc
#define XPB_NBI1_NBITM_QUEUESTATUS176 0x091502c0
#define XPB_NBI1_NBITM_QUEUESTATUS177 0x091502c4
#define XPB_NBI1_NBITM_QUEUESTATUS178 0x091502c8
#define XPB_NBI1_NBITM_QUEUESTATUS179 0x091502cc
#define XPB_NBI1_NBITM_QUEUESTATUS180 0x091502d0
#define XPB_NBI1_NBITM_QUEUESTATUS181 0x091502d4
#define XPB_NBI1_NBITM_QUEUESTATUS182 0x091502d8
#define XPB_NBI1_NBITM_QUEUESTATUS183 0x091502dc
#define XPB_NBI1_NBITM_QUEUESTATUS184 0x091502e0
#define XPB_NBI1_NBITM_QUEUESTATUS185 0x091502e4
#define XPB_NBI1_NBITM_QUEUESTATUS186 0x091502e8
#define XPB_NBI1_NBITM_QUEUESTATUS187 0x091502ec
#define XPB_NBI1_NBITM_QUEUESTATUS188 0x091502f0
#define XPB_NBI1_NBITM_QUEUESTATUS189 0x091502f4
#define XPB_NBI1_NBITM_QUEUESTATUS190 0x091502f8
#define XPB_NBI1_NBITM_QUEUESTATUS191 0x091502fc
#define XPB_NBI1_NBITM_QUEUESTATUS192 0x09150300
#define XPB_NBI1_NBITM_QUEUESTATUS193 0x09150304
#define XPB_NBI1_NBITM_QUEUESTATUS194 0x09150308
#define XPB_NBI1_NBITM_QUEUESTATUS195 0x0915030c
#define XPB_NBI1_NBITM_QUEUESTATUS196 0x09150310
#define XPB_NBI1_NBITM_QUEUESTATUS197 0x09150314
#define XPB_NBI1_NBITM_QUEUESTATUS198 0x09150318
#define XPB_NBI1_NBITM_QUEUESTATUS199 0x0915031c
#define XPB_NBI1_NBITM_QUEUESTATUS200 0x09150320
#define XPB_NBI1_NBITM_QUEUESTATUS201 0x09150324
#define XPB_NBI1_NBITM_QUEUESTATUS202 0x09150328
#define XPB_NBI1_NBITM_QUEUESTATUS203 0x0915032c
#define XPB_NBI1_NBITM_QUEUESTATUS204 0x09150330
#define XPB_NBI1_NBITM_QUEUESTATUS205 0x09150334
#define XPB_NBI1_NBITM_QUEUESTATUS206 0x09150338
#define XPB_NBI1_NBITM_QUEUESTATUS207 0x0915033c
#define XPB_NBI1_NBITM_QUEUESTATUS208 0x09150340
#define XPB_NBI1_NBITM_QUEUESTATUS209 0x09150344
#define XPB_NBI1_NBITM_QUEUESTATUS210 0x09150348
#define XPB_NBI1_NBITM_QUEUESTATUS211 0x0915034c
#define XPB_NBI1_NBITM_QUEUESTATUS212 0x09150350
#define XPB_NBI1_NBITM_QUEUESTATUS213 0x09150354
#define XPB_NBI1_NBITM_QUEUESTATUS214 0x09150358
#define XPB_NBI1_NBITM_QUEUESTATUS215 0x0915035c
#define XPB_NBI1_NBITM_QUEUESTATUS216 0x09150360
#define XPB_NBI1_NBITM_QUEUESTATUS217 0x09150364
#define XPB_NBI1_NBITM_QUEUESTATUS218 0x09150368
#define XPB_NBI1_NBITM_QUEUESTATUS219 0x0915036c
#define XPB_NBI1_NBITM_QUEUESTATUS220 0x09150370
#define XPB_NBI1_NBITM_QUEUESTATUS221 0x09150374
#define XPB_NBI1_NBITM_QUEUESTATUS222 0x09150378
#define XPB_NBI1_NBITM_QUEUESTATUS223 0x0915037c
#define XPB_NBI1_NBITM_QUEUESTATUS224 0x09150380
#define XPB_NBI1_NBITM_QUEUESTATUS225 0x09150384
#define XPB_NBI1_NBITM_QUEUESTATUS226 0x09150388
#define XPB_NBI1_NBITM_QUEUESTATUS227 0x0915038c
#define XPB_NBI1_NBITM_QUEUESTATUS228 0x09150390
#define XPB_NBI1_NBITM_QUEUESTATUS229 0x09150394
#define XPB_NBI1_NBITM_QUEUESTATUS230 0x09150398
#define XPB_NBI1_NBITM_QUEUESTATUS231 0x0915039c
#define XPB_NBI1_NBITM_QUEUESTATUS232 0x091503a0
#define XPB_NBI1_NBITM_QUEUESTATUS233 0x091503a4
#define XPB_NBI1_NBITM_QUEUESTATUS234 0x091503a8
#define XPB_NBI1_NBITM_QUEUESTATUS235 0x091503ac
#define XPB_NBI1_NBITM_QUEUESTATUS236 0x091503b0
#define XPB_NBI1_NBITM_QUEUESTATUS237 0x091503b4
#define XPB_NBI1_NBITM_QUEUESTATUS238 0x091503b8
#define XPB_NBI1_NBITM_QUEUESTATUS239 0x091503bc
#define XPB_NBI1_NBITM_QUEUESTATUS240 0x091503c0
#define XPB_NBI1_NBITM_QUEUESTATUS241 0x091503c4
#define XPB_NBI1_NBITM_QUEUESTATUS242 0x091503c8
#define XPB_NBI1_NBITM_QUEUESTATUS243 0x091503cc
#define XPB_NBI1_NBITM_QUEUESTATUS244 0x091503d0
#define XPB_NBI1_NBITM_QUEUESTATUS245 0x091503d4
#define XPB_NBI1_NBITM_QUEUESTATUS246 0x091503d8
#define XPB_NBI1_NBITM_QUEUESTATUS247 0x091503dc
#define XPB_NBI1_NBITM_QUEUESTATUS248 0x091503e0
#define XPB_NBI1_NBITM_QUEUESTATUS249 0x091503e4
#define XPB_NBI1_NBITM_QUEUESTATUS250 0x091503e8
#define XPB_NBI1_NBITM_QUEUESTATUS251 0x091503ec
#define XPB_NBI1_NBITM_QUEUESTATUS252 0x091503f0
#define XPB_NBI1_NBITM_QUEUESTATUS253 0x091503f4
#define XPB_NBI1_NBITM_QUEUESTATUS254 0x091503f8
#define XPB_NBI1_NBITM_QUEUESTATUS255 0x091503fc
#define XPB_NBI1_NBITM_QUEUESTATUS256 0x09150400
#define XPB_NBI1_NBITM_QUEUESTATUS257 0x09150404
#define XPB_NBI1_NBITM_QUEUESTATUS258 0x09150408
#define XPB_NBI1_NBITM_QUEUESTATUS259 0x0915040c
#define XPB_NBI1_NBITM_QUEUESTATUS260 0x09150410
#define XPB_NBI1_NBITM_QUEUESTATUS261 0x09150414
#define XPB_NBI1_NBITM_QUEUESTATUS262 0x09150418
#define XPB_NBI1_NBITM_QUEUESTATUS263 0x0915041c
#define XPB_NBI1_NBITM_QUEUESTATUS264 0x09150420
#define XPB_NBI1_NBITM_QUEUESTATUS265 0x09150424
#define XPB_NBI1_NBITM_QUEUESTATUS266 0x09150428
#define XPB_NBI1_NBITM_QUEUESTATUS267 0x0915042c
#define XPB_NBI1_NBITM_QUEUESTATUS268 0x09150430
#define XPB_NBI1_NBITM_QUEUESTATUS269 0x09150434
#define XPB_NBI1_NBITM_QUEUESTATUS270 0x09150438
#define XPB_NBI1_NBITM_QUEUESTATUS271 0x0915043c
#define XPB_NBI1_NBITM_QUEUESTATUS272 0x09150440
#define XPB_NBI1_NBITM_QUEUESTATUS273 0x09150444
#define XPB_NBI1_NBITM_QUEUESTATUS274 0x09150448
#define XPB_NBI1_NBITM_QUEUESTATUS275 0x0915044c
#define XPB_NBI1_NBITM_QUEUESTATUS276 0x09150450
#define XPB_NBI1_NBITM_QUEUESTATUS277 0x09150454
#define XPB_NBI1_NBITM_QUEUESTATUS278 0x09150458
#define XPB_NBI1_NBITM_QUEUESTATUS279 0x0915045c
#define XPB_NBI1_NBITM_QUEUESTATUS280 0x09150460
#define XPB_NBI1_NBITM_QUEUESTATUS281 0x09150464
#define XPB_NBI1_NBITM_QUEUESTATUS282 0x09150468
#define XPB_NBI1_NBITM_QUEUESTATUS283 0x0915046c
#define XPB_NBI1_NBITM_QUEUESTATUS284 0x09150470
#define XPB_NBI1_NBITM_QUEUESTATUS285 0x09150474
#define XPB_NBI1_NBITM_QUEUESTATUS286 0x09150478
#define XPB_NBI1_NBITM_QUEUESTATUS287 0x0915047c
#define XPB_NBI1_NBITM_QUEUESTATUS288 0x09150480
#define XPB_NBI1_NBITM_QUEUESTATUS289 0x09150484
#define XPB_NBI1_NBITM_QUEUESTATUS290 0x09150488
#define XPB_NBI1_NBITM_QUEUESTATUS291 0x0915048c
#define XPB_NBI1_NBITM_QUEUESTATUS292 0x09150490
#define XPB_NBI1_NBITM_QUEUESTATUS293 0x09150494
#define XPB_NBI1_NBITM_QUEUESTATUS294 0x09150498
#define XPB_NBI1_NBITM_QUEUESTATUS295 0x0915049c
#define XPB_NBI1_NBITM_QUEUESTATUS296 0x091504a0
#define XPB_NBI1_NBITM_QUEUESTATUS297 0x091504a4
#define XPB_NBI1_NBITM_QUEUESTATUS298 0x091504a8
#define XPB_NBI1_NBITM_QUEUESTATUS299 0x091504ac
#define XPB_NBI1_NBITM_QUEUESTATUS300 0x091504b0
#define XPB_NBI1_NBITM_QUEUESTATUS301 0x091504b4
#define XPB_NBI1_NBITM_QUEUESTATUS302 0x091504b8
#define XPB_NBI1_NBITM_QUEUESTATUS303 0x091504bc
#define XPB_NBI1_NBITM_QUEUESTATUS304 0x091504c0
#define XPB_NBI1_NBITM_QUEUESTATUS305 0x091504c4
#define XPB_NBI1_NBITM_QUEUESTATUS306 0x091504c8
#define XPB_NBI1_NBITM_QUEUESTATUS307 0x091504cc
#define XPB_NBI1_NBITM_QUEUESTATUS308 0x091504d0
#define XPB_NBI1_NBITM_QUEUESTATUS309 0x091504d4
#define XPB_NBI1_NBITM_QUEUESTATUS310 0x091504d8
#define XPB_NBI1_NBITM_QUEUESTATUS311 0x091504dc
#define XPB_NBI1_NBITM_QUEUESTATUS312 0x091504e0
#define XPB_NBI1_NBITM_QUEUESTATUS313 0x091504e4
#define XPB_NBI1_NBITM_QUEUESTATUS314 0x091504e8
#define XPB_NBI1_NBITM_QUEUESTATUS315 0x091504ec
#define XPB_NBI1_NBITM_QUEUESTATUS316 0x091504f0
#define XPB_NBI1_NBITM_QUEUESTATUS317 0x091504f4
#define XPB_NBI1_NBITM_QUEUESTATUS318 0x091504f8
#define XPB_NBI1_NBITM_QUEUESTATUS319 0x091504fc
#define XPB_NBI1_NBITM_QUEUESTATUS320 0x09150500
#define XPB_NBI1_NBITM_QUEUESTATUS321 0x09150504
#define XPB_NBI1_NBITM_QUEUESTATUS322 0x09150508
#define XPB_NBI1_NBITM_QUEUESTATUS323 0x0915050c
#define XPB_NBI1_NBITM_QUEUESTATUS324 0x09150510
#define XPB_NBI1_NBITM_QUEUESTATUS325 0x09150514
#define XPB_NBI1_NBITM_QUEUESTATUS326 0x09150518
#define XPB_NBI1_NBITM_QUEUESTATUS327 0x0915051c
#define XPB_NBI1_NBITM_QUEUESTATUS328 0x09150520
#define XPB_NBI1_NBITM_QUEUESTATUS329 0x09150524
#define XPB_NBI1_NBITM_QUEUESTATUS330 0x09150528
#define XPB_NBI1_NBITM_QUEUESTATUS331 0x0915052c
#define XPB_NBI1_NBITM_QUEUESTATUS332 0x09150530
#define XPB_NBI1_NBITM_QUEUESTATUS333 0x09150534
#define XPB_NBI1_NBITM_QUEUESTATUS334 0x09150538
#define XPB_NBI1_NBITM_QUEUESTATUS335 0x0915053c
#define XPB_NBI1_NBITM_QUEUESTATUS336 0x09150540
#define XPB_NBI1_NBITM_QUEUESTATUS337 0x09150544
#define XPB_NBI1_NBITM_QUEUESTATUS338 0x09150548
#define XPB_NBI1_NBITM_QUEUESTATUS339 0x0915054c
#define XPB_NBI1_NBITM_QUEUESTATUS340 0x09150550
#define XPB_NBI1_NBITM_QUEUESTATUS341 0x09150554
#define XPB_NBI1_NBITM_QUEUESTATUS342 0x09150558
#define XPB_NBI1_NBITM_QUEUESTATUS343 0x0915055c
#define XPB_NBI1_NBITM_QUEUESTATUS344 0x09150560
#define XPB_NBI1_NBITM_QUEUESTATUS345 0x09150564
#define XPB_NBI1_NBITM_QUEUESTATUS346 0x09150568
#define XPB_NBI1_NBITM_QUEUESTATUS347 0x0915056c
#define XPB_NBI1_NBITM_QUEUESTATUS348 0x09150570
#define XPB_NBI1_NBITM_QUEUESTATUS349 0x09150574
#define XPB_NBI1_NBITM_QUEUESTATUS350 0x09150578
#define XPB_NBI1_NBITM_QUEUESTATUS351 0x0915057c
#define XPB_NBI1_NBITM_QUEUESTATUS352 0x09150580
#define XPB_NBI1_NBITM_QUEUESTATUS353 0x09150584
#define XPB_NBI1_NBITM_QUEUESTATUS354 0x09150588
#define XPB_NBI1_NBITM_QUEUESTATUS355 0x0915058c
#define XPB_NBI1_NBITM_QUEUESTATUS356 0x09150590
#define XPB_NBI1_NBITM_QUEUESTATUS357 0x09150594
#define XPB_NBI1_NBITM_QUEUESTATUS358 0x09150598
#define XPB_NBI1_NBITM_QUEUESTATUS359 0x0915059c
#define XPB_NBI1_NBITM_QUEUESTATUS360 0x091505a0
#define XPB_NBI1_NBITM_QUEUESTATUS361 0x091505a4
#define XPB_NBI1_NBITM_QUEUESTATUS362 0x091505a8
#define XPB_NBI1_NBITM_QUEUESTATUS363 0x091505ac
#define XPB_NBI1_NBITM_QUEUESTATUS364 0x091505b0
#define XPB_NBI1_NBITM_QUEUESTATUS365 0x091505b4
#define XPB_NBI1_NBITM_QUEUESTATUS366 0x091505b8
#define XPB_NBI1_NBITM_QUEUESTATUS367 0x091505bc
#define XPB_NBI1_NBITM_QUEUESTATUS368 0x091505c0
#define XPB_NBI1_NBITM_QUEUESTATUS369 0x091505c4
#define XPB_NBI1_NBITM_QUEUESTATUS370 0x091505c8
#define XPB_NBI1_NBITM_QUEUESTATUS371 0x091505cc
#define XPB_NBI1_NBITM_QUEUESTATUS372 0x091505d0
#define XPB_NBI1_NBITM_QUEUESTATUS373 0x091505d4
#define XPB_NBI1_NBITM_QUEUESTATUS374 0x091505d8
#define XPB_NBI1_NBITM_QUEUESTATUS375 0x091505dc
#define XPB_NBI1_NBITM_QUEUESTATUS376 0x091505e0
#define XPB_NBI1_NBITM_QUEUESTATUS377 0x091505e4
#define XPB_NBI1_NBITM_QUEUESTATUS378 0x091505e8
#define XPB_NBI1_NBITM_QUEUESTATUS379 0x091505ec
#define XPB_NBI1_NBITM_QUEUESTATUS380 0x091505f0
#define XPB_NBI1_NBITM_QUEUESTATUS381 0x091505f4
#define XPB_NBI1_NBITM_QUEUESTATUS382 0x091505f8
#define XPB_NBI1_NBITM_QUEUESTATUS383 0x091505fc
#define XPB_NBI1_NBITM_QUEUESTATUS384 0x09150600
#define XPB_NBI1_NBITM_QUEUESTATUS385 0x09150604
#define XPB_NBI1_NBITM_QUEUESTATUS386 0x09150608
#define XPB_NBI1_NBITM_QUEUESTATUS387 0x0915060c
#define XPB_NBI1_NBITM_QUEUESTATUS388 0x09150610
#define XPB_NBI1_NBITM_QUEUESTATUS389 0x09150614
#define XPB_NBI1_NBITM_QUEUESTATUS390 0x09150618
#define XPB_NBI1_NBITM_QUEUESTATUS391 0x0915061c
#define XPB_NBI1_NBITM_QUEUESTATUS392 0x09150620
#define XPB_NBI1_NBITM_QUEUESTATUS393 0x09150624
#define XPB_NBI1_NBITM_QUEUESTATUS394 0x09150628
#define XPB_NBI1_NBITM_QUEUESTATUS395 0x0915062c
#define XPB_NBI1_NBITM_QUEUESTATUS396 0x09150630
#define XPB_NBI1_NBITM_QUEUESTATUS397 0x09150634
#define XPB_NBI1_NBITM_QUEUESTATUS398 0x09150638
#define XPB_NBI1_NBITM_QUEUESTATUS399 0x0915063c
#define XPB_NBI1_NBITM_QUEUESTATUS400 0x09150640
#define XPB_NBI1_NBITM_QUEUESTATUS401 0x09150644
#define XPB_NBI1_NBITM_QUEUESTATUS402 0x09150648
#define XPB_NBI1_NBITM_QUEUESTATUS403 0x0915064c
#define XPB_NBI1_NBITM_QUEUESTATUS404 0x09150650
#define XPB_NBI1_NBITM_QUEUESTATUS405 0x09150654
#define XPB_NBI1_NBITM_QUEUESTATUS406 0x09150658
#define XPB_NBI1_NBITM_QUEUESTATUS407 0x0915065c
#define XPB_NBI1_NBITM_QUEUESTATUS408 0x09150660
#define XPB_NBI1_NBITM_QUEUESTATUS409 0x09150664
#define XPB_NBI1_NBITM_QUEUESTATUS410 0x09150668
#define XPB_NBI1_NBITM_QUEUESTATUS411 0x0915066c
#define XPB_NBI1_NBITM_QUEUESTATUS412 0x09150670
#define XPB_NBI1_NBITM_QUEUESTATUS413 0x09150674
#define XPB_NBI1_NBITM_QUEUESTATUS414 0x09150678
#define XPB_NBI1_NBITM_QUEUESTATUS415 0x0915067c
#define XPB_NBI1_NBITM_QUEUESTATUS416 0x09150680
#define XPB_NBI1_NBITM_QUEUESTATUS417 0x09150684
#define XPB_NBI1_NBITM_QUEUESTATUS418 0x09150688
#define XPB_NBI1_NBITM_QUEUESTATUS419 0x0915068c
#define XPB_NBI1_NBITM_QUEUESTATUS420 0x09150690
#define XPB_NBI1_NBITM_QUEUESTATUS421 0x09150694
#define XPB_NBI1_NBITM_QUEUESTATUS422 0x09150698
#define XPB_NBI1_NBITM_QUEUESTATUS423 0x0915069c
#define XPB_NBI1_NBITM_QUEUESTATUS424 0x091506a0
#define XPB_NBI1_NBITM_QUEUESTATUS425 0x091506a4
#define XPB_NBI1_NBITM_QUEUESTATUS426 0x091506a8
#define XPB_NBI1_NBITM_QUEUESTATUS427 0x091506ac
#define XPB_NBI1_NBITM_QUEUESTATUS428 0x091506b0
#define XPB_NBI1_NBITM_QUEUESTATUS429 0x091506b4
#define XPB_NBI1_NBITM_QUEUESTATUS430 0x091506b8
#define XPB_NBI1_NBITM_QUEUESTATUS431 0x091506bc
#define XPB_NBI1_NBITM_QUEUESTATUS432 0x091506c0
#define XPB_NBI1_NBITM_QUEUESTATUS433 0x091506c4
#define XPB_NBI1_NBITM_QUEUESTATUS434 0x091506c8
#define XPB_NBI1_NBITM_QUEUESTATUS435 0x091506cc
#define XPB_NBI1_NBITM_QUEUESTATUS436 0x091506d0
#define XPB_NBI1_NBITM_QUEUESTATUS437 0x091506d4
#define XPB_NBI1_NBITM_QUEUESTATUS438 0x091506d8
#define XPB_NBI1_NBITM_QUEUESTATUS439 0x091506dc
#define XPB_NBI1_NBITM_QUEUESTATUS440 0x091506e0
#define XPB_NBI1_NBITM_QUEUESTATUS441 0x091506e4
#define XPB_NBI1_NBITM_QUEUESTATUS442 0x091506e8
#define XPB_NBI1_NBITM_QUEUESTATUS443 0x091506ec
#define XPB_NBI1_NBITM_QUEUESTATUS444 0x091506f0
#define XPB_NBI1_NBITM_QUEUESTATUS445 0x091506f4
#define XPB_NBI1_NBITM_QUEUESTATUS446 0x091506f8
#define XPB_NBI1_NBITM_QUEUESTATUS447 0x091506fc
#define XPB_NBI1_NBITM_QUEUESTATUS448 0x09150700
#define XPB_NBI1_NBITM_QUEUESTATUS449 0x09150704
#define XPB_NBI1_NBITM_QUEUESTATUS450 0x09150708
#define XPB_NBI1_NBITM_QUEUESTATUS451 0x0915070c
#define XPB_NBI1_NBITM_QUEUESTATUS452 0x09150710
#define XPB_NBI1_NBITM_QUEUESTATUS453 0x09150714
#define XPB_NBI1_NBITM_QUEUESTATUS454 0x09150718
#define XPB_NBI1_NBITM_QUEUESTATUS455 0x0915071c
#define XPB_NBI1_NBITM_QUEUESTATUS456 0x09150720
#define XPB_NBI1_NBITM_QUEUESTATUS457 0x09150724
#define XPB_NBI1_NBITM_QUEUESTATUS458 0x09150728
#define XPB_NBI1_NBITM_QUEUESTATUS459 0x0915072c
#define XPB_NBI1_NBITM_QUEUESTATUS460 0x09150730
#define XPB_NBI1_NBITM_QUEUESTATUS461 0x09150734
#define XPB_NBI1_NBITM_QUEUESTATUS462 0x09150738
#define XPB_NBI1_NBITM_QUEUESTATUS463 0x0915073c
#define XPB_NBI1_NBITM_QUEUESTATUS464 0x09150740
#define XPB_NBI1_NBITM_QUEUESTATUS465 0x09150744
#define XPB_NBI1_NBITM_QUEUESTATUS466 0x09150748
#define XPB_NBI1_NBITM_QUEUESTATUS467 0x0915074c
#define XPB_NBI1_NBITM_QUEUESTATUS468 0x09150750
#define XPB_NBI1_NBITM_QUEUESTATUS469 0x09150754
#define XPB_NBI1_NBITM_QUEUESTATUS470 0x09150758
#define XPB_NBI1_NBITM_QUEUESTATUS471 0x0915075c
#define XPB_NBI1_NBITM_QUEUESTATUS472 0x09150760
#define XPB_NBI1_NBITM_QUEUESTATUS473 0x09150764
#define XPB_NBI1_NBITM_QUEUESTATUS474 0x09150768
#define XPB_NBI1_NBITM_QUEUESTATUS475 0x0915076c
#define XPB_NBI1_NBITM_QUEUESTATUS476 0x09150770
#define XPB_NBI1_NBITM_QUEUESTATUS477 0x09150774
#define XPB_NBI1_NBITM_QUEUESTATUS478 0x09150778
#define XPB_NBI1_NBITM_QUEUESTATUS479 0x0915077c
#define XPB_NBI1_NBITM_QUEUESTATUS480 0x09150780
#define XPB_NBI1_NBITM_QUEUESTATUS481 0x09150784
#define XPB_NBI1_NBITM_QUEUESTATUS482 0x09150788
#define XPB_NBI1_NBITM_QUEUESTATUS483 0x0915078c
#define XPB_NBI1_NBITM_QUEUESTATUS484 0x09150790
#define XPB_NBI1_NBITM_QUEUESTATUS485 0x09150794
#define XPB_NBI1_NBITM_QUEUESTATUS486 0x09150798
#define XPB_NBI1_NBITM_QUEUESTATUS487 0x0915079c
#define XPB_NBI1_NBITM_QUEUESTATUS488 0x091507a0
#define XPB_NBI1_NBITM_QUEUESTATUS489 0x091507a4
#define XPB_NBI1_NBITM_QUEUESTATUS490 0x091507a8
#define XPB_NBI1_NBITM_QUEUESTATUS491 0x091507ac
#define XPB_NBI1_NBITM_QUEUESTATUS492 0x091507b0
#define XPB_NBI1_NBITM_QUEUESTATUS493 0x091507b4
#define XPB_NBI1_NBITM_QUEUESTATUS494 0x091507b8
#define XPB_NBI1_NBITM_QUEUESTATUS495 0x091507bc
#define XPB_NBI1_NBITM_QUEUESTATUS496 0x091507c0
#define XPB_NBI1_NBITM_QUEUESTATUS497 0x091507c4
#define XPB_NBI1_NBITM_QUEUESTATUS498 0x091507c8
#define XPB_NBI1_NBITM_QUEUESTATUS499 0x091507cc
#define XPB_NBI1_NBITM_QUEUESTATUS500 0x091507d0
#define XPB_NBI1_NBITM_QUEUESTATUS501 0x091507d4
#define XPB_NBI1_NBITM_QUEUESTATUS502 0x091507d8
#define XPB_NBI1_NBITM_QUEUESTATUS503 0x091507dc
#define XPB_NBI1_NBITM_QUEUESTATUS504 0x091507e0
#define XPB_NBI1_NBITM_QUEUESTATUS505 0x091507e4
#define XPB_NBI1_NBITM_QUEUESTATUS506 0x091507e8
#define XPB_NBI1_NBITM_QUEUESTATUS507 0x091507ec
#define XPB_NBI1_NBITM_QUEUESTATUS508 0x091507f0
#define XPB_NBI1_NBITM_QUEUESTATUS509 0x091507f4
#define XPB_NBI1_NBITM_QUEUESTATUS510 0x091507f8
#define XPB_NBI1_NBITM_QUEUESTATUS511 0x091507fc
#define XPB_NBI1_NBITM_QUEUESTATUS512 0x09150800
#define XPB_NBI1_NBITM_QUEUESTATUS513 0x09150804
#define XPB_NBI1_NBITM_QUEUESTATUS514 0x09150808
#define XPB_NBI1_NBITM_QUEUESTATUS515 0x0915080c
#define XPB_NBI1_NBITM_QUEUESTATUS516 0x09150810
#define XPB_NBI1_NBITM_QUEUESTATUS517 0x09150814
#define XPB_NBI1_NBITM_QUEUESTATUS518 0x09150818
#define XPB_NBI1_NBITM_QUEUESTATUS519 0x0915081c
#define XPB_NBI1_NBITM_QUEUESTATUS520 0x09150820
#define XPB_NBI1_NBITM_QUEUESTATUS521 0x09150824
#define XPB_NBI1_NBITM_QUEUESTATUS522 0x09150828
#define XPB_NBI1_NBITM_QUEUESTATUS523 0x0915082c
#define XPB_NBI1_NBITM_QUEUESTATUS524 0x09150830
#define XPB_NBI1_NBITM_QUEUESTATUS525 0x09150834
#define XPB_NBI1_NBITM_QUEUESTATUS526 0x09150838
#define XPB_NBI1_NBITM_QUEUESTATUS527 0x0915083c
#define XPB_NBI1_NBITM_QUEUESTATUS528 0x09150840
#define XPB_NBI1_NBITM_QUEUESTATUS529 0x09150844
#define XPB_NBI1_NBITM_QUEUESTATUS530 0x09150848
#define XPB_NBI1_NBITM_QUEUESTATUS531 0x0915084c
#define XPB_NBI1_NBITM_QUEUESTATUS532 0x09150850
#define XPB_NBI1_NBITM_QUEUESTATUS533 0x09150854
#define XPB_NBI1_NBITM_QUEUESTATUS534 0x09150858
#define XPB_NBI1_NBITM_QUEUESTATUS535 0x0915085c
#define XPB_NBI1_NBITM_QUEUESTATUS536 0x09150860
#define XPB_NBI1_NBITM_QUEUESTATUS537 0x09150864
#define XPB_NBI1_NBITM_QUEUESTATUS538 0x09150868
#define XPB_NBI1_NBITM_QUEUESTATUS539 0x0915086c
#define XPB_NBI1_NBITM_QUEUESTATUS540 0x09150870
#define XPB_NBI1_NBITM_QUEUESTATUS541 0x09150874
#define XPB_NBI1_NBITM_QUEUESTATUS542 0x09150878
#define XPB_NBI1_NBITM_QUEUESTATUS543 0x0915087c
#define XPB_NBI1_NBITM_QUEUESTATUS544 0x09150880
#define XPB_NBI1_NBITM_QUEUESTATUS545 0x09150884
#define XPB_NBI1_NBITM_QUEUESTATUS546 0x09150888
#define XPB_NBI1_NBITM_QUEUESTATUS547 0x0915088c
#define XPB_NBI1_NBITM_QUEUESTATUS548 0x09150890
#define XPB_NBI1_NBITM_QUEUESTATUS549 0x09150894
#define XPB_NBI1_NBITM_QUEUESTATUS550 0x09150898
#define XPB_NBI1_NBITM_QUEUESTATUS551 0x0915089c
#define XPB_NBI1_NBITM_QUEUESTATUS552 0x091508a0
#define XPB_NBI1_NBITM_QUEUESTATUS553 0x091508a4
#define XPB_NBI1_NBITM_QUEUESTATUS554 0x091508a8
#define XPB_NBI1_NBITM_QUEUESTATUS555 0x091508ac
#define XPB_NBI1_NBITM_QUEUESTATUS556 0x091508b0
#define XPB_NBI1_NBITM_QUEUESTATUS557 0x091508b4
#define XPB_NBI1_NBITM_QUEUESTATUS558 0x091508b8
#define XPB_NBI1_NBITM_QUEUESTATUS559 0x091508bc
#define XPB_NBI1_NBITM_QUEUESTATUS560 0x091508c0
#define XPB_NBI1_NBITM_QUEUESTATUS561 0x091508c4
#define XPB_NBI1_NBITM_QUEUESTATUS562 0x091508c8
#define XPB_NBI1_NBITM_QUEUESTATUS563 0x091508cc
#define XPB_NBI1_NBITM_QUEUESTATUS564 0x091508d0
#define XPB_NBI1_NBITM_QUEUESTATUS565 0x091508d4
#define XPB_NBI1_NBITM_QUEUESTATUS566 0x091508d8
#define XPB_NBI1_NBITM_QUEUESTATUS567 0x091508dc
#define XPB_NBI1_NBITM_QUEUESTATUS568 0x091508e0
#define XPB_NBI1_NBITM_QUEUESTATUS569 0x091508e4
#define XPB_NBI1_NBITM_QUEUESTATUS570 0x091508e8
#define XPB_NBI1_NBITM_QUEUESTATUS571 0x091508ec
#define XPB_NBI1_NBITM_QUEUESTATUS572 0x091508f0
#define XPB_NBI1_NBITM_QUEUESTATUS573 0x091508f4
#define XPB_NBI1_NBITM_QUEUESTATUS574 0x091508f8
#define XPB_NBI1_NBITM_QUEUESTATUS575 0x091508fc
#define XPB_NBI1_NBITM_QUEUESTATUS576 0x09150900
#define XPB_NBI1_NBITM_QUEUESTATUS577 0x09150904
#define XPB_NBI1_NBITM_QUEUESTATUS578 0x09150908
#define XPB_NBI1_NBITM_QUEUESTATUS579 0x0915090c
#define XPB_NBI1_NBITM_QUEUESTATUS580 0x09150910
#define XPB_NBI1_NBITM_QUEUESTATUS581 0x09150914
#define XPB_NBI1_NBITM_QUEUESTATUS582 0x09150918
#define XPB_NBI1_NBITM_QUEUESTATUS583 0x0915091c
#define XPB_NBI1_NBITM_QUEUESTATUS584 0x09150920
#define XPB_NBI1_NBITM_QUEUESTATUS585 0x09150924
#define XPB_NBI1_NBITM_QUEUESTATUS586 0x09150928
#define XPB_NBI1_NBITM_QUEUESTATUS587 0x0915092c
#define XPB_NBI1_NBITM_QUEUESTATUS588 0x09150930
#define XPB_NBI1_NBITM_QUEUESTATUS589 0x09150934
#define XPB_NBI1_NBITM_QUEUESTATUS590 0x09150938
#define XPB_NBI1_NBITM_QUEUESTATUS591 0x0915093c
#define XPB_NBI1_NBITM_QUEUESTATUS592 0x09150940
#define XPB_NBI1_NBITM_QUEUESTATUS593 0x09150944
#define XPB_NBI1_NBITM_QUEUESTATUS594 0x09150948
#define XPB_NBI1_NBITM_QUEUESTATUS595 0x0915094c
#define XPB_NBI1_NBITM_QUEUESTATUS596 0x09150950
#define XPB_NBI1_NBITM_QUEUESTATUS597 0x09150954
#define XPB_NBI1_NBITM_QUEUESTATUS598 0x09150958
#define XPB_NBI1_NBITM_QUEUESTATUS599 0x0915095c
#define XPB_NBI1_NBITM_QUEUESTATUS600 0x09150960
#define XPB_NBI1_NBITM_QUEUESTATUS601 0x09150964
#define XPB_NBI1_NBITM_QUEUESTATUS602 0x09150968
#define XPB_NBI1_NBITM_QUEUESTATUS603 0x0915096c
#define XPB_NBI1_NBITM_QUEUESTATUS604 0x09150970
#define XPB_NBI1_NBITM_QUEUESTATUS605 0x09150974
#define XPB_NBI1_NBITM_QUEUESTATUS606 0x09150978
#define XPB_NBI1_NBITM_QUEUESTATUS607 0x0915097c
#define XPB_NBI1_NBITM_QUEUESTATUS608 0x09150980
#define XPB_NBI1_NBITM_QUEUESTATUS609 0x09150984
#define XPB_NBI1_NBITM_QUEUESTATUS610 0x09150988
#define XPB_NBI1_NBITM_QUEUESTATUS611 0x0915098c
#define XPB_NBI1_NBITM_QUEUESTATUS612 0x09150990
#define XPB_NBI1_NBITM_QUEUESTATUS613 0x09150994
#define XPB_NBI1_NBITM_QUEUESTATUS614 0x09150998
#define XPB_NBI1_NBITM_QUEUESTATUS615 0x0915099c
#define XPB_NBI1_NBITM_QUEUESTATUS616 0x091509a0
#define XPB_NBI1_NBITM_QUEUESTATUS617 0x091509a4
#define XPB_NBI1_NBITM_QUEUESTATUS618 0x091509a8
#define XPB_NBI1_NBITM_QUEUESTATUS619 0x091509ac
#define XPB_NBI1_NBITM_QUEUESTATUS620 0x091509b0
#define XPB_NBI1_NBITM_QUEUESTATUS621 0x091509b4
#define XPB_NBI1_NBITM_QUEUESTATUS622 0x091509b8
#define XPB_NBI1_NBITM_QUEUESTATUS623 0x091509bc
#define XPB_NBI1_NBITM_QUEUESTATUS624 0x091509c0
#define XPB_NBI1_NBITM_QUEUESTATUS625 0x091509c4
#define XPB_NBI1_NBITM_QUEUESTATUS626 0x091509c8
#define XPB_NBI1_NBITM_QUEUESTATUS627 0x091509cc
#define XPB_NBI1_NBITM_QUEUESTATUS628 0x091509d0
#define XPB_NBI1_NBITM_QUEUESTATUS629 0x091509d4
#define XPB_NBI1_NBITM_QUEUESTATUS630 0x091509d8
#define XPB_NBI1_NBITM_QUEUESTATUS631 0x091509dc
#define XPB_NBI1_NBITM_QUEUESTATUS632 0x091509e0
#define XPB_NBI1_NBITM_QUEUESTATUS633 0x091509e4
#define XPB_NBI1_NBITM_QUEUESTATUS634 0x091509e8
#define XPB_NBI1_NBITM_QUEUESTATUS635 0x091509ec
#define XPB_NBI1_NBITM_QUEUESTATUS636 0x091509f0
#define XPB_NBI1_NBITM_QUEUESTATUS637 0x091509f4
#define XPB_NBI1_NBITM_QUEUESTATUS638 0x091509f8
#define XPB_NBI1_NBITM_QUEUESTATUS639 0x091509fc
#define XPB_NBI1_NBITM_QUEUESTATUS640 0x09150a00
#define XPB_NBI1_NBITM_QUEUESTATUS641 0x09150a04
#define XPB_NBI1_NBITM_QUEUESTATUS642 0x09150a08
#define XPB_NBI1_NBITM_QUEUESTATUS643 0x09150a0c
#define XPB_NBI1_NBITM_QUEUESTATUS644 0x09150a10
#define XPB_NBI1_NBITM_QUEUESTATUS645 0x09150a14
#define XPB_NBI1_NBITM_QUEUESTATUS646 0x09150a18
#define XPB_NBI1_NBITM_QUEUESTATUS647 0x09150a1c
#define XPB_NBI1_NBITM_QUEUESTATUS648 0x09150a20
#define XPB_NBI1_NBITM_QUEUESTATUS649 0x09150a24
#define XPB_NBI1_NBITM_QUEUESTATUS650 0x09150a28
#define XPB_NBI1_NBITM_QUEUESTATUS651 0x09150a2c
#define XPB_NBI1_NBITM_QUEUESTATUS652 0x09150a30
#define XPB_NBI1_NBITM_QUEUESTATUS653 0x09150a34
#define XPB_NBI1_NBITM_QUEUESTATUS654 0x09150a38
#define XPB_NBI1_NBITM_QUEUESTATUS655 0x09150a3c
#define XPB_NBI1_NBITM_QUEUESTATUS656 0x09150a40
#define XPB_NBI1_NBITM_QUEUESTATUS657 0x09150a44
#define XPB_NBI1_NBITM_QUEUESTATUS658 0x09150a48
#define XPB_NBI1_NBITM_QUEUESTATUS659 0x09150a4c
#define XPB_NBI1_NBITM_QUEUESTATUS660 0x09150a50
#define XPB_NBI1_NBITM_QUEUESTATUS661 0x09150a54
#define XPB_NBI1_NBITM_QUEUESTATUS662 0x09150a58
#define XPB_NBI1_NBITM_QUEUESTATUS663 0x09150a5c
#define XPB_NBI1_NBITM_QUEUESTATUS664 0x09150a60
#define XPB_NBI1_NBITM_QUEUESTATUS665 0x09150a64
#define XPB_NBI1_NBITM_QUEUESTATUS666 0x09150a68
#define XPB_NBI1_NBITM_QUEUESTATUS667 0x09150a6c
#define XPB_NBI1_NBITM_QUEUESTATUS668 0x09150a70
#define XPB_NBI1_NBITM_QUEUESTATUS669 0x09150a74
#define XPB_NBI1_NBITM_QUEUESTATUS670 0x09150a78
#define XPB_NBI1_NBITM_QUEUESTATUS671 0x09150a7c
#define XPB_NBI1_NBITM_QUEUESTATUS672 0x09150a80
#define XPB_NBI1_NBITM_QUEUESTATUS673 0x09150a84
#define XPB_NBI1_NBITM_QUEUESTATUS674 0x09150a88
#define XPB_NBI1_NBITM_QUEUESTATUS675 0x09150a8c
#define XPB_NBI1_NBITM_QUEUESTATUS676 0x09150a90
#define XPB_NBI1_NBITM_QUEUESTATUS677 0x09150a94
#define XPB_NBI1_NBITM_QUEUESTATUS678 0x09150a98
#define XPB_NBI1_NBITM_QUEUESTATUS679 0x09150a9c
#define XPB_NBI1_NBITM_QUEUESTATUS680 0x09150aa0
#define XPB_NBI1_NBITM_QUEUESTATUS681 0x09150aa4
#define XPB_NBI1_NBITM_QUEUESTATUS682 0x09150aa8
#define XPB_NBI1_NBITM_QUEUESTATUS683 0x09150aac
#define XPB_NBI1_NBITM_QUEUESTATUS684 0x09150ab0
#define XPB_NBI1_NBITM_QUEUESTATUS685 0x09150ab4
#define XPB_NBI1_NBITM_QUEUESTATUS686 0x09150ab8
#define XPB_NBI1_NBITM_QUEUESTATUS687 0x09150abc
#define XPB_NBI1_NBITM_QUEUESTATUS688 0x09150ac0
#define XPB_NBI1_NBITM_QUEUESTATUS689 0x09150ac4
#define XPB_NBI1_NBITM_QUEUESTATUS690 0x09150ac8
#define XPB_NBI1_NBITM_QUEUESTATUS691 0x09150acc
#define XPB_NBI1_NBITM_QUEUESTATUS692 0x09150ad0
#define XPB_NBI1_NBITM_QUEUESTATUS693 0x09150ad4
#define XPB_NBI1_NBITM_QUEUESTATUS694 0x09150ad8
#define XPB_NBI1_NBITM_QUEUESTATUS695 0x09150adc
#define XPB_NBI1_NBITM_QUEUESTATUS696 0x09150ae0
#define XPB_NBI1_NBITM_QUEUESTATUS697 0x09150ae4
#define XPB_NBI1_NBITM_QUEUESTATUS698 0x09150ae8
#define XPB_NBI1_NBITM_QUEUESTATUS699 0x09150aec
#define XPB_NBI1_NBITM_QUEUESTATUS700 0x09150af0
#define XPB_NBI1_NBITM_QUEUESTATUS701 0x09150af4
#define XPB_NBI1_NBITM_QUEUESTATUS702 0x09150af8
#define XPB_NBI1_NBITM_QUEUESTATUS703 0x09150afc
#define XPB_NBI1_NBITM_QUEUESTATUS704 0x09150b00
#define XPB_NBI1_NBITM_QUEUESTATUS705 0x09150b04
#define XPB_NBI1_NBITM_QUEUESTATUS706 0x09150b08
#define XPB_NBI1_NBITM_QUEUESTATUS707 0x09150b0c
#define XPB_NBI1_NBITM_QUEUESTATUS708 0x09150b10
#define XPB_NBI1_NBITM_QUEUESTATUS709 0x09150b14
#define XPB_NBI1_NBITM_QUEUESTATUS710 0x09150b18
#define XPB_NBI1_NBITM_QUEUESTATUS711 0x09150b1c
#define XPB_NBI1_NBITM_QUEUESTATUS712 0x09150b20
#define XPB_NBI1_NBITM_QUEUESTATUS713 0x09150b24
#define XPB_NBI1_NBITM_QUEUESTATUS714 0x09150b28
#define XPB_NBI1_NBITM_QUEUESTATUS715 0x09150b2c
#define XPB_NBI1_NBITM_QUEUESTATUS716 0x09150b30
#define XPB_NBI1_NBITM_QUEUESTATUS717 0x09150b34
#define XPB_NBI1_NBITM_QUEUESTATUS718 0x09150b38
#define XPB_NBI1_NBITM_QUEUESTATUS719 0x09150b3c
#define XPB_NBI1_NBITM_QUEUESTATUS720 0x09150b40
#define XPB_NBI1_NBITM_QUEUESTATUS721 0x09150b44
#define XPB_NBI1_NBITM_QUEUESTATUS722 0x09150b48
#define XPB_NBI1_NBITM_QUEUESTATUS723 0x09150b4c
#define XPB_NBI1_NBITM_QUEUESTATUS724 0x09150b50
#define XPB_NBI1_NBITM_QUEUESTATUS725 0x09150b54
#define XPB_NBI1_NBITM_QUEUESTATUS726 0x09150b58
#define XPB_NBI1_NBITM_QUEUESTATUS727 0x09150b5c
#define XPB_NBI1_NBITM_QUEUESTATUS728 0x09150b60
#define XPB_NBI1_NBITM_QUEUESTATUS729 0x09150b64
#define XPB_NBI1_NBITM_QUEUESTATUS730 0x09150b68
#define XPB_NBI1_NBITM_QUEUESTATUS731 0x09150b6c
#define XPB_NBI1_NBITM_QUEUESTATUS732 0x09150b70
#define XPB_NBI1_NBITM_QUEUESTATUS733 0x09150b74
#define XPB_NBI1_NBITM_QUEUESTATUS734 0x09150b78
#define XPB_NBI1_NBITM_QUEUESTATUS735 0x09150b7c
#define XPB_NBI1_NBITM_QUEUESTATUS736 0x09150b80
#define XPB_NBI1_NBITM_QUEUESTATUS737 0x09150b84
#define XPB_NBI1_NBITM_QUEUESTATUS738 0x09150b88
#define XPB_NBI1_NBITM_QUEUESTATUS739 0x09150b8c
#define XPB_NBI1_NBITM_QUEUESTATUS740 0x09150b90
#define XPB_NBI1_NBITM_QUEUESTATUS741 0x09150b94
#define XPB_NBI1_NBITM_QUEUESTATUS742 0x09150b98
#define XPB_NBI1_NBITM_QUEUESTATUS743 0x09150b9c
#define XPB_NBI1_NBITM_QUEUESTATUS744 0x09150ba0
#define XPB_NBI1_NBITM_QUEUESTATUS745 0x09150ba4
#define XPB_NBI1_NBITM_QUEUESTATUS746 0x09150ba8
#define XPB_NBI1_NBITM_QUEUESTATUS747 0x09150bac
#define XPB_NBI1_NBITM_QUEUESTATUS748 0x09150bb0
#define XPB_NBI1_NBITM_QUEUESTATUS749 0x09150bb4
#define XPB_NBI1_NBITM_QUEUESTATUS750 0x09150bb8
#define XPB_NBI1_NBITM_QUEUESTATUS751 0x09150bbc
#define XPB_NBI1_NBITM_QUEUESTATUS752 0x09150bc0
#define XPB_NBI1_NBITM_QUEUESTATUS753 0x09150bc4
#define XPB_NBI1_NBITM_QUEUESTATUS754 0x09150bc8
#define XPB_NBI1_NBITM_QUEUESTATUS755 0x09150bcc
#define XPB_NBI1_NBITM_QUEUESTATUS756 0x09150bd0
#define XPB_NBI1_NBITM_QUEUESTATUS757 0x09150bd4
#define XPB_NBI1_NBITM_QUEUESTATUS758 0x09150bd8
#define XPB_NBI1_NBITM_QUEUESTATUS759 0x09150bdc
#define XPB_NBI1_NBITM_QUEUESTATUS760 0x09150be0
#define XPB_NBI1_NBITM_QUEUESTATUS761 0x09150be4
#define XPB_NBI1_NBITM_QUEUESTATUS762 0x09150be8
#define XPB_NBI1_NBITM_QUEUESTATUS763 0x09150bec
#define XPB_NBI1_NBITM_QUEUESTATUS764 0x09150bf0
#define XPB_NBI1_NBITM_QUEUESTATUS765 0x09150bf4
#define XPB_NBI1_NBITM_QUEUESTATUS766 0x09150bf8
#define XPB_NBI1_NBITM_QUEUESTATUS767 0x09150bfc
#define XPB_NBI1_NBITM_QUEUESTATUS768 0x09150c00
#define XPB_NBI1_NBITM_QUEUESTATUS769 0x09150c04
#define XPB_NBI1_NBITM_QUEUESTATUS770 0x09150c08
#define XPB_NBI1_NBITM_QUEUESTATUS771 0x09150c0c
#define XPB_NBI1_NBITM_QUEUESTATUS772 0x09150c10
#define XPB_NBI1_NBITM_QUEUESTATUS773 0x09150c14
#define XPB_NBI1_NBITM_QUEUESTATUS774 0x09150c18
#define XPB_NBI1_NBITM_QUEUESTATUS775 0x09150c1c
#define XPB_NBI1_NBITM_QUEUESTATUS776 0x09150c20
#define XPB_NBI1_NBITM_QUEUESTATUS777 0x09150c24
#define XPB_NBI1_NBITM_QUEUESTATUS778 0x09150c28
#define XPB_NBI1_NBITM_QUEUESTATUS779 0x09150c2c
#define XPB_NBI1_NBITM_QUEUESTATUS780 0x09150c30
#define XPB_NBI1_NBITM_QUEUESTATUS781 0x09150c34
#define XPB_NBI1_NBITM_QUEUESTATUS782 0x09150c38
#define XPB_NBI1_NBITM_QUEUESTATUS783 0x09150c3c
#define XPB_NBI1_NBITM_QUEUESTATUS784 0x09150c40
#define XPB_NBI1_NBITM_QUEUESTATUS785 0x09150c44
#define XPB_NBI1_NBITM_QUEUESTATUS786 0x09150c48
#define XPB_NBI1_NBITM_QUEUESTATUS787 0x09150c4c
#define XPB_NBI1_NBITM_QUEUESTATUS788 0x09150c50
#define XPB_NBI1_NBITM_QUEUESTATUS789 0x09150c54
#define XPB_NBI1_NBITM_QUEUESTATUS790 0x09150c58
#define XPB_NBI1_NBITM_QUEUESTATUS791 0x09150c5c
#define XPB_NBI1_NBITM_QUEUESTATUS792 0x09150c60
#define XPB_NBI1_NBITM_QUEUESTATUS793 0x09150c64
#define XPB_NBI1_NBITM_QUEUESTATUS794 0x09150c68
#define XPB_NBI1_NBITM_QUEUESTATUS795 0x09150c6c
#define XPB_NBI1_NBITM_QUEUESTATUS796 0x09150c70
#define XPB_NBI1_NBITM_QUEUESTATUS797 0x09150c74
#define XPB_NBI1_NBITM_QUEUESTATUS798 0x09150c78
#define XPB_NBI1_NBITM_QUEUESTATUS799 0x09150c7c
#define XPB_NBI1_NBITM_QUEUESTATUS800 0x09150c80
#define XPB_NBI1_NBITM_QUEUESTATUS801 0x09150c84
#define XPB_NBI1_NBITM_QUEUESTATUS802 0x09150c88
#define XPB_NBI1_NBITM_QUEUESTATUS803 0x09150c8c
#define XPB_NBI1_NBITM_QUEUESTATUS804 0x09150c90
#define XPB_NBI1_NBITM_QUEUESTATUS805 0x09150c94
#define XPB_NBI1_NBITM_QUEUESTATUS806 0x09150c98
#define XPB_NBI1_NBITM_QUEUESTATUS807 0x09150c9c
#define XPB_NBI1_NBITM_QUEUESTATUS808 0x09150ca0
#define XPB_NBI1_NBITM_QUEUESTATUS809 0x09150ca4
#define XPB_NBI1_NBITM_QUEUESTATUS810 0x09150ca8
#define XPB_NBI1_NBITM_QUEUESTATUS811 0x09150cac
#define XPB_NBI1_NBITM_QUEUESTATUS812 0x09150cb0
#define XPB_NBI1_NBITM_QUEUESTATUS813 0x09150cb4
#define XPB_NBI1_NBITM_QUEUESTATUS814 0x09150cb8
#define XPB_NBI1_NBITM_QUEUESTATUS815 0x09150cbc
#define XPB_NBI1_NBITM_QUEUESTATUS816 0x09150cc0
#define XPB_NBI1_NBITM_QUEUESTATUS817 0x09150cc4
#define XPB_NBI1_NBITM_QUEUESTATUS818 0x09150cc8
#define XPB_NBI1_NBITM_QUEUESTATUS819 0x09150ccc
#define XPB_NBI1_NBITM_QUEUESTATUS820 0x09150cd0
#define XPB_NBI1_NBITM_QUEUESTATUS821 0x09150cd4
#define XPB_NBI1_NBITM_QUEUESTATUS822 0x09150cd8
#define XPB_NBI1_NBITM_QUEUESTATUS823 0x09150cdc
#define XPB_NBI1_NBITM_QUEUESTATUS824 0x09150ce0
#define XPB_NBI1_NBITM_QUEUESTATUS825 0x09150ce4
#define XPB_NBI1_NBITM_QUEUESTATUS826 0x09150ce8
#define XPB_NBI1_NBITM_QUEUESTATUS827 0x09150cec
#define XPB_NBI1_NBITM_QUEUESTATUS828 0x09150cf0
#define XPB_NBI1_NBITM_QUEUESTATUS829 0x09150cf4
#define XPB_NBI1_NBITM_QUEUESTATUS830 0x09150cf8
#define XPB_NBI1_NBITM_QUEUESTATUS831 0x09150cfc
#define XPB_NBI1_NBITM_QUEUESTATUS832 0x09150d00
#define XPB_NBI1_NBITM_QUEUESTATUS833 0x09150d04
#define XPB_NBI1_NBITM_QUEUESTATUS834 0x09150d08
#define XPB_NBI1_NBITM_QUEUESTATUS835 0x09150d0c
#define XPB_NBI1_NBITM_QUEUESTATUS836 0x09150d10
#define XPB_NBI1_NBITM_QUEUESTATUS837 0x09150d14
#define XPB_NBI1_NBITM_QUEUESTATUS838 0x09150d18
#define XPB_NBI1_NBITM_QUEUESTATUS839 0x09150d1c
#define XPB_NBI1_NBITM_QUEUESTATUS840 0x09150d20
#define XPB_NBI1_NBITM_QUEUESTATUS841 0x09150d24
#define XPB_NBI1_NBITM_QUEUESTATUS842 0x09150d28
#define XPB_NBI1_NBITM_QUEUESTATUS843 0x09150d2c
#define XPB_NBI1_NBITM_QUEUESTATUS844 0x09150d30
#define XPB_NBI1_NBITM_QUEUESTATUS845 0x09150d34
#define XPB_NBI1_NBITM_QUEUESTATUS846 0x09150d38
#define XPB_NBI1_NBITM_QUEUESTATUS847 0x09150d3c
#define XPB_NBI1_NBITM_QUEUESTATUS848 0x09150d40
#define XPB_NBI1_NBITM_QUEUESTATUS849 0x09150d44
#define XPB_NBI1_NBITM_QUEUESTATUS850 0x09150d48
#define XPB_NBI1_NBITM_QUEUESTATUS851 0x09150d4c
#define XPB_NBI1_NBITM_QUEUESTATUS852 0x09150d50
#define XPB_NBI1_NBITM_QUEUESTATUS853 0x09150d54
#define XPB_NBI1_NBITM_QUEUESTATUS854 0x09150d58
#define XPB_NBI1_NBITM_QUEUESTATUS855 0x09150d5c
#define XPB_NBI1_NBITM_QUEUESTATUS856 0x09150d60
#define XPB_NBI1_NBITM_QUEUESTATUS857 0x09150d64
#define XPB_NBI1_NBITM_QUEUESTATUS858 0x09150d68
#define XPB_NBI1_NBITM_QUEUESTATUS859 0x09150d6c
#define XPB_NBI1_NBITM_QUEUESTATUS860 0x09150d70
#define XPB_NBI1_NBITM_QUEUESTATUS861 0x09150d74
#define XPB_NBI1_NBITM_QUEUESTATUS862 0x09150d78
#define XPB_NBI1_NBITM_QUEUESTATUS863 0x09150d7c
#define XPB_NBI1_NBITM_QUEUESTATUS864 0x09150d80
#define XPB_NBI1_NBITM_QUEUESTATUS865 0x09150d84
#define XPB_NBI1_NBITM_QUEUESTATUS866 0x09150d88
#define XPB_NBI1_NBITM_QUEUESTATUS867 0x09150d8c
#define XPB_NBI1_NBITM_QUEUESTATUS868 0x09150d90
#define XPB_NBI1_NBITM_QUEUESTATUS869 0x09150d94
#define XPB_NBI1_NBITM_QUEUESTATUS870 0x09150d98
#define XPB_NBI1_NBITM_QUEUESTATUS871 0x09150d9c
#define XPB_NBI1_NBITM_QUEUESTATUS872 0x09150da0
#define XPB_NBI1_NBITM_QUEUESTATUS873 0x09150da4
#define XPB_NBI1_NBITM_QUEUESTATUS874 0x09150da8
#define XPB_NBI1_NBITM_QUEUESTATUS875 0x09150dac
#define XPB_NBI1_NBITM_QUEUESTATUS876 0x09150db0
#define XPB_NBI1_NBITM_QUEUESTATUS877 0x09150db4
#define XPB_NBI1_NBITM_QUEUESTATUS878 0x09150db8
#define XPB_NBI1_NBITM_QUEUESTATUS879 0x09150dbc
#define XPB_NBI1_NBITM_QUEUESTATUS880 0x09150dc0
#define XPB_NBI1_NBITM_QUEUESTATUS881 0x09150dc4
#define XPB_NBI1_NBITM_QUEUESTATUS882 0x09150dc8
#define XPB_NBI1_NBITM_QUEUESTATUS883 0x09150dcc
#define XPB_NBI1_NBITM_QUEUESTATUS884 0x09150dd0
#define XPB_NBI1_NBITM_QUEUESTATUS885 0x09150dd4
#define XPB_NBI1_NBITM_QUEUESTATUS886 0x09150dd8
#define XPB_NBI1_NBITM_QUEUESTATUS887 0x09150ddc
#define XPB_NBI1_NBITM_QUEUESTATUS888 0x09150de0
#define XPB_NBI1_NBITM_QUEUESTATUS889 0x09150de4
#define XPB_NBI1_NBITM_QUEUESTATUS890 0x09150de8
#define XPB_NBI1_NBITM_QUEUESTATUS891 0x09150dec
#define XPB_NBI1_NBITM_QUEUESTATUS892 0x09150df0
#define XPB_NBI1_NBITM_QUEUESTATUS893 0x09150df4
#define XPB_NBI1_NBITM_QUEUESTATUS894 0x09150df8
#define XPB_NBI1_NBITM_QUEUESTATUS895 0x09150dfc
#define XPB_NBI1_NBITM_QUEUESTATUS896 0x09150e00
#define XPB_NBI1_NBITM_QUEUESTATUS897 0x09150e04
#define XPB_NBI1_NBITM_QUEUESTATUS898 0x09150e08
#define XPB_NBI1_NBITM_QUEUESTATUS899 0x09150e0c
#define XPB_NBI1_NBITM_QUEUESTATUS900 0x09150e10
#define XPB_NBI1_NBITM_QUEUESTATUS901 0x09150e14
#define XPB_NBI1_NBITM_QUEUESTATUS902 0x09150e18
#define XPB_NBI1_NBITM_QUEUESTATUS903 0x09150e1c
#define XPB_NBI1_NBITM_QUEUESTATUS904 0x09150e20
#define XPB_NBI1_NBITM_QUEUESTATUS905 0x09150e24
#define XPB_NBI1_NBITM_QUEUESTATUS906 0x09150e28
#define XPB_NBI1_NBITM_QUEUESTATUS907 0x09150e2c
#define XPB_NBI1_NBITM_QUEUESTATUS908 0x09150e30
#define XPB_NBI1_NBITM_QUEUESTATUS909 0x09150e34
#define XPB_NBI1_NBITM_QUEUESTATUS910 0x09150e38
#define XPB_NBI1_NBITM_QUEUESTATUS911 0x09150e3c
#define XPB_NBI1_NBITM_QUEUESTATUS912 0x09150e40
#define XPB_NBI1_NBITM_QUEUESTATUS913 0x09150e44
#define XPB_NBI1_NBITM_QUEUESTATUS914 0x09150e48
#define XPB_NBI1_NBITM_QUEUESTATUS915 0x09150e4c
#define XPB_NBI1_NBITM_QUEUESTATUS916 0x09150e50
#define XPB_NBI1_NBITM_QUEUESTATUS917 0x09150e54
#define XPB_NBI1_NBITM_QUEUESTATUS918 0x09150e58
#define XPB_NBI1_NBITM_QUEUESTATUS919 0x09150e5c
#define XPB_NBI1_NBITM_QUEUESTATUS920 0x09150e60
#define XPB_NBI1_NBITM_QUEUESTATUS921 0x09150e64
#define XPB_NBI1_NBITM_QUEUESTATUS922 0x09150e68
#define XPB_NBI1_NBITM_QUEUESTATUS923 0x09150e6c
#define XPB_NBI1_NBITM_QUEUESTATUS924 0x09150e70
#define XPB_NBI1_NBITM_QUEUESTATUS925 0x09150e74
#define XPB_NBI1_NBITM_QUEUESTATUS926 0x09150e78
#define XPB_NBI1_NBITM_QUEUESTATUS927 0x09150e7c
#define XPB_NBI1_NBITM_QUEUESTATUS928 0x09150e80
#define XPB_NBI1_NBITM_QUEUESTATUS929 0x09150e84
#define XPB_NBI1_NBITM_QUEUESTATUS930 0x09150e88
#define XPB_NBI1_NBITM_QUEUESTATUS931 0x09150e8c
#define XPB_NBI1_NBITM_QUEUESTATUS932 0x09150e90
#define XPB_NBI1_NBITM_QUEUESTATUS933 0x09150e94
#define XPB_NBI1_NBITM_QUEUESTATUS934 0x09150e98
#define XPB_NBI1_NBITM_QUEUESTATUS935 0x09150e9c
#define XPB_NBI1_NBITM_QUEUESTATUS936 0x09150ea0
#define XPB_NBI1_NBITM_QUEUESTATUS937 0x09150ea4
#define XPB_NBI1_NBITM_QUEUESTATUS938 0x09150ea8
#define XPB_NBI1_NBITM_QUEUESTATUS939 0x09150eac
#define XPB_NBI1_NBITM_QUEUESTATUS940 0x09150eb0
#define XPB_NBI1_NBITM_QUEUESTATUS941 0x09150eb4
#define XPB_NBI1_NBITM_QUEUESTATUS942 0x09150eb8
#define XPB_NBI1_NBITM_QUEUESTATUS943 0x09150ebc
#define XPB_NBI1_NBITM_QUEUESTATUS944 0x09150ec0
#define XPB_NBI1_NBITM_QUEUESTATUS945 0x09150ec4
#define XPB_NBI1_NBITM_QUEUESTATUS946 0x09150ec8
#define XPB_NBI1_NBITM_QUEUESTATUS947 0x09150ecc
#define XPB_NBI1_NBITM_QUEUESTATUS948 0x09150ed0
#define XPB_NBI1_NBITM_QUEUESTATUS949 0x09150ed4
#define XPB_NBI1_NBITM_QUEUESTATUS950 0x09150ed8
#define XPB_NBI1_NBITM_QUEUESTATUS951 0x09150edc
#define XPB_NBI1_NBITM_QUEUESTATUS952 0x09150ee0
#define XPB_NBI1_NBITM_QUEUESTATUS953 0x09150ee4
#define XPB_NBI1_NBITM_QUEUESTATUS954 0x09150ee8
#define XPB_NBI1_NBITM_QUEUESTATUS955 0x09150eec
#define XPB_NBI1_NBITM_QUEUESTATUS956 0x09150ef0
#define XPB_NBI1_NBITM_QUEUESTATUS957 0x09150ef4
#define XPB_NBI1_NBITM_QUEUESTATUS958 0x09150ef8
#define XPB_NBI1_NBITM_QUEUESTATUS959 0x09150efc
#define XPB_NBI1_NBITM_QUEUESTATUS960 0x09150f00
#define XPB_NBI1_NBITM_QUEUESTATUS961 0x09150f04
#define XPB_NBI1_NBITM_QUEUESTATUS962 0x09150f08
#define XPB_NBI1_NBITM_QUEUESTATUS963 0x09150f0c
#define XPB_NBI1_NBITM_QUEUESTATUS964 0x09150f10
#define XPB_NBI1_NBITM_QUEUESTATUS965 0x09150f14
#define XPB_NBI1_NBITM_QUEUESTATUS966 0x09150f18
#define XPB_NBI1_NBITM_QUEUESTATUS967 0x09150f1c
#define XPB_NBI1_NBITM_QUEUESTATUS968 0x09150f20
#define XPB_NBI1_NBITM_QUEUESTATUS969 0x09150f24
#define XPB_NBI1_NBITM_QUEUESTATUS970 0x09150f28
#define XPB_NBI1_NBITM_QUEUESTATUS971 0x09150f2c
#define XPB_NBI1_NBITM_QUEUESTATUS972 0x09150f30
#define XPB_NBI1_NBITM_QUEUESTATUS973 0x09150f34
#define XPB_NBI1_NBITM_QUEUESTATUS974 0x09150f38
#define XPB_NBI1_NBITM_QUEUESTATUS975 0x09150f3c
#define XPB_NBI1_NBITM_QUEUESTATUS976 0x09150f40
#define XPB_NBI1_NBITM_QUEUESTATUS977 0x09150f44
#define XPB_NBI1_NBITM_QUEUESTATUS978 0x09150f48
#define XPB_NBI1_NBITM_QUEUESTATUS979 0x09150f4c
#define XPB_NBI1_NBITM_QUEUESTATUS980 0x09150f50
#define XPB_NBI1_NBITM_QUEUESTATUS981 0x09150f54
#define XPB_NBI1_NBITM_QUEUESTATUS982 0x09150f58
#define XPB_NBI1_NBITM_QUEUESTATUS983 0x09150f5c
#define XPB_NBI1_NBITM_QUEUESTATUS984 0x09150f60
#define XPB_NBI1_NBITM_QUEUESTATUS985 0x09150f64
#define XPB_NBI1_NBITM_QUEUESTATUS986 0x09150f68
#define XPB_NBI1_NBITM_QUEUESTATUS987 0x09150f6c
#define XPB_NBI1_NBITM_QUEUESTATUS988 0x09150f70
#define XPB_NBI1_NBITM_QUEUESTATUS989 0x09150f74
#define XPB_NBI1_NBITM_QUEUESTATUS990 0x09150f78
#define XPB_NBI1_NBITM_QUEUESTATUS991 0x09150f7c
#define XPB_NBI1_NBITM_QUEUESTATUS992 0x09150f80
#define XPB_NBI1_NBITM_QUEUESTATUS993 0x09150f84
#define XPB_NBI1_NBITM_QUEUESTATUS994 0x09150f88
#define XPB_NBI1_NBITM_QUEUESTATUS995 0x09150f8c
#define XPB_NBI1_NBITM_QUEUESTATUS996 0x09150f90
#define XPB_NBI1_NBITM_QUEUESTATUS997 0x09150f94
#define XPB_NBI1_NBITM_QUEUESTATUS998 0x09150f98
#define XPB_NBI1_NBITM_QUEUESTATUS999 0x09150f9c
#define XPB_NBI1_NBITM_QUEUESTATUS1000 0x09150fa0
#define XPB_NBI1_NBITM_QUEUESTATUS1001 0x09150fa4
#define XPB_NBI1_NBITM_QUEUESTATUS1002 0x09150fa8
#define XPB_NBI1_NBITM_QUEUESTATUS1003 0x09150fac
#define XPB_NBI1_NBITM_QUEUESTATUS1004 0x09150fb0
#define XPB_NBI1_NBITM_QUEUESTATUS1005 0x09150fb4
#define XPB_NBI1_NBITM_QUEUESTATUS1006 0x09150fb8
#define XPB_NBI1_NBITM_QUEUESTATUS1007 0x09150fbc
#define XPB_NBI1_NBITM_QUEUESTATUS1008 0x09150fc0
#define XPB_NBI1_NBITM_QUEUESTATUS1009 0x09150fc4
#define XPB_NBI1_NBITM_QUEUESTATUS1010 0x09150fc8
#define XPB_NBI1_NBITM_QUEUESTATUS1011 0x09150fcc
#define XPB_NBI1_NBITM_QUEUESTATUS1012 0x09150fd0
#define XPB_NBI1_NBITM_QUEUESTATUS1013 0x09150fd4
#define XPB_NBI1_NBITM_QUEUESTATUS1014 0x09150fd8
#define XPB_NBI1_NBITM_QUEUESTATUS1015 0x09150fdc
#define XPB_NBI1_NBITM_QUEUESTATUS1016 0x09150fe0
#define XPB_NBI1_NBITM_QUEUESTATUS1017 0x09150fe4
#define XPB_NBI1_NBITM_QUEUESTATUS1018 0x09150fe8
#define XPB_NBI1_NBITM_QUEUESTATUS1019 0x09150fec
#define XPB_NBI1_NBITM_QUEUESTATUS1020 0x09150ff0
#define XPB_NBI1_NBITM_QUEUESTATUS1021 0x09150ff4
#define XPB_NBI1_NBITM_QUEUESTATUS1022 0x09150ff8
#define XPB_NBI1_NBITM_QUEUESTATUS1023 0x09150ffc
#define XPB_NBI1_NBITM_QUEUECONFIG0 0x09151000
#define XPB_NBI1_NBITM_QUEUECONFIG1 0x09151004
#define XPB_NBI1_NBITM_QUEUECONFIG2 0x09151008
#define XPB_NBI1_NBITM_QUEUECONFIG3 0x0915100c
#define XPB_NBI1_NBITM_QUEUECONFIG4 0x09151010
#define XPB_NBI1_NBITM_QUEUECONFIG5 0x09151014
#define XPB_NBI1_NBITM_QUEUECONFIG6 0x09151018
#define XPB_NBI1_NBITM_QUEUECONFIG7 0x0915101c
#define XPB_NBI1_NBITM_QUEUECONFIG8 0x09151020
#define XPB_NBI1_NBITM_QUEUECONFIG9 0x09151024
#define XPB_NBI1_NBITM_QUEUECONFIG10 0x09151028
#define XPB_NBI1_NBITM_QUEUECONFIG11 0x0915102c
#define XPB_NBI1_NBITM_QUEUECONFIG12 0x09151030
#define XPB_NBI1_NBITM_QUEUECONFIG13 0x09151034
#define XPB_NBI1_NBITM_QUEUECONFIG14 0x09151038
#define XPB_NBI1_NBITM_QUEUECONFIG15 0x0915103c
#define XPB_NBI1_NBITM_QUEUECONFIG16 0x09151040
#define XPB_NBI1_NBITM_QUEUECONFIG17 0x09151044
#define XPB_NBI1_NBITM_QUEUECONFIG18 0x09151048
#define XPB_NBI1_NBITM_QUEUECONFIG19 0x0915104c
#define XPB_NBI1_NBITM_QUEUECONFIG20 0x09151050
#define XPB_NBI1_NBITM_QUEUECONFIG21 0x09151054
#define XPB_NBI1_NBITM_QUEUECONFIG22 0x09151058
#define XPB_NBI1_NBITM_QUEUECONFIG23 0x0915105c
#define XPB_NBI1_NBITM_QUEUECONFIG24 0x09151060
#define XPB_NBI1_NBITM_QUEUECONFIG25 0x09151064
#define XPB_NBI1_NBITM_QUEUECONFIG26 0x09151068
#define XPB_NBI1_NBITM_QUEUECONFIG27 0x0915106c
#define XPB_NBI1_NBITM_QUEUECONFIG28 0x09151070
#define XPB_NBI1_NBITM_QUEUECONFIG29 0x09151074
#define XPB_NBI1_NBITM_QUEUECONFIG30 0x09151078
#define XPB_NBI1_NBITM_QUEUECONFIG31 0x0915107c
#define XPB_NBI1_NBITM_QUEUECONFIG32 0x09151080
#define XPB_NBI1_NBITM_QUEUECONFIG33 0x09151084
#define XPB_NBI1_NBITM_QUEUECONFIG34 0x09151088
#define XPB_NBI1_NBITM_QUEUECONFIG35 0x0915108c
#define XPB_NBI1_NBITM_QUEUECONFIG36 0x09151090
#define XPB_NBI1_NBITM_QUEUECONFIG37 0x09151094
#define XPB_NBI1_NBITM_QUEUECONFIG38 0x09151098
#define XPB_NBI1_NBITM_QUEUECONFIG39 0x0915109c
#define XPB_NBI1_NBITM_QUEUECONFIG40 0x091510a0
#define XPB_NBI1_NBITM_QUEUECONFIG41 0x091510a4
#define XPB_NBI1_NBITM_QUEUECONFIG42 0x091510a8
#define XPB_NBI1_NBITM_QUEUECONFIG43 0x091510ac
#define XPB_NBI1_NBITM_QUEUECONFIG44 0x091510b0
#define XPB_NBI1_NBITM_QUEUECONFIG45 0x091510b4
#define XPB_NBI1_NBITM_QUEUECONFIG46 0x091510b8
#define XPB_NBI1_NBITM_QUEUECONFIG47 0x091510bc
#define XPB_NBI1_NBITM_QUEUECONFIG48 0x091510c0
#define XPB_NBI1_NBITM_QUEUECONFIG49 0x091510c4
#define XPB_NBI1_NBITM_QUEUECONFIG50 0x091510c8
#define XPB_NBI1_NBITM_QUEUECONFIG51 0x091510cc
#define XPB_NBI1_NBITM_QUEUECONFIG52 0x091510d0
#define XPB_NBI1_NBITM_QUEUECONFIG53 0x091510d4
#define XPB_NBI1_NBITM_QUEUECONFIG54 0x091510d8
#define XPB_NBI1_NBITM_QUEUECONFIG55 0x091510dc
#define XPB_NBI1_NBITM_QUEUECONFIG56 0x091510e0
#define XPB_NBI1_NBITM_QUEUECONFIG57 0x091510e4
#define XPB_NBI1_NBITM_QUEUECONFIG58 0x091510e8
#define XPB_NBI1_NBITM_QUEUECONFIG59 0x091510ec
#define XPB_NBI1_NBITM_QUEUECONFIG60 0x091510f0
#define XPB_NBI1_NBITM_QUEUECONFIG61 0x091510f4
#define XPB_NBI1_NBITM_QUEUECONFIG62 0x091510f8
#define XPB_NBI1_NBITM_QUEUECONFIG63 0x091510fc
#define XPB_NBI1_NBITM_QUEUECONFIG64 0x09151100
#define XPB_NBI1_NBITM_QUEUECONFIG65 0x09151104
#define XPB_NBI1_NBITM_QUEUECONFIG66 0x09151108
#define XPB_NBI1_NBITM_QUEUECONFIG67 0x0915110c
#define XPB_NBI1_NBITM_QUEUECONFIG68 0x09151110
#define XPB_NBI1_NBITM_QUEUECONFIG69 0x09151114
#define XPB_NBI1_NBITM_QUEUECONFIG70 0x09151118
#define XPB_NBI1_NBITM_QUEUECONFIG71 0x0915111c
#define XPB_NBI1_NBITM_QUEUECONFIG72 0x09151120
#define XPB_NBI1_NBITM_QUEUECONFIG73 0x09151124
#define XPB_NBI1_NBITM_QUEUECONFIG74 0x09151128
#define XPB_NBI1_NBITM_QUEUECONFIG75 0x0915112c
#define XPB_NBI1_NBITM_QUEUECONFIG76 0x09151130
#define XPB_NBI1_NBITM_QUEUECONFIG77 0x09151134
#define XPB_NBI1_NBITM_QUEUECONFIG78 0x09151138
#define XPB_NBI1_NBITM_QUEUECONFIG79 0x0915113c
#define XPB_NBI1_NBITM_QUEUECONFIG80 0x09151140
#define XPB_NBI1_NBITM_QUEUECONFIG81 0x09151144
#define XPB_NBI1_NBITM_QUEUECONFIG82 0x09151148
#define XPB_NBI1_NBITM_QUEUECONFIG83 0x0915114c
#define XPB_NBI1_NBITM_QUEUECONFIG84 0x09151150
#define XPB_NBI1_NBITM_QUEUECONFIG85 0x09151154
#define XPB_NBI1_NBITM_QUEUECONFIG86 0x09151158
#define XPB_NBI1_NBITM_QUEUECONFIG87 0x0915115c
#define XPB_NBI1_NBITM_QUEUECONFIG88 0x09151160
#define XPB_NBI1_NBITM_QUEUECONFIG89 0x09151164
#define XPB_NBI1_NBITM_QUEUECONFIG90 0x09151168
#define XPB_NBI1_NBITM_QUEUECONFIG91 0x0915116c
#define XPB_NBI1_NBITM_QUEUECONFIG92 0x09151170
#define XPB_NBI1_NBITM_QUEUECONFIG93 0x09151174
#define XPB_NBI1_NBITM_QUEUECONFIG94 0x09151178
#define XPB_NBI1_NBITM_QUEUECONFIG95 0x0915117c
#define XPB_NBI1_NBITM_QUEUECONFIG96 0x09151180
#define XPB_NBI1_NBITM_QUEUECONFIG97 0x09151184
#define XPB_NBI1_NBITM_QUEUECONFIG98 0x09151188
#define XPB_NBI1_NBITM_QUEUECONFIG99 0x0915118c
#define XPB_NBI1_NBITM_QUEUECONFIG100 0x09151190
#define XPB_NBI1_NBITM_QUEUECONFIG101 0x09151194
#define XPB_NBI1_NBITM_QUEUECONFIG102 0x09151198
#define XPB_NBI1_NBITM_QUEUECONFIG103 0x0915119c
#define XPB_NBI1_NBITM_QUEUECONFIG104 0x091511a0
#define XPB_NBI1_NBITM_QUEUECONFIG105 0x091511a4
#define XPB_NBI1_NBITM_QUEUECONFIG106 0x091511a8
#define XPB_NBI1_NBITM_QUEUECONFIG107 0x091511ac
#define XPB_NBI1_NBITM_QUEUECONFIG108 0x091511b0
#define XPB_NBI1_NBITM_QUEUECONFIG109 0x091511b4
#define XPB_NBI1_NBITM_QUEUECONFIG110 0x091511b8
#define XPB_NBI1_NBITM_QUEUECONFIG111 0x091511bc
#define XPB_NBI1_NBITM_QUEUECONFIG112 0x091511c0
#define XPB_NBI1_NBITM_QUEUECONFIG113 0x091511c4
#define XPB_NBI1_NBITM_QUEUECONFIG114 0x091511c8
#define XPB_NBI1_NBITM_QUEUECONFIG115 0x091511cc
#define XPB_NBI1_NBITM_QUEUECONFIG116 0x091511d0
#define XPB_NBI1_NBITM_QUEUECONFIG117 0x091511d4
#define XPB_NBI1_NBITM_QUEUECONFIG118 0x091511d8
#define XPB_NBI1_NBITM_QUEUECONFIG119 0x091511dc
#define XPB_NBI1_NBITM_QUEUECONFIG120 0x091511e0
#define XPB_NBI1_NBITM_QUEUECONFIG121 0x091511e4
#define XPB_NBI1_NBITM_QUEUECONFIG122 0x091511e8
#define XPB_NBI1_NBITM_QUEUECONFIG123 0x091511ec
#define XPB_NBI1_NBITM_QUEUECONFIG124 0x091511f0
#define XPB_NBI1_NBITM_QUEUECONFIG125 0x091511f4
#define XPB_NBI1_NBITM_QUEUECONFIG126 0x091511f8
#define XPB_NBI1_NBITM_QUEUECONFIG127 0x091511fc
#define XPB_NBI1_NBITM_QUEUECONFIG128 0x09151200
#define XPB_NBI1_NBITM_QUEUECONFIG129 0x09151204
#define XPB_NBI1_NBITM_QUEUECONFIG130 0x09151208
#define XPB_NBI1_NBITM_QUEUECONFIG131 0x0915120c
#define XPB_NBI1_NBITM_QUEUECONFIG132 0x09151210
#define XPB_NBI1_NBITM_QUEUECONFIG133 0x09151214
#define XPB_NBI1_NBITM_QUEUECONFIG134 0x09151218
#define XPB_NBI1_NBITM_QUEUECONFIG135 0x0915121c
#define XPB_NBI1_NBITM_QUEUECONFIG136 0x09151220
#define XPB_NBI1_NBITM_QUEUECONFIG137 0x09151224
#define XPB_NBI1_NBITM_QUEUECONFIG138 0x09151228
#define XPB_NBI1_NBITM_QUEUECONFIG139 0x0915122c
#define XPB_NBI1_NBITM_QUEUECONFIG140 0x09151230
#define XPB_NBI1_NBITM_QUEUECONFIG141 0x09151234
#define XPB_NBI1_NBITM_QUEUECONFIG142 0x09151238
#define XPB_NBI1_NBITM_QUEUECONFIG143 0x0915123c
#define XPB_NBI1_NBITM_QUEUECONFIG144 0x09151240
#define XPB_NBI1_NBITM_QUEUECONFIG145 0x09151244
#define XPB_NBI1_NBITM_QUEUECONFIG146 0x09151248
#define XPB_NBI1_NBITM_QUEUECONFIG147 0x0915124c
#define XPB_NBI1_NBITM_QUEUECONFIG148 0x09151250
#define XPB_NBI1_NBITM_QUEUECONFIG149 0x09151254
#define XPB_NBI1_NBITM_QUEUECONFIG150 0x09151258
#define XPB_NBI1_NBITM_QUEUECONFIG151 0x0915125c
#define XPB_NBI1_NBITM_QUEUECONFIG152 0x09151260
#define XPB_NBI1_NBITM_QUEUECONFIG153 0x09151264
#define XPB_NBI1_NBITM_QUEUECONFIG154 0x09151268
#define XPB_NBI1_NBITM_QUEUECONFIG155 0x0915126c
#define XPB_NBI1_NBITM_QUEUECONFIG156 0x09151270
#define XPB_NBI1_NBITM_QUEUECONFIG157 0x09151274
#define XPB_NBI1_NBITM_QUEUECONFIG158 0x09151278
#define XPB_NBI1_NBITM_QUEUECONFIG159 0x0915127c
#define XPB_NBI1_NBITM_QUEUECONFIG160 0x09151280
#define XPB_NBI1_NBITM_QUEUECONFIG161 0x09151284
#define XPB_NBI1_NBITM_QUEUECONFIG162 0x09151288
#define XPB_NBI1_NBITM_QUEUECONFIG163 0x0915128c
#define XPB_NBI1_NBITM_QUEUECONFIG164 0x09151290
#define XPB_NBI1_NBITM_QUEUECONFIG165 0x09151294
#define XPB_NBI1_NBITM_QUEUECONFIG166 0x09151298
#define XPB_NBI1_NBITM_QUEUECONFIG167 0x0915129c
#define XPB_NBI1_NBITM_QUEUECONFIG168 0x091512a0
#define XPB_NBI1_NBITM_QUEUECONFIG169 0x091512a4
#define XPB_NBI1_NBITM_QUEUECONFIG170 0x091512a8
#define XPB_NBI1_NBITM_QUEUECONFIG171 0x091512ac
#define XPB_NBI1_NBITM_QUEUECONFIG172 0x091512b0
#define XPB_NBI1_NBITM_QUEUECONFIG173 0x091512b4
#define XPB_NBI1_NBITM_QUEUECONFIG174 0x091512b8
#define XPB_NBI1_NBITM_QUEUECONFIG175 0x091512bc
#define XPB_NBI1_NBITM_QUEUECONFIG176 0x091512c0
#define XPB_NBI1_NBITM_QUEUECONFIG177 0x091512c4
#define XPB_NBI1_NBITM_QUEUECONFIG178 0x091512c8
#define XPB_NBI1_NBITM_QUEUECONFIG179 0x091512cc
#define XPB_NBI1_NBITM_QUEUECONFIG180 0x091512d0
#define XPB_NBI1_NBITM_QUEUECONFIG181 0x091512d4
#define XPB_NBI1_NBITM_QUEUECONFIG182 0x091512d8
#define XPB_NBI1_NBITM_QUEUECONFIG183 0x091512dc
#define XPB_NBI1_NBITM_QUEUECONFIG184 0x091512e0
#define XPB_NBI1_NBITM_QUEUECONFIG185 0x091512e4
#define XPB_NBI1_NBITM_QUEUECONFIG186 0x091512e8
#define XPB_NBI1_NBITM_QUEUECONFIG187 0x091512ec
#define XPB_NBI1_NBITM_QUEUECONFIG188 0x091512f0
#define XPB_NBI1_NBITM_QUEUECONFIG189 0x091512f4
#define XPB_NBI1_NBITM_QUEUECONFIG190 0x091512f8
#define XPB_NBI1_NBITM_QUEUECONFIG191 0x091512fc
#define XPB_NBI1_NBITM_QUEUECONFIG192 0x09151300
#define XPB_NBI1_NBITM_QUEUECONFIG193 0x09151304
#define XPB_NBI1_NBITM_QUEUECONFIG194 0x09151308
#define XPB_NBI1_NBITM_QUEUECONFIG195 0x0915130c
#define XPB_NBI1_NBITM_QUEUECONFIG196 0x09151310
#define XPB_NBI1_NBITM_QUEUECONFIG197 0x09151314
#define XPB_NBI1_NBITM_QUEUECONFIG198 0x09151318
#define XPB_NBI1_NBITM_QUEUECONFIG199 0x0915131c
#define XPB_NBI1_NBITM_QUEUECONFIG200 0x09151320
#define XPB_NBI1_NBITM_QUEUECONFIG201 0x09151324
#define XPB_NBI1_NBITM_QUEUECONFIG202 0x09151328
#define XPB_NBI1_NBITM_QUEUECONFIG203 0x0915132c
#define XPB_NBI1_NBITM_QUEUECONFIG204 0x09151330
#define XPB_NBI1_NBITM_QUEUECONFIG205 0x09151334
#define XPB_NBI1_NBITM_QUEUECONFIG206 0x09151338
#define XPB_NBI1_NBITM_QUEUECONFIG207 0x0915133c
#define XPB_NBI1_NBITM_QUEUECONFIG208 0x09151340
#define XPB_NBI1_NBITM_QUEUECONFIG209 0x09151344
#define XPB_NBI1_NBITM_QUEUECONFIG210 0x09151348
#define XPB_NBI1_NBITM_QUEUECONFIG211 0x0915134c
#define XPB_NBI1_NBITM_QUEUECONFIG212 0x09151350
#define XPB_NBI1_NBITM_QUEUECONFIG213 0x09151354
#define XPB_NBI1_NBITM_QUEUECONFIG214 0x09151358
#define XPB_NBI1_NBITM_QUEUECONFIG215 0x0915135c
#define XPB_NBI1_NBITM_QUEUECONFIG216 0x09151360
#define XPB_NBI1_NBITM_QUEUECONFIG217 0x09151364
#define XPB_NBI1_NBITM_QUEUECONFIG218 0x09151368
#define XPB_NBI1_NBITM_QUEUECONFIG219 0x0915136c
#define XPB_NBI1_NBITM_QUEUECONFIG220 0x09151370
#define XPB_NBI1_NBITM_QUEUECONFIG221 0x09151374
#define XPB_NBI1_NBITM_QUEUECONFIG222 0x09151378
#define XPB_NBI1_NBITM_QUEUECONFIG223 0x0915137c
#define XPB_NBI1_NBITM_QUEUECONFIG224 0x09151380
#define XPB_NBI1_NBITM_QUEUECONFIG225 0x09151384
#define XPB_NBI1_NBITM_QUEUECONFIG226 0x09151388
#define XPB_NBI1_NBITM_QUEUECONFIG227 0x0915138c
#define XPB_NBI1_NBITM_QUEUECONFIG228 0x09151390
#define XPB_NBI1_NBITM_QUEUECONFIG229 0x09151394
#define XPB_NBI1_NBITM_QUEUECONFIG230 0x09151398
#define XPB_NBI1_NBITM_QUEUECONFIG231 0x0915139c
#define XPB_NBI1_NBITM_QUEUECONFIG232 0x091513a0
#define XPB_NBI1_NBITM_QUEUECONFIG233 0x091513a4
#define XPB_NBI1_NBITM_QUEUECONFIG234 0x091513a8
#define XPB_NBI1_NBITM_QUEUECONFIG235 0x091513ac
#define XPB_NBI1_NBITM_QUEUECONFIG236 0x091513b0
#define XPB_NBI1_NBITM_QUEUECONFIG237 0x091513b4
#define XPB_NBI1_NBITM_QUEUECONFIG238 0x091513b8
#define XPB_NBI1_NBITM_QUEUECONFIG239 0x091513bc
#define XPB_NBI1_NBITM_QUEUECONFIG240 0x091513c0
#define XPB_NBI1_NBITM_QUEUECONFIG241 0x091513c4
#define XPB_NBI1_NBITM_QUEUECONFIG242 0x091513c8
#define XPB_NBI1_NBITM_QUEUECONFIG243 0x091513cc
#define XPB_NBI1_NBITM_QUEUECONFIG244 0x091513d0
#define XPB_NBI1_NBITM_QUEUECONFIG245 0x091513d4
#define XPB_NBI1_NBITM_QUEUECONFIG246 0x091513d8
#define XPB_NBI1_NBITM_QUEUECONFIG247 0x091513dc
#define XPB_NBI1_NBITM_QUEUECONFIG248 0x091513e0
#define XPB_NBI1_NBITM_QUEUECONFIG249 0x091513e4
#define XPB_NBI1_NBITM_QUEUECONFIG250 0x091513e8
#define XPB_NBI1_NBITM_QUEUECONFIG251 0x091513ec
#define XPB_NBI1_NBITM_QUEUECONFIG252 0x091513f0
#define XPB_NBI1_NBITM_QUEUECONFIG253 0x091513f4
#define XPB_NBI1_NBITM_QUEUECONFIG254 0x091513f8
#define XPB_NBI1_NBITM_QUEUECONFIG255 0x091513fc
#define XPB_NBI1_NBITM_QUEUECONFIG256 0x09151400
#define XPB_NBI1_NBITM_QUEUECONFIG257 0x09151404
#define XPB_NBI1_NBITM_QUEUECONFIG258 0x09151408
#define XPB_NBI1_NBITM_QUEUECONFIG259 0x0915140c
#define XPB_NBI1_NBITM_QUEUECONFIG260 0x09151410
#define XPB_NBI1_NBITM_QUEUECONFIG261 0x09151414
#define XPB_NBI1_NBITM_QUEUECONFIG262 0x09151418
#define XPB_NBI1_NBITM_QUEUECONFIG263 0x0915141c
#define XPB_NBI1_NBITM_QUEUECONFIG264 0x09151420
#define XPB_NBI1_NBITM_QUEUECONFIG265 0x09151424
#define XPB_NBI1_NBITM_QUEUECONFIG266 0x09151428
#define XPB_NBI1_NBITM_QUEUECONFIG267 0x0915142c
#define XPB_NBI1_NBITM_QUEUECONFIG268 0x09151430
#define XPB_NBI1_NBITM_QUEUECONFIG269 0x09151434
#define XPB_NBI1_NBITM_QUEUECONFIG270 0x09151438
#define XPB_NBI1_NBITM_QUEUECONFIG271 0x0915143c
#define XPB_NBI1_NBITM_QUEUECONFIG272 0x09151440
#define XPB_NBI1_NBITM_QUEUECONFIG273 0x09151444
#define XPB_NBI1_NBITM_QUEUECONFIG274 0x09151448
#define XPB_NBI1_NBITM_QUEUECONFIG275 0x0915144c
#define XPB_NBI1_NBITM_QUEUECONFIG276 0x09151450
#define XPB_NBI1_NBITM_QUEUECONFIG277 0x09151454
#define XPB_NBI1_NBITM_QUEUECONFIG278 0x09151458
#define XPB_NBI1_NBITM_QUEUECONFIG279 0x0915145c
#define XPB_NBI1_NBITM_QUEUECONFIG280 0x09151460
#define XPB_NBI1_NBITM_QUEUECONFIG281 0x09151464
#define XPB_NBI1_NBITM_QUEUECONFIG282 0x09151468
#define XPB_NBI1_NBITM_QUEUECONFIG283 0x0915146c
#define XPB_NBI1_NBITM_QUEUECONFIG284 0x09151470
#define XPB_NBI1_NBITM_QUEUECONFIG285 0x09151474
#define XPB_NBI1_NBITM_QUEUECONFIG286 0x09151478
#define XPB_NBI1_NBITM_QUEUECONFIG287 0x0915147c
#define XPB_NBI1_NBITM_QUEUECONFIG288 0x09151480
#define XPB_NBI1_NBITM_QUEUECONFIG289 0x09151484
#define XPB_NBI1_NBITM_QUEUECONFIG290 0x09151488
#define XPB_NBI1_NBITM_QUEUECONFIG291 0x0915148c
#define XPB_NBI1_NBITM_QUEUECONFIG292 0x09151490
#define XPB_NBI1_NBITM_QUEUECONFIG293 0x09151494
#define XPB_NBI1_NBITM_QUEUECONFIG294 0x09151498
#define XPB_NBI1_NBITM_QUEUECONFIG295 0x0915149c
#define XPB_NBI1_NBITM_QUEUECONFIG296 0x091514a0
#define XPB_NBI1_NBITM_QUEUECONFIG297 0x091514a4
#define XPB_NBI1_NBITM_QUEUECONFIG298 0x091514a8
#define XPB_NBI1_NBITM_QUEUECONFIG299 0x091514ac
#define XPB_NBI1_NBITM_QUEUECONFIG300 0x091514b0
#define XPB_NBI1_NBITM_QUEUECONFIG301 0x091514b4
#define XPB_NBI1_NBITM_QUEUECONFIG302 0x091514b8
#define XPB_NBI1_NBITM_QUEUECONFIG303 0x091514bc
#define XPB_NBI1_NBITM_QUEUECONFIG304 0x091514c0
#define XPB_NBI1_NBITM_QUEUECONFIG305 0x091514c4
#define XPB_NBI1_NBITM_QUEUECONFIG306 0x091514c8
#define XPB_NBI1_NBITM_QUEUECONFIG307 0x091514cc
#define XPB_NBI1_NBITM_QUEUECONFIG308 0x091514d0
#define XPB_NBI1_NBITM_QUEUECONFIG309 0x091514d4
#define XPB_NBI1_NBITM_QUEUECONFIG310 0x091514d8
#define XPB_NBI1_NBITM_QUEUECONFIG311 0x091514dc
#define XPB_NBI1_NBITM_QUEUECONFIG312 0x091514e0
#define XPB_NBI1_NBITM_QUEUECONFIG313 0x091514e4
#define XPB_NBI1_NBITM_QUEUECONFIG314 0x091514e8
#define XPB_NBI1_NBITM_QUEUECONFIG315 0x091514ec
#define XPB_NBI1_NBITM_QUEUECONFIG316 0x091514f0
#define XPB_NBI1_NBITM_QUEUECONFIG317 0x091514f4
#define XPB_NBI1_NBITM_QUEUECONFIG318 0x091514f8
#define XPB_NBI1_NBITM_QUEUECONFIG319 0x091514fc
#define XPB_NBI1_NBITM_QUEUECONFIG320 0x09151500
#define XPB_NBI1_NBITM_QUEUECONFIG321 0x09151504
#define XPB_NBI1_NBITM_QUEUECONFIG322 0x09151508
#define XPB_NBI1_NBITM_QUEUECONFIG323 0x0915150c
#define XPB_NBI1_NBITM_QUEUECONFIG324 0x09151510
#define XPB_NBI1_NBITM_QUEUECONFIG325 0x09151514
#define XPB_NBI1_NBITM_QUEUECONFIG326 0x09151518
#define XPB_NBI1_NBITM_QUEUECONFIG327 0x0915151c
#define XPB_NBI1_NBITM_QUEUECONFIG328 0x09151520
#define XPB_NBI1_NBITM_QUEUECONFIG329 0x09151524
#define XPB_NBI1_NBITM_QUEUECONFIG330 0x09151528
#define XPB_NBI1_NBITM_QUEUECONFIG331 0x0915152c
#define XPB_NBI1_NBITM_QUEUECONFIG332 0x09151530
#define XPB_NBI1_NBITM_QUEUECONFIG333 0x09151534
#define XPB_NBI1_NBITM_QUEUECONFIG334 0x09151538
#define XPB_NBI1_NBITM_QUEUECONFIG335 0x0915153c
#define XPB_NBI1_NBITM_QUEUECONFIG336 0x09151540
#define XPB_NBI1_NBITM_QUEUECONFIG337 0x09151544
#define XPB_NBI1_NBITM_QUEUECONFIG338 0x09151548
#define XPB_NBI1_NBITM_QUEUECONFIG339 0x0915154c
#define XPB_NBI1_NBITM_QUEUECONFIG340 0x09151550
#define XPB_NBI1_NBITM_QUEUECONFIG341 0x09151554
#define XPB_NBI1_NBITM_QUEUECONFIG342 0x09151558
#define XPB_NBI1_NBITM_QUEUECONFIG343 0x0915155c
#define XPB_NBI1_NBITM_QUEUECONFIG344 0x09151560
#define XPB_NBI1_NBITM_QUEUECONFIG345 0x09151564
#define XPB_NBI1_NBITM_QUEUECONFIG346 0x09151568
#define XPB_NBI1_NBITM_QUEUECONFIG347 0x0915156c
#define XPB_NBI1_NBITM_QUEUECONFIG348 0x09151570
#define XPB_NBI1_NBITM_QUEUECONFIG349 0x09151574
#define XPB_NBI1_NBITM_QUEUECONFIG350 0x09151578
#define XPB_NBI1_NBITM_QUEUECONFIG351 0x0915157c
#define XPB_NBI1_NBITM_QUEUECONFIG352 0x09151580
#define XPB_NBI1_NBITM_QUEUECONFIG353 0x09151584
#define XPB_NBI1_NBITM_QUEUECONFIG354 0x09151588
#define XPB_NBI1_NBITM_QUEUECONFIG355 0x0915158c
#define XPB_NBI1_NBITM_QUEUECONFIG356 0x09151590
#define XPB_NBI1_NBITM_QUEUECONFIG357 0x09151594
#define XPB_NBI1_NBITM_QUEUECONFIG358 0x09151598
#define XPB_NBI1_NBITM_QUEUECONFIG359 0x0915159c
#define XPB_NBI1_NBITM_QUEUECONFIG360 0x091515a0
#define XPB_NBI1_NBITM_QUEUECONFIG361 0x091515a4
#define XPB_NBI1_NBITM_QUEUECONFIG362 0x091515a8
#define XPB_NBI1_NBITM_QUEUECONFIG363 0x091515ac
#define XPB_NBI1_NBITM_QUEUECONFIG364 0x091515b0
#define XPB_NBI1_NBITM_QUEUECONFIG365 0x091515b4
#define XPB_NBI1_NBITM_QUEUECONFIG366 0x091515b8
#define XPB_NBI1_NBITM_QUEUECONFIG367 0x091515bc
#define XPB_NBI1_NBITM_QUEUECONFIG368 0x091515c0
#define XPB_NBI1_NBITM_QUEUECONFIG369 0x091515c4
#define XPB_NBI1_NBITM_QUEUECONFIG370 0x091515c8
#define XPB_NBI1_NBITM_QUEUECONFIG371 0x091515cc
#define XPB_NBI1_NBITM_QUEUECONFIG372 0x091515d0
#define XPB_NBI1_NBITM_QUEUECONFIG373 0x091515d4
#define XPB_NBI1_NBITM_QUEUECONFIG374 0x091515d8
#define XPB_NBI1_NBITM_QUEUECONFIG375 0x091515dc
#define XPB_NBI1_NBITM_QUEUECONFIG376 0x091515e0
#define XPB_NBI1_NBITM_QUEUECONFIG377 0x091515e4
#define XPB_NBI1_NBITM_QUEUECONFIG378 0x091515e8
#define XPB_NBI1_NBITM_QUEUECONFIG379 0x091515ec
#define XPB_NBI1_NBITM_QUEUECONFIG380 0x091515f0
#define XPB_NBI1_NBITM_QUEUECONFIG381 0x091515f4
#define XPB_NBI1_NBITM_QUEUECONFIG382 0x091515f8
#define XPB_NBI1_NBITM_QUEUECONFIG383 0x091515fc
#define XPB_NBI1_NBITM_QUEUECONFIG384 0x09151600
#define XPB_NBI1_NBITM_QUEUECONFIG385 0x09151604
#define XPB_NBI1_NBITM_QUEUECONFIG386 0x09151608
#define XPB_NBI1_NBITM_QUEUECONFIG387 0x0915160c
#define XPB_NBI1_NBITM_QUEUECONFIG388 0x09151610
#define XPB_NBI1_NBITM_QUEUECONFIG389 0x09151614
#define XPB_NBI1_NBITM_QUEUECONFIG390 0x09151618
#define XPB_NBI1_NBITM_QUEUECONFIG391 0x0915161c
#define XPB_NBI1_NBITM_QUEUECONFIG392 0x09151620
#define XPB_NBI1_NBITM_QUEUECONFIG393 0x09151624
#define XPB_NBI1_NBITM_QUEUECONFIG394 0x09151628
#define XPB_NBI1_NBITM_QUEUECONFIG395 0x0915162c
#define XPB_NBI1_NBITM_QUEUECONFIG396 0x09151630
#define XPB_NBI1_NBITM_QUEUECONFIG397 0x09151634
#define XPB_NBI1_NBITM_QUEUECONFIG398 0x09151638
#define XPB_NBI1_NBITM_QUEUECONFIG399 0x0915163c
#define XPB_NBI1_NBITM_QUEUECONFIG400 0x09151640
#define XPB_NBI1_NBITM_QUEUECONFIG401 0x09151644
#define XPB_NBI1_NBITM_QUEUECONFIG402 0x09151648
#define XPB_NBI1_NBITM_QUEUECONFIG403 0x0915164c
#define XPB_NBI1_NBITM_QUEUECONFIG404 0x09151650
#define XPB_NBI1_NBITM_QUEUECONFIG405 0x09151654
#define XPB_NBI1_NBITM_QUEUECONFIG406 0x09151658
#define XPB_NBI1_NBITM_QUEUECONFIG407 0x0915165c
#define XPB_NBI1_NBITM_QUEUECONFIG408 0x09151660
#define XPB_NBI1_NBITM_QUEUECONFIG409 0x09151664
#define XPB_NBI1_NBITM_QUEUECONFIG410 0x09151668
#define XPB_NBI1_NBITM_QUEUECONFIG411 0x0915166c
#define XPB_NBI1_NBITM_QUEUECONFIG412 0x09151670
#define XPB_NBI1_NBITM_QUEUECONFIG413 0x09151674
#define XPB_NBI1_NBITM_QUEUECONFIG414 0x09151678
#define XPB_NBI1_NBITM_QUEUECONFIG415 0x0915167c
#define XPB_NBI1_NBITM_QUEUECONFIG416 0x09151680
#define XPB_NBI1_NBITM_QUEUECONFIG417 0x09151684
#define XPB_NBI1_NBITM_QUEUECONFIG418 0x09151688
#define XPB_NBI1_NBITM_QUEUECONFIG419 0x0915168c
#define XPB_NBI1_NBITM_QUEUECONFIG420 0x09151690
#define XPB_NBI1_NBITM_QUEUECONFIG421 0x09151694
#define XPB_NBI1_NBITM_QUEUECONFIG422 0x09151698
#define XPB_NBI1_NBITM_QUEUECONFIG423 0x0915169c
#define XPB_NBI1_NBITM_QUEUECONFIG424 0x091516a0
#define XPB_NBI1_NBITM_QUEUECONFIG425 0x091516a4
#define XPB_NBI1_NBITM_QUEUECONFIG426 0x091516a8
#define XPB_NBI1_NBITM_QUEUECONFIG427 0x091516ac
#define XPB_NBI1_NBITM_QUEUECONFIG428 0x091516b0
#define XPB_NBI1_NBITM_QUEUECONFIG429 0x091516b4
#define XPB_NBI1_NBITM_QUEUECONFIG430 0x091516b8
#define XPB_NBI1_NBITM_QUEUECONFIG431 0x091516bc
#define XPB_NBI1_NBITM_QUEUECONFIG432 0x091516c0
#define XPB_NBI1_NBITM_QUEUECONFIG433 0x091516c4
#define XPB_NBI1_NBITM_QUEUECONFIG434 0x091516c8
#define XPB_NBI1_NBITM_QUEUECONFIG435 0x091516cc
#define XPB_NBI1_NBITM_QUEUECONFIG436 0x091516d0
#define XPB_NBI1_NBITM_QUEUECONFIG437 0x091516d4
#define XPB_NBI1_NBITM_QUEUECONFIG438 0x091516d8
#define XPB_NBI1_NBITM_QUEUECONFIG439 0x091516dc
#define XPB_NBI1_NBITM_QUEUECONFIG440 0x091516e0
#define XPB_NBI1_NBITM_QUEUECONFIG441 0x091516e4
#define XPB_NBI1_NBITM_QUEUECONFIG442 0x091516e8
#define XPB_NBI1_NBITM_QUEUECONFIG443 0x091516ec
#define XPB_NBI1_NBITM_QUEUECONFIG444 0x091516f0
#define XPB_NBI1_NBITM_QUEUECONFIG445 0x091516f4
#define XPB_NBI1_NBITM_QUEUECONFIG446 0x091516f8
#define XPB_NBI1_NBITM_QUEUECONFIG447 0x091516fc
#define XPB_NBI1_NBITM_QUEUECONFIG448 0x09151700
#define XPB_NBI1_NBITM_QUEUECONFIG449 0x09151704
#define XPB_NBI1_NBITM_QUEUECONFIG450 0x09151708
#define XPB_NBI1_NBITM_QUEUECONFIG451 0x0915170c
#define XPB_NBI1_NBITM_QUEUECONFIG452 0x09151710
#define XPB_NBI1_NBITM_QUEUECONFIG453 0x09151714
#define XPB_NBI1_NBITM_QUEUECONFIG454 0x09151718
#define XPB_NBI1_NBITM_QUEUECONFIG455 0x0915171c
#define XPB_NBI1_NBITM_QUEUECONFIG456 0x09151720
#define XPB_NBI1_NBITM_QUEUECONFIG457 0x09151724
#define XPB_NBI1_NBITM_QUEUECONFIG458 0x09151728
#define XPB_NBI1_NBITM_QUEUECONFIG459 0x0915172c
#define XPB_NBI1_NBITM_QUEUECONFIG460 0x09151730
#define XPB_NBI1_NBITM_QUEUECONFIG461 0x09151734
#define XPB_NBI1_NBITM_QUEUECONFIG462 0x09151738
#define XPB_NBI1_NBITM_QUEUECONFIG463 0x0915173c
#define XPB_NBI1_NBITM_QUEUECONFIG464 0x09151740
#define XPB_NBI1_NBITM_QUEUECONFIG465 0x09151744
#define XPB_NBI1_NBITM_QUEUECONFIG466 0x09151748
#define XPB_NBI1_NBITM_QUEUECONFIG467 0x0915174c
#define XPB_NBI1_NBITM_QUEUECONFIG468 0x09151750
#define XPB_NBI1_NBITM_QUEUECONFIG469 0x09151754
#define XPB_NBI1_NBITM_QUEUECONFIG470 0x09151758
#define XPB_NBI1_NBITM_QUEUECONFIG471 0x0915175c
#define XPB_NBI1_NBITM_QUEUECONFIG472 0x09151760
#define XPB_NBI1_NBITM_QUEUECONFIG473 0x09151764
#define XPB_NBI1_NBITM_QUEUECONFIG474 0x09151768
#define XPB_NBI1_NBITM_QUEUECONFIG475 0x0915176c
#define XPB_NBI1_NBITM_QUEUECONFIG476 0x09151770
#define XPB_NBI1_NBITM_QUEUECONFIG477 0x09151774
#define XPB_NBI1_NBITM_QUEUECONFIG478 0x09151778
#define XPB_NBI1_NBITM_QUEUECONFIG479 0x0915177c
#define XPB_NBI1_NBITM_QUEUECONFIG480 0x09151780
#define XPB_NBI1_NBITM_QUEUECONFIG481 0x09151784
#define XPB_NBI1_NBITM_QUEUECONFIG482 0x09151788
#define XPB_NBI1_NBITM_QUEUECONFIG483 0x0915178c
#define XPB_NBI1_NBITM_QUEUECONFIG484 0x09151790
#define XPB_NBI1_NBITM_QUEUECONFIG485 0x09151794
#define XPB_NBI1_NBITM_QUEUECONFIG486 0x09151798
#define XPB_NBI1_NBITM_QUEUECONFIG487 0x0915179c
#define XPB_NBI1_NBITM_QUEUECONFIG488 0x091517a0
#define XPB_NBI1_NBITM_QUEUECONFIG489 0x091517a4
#define XPB_NBI1_NBITM_QUEUECONFIG490 0x091517a8
#define XPB_NBI1_NBITM_QUEUECONFIG491 0x091517ac
#define XPB_NBI1_NBITM_QUEUECONFIG492 0x091517b0
#define XPB_NBI1_NBITM_QUEUECONFIG493 0x091517b4
#define XPB_NBI1_NBITM_QUEUECONFIG494 0x091517b8
#define XPB_NBI1_NBITM_QUEUECONFIG495 0x091517bc
#define XPB_NBI1_NBITM_QUEUECONFIG496 0x091517c0
#define XPB_NBI1_NBITM_QUEUECONFIG497 0x091517c4
#define XPB_NBI1_NBITM_QUEUECONFIG498 0x091517c8
#define XPB_NBI1_NBITM_QUEUECONFIG499 0x091517cc
#define XPB_NBI1_NBITM_QUEUECONFIG500 0x091517d0
#define XPB_NBI1_NBITM_QUEUECONFIG501 0x091517d4
#define XPB_NBI1_NBITM_QUEUECONFIG502 0x091517d8
#define XPB_NBI1_NBITM_QUEUECONFIG503 0x091517dc
#define XPB_NBI1_NBITM_QUEUECONFIG504 0x091517e0
#define XPB_NBI1_NBITM_QUEUECONFIG505 0x091517e4
#define XPB_NBI1_NBITM_QUEUECONFIG506 0x091517e8
#define XPB_NBI1_NBITM_QUEUECONFIG507 0x091517ec
#define XPB_NBI1_NBITM_QUEUECONFIG508 0x091517f0
#define XPB_NBI1_NBITM_QUEUECONFIG509 0x091517f4
#define XPB_NBI1_NBITM_QUEUECONFIG510 0x091517f8
#define XPB_NBI1_NBITM_QUEUECONFIG511 0x091517fc
#define XPB_NBI1_NBITM_QUEUECONFIG512 0x09151800
#define XPB_NBI1_NBITM_QUEUECONFIG513 0x09151804
#define XPB_NBI1_NBITM_QUEUECONFIG514 0x09151808
#define XPB_NBI1_NBITM_QUEUECONFIG515 0x0915180c
#define XPB_NBI1_NBITM_QUEUECONFIG516 0x09151810
#define XPB_NBI1_NBITM_QUEUECONFIG517 0x09151814
#define XPB_NBI1_NBITM_QUEUECONFIG518 0x09151818
#define XPB_NBI1_NBITM_QUEUECONFIG519 0x0915181c
#define XPB_NBI1_NBITM_QUEUECONFIG520 0x09151820
#define XPB_NBI1_NBITM_QUEUECONFIG521 0x09151824
#define XPB_NBI1_NBITM_QUEUECONFIG522 0x09151828
#define XPB_NBI1_NBITM_QUEUECONFIG523 0x0915182c
#define XPB_NBI1_NBITM_QUEUECONFIG524 0x09151830
#define XPB_NBI1_NBITM_QUEUECONFIG525 0x09151834
#define XPB_NBI1_NBITM_QUEUECONFIG526 0x09151838
#define XPB_NBI1_NBITM_QUEUECONFIG527 0x0915183c
#define XPB_NBI1_NBITM_QUEUECONFIG528 0x09151840
#define XPB_NBI1_NBITM_QUEUECONFIG529 0x09151844
#define XPB_NBI1_NBITM_QUEUECONFIG530 0x09151848
#define XPB_NBI1_NBITM_QUEUECONFIG531 0x0915184c
#define XPB_NBI1_NBITM_QUEUECONFIG532 0x09151850
#define XPB_NBI1_NBITM_QUEUECONFIG533 0x09151854
#define XPB_NBI1_NBITM_QUEUECONFIG534 0x09151858
#define XPB_NBI1_NBITM_QUEUECONFIG535 0x0915185c
#define XPB_NBI1_NBITM_QUEUECONFIG536 0x09151860
#define XPB_NBI1_NBITM_QUEUECONFIG537 0x09151864
#define XPB_NBI1_NBITM_QUEUECONFIG538 0x09151868
#define XPB_NBI1_NBITM_QUEUECONFIG539 0x0915186c
#define XPB_NBI1_NBITM_QUEUECONFIG540 0x09151870
#define XPB_NBI1_NBITM_QUEUECONFIG541 0x09151874
#define XPB_NBI1_NBITM_QUEUECONFIG542 0x09151878
#define XPB_NBI1_NBITM_QUEUECONFIG543 0x0915187c
#define XPB_NBI1_NBITM_QUEUECONFIG544 0x09151880
#define XPB_NBI1_NBITM_QUEUECONFIG545 0x09151884
#define XPB_NBI1_NBITM_QUEUECONFIG546 0x09151888
#define XPB_NBI1_NBITM_QUEUECONFIG547 0x0915188c
#define XPB_NBI1_NBITM_QUEUECONFIG548 0x09151890
#define XPB_NBI1_NBITM_QUEUECONFIG549 0x09151894
#define XPB_NBI1_NBITM_QUEUECONFIG550 0x09151898
#define XPB_NBI1_NBITM_QUEUECONFIG551 0x0915189c
#define XPB_NBI1_NBITM_QUEUECONFIG552 0x091518a0
#define XPB_NBI1_NBITM_QUEUECONFIG553 0x091518a4
#define XPB_NBI1_NBITM_QUEUECONFIG554 0x091518a8
#define XPB_NBI1_NBITM_QUEUECONFIG555 0x091518ac
#define XPB_NBI1_NBITM_QUEUECONFIG556 0x091518b0
#define XPB_NBI1_NBITM_QUEUECONFIG557 0x091518b4
#define XPB_NBI1_NBITM_QUEUECONFIG558 0x091518b8
#define XPB_NBI1_NBITM_QUEUECONFIG559 0x091518bc
#define XPB_NBI1_NBITM_QUEUECONFIG560 0x091518c0
#define XPB_NBI1_NBITM_QUEUECONFIG561 0x091518c4
#define XPB_NBI1_NBITM_QUEUECONFIG562 0x091518c8
#define XPB_NBI1_NBITM_QUEUECONFIG563 0x091518cc
#define XPB_NBI1_NBITM_QUEUECONFIG564 0x091518d0
#define XPB_NBI1_NBITM_QUEUECONFIG565 0x091518d4
#define XPB_NBI1_NBITM_QUEUECONFIG566 0x091518d8
#define XPB_NBI1_NBITM_QUEUECONFIG567 0x091518dc
#define XPB_NBI1_NBITM_QUEUECONFIG568 0x091518e0
#define XPB_NBI1_NBITM_QUEUECONFIG569 0x091518e4
#define XPB_NBI1_NBITM_QUEUECONFIG570 0x091518e8
#define XPB_NBI1_NBITM_QUEUECONFIG571 0x091518ec
#define XPB_NBI1_NBITM_QUEUECONFIG572 0x091518f0
#define XPB_NBI1_NBITM_QUEUECONFIG573 0x091518f4
#define XPB_NBI1_NBITM_QUEUECONFIG574 0x091518f8
#define XPB_NBI1_NBITM_QUEUECONFIG575 0x091518fc
#define XPB_NBI1_NBITM_QUEUECONFIG576 0x09151900
#define XPB_NBI1_NBITM_QUEUECONFIG577 0x09151904
#define XPB_NBI1_NBITM_QUEUECONFIG578 0x09151908
#define XPB_NBI1_NBITM_QUEUECONFIG579 0x0915190c
#define XPB_NBI1_NBITM_QUEUECONFIG580 0x09151910
#define XPB_NBI1_NBITM_QUEUECONFIG581 0x09151914
#define XPB_NBI1_NBITM_QUEUECONFIG582 0x09151918
#define XPB_NBI1_NBITM_QUEUECONFIG583 0x0915191c
#define XPB_NBI1_NBITM_QUEUECONFIG584 0x09151920
#define XPB_NBI1_NBITM_QUEUECONFIG585 0x09151924
#define XPB_NBI1_NBITM_QUEUECONFIG586 0x09151928
#define XPB_NBI1_NBITM_QUEUECONFIG587 0x0915192c
#define XPB_NBI1_NBITM_QUEUECONFIG588 0x09151930
#define XPB_NBI1_NBITM_QUEUECONFIG589 0x09151934
#define XPB_NBI1_NBITM_QUEUECONFIG590 0x09151938
#define XPB_NBI1_NBITM_QUEUECONFIG591 0x0915193c
#define XPB_NBI1_NBITM_QUEUECONFIG592 0x09151940
#define XPB_NBI1_NBITM_QUEUECONFIG593 0x09151944
#define XPB_NBI1_NBITM_QUEUECONFIG594 0x09151948
#define XPB_NBI1_NBITM_QUEUECONFIG595 0x0915194c
#define XPB_NBI1_NBITM_QUEUECONFIG596 0x09151950
#define XPB_NBI1_NBITM_QUEUECONFIG597 0x09151954
#define XPB_NBI1_NBITM_QUEUECONFIG598 0x09151958
#define XPB_NBI1_NBITM_QUEUECONFIG599 0x0915195c
#define XPB_NBI1_NBITM_QUEUECONFIG600 0x09151960
#define XPB_NBI1_NBITM_QUEUECONFIG601 0x09151964
#define XPB_NBI1_NBITM_QUEUECONFIG602 0x09151968
#define XPB_NBI1_NBITM_QUEUECONFIG603 0x0915196c
#define XPB_NBI1_NBITM_QUEUECONFIG604 0x09151970
#define XPB_NBI1_NBITM_QUEUECONFIG605 0x09151974
#define XPB_NBI1_NBITM_QUEUECONFIG606 0x09151978
#define XPB_NBI1_NBITM_QUEUECONFIG607 0x0915197c
#define XPB_NBI1_NBITM_QUEUECONFIG608 0x09151980
#define XPB_NBI1_NBITM_QUEUECONFIG609 0x09151984
#define XPB_NBI1_NBITM_QUEUECONFIG610 0x09151988
#define XPB_NBI1_NBITM_QUEUECONFIG611 0x0915198c
#define XPB_NBI1_NBITM_QUEUECONFIG612 0x09151990
#define XPB_NBI1_NBITM_QUEUECONFIG613 0x09151994
#define XPB_NBI1_NBITM_QUEUECONFIG614 0x09151998
#define XPB_NBI1_NBITM_QUEUECONFIG615 0x0915199c
#define XPB_NBI1_NBITM_QUEUECONFIG616 0x091519a0
#define XPB_NBI1_NBITM_QUEUECONFIG617 0x091519a4
#define XPB_NBI1_NBITM_QUEUECONFIG618 0x091519a8
#define XPB_NBI1_NBITM_QUEUECONFIG619 0x091519ac
#define XPB_NBI1_NBITM_QUEUECONFIG620 0x091519b0
#define XPB_NBI1_NBITM_QUEUECONFIG621 0x091519b4
#define XPB_NBI1_NBITM_QUEUECONFIG622 0x091519b8
#define XPB_NBI1_NBITM_QUEUECONFIG623 0x091519bc
#define XPB_NBI1_NBITM_QUEUECONFIG624 0x091519c0
#define XPB_NBI1_NBITM_QUEUECONFIG625 0x091519c4
#define XPB_NBI1_NBITM_QUEUECONFIG626 0x091519c8
#define XPB_NBI1_NBITM_QUEUECONFIG627 0x091519cc
#define XPB_NBI1_NBITM_QUEUECONFIG628 0x091519d0
#define XPB_NBI1_NBITM_QUEUECONFIG629 0x091519d4
#define XPB_NBI1_NBITM_QUEUECONFIG630 0x091519d8
#define XPB_NBI1_NBITM_QUEUECONFIG631 0x091519dc
#define XPB_NBI1_NBITM_QUEUECONFIG632 0x091519e0
#define XPB_NBI1_NBITM_QUEUECONFIG633 0x091519e4
#define XPB_NBI1_NBITM_QUEUECONFIG634 0x091519e8
#define XPB_NBI1_NBITM_QUEUECONFIG635 0x091519ec
#define XPB_NBI1_NBITM_QUEUECONFIG636 0x091519f0
#define XPB_NBI1_NBITM_QUEUECONFIG637 0x091519f4
#define XPB_NBI1_NBITM_QUEUECONFIG638 0x091519f8
#define XPB_NBI1_NBITM_QUEUECONFIG639 0x091519fc
#define XPB_NBI1_NBITM_QUEUECONFIG640 0x09151a00
#define XPB_NBI1_NBITM_QUEUECONFIG641 0x09151a04
#define XPB_NBI1_NBITM_QUEUECONFIG642 0x09151a08
#define XPB_NBI1_NBITM_QUEUECONFIG643 0x09151a0c
#define XPB_NBI1_NBITM_QUEUECONFIG644 0x09151a10
#define XPB_NBI1_NBITM_QUEUECONFIG645 0x09151a14
#define XPB_NBI1_NBITM_QUEUECONFIG646 0x09151a18
#define XPB_NBI1_NBITM_QUEUECONFIG647 0x09151a1c
#define XPB_NBI1_NBITM_QUEUECONFIG648 0x09151a20
#define XPB_NBI1_NBITM_QUEUECONFIG649 0x09151a24
#define XPB_NBI1_NBITM_QUEUECONFIG650 0x09151a28
#define XPB_NBI1_NBITM_QUEUECONFIG651 0x09151a2c
#define XPB_NBI1_NBITM_QUEUECONFIG652 0x09151a30
#define XPB_NBI1_NBITM_QUEUECONFIG653 0x09151a34
#define XPB_NBI1_NBITM_QUEUECONFIG654 0x09151a38
#define XPB_NBI1_NBITM_QUEUECONFIG655 0x09151a3c
#define XPB_NBI1_NBITM_QUEUECONFIG656 0x09151a40
#define XPB_NBI1_NBITM_QUEUECONFIG657 0x09151a44
#define XPB_NBI1_NBITM_QUEUECONFIG658 0x09151a48
#define XPB_NBI1_NBITM_QUEUECONFIG659 0x09151a4c
#define XPB_NBI1_NBITM_QUEUECONFIG660 0x09151a50
#define XPB_NBI1_NBITM_QUEUECONFIG661 0x09151a54
#define XPB_NBI1_NBITM_QUEUECONFIG662 0x09151a58
#define XPB_NBI1_NBITM_QUEUECONFIG663 0x09151a5c
#define XPB_NBI1_NBITM_QUEUECONFIG664 0x09151a60
#define XPB_NBI1_NBITM_QUEUECONFIG665 0x09151a64
#define XPB_NBI1_NBITM_QUEUECONFIG666 0x09151a68
#define XPB_NBI1_NBITM_QUEUECONFIG667 0x09151a6c
#define XPB_NBI1_NBITM_QUEUECONFIG668 0x09151a70
#define XPB_NBI1_NBITM_QUEUECONFIG669 0x09151a74
#define XPB_NBI1_NBITM_QUEUECONFIG670 0x09151a78
#define XPB_NBI1_NBITM_QUEUECONFIG671 0x09151a7c
#define XPB_NBI1_NBITM_QUEUECONFIG672 0x09151a80
#define XPB_NBI1_NBITM_QUEUECONFIG673 0x09151a84
#define XPB_NBI1_NBITM_QUEUECONFIG674 0x09151a88
#define XPB_NBI1_NBITM_QUEUECONFIG675 0x09151a8c
#define XPB_NBI1_NBITM_QUEUECONFIG676 0x09151a90
#define XPB_NBI1_NBITM_QUEUECONFIG677 0x09151a94
#define XPB_NBI1_NBITM_QUEUECONFIG678 0x09151a98
#define XPB_NBI1_NBITM_QUEUECONFIG679 0x09151a9c
#define XPB_NBI1_NBITM_QUEUECONFIG680 0x09151aa0
#define XPB_NBI1_NBITM_QUEUECONFIG681 0x09151aa4
#define XPB_NBI1_NBITM_QUEUECONFIG682 0x09151aa8
#define XPB_NBI1_NBITM_QUEUECONFIG683 0x09151aac
#define XPB_NBI1_NBITM_QUEUECONFIG684 0x09151ab0
#define XPB_NBI1_NBITM_QUEUECONFIG685 0x09151ab4
#define XPB_NBI1_NBITM_QUEUECONFIG686 0x09151ab8
#define XPB_NBI1_NBITM_QUEUECONFIG687 0x09151abc
#define XPB_NBI1_NBITM_QUEUECONFIG688 0x09151ac0
#define XPB_NBI1_NBITM_QUEUECONFIG689 0x09151ac4
#define XPB_NBI1_NBITM_QUEUECONFIG690 0x09151ac8
#define XPB_NBI1_NBITM_QUEUECONFIG691 0x09151acc
#define XPB_NBI1_NBITM_QUEUECONFIG692 0x09151ad0
#define XPB_NBI1_NBITM_QUEUECONFIG693 0x09151ad4
#define XPB_NBI1_NBITM_QUEUECONFIG694 0x09151ad8
#define XPB_NBI1_NBITM_QUEUECONFIG695 0x09151adc
#define XPB_NBI1_NBITM_QUEUECONFIG696 0x09151ae0
#define XPB_NBI1_NBITM_QUEUECONFIG697 0x09151ae4
#define XPB_NBI1_NBITM_QUEUECONFIG698 0x09151ae8
#define XPB_NBI1_NBITM_QUEUECONFIG699 0x09151aec
#define XPB_NBI1_NBITM_QUEUECONFIG700 0x09151af0
#define XPB_NBI1_NBITM_QUEUECONFIG701 0x09151af4
#define XPB_NBI1_NBITM_QUEUECONFIG702 0x09151af8
#define XPB_NBI1_NBITM_QUEUECONFIG703 0x09151afc
#define XPB_NBI1_NBITM_QUEUECONFIG704 0x09151b00
#define XPB_NBI1_NBITM_QUEUECONFIG705 0x09151b04
#define XPB_NBI1_NBITM_QUEUECONFIG706 0x09151b08
#define XPB_NBI1_NBITM_QUEUECONFIG707 0x09151b0c
#define XPB_NBI1_NBITM_QUEUECONFIG708 0x09151b10
#define XPB_NBI1_NBITM_QUEUECONFIG709 0x09151b14
#define XPB_NBI1_NBITM_QUEUECONFIG710 0x09151b18
#define XPB_NBI1_NBITM_QUEUECONFIG711 0x09151b1c
#define XPB_NBI1_NBITM_QUEUECONFIG712 0x09151b20
#define XPB_NBI1_NBITM_QUEUECONFIG713 0x09151b24
#define XPB_NBI1_NBITM_QUEUECONFIG714 0x09151b28
#define XPB_NBI1_NBITM_QUEUECONFIG715 0x09151b2c
#define XPB_NBI1_NBITM_QUEUECONFIG716 0x09151b30
#define XPB_NBI1_NBITM_QUEUECONFIG717 0x09151b34
#define XPB_NBI1_NBITM_QUEUECONFIG718 0x09151b38
#define XPB_NBI1_NBITM_QUEUECONFIG719 0x09151b3c
#define XPB_NBI1_NBITM_QUEUECONFIG720 0x09151b40
#define XPB_NBI1_NBITM_QUEUECONFIG721 0x09151b44
#define XPB_NBI1_NBITM_QUEUECONFIG722 0x09151b48
#define XPB_NBI1_NBITM_QUEUECONFIG723 0x09151b4c
#define XPB_NBI1_NBITM_QUEUECONFIG724 0x09151b50
#define XPB_NBI1_NBITM_QUEUECONFIG725 0x09151b54
#define XPB_NBI1_NBITM_QUEUECONFIG726 0x09151b58
#define XPB_NBI1_NBITM_QUEUECONFIG727 0x09151b5c
#define XPB_NBI1_NBITM_QUEUECONFIG728 0x09151b60
#define XPB_NBI1_NBITM_QUEUECONFIG729 0x09151b64
#define XPB_NBI1_NBITM_QUEUECONFIG730 0x09151b68
#define XPB_NBI1_NBITM_QUEUECONFIG731 0x09151b6c
#define XPB_NBI1_NBITM_QUEUECONFIG732 0x09151b70
#define XPB_NBI1_NBITM_QUEUECONFIG733 0x09151b74
#define XPB_NBI1_NBITM_QUEUECONFIG734 0x09151b78
#define XPB_NBI1_NBITM_QUEUECONFIG735 0x09151b7c
#define XPB_NBI1_NBITM_QUEUECONFIG736 0x09151b80
#define XPB_NBI1_NBITM_QUEUECONFIG737 0x09151b84
#define XPB_NBI1_NBITM_QUEUECONFIG738 0x09151b88
#define XPB_NBI1_NBITM_QUEUECONFIG739 0x09151b8c
#define XPB_NBI1_NBITM_QUEUECONFIG740 0x09151b90
#define XPB_NBI1_NBITM_QUEUECONFIG741 0x09151b94
#define XPB_NBI1_NBITM_QUEUECONFIG742 0x09151b98
#define XPB_NBI1_NBITM_QUEUECONFIG743 0x09151b9c
#define XPB_NBI1_NBITM_QUEUECONFIG744 0x09151ba0
#define XPB_NBI1_NBITM_QUEUECONFIG745 0x09151ba4
#define XPB_NBI1_NBITM_QUEUECONFIG746 0x09151ba8
#define XPB_NBI1_NBITM_QUEUECONFIG747 0x09151bac
#define XPB_NBI1_NBITM_QUEUECONFIG748 0x09151bb0
#define XPB_NBI1_NBITM_QUEUECONFIG749 0x09151bb4
#define XPB_NBI1_NBITM_QUEUECONFIG750 0x09151bb8
#define XPB_NBI1_NBITM_QUEUECONFIG751 0x09151bbc
#define XPB_NBI1_NBITM_QUEUECONFIG752 0x09151bc0
#define XPB_NBI1_NBITM_QUEUECONFIG753 0x09151bc4
#define XPB_NBI1_NBITM_QUEUECONFIG754 0x09151bc8
#define XPB_NBI1_NBITM_QUEUECONFIG755 0x09151bcc
#define XPB_NBI1_NBITM_QUEUECONFIG756 0x09151bd0
#define XPB_NBI1_NBITM_QUEUECONFIG757 0x09151bd4
#define XPB_NBI1_NBITM_QUEUECONFIG758 0x09151bd8
#define XPB_NBI1_NBITM_QUEUECONFIG759 0x09151bdc
#define XPB_NBI1_NBITM_QUEUECONFIG760 0x09151be0
#define XPB_NBI1_NBITM_QUEUECONFIG761 0x09151be4
#define XPB_NBI1_NBITM_QUEUECONFIG762 0x09151be8
#define XPB_NBI1_NBITM_QUEUECONFIG763 0x09151bec
#define XPB_NBI1_NBITM_QUEUECONFIG764 0x09151bf0
#define XPB_NBI1_NBITM_QUEUECONFIG765 0x09151bf4
#define XPB_NBI1_NBITM_QUEUECONFIG766 0x09151bf8
#define XPB_NBI1_NBITM_QUEUECONFIG767 0x09151bfc
#define XPB_NBI1_NBITM_QUEUECONFIG768 0x09151c00
#define XPB_NBI1_NBITM_QUEUECONFIG769 0x09151c04
#define XPB_NBI1_NBITM_QUEUECONFIG770 0x09151c08
#define XPB_NBI1_NBITM_QUEUECONFIG771 0x09151c0c
#define XPB_NBI1_NBITM_QUEUECONFIG772 0x09151c10
#define XPB_NBI1_NBITM_QUEUECONFIG773 0x09151c14
#define XPB_NBI1_NBITM_QUEUECONFIG774 0x09151c18
#define XPB_NBI1_NBITM_QUEUECONFIG775 0x09151c1c
#define XPB_NBI1_NBITM_QUEUECONFIG776 0x09151c20
#define XPB_NBI1_NBITM_QUEUECONFIG777 0x09151c24
#define XPB_NBI1_NBITM_QUEUECONFIG778 0x09151c28
#define XPB_NBI1_NBITM_QUEUECONFIG779 0x09151c2c
#define XPB_NBI1_NBITM_QUEUECONFIG780 0x09151c30
#define XPB_NBI1_NBITM_QUEUECONFIG781 0x09151c34
#define XPB_NBI1_NBITM_QUEUECONFIG782 0x09151c38
#define XPB_NBI1_NBITM_QUEUECONFIG783 0x09151c3c
#define XPB_NBI1_NBITM_QUEUECONFIG784 0x09151c40
#define XPB_NBI1_NBITM_QUEUECONFIG785 0x09151c44
#define XPB_NBI1_NBITM_QUEUECONFIG786 0x09151c48
#define XPB_NBI1_NBITM_QUEUECONFIG787 0x09151c4c
#define XPB_NBI1_NBITM_QUEUECONFIG788 0x09151c50
#define XPB_NBI1_NBITM_QUEUECONFIG789 0x09151c54
#define XPB_NBI1_NBITM_QUEUECONFIG790 0x09151c58
#define XPB_NBI1_NBITM_QUEUECONFIG791 0x09151c5c
#define XPB_NBI1_NBITM_QUEUECONFIG792 0x09151c60
#define XPB_NBI1_NBITM_QUEUECONFIG793 0x09151c64
#define XPB_NBI1_NBITM_QUEUECONFIG794 0x09151c68
#define XPB_NBI1_NBITM_QUEUECONFIG795 0x09151c6c
#define XPB_NBI1_NBITM_QUEUECONFIG796 0x09151c70
#define XPB_NBI1_NBITM_QUEUECONFIG797 0x09151c74
#define XPB_NBI1_NBITM_QUEUECONFIG798 0x09151c78
#define XPB_NBI1_NBITM_QUEUECONFIG799 0x09151c7c
#define XPB_NBI1_NBITM_QUEUECONFIG800 0x09151c80
#define XPB_NBI1_NBITM_QUEUECONFIG801 0x09151c84
#define XPB_NBI1_NBITM_QUEUECONFIG802 0x09151c88
#define XPB_NBI1_NBITM_QUEUECONFIG803 0x09151c8c
#define XPB_NBI1_NBITM_QUEUECONFIG804 0x09151c90
#define XPB_NBI1_NBITM_QUEUECONFIG805 0x09151c94
#define XPB_NBI1_NBITM_QUEUECONFIG806 0x09151c98
#define XPB_NBI1_NBITM_QUEUECONFIG807 0x09151c9c
#define XPB_NBI1_NBITM_QUEUECONFIG808 0x09151ca0
#define XPB_NBI1_NBITM_QUEUECONFIG809 0x09151ca4
#define XPB_NBI1_NBITM_QUEUECONFIG810 0x09151ca8
#define XPB_NBI1_NBITM_QUEUECONFIG811 0x09151cac
#define XPB_NBI1_NBITM_QUEUECONFIG812 0x09151cb0
#define XPB_NBI1_NBITM_QUEUECONFIG813 0x09151cb4
#define XPB_NBI1_NBITM_QUEUECONFIG814 0x09151cb8
#define XPB_NBI1_NBITM_QUEUECONFIG815 0x09151cbc
#define XPB_NBI1_NBITM_QUEUECONFIG816 0x09151cc0
#define XPB_NBI1_NBITM_QUEUECONFIG817 0x09151cc4
#define XPB_NBI1_NBITM_QUEUECONFIG818 0x09151cc8
#define XPB_NBI1_NBITM_QUEUECONFIG819 0x09151ccc
#define XPB_NBI1_NBITM_QUEUECONFIG820 0x09151cd0
#define XPB_NBI1_NBITM_QUEUECONFIG821 0x09151cd4
#define XPB_NBI1_NBITM_QUEUECONFIG822 0x09151cd8
#define XPB_NBI1_NBITM_QUEUECONFIG823 0x09151cdc
#define XPB_NBI1_NBITM_QUEUECONFIG824 0x09151ce0
#define XPB_NBI1_NBITM_QUEUECONFIG825 0x09151ce4
#define XPB_NBI1_NBITM_QUEUECONFIG826 0x09151ce8
#define XPB_NBI1_NBITM_QUEUECONFIG827 0x09151cec
#define XPB_NBI1_NBITM_QUEUECONFIG828 0x09151cf0
#define XPB_NBI1_NBITM_QUEUECONFIG829 0x09151cf4
#define XPB_NBI1_NBITM_QUEUECONFIG830 0x09151cf8
#define XPB_NBI1_NBITM_QUEUECONFIG831 0x09151cfc
#define XPB_NBI1_NBITM_QUEUECONFIG832 0x09151d00
#define XPB_NBI1_NBITM_QUEUECONFIG833 0x09151d04
#define XPB_NBI1_NBITM_QUEUECONFIG834 0x09151d08
#define XPB_NBI1_NBITM_QUEUECONFIG835 0x09151d0c
#define XPB_NBI1_NBITM_QUEUECONFIG836 0x09151d10
#define XPB_NBI1_NBITM_QUEUECONFIG837 0x09151d14
#define XPB_NBI1_NBITM_QUEUECONFIG838 0x09151d18
#define XPB_NBI1_NBITM_QUEUECONFIG839 0x09151d1c
#define XPB_NBI1_NBITM_QUEUECONFIG840 0x09151d20
#define XPB_NBI1_NBITM_QUEUECONFIG841 0x09151d24
#define XPB_NBI1_NBITM_QUEUECONFIG842 0x09151d28
#define XPB_NBI1_NBITM_QUEUECONFIG843 0x09151d2c
#define XPB_NBI1_NBITM_QUEUECONFIG844 0x09151d30
#define XPB_NBI1_NBITM_QUEUECONFIG845 0x09151d34
#define XPB_NBI1_NBITM_QUEUECONFIG846 0x09151d38
#define XPB_NBI1_NBITM_QUEUECONFIG847 0x09151d3c
#define XPB_NBI1_NBITM_QUEUECONFIG848 0x09151d40
#define XPB_NBI1_NBITM_QUEUECONFIG849 0x09151d44
#define XPB_NBI1_NBITM_QUEUECONFIG850 0x09151d48
#define XPB_NBI1_NBITM_QUEUECONFIG851 0x09151d4c
#define XPB_NBI1_NBITM_QUEUECONFIG852 0x09151d50
#define XPB_NBI1_NBITM_QUEUECONFIG853 0x09151d54
#define XPB_NBI1_NBITM_QUEUECONFIG854 0x09151d58
#define XPB_NBI1_NBITM_QUEUECONFIG855 0x09151d5c
#define XPB_NBI1_NBITM_QUEUECONFIG856 0x09151d60
#define XPB_NBI1_NBITM_QUEUECONFIG857 0x09151d64
#define XPB_NBI1_NBITM_QUEUECONFIG858 0x09151d68
#define XPB_NBI1_NBITM_QUEUECONFIG859 0x09151d6c
#define XPB_NBI1_NBITM_QUEUECONFIG860 0x09151d70
#define XPB_NBI1_NBITM_QUEUECONFIG861 0x09151d74
#define XPB_NBI1_NBITM_QUEUECONFIG862 0x09151d78
#define XPB_NBI1_NBITM_QUEUECONFIG863 0x09151d7c
#define XPB_NBI1_NBITM_QUEUECONFIG864 0x09151d80
#define XPB_NBI1_NBITM_QUEUECONFIG865 0x09151d84
#define XPB_NBI1_NBITM_QUEUECONFIG866 0x09151d88
#define XPB_NBI1_NBITM_QUEUECONFIG867 0x09151d8c
#define XPB_NBI1_NBITM_QUEUECONFIG868 0x09151d90
#define XPB_NBI1_NBITM_QUEUECONFIG869 0x09151d94
#define XPB_NBI1_NBITM_QUEUECONFIG870 0x09151d98
#define XPB_NBI1_NBITM_QUEUECONFIG871 0x09151d9c
#define XPB_NBI1_NBITM_QUEUECONFIG872 0x09151da0
#define XPB_NBI1_NBITM_QUEUECONFIG873 0x09151da4
#define XPB_NBI1_NBITM_QUEUECONFIG874 0x09151da8
#define XPB_NBI1_NBITM_QUEUECONFIG875 0x09151dac
#define XPB_NBI1_NBITM_QUEUECONFIG876 0x09151db0
#define XPB_NBI1_NBITM_QUEUECONFIG877 0x09151db4
#define XPB_NBI1_NBITM_QUEUECONFIG878 0x09151db8
#define XPB_NBI1_NBITM_QUEUECONFIG879 0x09151dbc
#define XPB_NBI1_NBITM_QUEUECONFIG880 0x09151dc0
#define XPB_NBI1_NBITM_QUEUECONFIG881 0x09151dc4
#define XPB_NBI1_NBITM_QUEUECONFIG882 0x09151dc8
#define XPB_NBI1_NBITM_QUEUECONFIG883 0x09151dcc
#define XPB_NBI1_NBITM_QUEUECONFIG884 0x09151dd0
#define XPB_NBI1_NBITM_QUEUECONFIG885 0x09151dd4
#define XPB_NBI1_NBITM_QUEUECONFIG886 0x09151dd8
#define XPB_NBI1_NBITM_QUEUECONFIG887 0x09151ddc
#define XPB_NBI1_NBITM_QUEUECONFIG888 0x09151de0
#define XPB_NBI1_NBITM_QUEUECONFIG889 0x09151de4
#define XPB_NBI1_NBITM_QUEUECONFIG890 0x09151de8
#define XPB_NBI1_NBITM_QUEUECONFIG891 0x09151dec
#define XPB_NBI1_NBITM_QUEUECONFIG892 0x09151df0
#define XPB_NBI1_NBITM_QUEUECONFIG893 0x09151df4
#define XPB_NBI1_NBITM_QUEUECONFIG894 0x09151df8
#define XPB_NBI1_NBITM_QUEUECONFIG895 0x09151dfc
#define XPB_NBI1_NBITM_QUEUECONFIG896 0x09151e00
#define XPB_NBI1_NBITM_QUEUECONFIG897 0x09151e04
#define XPB_NBI1_NBITM_QUEUECONFIG898 0x09151e08
#define XPB_NBI1_NBITM_QUEUECONFIG899 0x09151e0c
#define XPB_NBI1_NBITM_QUEUECONFIG900 0x09151e10
#define XPB_NBI1_NBITM_QUEUECONFIG901 0x09151e14
#define XPB_NBI1_NBITM_QUEUECONFIG902 0x09151e18
#define XPB_NBI1_NBITM_QUEUECONFIG903 0x09151e1c
#define XPB_NBI1_NBITM_QUEUECONFIG904 0x09151e20
#define XPB_NBI1_NBITM_QUEUECONFIG905 0x09151e24
#define XPB_NBI1_NBITM_QUEUECONFIG906 0x09151e28
#define XPB_NBI1_NBITM_QUEUECONFIG907 0x09151e2c
#define XPB_NBI1_NBITM_QUEUECONFIG908 0x09151e30
#define XPB_NBI1_NBITM_QUEUECONFIG909 0x09151e34
#define XPB_NBI1_NBITM_QUEUECONFIG910 0x09151e38
#define XPB_NBI1_NBITM_QUEUECONFIG911 0x09151e3c
#define XPB_NBI1_NBITM_QUEUECONFIG912 0x09151e40
#define XPB_NBI1_NBITM_QUEUECONFIG913 0x09151e44
#define XPB_NBI1_NBITM_QUEUECONFIG914 0x09151e48
#define XPB_NBI1_NBITM_QUEUECONFIG915 0x09151e4c
#define XPB_NBI1_NBITM_QUEUECONFIG916 0x09151e50
#define XPB_NBI1_NBITM_QUEUECONFIG917 0x09151e54
#define XPB_NBI1_NBITM_QUEUECONFIG918 0x09151e58
#define XPB_NBI1_NBITM_QUEUECONFIG919 0x09151e5c
#define XPB_NBI1_NBITM_QUEUECONFIG920 0x09151e60
#define XPB_NBI1_NBITM_QUEUECONFIG921 0x09151e64
#define XPB_NBI1_NBITM_QUEUECONFIG922 0x09151e68
#define XPB_NBI1_NBITM_QUEUECONFIG923 0x09151e6c
#define XPB_NBI1_NBITM_QUEUECONFIG924 0x09151e70
#define XPB_NBI1_NBITM_QUEUECONFIG925 0x09151e74
#define XPB_NBI1_NBITM_QUEUECONFIG926 0x09151e78
#define XPB_NBI1_NBITM_QUEUECONFIG927 0x09151e7c
#define XPB_NBI1_NBITM_QUEUECONFIG928 0x09151e80
#define XPB_NBI1_NBITM_QUEUECONFIG929 0x09151e84
#define XPB_NBI1_NBITM_QUEUECONFIG930 0x09151e88
#define XPB_NBI1_NBITM_QUEUECONFIG931 0x09151e8c
#define XPB_NBI1_NBITM_QUEUECONFIG932 0x09151e90
#define XPB_NBI1_NBITM_QUEUECONFIG933 0x09151e94
#define XPB_NBI1_NBITM_QUEUECONFIG934 0x09151e98
#define XPB_NBI1_NBITM_QUEUECONFIG935 0x09151e9c
#define XPB_NBI1_NBITM_QUEUECONFIG936 0x09151ea0
#define XPB_NBI1_NBITM_QUEUECONFIG937 0x09151ea4
#define XPB_NBI1_NBITM_QUEUECONFIG938 0x09151ea8
#define XPB_NBI1_NBITM_QUEUECONFIG939 0x09151eac
#define XPB_NBI1_NBITM_QUEUECONFIG940 0x09151eb0
#define XPB_NBI1_NBITM_QUEUECONFIG941 0x09151eb4
#define XPB_NBI1_NBITM_QUEUECONFIG942 0x09151eb8
#define XPB_NBI1_NBITM_QUEUECONFIG943 0x09151ebc
#define XPB_NBI1_NBITM_QUEUECONFIG944 0x09151ec0
#define XPB_NBI1_NBITM_QUEUECONFIG945 0x09151ec4
#define XPB_NBI1_NBITM_QUEUECONFIG946 0x09151ec8
#define XPB_NBI1_NBITM_QUEUECONFIG947 0x09151ecc
#define XPB_NBI1_NBITM_QUEUECONFIG948 0x09151ed0
#define XPB_NBI1_NBITM_QUEUECONFIG949 0x09151ed4
#define XPB_NBI1_NBITM_QUEUECONFIG950 0x09151ed8
#define XPB_NBI1_NBITM_QUEUECONFIG951 0x09151edc
#define XPB_NBI1_NBITM_QUEUECONFIG952 0x09151ee0
#define XPB_NBI1_NBITM_QUEUECONFIG953 0x09151ee4
#define XPB_NBI1_NBITM_QUEUECONFIG954 0x09151ee8
#define XPB_NBI1_NBITM_QUEUECONFIG955 0x09151eec
#define XPB_NBI1_NBITM_QUEUECONFIG956 0x09151ef0
#define XPB_NBI1_NBITM_QUEUECONFIG957 0x09151ef4
#define XPB_NBI1_NBITM_QUEUECONFIG958 0x09151ef8
#define XPB_NBI1_NBITM_QUEUECONFIG959 0x09151efc
#define XPB_NBI1_NBITM_QUEUECONFIG960 0x09151f00
#define XPB_NBI1_NBITM_QUEUECONFIG961 0x09151f04
#define XPB_NBI1_NBITM_QUEUECONFIG962 0x09151f08
#define XPB_NBI1_NBITM_QUEUECONFIG963 0x09151f0c
#define XPB_NBI1_NBITM_QUEUECONFIG964 0x09151f10
#define XPB_NBI1_NBITM_QUEUECONFIG965 0x09151f14
#define XPB_NBI1_NBITM_QUEUECONFIG966 0x09151f18
#define XPB_NBI1_NBITM_QUEUECONFIG967 0x09151f1c
#define XPB_NBI1_NBITM_QUEUECONFIG968 0x09151f20
#define XPB_NBI1_NBITM_QUEUECONFIG969 0x09151f24
#define XPB_NBI1_NBITM_QUEUECONFIG970 0x09151f28
#define XPB_NBI1_NBITM_QUEUECONFIG971 0x09151f2c
#define XPB_NBI1_NBITM_QUEUECONFIG972 0x09151f30
#define XPB_NBI1_NBITM_QUEUECONFIG973 0x09151f34
#define XPB_NBI1_NBITM_QUEUECONFIG974 0x09151f38
#define XPB_NBI1_NBITM_QUEUECONFIG975 0x09151f3c
#define XPB_NBI1_NBITM_QUEUECONFIG976 0x09151f40
#define XPB_NBI1_NBITM_QUEUECONFIG977 0x09151f44
#define XPB_NBI1_NBITM_QUEUECONFIG978 0x09151f48
#define XPB_NBI1_NBITM_QUEUECONFIG979 0x09151f4c
#define XPB_NBI1_NBITM_QUEUECONFIG980 0x09151f50
#define XPB_NBI1_NBITM_QUEUECONFIG981 0x09151f54
#define XPB_NBI1_NBITM_QUEUECONFIG982 0x09151f58
#define XPB_NBI1_NBITM_QUEUECONFIG983 0x09151f5c
#define XPB_NBI1_NBITM_QUEUECONFIG984 0x09151f60
#define XPB_NBI1_NBITM_QUEUECONFIG985 0x09151f64
#define XPB_NBI1_NBITM_QUEUECONFIG986 0x09151f68
#define XPB_NBI1_NBITM_QUEUECONFIG987 0x09151f6c
#define XPB_NBI1_NBITM_QUEUECONFIG988 0x09151f70
#define XPB_NBI1_NBITM_QUEUECONFIG989 0x09151f74
#define XPB_NBI1_NBITM_QUEUECONFIG990 0x09151f78
#define XPB_NBI1_NBITM_QUEUECONFIG991 0x09151f7c
#define XPB_NBI1_NBITM_QUEUECONFIG992 0x09151f80
#define XPB_NBI1_NBITM_QUEUECONFIG993 0x09151f84
#define XPB_NBI1_NBITM_QUEUECONFIG994 0x09151f88
#define XPB_NBI1_NBITM_QUEUECONFIG995 0x09151f8c
#define XPB_NBI1_NBITM_QUEUECONFIG996 0x09151f90
#define XPB_NBI1_NBITM_QUEUECONFIG997 0x09151f94
#define XPB_NBI1_NBITM_QUEUECONFIG998 0x09151f98
#define XPB_NBI1_NBITM_QUEUECONFIG999 0x09151f9c
#define XPB_NBI1_NBITM_QUEUECONFIG1000 0x09151fa0
#define XPB_NBI1_NBITM_QUEUECONFIG1001 0x09151fa4
#define XPB_NBI1_NBITM_QUEUECONFIG1002 0x09151fa8
#define XPB_NBI1_NBITM_QUEUECONFIG1003 0x09151fac
#define XPB_NBI1_NBITM_QUEUECONFIG1004 0x09151fb0
#define XPB_NBI1_NBITM_QUEUECONFIG1005 0x09151fb4
#define XPB_NBI1_NBITM_QUEUECONFIG1006 0x09151fb8
#define XPB_NBI1_NBITM_QUEUECONFIG1007 0x09151fbc
#define XPB_NBI1_NBITM_QUEUECONFIG1008 0x09151fc0
#define XPB_NBI1_NBITM_QUEUECONFIG1009 0x09151fc4
#define XPB_NBI1_NBITM_QUEUECONFIG1010 0x09151fc8
#define XPB_NBI1_NBITM_QUEUECONFIG1011 0x09151fcc
#define XPB_NBI1_NBITM_QUEUECONFIG1012 0x09151fd0
#define XPB_NBI1_NBITM_QUEUECONFIG1013 0x09151fd4
#define XPB_NBI1_NBITM_QUEUECONFIG1014 0x09151fd8
#define XPB_NBI1_NBITM_QUEUECONFIG1015 0x09151fdc
#define XPB_NBI1_NBITM_QUEUECONFIG1016 0x09151fe0
#define XPB_NBI1_NBITM_QUEUECONFIG1017 0x09151fe4
#define XPB_NBI1_NBITM_QUEUECONFIG1018 0x09151fe8
#define XPB_NBI1_NBITM_QUEUECONFIG1019 0x09151fec
#define XPB_NBI1_NBITM_QUEUECONFIG1020 0x09151ff0
#define XPB_NBI1_NBITM_QUEUECONFIG1021 0x09151ff4
#define XPB_NBI1_NBITM_QUEUECONFIG1022 0x09151ff8
#define XPB_NBI1_NBITM_QUEUECONFIG1023 0x09151ffc
#define XPB_NBI1_NBITM_SCHEDULERCONFIG0 0x09160000
#define XPB_NBI1_NBITM_SCHEDULERCONFIG1 0x09160004
#define XPB_NBI1_NBITM_SCHEDULERCONFIG2 0x09160008
#define XPB_NBI1_NBITM_SCHEDULERCONFIG3 0x0916000c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG4 0x09160010
#define XPB_NBI1_NBITM_SCHEDULERCONFIG5 0x09160014
#define XPB_NBI1_NBITM_SCHEDULERCONFIG6 0x09160018
#define XPB_NBI1_NBITM_SCHEDULERCONFIG7 0x0916001c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG8 0x09160020
#define XPB_NBI1_NBITM_SCHEDULERCONFIG9 0x09160024
#define XPB_NBI1_NBITM_SCHEDULERCONFIG10 0x09160028
#define XPB_NBI1_NBITM_SCHEDULERCONFIG11 0x0916002c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG12 0x09160030
#define XPB_NBI1_NBITM_SCHEDULERCONFIG13 0x09160034
#define XPB_NBI1_NBITM_SCHEDULERCONFIG14 0x09160038
#define XPB_NBI1_NBITM_SCHEDULERCONFIG15 0x0916003c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG16 0x09160040
#define XPB_NBI1_NBITM_SCHEDULERCONFIG17 0x09160044
#define XPB_NBI1_NBITM_SCHEDULERCONFIG18 0x09160048
#define XPB_NBI1_NBITM_SCHEDULERCONFIG19 0x0916004c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG20 0x09160050
#define XPB_NBI1_NBITM_SCHEDULERCONFIG21 0x09160054
#define XPB_NBI1_NBITM_SCHEDULERCONFIG22 0x09160058
#define XPB_NBI1_NBITM_SCHEDULERCONFIG23 0x0916005c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG24 0x09160060
#define XPB_NBI1_NBITM_SCHEDULERCONFIG25 0x09160064
#define XPB_NBI1_NBITM_SCHEDULERCONFIG26 0x09160068
#define XPB_NBI1_NBITM_SCHEDULERCONFIG27 0x0916006c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG28 0x09160070
#define XPB_NBI1_NBITM_SCHEDULERCONFIG29 0x09160074
#define XPB_NBI1_NBITM_SCHEDULERCONFIG30 0x09160078
#define XPB_NBI1_NBITM_SCHEDULERCONFIG31 0x0916007c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG32 0x09160080
#define XPB_NBI1_NBITM_SCHEDULERCONFIG33 0x09160084
#define XPB_NBI1_NBITM_SCHEDULERCONFIG34 0x09160088
#define XPB_NBI1_NBITM_SCHEDULERCONFIG35 0x0916008c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG36 0x09160090
#define XPB_NBI1_NBITM_SCHEDULERCONFIG37 0x09160094
#define XPB_NBI1_NBITM_SCHEDULERCONFIG38 0x09160098
#define XPB_NBI1_NBITM_SCHEDULERCONFIG39 0x0916009c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG40 0x091600a0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG41 0x091600a4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG42 0x091600a8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG43 0x091600ac
#define XPB_NBI1_NBITM_SCHEDULERCONFIG44 0x091600b0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG45 0x091600b4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG46 0x091600b8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG47 0x091600bc
#define XPB_NBI1_NBITM_SCHEDULERCONFIG48 0x091600c0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG49 0x091600c4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG50 0x091600c8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG51 0x091600cc
#define XPB_NBI1_NBITM_SCHEDULERCONFIG52 0x091600d0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG53 0x091600d4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG54 0x091600d8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG55 0x091600dc
#define XPB_NBI1_NBITM_SCHEDULERCONFIG56 0x091600e0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG57 0x091600e4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG58 0x091600e8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG59 0x091600ec
#define XPB_NBI1_NBITM_SCHEDULERCONFIG60 0x091600f0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG61 0x091600f4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG62 0x091600f8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG63 0x091600fc
#define XPB_NBI1_NBITM_SCHEDULERCONFIG64 0x09160100
#define XPB_NBI1_NBITM_SCHEDULERCONFIG65 0x09160104
#define XPB_NBI1_NBITM_SCHEDULERCONFIG66 0x09160108
#define XPB_NBI1_NBITM_SCHEDULERCONFIG67 0x0916010c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG68 0x09160110
#define XPB_NBI1_NBITM_SCHEDULERCONFIG69 0x09160114
#define XPB_NBI1_NBITM_SCHEDULERCONFIG70 0x09160118
#define XPB_NBI1_NBITM_SCHEDULERCONFIG71 0x0916011c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG72 0x09160120
#define XPB_NBI1_NBITM_SCHEDULERCONFIG73 0x09160124
#define XPB_NBI1_NBITM_SCHEDULERCONFIG74 0x09160128
#define XPB_NBI1_NBITM_SCHEDULERCONFIG75 0x0916012c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG76 0x09160130
#define XPB_NBI1_NBITM_SCHEDULERCONFIG77 0x09160134
#define XPB_NBI1_NBITM_SCHEDULERCONFIG78 0x09160138
#define XPB_NBI1_NBITM_SCHEDULERCONFIG79 0x0916013c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG80 0x09160140
#define XPB_NBI1_NBITM_SCHEDULERCONFIG81 0x09160144
#define XPB_NBI1_NBITM_SCHEDULERCONFIG82 0x09160148
#define XPB_NBI1_NBITM_SCHEDULERCONFIG83 0x0916014c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG84 0x09160150
#define XPB_NBI1_NBITM_SCHEDULERCONFIG85 0x09160154
#define XPB_NBI1_NBITM_SCHEDULERCONFIG86 0x09160158
#define XPB_NBI1_NBITM_SCHEDULERCONFIG87 0x0916015c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG88 0x09160160
#define XPB_NBI1_NBITM_SCHEDULERCONFIG89 0x09160164
#define XPB_NBI1_NBITM_SCHEDULERCONFIG90 0x09160168
#define XPB_NBI1_NBITM_SCHEDULERCONFIG91 0x0916016c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG92 0x09160170
#define XPB_NBI1_NBITM_SCHEDULERCONFIG93 0x09160174
#define XPB_NBI1_NBITM_SCHEDULERCONFIG94 0x09160178
#define XPB_NBI1_NBITM_SCHEDULERCONFIG95 0x0916017c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG96 0x09160180
#define XPB_NBI1_NBITM_SCHEDULERCONFIG97 0x09160184
#define XPB_NBI1_NBITM_SCHEDULERCONFIG98 0x09160188
#define XPB_NBI1_NBITM_SCHEDULERCONFIG99 0x0916018c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG100 0x09160190
#define XPB_NBI1_NBITM_SCHEDULERCONFIG101 0x09160194
#define XPB_NBI1_NBITM_SCHEDULERCONFIG102 0x09160198
#define XPB_NBI1_NBITM_SCHEDULERCONFIG103 0x0916019c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG104 0x091601a0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG105 0x091601a4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG106 0x091601a8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG107 0x091601ac
#define XPB_NBI1_NBITM_SCHEDULERCONFIG108 0x091601b0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG109 0x091601b4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG110 0x091601b8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG111 0x091601bc
#define XPB_NBI1_NBITM_SCHEDULERCONFIG112 0x091601c0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG113 0x091601c4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG114 0x091601c8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG115 0x091601cc
#define XPB_NBI1_NBITM_SCHEDULERCONFIG116 0x091601d0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG117 0x091601d4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG118 0x091601d8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG119 0x091601dc
#define XPB_NBI1_NBITM_SCHEDULERCONFIG120 0x091601e0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG121 0x091601e4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG122 0x091601e8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG123 0x091601ec
#define XPB_NBI1_NBITM_SCHEDULERCONFIG124 0x091601f0
#define XPB_NBI1_NBITM_SCHEDULERCONFIG125 0x091601f4
#define XPB_NBI1_NBITM_SCHEDULERCONFIG126 0x091601f8
#define XPB_NBI1_NBITM_SCHEDULERCONFIG127 0x091601fc
#define XPB_NBI1_NBITM_SCHEDULERCONFIG128 0x09160200
#define XPB_NBI1_NBITM_SCHEDULERCONFIG129 0x09160204
#define XPB_NBI1_NBITM_SCHEDULERCONFIG130 0x09160208
#define XPB_NBI1_NBITM_SCHEDULERCONFIG131 0x0916020c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG132 0x09160210
#define XPB_NBI1_NBITM_SCHEDULERCONFIG133 0x09160214
#define XPB_NBI1_NBITM_SCHEDULERCONFIG134 0x09160218
#define XPB_NBI1_NBITM_SCHEDULERCONFIG135 0x0916021c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG136 0x09160220
#define XPB_NBI1_NBITM_SCHEDULERCONFIG137 0x09160224
#define XPB_NBI1_NBITM_SCHEDULERCONFIG138 0x09160228
#define XPB_NBI1_NBITM_SCHEDULERCONFIG139 0x0916022c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG140 0x09160230
#define XPB_NBI1_NBITM_SCHEDULERCONFIG141 0x09160234
#define XPB_NBI1_NBITM_SCHEDULERCONFIG142 0x09160238
#define XPB_NBI1_NBITM_SCHEDULERCONFIG143 0x0916023c
#define XPB_NBI1_NBITM_SCHEDULERCONFIG144 0x09160240
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT0 0x09160800
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT1 0x09160804
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT2 0x09160808
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT3 0x0916080c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT4 0x09160810
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT5 0x09160814
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT6 0x09160818
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT7 0x0916081c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT8 0x09160820
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT9 0x09160824
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT10 0x09160828
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT11 0x0916082c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT12 0x09160830
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT13 0x09160834
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT14 0x09160838
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT15 0x0916083c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT16 0x09160840
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT17 0x09160844
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT18 0x09160848
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT19 0x0916084c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT20 0x09160850
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT21 0x09160854
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT22 0x09160858
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT23 0x0916085c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT24 0x09160860
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT25 0x09160864
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT26 0x09160868
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT27 0x0916086c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT28 0x09160870
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT29 0x09160874
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT30 0x09160878
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT31 0x0916087c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT32 0x09160880
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT33 0x09160884
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT34 0x09160888
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT35 0x0916088c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT36 0x09160890
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT37 0x09160894
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT38 0x09160898
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT39 0x0916089c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT40 0x091608a0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT41 0x091608a4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT42 0x091608a8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT43 0x091608ac
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT44 0x091608b0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT45 0x091608b4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT46 0x091608b8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT47 0x091608bc
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT48 0x091608c0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT49 0x091608c4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT50 0x091608c8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT51 0x091608cc
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT52 0x091608d0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT53 0x091608d4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT54 0x091608d8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT55 0x091608dc
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT56 0x091608e0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT57 0x091608e4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT58 0x091608e8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT59 0x091608ec
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT60 0x091608f0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT61 0x091608f4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT62 0x091608f8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT63 0x091608fc
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT64 0x09160900
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT65 0x09160904
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT66 0x09160908
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT67 0x0916090c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT68 0x09160910
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT69 0x09160914
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT70 0x09160918
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT71 0x0916091c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT72 0x09160920
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT73 0x09160924
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT74 0x09160928
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT75 0x0916092c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT76 0x09160930
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT77 0x09160934
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT78 0x09160938
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT79 0x0916093c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT80 0x09160940
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT81 0x09160944
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT82 0x09160948
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT83 0x0916094c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT84 0x09160950
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT85 0x09160954
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT86 0x09160958
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT87 0x0916095c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT88 0x09160960
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT89 0x09160964
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT90 0x09160968
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT91 0x0916096c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT92 0x09160970
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT93 0x09160974
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT94 0x09160978
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT95 0x0916097c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT96 0x09160980
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT97 0x09160984
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT98 0x09160988
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT99 0x0916098c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT100 0x09160990
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT101 0x09160994
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT102 0x09160998
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT103 0x0916099c
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT104 0x091609a0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT105 0x091609a4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT106 0x091609a8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT107 0x091609ac
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT108 0x091609b0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT109 0x091609b4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT110 0x091609b8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT111 0x091609bc
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT112 0x091609c0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT113 0x091609c4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT114 0x091609c8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT115 0x091609cc
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT116 0x091609d0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT117 0x091609d4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT118 0x091609d8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT119 0x091609dc
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT120 0x091609e0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT121 0x091609e4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT122 0x091609e8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT123 0x091609ec
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT124 0x091609f0
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT125 0x091609f4
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT126 0x091609f8
#define XPB_NBI1_NBITM_SCHEDULERWEIGHT127 0x091609fc
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT0 0x09161000
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT1 0x09161004
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT2 0x09161008
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT3 0x0916100c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT4 0x09161010
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT5 0x09161014
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT6 0x09161018
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT7 0x0916101c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT8 0x09161020
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT9 0x09161024
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT10 0x09161028
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT11 0x0916102c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT12 0x09161030
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT13 0x09161034
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT14 0x09161038
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT15 0x0916103c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT16 0x09161040
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT17 0x09161044
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT18 0x09161048
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT19 0x0916104c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT20 0x09161050
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT21 0x09161054
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT22 0x09161058
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT23 0x0916105c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT24 0x09161060
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT25 0x09161064
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT26 0x09161068
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT27 0x0916106c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT28 0x09161070
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT29 0x09161074
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT30 0x09161078
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT31 0x0916107c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT32 0x09161080
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT33 0x09161084
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT34 0x09161088
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT35 0x0916108c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT36 0x09161090
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT37 0x09161094
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT38 0x09161098
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT39 0x0916109c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT40 0x091610a0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT41 0x091610a4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT42 0x091610a8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT43 0x091610ac
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT44 0x091610b0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT45 0x091610b4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT46 0x091610b8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT47 0x091610bc
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT48 0x091610c0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT49 0x091610c4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT50 0x091610c8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT51 0x091610cc
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT52 0x091610d0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT53 0x091610d4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT54 0x091610d8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT55 0x091610dc
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT56 0x091610e0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT57 0x091610e4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT58 0x091610e8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT59 0x091610ec
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT60 0x091610f0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT61 0x091610f4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT62 0x091610f8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT63 0x091610fc
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT64 0x09161100
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT65 0x09161104
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT66 0x09161108
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT67 0x0916110c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT68 0x09161110
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT69 0x09161114
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT70 0x09161118
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT71 0x0916111c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT72 0x09161120
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT73 0x09161124
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT74 0x09161128
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT75 0x0916112c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT76 0x09161130
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT77 0x09161134
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT78 0x09161138
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT79 0x0916113c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT80 0x09161140
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT81 0x09161144
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT82 0x09161148
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT83 0x0916114c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT84 0x09161150
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT85 0x09161154
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT86 0x09161158
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT87 0x0916115c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT88 0x09161160
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT89 0x09161164
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT90 0x09161168
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT91 0x0916116c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT92 0x09161170
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT93 0x09161174
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT94 0x09161178
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT95 0x0916117c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT96 0x09161180
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT97 0x09161184
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT98 0x09161188
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT99 0x0916118c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT100 0x09161190
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT101 0x09161194
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT102 0x09161198
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT103 0x0916119c
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT104 0x091611a0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT105 0x091611a4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT106 0x091611a8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT107 0x091611ac
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT108 0x091611b0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT109 0x091611b4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT110 0x091611b8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT111 0x091611bc
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT112 0x091611c0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT113 0x091611c4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT114 0x091611c8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT115 0x091611cc
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT116 0x091611d0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT117 0x091611d4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT118 0x091611d8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT119 0x091611dc
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT120 0x091611e0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT121 0x091611e4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT122 0x091611e8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT123 0x091611ec
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT124 0x091611f0
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT125 0x091611f4
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT126 0x091611f8
#define XPB_NBI1_NBITM_SCHEDULERDEFICIT127 0x091611fc
#define XPB_NBI1_NBITM_SHAPERRATE0 0x091d0000
#define XPB_NBI1_NBITM_SHAPERRATE1 0x091d0004
#define XPB_NBI1_NBITM_SHAPERRATE2 0x091d0008
#define XPB_NBI1_NBITM_SHAPERRATE3 0x091d000c
#define XPB_NBI1_NBITM_SHAPERRATE4 0x091d0010
#define XPB_NBI1_NBITM_SHAPERRATE5 0x091d0014
#define XPB_NBI1_NBITM_SHAPERRATE6 0x091d0018
#define XPB_NBI1_NBITM_SHAPERRATE7 0x091d001c
#define XPB_NBI1_NBITM_SHAPERRATE8 0x091d0020
#define XPB_NBI1_NBITM_SHAPERRATE9 0x091d0024
#define XPB_NBI1_NBITM_SHAPERRATE10 0x091d0028
#define XPB_NBI1_NBITM_SHAPERRATE11 0x091d002c
#define XPB_NBI1_NBITM_SHAPERRATE12 0x091d0030
#define XPB_NBI1_NBITM_SHAPERRATE13 0x091d0034
#define XPB_NBI1_NBITM_SHAPERRATE14 0x091d0038
#define XPB_NBI1_NBITM_SHAPERRATE15 0x091d003c
#define XPB_NBI1_NBITM_SHAPERRATE16 0x091d0040
#define XPB_NBI1_NBITM_SHAPERRATE17 0x091d0044
#define XPB_NBI1_NBITM_SHAPERRATE18 0x091d0048
#define XPB_NBI1_NBITM_SHAPERRATE19 0x091d004c
#define XPB_NBI1_NBITM_SHAPERRATE20 0x091d0050
#define XPB_NBI1_NBITM_SHAPERRATE21 0x091d0054
#define XPB_NBI1_NBITM_SHAPERRATE22 0x091d0058
#define XPB_NBI1_NBITM_SHAPERRATE23 0x091d005c
#define XPB_NBI1_NBITM_SHAPERRATE24 0x091d0060
#define XPB_NBI1_NBITM_SHAPERRATE25 0x091d0064
#define XPB_NBI1_NBITM_SHAPERRATE26 0x091d0068
#define XPB_NBI1_NBITM_SHAPERRATE27 0x091d006c
#define XPB_NBI1_NBITM_SHAPERRATE28 0x091d0070
#define XPB_NBI1_NBITM_SHAPERRATE29 0x091d0074
#define XPB_NBI1_NBITM_SHAPERRATE30 0x091d0078
#define XPB_NBI1_NBITM_SHAPERRATE31 0x091d007c
#define XPB_NBI1_NBITM_SHAPERRATE32 0x091d0080
#define XPB_NBI1_NBITM_SHAPERRATE33 0x091d0084
#define XPB_NBI1_NBITM_SHAPERRATE34 0x091d0088
#define XPB_NBI1_NBITM_SHAPERRATE35 0x091d008c
#define XPB_NBI1_NBITM_SHAPERRATE36 0x091d0090
#define XPB_NBI1_NBITM_SHAPERRATE37 0x091d0094
#define XPB_NBI1_NBITM_SHAPERRATE38 0x091d0098
#define XPB_NBI1_NBITM_SHAPERRATE39 0x091d009c
#define XPB_NBI1_NBITM_SHAPERRATE40 0x091d00a0
#define XPB_NBI1_NBITM_SHAPERRATE41 0x091d00a4
#define XPB_NBI1_NBITM_SHAPERRATE42 0x091d00a8
#define XPB_NBI1_NBITM_SHAPERRATE43 0x091d00ac
#define XPB_NBI1_NBITM_SHAPERRATE44 0x091d00b0
#define XPB_NBI1_NBITM_SHAPERRATE45 0x091d00b4
#define XPB_NBI1_NBITM_SHAPERRATE46 0x091d00b8
#define XPB_NBI1_NBITM_SHAPERRATE47 0x091d00bc
#define XPB_NBI1_NBITM_SHAPERRATE48 0x091d00c0
#define XPB_NBI1_NBITM_SHAPERRATE49 0x091d00c4
#define XPB_NBI1_NBITM_SHAPERRATE50 0x091d00c8
#define XPB_NBI1_NBITM_SHAPERRATE51 0x091d00cc
#define XPB_NBI1_NBITM_SHAPERRATE52 0x091d00d0
#define XPB_NBI1_NBITM_SHAPERRATE53 0x091d00d4
#define XPB_NBI1_NBITM_SHAPERRATE54 0x091d00d8
#define XPB_NBI1_NBITM_SHAPERRATE55 0x091d00dc
#define XPB_NBI1_NBITM_SHAPERRATE56 0x091d00e0
#define XPB_NBI1_NBITM_SHAPERRATE57 0x091d00e4
#define XPB_NBI1_NBITM_SHAPERRATE58 0x091d00e8
#define XPB_NBI1_NBITM_SHAPERRATE59 0x091d00ec
#define XPB_NBI1_NBITM_SHAPERRATE60 0x091d00f0
#define XPB_NBI1_NBITM_SHAPERRATE61 0x091d00f4
#define XPB_NBI1_NBITM_SHAPERRATE62 0x091d00f8
#define XPB_NBI1_NBITM_SHAPERRATE63 0x091d00fc
#define XPB_NBI1_NBITM_SHAPERRATE64 0x091d0100
#define XPB_NBI1_NBITM_SHAPERRATE65 0x091d0104
#define XPB_NBI1_NBITM_SHAPERRATE66 0x091d0108
#define XPB_NBI1_NBITM_SHAPERRATE67 0x091d010c
#define XPB_NBI1_NBITM_SHAPERRATE68 0x091d0110
#define XPB_NBI1_NBITM_SHAPERRATE69 0x091d0114
#define XPB_NBI1_NBITM_SHAPERRATE70 0x091d0118
#define XPB_NBI1_NBITM_SHAPERRATE71 0x091d011c
#define XPB_NBI1_NBITM_SHAPERRATE72 0x091d0120
#define XPB_NBI1_NBITM_SHAPERRATE73 0x091d0124
#define XPB_NBI1_NBITM_SHAPERRATE74 0x091d0128
#define XPB_NBI1_NBITM_SHAPERRATE75 0x091d012c
#define XPB_NBI1_NBITM_SHAPERRATE76 0x091d0130
#define XPB_NBI1_NBITM_SHAPERRATE77 0x091d0134
#define XPB_NBI1_NBITM_SHAPERRATE78 0x091d0138
#define XPB_NBI1_NBITM_SHAPERRATE79 0x091d013c
#define XPB_NBI1_NBITM_SHAPERRATE80 0x091d0140
#define XPB_NBI1_NBITM_SHAPERRATE81 0x091d0144
#define XPB_NBI1_NBITM_SHAPERRATE82 0x091d0148
#define XPB_NBI1_NBITM_SHAPERRATE83 0x091d014c
#define XPB_NBI1_NBITM_SHAPERRATE84 0x091d0150
#define XPB_NBI1_NBITM_SHAPERRATE85 0x091d0154
#define XPB_NBI1_NBITM_SHAPERRATE86 0x091d0158
#define XPB_NBI1_NBITM_SHAPERRATE87 0x091d015c
#define XPB_NBI1_NBITM_SHAPERRATE88 0x091d0160
#define XPB_NBI1_NBITM_SHAPERRATE89 0x091d0164
#define XPB_NBI1_NBITM_SHAPERRATE90 0x091d0168
#define XPB_NBI1_NBITM_SHAPERRATE91 0x091d016c
#define XPB_NBI1_NBITM_SHAPERRATE92 0x091d0170
#define XPB_NBI1_NBITM_SHAPERRATE93 0x091d0174
#define XPB_NBI1_NBITM_SHAPERRATE94 0x091d0178
#define XPB_NBI1_NBITM_SHAPERRATE95 0x091d017c
#define XPB_NBI1_NBITM_SHAPERRATE96 0x091d0180
#define XPB_NBI1_NBITM_SHAPERRATE97 0x091d0184
#define XPB_NBI1_NBITM_SHAPERRATE98 0x091d0188
#define XPB_NBI1_NBITM_SHAPERRATE99 0x091d018c
#define XPB_NBI1_NBITM_SHAPERRATE100 0x091d0190
#define XPB_NBI1_NBITM_SHAPERRATE101 0x091d0194
#define XPB_NBI1_NBITM_SHAPERRATE102 0x091d0198
#define XPB_NBI1_NBITM_SHAPERRATE103 0x091d019c
#define XPB_NBI1_NBITM_SHAPERRATE104 0x091d01a0
#define XPB_NBI1_NBITM_SHAPERRATE105 0x091d01a4
#define XPB_NBI1_NBITM_SHAPERRATE106 0x091d01a8
#define XPB_NBI1_NBITM_SHAPERRATE107 0x091d01ac
#define XPB_NBI1_NBITM_SHAPERRATE108 0x091d01b0
#define XPB_NBI1_NBITM_SHAPERRATE109 0x091d01b4
#define XPB_NBI1_NBITM_SHAPERRATE110 0x091d01b8
#define XPB_NBI1_NBITM_SHAPERRATE111 0x091d01bc
#define XPB_NBI1_NBITM_SHAPERRATE112 0x091d01c0
#define XPB_NBI1_NBITM_SHAPERRATE113 0x091d01c4
#define XPB_NBI1_NBITM_SHAPERRATE114 0x091d01c8
#define XPB_NBI1_NBITM_SHAPERRATE115 0x091d01cc
#define XPB_NBI1_NBITM_SHAPERRATE116 0x091d01d0
#define XPB_NBI1_NBITM_SHAPERRATE117 0x091d01d4
#define XPB_NBI1_NBITM_SHAPERRATE118 0x091d01d8
#define XPB_NBI1_NBITM_SHAPERRATE119 0x091d01dc
#define XPB_NBI1_NBITM_SHAPERRATE120 0x091d01e0
#define XPB_NBI1_NBITM_SHAPERRATE121 0x091d01e4
#define XPB_NBI1_NBITM_SHAPERRATE122 0x091d01e8
#define XPB_NBI1_NBITM_SHAPERRATE123 0x091d01ec
#define XPB_NBI1_NBITM_SHAPERRATE124 0x091d01f0
#define XPB_NBI1_NBITM_SHAPERRATE125 0x091d01f4
#define XPB_NBI1_NBITM_SHAPERRATE126 0x091d01f8
#define XPB_NBI1_NBITM_SHAPERRATE127 0x091d01fc
#define XPB_NBI1_NBITM_SHAPERRATE128 0x091d0200
#define XPB_NBI1_NBITM_SHAPERRATE129 0x091d0204
#define XPB_NBI1_NBITM_SHAPERRATE130 0x091d0208
#define XPB_NBI1_NBITM_SHAPERRATE131 0x091d020c
#define XPB_NBI1_NBITM_SHAPERRATE132 0x091d0210
#define XPB_NBI1_NBITM_SHAPERRATE133 0x091d0214
#define XPB_NBI1_NBITM_SHAPERRATE134 0x091d0218
#define XPB_NBI1_NBITM_SHAPERRATE135 0x091d021c
#define XPB_NBI1_NBITM_SHAPERRATE136 0x091d0220
#define XPB_NBI1_NBITM_SHAPERRATE137 0x091d0224
#define XPB_NBI1_NBITM_SHAPERRATE138 0x091d0228
#define XPB_NBI1_NBITM_SHAPERRATE139 0x091d022c
#define XPB_NBI1_NBITM_SHAPERRATE140 0x091d0230
#define XPB_NBI1_NBITM_SHAPERRATE141 0x091d0234
#define XPB_NBI1_NBITM_SHAPERRATE142 0x091d0238
#define XPB_NBI1_NBITM_SHAPERRATE143 0x091d023c
#define XPB_NBI1_NBITM_SHAPERRATE144 0x091d0240
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD0 0x091d0800
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD1 0x091d0804
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD2 0x091d0808
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD3 0x091d080c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD4 0x091d0810
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD5 0x091d0814
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD6 0x091d0818
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD7 0x091d081c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD8 0x091d0820
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD9 0x091d0824
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD10 0x091d0828
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD11 0x091d082c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD12 0x091d0830
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD13 0x091d0834
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD14 0x091d0838
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD15 0x091d083c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD16 0x091d0840
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD17 0x091d0844
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD18 0x091d0848
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD19 0x091d084c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD20 0x091d0850
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD21 0x091d0854
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD22 0x091d0858
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD23 0x091d085c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD24 0x091d0860
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD25 0x091d0864
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD26 0x091d0868
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD27 0x091d086c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD28 0x091d0870
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD29 0x091d0874
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD30 0x091d0878
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD31 0x091d087c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD32 0x091d0880
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD33 0x091d0884
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD34 0x091d0888
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD35 0x091d088c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD36 0x091d0890
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD37 0x091d0894
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD38 0x091d0898
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD39 0x091d089c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD40 0x091d08a0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD41 0x091d08a4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD42 0x091d08a8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD43 0x091d08ac
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD44 0x091d08b0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD45 0x091d08b4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD46 0x091d08b8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD47 0x091d08bc
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD48 0x091d08c0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD49 0x091d08c4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD50 0x091d08c8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD51 0x091d08cc
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD52 0x091d08d0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD53 0x091d08d4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD54 0x091d08d8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD55 0x091d08dc
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD56 0x091d08e0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD57 0x091d08e4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD58 0x091d08e8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD59 0x091d08ec
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD60 0x091d08f0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD61 0x091d08f4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD62 0x091d08f8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD63 0x091d08fc
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD64 0x091d0900
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD65 0x091d0904
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD66 0x091d0908
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD67 0x091d090c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD68 0x091d0910
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD69 0x091d0914
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD70 0x091d0918
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD71 0x091d091c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD72 0x091d0920
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD73 0x091d0924
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD74 0x091d0928
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD75 0x091d092c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD76 0x091d0930
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD77 0x091d0934
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD78 0x091d0938
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD79 0x091d093c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD80 0x091d0940
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD81 0x091d0944
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD82 0x091d0948
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD83 0x091d094c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD84 0x091d0950
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD85 0x091d0954
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD86 0x091d0958
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD87 0x091d095c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD88 0x091d0960
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD89 0x091d0964
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD90 0x091d0968
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD91 0x091d096c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD92 0x091d0970
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD93 0x091d0974
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD94 0x091d0978
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD95 0x091d097c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD96 0x091d0980
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD97 0x091d0984
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD98 0x091d0988
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD99 0x091d098c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD100 0x091d0990
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD101 0x091d0994
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD102 0x091d0998
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD103 0x091d099c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD104 0x091d09a0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD105 0x091d09a4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD106 0x091d09a8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD107 0x091d09ac
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD108 0x091d09b0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD109 0x091d09b4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD110 0x091d09b8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD111 0x091d09bc
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD112 0x091d09c0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD113 0x091d09c4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD114 0x091d09c8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD115 0x091d09cc
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD116 0x091d09d0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD117 0x091d09d4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD118 0x091d09d8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD119 0x091d09dc
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD120 0x091d09e0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD121 0x091d09e4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD122 0x091d09e8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD123 0x091d09ec
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD124 0x091d09f0
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD125 0x091d09f4
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD126 0x091d09f8
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD127 0x091d09fc
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD128 0x091d0a00
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD129 0x091d0a04
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD130 0x091d0a08
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD131 0x091d0a0c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD132 0x091d0a10
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD133 0x091d0a14
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD134 0x091d0a18
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD135 0x091d0a1c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD136 0x091d0a20
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD137 0x091d0a24
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD138 0x091d0a28
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD139 0x091d0a2c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD140 0x091d0a30
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD141 0x091d0a34
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD142 0x091d0a38
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD143 0x091d0a3c
#define XPB_NBI1_NBITM_SHAPERTHRESHOLD144 0x091d0a40
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT0 0x091d1000
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT1 0x091d1004
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT2 0x091d1008
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT3 0x091d100c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT4 0x091d1010
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT5 0x091d1014
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT6 0x091d1018
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT7 0x091d101c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT8 0x091d1020
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT9 0x091d1024
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT10 0x091d1028
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT11 0x091d102c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT12 0x091d1030
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT13 0x091d1034
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT14 0x091d1038
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT15 0x091d103c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT16 0x091d1040
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT17 0x091d1044
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT18 0x091d1048
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT19 0x091d104c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT20 0x091d1050
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT21 0x091d1054
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT22 0x091d1058
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT23 0x091d105c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT24 0x091d1060
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT25 0x091d1064
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT26 0x091d1068
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT27 0x091d106c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT28 0x091d1070
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT29 0x091d1074
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT30 0x091d1078
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT31 0x091d107c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT32 0x091d1080
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT33 0x091d1084
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT34 0x091d1088
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT35 0x091d108c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT36 0x091d1090
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT37 0x091d1094
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT38 0x091d1098
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT39 0x091d109c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT40 0x091d10a0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT41 0x091d10a4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT42 0x091d10a8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT43 0x091d10ac
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT44 0x091d10b0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT45 0x091d10b4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT46 0x091d10b8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT47 0x091d10bc
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT48 0x091d10c0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT49 0x091d10c4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT50 0x091d10c8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT51 0x091d10cc
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT52 0x091d10d0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT53 0x091d10d4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT54 0x091d10d8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT55 0x091d10dc
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT56 0x091d10e0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT57 0x091d10e4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT58 0x091d10e8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT59 0x091d10ec
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT60 0x091d10f0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT61 0x091d10f4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT62 0x091d10f8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT63 0x091d10fc
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT64 0x091d1100
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT65 0x091d1104
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT66 0x091d1108
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT67 0x091d110c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT68 0x091d1110
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT69 0x091d1114
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT70 0x091d1118
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT71 0x091d111c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT72 0x091d1120
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT73 0x091d1124
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT74 0x091d1128
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT75 0x091d112c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT76 0x091d1130
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT77 0x091d1134
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT78 0x091d1138
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT79 0x091d113c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT80 0x091d1140
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT81 0x091d1144
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT82 0x091d1148
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT83 0x091d114c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT84 0x091d1150
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT85 0x091d1154
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT86 0x091d1158
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT87 0x091d115c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT88 0x091d1160
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT89 0x091d1164
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT90 0x091d1168
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT91 0x091d116c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT92 0x091d1170
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT93 0x091d1174
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT94 0x091d1178
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT95 0x091d117c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT96 0x091d1180
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT97 0x091d1184
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT98 0x091d1188
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT99 0x091d118c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT100 0x091d1190
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT101 0x091d1194
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT102 0x091d1198
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT103 0x091d119c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT104 0x091d11a0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT105 0x091d11a4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT106 0x091d11a8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT107 0x091d11ac
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT108 0x091d11b0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT109 0x091d11b4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT110 0x091d11b8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT111 0x091d11bc
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT112 0x091d11c0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT113 0x091d11c4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT114 0x091d11c8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT115 0x091d11cc
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT116 0x091d11d0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT117 0x091d11d4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT118 0x091d11d8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT119 0x091d11dc
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT120 0x091d11e0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT121 0x091d11e4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT122 0x091d11e8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT123 0x091d11ec
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT124 0x091d11f0
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT125 0x091d11f4
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT126 0x091d11f8
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT127 0x091d11fc
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT128 0x091d1200
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT129 0x091d1204
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT130 0x091d1208
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT131 0x091d120c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT132 0x091d1210
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT133 0x091d1214
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT134 0x091d1218
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT135 0x091d121c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT136 0x091d1220
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT137 0x091d1224
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT138 0x091d1228
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT139 0x091d122c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT140 0x091d1230
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT141 0x091d1234
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT142 0x091d1238
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT143 0x091d123c
#define XPB_NBI1_NBITM_SHAPERMAXOVERSHOOT144 0x091d1240
#define XPB_NBI1_NBITM_SHAPERRATEADJUST0 0x091d1800
#define XPB_NBI1_NBITM_SHAPERRATEADJUST1 0x091d1804
#define XPB_NBI1_NBITM_SHAPERRATEADJUST2 0x091d1808
#define XPB_NBI1_NBITM_SHAPERRATEADJUST3 0x091d180c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST4 0x091d1810
#define XPB_NBI1_NBITM_SHAPERRATEADJUST5 0x091d1814
#define XPB_NBI1_NBITM_SHAPERRATEADJUST6 0x091d1818
#define XPB_NBI1_NBITM_SHAPERRATEADJUST7 0x091d181c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST8 0x091d1820
#define XPB_NBI1_NBITM_SHAPERRATEADJUST9 0x091d1824
#define XPB_NBI1_NBITM_SHAPERRATEADJUST10 0x091d1828
#define XPB_NBI1_NBITM_SHAPERRATEADJUST11 0x091d182c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST12 0x091d1830
#define XPB_NBI1_NBITM_SHAPERRATEADJUST13 0x091d1834
#define XPB_NBI1_NBITM_SHAPERRATEADJUST14 0x091d1838
#define XPB_NBI1_NBITM_SHAPERRATEADJUST15 0x091d183c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST16 0x091d1840
#define XPB_NBI1_NBITM_SHAPERRATEADJUST17 0x091d1844
#define XPB_NBI1_NBITM_SHAPERRATEADJUST18 0x091d1848
#define XPB_NBI1_NBITM_SHAPERRATEADJUST19 0x091d184c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST20 0x091d1850
#define XPB_NBI1_NBITM_SHAPERRATEADJUST21 0x091d1854
#define XPB_NBI1_NBITM_SHAPERRATEADJUST22 0x091d1858
#define XPB_NBI1_NBITM_SHAPERRATEADJUST23 0x091d185c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST24 0x091d1860
#define XPB_NBI1_NBITM_SHAPERRATEADJUST25 0x091d1864
#define XPB_NBI1_NBITM_SHAPERRATEADJUST26 0x091d1868
#define XPB_NBI1_NBITM_SHAPERRATEADJUST27 0x091d186c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST28 0x091d1870
#define XPB_NBI1_NBITM_SHAPERRATEADJUST29 0x091d1874
#define XPB_NBI1_NBITM_SHAPERRATEADJUST30 0x091d1878
#define XPB_NBI1_NBITM_SHAPERRATEADJUST31 0x091d187c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST32 0x091d1880
#define XPB_NBI1_NBITM_SHAPERRATEADJUST33 0x091d1884
#define XPB_NBI1_NBITM_SHAPERRATEADJUST34 0x091d1888
#define XPB_NBI1_NBITM_SHAPERRATEADJUST35 0x091d188c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST36 0x091d1890
#define XPB_NBI1_NBITM_SHAPERRATEADJUST37 0x091d1894
#define XPB_NBI1_NBITM_SHAPERRATEADJUST38 0x091d1898
#define XPB_NBI1_NBITM_SHAPERRATEADJUST39 0x091d189c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST40 0x091d18a0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST41 0x091d18a4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST42 0x091d18a8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST43 0x091d18ac
#define XPB_NBI1_NBITM_SHAPERRATEADJUST44 0x091d18b0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST45 0x091d18b4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST46 0x091d18b8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST47 0x091d18bc
#define XPB_NBI1_NBITM_SHAPERRATEADJUST48 0x091d18c0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST49 0x091d18c4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST50 0x091d18c8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST51 0x091d18cc
#define XPB_NBI1_NBITM_SHAPERRATEADJUST52 0x091d18d0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST53 0x091d18d4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST54 0x091d18d8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST55 0x091d18dc
#define XPB_NBI1_NBITM_SHAPERRATEADJUST56 0x091d18e0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST57 0x091d18e4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST58 0x091d18e8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST59 0x091d18ec
#define XPB_NBI1_NBITM_SHAPERRATEADJUST60 0x091d18f0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST61 0x091d18f4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST62 0x091d18f8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST63 0x091d18fc
#define XPB_NBI1_NBITM_SHAPERRATEADJUST64 0x091d1900
#define XPB_NBI1_NBITM_SHAPERRATEADJUST65 0x091d1904
#define XPB_NBI1_NBITM_SHAPERRATEADJUST66 0x091d1908
#define XPB_NBI1_NBITM_SHAPERRATEADJUST67 0x091d190c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST68 0x091d1910
#define XPB_NBI1_NBITM_SHAPERRATEADJUST69 0x091d1914
#define XPB_NBI1_NBITM_SHAPERRATEADJUST70 0x091d1918
#define XPB_NBI1_NBITM_SHAPERRATEADJUST71 0x091d191c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST72 0x091d1920
#define XPB_NBI1_NBITM_SHAPERRATEADJUST73 0x091d1924
#define XPB_NBI1_NBITM_SHAPERRATEADJUST74 0x091d1928
#define XPB_NBI1_NBITM_SHAPERRATEADJUST75 0x091d192c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST76 0x091d1930
#define XPB_NBI1_NBITM_SHAPERRATEADJUST77 0x091d1934
#define XPB_NBI1_NBITM_SHAPERRATEADJUST78 0x091d1938
#define XPB_NBI1_NBITM_SHAPERRATEADJUST79 0x091d193c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST80 0x091d1940
#define XPB_NBI1_NBITM_SHAPERRATEADJUST81 0x091d1944
#define XPB_NBI1_NBITM_SHAPERRATEADJUST82 0x091d1948
#define XPB_NBI1_NBITM_SHAPERRATEADJUST83 0x091d194c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST84 0x091d1950
#define XPB_NBI1_NBITM_SHAPERRATEADJUST85 0x091d1954
#define XPB_NBI1_NBITM_SHAPERRATEADJUST86 0x091d1958
#define XPB_NBI1_NBITM_SHAPERRATEADJUST87 0x091d195c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST88 0x091d1960
#define XPB_NBI1_NBITM_SHAPERRATEADJUST89 0x091d1964
#define XPB_NBI1_NBITM_SHAPERRATEADJUST90 0x091d1968
#define XPB_NBI1_NBITM_SHAPERRATEADJUST91 0x091d196c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST92 0x091d1970
#define XPB_NBI1_NBITM_SHAPERRATEADJUST93 0x091d1974
#define XPB_NBI1_NBITM_SHAPERRATEADJUST94 0x091d1978
#define XPB_NBI1_NBITM_SHAPERRATEADJUST95 0x091d197c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST96 0x091d1980
#define XPB_NBI1_NBITM_SHAPERRATEADJUST97 0x091d1984
#define XPB_NBI1_NBITM_SHAPERRATEADJUST98 0x091d1988
#define XPB_NBI1_NBITM_SHAPERRATEADJUST99 0x091d198c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST100 0x091d1990
#define XPB_NBI1_NBITM_SHAPERRATEADJUST101 0x091d1994
#define XPB_NBI1_NBITM_SHAPERRATEADJUST102 0x091d1998
#define XPB_NBI1_NBITM_SHAPERRATEADJUST103 0x091d199c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST104 0x091d19a0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST105 0x091d19a4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST106 0x091d19a8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST107 0x091d19ac
#define XPB_NBI1_NBITM_SHAPERRATEADJUST108 0x091d19b0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST109 0x091d19b4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST110 0x091d19b8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST111 0x091d19bc
#define XPB_NBI1_NBITM_SHAPERRATEADJUST112 0x091d19c0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST113 0x091d19c4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST114 0x091d19c8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST115 0x091d19cc
#define XPB_NBI1_NBITM_SHAPERRATEADJUST116 0x091d19d0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST117 0x091d19d4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST118 0x091d19d8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST119 0x091d19dc
#define XPB_NBI1_NBITM_SHAPERRATEADJUST120 0x091d19e0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST121 0x091d19e4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST122 0x091d19e8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST123 0x091d19ec
#define XPB_NBI1_NBITM_SHAPERRATEADJUST124 0x091d19f0
#define XPB_NBI1_NBITM_SHAPERRATEADJUST125 0x091d19f4
#define XPB_NBI1_NBITM_SHAPERRATEADJUST126 0x091d19f8
#define XPB_NBI1_NBITM_SHAPERRATEADJUST127 0x091d19fc
#define XPB_NBI1_NBITM_SHAPERRATEADJUST128 0x091d1a00
#define XPB_NBI1_NBITM_SHAPERRATEADJUST129 0x091d1a04
#define XPB_NBI1_NBITM_SHAPERRATEADJUST130 0x091d1a08
#define XPB_NBI1_NBITM_SHAPERRATEADJUST131 0x091d1a0c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST132 0x091d1a10
#define XPB_NBI1_NBITM_SHAPERRATEADJUST133 0x091d1a14
#define XPB_NBI1_NBITM_SHAPERRATEADJUST134 0x091d1a18
#define XPB_NBI1_NBITM_SHAPERRATEADJUST135 0x091d1a1c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST136 0x091d1a20
#define XPB_NBI1_NBITM_SHAPERRATEADJUST137 0x091d1a24
#define XPB_NBI1_NBITM_SHAPERRATEADJUST138 0x091d1a28
#define XPB_NBI1_NBITM_SHAPERRATEADJUST139 0x091d1a2c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST140 0x091d1a30
#define XPB_NBI1_NBITM_SHAPERRATEADJUST141 0x091d1a34
#define XPB_NBI1_NBITM_SHAPERRATEADJUST142 0x091d1a38
#define XPB_NBI1_NBITM_SHAPERRATEADJUST143 0x091d1a3c
#define XPB_NBI1_NBITM_SHAPERRATEADJUST144 0x091d1a40
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PICOENGINECONFIG 0x09280000
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PICOENGINESETUP 0x09280004
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PICOENGINERUNCONTROL 0x09280008
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TABLEEXTEND 0x0928000c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_THROTTLECONFIG 0x09280010
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_THROTTLEACTION 0x09280014
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PACONFIG 0x09280018
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TUNNELOVERRIDE0 0x09280020
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TUNNELOVERRIDE1 0x09280024
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TUNNELOVERRIDE2 0x09280028
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_ACTIVESET0LOW 0x09280080
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_ACTIVESET0HIGH 0x09280084
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_ACTIVESET1LOW 0x09280088
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_ACTIVESET1HIGH 0x0928008c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_CLASSIFIEDSMALL 0x092800c0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_CLASSIFIEDLARGE 0x092800c4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TUNNEL 0x092800c8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE0SET0 0x09280180
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE1SET0 0x09280184
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE2SET0 0x09280188
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE3SET0 0x0928018c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE4SET0 0x09280190
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE5SET0 0x09280194
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE6SET0 0x09280198
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE7SET0 0x0928019c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE0SET1 0x092801a0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE1SET1 0x092801a4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE2SET1 0x092801a8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE3SET1 0x092801ac
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE4SET1 0x092801b0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE5SET1 0x092801b4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE6SET1 0x092801b8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_MULTICYCLETABLE7SET1 0x092801bc
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_BUFFERSTATUS 0x09290000
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_CONFIG 0x09290004
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMTAGCONTROL0 0x09290008
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMTAGCONTROL1 0x0929000c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMTAG0 0x09290010
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMTAG1 0x09290014
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_SEQUENCE 0x09290018
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TABLESET 0x0929001c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_OVERRIDE 0x09290020
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_OVERRIDEPORT 0x09290024
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_OVERRIDEFLAGS 0x09290028
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_OVERRIDEOFFSETS 0x0929002c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_CREDITCONFIG 0x09290030
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW0 0x09290200
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH0 0x09290204
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW0 0x09290208
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH0 0x0929020c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW1 0x09290210
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH1 0x09290214
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW1 0x09290218
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH1 0x0929021c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW2 0x09290220
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH2 0x09290224
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW2 0x09290228
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH2 0x0929022c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW3 0x09290230
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH3 0x09290234
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW3 0x09290238
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH3 0x0929023c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW4 0x09290240
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH4 0x09290244
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW4 0x09290248
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH4 0x0929024c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW5 0x09290250
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH5 0x09290254
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW5 0x09290258
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH5 0x0929025c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHLOW6 0x09290260
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMATCHHIGH6 0x09290264
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKLOW6 0x09290268
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMASKHIGH6 0x0929026c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING0 0x09290300
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING1 0x09290304
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING2 0x09290308
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING3 0x0929030c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING4 0x09290310
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING5 0x09290314
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING6 0x09290318
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_TCAMMAPPING7 0x0929031c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG0 0x09290400
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG1 0x09290404
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG2 0x09290408
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG3 0x0929040c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG4 0x09290410
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG5 0x09290414
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG6 0x09290418
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG7 0x0929041c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG8 0x09290420
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG9 0x09290424
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG10 0x09290428
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG11 0x0929042c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG12 0x09290430
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG13 0x09290434
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG14 0x09290438
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG15 0x0929043c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG16 0x09290440
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG17 0x09290444
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG18 0x09290448
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG19 0x0929044c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG20 0x09290450
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG21 0x09290454
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG22 0x09290458
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG23 0x0929045c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG24 0x09290460
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG25 0x09290464
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG26 0x09290468
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG27 0x0929046c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG28 0x09290470
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG29 0x09290474
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG30 0x09290478
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG31 0x0929047c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG32 0x09290480
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG33 0x09290484
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG34 0x09290488
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG35 0x0929048c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG36 0x09290490
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG37 0x09290494
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG38 0x09290498
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG39 0x0929049c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG40 0x092904a0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG41 0x092904a4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG42 0x092904a8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG43 0x092904ac
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG44 0x092904b0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG45 0x092904b4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG46 0x092904b8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG47 0x092904bc
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG48 0x092904c0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG49 0x092904c4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG50 0x092904c8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG51 0x092904cc
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG52 0x092904d0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG53 0x092904d4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG54 0x092904d8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG55 0x092904dc
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG56 0x092904e0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG57 0x092904e4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG58 0x092904e8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG59 0x092904ec
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG60 0x092904f0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG61 0x092904f4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG62 0x092904f8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG63 0x092904fc
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG64 0x09290500
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG65 0x09290504
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG66 0x09290508
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG67 0x0929050c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG68 0x09290510
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG69 0x09290514
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG70 0x09290518
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG71 0x0929051c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG72 0x09290520
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG73 0x09290524
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG74 0x09290528
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG75 0x0929052c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG76 0x09290530
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG77 0x09290534
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG78 0x09290538
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG79 0x0929053c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG80 0x09290540
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG81 0x09290544
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG82 0x09290548
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG83 0x0929054c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG84 0x09290550
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG85 0x09290554
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG86 0x09290558
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG87 0x0929055c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG88 0x09290560
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG89 0x09290564
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG90 0x09290568
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG91 0x0929056c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG92 0x09290570
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG93 0x09290574
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG94 0x09290578
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG95 0x0929057c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG96 0x09290580
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG97 0x09290584
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG98 0x09290588
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG99 0x0929058c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG100 0x09290590
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG101 0x09290594
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG102 0x09290598
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG103 0x0929059c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG104 0x092905a0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG105 0x092905a4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG106 0x092905a8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG107 0x092905ac
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG108 0x092905b0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG109 0x092905b4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG110 0x092905b8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG111 0x092905bc
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG112 0x092905c0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG113 0x092905c4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG114 0x092905c8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG115 0x092905cc
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG116 0x092905d0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG117 0x092905d4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG118 0x092905d8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG119 0x092905dc
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG120 0x092905e0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG121 0x092905e4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG122 0x092905e8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG123 0x092905ec
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG124 0x092905f0
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG125 0x092905f4
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG126 0x092905f8
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_PORTCFG127 0x092905fc
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR0 0x092a0000
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR1 0x092a0004
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR2 0x092a0008
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR3 0x092a000c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR4 0x092a0010
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR5 0x092a0014
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR6 0x092a0018
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_ACCUMULATOR7 0x092a001c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE0 0x092a0020
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE1 0x092a0024
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE2 0x092a0028
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE3 0x092a002c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE4 0x092a0030
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE5 0x092a0034
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE6 0x092a0038
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_CREDITRATE7 0x092a003c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR0 0x092a0040
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR1 0x092a0044
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR2 0x092a0048
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR3 0x092a004c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR4 0x092a0050
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR5 0x092a0054
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR6 0x092a0058
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_COMPARATOR7 0x092a005c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_CONFIG 0x092a0060
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE0 0x092a0080
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE1 0x092a0084
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE2 0x092a0088
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE3 0x092a008c
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE4 0x092a0090
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE5 0x092a0094
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE6 0x092a0098
#define XPB_NBI1_NBI_PACKET_PRECLASSIFIER_POLICER_SEQUENCE7 0x092a009c
#define XPB_NBI1_PACKET_MODIFIER_NBIPMCNFG 0x093c0000
#define XPB_NBI1_PACKET_MODIFIER_NBIPMPKTCNTHI 0x093c0004
#define XPB_NBI1_PACKET_MODIFIER_NBIPMPKTCNTLO 0x093c0008
#define XPB_NBI1_PACKET_MODIFIER_NBIPMMODCNTHI 0x093c000c
#define XPB_NBI1_PACKET_MODIFIER_NBIPMMODCNTLO 0x093c0010
#define XPB_NBI1_PACKET_MODIFIER_NBIPMPKTERRCNTHI 0x093c0014
#define XPB_NBI1_PACKET_MODIFIER_NBIPMPKTERRCNTLO 0x093c0018
#define XPB_NBI1_PACKET_MODIFIER_NBIPMMODSCRDECODEERRCNTHI 0x093c001c
#define XPB_NBI1_PACKET_MODIFIER_NBIPMMODSCRDECODEERRCNTLO 0x093c0020
#define XPB_NBI1_ASSERTIONS_NBIPMASSERTCFG0 0x093c0024
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBIPMCREDITTHROTTLECONFIG 0x093c0028
#define XPB_NBI1_PACKET_MODIFIER_NBIPMSWCREDITLIMIT 0x093c002c
#define XPB_NBI1_ASSERTIONS_NBIPMASSERTCFG1 0x093c0030
#define XPB_NBI1_PERF_MUX_CONFIG_NBIPMPERFCTRL 0x093c0034
#define XPB_NBI1_PACKET_MODIFIER_NBIPMDISABLEERRORS 0x093c0038
#define XPB_NBI1_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x093e0000
#define XPB_NBI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x093e0008
#define XPB_NBI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x093e0010
#define XPB_NBI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x093e0018
#define XPB_NBI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x093e0028
#define XPB_NBI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x093e002c
#define XPB_NBI1_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x093e0030
#define XPB_NBI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x093e0038
#define XPB_NBI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x093e003c
#define XPB_NBI1_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x093e0040
#define XPB_NBI1_ASSERTIONS_ASSERTIONSCONFIG 0x093e0044
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x093e0048
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x093e004c
#define XPB_NBI1_DSF_CPP_CONFIG_DSFCPPCONFIG 0x093e0050
#define XPB_NBI1_DSF_CPP_CONFIG_DSFCPPACTION 0x093e0054
#define XPB_NBI1_NBI_TOP_CSR_NBIMUXLATE 0x093f0000
#define XPB_NBI1_NBI_TOP_CSR_NBISTAT 0x093f0004
#define XPB_NBI1_NBI_TOP_CSR_NBICTRL 0x093f0008
#define XPB_NBI1_NBI_TOP_CSR_NBIXPBMAXTO 0x093f000c
#define XPB_NBI1_NBI_TOP_CSR_NBIMACRD256XPBMAXTO 0x093f0010
#define XPB_NBI1_NBI_TOP_CSR_NBIXPBTOSTAT 0x093f0014
#define XPB_NBI1_NBI_TOP_CSR_NBIMACRD256XPBTOSTAT 0x093f0018
#define XPB_NBI1_NBI_TOP_CSR_NBIDSFCMDHNDLSWCL 0x093f001c
#define XPB_NBI1_NBI_TOP_CSR_NBIDSFPULLIDHNDLSWCL 0x093f0020
#define XPB_NBI1_NBI_TOP_CSR_NBIDSFPULLDATAHNDLSWCL 0x093f0024
#define XPB_NBI1_NBI_TOP_CSR_NBIDSFPUSHDHNDLSWCL 0x093f0028
#define XPB_NBI1_NBI_TOP_CSR_NBIMASTERDSFCPPCMDSWCL 0x093f002c
#define XPB_NBI1_NBI_TOP_CSR_NBIMASTERDSFCPPPULLIDSWCL 0x093f0030
#define XPB_NBI1_NBI_TOP_CSR_NBICPPTARGETCTRLSWCL 0x093f0034
#define XPB_NBI1_NBI_TOP_CSR_NBIDSFCPPTM4PUSHDSWCL 0x093f0038
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITOPCREDITTHROTTLECFG0 0x093f003c
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITOPCREDITTHROTTLECFG1 0x093f0040
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITOPCREDITTHROTTLECFG2 0x093f0044
#define XPB_NBI1_CREDIT_TRACKER_CONFIG_NBITOPCREDITTHROTTLECFG3 0x093f0048
#define XPB_NBI1_NBI_TOP_CSR_NBIDSFCPPHNDLASSRTCFG 0x093f004c
#define XPB_NBI1_NBI_TOP_CSR_NBIMISCTOPASSRTCFG 0x093f0050
#define XPB_NBI1_PERF_MUX_CONFIG_NBITOPPERFCTRL 0x093f0054
#define XPB_NBI1_NBI_TOP_CSR_NBISHAREDTARGETCTRLSWCL 0x093f0058
#define XPB_NBI1_NBI_TOP_CSR_NBIDEBUGCSR 0x093f005c
#define XPB_MCI1_MAC_CSR_MACBLKRESET 0x09400000
#define XPB_MCI1_MAC_CSR_MACHYD0BLKRESET 0x09400004
#define XPB_MCI1_MAC_CSR_MACHYD1BLKRESET 0x09400008
#define XPB_MCI1_MAC_CSR_MACMUXCTRL 0x0940000c
#define XPB_MCI1_MAC_CSR_MACSERDESEN 0x09400010
#define XPB_MCI1_MAC_CSR_MACSYSSUPCTRL 0x09400014
#define XPB_MCI1_MAC_CSR_MACSYSSUPSTAT 0x09400018
#define XPB_MCI1_MAC_CSR_MACTIMESTAMPNSEC 0x0940001c
#define XPB_MCI1_MAC_CSR_MACTIMESTAMPSEC 0x09400020
#define XPB_MCI1_MAC_CSR_MACTIMESTAMPINCR 0x09400024
#define XPB_MCI1_MAC_CSR_MACTIMESTAMPSETNSEC 0x09400028
#define XPB_MCI1_MAC_CSR_MACTIMESTAMPSETSEC 0x0940002c
#define XPB_MCI1_MAC_CSR_MACTDM0CYCLEWORD3100 0x09400030
#define XPB_MCI1_MAC_CSR_MACTDM0CYCLEWORD4732 0x09400034
#define XPB_MCI1_MAC_CSR_MACTDM1CYCLEWORD3100 0x09400038
#define XPB_MCI1_MAC_CSR_MACTDM1CYCLEWORD4732 0x0940003c
#define XPB_MCI1_MAC_CSR_MACTDM0MODE0900 0x09400040
#define XPB_MCI1_MAC_CSR_MACTDM0MODE1110CRCEN 0x09400044
#define XPB_MCI1_MAC_CSR_MACTDM1MODE0900 0x09400048
#define XPB_MCI1_MAC_CSR_MACTDM1MODE1110CRCEN 0x0940004c
#define XPB_MCI1_MAC_CSR_MACPORT2TO0CHANASSIGN 0x09400050
#define XPB_MCI1_MAC_CSR_MACPORT5TO3CHANASSIGN 0x09400054
#define XPB_MCI1_MAC_CSR_MACPORT8TO6CHANASSIGN 0x09400058
#define XPB_MCI1_MAC_CSR_MACPORT11TO9CHANASSIGN 0x0940005c
#define XPB_MCI1_MAC_CSR_MACPORT14TO12CHANASSIGN 0x09400060
#define XPB_MCI1_MAC_CSR_MACPORT17TO15CHANASSIGN 0x09400064
#define XPB_MCI1_MAC_CSR_MACPORT20TO18CHANASSIGN 0x09400068
#define XPB_MCI1_MAC_CSR_MACPORT23TO21CHANASSIGN 0x0940006c
#define XPB_MCI1_MAC_CSR_MACPREPENDCTL03TO00 0x09400070
#define XPB_MCI1_MAC_CSR_MACPREPENDCTL07TO04 0x09400074
#define XPB_MCI1_MAC_CSR_MACPREPENDCTL11TO08 0x09400078
#define XPB_MCI1_MAC_CSR_MACPREPENDCTL15TO12 0x0940007c
#define XPB_MCI1_MAC_CSR_MACPREPENDCTL19TO16 0x09400080
#define XPB_MCI1_MAC_CSR_MACPREPENDCTL23TO20 0x09400084
#define XPB_MCI1_MAC_CSR_MACPREPENDDSACTL15TO00 0x09400088
#define XPB_MCI1_MAC_CSR_MACPREPENDDSACTLLKAND23TO16 0x0940008c
#define XPB_MCI1_MAC_CSR_MACINTERLAKENCTL1 0x09400090
#define XPB_MCI1_MAC_CSR_MACINTERLAKENCTL2 0x09400094
#define XPB_MCI1_MAC_CSR_EGBUFFERCREDITPOOLCOUNT 0x09400098
#define XPB_MCI1_MAC_CSR_TXMPBCREDITINIT 0x0940009c
#define XPB_MCI1_MAC_CSR_IGBUFFERCREDITPOOLCOUNT 0x094000a0
#define XPB_MCI1_MAC_CSR_RXMPBCREDITINIT 0x094000a4
#define XPB_MCI1_MAC_CSR_MACTDMRATECREDITINIT 0x094000a8
#define XPB_MCI1_MAC_CSR_MACINTERRUPTERRSTATUS0 0x094000ac
#define XPB_MCI1_MAC_CSR_MACINTERRUPTERRSTATUS1 0x094000b0
#define XPB_MCI1_MAC_CSR_MACINTERRUPTERREN0 0x094000b4
#define XPB_MCI1_MAC_CSR_MACINTERRUPTERREN1 0x094000b8
#define XPB_MCI1_MAC_CSR_MACLIVESTATUS0 0x094000bc
#define XPB_MCI1_MAC_CSR_MACLIVESTATUS1 0x094000c0
#define XPB_MCI1_MAC_CSR_MACCHANRDADDR 0x094000c4
#define XPB_MCI1_MAC_CSR_MACCHANBUFCOUNT 0x094000c8
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK0 0x094000cc
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK1 0x094000d0
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK2 0x094000d4
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK3 0x094000d8
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK4 0x094000dc
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK5 0x094000e0
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK6 0x094000e4
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK7 0x094000e8
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK8 0x094000ec
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK9 0x094000f0
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK10 0x094000f4
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK11 0x094000f8
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK12 0x094000fc
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK13 0x09400100
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK14 0x09400104
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK15 0x09400108
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK16 0x0940010c
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK17 0x09400110
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK18 0x09400114
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK19 0x09400118
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK20 0x0940011c
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK21 0x09400120
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK22 0x09400124
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK23 0x09400128
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK24 0x0940012c
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK25 0x09400130
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK26 0x09400134
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK27 0x09400138
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK28 0x0940013c
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK29 0x09400140
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK30 0x09400144
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK31 0x09400148
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK32 0x0940014c
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK33 0x09400150
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK34 0x09400154
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK35 0x09400158
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK36 0x0940015c
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK37 0x09400160
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK38 0x09400164
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK39 0x09400168
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK40 0x0940016c
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK41 0x09400170
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK42 0x09400174
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK43 0x09400178
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK44 0x0940017c
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK45 0x09400180
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK46 0x09400184
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK47 0x09400188
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK48 0x0940018c
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK49 0x09400190
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK50 0x09400194
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK51 0x09400198
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK52 0x0940019c
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK53 0x094001a0
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK54 0x094001a4
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK55 0x094001a8
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK56 0x094001ac
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK57 0x094001b0
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK58 0x094001b4
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK59 0x094001b8
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK60 0x094001bc
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK61 0x094001c0
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK62 0x094001c4
#define XPB_MCI1_MAC_CSR_PAUSEWATERMARK63 0x094001c8
#define XPB_MCI1_MAC_CSR_MACEGPREPENDDSACTL15TO00 0x094001cc
#define XPB_MCI1_MAC_CSR_MACEGPREPENDDSACTLLKAND23TO16 0x094001d0
#define XPB_MCI1_MAC_CSR_IGCHANUSEDBUFFERCREDITSRW 0x094001d4
#define XPB_MCI1_MAC_CSR_IGCHANUSEDBUFFERCREDITSRDDATA 0x094001d8
#define XPB_MCI1_MAC_CSR_IGPORTPREPENDEN0 0x094001dc
#define XPB_MCI1_MAC_CSR_IGPORTPREPENDEN1 0x094001e0
#define XPB_MCI1_MAC_CSR_EGVLANMATCHREG0 0x094001e8
#define XPB_MCI1_MAC_CSR_EGVLANMATCHREG1 0x094001ec
#define XPB_MCI1_MAC_CSR_IGVLANMATCHREG0 0x094001f0
#define XPB_MCI1_MAC_CSR_IGVLANMATCHREG1 0x094001f4
#define XPB_MCI1_MAC_CSR_EGCMDPREPENDEN0LO 0x09400200
#define XPB_MCI1_MAC_CSR_EGCMDPREPENDEN0HI 0x09400204
#define XPB_MCI1_MAC_CSR_EGCMDPREPENDEN1LO 0x09400208
#define XPB_MCI1_MAC_CSR_EGCMDPREPENDEN1HI 0x0940020c
#define XPB_MCI1_MAC_CSR_MACEGPORT2TO0CHANASSIGN 0x09400240
#define XPB_MCI1_MAC_CSR_MACEGPORT5TO3CHANASSIGN 0x09400244
#define XPB_MCI1_MAC_CSR_MACEGPORT8TO6CHANASSIGN 0x09400248
#define XPB_MCI1_MAC_CSR_MACEGPORT11TO9CHANASSIGN 0x0940024c
#define XPB_MCI1_MAC_CSR_MACEGPORT14TO12CHANASSIGN 0x09400250
#define XPB_MCI1_MAC_CSR_MACEGPORT17TO15CHANASSIGN 0x09400254
#define XPB_MCI1_MAC_CSR_MACEGPORT20TO18CHANASSIGN 0x09400258
#define XPB_MCI1_MAC_CSR_MACEGPORT23TO21CHANASSIGN 0x0940025c
#define XPB_MCI1_MAC_CSR_MACEGILKCHANASSIGN 0x09400260
#define XPB_MCI1_MAC_CSR_MACEGPORTRR 0x09400264
#define XPB_MCI1_MAC_CSR_MACOOBFCTMCNTL 0x09400268
#define XPB_MCI1_MAC_CSR_MACOOBFCTMREMAP 0x0940026c
#define XPB_MCI1_MAC_CSR_MACPCPREMAP0 0x09400680
#define XPB_MCI1_MAC_CSR_MACPCPREMAP1 0x09400684
#define XPB_MCI1_MAC_CSR_MACPCPREMAP2 0x09400688
#define XPB_MCI1_MAC_CSR_MACPCPREMAP3 0x0940068c
#define XPB_MCI1_MAC_CSR_MACPCPREMAP4 0x09400690
#define XPB_MCI1_MAC_CSR_MACPCPREMAP5 0x09400694
#define XPB_MCI1_MAC_CSR_MACPCPREMAP6 0x09400698
#define XPB_MCI1_MAC_CSR_MACPCPREMAP7 0x0940069c
#define XPB_MCI1_MAC_CSR_MACPCPREMAP8 0x094006a0
#define XPB_MCI1_MAC_CSR_MACPCPREMAP9 0x094006a4
#define XPB_MCI1_MAC_CSR_MACPCPREMAP10 0x094006a8
#define XPB_MCI1_MAC_CSR_MACPCPREMAP11 0x094006ac
#define XPB_MCI1_MAC_CSR_MACPCPREMAP12 0x094006b0
#define XPB_MCI1_MAC_CSR_MACPCPREMAP13 0x094006b4
#define XPB_MCI1_MAC_CSR_MACPCPREMAP14 0x094006b8
#define XPB_MCI1_MAC_CSR_MACPCPREMAP15 0x094006bc
#define XPB_MCI1_MAC_CSR_MACPCPREMAP16 0x094006c0
#define XPB_MCI1_MAC_CSR_MACPCPREMAP17 0x094006c4
#define XPB_MCI1_MAC_CSR_MACPCPREMAP18 0x094006c8
#define XPB_MCI1_MAC_CSR_MACPCPREMAP19 0x094006cc
#define XPB_MCI1_MAC_CSR_MACPCPREMAP20 0x094006d0
#define XPB_MCI1_MAC_CSR_MACPCPREMAP21 0x094006d4
#define XPB_MCI1_MAC_CSR_MACPCPREMAP22 0x094006d8
#define XPB_MCI1_MAC_CSR_MACPCPREMAP23 0x094006dc
#define XPB_MCI1_MAC_CSR_MACPORTHWM0 0x09400700
#define XPB_MCI1_MAC_CSR_MACPORTHWM1 0x09400704
#define XPB_MCI1_MAC_CSR_MACPORTHWM2 0x09400708
#define XPB_MCI1_MAC_CSR_MACPORTHWM3 0x0940070c
#define XPB_MCI1_MAC_CSR_MACPORTHWM4 0x09400710
#define XPB_MCI1_MAC_CSR_MACPORTHWM5 0x09400714
#define XPB_MCI1_MAC_CSR_MACPORTHWM6 0x09400718
#define XPB_MCI1_MAC_CSR_MACPORTHWM7 0x0940071c
#define XPB_MCI1_MAC_CSR_MACPORTHWM8 0x09400720
#define XPB_MCI1_MAC_CSR_MACPORTHWM9 0x09400724
#define XPB_MCI1_MAC_CSR_MACPORTHWM10 0x09400728
#define XPB_MCI1_MAC_CSR_MACPORTHWM11 0x0940072c
#define XPB_MCI1_MAC_CSR_MACPORTHWMLK1LK0 0x09400730
#define XPB_MCI1_MAC_CSR_EGLNKLSTRDDATA 0x094007b0
#define XPB_MCI1_MAC_CSR_IGLNKLSTRDDATA 0x094007b4
#define XPB_MCI1_MAC_CSR_EGLNKLSTRDWR 0x094007b8
#define XPB_MCI1_MAC_CSR_IGLNKLSTRDWR 0x094007bc
#define XPB_MCI1_MAC_CSR_SERDES4RDWR03TO00 0x094007c0
#define XPB_MCI1_MAC_CSR_SERDES4RDWR07TO04 0x094007c4
#define XPB_MCI1_MAC_CSR_SERDES4RDWR11TO08 0x094007c8
#define XPB_MCI1_MAC_CSR_SERDES4RDWR15TO12 0x094007cc
#define XPB_MCI1_MAC_CSR_SERDES4RDWR19TO16 0x094007d0
#define XPB_MCI1_MAC_CSR_SERDES4RDWR23TO20 0x094007d4
#define XPB_MCI1_MAC_CSR_IGDQTDMMEMORYRW 0x094007d8
#define XPB_MCI1_MAC_CSR_SERDES4RDDATA03TO00 0x094007e0
#define XPB_MCI1_MAC_CSR_SERDES4RDDATA07TO04 0x094007e4
#define XPB_MCI1_MAC_CSR_SERDES4RDDATA11TO08 0x094007e8
#define XPB_MCI1_MAC_CSR_SERDES4RDDATA15TO12 0x094007ec
#define XPB_MCI1_MAC_CSR_SERDES4RDDATA19TO16 0x094007f0
#define XPB_MCI1_MAC_CSR_SERDES4RDDATA23TO20 0x094007f4
#define XPB_MCI1_MAC_CSR_IGDQTDMMEMORYRDDATA 0x094007f8
#define XPB_MCI1_MAC_CSR_SERDESPDRX 0x09400800
#define XPB_MCI1_MAC_CSR_SERDESPDTX 0x09400804
#define XPB_MCI1_MAC_CSR_SERDESPDSY 0x09400808
#define XPB_MCI1_MAC_CSR_SERDESCKMUXSEL 0x0940080c
#define XPB_MCI1_MAC_CSR_SERDESSIGDETECT 0x09400810
#define XPB_MCI1_MAC_CSR_SERDESSIGDETECTOVR 0x09400814
#define XPB_MCI1_MAC_CSR_SERDESETHRXACTDETECT 0x09400818
#define XPB_MCI1_MAC_CSR_SERDESETHTXACTDETECT 0x0940081c
#define XPB_MCI1_MAC_CSR_SERDESLINKUP 0x09400820
#define XPB_MCI1_MAC_CSR_PARITYERRINJECT 0x09400824
#define XPB_MCI1_MAC_CSR_IGPARITYERRSTATUS 0x09400840
#define XPB_MCI1_MAC_CSR_EGPARITYERRSTATUS 0x09400844
#define XPB_MCI1_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x09410000
#define XPB_MCI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x09410008
#define XPB_MCI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x09410010
#define XPB_MCI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x09410018
#define XPB_MCI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x09410028
#define XPB_MCI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x0941002c
#define XPB_MCI1_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x09410030
#define XPB_MCI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x09410038
#define XPB_MCI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x0941003c
#define XPB_MCI1_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x09410040
#define XPB_MCI1_ASSERTIONS_ASSERTIONSCONFIG 0x09410044
#define XPB_MCI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x09410048
#define XPB_MCI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x0941004c
#define XPB_MCI1_DSF_CPP_CONFIG_DSFCPPCONFIG 0x09410050
#define XPB_MCI1_DSF_CPP_CONFIG_DSFCPPACTION 0x09410054
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x0c070000
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEWQCONFIG 0x0c070004
#define XPB_CRI0_MU_PACKET_ENGINE_MUPECREDITS0 0x0c070008
#define XPB_CRI0_MU_PACKET_ENGINE_MUPECREDITS1 0x0c07000c
#define XPB_CRI0_MU_PACKET_ENGINE_MUPECREDITS2 0x0c070010
#define XPB_CRI0_MU_PACKET_ENGINE_MUPECREDITS3 0x0c070014
#define XPB_CRI0_MU_PACKET_ENGINE_MUPELBCONFIG 0x0c070020
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x0c070040
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x0c070044
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x0c070048
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x0c07004c
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x0c070050
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x0c070054
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x0c070058
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x0c07005c
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x0c070060
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x0c070064
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x0c070400
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x0c070404
#define XPB_CRI0_MU_PACKET_ENGINE_MUPECONFIG 0x0c070800
#define XPB_CRI0_MU_PACKET_ENGINE_MUPEACTION 0x0c070804
#define XPB_CRI0_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x0c070808
#define XPB_CRI0_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x0c07080c
#define XPB_CRI0_MU_MISC_ENGINE_XPBERRCONFIG 0x0c080000
#define XPB_CRI0_MU_MISC_ENGINE_XPBTOERRSTAT 0x0c080004
#define XPB_CRI0_MU_MISC_ENGINE_XPBWRERRSTAT 0x0c080008
#define XPB_CRI0_MU_MISC_ENGINE_SWCREDITLIMIT 0x0c08000c
#define XPB_CRI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x0c080010
#define XPB_CRI0_MU_MISC_ENGINE_RING_0_BASE 0x0c080100
#define XPB_CRI0_MU_MISC_ENGINE_RING_0_HEAD 0x0c080104
#define XPB_CRI0_MU_MISC_ENGINE_RING_0_TAIL 0x0c080108
#define XPB_CRI0_MU_MISC_ENGINE_RING_1_BASE 0x0c080110
#define XPB_CRI0_MU_MISC_ENGINE_RING_1_HEAD 0x0c080114
#define XPB_CRI0_MU_MISC_ENGINE_RING_1_TAIL 0x0c080118
#define XPB_CRI0_MU_MISC_ENGINE_RING_2_BASE 0x0c080120
#define XPB_CRI0_MU_MISC_ENGINE_RING_2_HEAD 0x0c080124
#define XPB_CRI0_MU_MISC_ENGINE_RING_2_TAIL 0x0c080128
#define XPB_CRI0_MU_MISC_ENGINE_RING_3_BASE 0x0c080130
#define XPB_CRI0_MU_MISC_ENGINE_RING_3_HEAD 0x0c080134
#define XPB_CRI0_MU_MISC_ENGINE_RING_3_TAIL 0x0c080138
#define XPB_CRI0_MU_MISC_ENGINE_RING_4_BASE 0x0c080140
#define XPB_CRI0_MU_MISC_ENGINE_RING_4_HEAD 0x0c080144
#define XPB_CRI0_MU_MISC_ENGINE_RING_4_TAIL 0x0c080148
#define XPB_CRI0_MU_MISC_ENGINE_RING_5_BASE 0x0c080150
#define XPB_CRI0_MU_MISC_ENGINE_RING_5_HEAD 0x0c080154
#define XPB_CRI0_MU_MISC_ENGINE_RING_5_TAIL 0x0c080158
#define XPB_CRI0_MU_MISC_ENGINE_RING_6_BASE 0x0c080160
#define XPB_CRI0_MU_MISC_ENGINE_RING_6_HEAD 0x0c080164
#define XPB_CRI0_MU_MISC_ENGINE_RING_6_TAIL 0x0c080168
#define XPB_CRI0_MU_MISC_ENGINE_RING_7_BASE 0x0c080170
#define XPB_CRI0_MU_MISC_ENGINE_RING_7_HEAD 0x0c080174
#define XPB_CRI0_MU_MISC_ENGINE_RING_7_TAIL 0x0c080178
#define XPB_CRI0_MU_MISC_ENGINE_RING_8_BASE 0x0c080180
#define XPB_CRI0_MU_MISC_ENGINE_RING_8_HEAD 0x0c080184
#define XPB_CRI0_MU_MISC_ENGINE_RING_8_TAIL 0x0c080188
#define XPB_CRI0_MU_MISC_ENGINE_RING_9_BASE 0x0c080190
#define XPB_CRI0_MU_MISC_ENGINE_RING_9_HEAD 0x0c080194
#define XPB_CRI0_MU_MISC_ENGINE_RING_9_TAIL 0x0c080198
#define XPB_CRI0_MU_MISC_ENGINE_RING_10_BASE 0x0c0801a0
#define XPB_CRI0_MU_MISC_ENGINE_RING_10_HEAD 0x0c0801a4
#define XPB_CRI0_MU_MISC_ENGINE_RING_10_TAIL 0x0c0801a8
#define XPB_CRI0_MU_MISC_ENGINE_RING_11_BASE 0x0c0801b0
#define XPB_CRI0_MU_MISC_ENGINE_RING_11_HEAD 0x0c0801b4
#define XPB_CRI0_MU_MISC_ENGINE_RING_11_TAIL 0x0c0801b8
#define XPB_CRI0_MU_MISC_ENGINE_RING_12_BASE 0x0c0801c0
#define XPB_CRI0_MU_MISC_ENGINE_RING_12_HEAD 0x0c0801c4
#define XPB_CRI0_MU_MISC_ENGINE_RING_12_TAIL 0x0c0801c8
#define XPB_CRI0_MU_MISC_ENGINE_RING_13_BASE 0x0c0801d0
#define XPB_CRI0_MU_MISC_ENGINE_RING_13_HEAD 0x0c0801d4
#define XPB_CRI0_MU_MISC_ENGINE_RING_13_TAIL 0x0c0801d8
#define XPB_CRI0_MU_MISC_ENGINE_RING_14_BASE 0x0c0801e0
#define XPB_CRI0_MU_MISC_ENGINE_RING_14_HEAD 0x0c0801e4
#define XPB_CRI0_MU_MISC_ENGINE_RING_14_TAIL 0x0c0801e8
#define XPB_CRI0_MU_MISC_ENGINE_RING_15_BASE 0x0c0801f0
#define XPB_CRI0_MU_MISC_ENGINE_RING_15_HEAD 0x0c0801f4
#define XPB_CRI0_MU_MISC_ENGINE_RING_15_TAIL 0x0c0801f8
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x0c0a0000
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x0c0a0004
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x0c0a0008
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x0c0a000c
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x0c0a0010
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x0c0a0014
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x0c0a0018
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x0c0a001c
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x0c0a0020
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x0c0a0024
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x0c0a0028
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x0c0a002c
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x0c0a0030
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x0c0a0034
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x0c0a0038
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x0c0a003c
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x0c0a0040
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x0c0a0044
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x0c0a0048
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x0c0a004c
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x0c0a0050
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x0c0a0054
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x0c0a0058
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x0c0a005c
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x0c0a0060
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x0c0a0064
#define XPB_CRI0_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x0c0a0068
#define XPB_CRI0_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x0c0b0000
#define XPB_CRI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x0c0b0008
#define XPB_CRI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x0c0b0010
#define XPB_CRI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x0c0b0018
#define XPB_CRI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x0c0b0028
#define XPB_CRI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x0c0b002c
#define XPB_CRI0_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x0c0b0030
#define XPB_CRI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x0c0b0038
#define XPB_CRI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x0c0b003c
#define XPB_CRI0_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x0c0b0040
#define XPB_CRI0_ASSERTIONS_ASSERTIONSCONFIG 0x0c0b0044
#define XPB_CRI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x0c0b0048
#define XPB_CRI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x0c0b004c
#define XPB_CRI0_DSF_CPP_CONFIG_INTERRUPT_MGR_DSFCPPCONFIG 0x0c0b0050
#define XPB_CRI0_DSF_CPP_CONFIG_INTERRUPT_MGR_DSFCPPACTION 0x0c0b0054
#define XPB_CRI0_PERIPHERAL_TRNG_ASYNCRING 0x0c0c0000
#define XPB_CRI0_PERIPHERAL_TRNG_ASYNCTEST 0x0c0c0004
#define XPB_CRI0_PERIPHERAL_TRNG_ASYNCCONFIG 0x0c0c0010
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x0c0f0000
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x0c0f0008
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x0c0f0010
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x0c0f0014
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x0c0f0018
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x0c0f001c
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x0c0f0020
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x0c0f0024
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x0c0f0028
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x0c0f002c
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x0c0f0040
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x0c0f0044
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x0c0f0048
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x0c0f004c
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x0c0f0050
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x0c0f0054
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x0c0f0058
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x0c0f005c
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x0c0f0060
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x0c0f0064
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x0c0f0068
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x0c0f006c
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x0c0f0070
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x0c0f0074
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x0c0f0078
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x0c0f007c
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x0c0f0080
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x0c0f0084
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x0c0f0088
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x0c0f008c
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x0c0f0090
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x0c0f0094
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x0c0f0098
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x0c0f009c
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x0c0f00a0
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x0c0f00a4
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x0c0f00a8
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x0c0f00ac
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x0c0f00b0
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x0c0f00b4
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x0c0f00b8
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x0c0f00bc
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x0c0f00c0
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x0c0f00c4
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x0c0f00c8
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x0c0f00cc
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x0c0f00d0
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x0c0f00d4
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x0c0f00d8
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x0c0f00dc
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x0c0f00e0
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x0c0f00e4
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x0c0f00e8
#define XPB_CRI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x0c0f00ec
#define XPB_CRI0_CRYPTO_CIF_CIFERRFRST1 0x0c110010
#define XPB_CRI0_CRYPTO_CIF_CIFERRFRST2 0x0c110014
#define XPB_CRI0_CRYPTO_CIF_CIFERRFRST3 0x0c110018
#define XPB_CRI0_CRYPTO_CIF_CIFERR1 0x0c110020
#define XPB_CRI0_CRYPTO_CIF_CIFERR2 0x0c110024
#define XPB_CRI0_CRYPTO_CIF_CIFERR3 0x0c110028
#define XPB_CRI0_CRYPTO_CIF_CIFERRMASK1 0x0c110030
#define XPB_CRI0_CRYPTO_CIF_CIFERRMASK2 0x0c110034
#define XPB_CRI0_CRYPTO_CIF_CIFERRMASK3 0x0c110038
#define XPB_CRI0_CRYPTO_CIF_CIFERRCLEAR1 0x0c110040
#define XPB_CRI0_CRYPTO_CIF_CIFERRCLEAR2 0x0c110044
#define XPB_CRI0_CRYPTO_CIF_CIFERRCLEAR3 0x0c110048
#define XPB_CRI0_CRYPTO_CIF_CIFPERFSEL 0x0c110050
#define XPB_CRI0_CRYPTO_CIF_CIFDBGRDCTRL 0x0c110054
#define XPB_CRI0_CRYPTO_CIF_CIFDBGRDADDR 0x0c110058
#define XPB_CRI0_CRYPTO_CIF_CRYPT_ASSERT_CFG 0x0c11005c
#define XPB_CRI0_DSF_CPP_CONFIG_CIF_DSFCPPCONFIG 0x0c110064
#define XPB_CRI0_DSF_CPP_CONFIG_CIF_DSFCPPACTION 0x0c110068
#define XPB_CRI0_CRYPTO_BULK_BASICCONFIG 0x0c170000
#define XPB_CRI0_CRYPTO_BULK_PERFBUSSEL 0x0c170004
#define XPB_CRI0_CRYPTO_BULK_WTCHDGTMRCNF 0x0c170008
#define XPB_CRI0_CRYPTO_BULK_ERRORREG 0x0c170010
#define XPB_CRI0_CRYPTO_BULK_WHSONFRSTERR 0x0c170014
#define XPB_CRI0_CRYPTO_BULK_ERRORMASK 0x0c170018
#define XPB_CRI0_CRYPTO_BULK_CLKSTOPMASK 0x0c17001c
#define XPB_CRI0_CRYPTO_BULK_TESTMODE 0x0c170020
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_0_ERRREGLO 0x0c180000
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_0_ERRREGHI 0x0c180004
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_0_WHOSONFRSTLO 0x0c180008
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_0_WHOSONFRSTHI 0x0c18000c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_0_ERRMASKLO 0x0c180010
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_0_ERRMASKHI 0x0c180014
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_0_CLKSTPMSKLO 0x0c180018
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_0_CLKSTPMSKHI 0x0c18001c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_0_TSTMDERRINJ 0x0c180020
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_1_ERRREGLO 0x0c190000
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_1_ERRREGHI 0x0c190004
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_1_WHOSONFRSTLO 0x0c190008
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_1_WHOSONFRSTHI 0x0c19000c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_1_ERRMASKLO 0x0c190010
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_1_ERRMASKHI 0x0c190014
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_1_CLKSTPMSKLO 0x0c190018
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_1_CLKSTPMSKHI 0x0c19001c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_1_TSTMDERRINJ 0x0c190020
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_2_ERRREGLO 0x0c1a0000
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_2_ERRREGHI 0x0c1a0004
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_2_WHOSONFRSTLO 0x0c1a0008
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_2_WHOSONFRSTHI 0x0c1a000c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_2_ERRMASKLO 0x0c1a0010
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_2_ERRMASKHI 0x0c1a0014
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_2_CLKSTPMSKLO 0x0c1a0018
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_2_CLKSTPMSKHI 0x0c1a001c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_2_TSTMDERRINJ 0x0c1a0020
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_3_ERRREGLO 0x0c1b0000
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_3_ERRREGHI 0x0c1b0004
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_3_WHOSONFRSTLO 0x0c1b0008
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_3_WHOSONFRSTHI 0x0c1b000c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_3_ERRMASKLO 0x0c1b0010
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_3_ERRMASKHI 0x0c1b0014
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_3_CLKSTPMSKLO 0x0c1b0018
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_3_CLKSTPMSKHI 0x0c1b001c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_3_TSTMDERRINJ 0x0c1b0020
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_4_ERRREGLO 0x0c1c0000
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_4_ERRREGHI 0x0c1c0004
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_4_WHOSONFRSTLO 0x0c1c0008
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_4_WHOSONFRSTHI 0x0c1c000c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_4_ERRMASKLO 0x0c1c0010
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_4_ERRMASKHI 0x0c1c0014
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_4_CLKSTPMSKLO 0x0c1c0018
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_4_CLKSTPMSKHI 0x0c1c001c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_4_TSTMDERRINJ 0x0c1c0020
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_5_ERRREGLO 0x0c1d0000
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_5_ERRREGHI 0x0c1d0004
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_5_WHOSONFRSTLO 0x0c1d0008
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_5_WHOSONFRSTHI 0x0c1d000c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_5_ERRMASKLO 0x0c1d0010
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_5_ERRMASKHI 0x0c1d0014
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_5_CLKSTPMSKLO 0x0c1d0018
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_5_CLKSTPMSKHI 0x0c1d001c
#define XPB_CRI0_CRYPTO_BULKENG_CRYPT_5_TSTMDERRINJ 0x0c1d0020
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x0d070000
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEWQCONFIG 0x0d070004
#define XPB_CRI1_MU_PACKET_ENGINE_MUPECREDITS0 0x0d070008
#define XPB_CRI1_MU_PACKET_ENGINE_MUPECREDITS1 0x0d07000c
#define XPB_CRI1_MU_PACKET_ENGINE_MUPECREDITS2 0x0d070010
#define XPB_CRI1_MU_PACKET_ENGINE_MUPECREDITS3 0x0d070014
#define XPB_CRI1_MU_PACKET_ENGINE_MUPELBCONFIG 0x0d070020
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x0d070040
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x0d070044
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x0d070048
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x0d07004c
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x0d070050
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x0d070054
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x0d070058
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x0d07005c
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x0d070060
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x0d070064
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x0d070400
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x0d070404
#define XPB_CRI1_MU_PACKET_ENGINE_MUPECONFIG 0x0d070800
#define XPB_CRI1_MU_PACKET_ENGINE_MUPEACTION 0x0d070804
#define XPB_CRI1_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x0d070808
#define XPB_CRI1_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x0d07080c
#define XPB_CRI1_MU_MISC_ENGINE_XPBERRCONFIG 0x0d080000
#define XPB_CRI1_MU_MISC_ENGINE_XPBTOERRSTAT 0x0d080004
#define XPB_CRI1_MU_MISC_ENGINE_XPBWRERRSTAT 0x0d080008
#define XPB_CRI1_MU_MISC_ENGINE_SWCREDITLIMIT 0x0d08000c
#define XPB_CRI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x0d080010
#define XPB_CRI1_MU_MISC_ENGINE_RING_0_BASE 0x0d080100
#define XPB_CRI1_MU_MISC_ENGINE_RING_0_HEAD 0x0d080104
#define XPB_CRI1_MU_MISC_ENGINE_RING_0_TAIL 0x0d080108
#define XPB_CRI1_MU_MISC_ENGINE_RING_1_BASE 0x0d080110
#define XPB_CRI1_MU_MISC_ENGINE_RING_1_HEAD 0x0d080114
#define XPB_CRI1_MU_MISC_ENGINE_RING_1_TAIL 0x0d080118
#define XPB_CRI1_MU_MISC_ENGINE_RING_2_BASE 0x0d080120
#define XPB_CRI1_MU_MISC_ENGINE_RING_2_HEAD 0x0d080124
#define XPB_CRI1_MU_MISC_ENGINE_RING_2_TAIL 0x0d080128
#define XPB_CRI1_MU_MISC_ENGINE_RING_3_BASE 0x0d080130
#define XPB_CRI1_MU_MISC_ENGINE_RING_3_HEAD 0x0d080134
#define XPB_CRI1_MU_MISC_ENGINE_RING_3_TAIL 0x0d080138
#define XPB_CRI1_MU_MISC_ENGINE_RING_4_BASE 0x0d080140
#define XPB_CRI1_MU_MISC_ENGINE_RING_4_HEAD 0x0d080144
#define XPB_CRI1_MU_MISC_ENGINE_RING_4_TAIL 0x0d080148
#define XPB_CRI1_MU_MISC_ENGINE_RING_5_BASE 0x0d080150
#define XPB_CRI1_MU_MISC_ENGINE_RING_5_HEAD 0x0d080154
#define XPB_CRI1_MU_MISC_ENGINE_RING_5_TAIL 0x0d080158
#define XPB_CRI1_MU_MISC_ENGINE_RING_6_BASE 0x0d080160
#define XPB_CRI1_MU_MISC_ENGINE_RING_6_HEAD 0x0d080164
#define XPB_CRI1_MU_MISC_ENGINE_RING_6_TAIL 0x0d080168
#define XPB_CRI1_MU_MISC_ENGINE_RING_7_BASE 0x0d080170
#define XPB_CRI1_MU_MISC_ENGINE_RING_7_HEAD 0x0d080174
#define XPB_CRI1_MU_MISC_ENGINE_RING_7_TAIL 0x0d080178
#define XPB_CRI1_MU_MISC_ENGINE_RING_8_BASE 0x0d080180
#define XPB_CRI1_MU_MISC_ENGINE_RING_8_HEAD 0x0d080184
#define XPB_CRI1_MU_MISC_ENGINE_RING_8_TAIL 0x0d080188
#define XPB_CRI1_MU_MISC_ENGINE_RING_9_BASE 0x0d080190
#define XPB_CRI1_MU_MISC_ENGINE_RING_9_HEAD 0x0d080194
#define XPB_CRI1_MU_MISC_ENGINE_RING_9_TAIL 0x0d080198
#define XPB_CRI1_MU_MISC_ENGINE_RING_10_BASE 0x0d0801a0
#define XPB_CRI1_MU_MISC_ENGINE_RING_10_HEAD 0x0d0801a4
#define XPB_CRI1_MU_MISC_ENGINE_RING_10_TAIL 0x0d0801a8
#define XPB_CRI1_MU_MISC_ENGINE_RING_11_BASE 0x0d0801b0
#define XPB_CRI1_MU_MISC_ENGINE_RING_11_HEAD 0x0d0801b4
#define XPB_CRI1_MU_MISC_ENGINE_RING_11_TAIL 0x0d0801b8
#define XPB_CRI1_MU_MISC_ENGINE_RING_12_BASE 0x0d0801c0
#define XPB_CRI1_MU_MISC_ENGINE_RING_12_HEAD 0x0d0801c4
#define XPB_CRI1_MU_MISC_ENGINE_RING_12_TAIL 0x0d0801c8
#define XPB_CRI1_MU_MISC_ENGINE_RING_13_BASE 0x0d0801d0
#define XPB_CRI1_MU_MISC_ENGINE_RING_13_HEAD 0x0d0801d4
#define XPB_CRI1_MU_MISC_ENGINE_RING_13_TAIL 0x0d0801d8
#define XPB_CRI1_MU_MISC_ENGINE_RING_14_BASE 0x0d0801e0
#define XPB_CRI1_MU_MISC_ENGINE_RING_14_HEAD 0x0d0801e4
#define XPB_CRI1_MU_MISC_ENGINE_RING_14_TAIL 0x0d0801e8
#define XPB_CRI1_MU_MISC_ENGINE_RING_15_BASE 0x0d0801f0
#define XPB_CRI1_MU_MISC_ENGINE_RING_15_HEAD 0x0d0801f4
#define XPB_CRI1_MU_MISC_ENGINE_RING_15_TAIL 0x0d0801f8
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x0d0a0000
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x0d0a0004
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x0d0a0008
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x0d0a000c
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x0d0a0010
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x0d0a0014
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x0d0a0018
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x0d0a001c
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x0d0a0020
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x0d0a0024
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x0d0a0028
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x0d0a002c
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x0d0a0030
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x0d0a0034
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x0d0a0038
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x0d0a003c
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x0d0a0040
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x0d0a0044
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x0d0a0048
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x0d0a004c
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x0d0a0050
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x0d0a0054
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x0d0a0058
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x0d0a005c
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x0d0a0060
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x0d0a0064
#define XPB_CRI1_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x0d0a0068
#define XPB_CRI1_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x0d0b0000
#define XPB_CRI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x0d0b0008
#define XPB_CRI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x0d0b0010
#define XPB_CRI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x0d0b0018
#define XPB_CRI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x0d0b0028
#define XPB_CRI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x0d0b002c
#define XPB_CRI1_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x0d0b0030
#define XPB_CRI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x0d0b0038
#define XPB_CRI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x0d0b003c
#define XPB_CRI1_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x0d0b0040
#define XPB_CRI1_ASSERTIONS_ASSERTIONSCONFIG 0x0d0b0044
#define XPB_CRI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x0d0b0048
#define XPB_CRI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x0d0b004c
#define XPB_CRI1_DSF_CPP_CONFIG_INTERRUPT_MGR_DSFCPPCONFIG 0x0d0b0050
#define XPB_CRI1_DSF_CPP_CONFIG_INTERRUPT_MGR_DSFCPPACTION 0x0d0b0054
#define XPB_CRI1_PERIPHERAL_TRNG_ASYNCRING 0x0d0c0000
#define XPB_CRI1_PERIPHERAL_TRNG_ASYNCTEST 0x0d0c0004
#define XPB_CRI1_PERIPHERAL_TRNG_ASYNCCONFIG 0x0d0c0010
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x0d0f0000
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x0d0f0008
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x0d0f0010
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x0d0f0014
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x0d0f0018
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x0d0f001c
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x0d0f0020
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x0d0f0024
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x0d0f0028
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x0d0f002c
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x0d0f0040
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x0d0f0044
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x0d0f0048
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x0d0f004c
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x0d0f0050
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x0d0f0054
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x0d0f0058
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x0d0f005c
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x0d0f0060
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x0d0f0064
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x0d0f0068
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x0d0f006c
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x0d0f0070
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x0d0f0074
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x0d0f0078
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x0d0f007c
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x0d0f0080
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x0d0f0084
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x0d0f0088
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x0d0f008c
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x0d0f0090
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x0d0f0094
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x0d0f0098
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x0d0f009c
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x0d0f00a0
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x0d0f00a4
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x0d0f00a8
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x0d0f00ac
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x0d0f00b0
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x0d0f00b4
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x0d0f00b8
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x0d0f00bc
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x0d0f00c0
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x0d0f00c4
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x0d0f00c8
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x0d0f00cc
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x0d0f00d0
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x0d0f00d4
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x0d0f00d8
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x0d0f00dc
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x0d0f00e0
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x0d0f00e4
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x0d0f00e8
#define XPB_CRI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x0d0f00ec
#define XPB_CRI1_CRYPTO_CIF_CIFERRFRST1 0x0d110010
#define XPB_CRI1_CRYPTO_CIF_CIFERRFRST2 0x0d110014
#define XPB_CRI1_CRYPTO_CIF_CIFERRFRST3 0x0d110018
#define XPB_CRI1_CRYPTO_CIF_CIFERR1 0x0d110020
#define XPB_CRI1_CRYPTO_CIF_CIFERR2 0x0d110024
#define XPB_CRI1_CRYPTO_CIF_CIFERR3 0x0d110028
#define XPB_CRI1_CRYPTO_CIF_CIFERRMASK1 0x0d110030
#define XPB_CRI1_CRYPTO_CIF_CIFERRMASK2 0x0d110034
#define XPB_CRI1_CRYPTO_CIF_CIFERRMASK3 0x0d110038
#define XPB_CRI1_CRYPTO_CIF_CIFERRCLEAR1 0x0d110040
#define XPB_CRI1_CRYPTO_CIF_CIFERRCLEAR2 0x0d110044
#define XPB_CRI1_CRYPTO_CIF_CIFERRCLEAR3 0x0d110048
#define XPB_CRI1_CRYPTO_CIF_CIFPERFSEL 0x0d110050
#define XPB_CRI1_CRYPTO_CIF_CIFDBGRDCTRL 0x0d110054
#define XPB_CRI1_CRYPTO_CIF_CIFDBGRDADDR 0x0d110058
#define XPB_CRI1_CRYPTO_CIF_CRYPT_ASSERT_CFG 0x0d11005c
#define XPB_CRI1_DSF_CPP_CONFIG_CIF_DSFCPPCONFIG 0x0d110064
#define XPB_CRI1_DSF_CPP_CONFIG_CIF_DSFCPPACTION 0x0d110068
#define XPB_CRI1_CRYPTO_BULK_BASICCONFIG 0x0d170000
#define XPB_CRI1_CRYPTO_BULK_PERFBUSSEL 0x0d170004
#define XPB_CRI1_CRYPTO_BULK_WTCHDGTMRCNF 0x0d170008
#define XPB_CRI1_CRYPTO_BULK_ERRORREG 0x0d170010
#define XPB_CRI1_CRYPTO_BULK_WHSONFRSTERR 0x0d170014
#define XPB_CRI1_CRYPTO_BULK_ERRORMASK 0x0d170018
#define XPB_CRI1_CRYPTO_BULK_CLKSTOPMASK 0x0d17001c
#define XPB_CRI1_CRYPTO_BULK_TESTMODE 0x0d170020
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_0_ERRREGLO 0x0d180000
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_0_ERRREGHI 0x0d180004
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_0_WHOSONFRSTLO 0x0d180008
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_0_WHOSONFRSTHI 0x0d18000c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_0_ERRMASKLO 0x0d180010
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_0_ERRMASKHI 0x0d180014
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_0_CLKSTPMSKLO 0x0d180018
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_0_CLKSTPMSKHI 0x0d18001c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_0_TSTMDERRINJ 0x0d180020
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_1_ERRREGLO 0x0d190000
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_1_ERRREGHI 0x0d190004
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_1_WHOSONFRSTLO 0x0d190008
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_1_WHOSONFRSTHI 0x0d19000c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_1_ERRMASKLO 0x0d190010
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_1_ERRMASKHI 0x0d190014
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_1_CLKSTPMSKLO 0x0d190018
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_1_CLKSTPMSKHI 0x0d19001c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_1_TSTMDERRINJ 0x0d190020
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_2_ERRREGLO 0x0d1a0000
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_2_ERRREGHI 0x0d1a0004
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_2_WHOSONFRSTLO 0x0d1a0008
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_2_WHOSONFRSTHI 0x0d1a000c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_2_ERRMASKLO 0x0d1a0010
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_2_ERRMASKHI 0x0d1a0014
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_2_CLKSTPMSKLO 0x0d1a0018
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_2_CLKSTPMSKHI 0x0d1a001c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_2_TSTMDERRINJ 0x0d1a0020
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_3_ERRREGLO 0x0d1b0000
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_3_ERRREGHI 0x0d1b0004
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_3_WHOSONFRSTLO 0x0d1b0008
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_3_WHOSONFRSTHI 0x0d1b000c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_3_ERRMASKLO 0x0d1b0010
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_3_ERRMASKHI 0x0d1b0014
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_3_CLKSTPMSKLO 0x0d1b0018
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_3_CLKSTPMSKHI 0x0d1b001c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_3_TSTMDERRINJ 0x0d1b0020
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_4_ERRREGLO 0x0d1c0000
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_4_ERRREGHI 0x0d1c0004
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_4_WHOSONFRSTLO 0x0d1c0008
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_4_WHOSONFRSTHI 0x0d1c000c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_4_ERRMASKLO 0x0d1c0010
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_4_ERRMASKHI 0x0d1c0014
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_4_CLKSTPMSKLO 0x0d1c0018
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_4_CLKSTPMSKHI 0x0d1c001c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_4_TSTMDERRINJ 0x0d1c0020
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_5_ERRREGLO 0x0d1d0000
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_5_ERRREGHI 0x0d1d0004
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_5_WHOSONFRSTLO 0x0d1d0008
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_5_WHOSONFRSTHI 0x0d1d000c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_5_ERRMASKLO 0x0d1d0010
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_5_ERRMASKHI 0x0d1d0014
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_5_CLKSTPMSKLO 0x0d1d0018
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_5_CLKSTPMSKHI 0x0d1d001c
#define XPB_CRI1_CRYPTO_BULKENG_CRYPT_5_TSTMDERRINJ 0x0d1d0020
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x20070000
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEWQCONFIG 0x20070004
#define XPB_MEI0_MU_PACKET_ENGINE_MUPECREDITS0 0x20070008
#define XPB_MEI0_MU_PACKET_ENGINE_MUPECREDITS1 0x2007000c
#define XPB_MEI0_MU_PACKET_ENGINE_MUPECREDITS2 0x20070010
#define XPB_MEI0_MU_PACKET_ENGINE_MUPECREDITS3 0x20070014
#define XPB_MEI0_MU_PACKET_ENGINE_MUPELBCONFIG 0x20070020
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x20070040
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x20070044
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x20070048
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x2007004c
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x20070050
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x20070054
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x20070058
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x2007005c
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x20070060
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x20070064
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x20070400
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x20070404
#define XPB_MEI0_MU_PACKET_ENGINE_MUPECONFIG 0x20070800
#define XPB_MEI0_MU_PACKET_ENGINE_MUPEACTION 0x20070804
#define XPB_MEI0_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x20070808
#define XPB_MEI0_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x2007080c
#define XPB_MEI0_MU_MISC_ENGINE_XPBERRCONFIG 0x20080000
#define XPB_MEI0_MU_MISC_ENGINE_XPBTOERRSTAT 0x20080004
#define XPB_MEI0_MU_MISC_ENGINE_XPBWRERRSTAT 0x20080008
#define XPB_MEI0_MU_MISC_ENGINE_SWCREDITLIMIT 0x2008000c
#define XPB_MEI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x20080010
#define XPB_MEI0_MU_MISC_ENGINE_RING_0_BASE 0x20080100
#define XPB_MEI0_MU_MISC_ENGINE_RING_0_HEAD 0x20080104
#define XPB_MEI0_MU_MISC_ENGINE_RING_0_TAIL 0x20080108
#define XPB_MEI0_MU_MISC_ENGINE_RING_1_BASE 0x20080110
#define XPB_MEI0_MU_MISC_ENGINE_RING_1_HEAD 0x20080114
#define XPB_MEI0_MU_MISC_ENGINE_RING_1_TAIL 0x20080118
#define XPB_MEI0_MU_MISC_ENGINE_RING_2_BASE 0x20080120
#define XPB_MEI0_MU_MISC_ENGINE_RING_2_HEAD 0x20080124
#define XPB_MEI0_MU_MISC_ENGINE_RING_2_TAIL 0x20080128
#define XPB_MEI0_MU_MISC_ENGINE_RING_3_BASE 0x20080130
#define XPB_MEI0_MU_MISC_ENGINE_RING_3_HEAD 0x20080134
#define XPB_MEI0_MU_MISC_ENGINE_RING_3_TAIL 0x20080138
#define XPB_MEI0_MU_MISC_ENGINE_RING_4_BASE 0x20080140
#define XPB_MEI0_MU_MISC_ENGINE_RING_4_HEAD 0x20080144
#define XPB_MEI0_MU_MISC_ENGINE_RING_4_TAIL 0x20080148
#define XPB_MEI0_MU_MISC_ENGINE_RING_5_BASE 0x20080150
#define XPB_MEI0_MU_MISC_ENGINE_RING_5_HEAD 0x20080154
#define XPB_MEI0_MU_MISC_ENGINE_RING_5_TAIL 0x20080158
#define XPB_MEI0_MU_MISC_ENGINE_RING_6_BASE 0x20080160
#define XPB_MEI0_MU_MISC_ENGINE_RING_6_HEAD 0x20080164
#define XPB_MEI0_MU_MISC_ENGINE_RING_6_TAIL 0x20080168
#define XPB_MEI0_MU_MISC_ENGINE_RING_7_BASE 0x20080170
#define XPB_MEI0_MU_MISC_ENGINE_RING_7_HEAD 0x20080174
#define XPB_MEI0_MU_MISC_ENGINE_RING_7_TAIL 0x20080178
#define XPB_MEI0_MU_MISC_ENGINE_RING_8_BASE 0x20080180
#define XPB_MEI0_MU_MISC_ENGINE_RING_8_HEAD 0x20080184
#define XPB_MEI0_MU_MISC_ENGINE_RING_8_TAIL 0x20080188
#define XPB_MEI0_MU_MISC_ENGINE_RING_9_BASE 0x20080190
#define XPB_MEI0_MU_MISC_ENGINE_RING_9_HEAD 0x20080194
#define XPB_MEI0_MU_MISC_ENGINE_RING_9_TAIL 0x20080198
#define XPB_MEI0_MU_MISC_ENGINE_RING_10_BASE 0x200801a0
#define XPB_MEI0_MU_MISC_ENGINE_RING_10_HEAD 0x200801a4
#define XPB_MEI0_MU_MISC_ENGINE_RING_10_TAIL 0x200801a8
#define XPB_MEI0_MU_MISC_ENGINE_RING_11_BASE 0x200801b0
#define XPB_MEI0_MU_MISC_ENGINE_RING_11_HEAD 0x200801b4
#define XPB_MEI0_MU_MISC_ENGINE_RING_11_TAIL 0x200801b8
#define XPB_MEI0_MU_MISC_ENGINE_RING_12_BASE 0x200801c0
#define XPB_MEI0_MU_MISC_ENGINE_RING_12_HEAD 0x200801c4
#define XPB_MEI0_MU_MISC_ENGINE_RING_12_TAIL 0x200801c8
#define XPB_MEI0_MU_MISC_ENGINE_RING_13_BASE 0x200801d0
#define XPB_MEI0_MU_MISC_ENGINE_RING_13_HEAD 0x200801d4
#define XPB_MEI0_MU_MISC_ENGINE_RING_13_TAIL 0x200801d8
#define XPB_MEI0_MU_MISC_ENGINE_RING_14_BASE 0x200801e0
#define XPB_MEI0_MU_MISC_ENGINE_RING_14_HEAD 0x200801e4
#define XPB_MEI0_MU_MISC_ENGINE_RING_14_TAIL 0x200801e8
#define XPB_MEI0_MU_MISC_ENGINE_RING_15_BASE 0x200801f0
#define XPB_MEI0_MU_MISC_ENGINE_RING_15_HEAD 0x200801f4
#define XPB_MEI0_MU_MISC_ENGINE_RING_15_TAIL 0x200801f8
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x200a0000
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x200a0004
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x200a0008
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x200a000c
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x200a0010
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x200a0014
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x200a0018
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x200a001c
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x200a0020
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x200a0024
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x200a0028
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x200a002c
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x200a0030
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x200a0034
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x200a0038
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x200a003c
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x200a0040
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x200a0044
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x200a0048
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x200a004c
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x200a0050
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x200a0054
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x200a0058
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x200a005c
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x200a0060
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x200a0064
#define XPB_MEI0_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x200a0068
#define XPB_MEI0_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x200b0000
#define XPB_MEI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x200b0008
#define XPB_MEI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x200b0010
#define XPB_MEI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x200b0018
#define XPB_MEI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x200b0028
#define XPB_MEI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x200b002c
#define XPB_MEI0_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x200b0030
#define XPB_MEI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x200b0038
#define XPB_MEI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x200b003c
#define XPB_MEI0_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x200b0040
#define XPB_MEI0_ASSERTIONS_ASSERTIONSCONFIG 0x200b0044
#define XPB_MEI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x200b0048
#define XPB_MEI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x200b004c
#define XPB_MEI0_DSF_CPP_CONFIG_DSFCPPCONFIG 0x200b0050
#define XPB_MEI0_DSF_CPP_CONFIG_DSFCPPACTION 0x200b0054
#define XPB_MEI0_PERIPHERAL_TRNG_ASYNCRING 0x200c0000
#define XPB_MEI0_PERIPHERAL_TRNG_ASYNCTEST 0x200c0004
#define XPB_MEI0_PERIPHERAL_TRNG_ASYNCCONFIG 0x200c0010
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x200f0000
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x200f0008
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x200f0010
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x200f0014
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x200f0018
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x200f001c
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x200f0020
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x200f0024
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x200f0028
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x200f002c
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x200f0040
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x200f0044
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x200f0048
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x200f004c
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x200f0050
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x200f0054
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x200f0058
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x200f005c
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x200f0060
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x200f0064
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x200f0068
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x200f006c
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x200f0070
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x200f0074
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x200f0078
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x200f007c
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x200f0080
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x200f0084
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x200f0088
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x200f008c
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x200f0090
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x200f0094
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x200f0098
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x200f009c
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x200f00a0
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x200f00a4
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x200f00a8
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x200f00ac
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x200f00b0
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x200f00b4
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x200f00b8
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x200f00bc
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x200f00c0
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x200f00c4
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x200f00c8
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x200f00cc
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x200f00d0
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x200f00d4
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x200f00d8
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x200f00dc
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x200f00e0
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x200f00e4
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x200f00e8
#define XPB_MEI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x200f00ec
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x21070000
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEWQCONFIG 0x21070004
#define XPB_MEI1_MU_PACKET_ENGINE_MUPECREDITS0 0x21070008
#define XPB_MEI1_MU_PACKET_ENGINE_MUPECREDITS1 0x2107000c
#define XPB_MEI1_MU_PACKET_ENGINE_MUPECREDITS2 0x21070010
#define XPB_MEI1_MU_PACKET_ENGINE_MUPECREDITS3 0x21070014
#define XPB_MEI1_MU_PACKET_ENGINE_MUPELBCONFIG 0x21070020
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x21070040
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x21070044
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x21070048
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x2107004c
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x21070050
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x21070054
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x21070058
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x2107005c
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x21070060
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x21070064
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x21070400
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x21070404
#define XPB_MEI1_MU_PACKET_ENGINE_MUPECONFIG 0x21070800
#define XPB_MEI1_MU_PACKET_ENGINE_MUPEACTION 0x21070804
#define XPB_MEI1_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x21070808
#define XPB_MEI1_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x2107080c
#define XPB_MEI1_MU_MISC_ENGINE_XPBERRCONFIG 0x21080000
#define XPB_MEI1_MU_MISC_ENGINE_XPBTOERRSTAT 0x21080004
#define XPB_MEI1_MU_MISC_ENGINE_XPBWRERRSTAT 0x21080008
#define XPB_MEI1_MU_MISC_ENGINE_SWCREDITLIMIT 0x2108000c
#define XPB_MEI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x21080010
#define XPB_MEI1_MU_MISC_ENGINE_RING_0_BASE 0x21080100
#define XPB_MEI1_MU_MISC_ENGINE_RING_0_HEAD 0x21080104
#define XPB_MEI1_MU_MISC_ENGINE_RING_0_TAIL 0x21080108
#define XPB_MEI1_MU_MISC_ENGINE_RING_1_BASE 0x21080110
#define XPB_MEI1_MU_MISC_ENGINE_RING_1_HEAD 0x21080114
#define XPB_MEI1_MU_MISC_ENGINE_RING_1_TAIL 0x21080118
#define XPB_MEI1_MU_MISC_ENGINE_RING_2_BASE 0x21080120
#define XPB_MEI1_MU_MISC_ENGINE_RING_2_HEAD 0x21080124
#define XPB_MEI1_MU_MISC_ENGINE_RING_2_TAIL 0x21080128
#define XPB_MEI1_MU_MISC_ENGINE_RING_3_BASE 0x21080130
#define XPB_MEI1_MU_MISC_ENGINE_RING_3_HEAD 0x21080134
#define XPB_MEI1_MU_MISC_ENGINE_RING_3_TAIL 0x21080138
#define XPB_MEI1_MU_MISC_ENGINE_RING_4_BASE 0x21080140
#define XPB_MEI1_MU_MISC_ENGINE_RING_4_HEAD 0x21080144
#define XPB_MEI1_MU_MISC_ENGINE_RING_4_TAIL 0x21080148
#define XPB_MEI1_MU_MISC_ENGINE_RING_5_BASE 0x21080150
#define XPB_MEI1_MU_MISC_ENGINE_RING_5_HEAD 0x21080154
#define XPB_MEI1_MU_MISC_ENGINE_RING_5_TAIL 0x21080158
#define XPB_MEI1_MU_MISC_ENGINE_RING_6_BASE 0x21080160
#define XPB_MEI1_MU_MISC_ENGINE_RING_6_HEAD 0x21080164
#define XPB_MEI1_MU_MISC_ENGINE_RING_6_TAIL 0x21080168
#define XPB_MEI1_MU_MISC_ENGINE_RING_7_BASE 0x21080170
#define XPB_MEI1_MU_MISC_ENGINE_RING_7_HEAD 0x21080174
#define XPB_MEI1_MU_MISC_ENGINE_RING_7_TAIL 0x21080178
#define XPB_MEI1_MU_MISC_ENGINE_RING_8_BASE 0x21080180
#define XPB_MEI1_MU_MISC_ENGINE_RING_8_HEAD 0x21080184
#define XPB_MEI1_MU_MISC_ENGINE_RING_8_TAIL 0x21080188
#define XPB_MEI1_MU_MISC_ENGINE_RING_9_BASE 0x21080190
#define XPB_MEI1_MU_MISC_ENGINE_RING_9_HEAD 0x21080194
#define XPB_MEI1_MU_MISC_ENGINE_RING_9_TAIL 0x21080198
#define XPB_MEI1_MU_MISC_ENGINE_RING_10_BASE 0x210801a0
#define XPB_MEI1_MU_MISC_ENGINE_RING_10_HEAD 0x210801a4
#define XPB_MEI1_MU_MISC_ENGINE_RING_10_TAIL 0x210801a8
#define XPB_MEI1_MU_MISC_ENGINE_RING_11_BASE 0x210801b0
#define XPB_MEI1_MU_MISC_ENGINE_RING_11_HEAD 0x210801b4
#define XPB_MEI1_MU_MISC_ENGINE_RING_11_TAIL 0x210801b8
#define XPB_MEI1_MU_MISC_ENGINE_RING_12_BASE 0x210801c0
#define XPB_MEI1_MU_MISC_ENGINE_RING_12_HEAD 0x210801c4
#define XPB_MEI1_MU_MISC_ENGINE_RING_12_TAIL 0x210801c8
#define XPB_MEI1_MU_MISC_ENGINE_RING_13_BASE 0x210801d0
#define XPB_MEI1_MU_MISC_ENGINE_RING_13_HEAD 0x210801d4
#define XPB_MEI1_MU_MISC_ENGINE_RING_13_TAIL 0x210801d8
#define XPB_MEI1_MU_MISC_ENGINE_RING_14_BASE 0x210801e0
#define XPB_MEI1_MU_MISC_ENGINE_RING_14_HEAD 0x210801e4
#define XPB_MEI1_MU_MISC_ENGINE_RING_14_TAIL 0x210801e8
#define XPB_MEI1_MU_MISC_ENGINE_RING_15_BASE 0x210801f0
#define XPB_MEI1_MU_MISC_ENGINE_RING_15_HEAD 0x210801f4
#define XPB_MEI1_MU_MISC_ENGINE_RING_15_TAIL 0x210801f8
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x210a0000
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x210a0004
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x210a0008
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x210a000c
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x210a0010
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x210a0014
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x210a0018
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x210a001c
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x210a0020
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x210a0024
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x210a0028
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x210a002c
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x210a0030
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x210a0034
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x210a0038
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x210a003c
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x210a0040
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x210a0044
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x210a0048
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x210a004c
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x210a0050
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x210a0054
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x210a0058
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x210a005c
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x210a0060
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x210a0064
#define XPB_MEI1_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x210a0068
#define XPB_MEI1_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x210b0000
#define XPB_MEI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x210b0008
#define XPB_MEI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x210b0010
#define XPB_MEI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x210b0018
#define XPB_MEI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x210b0028
#define XPB_MEI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x210b002c
#define XPB_MEI1_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x210b0030
#define XPB_MEI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x210b0038
#define XPB_MEI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x210b003c
#define XPB_MEI1_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x210b0040
#define XPB_MEI1_ASSERTIONS_ASSERTIONSCONFIG 0x210b0044
#define XPB_MEI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x210b0048
#define XPB_MEI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x210b004c
#define XPB_MEI1_DSF_CPP_CONFIG_DSFCPPCONFIG 0x210b0050
#define XPB_MEI1_DSF_CPP_CONFIG_DSFCPPACTION 0x210b0054
#define XPB_MEI1_PERIPHERAL_TRNG_ASYNCRING 0x210c0000
#define XPB_MEI1_PERIPHERAL_TRNG_ASYNCTEST 0x210c0004
#define XPB_MEI1_PERIPHERAL_TRNG_ASYNCCONFIG 0x210c0010
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x210f0000
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x210f0008
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x210f0010
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x210f0014
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x210f0018
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x210f001c
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x210f0020
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x210f0024
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x210f0028
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x210f002c
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x210f0040
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x210f0044
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x210f0048
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x210f004c
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x210f0050
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x210f0054
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x210f0058
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x210f005c
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x210f0060
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x210f0064
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x210f0068
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x210f006c
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x210f0070
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x210f0074
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x210f0078
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x210f007c
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x210f0080
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x210f0084
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x210f0088
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x210f008c
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x210f0090
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x210f0094
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x210f0098
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x210f009c
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x210f00a0
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x210f00a4
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x210f00a8
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x210f00ac
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x210f00b0
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x210f00b4
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x210f00b8
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x210f00bc
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x210f00c0
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x210f00c4
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x210f00c8
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x210f00cc
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x210f00d0
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x210f00d4
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x210f00d8
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x210f00dc
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x210f00e0
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x210f00e4
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x210f00e8
#define XPB_MEI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x210f00ec
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x22070000
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEWQCONFIG 0x22070004
#define XPB_MEI2_MU_PACKET_ENGINE_MUPECREDITS0 0x22070008
#define XPB_MEI2_MU_PACKET_ENGINE_MUPECREDITS1 0x2207000c
#define XPB_MEI2_MU_PACKET_ENGINE_MUPECREDITS2 0x22070010
#define XPB_MEI2_MU_PACKET_ENGINE_MUPECREDITS3 0x22070014
#define XPB_MEI2_MU_PACKET_ENGINE_MUPELBCONFIG 0x22070020
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x22070040
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x22070044
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x22070048
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x2207004c
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x22070050
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x22070054
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x22070058
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x2207005c
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x22070060
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x22070064
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x22070400
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x22070404
#define XPB_MEI2_MU_PACKET_ENGINE_MUPECONFIG 0x22070800
#define XPB_MEI2_MU_PACKET_ENGINE_MUPEACTION 0x22070804
#define XPB_MEI2_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x22070808
#define XPB_MEI2_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x2207080c
#define XPB_MEI2_MU_MISC_ENGINE_XPBERRCONFIG 0x22080000
#define XPB_MEI2_MU_MISC_ENGINE_XPBTOERRSTAT 0x22080004
#define XPB_MEI2_MU_MISC_ENGINE_XPBWRERRSTAT 0x22080008
#define XPB_MEI2_MU_MISC_ENGINE_SWCREDITLIMIT 0x2208000c
#define XPB_MEI2_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x22080010
#define XPB_MEI2_MU_MISC_ENGINE_RING_0_BASE 0x22080100
#define XPB_MEI2_MU_MISC_ENGINE_RING_0_HEAD 0x22080104
#define XPB_MEI2_MU_MISC_ENGINE_RING_0_TAIL 0x22080108
#define XPB_MEI2_MU_MISC_ENGINE_RING_1_BASE 0x22080110
#define XPB_MEI2_MU_MISC_ENGINE_RING_1_HEAD 0x22080114
#define XPB_MEI2_MU_MISC_ENGINE_RING_1_TAIL 0x22080118
#define XPB_MEI2_MU_MISC_ENGINE_RING_2_BASE 0x22080120
#define XPB_MEI2_MU_MISC_ENGINE_RING_2_HEAD 0x22080124
#define XPB_MEI2_MU_MISC_ENGINE_RING_2_TAIL 0x22080128
#define XPB_MEI2_MU_MISC_ENGINE_RING_3_BASE 0x22080130
#define XPB_MEI2_MU_MISC_ENGINE_RING_3_HEAD 0x22080134
#define XPB_MEI2_MU_MISC_ENGINE_RING_3_TAIL 0x22080138
#define XPB_MEI2_MU_MISC_ENGINE_RING_4_BASE 0x22080140
#define XPB_MEI2_MU_MISC_ENGINE_RING_4_HEAD 0x22080144
#define XPB_MEI2_MU_MISC_ENGINE_RING_4_TAIL 0x22080148
#define XPB_MEI2_MU_MISC_ENGINE_RING_5_BASE 0x22080150
#define XPB_MEI2_MU_MISC_ENGINE_RING_5_HEAD 0x22080154
#define XPB_MEI2_MU_MISC_ENGINE_RING_5_TAIL 0x22080158
#define XPB_MEI2_MU_MISC_ENGINE_RING_6_BASE 0x22080160
#define XPB_MEI2_MU_MISC_ENGINE_RING_6_HEAD 0x22080164
#define XPB_MEI2_MU_MISC_ENGINE_RING_6_TAIL 0x22080168
#define XPB_MEI2_MU_MISC_ENGINE_RING_7_BASE 0x22080170
#define XPB_MEI2_MU_MISC_ENGINE_RING_7_HEAD 0x22080174
#define XPB_MEI2_MU_MISC_ENGINE_RING_7_TAIL 0x22080178
#define XPB_MEI2_MU_MISC_ENGINE_RING_8_BASE 0x22080180
#define XPB_MEI2_MU_MISC_ENGINE_RING_8_HEAD 0x22080184
#define XPB_MEI2_MU_MISC_ENGINE_RING_8_TAIL 0x22080188
#define XPB_MEI2_MU_MISC_ENGINE_RING_9_BASE 0x22080190
#define XPB_MEI2_MU_MISC_ENGINE_RING_9_HEAD 0x22080194
#define XPB_MEI2_MU_MISC_ENGINE_RING_9_TAIL 0x22080198
#define XPB_MEI2_MU_MISC_ENGINE_RING_10_BASE 0x220801a0
#define XPB_MEI2_MU_MISC_ENGINE_RING_10_HEAD 0x220801a4
#define XPB_MEI2_MU_MISC_ENGINE_RING_10_TAIL 0x220801a8
#define XPB_MEI2_MU_MISC_ENGINE_RING_11_BASE 0x220801b0
#define XPB_MEI2_MU_MISC_ENGINE_RING_11_HEAD 0x220801b4
#define XPB_MEI2_MU_MISC_ENGINE_RING_11_TAIL 0x220801b8
#define XPB_MEI2_MU_MISC_ENGINE_RING_12_BASE 0x220801c0
#define XPB_MEI2_MU_MISC_ENGINE_RING_12_HEAD 0x220801c4
#define XPB_MEI2_MU_MISC_ENGINE_RING_12_TAIL 0x220801c8
#define XPB_MEI2_MU_MISC_ENGINE_RING_13_BASE 0x220801d0
#define XPB_MEI2_MU_MISC_ENGINE_RING_13_HEAD 0x220801d4
#define XPB_MEI2_MU_MISC_ENGINE_RING_13_TAIL 0x220801d8
#define XPB_MEI2_MU_MISC_ENGINE_RING_14_BASE 0x220801e0
#define XPB_MEI2_MU_MISC_ENGINE_RING_14_HEAD 0x220801e4
#define XPB_MEI2_MU_MISC_ENGINE_RING_14_TAIL 0x220801e8
#define XPB_MEI2_MU_MISC_ENGINE_RING_15_BASE 0x220801f0
#define XPB_MEI2_MU_MISC_ENGINE_RING_15_HEAD 0x220801f4
#define XPB_MEI2_MU_MISC_ENGINE_RING_15_TAIL 0x220801f8
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x220a0000
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x220a0004
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x220a0008
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x220a000c
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x220a0010
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x220a0014
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x220a0018
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x220a001c
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x220a0020
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x220a0024
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x220a0028
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x220a002c
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x220a0030
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x220a0034
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x220a0038
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x220a003c
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x220a0040
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x220a0044
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x220a0048
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x220a004c
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x220a0050
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x220a0054
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x220a0058
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x220a005c
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x220a0060
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x220a0064
#define XPB_MEI2_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x220a0068
#define XPB_MEI2_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x220b0000
#define XPB_MEI2_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x220b0008
#define XPB_MEI2_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x220b0010
#define XPB_MEI2_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x220b0018
#define XPB_MEI2_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x220b0028
#define XPB_MEI2_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x220b002c
#define XPB_MEI2_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x220b0030
#define XPB_MEI2_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x220b0038
#define XPB_MEI2_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x220b003c
#define XPB_MEI2_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x220b0040
#define XPB_MEI2_ASSERTIONS_ASSERTIONSCONFIG 0x220b0044
#define XPB_MEI2_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x220b0048
#define XPB_MEI2_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x220b004c
#define XPB_MEI2_DSF_CPP_CONFIG_DSFCPPCONFIG 0x220b0050
#define XPB_MEI2_DSF_CPP_CONFIG_DSFCPPACTION 0x220b0054
#define XPB_MEI2_PERIPHERAL_TRNG_ASYNCRING 0x220c0000
#define XPB_MEI2_PERIPHERAL_TRNG_ASYNCTEST 0x220c0004
#define XPB_MEI2_PERIPHERAL_TRNG_ASYNCCONFIG 0x220c0010
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x220f0000
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x220f0008
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x220f0010
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x220f0014
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x220f0018
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x220f001c
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x220f0020
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x220f0024
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x220f0028
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x220f002c
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x220f0040
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x220f0044
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x220f0048
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x220f004c
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x220f0050
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x220f0054
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x220f0058
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x220f005c
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x220f0060
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x220f0064
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x220f0068
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x220f006c
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x220f0070
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x220f0074
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x220f0078
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x220f007c
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x220f0080
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x220f0084
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x220f0088
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x220f008c
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x220f0090
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x220f0094
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x220f0098
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x220f009c
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x220f00a0
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x220f00a4
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x220f00a8
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x220f00ac
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x220f00b0
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x220f00b4
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x220f00b8
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x220f00bc
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x220f00c0
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x220f00c4
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x220f00c8
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x220f00cc
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x220f00d0
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x220f00d4
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x220f00d8
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x220f00dc
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x220f00e0
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x220f00e4
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x220f00e8
#define XPB_MEI2_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x220f00ec
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x23070000
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEWQCONFIG 0x23070004
#define XPB_MEI3_MU_PACKET_ENGINE_MUPECREDITS0 0x23070008
#define XPB_MEI3_MU_PACKET_ENGINE_MUPECREDITS1 0x2307000c
#define XPB_MEI3_MU_PACKET_ENGINE_MUPECREDITS2 0x23070010
#define XPB_MEI3_MU_PACKET_ENGINE_MUPECREDITS3 0x23070014
#define XPB_MEI3_MU_PACKET_ENGINE_MUPELBCONFIG 0x23070020
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x23070040
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x23070044
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x23070048
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x2307004c
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x23070050
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x23070054
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x23070058
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x2307005c
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x23070060
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x23070064
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x23070400
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x23070404
#define XPB_MEI3_MU_PACKET_ENGINE_MUPECONFIG 0x23070800
#define XPB_MEI3_MU_PACKET_ENGINE_MUPEACTION 0x23070804
#define XPB_MEI3_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x23070808
#define XPB_MEI3_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x2307080c
#define XPB_MEI3_MU_MISC_ENGINE_XPBERRCONFIG 0x23080000
#define XPB_MEI3_MU_MISC_ENGINE_XPBTOERRSTAT 0x23080004
#define XPB_MEI3_MU_MISC_ENGINE_XPBWRERRSTAT 0x23080008
#define XPB_MEI3_MU_MISC_ENGINE_SWCREDITLIMIT 0x2308000c
#define XPB_MEI3_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x23080010
#define XPB_MEI3_MU_MISC_ENGINE_RING_0_BASE 0x23080100
#define XPB_MEI3_MU_MISC_ENGINE_RING_0_HEAD 0x23080104
#define XPB_MEI3_MU_MISC_ENGINE_RING_0_TAIL 0x23080108
#define XPB_MEI3_MU_MISC_ENGINE_RING_1_BASE 0x23080110
#define XPB_MEI3_MU_MISC_ENGINE_RING_1_HEAD 0x23080114
#define XPB_MEI3_MU_MISC_ENGINE_RING_1_TAIL 0x23080118
#define XPB_MEI3_MU_MISC_ENGINE_RING_2_BASE 0x23080120
#define XPB_MEI3_MU_MISC_ENGINE_RING_2_HEAD 0x23080124
#define XPB_MEI3_MU_MISC_ENGINE_RING_2_TAIL 0x23080128
#define XPB_MEI3_MU_MISC_ENGINE_RING_3_BASE 0x23080130
#define XPB_MEI3_MU_MISC_ENGINE_RING_3_HEAD 0x23080134
#define XPB_MEI3_MU_MISC_ENGINE_RING_3_TAIL 0x23080138
#define XPB_MEI3_MU_MISC_ENGINE_RING_4_BASE 0x23080140
#define XPB_MEI3_MU_MISC_ENGINE_RING_4_HEAD 0x23080144
#define XPB_MEI3_MU_MISC_ENGINE_RING_4_TAIL 0x23080148
#define XPB_MEI3_MU_MISC_ENGINE_RING_5_BASE 0x23080150
#define XPB_MEI3_MU_MISC_ENGINE_RING_5_HEAD 0x23080154
#define XPB_MEI3_MU_MISC_ENGINE_RING_5_TAIL 0x23080158
#define XPB_MEI3_MU_MISC_ENGINE_RING_6_BASE 0x23080160
#define XPB_MEI3_MU_MISC_ENGINE_RING_6_HEAD 0x23080164
#define XPB_MEI3_MU_MISC_ENGINE_RING_6_TAIL 0x23080168
#define XPB_MEI3_MU_MISC_ENGINE_RING_7_BASE 0x23080170
#define XPB_MEI3_MU_MISC_ENGINE_RING_7_HEAD 0x23080174
#define XPB_MEI3_MU_MISC_ENGINE_RING_7_TAIL 0x23080178
#define XPB_MEI3_MU_MISC_ENGINE_RING_8_BASE 0x23080180
#define XPB_MEI3_MU_MISC_ENGINE_RING_8_HEAD 0x23080184
#define XPB_MEI3_MU_MISC_ENGINE_RING_8_TAIL 0x23080188
#define XPB_MEI3_MU_MISC_ENGINE_RING_9_BASE 0x23080190
#define XPB_MEI3_MU_MISC_ENGINE_RING_9_HEAD 0x23080194
#define XPB_MEI3_MU_MISC_ENGINE_RING_9_TAIL 0x23080198
#define XPB_MEI3_MU_MISC_ENGINE_RING_10_BASE 0x230801a0
#define XPB_MEI3_MU_MISC_ENGINE_RING_10_HEAD 0x230801a4
#define XPB_MEI3_MU_MISC_ENGINE_RING_10_TAIL 0x230801a8
#define XPB_MEI3_MU_MISC_ENGINE_RING_11_BASE 0x230801b0
#define XPB_MEI3_MU_MISC_ENGINE_RING_11_HEAD 0x230801b4
#define XPB_MEI3_MU_MISC_ENGINE_RING_11_TAIL 0x230801b8
#define XPB_MEI3_MU_MISC_ENGINE_RING_12_BASE 0x230801c0
#define XPB_MEI3_MU_MISC_ENGINE_RING_12_HEAD 0x230801c4
#define XPB_MEI3_MU_MISC_ENGINE_RING_12_TAIL 0x230801c8
#define XPB_MEI3_MU_MISC_ENGINE_RING_13_BASE 0x230801d0
#define XPB_MEI3_MU_MISC_ENGINE_RING_13_HEAD 0x230801d4
#define XPB_MEI3_MU_MISC_ENGINE_RING_13_TAIL 0x230801d8
#define XPB_MEI3_MU_MISC_ENGINE_RING_14_BASE 0x230801e0
#define XPB_MEI3_MU_MISC_ENGINE_RING_14_HEAD 0x230801e4
#define XPB_MEI3_MU_MISC_ENGINE_RING_14_TAIL 0x230801e8
#define XPB_MEI3_MU_MISC_ENGINE_RING_15_BASE 0x230801f0
#define XPB_MEI3_MU_MISC_ENGINE_RING_15_HEAD 0x230801f4
#define XPB_MEI3_MU_MISC_ENGINE_RING_15_TAIL 0x230801f8
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x230a0000
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x230a0004
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x230a0008
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x230a000c
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x230a0010
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x230a0014
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x230a0018
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x230a001c
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x230a0020
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x230a0024
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x230a0028
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x230a002c
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x230a0030
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x230a0034
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x230a0038
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x230a003c
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x230a0040
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x230a0044
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x230a0048
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x230a004c
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x230a0050
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x230a0054
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x230a0058
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x230a005c
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x230a0060
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x230a0064
#define XPB_MEI3_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x230a0068
#define XPB_MEI3_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x230b0000
#define XPB_MEI3_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x230b0008
#define XPB_MEI3_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x230b0010
#define XPB_MEI3_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x230b0018
#define XPB_MEI3_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x230b0028
#define XPB_MEI3_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x230b002c
#define XPB_MEI3_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x230b0030
#define XPB_MEI3_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x230b0038
#define XPB_MEI3_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x230b003c
#define XPB_MEI3_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x230b0040
#define XPB_MEI3_ASSERTIONS_ASSERTIONSCONFIG 0x230b0044
#define XPB_MEI3_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x230b0048
#define XPB_MEI3_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x230b004c
#define XPB_MEI3_DSF_CPP_CONFIG_DSFCPPCONFIG 0x230b0050
#define XPB_MEI3_DSF_CPP_CONFIG_DSFCPPACTION 0x230b0054
#define XPB_MEI3_PERIPHERAL_TRNG_ASYNCRING 0x230c0000
#define XPB_MEI3_PERIPHERAL_TRNG_ASYNCTEST 0x230c0004
#define XPB_MEI3_PERIPHERAL_TRNG_ASYNCCONFIG 0x230c0010
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x230f0000
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x230f0008
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x230f0010
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x230f0014
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x230f0018
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x230f001c
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x230f0020
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x230f0024
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x230f0028
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x230f002c
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x230f0040
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x230f0044
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x230f0048
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x230f004c
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x230f0050
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x230f0054
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x230f0058
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x230f005c
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x230f0060
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x230f0064
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x230f0068
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x230f006c
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x230f0070
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x230f0074
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x230f0078
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x230f007c
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x230f0080
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x230f0084
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x230f0088
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x230f008c
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x230f0090
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x230f0094
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x230f0098
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x230f009c
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x230f00a0
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x230f00a4
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x230f00a8
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x230f00ac
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x230f00b0
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x230f00b4
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x230f00b8
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x230f00bc
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x230f00c0
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x230f00c4
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x230f00c8
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x230f00cc
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x230f00d0
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x230f00d4
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x230f00d8
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x230f00dc
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x230f00e0
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x230f00e4
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x230f00e8
#define XPB_MEI3_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x230f00ec
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x24070000
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEWQCONFIG 0x24070004
#define XPB_MEI4_MU_PACKET_ENGINE_MUPECREDITS0 0x24070008
#define XPB_MEI4_MU_PACKET_ENGINE_MUPECREDITS1 0x2407000c
#define XPB_MEI4_MU_PACKET_ENGINE_MUPECREDITS2 0x24070010
#define XPB_MEI4_MU_PACKET_ENGINE_MUPECREDITS3 0x24070014
#define XPB_MEI4_MU_PACKET_ENGINE_MUPELBCONFIG 0x24070020
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x24070040
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x24070044
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x24070048
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x2407004c
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x24070050
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x24070054
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x24070058
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x2407005c
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x24070060
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x24070064
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x24070400
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x24070404
#define XPB_MEI4_MU_PACKET_ENGINE_MUPECONFIG 0x24070800
#define XPB_MEI4_MU_PACKET_ENGINE_MUPEACTION 0x24070804
#define XPB_MEI4_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x24070808
#define XPB_MEI4_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x2407080c
#define XPB_MEI4_MU_MISC_ENGINE_XPBERRCONFIG 0x24080000
#define XPB_MEI4_MU_MISC_ENGINE_XPBTOERRSTAT 0x24080004
#define XPB_MEI4_MU_MISC_ENGINE_XPBWRERRSTAT 0x24080008
#define XPB_MEI4_MU_MISC_ENGINE_SWCREDITLIMIT 0x2408000c
#define XPB_MEI4_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x24080010
#define XPB_MEI4_MU_MISC_ENGINE_RING_0_BASE 0x24080100
#define XPB_MEI4_MU_MISC_ENGINE_RING_0_HEAD 0x24080104
#define XPB_MEI4_MU_MISC_ENGINE_RING_0_TAIL 0x24080108
#define XPB_MEI4_MU_MISC_ENGINE_RING_1_BASE 0x24080110
#define XPB_MEI4_MU_MISC_ENGINE_RING_1_HEAD 0x24080114
#define XPB_MEI4_MU_MISC_ENGINE_RING_1_TAIL 0x24080118
#define XPB_MEI4_MU_MISC_ENGINE_RING_2_BASE 0x24080120
#define XPB_MEI4_MU_MISC_ENGINE_RING_2_HEAD 0x24080124
#define XPB_MEI4_MU_MISC_ENGINE_RING_2_TAIL 0x24080128
#define XPB_MEI4_MU_MISC_ENGINE_RING_3_BASE 0x24080130
#define XPB_MEI4_MU_MISC_ENGINE_RING_3_HEAD 0x24080134
#define XPB_MEI4_MU_MISC_ENGINE_RING_3_TAIL 0x24080138
#define XPB_MEI4_MU_MISC_ENGINE_RING_4_BASE 0x24080140
#define XPB_MEI4_MU_MISC_ENGINE_RING_4_HEAD 0x24080144
#define XPB_MEI4_MU_MISC_ENGINE_RING_4_TAIL 0x24080148
#define XPB_MEI4_MU_MISC_ENGINE_RING_5_BASE 0x24080150
#define XPB_MEI4_MU_MISC_ENGINE_RING_5_HEAD 0x24080154
#define XPB_MEI4_MU_MISC_ENGINE_RING_5_TAIL 0x24080158
#define XPB_MEI4_MU_MISC_ENGINE_RING_6_BASE 0x24080160
#define XPB_MEI4_MU_MISC_ENGINE_RING_6_HEAD 0x24080164
#define XPB_MEI4_MU_MISC_ENGINE_RING_6_TAIL 0x24080168
#define XPB_MEI4_MU_MISC_ENGINE_RING_7_BASE 0x24080170
#define XPB_MEI4_MU_MISC_ENGINE_RING_7_HEAD 0x24080174
#define XPB_MEI4_MU_MISC_ENGINE_RING_7_TAIL 0x24080178
#define XPB_MEI4_MU_MISC_ENGINE_RING_8_BASE 0x24080180
#define XPB_MEI4_MU_MISC_ENGINE_RING_8_HEAD 0x24080184
#define XPB_MEI4_MU_MISC_ENGINE_RING_8_TAIL 0x24080188
#define XPB_MEI4_MU_MISC_ENGINE_RING_9_BASE 0x24080190
#define XPB_MEI4_MU_MISC_ENGINE_RING_9_HEAD 0x24080194
#define XPB_MEI4_MU_MISC_ENGINE_RING_9_TAIL 0x24080198
#define XPB_MEI4_MU_MISC_ENGINE_RING_10_BASE 0x240801a0
#define XPB_MEI4_MU_MISC_ENGINE_RING_10_HEAD 0x240801a4
#define XPB_MEI4_MU_MISC_ENGINE_RING_10_TAIL 0x240801a8
#define XPB_MEI4_MU_MISC_ENGINE_RING_11_BASE 0x240801b0
#define XPB_MEI4_MU_MISC_ENGINE_RING_11_HEAD 0x240801b4
#define XPB_MEI4_MU_MISC_ENGINE_RING_11_TAIL 0x240801b8
#define XPB_MEI4_MU_MISC_ENGINE_RING_12_BASE 0x240801c0
#define XPB_MEI4_MU_MISC_ENGINE_RING_12_HEAD 0x240801c4
#define XPB_MEI4_MU_MISC_ENGINE_RING_12_TAIL 0x240801c8
#define XPB_MEI4_MU_MISC_ENGINE_RING_13_BASE 0x240801d0
#define XPB_MEI4_MU_MISC_ENGINE_RING_13_HEAD 0x240801d4
#define XPB_MEI4_MU_MISC_ENGINE_RING_13_TAIL 0x240801d8
#define XPB_MEI4_MU_MISC_ENGINE_RING_14_BASE 0x240801e0
#define XPB_MEI4_MU_MISC_ENGINE_RING_14_HEAD 0x240801e4
#define XPB_MEI4_MU_MISC_ENGINE_RING_14_TAIL 0x240801e8
#define XPB_MEI4_MU_MISC_ENGINE_RING_15_BASE 0x240801f0
#define XPB_MEI4_MU_MISC_ENGINE_RING_15_HEAD 0x240801f4
#define XPB_MEI4_MU_MISC_ENGINE_RING_15_TAIL 0x240801f8
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x240a0000
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x240a0004
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x240a0008
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x240a000c
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x240a0010
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x240a0014
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x240a0018
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x240a001c
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x240a0020
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x240a0024
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x240a0028
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x240a002c
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x240a0030
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x240a0034
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x240a0038
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x240a003c
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x240a0040
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x240a0044
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x240a0048
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x240a004c
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x240a0050
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x240a0054
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x240a0058
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x240a005c
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x240a0060
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x240a0064
#define XPB_MEI4_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x240a0068
#define XPB_MEI4_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x240b0000
#define XPB_MEI4_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x240b0008
#define XPB_MEI4_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x240b0010
#define XPB_MEI4_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x240b0018
#define XPB_MEI4_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x240b0028
#define XPB_MEI4_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x240b002c
#define XPB_MEI4_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x240b0030
#define XPB_MEI4_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x240b0038
#define XPB_MEI4_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x240b003c
#define XPB_MEI4_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x240b0040
#define XPB_MEI4_ASSERTIONS_ASSERTIONSCONFIG 0x240b0044
#define XPB_MEI4_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x240b0048
#define XPB_MEI4_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x240b004c
#define XPB_MEI4_DSF_CPP_CONFIG_DSFCPPCONFIG 0x240b0050
#define XPB_MEI4_DSF_CPP_CONFIG_DSFCPPACTION 0x240b0054
#define XPB_MEI4_PERIPHERAL_TRNG_ASYNCRING 0x240c0000
#define XPB_MEI4_PERIPHERAL_TRNG_ASYNCTEST 0x240c0004
#define XPB_MEI4_PERIPHERAL_TRNG_ASYNCCONFIG 0x240c0010
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x240f0000
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x240f0008
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x240f0010
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x240f0014
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x240f0018
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x240f001c
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x240f0020
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x240f0024
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x240f0028
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x240f002c
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x240f0040
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x240f0044
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x240f0048
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x240f004c
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x240f0050
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x240f0054
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x240f0058
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x240f005c
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x240f0060
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x240f0064
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x240f0068
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x240f006c
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x240f0070
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x240f0074
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x240f0078
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x240f007c
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x240f0080
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x240f0084
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x240f0088
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x240f008c
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x240f0090
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x240f0094
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x240f0098
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x240f009c
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x240f00a0
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x240f00a4
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x240f00a8
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x240f00ac
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x240f00b0
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x240f00b4
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x240f00b8
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x240f00bc
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x240f00c0
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x240f00c4
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x240f00c8
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x240f00cc
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x240f00d0
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x240f00d4
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x240f00d8
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x240f00dc
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x240f00e0
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x240f00e4
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x240f00e8
#define XPB_MEI4_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x240f00ec
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x25070000
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEWQCONFIG 0x25070004
#define XPB_MEI5_MU_PACKET_ENGINE_MUPECREDITS0 0x25070008
#define XPB_MEI5_MU_PACKET_ENGINE_MUPECREDITS1 0x2507000c
#define XPB_MEI5_MU_PACKET_ENGINE_MUPECREDITS2 0x25070010
#define XPB_MEI5_MU_PACKET_ENGINE_MUPECREDITS3 0x25070014
#define XPB_MEI5_MU_PACKET_ENGINE_MUPELBCONFIG 0x25070020
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x25070040
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x25070044
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x25070048
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x2507004c
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x25070050
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x25070054
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x25070058
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x2507005c
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x25070060
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x25070064
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x25070400
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x25070404
#define XPB_MEI5_MU_PACKET_ENGINE_MUPECONFIG 0x25070800
#define XPB_MEI5_MU_PACKET_ENGINE_MUPEACTION 0x25070804
#define XPB_MEI5_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x25070808
#define XPB_MEI5_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x2507080c
#define XPB_MEI5_MU_MISC_ENGINE_XPBERRCONFIG 0x25080000
#define XPB_MEI5_MU_MISC_ENGINE_XPBTOERRSTAT 0x25080004
#define XPB_MEI5_MU_MISC_ENGINE_XPBWRERRSTAT 0x25080008
#define XPB_MEI5_MU_MISC_ENGINE_SWCREDITLIMIT 0x2508000c
#define XPB_MEI5_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x25080010
#define XPB_MEI5_MU_MISC_ENGINE_RING_0_BASE 0x25080100
#define XPB_MEI5_MU_MISC_ENGINE_RING_0_HEAD 0x25080104
#define XPB_MEI5_MU_MISC_ENGINE_RING_0_TAIL 0x25080108
#define XPB_MEI5_MU_MISC_ENGINE_RING_1_BASE 0x25080110
#define XPB_MEI5_MU_MISC_ENGINE_RING_1_HEAD 0x25080114
#define XPB_MEI5_MU_MISC_ENGINE_RING_1_TAIL 0x25080118
#define XPB_MEI5_MU_MISC_ENGINE_RING_2_BASE 0x25080120
#define XPB_MEI5_MU_MISC_ENGINE_RING_2_HEAD 0x25080124
#define XPB_MEI5_MU_MISC_ENGINE_RING_2_TAIL 0x25080128
#define XPB_MEI5_MU_MISC_ENGINE_RING_3_BASE 0x25080130
#define XPB_MEI5_MU_MISC_ENGINE_RING_3_HEAD 0x25080134
#define XPB_MEI5_MU_MISC_ENGINE_RING_3_TAIL 0x25080138
#define XPB_MEI5_MU_MISC_ENGINE_RING_4_BASE 0x25080140
#define XPB_MEI5_MU_MISC_ENGINE_RING_4_HEAD 0x25080144
#define XPB_MEI5_MU_MISC_ENGINE_RING_4_TAIL 0x25080148
#define XPB_MEI5_MU_MISC_ENGINE_RING_5_BASE 0x25080150
#define XPB_MEI5_MU_MISC_ENGINE_RING_5_HEAD 0x25080154
#define XPB_MEI5_MU_MISC_ENGINE_RING_5_TAIL 0x25080158
#define XPB_MEI5_MU_MISC_ENGINE_RING_6_BASE 0x25080160
#define XPB_MEI5_MU_MISC_ENGINE_RING_6_HEAD 0x25080164
#define XPB_MEI5_MU_MISC_ENGINE_RING_6_TAIL 0x25080168
#define XPB_MEI5_MU_MISC_ENGINE_RING_7_BASE 0x25080170
#define XPB_MEI5_MU_MISC_ENGINE_RING_7_HEAD 0x25080174
#define XPB_MEI5_MU_MISC_ENGINE_RING_7_TAIL 0x25080178
#define XPB_MEI5_MU_MISC_ENGINE_RING_8_BASE 0x25080180
#define XPB_MEI5_MU_MISC_ENGINE_RING_8_HEAD 0x25080184
#define XPB_MEI5_MU_MISC_ENGINE_RING_8_TAIL 0x25080188
#define XPB_MEI5_MU_MISC_ENGINE_RING_9_BASE 0x25080190
#define XPB_MEI5_MU_MISC_ENGINE_RING_9_HEAD 0x25080194
#define XPB_MEI5_MU_MISC_ENGINE_RING_9_TAIL 0x25080198
#define XPB_MEI5_MU_MISC_ENGINE_RING_10_BASE 0x250801a0
#define XPB_MEI5_MU_MISC_ENGINE_RING_10_HEAD 0x250801a4
#define XPB_MEI5_MU_MISC_ENGINE_RING_10_TAIL 0x250801a8
#define XPB_MEI5_MU_MISC_ENGINE_RING_11_BASE 0x250801b0
#define XPB_MEI5_MU_MISC_ENGINE_RING_11_HEAD 0x250801b4
#define XPB_MEI5_MU_MISC_ENGINE_RING_11_TAIL 0x250801b8
#define XPB_MEI5_MU_MISC_ENGINE_RING_12_BASE 0x250801c0
#define XPB_MEI5_MU_MISC_ENGINE_RING_12_HEAD 0x250801c4
#define XPB_MEI5_MU_MISC_ENGINE_RING_12_TAIL 0x250801c8
#define XPB_MEI5_MU_MISC_ENGINE_RING_13_BASE 0x250801d0
#define XPB_MEI5_MU_MISC_ENGINE_RING_13_HEAD 0x250801d4
#define XPB_MEI5_MU_MISC_ENGINE_RING_13_TAIL 0x250801d8
#define XPB_MEI5_MU_MISC_ENGINE_RING_14_BASE 0x250801e0
#define XPB_MEI5_MU_MISC_ENGINE_RING_14_HEAD 0x250801e4
#define XPB_MEI5_MU_MISC_ENGINE_RING_14_TAIL 0x250801e8
#define XPB_MEI5_MU_MISC_ENGINE_RING_15_BASE 0x250801f0
#define XPB_MEI5_MU_MISC_ENGINE_RING_15_HEAD 0x250801f4
#define XPB_MEI5_MU_MISC_ENGINE_RING_15_TAIL 0x250801f8
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x250a0000
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x250a0004
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x250a0008
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x250a000c
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x250a0010
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x250a0014
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x250a0018
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x250a001c
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x250a0020
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x250a0024
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x250a0028
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x250a002c
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x250a0030
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x250a0034
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x250a0038
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x250a003c
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x250a0040
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x250a0044
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x250a0048
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x250a004c
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x250a0050
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x250a0054
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x250a0058
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x250a005c
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x250a0060
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x250a0064
#define XPB_MEI5_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x250a0068
#define XPB_MEI5_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x250b0000
#define XPB_MEI5_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x250b0008
#define XPB_MEI5_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x250b0010
#define XPB_MEI5_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x250b0018
#define XPB_MEI5_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x250b0028
#define XPB_MEI5_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x250b002c
#define XPB_MEI5_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x250b0030
#define XPB_MEI5_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x250b0038
#define XPB_MEI5_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x250b003c
#define XPB_MEI5_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x250b0040
#define XPB_MEI5_ASSERTIONS_ASSERTIONSCONFIG 0x250b0044
#define XPB_MEI5_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x250b0048
#define XPB_MEI5_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x250b004c
#define XPB_MEI5_DSF_CPP_CONFIG_DSFCPPCONFIG 0x250b0050
#define XPB_MEI5_DSF_CPP_CONFIG_DSFCPPACTION 0x250b0054
#define XPB_MEI5_PERIPHERAL_TRNG_ASYNCRING 0x250c0000
#define XPB_MEI5_PERIPHERAL_TRNG_ASYNCTEST 0x250c0004
#define XPB_MEI5_PERIPHERAL_TRNG_ASYNCCONFIG 0x250c0010
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x250f0000
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x250f0008
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x250f0010
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x250f0014
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x250f0018
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x250f001c
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x250f0020
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x250f0024
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x250f0028
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x250f002c
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x250f0040
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x250f0044
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x250f0048
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x250f004c
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x250f0050
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x250f0054
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x250f0058
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x250f005c
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x250f0060
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x250f0064
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x250f0068
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x250f006c
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x250f0070
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x250f0074
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x250f0078
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x250f007c
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x250f0080
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x250f0084
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x250f0088
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x250f008c
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x250f0090
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x250f0094
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x250f0098
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x250f009c
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x250f00a0
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x250f00a4
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x250f00a8
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x250f00ac
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x250f00b0
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x250f00b4
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x250f00b8
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x250f00bc
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x250f00c0
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x250f00c4
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x250f00c8
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x250f00cc
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x250f00d0
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x250f00d4
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x250f00d8
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x250f00dc
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x250f00e0
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x250f00e4
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x250f00e8
#define XPB_MEI5_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x250f00ec
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x26070000
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEWQCONFIG 0x26070004
#define XPB_MEI6_MU_PACKET_ENGINE_MUPECREDITS0 0x26070008
#define XPB_MEI6_MU_PACKET_ENGINE_MUPECREDITS1 0x2607000c
#define XPB_MEI6_MU_PACKET_ENGINE_MUPECREDITS2 0x26070010
#define XPB_MEI6_MU_PACKET_ENGINE_MUPECREDITS3 0x26070014
#define XPB_MEI6_MU_PACKET_ENGINE_MUPELBCONFIG 0x26070020
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x26070040
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x26070044
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x26070048
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x2607004c
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x26070050
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x26070054
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x26070058
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x2607005c
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x26070060
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x26070064
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x26070400
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x26070404
#define XPB_MEI6_MU_PACKET_ENGINE_MUPECONFIG 0x26070800
#define XPB_MEI6_MU_PACKET_ENGINE_MUPEACTION 0x26070804
#define XPB_MEI6_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x26070808
#define XPB_MEI6_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x2607080c
#define XPB_MEI6_MU_MISC_ENGINE_XPBERRCONFIG 0x26080000
#define XPB_MEI6_MU_MISC_ENGINE_XPBTOERRSTAT 0x26080004
#define XPB_MEI6_MU_MISC_ENGINE_XPBWRERRSTAT 0x26080008
#define XPB_MEI6_MU_MISC_ENGINE_SWCREDITLIMIT 0x2608000c
#define XPB_MEI6_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x26080010
#define XPB_MEI6_MU_MISC_ENGINE_RING_0_BASE 0x26080100
#define XPB_MEI6_MU_MISC_ENGINE_RING_0_HEAD 0x26080104
#define XPB_MEI6_MU_MISC_ENGINE_RING_0_TAIL 0x26080108
#define XPB_MEI6_MU_MISC_ENGINE_RING_1_BASE 0x26080110
#define XPB_MEI6_MU_MISC_ENGINE_RING_1_HEAD 0x26080114
#define XPB_MEI6_MU_MISC_ENGINE_RING_1_TAIL 0x26080118
#define XPB_MEI6_MU_MISC_ENGINE_RING_2_BASE 0x26080120
#define XPB_MEI6_MU_MISC_ENGINE_RING_2_HEAD 0x26080124
#define XPB_MEI6_MU_MISC_ENGINE_RING_2_TAIL 0x26080128
#define XPB_MEI6_MU_MISC_ENGINE_RING_3_BASE 0x26080130
#define XPB_MEI6_MU_MISC_ENGINE_RING_3_HEAD 0x26080134
#define XPB_MEI6_MU_MISC_ENGINE_RING_3_TAIL 0x26080138
#define XPB_MEI6_MU_MISC_ENGINE_RING_4_BASE 0x26080140
#define XPB_MEI6_MU_MISC_ENGINE_RING_4_HEAD 0x26080144
#define XPB_MEI6_MU_MISC_ENGINE_RING_4_TAIL 0x26080148
#define XPB_MEI6_MU_MISC_ENGINE_RING_5_BASE 0x26080150
#define XPB_MEI6_MU_MISC_ENGINE_RING_5_HEAD 0x26080154
#define XPB_MEI6_MU_MISC_ENGINE_RING_5_TAIL 0x26080158
#define XPB_MEI6_MU_MISC_ENGINE_RING_6_BASE 0x26080160
#define XPB_MEI6_MU_MISC_ENGINE_RING_6_HEAD 0x26080164
#define XPB_MEI6_MU_MISC_ENGINE_RING_6_TAIL 0x26080168
#define XPB_MEI6_MU_MISC_ENGINE_RING_7_BASE 0x26080170
#define XPB_MEI6_MU_MISC_ENGINE_RING_7_HEAD 0x26080174
#define XPB_MEI6_MU_MISC_ENGINE_RING_7_TAIL 0x26080178
#define XPB_MEI6_MU_MISC_ENGINE_RING_8_BASE 0x26080180
#define XPB_MEI6_MU_MISC_ENGINE_RING_8_HEAD 0x26080184
#define XPB_MEI6_MU_MISC_ENGINE_RING_8_TAIL 0x26080188
#define XPB_MEI6_MU_MISC_ENGINE_RING_9_BASE 0x26080190
#define XPB_MEI6_MU_MISC_ENGINE_RING_9_HEAD 0x26080194
#define XPB_MEI6_MU_MISC_ENGINE_RING_9_TAIL 0x26080198
#define XPB_MEI6_MU_MISC_ENGINE_RING_10_BASE 0x260801a0
#define XPB_MEI6_MU_MISC_ENGINE_RING_10_HEAD 0x260801a4
#define XPB_MEI6_MU_MISC_ENGINE_RING_10_TAIL 0x260801a8
#define XPB_MEI6_MU_MISC_ENGINE_RING_11_BASE 0x260801b0
#define XPB_MEI6_MU_MISC_ENGINE_RING_11_HEAD 0x260801b4
#define XPB_MEI6_MU_MISC_ENGINE_RING_11_TAIL 0x260801b8
#define XPB_MEI6_MU_MISC_ENGINE_RING_12_BASE 0x260801c0
#define XPB_MEI6_MU_MISC_ENGINE_RING_12_HEAD 0x260801c4
#define XPB_MEI6_MU_MISC_ENGINE_RING_12_TAIL 0x260801c8
#define XPB_MEI6_MU_MISC_ENGINE_RING_13_BASE 0x260801d0
#define XPB_MEI6_MU_MISC_ENGINE_RING_13_HEAD 0x260801d4
#define XPB_MEI6_MU_MISC_ENGINE_RING_13_TAIL 0x260801d8
#define XPB_MEI6_MU_MISC_ENGINE_RING_14_BASE 0x260801e0
#define XPB_MEI6_MU_MISC_ENGINE_RING_14_HEAD 0x260801e4
#define XPB_MEI6_MU_MISC_ENGINE_RING_14_TAIL 0x260801e8
#define XPB_MEI6_MU_MISC_ENGINE_RING_15_BASE 0x260801f0
#define XPB_MEI6_MU_MISC_ENGINE_RING_15_HEAD 0x260801f4
#define XPB_MEI6_MU_MISC_ENGINE_RING_15_TAIL 0x260801f8
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x260a0000
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x260a0004
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x260a0008
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x260a000c
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x260a0010
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x260a0014
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x260a0018
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x260a001c
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x260a0020
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x260a0024
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x260a0028
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x260a002c
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x260a0030
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x260a0034
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x260a0038
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x260a003c
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x260a0040
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x260a0044
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x260a0048
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x260a004c
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x260a0050
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x260a0054
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x260a0058
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x260a005c
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x260a0060
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x260a0064
#define XPB_MEI6_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x260a0068
#define XPB_MEI6_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x260b0000
#define XPB_MEI6_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x260b0008
#define XPB_MEI6_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x260b0010
#define XPB_MEI6_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x260b0018
#define XPB_MEI6_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x260b0028
#define XPB_MEI6_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x260b002c
#define XPB_MEI6_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x260b0030
#define XPB_MEI6_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x260b0038
#define XPB_MEI6_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x260b003c
#define XPB_MEI6_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x260b0040
#define XPB_MEI6_ASSERTIONS_ASSERTIONSCONFIG 0x260b0044
#define XPB_MEI6_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x260b0048
#define XPB_MEI6_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x260b004c
#define XPB_MEI6_DSF_CPP_CONFIG_DSFCPPCONFIG 0x260b0050
#define XPB_MEI6_DSF_CPP_CONFIG_DSFCPPACTION 0x260b0054
#define XPB_MEI6_PERIPHERAL_TRNG_ASYNCRING 0x260c0000
#define XPB_MEI6_PERIPHERAL_TRNG_ASYNCTEST 0x260c0004
#define XPB_MEI6_PERIPHERAL_TRNG_ASYNCCONFIG 0x260c0010
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x260f0000
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x260f0008
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x260f0010
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x260f0014
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x260f0018
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x260f001c
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x260f0020
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x260f0024
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x260f0028
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x260f002c
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x260f0040
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x260f0044
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x260f0048
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x260f004c
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x260f0050
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x260f0054
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x260f0058
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x260f005c
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x260f0060
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x260f0064
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x260f0068
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x260f006c
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x260f0070
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x260f0074
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x260f0078
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x260f007c
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x260f0080
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x260f0084
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x260f0088
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x260f008c
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x260f0090
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x260f0094
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x260f0098
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x260f009c
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x260f00a0
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x260f00a4
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x260f00a8
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x260f00ac
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x260f00b0
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x260f00b4
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x260f00b8
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x260f00bc
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x260f00c0
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x260f00c4
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x260f00c8
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x260f00cc
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x260f00d0
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x260f00d4
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x260f00d8
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x260f00dc
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x260f00e0
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x260f00e4
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x260f00e8
#define XPB_MEI6_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x260f00ec
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x30070000
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEWQCONFIG 0x30070004
#define XPB_ILI0_MU_PACKET_ENGINE_MUPECREDITS0 0x30070008
#define XPB_ILI0_MU_PACKET_ENGINE_MUPECREDITS1 0x3007000c
#define XPB_ILI0_MU_PACKET_ENGINE_MUPECREDITS2 0x30070010
#define XPB_ILI0_MU_PACKET_ENGINE_MUPECREDITS3 0x30070014
#define XPB_ILI0_MU_PACKET_ENGINE_MUPELBCONFIG 0x30070020
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x30070040
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x30070044
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x30070048
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x3007004c
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x30070050
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x30070054
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x30070058
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x3007005c
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x30070060
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x30070064
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x30070400
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x30070404
#define XPB_ILI0_MU_PACKET_ENGINE_MUPECONFIG 0x30070800
#define XPB_ILI0_MU_PACKET_ENGINE_MUPEACTION 0x30070804
#define XPB_ILI0_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x30070808
#define XPB_ILI0_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x3007080c
#define XPB_ILI0_MU_MISC_ENGINE_XPBERRCONFIG 0x30080000
#define XPB_ILI0_MU_MISC_ENGINE_XPBTOERRSTAT 0x30080004
#define XPB_ILI0_MU_MISC_ENGINE_XPBWRERRSTAT 0x30080008
#define XPB_ILI0_MU_MISC_ENGINE_SWCREDITLIMIT 0x3008000c
#define XPB_ILI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x30080010
#define XPB_ILI0_MU_MISC_ENGINE_RING_0_BASE 0x30080100
#define XPB_ILI0_MU_MISC_ENGINE_RING_0_HEAD 0x30080104
#define XPB_ILI0_MU_MISC_ENGINE_RING_0_TAIL 0x30080108
#define XPB_ILI0_MU_MISC_ENGINE_RING_1_BASE 0x30080110
#define XPB_ILI0_MU_MISC_ENGINE_RING_1_HEAD 0x30080114
#define XPB_ILI0_MU_MISC_ENGINE_RING_1_TAIL 0x30080118
#define XPB_ILI0_MU_MISC_ENGINE_RING_2_BASE 0x30080120
#define XPB_ILI0_MU_MISC_ENGINE_RING_2_HEAD 0x30080124
#define XPB_ILI0_MU_MISC_ENGINE_RING_2_TAIL 0x30080128
#define XPB_ILI0_MU_MISC_ENGINE_RING_3_BASE 0x30080130
#define XPB_ILI0_MU_MISC_ENGINE_RING_3_HEAD 0x30080134
#define XPB_ILI0_MU_MISC_ENGINE_RING_3_TAIL 0x30080138
#define XPB_ILI0_MU_MISC_ENGINE_RING_4_BASE 0x30080140
#define XPB_ILI0_MU_MISC_ENGINE_RING_4_HEAD 0x30080144
#define XPB_ILI0_MU_MISC_ENGINE_RING_4_TAIL 0x30080148
#define XPB_ILI0_MU_MISC_ENGINE_RING_5_BASE 0x30080150
#define XPB_ILI0_MU_MISC_ENGINE_RING_5_HEAD 0x30080154
#define XPB_ILI0_MU_MISC_ENGINE_RING_5_TAIL 0x30080158
#define XPB_ILI0_MU_MISC_ENGINE_RING_6_BASE 0x30080160
#define XPB_ILI0_MU_MISC_ENGINE_RING_6_HEAD 0x30080164
#define XPB_ILI0_MU_MISC_ENGINE_RING_6_TAIL 0x30080168
#define XPB_ILI0_MU_MISC_ENGINE_RING_7_BASE 0x30080170
#define XPB_ILI0_MU_MISC_ENGINE_RING_7_HEAD 0x30080174
#define XPB_ILI0_MU_MISC_ENGINE_RING_7_TAIL 0x30080178
#define XPB_ILI0_MU_MISC_ENGINE_RING_8_BASE 0x30080180
#define XPB_ILI0_MU_MISC_ENGINE_RING_8_HEAD 0x30080184
#define XPB_ILI0_MU_MISC_ENGINE_RING_8_TAIL 0x30080188
#define XPB_ILI0_MU_MISC_ENGINE_RING_9_BASE 0x30080190
#define XPB_ILI0_MU_MISC_ENGINE_RING_9_HEAD 0x30080194
#define XPB_ILI0_MU_MISC_ENGINE_RING_9_TAIL 0x30080198
#define XPB_ILI0_MU_MISC_ENGINE_RING_10_BASE 0x300801a0
#define XPB_ILI0_MU_MISC_ENGINE_RING_10_HEAD 0x300801a4
#define XPB_ILI0_MU_MISC_ENGINE_RING_10_TAIL 0x300801a8
#define XPB_ILI0_MU_MISC_ENGINE_RING_11_BASE 0x300801b0
#define XPB_ILI0_MU_MISC_ENGINE_RING_11_HEAD 0x300801b4
#define XPB_ILI0_MU_MISC_ENGINE_RING_11_TAIL 0x300801b8
#define XPB_ILI0_MU_MISC_ENGINE_RING_12_BASE 0x300801c0
#define XPB_ILI0_MU_MISC_ENGINE_RING_12_HEAD 0x300801c4
#define XPB_ILI0_MU_MISC_ENGINE_RING_12_TAIL 0x300801c8
#define XPB_ILI0_MU_MISC_ENGINE_RING_13_BASE 0x300801d0
#define XPB_ILI0_MU_MISC_ENGINE_RING_13_HEAD 0x300801d4
#define XPB_ILI0_MU_MISC_ENGINE_RING_13_TAIL 0x300801d8
#define XPB_ILI0_MU_MISC_ENGINE_RING_14_BASE 0x300801e0
#define XPB_ILI0_MU_MISC_ENGINE_RING_14_HEAD 0x300801e4
#define XPB_ILI0_MU_MISC_ENGINE_RING_14_TAIL 0x300801e8
#define XPB_ILI0_MU_MISC_ENGINE_RING_15_BASE 0x300801f0
#define XPB_ILI0_MU_MISC_ENGINE_RING_15_HEAD 0x300801f4
#define XPB_ILI0_MU_MISC_ENGINE_RING_15_TAIL 0x300801f8
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x300a0000
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x300a0004
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x300a0008
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x300a000c
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x300a0010
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x300a0014
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x300a0018
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x300a001c
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x300a0020
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x300a0024
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x300a0028
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x300a002c
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x300a0030
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x300a0034
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x300a0038
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x300a003c
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x300a0040
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x300a0044
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x300a0048
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x300a004c
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x300a0050
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x300a0054
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x300a0058
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x300a005c
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x300a0060
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x300a0064
#define XPB_ILI0_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x300a0068
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x300b0000
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x300b0008
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x300b0010
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x300b0018
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x300b0028
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x300b002c
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x300b0030
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x300b0038
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x300b003c
#define XPB_ILI0_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x300b0040
#define XPB_ILI0_ASSERTIONS_ASSERTIONSCONFIG 0x300b0044
#define XPB_ILI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x300b0048
#define XPB_ILI0_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x300b004c
#define XPB_ILI0_DSF_CPP_CONFIG_DSFCPPCONFIG 0x300b0050
#define XPB_ILI0_DSF_CPP_CONFIG_DSFCPPACTION 0x300b0054
#define XPB_ILI0_PERIPHERAL_TRNG_ASYNCRING 0x300c0000
#define XPB_ILI0_PERIPHERAL_TRNG_ASYNCTEST 0x300c0004
#define XPB_ILI0_PERIPHERAL_TRNG_ASYNCCONFIG 0x300c0010
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x300f0000
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x300f0008
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x300f0010
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x300f0014
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x300f0018
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x300f001c
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x300f0020
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x300f0024
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x300f0028
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x300f002c
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x300f0040
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x300f0044
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x300f0048
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x300f004c
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x300f0050
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x300f0054
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x300f0058
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x300f005c
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x300f0060
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x300f0064
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x300f0068
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x300f006c
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x300f0070
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x300f0074
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x300f0078
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x300f007c
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x300f0080
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x300f0084
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x300f0088
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x300f008c
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x300f0090
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x300f0094
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x300f0098
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x300f009c
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x300f00a0
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x300f00a4
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x300f00a8
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x300f00ac
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x300f00b0
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x300f00b4
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x300f00b8
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x300f00bc
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x300f00c0
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x300f00c4
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x300f00c8
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x300f00cc
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x300f00d0
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x300f00d4
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x300f00d8
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x300f00dc
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x300f00e0
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x300f00e4
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x300f00e8
#define XPB_ILI0_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x300f00ec
#define XPB_ILI0_ILA_CSR_ILACTRLCFG 0x30100000
#define XPB_ILI0_ILA_CSR_ILASPARE 0x30100004
#define XPB_ILI0_ILA_CSR_ILARXCHTIMEOUTINTVL 0x3010000c
#define XPB_ILI0_ILA_CSR_ILARXTCAMHDRMASK 0x30100018
#define XPB_ILI0_ILA_CSR_ILATXBYTECNTHI 0x3010001c
#define XPB_ILI0_ILA_CSR_ILATXBYTECNTLO 0x30100020
#define XPB_ILI0_ILA_CSR_ILATXPKTCNTHI 0x30100024
#define XPB_ILI0_ILA_CSR_ILATXPKTCNTLO 0x30100028
#define XPB_ILI0_ILA_CSR_ILARXBYTECNTHI 0x3010002c
#define XPB_ILI0_ILA_CSR_ILARXBYTECNTLO 0x30100030
#define XPB_ILI0_ILA_CSR_ILARXPKTCNTHI 0x30100034
#define XPB_ILI0_ILA_CSR_ILARXPKTCNTLO 0x30100038
#define XPB_ILI0_ILA_CSR_ILARXERRBYTECNTHI 0x3010003c
#define XPB_ILI0_ILA_CSR_ILARXERRBYTECNTLO 0x30100040
#define XPB_ILI0_ILA_CSR_ILARXERRPKTCNTHI 0x30100044
#define XPB_ILI0_ILA_CSR_ILARXERRPKTCNTLO 0x30100048
#define XPB_ILI0_ILA_CSR_ILARETDESCSTAT 0x3010004c
#define XPB_ILI0_ILA_CSR_ILAERRSTAT 0x30100050
#define XPB_ILI0_ILA_CSR_ILAERRMASK 0x30100054
#define XPB_ILI0_ILA_CSR_ILARXTCAMERRCODEHI 0x30100058
#define XPB_ILI0_ILA_CSR_ILARXTCAMERRCODELO 0x3010005c
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_STATUS 0x30110000
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_INTSTATUSLOW 0x30110008
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_INTSTATUSMID 0x30110010
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_INTSTATUSHIGH 0x30110018
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_STATUSEVENTCONFIG0 0x30110028
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_STATUSEVENTCONFIG1 0x3011002c
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_EVENTOUT 0x30110030
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_CAPTURETIMERSTATUS 0x30110038
#define XPB_ILI0_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_CAPTURETIMERVALUE 0x3011003c
#define XPB_ILI0_PERF_MUX_CONFIG_SHARED_MEM_PERFORMANCEANALYZERCONTROL 0x30110040
#define XPB_ILI0_ASSERTIONS_SHARED_MEM_ASSERTIONSCONFIG 0x30110044
#define XPB_ILI0_CREDIT_TRACKER_CONFIG_SHARED_MEM_CREDITTHROTTLECONFIG 0x30110048
#define XPB_ILI0_CREDIT_TRACKER_CONFIG_SHARED_MEM_CREDITTHROTTLEACTION 0x3011004c
#define XPB_ILI0_DSF_CPP_CONFIG_SHARED_MEM_DSFCPPCONFIG 0x30110050
#define XPB_ILI0_DSF_CPP_CONFIG_SHARED_MEM_DSFCPPACTION 0x30110054
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEMEMCONFIG 0x31070000
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEWQCONFIG 0x31070004
#define XPB_ILI1_MU_PACKET_ENGINE_MUPECREDITS0 0x31070008
#define XPB_ILI1_MU_PACKET_ENGINE_MUPECREDITS1 0x3107000c
#define XPB_ILI1_MU_PACKET_ENGINE_MUPECREDITS2 0x31070010
#define XPB_ILI1_MU_PACKET_ENGINE_MUPECREDITS3 0x31070014
#define XPB_ILI1_MU_PACKET_ENGINE_MUPELBCONFIG 0x31070020
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEMSTRCMDSWCL 0x31070040
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL0 0x31070044
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEMSTRPULLDATASWCL1 0x31070048
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL0 0x3107004c
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEPENDINGREADFIFODATASWCL1 0x31070050
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL0 0x31070054
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEREADDATAFIFODATASWCL1 0x31070058
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL0 0x3107005c
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEDCPFREEREQUESTFIFOSWCL1 0x31070060
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEPPCREQUESTFIFOSWCL 0x31070064
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEACTIVEPACKETCOUNT 0x31070400
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEPEAKPACKETCOUNT 0x31070404
#define XPB_ILI1_MU_PACKET_ENGINE_MUPECONFIG 0x31070800
#define XPB_ILI1_MU_PACKET_ENGINE_MUPEACTION 0x31070804
#define XPB_ILI1_MU_PACKET_ENGINE_MUPETHROTTLEMASK0 0x31070808
#define XPB_ILI1_MU_PACKET_ENGINE_MUPETHROTTLEMASK1 0x3107080c
#define XPB_ILI1_MU_MISC_ENGINE_XPBERRCONFIG 0x31080000
#define XPB_ILI1_MU_MISC_ENGINE_XPBTOERRSTAT 0x31080004
#define XPB_ILI1_MU_MISC_ENGINE_XPBWRERRSTAT 0x31080008
#define XPB_ILI1_MU_MISC_ENGINE_SWCREDITLIMIT 0x3108000c
#define XPB_ILI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLE 0x31080010
#define XPB_ILI1_MU_MISC_ENGINE_RING_0_BASE 0x31080100
#define XPB_ILI1_MU_MISC_ENGINE_RING_0_HEAD 0x31080104
#define XPB_ILI1_MU_MISC_ENGINE_RING_0_TAIL 0x31080108
#define XPB_ILI1_MU_MISC_ENGINE_RING_1_BASE 0x31080110
#define XPB_ILI1_MU_MISC_ENGINE_RING_1_HEAD 0x31080114
#define XPB_ILI1_MU_MISC_ENGINE_RING_1_TAIL 0x31080118
#define XPB_ILI1_MU_MISC_ENGINE_RING_2_BASE 0x31080120
#define XPB_ILI1_MU_MISC_ENGINE_RING_2_HEAD 0x31080124
#define XPB_ILI1_MU_MISC_ENGINE_RING_2_TAIL 0x31080128
#define XPB_ILI1_MU_MISC_ENGINE_RING_3_BASE 0x31080130
#define XPB_ILI1_MU_MISC_ENGINE_RING_3_HEAD 0x31080134
#define XPB_ILI1_MU_MISC_ENGINE_RING_3_TAIL 0x31080138
#define XPB_ILI1_MU_MISC_ENGINE_RING_4_BASE 0x31080140
#define XPB_ILI1_MU_MISC_ENGINE_RING_4_HEAD 0x31080144
#define XPB_ILI1_MU_MISC_ENGINE_RING_4_TAIL 0x31080148
#define XPB_ILI1_MU_MISC_ENGINE_RING_5_BASE 0x31080150
#define XPB_ILI1_MU_MISC_ENGINE_RING_5_HEAD 0x31080154
#define XPB_ILI1_MU_MISC_ENGINE_RING_5_TAIL 0x31080158
#define XPB_ILI1_MU_MISC_ENGINE_RING_6_BASE 0x31080160
#define XPB_ILI1_MU_MISC_ENGINE_RING_6_HEAD 0x31080164
#define XPB_ILI1_MU_MISC_ENGINE_RING_6_TAIL 0x31080168
#define XPB_ILI1_MU_MISC_ENGINE_RING_7_BASE 0x31080170
#define XPB_ILI1_MU_MISC_ENGINE_RING_7_HEAD 0x31080174
#define XPB_ILI1_MU_MISC_ENGINE_RING_7_TAIL 0x31080178
#define XPB_ILI1_MU_MISC_ENGINE_RING_8_BASE 0x31080180
#define XPB_ILI1_MU_MISC_ENGINE_RING_8_HEAD 0x31080184
#define XPB_ILI1_MU_MISC_ENGINE_RING_8_TAIL 0x31080188
#define XPB_ILI1_MU_MISC_ENGINE_RING_9_BASE 0x31080190
#define XPB_ILI1_MU_MISC_ENGINE_RING_9_HEAD 0x31080194
#define XPB_ILI1_MU_MISC_ENGINE_RING_9_TAIL 0x31080198
#define XPB_ILI1_MU_MISC_ENGINE_RING_10_BASE 0x310801a0
#define XPB_ILI1_MU_MISC_ENGINE_RING_10_HEAD 0x310801a4
#define XPB_ILI1_MU_MISC_ENGINE_RING_10_TAIL 0x310801a8
#define XPB_ILI1_MU_MISC_ENGINE_RING_11_BASE 0x310801b0
#define XPB_ILI1_MU_MISC_ENGINE_RING_11_HEAD 0x310801b4
#define XPB_ILI1_MU_MISC_ENGINE_RING_11_TAIL 0x310801b8
#define XPB_ILI1_MU_MISC_ENGINE_RING_12_BASE 0x310801c0
#define XPB_ILI1_MU_MISC_ENGINE_RING_12_HEAD 0x310801c4
#define XPB_ILI1_MU_MISC_ENGINE_RING_12_TAIL 0x310801c8
#define XPB_ILI1_MU_MISC_ENGINE_RING_13_BASE 0x310801d0
#define XPB_ILI1_MU_MISC_ENGINE_RING_13_HEAD 0x310801d4
#define XPB_ILI1_MU_MISC_ENGINE_RING_13_TAIL 0x310801d8
#define XPB_ILI1_MU_MISC_ENGINE_RING_14_BASE 0x310801e0
#define XPB_ILI1_MU_MISC_ENGINE_RING_14_HEAD 0x310801e4
#define XPB_ILI1_MU_MISC_ENGINE_RING_14_TAIL 0x310801e8
#define XPB_ILI1_MU_MISC_ENGINE_RING_15_BASE 0x310801f0
#define XPB_ILI1_MU_MISC_ENGINE_RING_15_HEAD 0x310801f4
#define XPB_ILI1_MU_MISC_ENGINE_RING_15_TAIL 0x310801f8
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET0ADDRESSMODECFG 0x310a0000
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET1ADDRESSMODECFG 0x310a0004
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET2ADDRESSMODECFG 0x310a0008
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET3ADDRESSMODECFG 0x310a000c
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET4ADDRESSMODECFG 0x310a0010
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET5ADDRESSMODECFG 0x310a0014
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET6ADDRESSMODECFG 0x310a0018
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET7ADDRESSMODECFG 0x310a001c
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET8ADDRESSMODECFG 0x310a0020
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET9ADDRESSMODECFG 0x310a0024
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET10ADDRESSMODECFG 0x310a0028
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET11ADDRESSMODECFG 0x310a002c
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET12ADDRESSMODECFG 0x310a0030
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET13ADDRESSMODECFG 0x310a0034
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET14ADDRESSMODECFG 0x310a0038
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_TARGET15ADDRESSMODECFG 0x310a003c
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_ISLANDCONFIGURATIONCLASSA 0x310a0040
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_IMBSMPUSHBUSCFG 0x310a0044
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_IMBPULLDABUSCFG 0x310a0048
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_IMBCMDARBITRATIONCFG 0x310a004c
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_IMBISLANDIDCFG 0x310a0050
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_CMDCREDITTRACKERS 0x310a0054
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_DSFDATACREDITTRACKERS 0x310a0058
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_PUSHMSTCREDITTRACKERS 0x310a005c
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_DSFPULLIDCREDITTRACKERS 0x310a0060
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_PULLIDMSTCREDITTRACKERS 0x310a0064
#define XPB_ILI1_ISLAND_MASTER_BRIDGE_PULLDATGTCREDITTRACKERS 0x310a0068
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_STATUS 0x310b0000
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSLOW 0x310b0008
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSMID 0x310b0010
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_INTSTATUSHIGH 0x310b0018
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG0 0x310b0028
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_STATUSEVENTCONFIG1 0x310b002c
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_EVENTOUT 0x310b0030
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERSTATUS 0x310b0038
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_CAPTURETIMERVALUE 0x310b003c
#define XPB_ILI1_PERF_MUX_CONFIG_PERFORMANCEANALYZERCONTROL 0x310b0040
#define XPB_ILI1_ASSERTIONS_ASSERTIONSCONFIG 0x310b0044
#define XPB_ILI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLECONFIG 0x310b0048
#define XPB_ILI1_CREDIT_TRACKER_CONFIG_CREDITTHROTTLEACTION 0x310b004c
#define XPB_ILI1_DSF_CPP_CONFIG_DSFCPPCONFIG 0x310b0050
#define XPB_ILI1_DSF_CPP_CONFIG_DSFCPPACTION 0x310b0054
#define XPB_ILI1_PERIPHERAL_TRNG_ASYNCRING 0x310c0000
#define XPB_ILI1_PERIPHERAL_TRNG_ASYNCTEST 0x310c0004
#define XPB_ILI1_PERIPHERAL_TRNG_ASYNCCONFIG 0x310c0010
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_CONFIGURATION 0x310f0000
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TIMER 0x310f0008
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_FIFOCONTROL 0x310f0010
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_FIFODATA 0x310f0014
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMSTATUS 0x310f0018
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERFSMCONTROL 0x310f001c
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER0 0x310f0020
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERRESTARTCOUNTER1 0x310f0024
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER0 0x310f0028
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERCOUNTER1 0x310f002c
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE0 0x310f0040
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE1 0x310f0044
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE2 0x310f0048
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE3 0x310f004c
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE4 0x310f0050
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE5 0x310f0054
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE6 0x310f0058
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE7 0x310f005c
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE8 0x310f0060
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE9 0x310f0064
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE10 0x310f0068
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE11 0x310f006c
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE12 0x310f0070
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE13 0x310f0074
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE14 0x310f0078
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_MASKCOMPARE15 0x310f007c
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG0 0x310f0080
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE0CONFIG1 0x310f0084
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG0 0x310f0088
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE1CONFIG1 0x310f008c
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG0 0x310f0090
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE2CONFIG1 0x310f0094
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG0 0x310f0098
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE3CONFIG1 0x310f009c
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG0 0x310f00a0
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE4CONFIG1 0x310f00a4
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG0 0x310f00a8
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE5CONFIG1 0x310f00ac
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG0 0x310f00b0
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE6CONFIG1 0x310f00b4
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG0 0x310f00b8
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_TRIGGERSTATE7CONFIG1 0x310f00bc
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE0 0x310f00c0
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE1 0x310f00c4
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE2 0x310f00c8
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE3 0x310f00cc
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE4 0x310f00d0
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE5 0x310f00d4
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE6 0x310f00d8
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_CAPTURE7 0x310f00dc
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER0 0x310f00e0
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER1 0x310f00e4
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER2 0x310f00e8
#define XPB_ILI1_PERIPHERAL_PERFORMANCE_ANALYZER_PERFORMANCECOUNTER3 0x310f00ec
#define XPB_ILI1_ILA_CSR_ILACTRLCFG 0x31100000
#define XPB_ILI1_ILA_CSR_ILASPARE 0x31100004
#define XPB_ILI1_ILA_CSR_ILARXCHTIMEOUTINTVL 0x3110000c
#define XPB_ILI1_ILA_CSR_ILARXTCAMHDRMASK 0x31100018
#define XPB_ILI1_ILA_CSR_ILATXBYTECNTHI 0x3110001c
#define XPB_ILI1_ILA_CSR_ILATXBYTECNTLO 0x31100020
#define XPB_ILI1_ILA_CSR_ILATXPKTCNTHI 0x31100024
#define XPB_ILI1_ILA_CSR_ILATXPKTCNTLO 0x31100028
#define XPB_ILI1_ILA_CSR_ILARXBYTECNTHI 0x3110002c
#define XPB_ILI1_ILA_CSR_ILARXBYTECNTLO 0x31100030
#define XPB_ILI1_ILA_CSR_ILARXPKTCNTHI 0x31100034
#define XPB_ILI1_ILA_CSR_ILARXPKTCNTLO 0x31100038
#define XPB_ILI1_ILA_CSR_ILARXERRBYTECNTHI 0x3110003c
#define XPB_ILI1_ILA_CSR_ILARXERRBYTECNTLO 0x31100040
#define XPB_ILI1_ILA_CSR_ILARXERRPKTCNTHI 0x31100044
#define XPB_ILI1_ILA_CSR_ILARXERRPKTCNTLO 0x31100048
#define XPB_ILI1_ILA_CSR_ILARETDESCSTAT 0x3110004c
#define XPB_ILI1_ILA_CSR_ILAERRSTAT 0x31100050
#define XPB_ILI1_ILA_CSR_ILAERRMASK 0x31100054
#define XPB_ILI1_ILA_CSR_ILARXTCAMERRCODEHI 0x31100058
#define XPB_ILI1_ILA_CSR_ILARXTCAMERRCODELO 0x3110005c
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_STATUS 0x31110000
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_INTSTATUSLOW 0x31110008
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_INTSTATUSMID 0x31110010
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_INTSTATUSHIGH 0x31110018
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_STATUSEVENTCONFIG0 0x31110028
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_STATUSEVENTCONFIG1 0x3111002c
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_EVENTOUT 0x31110030
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_CAPTURETIMERSTATUS 0x31110038
#define XPB_ILI1_PERIPHERAL_INTERRUPT_MANAGER_SHARED_MEM_CAPTURETIMERVALUE 0x3111003c
#define XPB_ILI1_PERF_MUX_CONFIG_SHARED_MEM_PERFORMANCEANALYZERCONTROL 0x31110040
#define XPB_ILI1_ASSERTIONS_SHARED_MEM_ASSERTIONSCONFIG 0x31110044
#define XPB_ILI1_CREDIT_TRACKER_CONFIG_SHARED_MEM_CREDITTHROTTLECONFIG 0x31110048
#define XPB_ILI1_CREDIT_TRACKER_CONFIG_SHARED_MEM_CREDITTHROTTLEACTION 0x3111004c
#define XPB_ILI1_DSF_CPP_CONFIG_SHARED_MEM_DSFCPPCONFIG 0x31110050
#define XPB_ILI1_DSF_CPP_CONFIG_SHARED_MEM_DSFCPPACTION 0x31110054

#endif
