#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Jun 14 06:26:19 2019
# Process ID: 9240
# Log file: C:/Users/yizii/Desktop/SOC/lab11/vivado.log
# Journal file: C:/Users/yizii/Desktop/SOC/lab11\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yizii/Desktop/SOC/lab11/lab11.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yizii/Desktop/SOC/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/ADI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/XLInux/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 711.793 ; gain = 166.914
remove_files C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/ip/system_LEDs_4Bits_1/system_LEDs_4Bits_1.upgrade_log
open_bd_design {C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- Digilent:digilent:axi_dispctrl:1.0 - axi_dispctrl_0
Adding component instance block -- Digilent:digilent:axi_dispctrl:1.0 - axi_dispctrl_1
Adding component instance block -- analogdeviceinc.com:adi:axi_i2s_adi:1.0 - axi_i2s_adi_1
Adding component instance block -- digilentinc.com:digilent:hdmi_tx:1.0 - hdmi_tx_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - BTNs_4Bits
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - SWs_4Bits
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - ground
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - vdd
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:user:led_ip:1.0 - led_ip_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 791.191 ; gain = 66.082
validate_bd_design -force
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_0/s_axi_aresetn (associated clock /axi_dispctrl_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_0/s_axis_mm2s_aresetn (associated clock /axi_dispctrl_0/s_axis_mm2s_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dispctrl_0/PXL_CLK_O.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_1/s_axi_aresetn (associated clock /axi_dispctrl_1/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_1/s_axis_mm2s_aresetn (associated clock /axi_dispctrl_1/s_axis_mm2s_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dispctrl_1/PXL_CLK_O.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_i2s_adi_1/S_AXI_ARESETN (associated clock /axi_i2s_adi_1/S_AXI_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /BTNs_4Bits/s_axi_aresetn (associated clock /BTNs_4Bits/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /SWs_4Bits/s_axi_aresetn (associated clock /SWs_4Bits/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/S00_ARESETN (associated clock /axi_mem_intercon/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/S01_ARESETN (associated clock /axi_mem_intercon/S01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/M00_ARESETN (associated clock /axi_mem_intercon/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_protocol_converter_0/aresetn (associated clock /axi_protocol_converter_0/aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_vdma_0/axi_resetn (associated clock /axi_vdma_0/s_axi_lite_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_vdma_1/axi_resetn (associated clock /axi_vdma_1/s_axi_lite_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/S00_ARESETN (associated clock /processing_system7_0_axi_periph/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M00_ARESETN (associated clock /processing_system7_0_axi_periph/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M01_ARESETN (associated clock /processing_system7_0_axi_periph/M01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M02_ARESETN (associated clock /processing_system7_0_axi_periph/M02_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M03_ARESETN (associated clock /processing_system7_0_axi_periph/M03_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M04_ARESETN (associated clock /processing_system7_0_axi_periph/M04_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M05_ARESETN (associated clock /processing_system7_0_axi_periph/M05_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M06_ARESETN (associated clock /processing_system7_0_axi_periph/M06_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M07_ARESETN (associated clock /processing_system7_0_axi_periph/M07_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /led_ip_0/s00_axi_aresetn (associated clock /led_ip_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 864.453 ; gain = 59.363
save_bd_design
Wrote  : <C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/system.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_BTNs_4Bits_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_BTNs_4Bits_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTNs_4Bits .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_SWs_4Bits_2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_SWs_4Bits_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SWs_4Bits .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_dispctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dispctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_dispctrl_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dispctrl_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_i2s_adi_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_i2s_adi_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_protocol_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_vdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_vdma_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_ground_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ground .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_hdmi_tx_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tx_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_vdd_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdd .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xlconstant_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_led_ip_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/m00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m01_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/m01_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m02_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/m02_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m03_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/m03_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m04_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/m04_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m05_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/m05_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m06_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m06_couplers/m06_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m07_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m07_couplers/m07_regslice .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_BTNs_4Bits_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_BTNs_4Bits_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_BTNs_4Bits_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTNs_4Bits .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_SWs_4Bits_2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_SWs_4Bits_2'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'system_SWs_4Bits_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block SWs_4Bits .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_dispctrl_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dispctrl_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_dispctrl_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dispctrl_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_i2s_adi_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_i2s_adi_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_protocol_converter_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_vdma_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_axi_vdma_1_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_ground_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ground .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_hdmi_tx_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tx_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_vdd_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdd .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xlconstant_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_xbar_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_led_ip_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_m00_regslice_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/m00_regslice .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_m01_regslice_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/m01_regslice .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_m02_regslice_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/m02_regslice .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_m03_regslice_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/m03_regslice .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_m04_regslice_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/m04_regslice .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_m05_regslice_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/m05_regslice .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_m06_regslice_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m06_couplers/m06_regslice .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_m07_regslice_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m07_couplers/m07_regslice .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'system_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hdl/system.hwdef
[Fri Jun 14 06:29:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab11/lab11.runs/synth_1/runme.log
[Fri Jun 14 06:29:06 2019] Launched impl_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab11/lab11.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 994.684 ; gain = 88.938
open_bd_design {C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_0/s_axi_aresetn (associated clock /axi_dispctrl_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_0/s_axis_mm2s_aresetn (associated clock /axi_dispctrl_0/s_axis_mm2s_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dispctrl_0/PXL_CLK_O.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_1/s_axi_aresetn (associated clock /axi_dispctrl_1/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_1/s_axis_mm2s_aresetn (associated clock /axi_dispctrl_1/s_axis_mm2s_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dispctrl_1/PXL_CLK_O.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_i2s_adi_1/S_AXI_ARESETN (associated clock /axi_i2s_adi_1/S_AXI_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /BTNs_4Bits/s_axi_aresetn (associated clock /BTNs_4Bits/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /SWs_4Bits/s_axi_aresetn (associated clock /SWs_4Bits/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/S00_ARESETN (associated clock /axi_mem_intercon/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/S01_ARESETN (associated clock /axi_mem_intercon/S01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/M00_ARESETN (associated clock /axi_mem_intercon/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_protocol_converter_0/aresetn (associated clock /axi_protocol_converter_0/aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_vdma_0/axi_resetn (associated clock /axi_vdma_0/s_axi_lite_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_vdma_1/axi_resetn (associated clock /axi_vdma_1/s_axi_lite_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/S00_ARESETN (associated clock /processing_system7_0_axi_periph/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M00_ARESETN (associated clock /processing_system7_0_axi_periph/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M01_ARESETN (associated clock /processing_system7_0_axi_periph/M01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M02_ARESETN (associated clock /processing_system7_0_axi_periph/M02_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M03_ARESETN (associated clock /processing_system7_0_axi_periph/M03_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M04_ARESETN (associated clock /processing_system7_0_axi_periph/M04_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M05_ARESETN (associated clock /processing_system7_0_axi_periph/M05_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M06_ARESETN (associated clock /processing_system7_0_axi_periph/M06_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M07_ARESETN (associated clock /processing_system7_0_axi_periph/M07_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /led_ip_0/s00_axi_aresetn (associated clock /led_ip_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1046.059 ; gain = 19.219
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yizii/Desktop/SOC/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/ADI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent'.
set_property  ip_repo_paths  {c:/Users/yizii/Desktop/SOC/ip_repo c:/xup/zybo_base_system/source/vivado/hw/lib/ADI {C:/Users/yizii/Desktop/zybo_base_system (1)/zybo_base_system/source/vivado/hw/lib} c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yizii/Desktop/SOC/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/ADI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yizii/Desktop/zybo_base_system (1)/zybo_base_system/source/vivado/hw/lib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'analogdeviceinc.com:adi:axi_i2s_adi:1.0'. The one found in IP location 'c:/xup/zybo_base_system/source/vivado/hw/lib/ADI/axi_i2s_adi_1.0' will take precedence over the same IP in location c:/Users/yizii/Desktop/zybo_base_system (1)/zybo_base_system/source/vivado/hw/lib/ADI/axi_i2s_adi_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Digilent:digilent:axi_dispctrl:1.0'. The one found in IP location 'c:/Users/yizii/Desktop/zybo_base_system (1)/zybo_base_system/source/vivado/hw/lib/Digilent/axi_dispctrl_1.0' will take precedence over the same IP in location c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent/axi_dispctrl_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:digilent:hdmi_tx:1.0'. The one found in IP location 'c:/Users/yizii/Desktop/zybo_base_system (1)/zybo_base_system/source/vivado/hw/lib/Digilent/hdmi_tx_1.0' will take precedence over the same IP in location c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent/hdmi_tx_1.0
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yizii/Desktop/SOC/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/ADI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yizii/Desktop/zybo_base_system (1)/zybo_base_system/source/vivado/hw/lib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'analogdeviceinc.com:adi:axi_i2s_adi:1.0'. The one found in IP location 'c:/xup/zybo_base_system/source/vivado/hw/lib/ADI/axi_i2s_adi_1.0' will take precedence over the same IP in location c:/Users/yizii/Desktop/zybo_base_system (1)/zybo_base_system/source/vivado/hw/lib/ADI/axi_i2s_adi_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Digilent:digilent:axi_dispctrl:1.0'. The one found in IP location 'c:/Users/yizii/Desktop/zybo_base_system (1)/zybo_base_system/source/vivado/hw/lib/Digilent/axi_dispctrl_1.0' will take precedence over the same IP in location c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent/axi_dispctrl_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:digilent:hdmi_tx:1.0'. The one found in IP location 'c:/Users/yizii/Desktop/zybo_base_system (1)/zybo_base_system/source/vivado/hw/lib/Digilent/hdmi_tx_1.0' will take precedence over the same IP in location c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent/hdmi_tx_1.0
set_property  ip_repo_paths  {c:/Users/yizii/Desktop/SOC/ip_repo c:/xup/zybo_base_system/source/vivado/hw/lib/ADI c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yizii/Desktop/SOC/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/ADI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent'.
set_property  ip_repo_paths  {c:/Users/yizii/Desktop/SOC/ip_repo c:/xup/zybo_base_system/source/vivado/hw/lib/ADI c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent C:/xup/zybo_base_system/source/vivado/hw/lib} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yizii/Desktop/SOC/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/ADI'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib'.
set_property  ip_repo_paths  {c:/Users/yizii/Desktop/SOC/ip_repo c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent c:/xup/zybo_base_system/source/vivado/hw/lib} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yizii/Desktop/SOC/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xup/zybo_base_system/source/vivado/hw/lib/Digilent'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib'.
set_property  ip_repo_paths  {c:/Users/yizii/Desktop/SOC/ip_repo c:/xup/zybo_base_system/source/vivado/hw/lib} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yizii/Desktop/SOC/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib'.
open_bd_design {C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_0/s_axi_aresetn (associated clock /axi_dispctrl_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_0/s_axis_mm2s_aresetn (associated clock /axi_dispctrl_0/s_axis_mm2s_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dispctrl_0/PXL_CLK_O.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_1/s_axi_aresetn (associated clock /axi_dispctrl_1/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_1/s_axis_mm2s_aresetn (associated clock /axi_dispctrl_1/s_axis_mm2s_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dispctrl_1/PXL_CLK_O.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_i2s_adi_1/S_AXI_ARESETN (associated clock /axi_i2s_adi_1/S_AXI_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /BTNs_4Bits/s_axi_aresetn (associated clock /BTNs_4Bits/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /SWs_4Bits/s_axi_aresetn (associated clock /SWs_4Bits/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/S00_ARESETN (associated clock /axi_mem_intercon/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/S01_ARESETN (associated clock /axi_mem_intercon/S01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/M00_ARESETN (associated clock /axi_mem_intercon/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_protocol_converter_0/aresetn (associated clock /axi_protocol_converter_0/aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_vdma_0/axi_resetn (associated clock /axi_vdma_0/s_axi_lite_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_vdma_1/axi_resetn (associated clock /axi_vdma_1/s_axi_lite_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/S00_ARESETN (associated clock /processing_system7_0_axi_periph/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M00_ARESETN (associated clock /processing_system7_0_axi_periph/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M01_ARESETN (associated clock /processing_system7_0_axi_periph/M01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M02_ARESETN (associated clock /processing_system7_0_axi_periph/M02_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M03_ARESETN (associated clock /processing_system7_0_axi_periph/M03_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M04_ARESETN (associated clock /processing_system7_0_axi_periph/M04_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M05_ARESETN (associated clock /processing_system7_0_axi_periph/M05_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M06_ARESETN (associated clock /processing_system7_0_axi_periph/M06_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M07_ARESETN (associated clock /processing_system7_0_axi_periph/M07_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /led_ip_0/s00_axi_aresetn (associated clock /led_ip_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1055.996 ; gain = 0.000
validate_bd_design -force
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_0/s_axi_aresetn (associated clock /axi_dispctrl_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_0/s_axis_mm2s_aresetn (associated clock /axi_dispctrl_0/s_axis_mm2s_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dispctrl_0/PXL_CLK_O.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_1/s_axi_aresetn (associated clock /axi_dispctrl_1/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_1/s_axis_mm2s_aresetn (associated clock /axi_dispctrl_1/s_axis_mm2s_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dispctrl_1/PXL_CLK_O.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_i2s_adi_1/S_AXI_ARESETN (associated clock /axi_i2s_adi_1/S_AXI_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /BTNs_4Bits/s_axi_aresetn (associated clock /BTNs_4Bits/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /SWs_4Bits/s_axi_aresetn (associated clock /SWs_4Bits/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/S00_ARESETN (associated clock /axi_mem_intercon/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/S01_ARESETN (associated clock /axi_mem_intercon/S01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/M00_ARESETN (associated clock /axi_mem_intercon/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_protocol_converter_0/aresetn (associated clock /axi_protocol_converter_0/aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_vdma_0/axi_resetn (associated clock /axi_vdma_0/s_axi_lite_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_vdma_1/axi_resetn (associated clock /axi_vdma_1/s_axi_lite_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/S00_ARESETN (associated clock /processing_system7_0_axi_periph/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M00_ARESETN (associated clock /processing_system7_0_axi_periph/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M01_ARESETN (associated clock /processing_system7_0_axi_periph/M01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M02_ARESETN (associated clock /processing_system7_0_axi_periph/M02_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M03_ARESETN (associated clock /processing_system7_0_axi_periph/M03_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M04_ARESETN (associated clock /processing_system7_0_axi_periph/M04_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M05_ARESETN (associated clock /processing_system7_0_axi_periph/M05_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M06_ARESETN (associated clock /processing_system7_0_axi_periph/M06_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M07_ARESETN (associated clock /processing_system7_0_axi_periph/M07_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /led_ip_0/s00_axi_aresetn (associated clock /led_ip_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1063.520 ; gain = 0.000
update_ip_catalog -rebuild -repo_path c:/xup/zybo_base_system/source/vivado/hw/lib
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/xup/zybo_base_system/source/vivado/hw/lib'
validate_bd_design -force
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_0/s_axi_aresetn (associated clock /axi_dispctrl_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_0/s_axis_mm2s_aresetn (associated clock /axi_dispctrl_0/s_axis_mm2s_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dispctrl_0/PXL_CLK_O.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_1/s_axi_aresetn (associated clock /axi_dispctrl_1/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_dispctrl_1/s_axis_mm2s_aresetn (associated clock /axi_dispctrl_1/s_axis_mm2s_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axi_dispctrl_1/PXL_CLK_O.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_i2s_adi_1/S_AXI_ARESETN (associated clock /axi_i2s_adi_1/S_AXI_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /BTNs_4Bits/s_axi_aresetn (associated clock /BTNs_4Bits/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /SWs_4Bits/s_axi_aresetn (associated clock /SWs_4Bits/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/S00_ARESETN (associated clock /axi_mem_intercon/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/S01_ARESETN (associated clock /axi_mem_intercon/S01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_mem_intercon/M00_ARESETN (associated clock /axi_mem_intercon/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_protocol_converter_0/aresetn (associated clock /axi_protocol_converter_0/aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_vdma_0/axi_resetn (associated clock /axi_vdma_0/s_axi_lite_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi_vdma_1/axi_resetn (associated clock /axi_vdma_1/s_axi_lite_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/S00_ARESETN (associated clock /processing_system7_0_axi_periph/S00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M00_ARESETN (associated clock /processing_system7_0_axi_periph/M00_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M01_ARESETN (associated clock /processing_system7_0_axi_periph/M01_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M02_ARESETN (associated clock /processing_system7_0_axi_periph/M02_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M03_ARESETN (associated clock /processing_system7_0_axi_periph/M03_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M04_ARESETN (associated clock /processing_system7_0_axi_periph/M04_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M05_ARESETN (associated clock /processing_system7_0_axi_periph/M05_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M06_ARESETN (associated clock /processing_system7_0_axi_periph/M06_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /processing_system7_0_axi_periph/M07_ARESETN (associated clock /processing_system7_0_axi_periph/M07_ACLK) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /led_ip_0/s00_axi_aresetn (associated clock /led_ip_0/s00_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET1_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.2-16] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1147.574 ; gain = 0.922
generate_target all [get_files  C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(1) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(1) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_BTNs_4Bits_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_BTNs_4Bits_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_BTNs_4Bits_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_BTNs_4Bits_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block BTNs_4Bits .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_SWs_4Bits_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_SWs_4Bits_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_SWs_4Bits_2' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_SWs_4Bits_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block SWs_4Bits .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_dispctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_dispctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'system_axi_dispctrl_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dispctrl_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_dispctrl_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_dispctrl_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'system_axi_dispctrl_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dispctrl_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_i2s_adi_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_i2s_adi_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_axi_i2s_adi_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'system_axi_i2s_adi_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_i2s_adi_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_protocol_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_protocol_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_protocol_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_vdma_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_vdma_1_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_vdma_1_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_ground_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_ground_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_ground_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ground .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_hdmi_tx_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_hdmi_tx_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'system_hdmi_tx_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hdmi_tx_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_vdd_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_vdd_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_vdd_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdd .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xlconstant_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_led_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_led_ip_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'system_led_ip_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_m00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_m00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_m00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m00_couplers/m00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_m01_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m01_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_m01_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_m01_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/m01_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_m02_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m02_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_m02_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_m02_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m02_couplers/m02_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_m03_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m03_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_m03_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_m03_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m03_couplers/m03_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_m04_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m04_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_m04_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_m04_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m04_couplers/m04_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_m05_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m05_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_m05_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_m05_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/m05_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_m06_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m06_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_m06_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_m06_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m06_couplers/m06_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_m07_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_m07_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_m07_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_m07_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m07_couplers/m07_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.453 ; gain = 21.633
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jun 14 06:52:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab11/lab11.runs/synth_1/runme.log
[Fri Jun 14 06:52:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab11/lab11.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 2
[Fri Jun 14 07:14:15 2019] Launched synth_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab11/lab11.runs/synth_1/runme.log
[Fri Jun 14 07:14:15 2019] Launched impl_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab11/lab11.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Jun 14 07:15:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab11/lab11.runs/synth_1/runme.log
[Fri Jun 14 07:15:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC/lab11/lab11.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab11/.Xil/Vivado-9240-DESKTOP-VUIUF3J/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab11/.Xil/Vivado-9240-DESKTOP-VUIUF3J/dcp/system_wrapper_early.xdc]
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab11/.Xil/Vivado-9240-DESKTOP-VUIUF3J/dcp/system_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/constrs_1/new/base.xdc:90]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/yizii/Desktop/SOC/lab11/lab11.srcs/constrs_1/new/base.xdc:90]
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1989.164 ; gain = 438.324
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab11/.Xil/Vivado-9240-DESKTOP-VUIUF3J/dcp/system_wrapper.xdc]
Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab11/.Xil/Vivado-9240-DESKTOP-VUIUF3J/dcp/system_wrapper_late.xdc]
Finished Parsing XDC File [c:/Users/yizii/Desktop/SOC/lab11/.Xil/Vivado-9240-DESKTOP-VUIUF3J/dcp/system_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2003.430 ; gain = 14.266
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2003.430 ; gain = 14.266
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:45 . Memory (MB): peak = 2106.613 ; gain = 821.148
file mkdir C:/Users/yizii/Desktop/SOC/lab11/lab11.sdk
file copy -force C:/Users/yizii/Desktop/SOC/lab11/lab11.runs/impl_1/system_wrapper.sysdef C:/Users/yizii/Desktop/SOC/lab11/lab11.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/yizii/Desktop/SOC/lab11/lab11.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab11/lab11.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yizii/Desktop/SOC/lab11/lab11.sdk -hwspec C:/Users/yizii/Desktop/SOC/lab11/lab11.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
