<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="SDA" solutionName="solution1" date="2025-03-10T15:50:40.856+0800"/>
        <logs message="ERROR: [HLS 200-742] Deadlock detected in co-simulation, please check co-simulation log or dataflow viewer for details" projectName="SDA" solutionName="solution1" date="2025-03-10T15:50:40.844+0800"/>
        <logs message="ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'." projectName="SDA" solutionName="solution1" date="2025-03-10T15:50:40.762+0800"/>
        <logs message="ERROR: Bad TV file" projectName="SDA" solutionName="solution1" date="2025-03-10T15:50:40.734+0800"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_MuxWeightStream_U0.v:46]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package floating_point_v7_1_16.floating_point_v7_1_16_viv_comp&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg&#xD;&#xA;Compiling package floating_point_v7_1_16.floating_point_v7_1_16_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_16.floating_point_v7_1_16_exp_table...&#xD;&#xA;Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_16.floating_point_v7_1_16_pkg&#xD;&#xA;Compiling package floating_point_v7_1_16.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.top_control_s_axi&#xD;&#xA;Compiling module xil_defaultlib.top_control_r_s_axi&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=9...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_mem(MEM_STYLE=&quot;b...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(MEM_STYLE=&quot;...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=1...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=1...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_store(NUM_WRITE_...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_mem(MEM_STYLE=&quot;b...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(MEM_STYLE=&quot;...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_load(NUM_READ_OU...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_burst_converter(...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=8...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=7...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=5...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_throttle(CONSERV...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_write(CONSERVATI...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi_read(C_USER_VALU...&#xD;&#xA;Compiling module xil_defaultlib.top_A_BUS_m_axi(CONSERVATIVE=1,N...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_mem(MEM_STYLE...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(MEM_STYL...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_store(NUM_WRI...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_mem(MEM_STYLE...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(MEM_STYL...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_load(NUM_READ...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_burst_convert...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_throttle(CONS...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_write(CONSERV...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi_read(C_USER_V...&#xD;&#xA;Compiling module xil_defaultlib.top_CONV_BUS_m_axi(CONSERVATIVE=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_mem(MEM_STYLE=&quot;...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(MEM_STYLE=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_store(NUM_WRITE...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_mem(MEM_STYLE=&quot;...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(MEM_STYLE=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_load(NUM_READ_O...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_burst_converter...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_throttle(CONSER...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_write(CONSERVAT...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi_read(C_USER_VAL...&#xD;&#xA;Compiling module xil_defaultlib.top_MM_BUS_m_axi(CONSERVATIVE=1,...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_mem(MEM_STY...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(MEM_ST...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_store(NUM_W...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_mem(MEM_STY...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(MEM_ST...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_load(NUM_RE...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_reg_slice(D...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_burst_conve...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_reg_slice(D...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_throttle(CO...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_reg_slice(D...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_write(CONSE...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_reg_slice(D...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_read(C_USER...&#xD;&#xA;Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi(CONSERVATIV...&#xD;&#xA;Compiling module xil_defaultlib.top_entry_proc&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_32s_32_1_1(NUM_STAG...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32s_28ns_32_1_1(NUM_STAG...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32s_32s_32_1_1(NUM_STAGE...&#xD;&#xA;Compiling module xil_defaultlib.top_udiv_32ns_32ns_32_36_seq_1_d...&#xD;&#xA;Compiling module xil_defaultlib.top_udiv_32ns_32ns_32_36_seq_1(N...&#xD;&#xA;Compiling module xil_defaultlib.top_Block_entry3_proc&#xD;&#xA;Compiling module xil_defaultlib.top_flow_control_loop_pipe_seque...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertBias_BN_Pipeline_VITI...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertBias_BN&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertInputToStream_Pipelin...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_32ns_60_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_60ns_88_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_92ns_120_1_1(NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32ns_28ns_60_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32ns_60ns_92_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertInputToStream&#xD;&#xA;Compiling module xil_defaultlib.top_Padding_Pipeline_VITIS_LOOP_...&#xD;&#xA;Compiling module xil_defaultlib.top_Padding&#xD;&#xA;Compiling module xil_defaultlib.top_Sliding_Pipeline_VITIS_LOOP_...&#xD;&#xA;Compiling module xil_defaultlib.top_urem_4ns_32ns_4_8_1_divider(...&#xD;&#xA;Compiling module xil_defaultlib.top_urem_4ns_32ns_4_8_1(NUM_STAG...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_12s_12s_12_1_1(NUM_STAGE...&#xD;&#xA;Compiling module xil_defaultlib.top_ama_addmuladd_12ns_12ns_12s_...&#xD;&#xA;Compiling module xil_defaultlib.top_mac_muladd_12s_12s_12ns_12_4...&#xD;&#xA;Compiling module xil_defaultlib.top_Sliding_Pipeline_VITIS_LOOP_...&#xD;&#xA;Compiling module xil_defaultlib.top_udiv_32ns_32s_32_36_seq_1_di...&#xD;&#xA;Compiling module xil_defaultlib.top_udiv_32ns_32s_32_36_seq_1(NU...&#xD;&#xA;Compiling module xil_defaultlib.top_Sliding&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertInputToArray_Pipeline...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertInputToArray&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertWeightToStream_Pipeli...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32s_2ns_32_1_1(NUM_STAGE...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertWeightToStream_Pipeli...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_64ns_92_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32ns_30ns_62_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertWeightToStream&#xD;&#xA;Compiling module xil_defaultlib.top_ConvWeightToArray_Pipeline_V...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvWeightToArray&#xD;&#xA;Compiling module xil_defaultlib.top_MMWeightToArray_Pipeline_VIT...&#xD;&#xA;Compiling module xil_defaultlib.top_MMWeightToArray&#xD;&#xA;Compiling module xil_defaultlib.top_MuxWeightStream_Pipeline_VIT...&#xD;&#xA;Compiling module xil_defaultlib.top_MuxWeightStream&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(c_part=&quot;xcvu35p...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.compare_gt [\compare_gt(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.compare [\compare(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling module unisims_ver.x_lut1_mux2&#xD;&#xA;Compiling module unisims_ver.LUT1&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.top_fadd_32ns_32ns_32_2_full_dsp...&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult [\fix_mult(c_xdevicefamily=&quot;virte...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;v...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult [\flt_mult(c_xdevicefamily=&quot;virte...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.top_fmul_32ns_32ns_32_2_max_dsp_...&#xD;&#xA;Compiling module xil_defaultlib.top_PE_Pipeline_VITIS_LOOP_385_5&#xD;&#xA;Compiling module xil_defaultlib.top_PE&#xD;&#xA;Compiling module xil_defaultlib.top_Compute&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertToOutStream_Pipeline_...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_36ns_64_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvertToOutStream&#xD;&#xA;Compiling module xil_defaultlib.top_sparsemux_65_5_32_1_1(din0_W...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvToOutStream_Pipeline_VIT...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_28ns_96ns_124_1_1(NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32ns_32ns_64_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_mul_32ns_64ns_96_1_1(NUM_STA...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvToOutStream&#xD;&#xA;Compiling module xil_defaultlib.top_mul_9s_2ns_9_1_1(NUM_STAGE=1...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvBias_Pipeline_VITIS_LOOP...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvBias&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.top_fsub_32ns_32ns_32_2_full_dsp...&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [delay_default]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_16.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;v...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=3,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=3)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=3,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=3,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_16.flt_div [\flt_div(c_xdevicefamily=&quot;virtex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.top_fdiv_32ns_32ns_32_6_no_dsp_1...&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=28,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=29,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=3,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=3,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily=&quot;n...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily=&quot;vi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;vir...]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_16.flt_sqrt [\flt_sqrt(c_xdevicefamily=&quot;virte...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]&#xD;&#xA;Compiling module xil_defaultlib.top_fsqrt_32ns_32ns_32_6_no_dsp_...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvBN_Pipeline_VITIS_LOOP_6...&#xD;&#xA;Compiling module xil_defaultlib.top_ConvBN&#xD;&#xA;Compiling module xil_defaultlib.top_ResOutput_Pipeline_VITIS_LOO...&#xD;&#xA;Compiling module xil_defaultlib.top_ResOutput&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w64_d11_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w64_d11_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d4_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d4_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d3_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d3_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w30_d2_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w30_d2_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d7_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d7_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d5_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d5_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w128_d1_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w128_d1_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d1_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d1_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w512_d128_A_ram&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w512_d128_A&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d2_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d2_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w1_d2_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w1_d2_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w512_d8_A_ram&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w512_d8_A&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w512_d4_A_ram&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w512_d4_A&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d8_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d8_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w128_d4_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w128_d4_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w128_d8_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w128_d8_S&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d16_S_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_fifo_w32_d16_S&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_Padding_U0_ShiftRe...&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_Padding_U0&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_Sliding_U0_ShiftRe...&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_Sliding_U0&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_ResOutput_U0_Shift...&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_ResOutput_U0&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_ConvBias_U0_ShiftR...&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_ConvBias_U0&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_ConvBN_U0_ShiftReg&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_ConvBN_U0&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_ConvertToOutStream...&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_MuxWeightStream_U0...&#xD;&#xA;Compiling module xil_defaultlib.top_start_for_MuxWeightStream_U0&#xD;&#xA;Compiling module xil_defaultlib.top&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_A_BUS&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_CONV_BUS&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_MM_BUS&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_master_OUTPUT_BUS&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control_r&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xD;&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xD;&#xA;Compiling module xil_defaultlib.df_process_intf&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_top_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot top&#xD;&#xA;&#xD;&#xA;****** xsim v2023.2 (64-bit)&#xD;&#xA;  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023&#xD;&#xA;  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023&#xD;&#xA;  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/top/xsim_script.tcl&#xD;&#xA;# xsim {top} -autoloadwcfg -tclbatch {top.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source top.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;&#xD;&#xA;//////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// ERROR!!! DEADLOCK DETECTED at 11340000 ns! SIMULATION WILL BE STOPPED! //&#xD;&#xA;//////////////////////////////////////////////////////////////////////////////&#xD;&#xA;/////////////////////////&#xD;&#xA;// Dependence cycle 1:&#xD;&#xA;// (1): Process: top.ConvWeightToArray_U0&#xD;&#xA;//      Blocked by empty input FIFO 'top.fifo_conv_w_1_U' written by process 'top.ConvertWeightToStream_U0'&#xD;&#xA;// (2): Process: top.ConvertWeightToStream_U0&#xD;&#xA;//      Blocked by full output FIFO 'top.fifo_conv_w_U' read by process 'top.ConvWeightToArray_U0'&#xD;&#xA;////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Totally 1 cycles detected!&#xD;&#xA;////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 11390 ns : File &quot;D:/Download/SDA/SDA/solution1/sim/verilog/AESL_deadlock_report_unit.v&quot; Line 21257&#xD;&#xA;## quit" projectName="SDA" solutionName="solution1" date="2025-03-10T15:50:39.277+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ConvertToOutStream_U0.v:46]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.428+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ConvBN_U0.v:46]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.419+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ConvBias_U0.v:46]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.409+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ResOutput_U0.v:46]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.399+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_Sliding_U0.v:46]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.391+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_Padding_U0.v:46]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.382+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d16_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.374+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w128_d8_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.365+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w128_d4_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.356+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d8_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.347+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w1_d2_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.338+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d2_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.329+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d1_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.321+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w128_d1_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.311+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d5_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.302+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d7_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.292+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w30_d2_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.283+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d3_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.273+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d4_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.264+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w64_d11_S.v:49]" projectName="SDA" solutionName="solution1" date="2025-03-10T15:49:06.253+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'top_fsub_32ns_32ns_32_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="SDA" solutionName="solution1" date="2025-03-10T15:48:29.766+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'top_fsqrt_32ns_32ns_32_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="SDA" solutionName="solution1" date="2025-03-10T15:48:29.756+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'top_fmul_32ns_32ns_32_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="SDA" solutionName="solution1" date="2025-03-10T15:48:29.152+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'top_fdiv_32ns_32ns_32_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="SDA" solutionName="solution1" date="2025-03-10T15:48:29.142+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'top_fadd_32ns_32ns_32_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="SDA" solutionName="solution1" date="2025-03-10T15:48:29.134+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
