

================================================================
== Vitis HLS Report for 'genARPDiscovery'
================================================================
* Date:           Fri Sep  8 14:08:16 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  1.534 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_i, void @empty_4, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %macIpEncode_rsp, void @empty_13, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %macIpEncode_req, void @empty_13, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln259 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:259]   --->   Operation 14 'specpipeline' 'specpipeline_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specreset_ln275 = specreset void @_ssdm_op_SpecReset, i3 %gia_fsm_state, i64 1, void @empty_14" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:275]   --->   Operation 15 'specreset' 'specreset_ln275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gia_fsm_state_load = load i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:285]   --->   Operation 16 'load' 'gia_fsm_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ip_lsb_load = load i8 %ip_lsb" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:294]   --->   Operation 17 'load' 'ip_lsb_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arp_scan_1d_load = load i1 %arp_scan_1d" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 18 'load' 'arp_scan_1d_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arp_scan_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %arp_scan" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 19 'read' 'arp_scan_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%switch_ln285 = switch i3 %gia_fsm_state_load, void %genARPDiscovery.exit, i3 1, void %sw.bb.i, i3 2, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i3 4, void %sw.bb11.i, i3 3, void %sw.bb18.i, i3 0, void %sw.bb38.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:285]   --->   Operation 20 'switch' 'switch_ln285' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln330 = store i8 0, i8 %ip_lsb" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:330]   --->   Operation 21 'store' 'store_ln330' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.45ns)   --->   "%store_ln331 = store i3 2, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:331]   --->   Operation 22 'store' 'store_ln331' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.45>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln332 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:332]   --->   Operation 23 'br' 'br_ln332' <Predicate = (gia_fsm_state_load == 0)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %macIpEncode_req, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:313]   --->   Operation 24 'nbreadreq' 'tmp_4_i' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln313 = br i1 %tmp_4_i, void %if.end24.i, void %if.then20.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:313]   --->   Operation 25 'br' 'br_ln313' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%macIpEncode_req_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %macIpEncode_req" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:314]   --->   Operation 26 'read' 'macIpEncode_req_read' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln314 = br void %if.end24.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:314]   --->   Operation 27 'br' 'br_ln314' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%phi_ln323 = phi i1 1, void %if.then20.i, i1 0, void %sw.bb18.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 28 'phi' 'phi_ln323' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:318]   --->   Operation 29 'nbreadreq' 'tmp_5_i' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %tmp_5_i, void %land.lhs.true.critedge.i, void %if.then26.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:318]   --->   Operation 30 'br' 'br_ln318' <Predicate = (gia_fsm_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln323_2)   --->   "%xor_ln323_1 = xor i1 %arp_scan_read, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 31 'xor' 'xor_ln323_1' <Predicate = (gia_fsm_state_load == 3 & !tmp_5_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln323_2 = or i1 %arp_scan_1d_load, i1 %xor_ln323_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 32 'or' 'or_ln323_2' <Predicate = (gia_fsm_state_load == 3 & !tmp_5_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln323 = br i1 %or_ln323_2, void %if.then35.i, void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 33 'br' 'br_ln323' <Predicate = (gia_fsm_state_load == 3 & !tmp_5_i)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (1.41ns)   --->   "%macIpEncode_rsp_i_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 34 'read' 'macIpEncode_rsp_i_read' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln319 = trunc i128 %macIpEncode_rsp_i_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 35 'trunc' 'trunc_ln319' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %macIpEncode_rsp_i_read, i128 96" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 36 'bitselect' 'tmp' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln323_1)   --->   "%xor_ln323 = xor i1 %arp_scan_read, i1 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 37 'xor' 'xor_ln323' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln323_1)   --->   "%or_ln323 = or i1 %phi_ln323, i1 %xor_ln323" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 38 'or' 'or_ln323' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln323_1 = or i1 %or_ln323, i1 %arp_scan_1d_load" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 39 'or' 'or_ln323_1' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln323 = br i1 %or_ln323_1, void %if.then35.i, void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 40 'br' 'br_ln323' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %arp_scan, i1 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:324]   --->   Operation 41 'write' 'write_ln324' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i & !or_ln323_1) | (gia_fsm_state_load == 3 & !tmp_5_i & !or_ln323_2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.45ns)   --->   "%store_ln325 = store i3 0, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:325]   --->   Operation 42 'store' 'store_ln325' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i & !or_ln323_1) | (gia_fsm_state_load == 3 & !tmp_5_i & !or_ln323_2)> <Delay = 0.45>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln326 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:326]   --->   Operation 43 'br' 'br_ln326' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i & !or_ln323_1) | (gia_fsm_state_load == 3 & !tmp_5_i & !or_ln323_2)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %macIpEncode_rsp_i, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:301]   --->   Operation 44 'nbreadreq' 'tmp_3_i' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %tmp_3_i, void %if.end17.i, void %if.then13.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:301]   --->   Operation 45 'br' 'br_ln301' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.41ns)   --->   "%p_08 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %macIpEncode_rsp_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:302]   --->   Operation 46 'read' 'p_08' <Predicate = (gia_fsm_state_load == 4 & tmp_3_i)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%icmp_ln304 = icmp_eq  i8 %ip_lsb_load, i8 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:304]   --->   Operation 47 'icmp' 'icmp_ln304' <Predicate = (gia_fsm_state_load == 4 & tmp_3_i)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln305 = select i1 %icmp_ln304, i3 3, i3 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:305]   --->   Operation 48 'select' 'select_ln305' <Predicate = (gia_fsm_state_load == 4 & tmp_3_i)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.45ns)   --->   "%store_ln305 = store i3 %select_ln305, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:305]   --->   Operation 49 'store' 'store_ln305' <Predicate = (gia_fsm_state_load == 4 & tmp_3_i)> <Delay = 0.45>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln309 = br void %if.end17.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:309]   --->   Operation 50 'br' 'br_ln309' <Predicate = (gia_fsm_state_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln310 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:310]   --->   Operation 51 'br' 'br_ln310' <Predicate = (gia_fsm_state_load == 4)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %myIpAddress" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:294]   --->   Operation 52 'read' 'myIpAddress_read' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i32 %myIpAddress_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:294]   --->   Operation 53 'trunc' 'trunc_ln294' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln296 = add i8 %ip_lsb_load, i8 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:296]   --->   Operation 54 'add' 'add_ln296' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln296 = store i8 %add_ln296, i8 %ip_lsb" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:296]   --->   Operation 55 'store' 'store_ln296' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.45ns)   --->   "%store_ln297 = store i3 4, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:297]   --->   Operation 56 'store' 'store_ln297' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.45>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln298 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:298]   --->   Operation 57 'br' 'br_ln298' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%time_counter_load = load i32 %time_counter" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:288]   --->   Operation 58 'load' 'time_counter_load' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.88ns)   --->   "%icmp_ln288 = icmp_eq  i32 %time_counter_load, i32 1500000000" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:288]   --->   Operation 59 'icmp' 'icmp_ln288' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288, void %if.end.i, void %if.then.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:288]   --->   Operation 60 'br' 'br_ln288' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.45ns)   --->   "%store_ln289 = store i3 2, i3 %gia_fsm_state" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:289]   --->   Operation 61 'store' 'store_ln289' <Predicate = (gia_fsm_state_load == 1 & icmp_ln288)> <Delay = 0.45>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln289 = br void %if.end.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:289]   --->   Operation 62 'br' 'br_ln289' <Predicate = (gia_fsm_state_load == 1 & icmp_ln288)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.88ns)   --->   "%add_ln290 = add i32 %time_counter_load, i32 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:290]   --->   Operation 63 'add' 'add_ln290' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln290 = store i32 %add_ln290, i32 %time_counter" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:290]   --->   Operation 64 'store' 'store_ln290' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln291 = br void %genARPDiscovery.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:291]   --->   Operation 65 'br' 'br_ln291' <Predicate = (gia_fsm_state_load == 1)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arp_scan_loc_1_i = phi i1 %arp_scan_read, void %entry, i1 %arp_scan_read, void %sw.bb38.i, i1 %arp_scan_read, void %if.end17.i, i1 %arp_scan_read, void %_ZN7ap_uintILi32EEC2ILi8E11ap_int_baseILi8ELb0EELi32E12ap_range_refILi32ELb0EEEERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i, i1 %arp_scan_read, void %if.end.i, i1 0, void %if.then35.i, i1 %arp_scan_read, void %if.then26.i, i1 %arp_scan_read, void %land.lhs.true.critedge.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:323]   --->   Operation 66 'phi' 'arp_scan_loc_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln334 = store i1 %arp_scan_loc_1_i, i1 %arp_scan_1d" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:334]   --->   Operation 67 'store' 'store_ln334' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 68 [1/1] (1.45ns)   --->   "%write_ln314 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %macIpEncode_req_read" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:314]   --->   Operation 68 'write' 'write_ln314' <Predicate = (gia_fsm_state_load == 3 & tmp_4_i)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i48, i1 %tmp, i16 0, i48 %trunc_ln319" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 69 'bitconcatenate' 'tmp_6_i' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i65 %tmp_6_i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 70 'zext' 'zext_ln319' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (0.00ns)   --->   "%write_ln319 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp, i128 %zext_ln319" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 71 'write' 'write_ln319' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %ip_lsb_load, i24 %trunc_ln294" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:294]   --->   Operation 72 'bitconcatenate' 'p_s' <Predicate = (gia_fsm_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.45ns)   --->   "%write_ln295 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %macIpEncode_i, i32 %p_s" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:295]   --->   Operation 73 'write' 'write_ln295' <Predicate = (gia_fsm_state_load == 2)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (0.00ns)   --->   "%write_ln319 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %macIpEncode_rsp, i128 %zext_ln319" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:319]   --->   Operation 74 'write' 'write_ln319' <Predicate = (gia_fsm_state_load == 3 & tmp_5_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.100ns, clock uncertainty: 0.200ns.

 <State 1>: 1.534ns
The critical path consists of the following:
	'load' operation ('ip_lsb_load', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:294) on static variable 'ip_lsb' [24]  (0.000 ns)
	'icmp' operation ('icmp_ln304', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:304) [67]  (0.705 ns)
	'select' operation ('select_ln305', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:305) [68]  (0.278 ns)
	'store' operation ('store_ln305', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:305) of variable 'select_ln305', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:305 on static variable 'gia_fsm_state' [69]  (0.453 ns)
	blocking operation 0.0982857 ns on control path)

 <State 2>: 1.450ns
The critical path consists of the following:
	fifo write operation ('write_ln314', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:314) on port 'macIpEncode_i' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:314) [37]  (1.450 ns)

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
