--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml BH_com.twx BH_com.ncd -o BH_com.twr BH_com.pcf -ucf
BPC3003-Papilio_One-general.ucf

Design file:              BH_com.ncd
Physical constraint file: BH_com.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2979524 paths analyzed, 551 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.288ns.
--------------------------------------------------------------------------------

Paths for end point vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X1Y5.ADDRA11), 443496 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_9 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.288ns (Levels of Logic = 20)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_9 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y10.YQ      Tcko                  0.587   ppu_clkcnt<8>
                                                       ppu_clkcnt_9
    SLICE_X53Y9.F1       net (fanout=6)        1.314   ppu_clkcnt<9>
    SLICE_X53Y9.COUT     Topcyf                1.162   vram_1_addra_sub0001<9>
                                                       ppu_clkcnt<9>_rt
                                                       Msub_vram_1_addra_sub0001_cy<9>
                                                       Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.COUT    Tbyp                  0.118   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.COUT    Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.COUT    Tbyp                  0.118   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.Y       Tciny                 0.869   vram_1_addra_sub0001<17>
                                                       Msub_vram_1_addra_sub0001_cy<17>
                                                       Msub_vram_1_addra_sub0001_xor<18>
    SLICE_X55Y12.F2      net (fanout=1)        0.427   vram_1_addra_sub0001<18>
    SLICE_X55Y12.COUT    Topcyf                1.162   vram_1_addra_add0001<18>
                                                       vram_1_addra_sub0001<18>_rt
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.COUT    Tbyp                  0.118   vram_1_addra_add0001<20>
                                                       Madd_vram_1_addra_add0001_cy<20>
                                                       Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.COUT    Tbyp                  0.118   vram_1_addra_add0001<22>
                                                       Madd_vram_1_addra_add0001_cy<22>
                                                       Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.COUT    Tbyp                  0.118   vram_1_addra_add0001<24>
                                                       Madd_vram_1_addra_add0001_cy<24>
                                                       Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.Y       Tciny                 0.869   vram_1_addra_add0001<26>
                                                       Madd_vram_1_addra_add0001_cy<26>
                                                       Madd_vram_1_addra_add0001_xor<27>
    SLICE_X65Y20.G1      net (fanout=1)        1.366   vram_1_addra_add0001<27>
    SLICE_X65Y20.COUT    Topcyg                1.001   vram_1_addra_add0002<26>
                                                       Madd_vram_1_addra_not0001<27>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.COUT    Tbyp                  0.118   vram_1_addra_add0002<28>
                                                       Madd_vram_1_addra_add0002_cy<28>
                                                       Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.Y       Tciny                 0.869   vram_1_addra_add0002<30>
                                                       Madd_vram_1_addra_add0002_cy<30>
                                                       Madd_vram_1_addra_add0002_xor<31>
    SLICE_X67Y23.G2      net (fanout=1)        0.399   vram_1_addra_add0002<31>
    SLICE_X67Y23.COUT    Topcyg                1.001   Madd_vram_1_addra_addsub0001_cy<29>
                                                       vram_1_addra_not0004<29>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.Y       Tciny                 0.869   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X64Y13.F3      net (fanout=20)       1.300   vram_1_addra_addsub0001<32>
    SLICE_X64Y13.X       Tilo                  0.759   N208
                                                       vram_1_addra_mux0002<0>1_SW1
    SLICE_X65Y26.F3      net (fanout=1)        0.935   N208
    SLICE_X65Y26.COUT    Topcyf                1.162   vram_1_addra<0>
                                                       Madd_vram_1_addra_lut<0>
                                                       Madd_vram_1_addra_cy<0>
                                                       Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.COUT    Tbyp                  0.118   vram_1_addra<2>
                                                       Madd_vram_1_addra_cy<2>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.COUT    Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.Y       Tciny                 0.869   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_xor<7>
    RAMB16_X1Y5.ADDRA11  net (fanout=1)        1.929   vram_1_addra<7>
    RAMB16_X1Y5.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.288ns (12.618ns logic, 7.670ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_9 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.288ns (Levels of Logic = 20)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_9 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y10.YQ      Tcko                  0.587   ppu_clkcnt<8>
                                                       ppu_clkcnt_9
    SLICE_X53Y9.F1       net (fanout=6)        1.314   ppu_clkcnt<9>
    SLICE_X53Y9.COUT     Topcyf                1.162   vram_1_addra_sub0001<9>
                                                       ppu_clkcnt<9>_rt
                                                       Msub_vram_1_addra_sub0001_cy<9>
                                                       Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.COUT    Tbyp                  0.118   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.COUT    Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.COUT    Tbyp                  0.118   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.COUT    Tbyp                  0.118   vram_1_addra_sub0001<17>
                                                       Msub_vram_1_addra_sub0001_cy<17>
                                                       Msub_vram_1_addra_sub0001_cy<18>
    SLICE_X53Y14.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<18>
    SLICE_X53Y14.COUT    Tbyp                  0.118   vram_1_addra_sub0001<19>
                                                       Msub_vram_1_addra_sub0001_cy<19>
                                                       Msub_vram_1_addra_sub0001_cy<20>
    SLICE_X53Y15.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<20>
    SLICE_X53Y15.Y       Tciny                 0.869   vram_1_addra_sub0001<21>
                                                       Msub_vram_1_addra_sub0001_cy<21>
                                                       Msub_vram_1_addra_sub0001_xor<22>
    SLICE_X55Y14.F2      net (fanout=1)        0.427   vram_1_addra_sub0001<22>
    SLICE_X55Y14.COUT    Topcyf                1.162   vram_1_addra_add0001<22>
                                                       vram_1_addra_sub0001<22>_rt
                                                       Madd_vram_1_addra_add0001_cy<22>
                                                       Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.COUT    Tbyp                  0.118   vram_1_addra_add0001<24>
                                                       Madd_vram_1_addra_add0001_cy<24>
                                                       Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.Y       Tciny                 0.869   vram_1_addra_add0001<26>
                                                       Madd_vram_1_addra_add0001_cy<26>
                                                       Madd_vram_1_addra_add0001_xor<27>
    SLICE_X65Y20.G1      net (fanout=1)        1.366   vram_1_addra_add0001<27>
    SLICE_X65Y20.COUT    Topcyg                1.001   vram_1_addra_add0002<26>
                                                       Madd_vram_1_addra_not0001<27>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.COUT    Tbyp                  0.118   vram_1_addra_add0002<28>
                                                       Madd_vram_1_addra_add0002_cy<28>
                                                       Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.Y       Tciny                 0.869   vram_1_addra_add0002<30>
                                                       Madd_vram_1_addra_add0002_cy<30>
                                                       Madd_vram_1_addra_add0002_xor<31>
    SLICE_X67Y23.G2      net (fanout=1)        0.399   vram_1_addra_add0002<31>
    SLICE_X67Y23.COUT    Topcyg                1.001   Madd_vram_1_addra_addsub0001_cy<29>
                                                       vram_1_addra_not0004<29>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.Y       Tciny                 0.869   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X64Y13.F3      net (fanout=20)       1.300   vram_1_addra_addsub0001<32>
    SLICE_X64Y13.X       Tilo                  0.759   N208
                                                       vram_1_addra_mux0002<0>1_SW1
    SLICE_X65Y26.F3      net (fanout=1)        0.935   N208
    SLICE_X65Y26.COUT    Topcyf                1.162   vram_1_addra<0>
                                                       Madd_vram_1_addra_lut<0>
                                                       Madd_vram_1_addra_cy<0>
                                                       Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.COUT    Tbyp                  0.118   vram_1_addra<2>
                                                       Madd_vram_1_addra_cy<2>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.COUT    Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.Y       Tciny                 0.869   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_xor<7>
    RAMB16_X1Y5.ADDRA11  net (fanout=1)        1.929   vram_1_addra<7>
    RAMB16_X1Y5.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.288ns (12.618ns logic, 7.670ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_9 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.288ns (Levels of Logic = 20)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_9 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y10.YQ      Tcko                  0.587   ppu_clkcnt<8>
                                                       ppu_clkcnt_9
    SLICE_X53Y9.F1       net (fanout=6)        1.314   ppu_clkcnt<9>
    SLICE_X53Y9.COUT     Topcyf                1.162   vram_1_addra_sub0001<9>
                                                       ppu_clkcnt<9>_rt
                                                       Msub_vram_1_addra_sub0001_cy<9>
                                                       Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.COUT    Tbyp                  0.118   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.Y       Tciny                 0.869   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_xor<14>
    SLICE_X55Y10.F2      net (fanout=1)        0.427   vram_1_addra_sub0001<14>
    SLICE_X55Y10.COUT    Topcyf                1.162   vram_1_addra_add0001<14>
                                                       vram_1_addra_sub0001<14>_rt
                                                       Madd_vram_1_addra_add0001_cy<14>
                                                       Madd_vram_1_addra_add0001_cy<15>
    SLICE_X55Y11.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<15>
    SLICE_X55Y11.COUT    Tbyp                  0.118   vram_1_addra_add0001<16>
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X55Y12.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X55Y12.COUT    Tbyp                  0.118   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.COUT    Tbyp                  0.118   vram_1_addra_add0001<20>
                                                       Madd_vram_1_addra_add0001_cy<20>
                                                       Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.COUT    Tbyp                  0.118   vram_1_addra_add0001<22>
                                                       Madd_vram_1_addra_add0001_cy<22>
                                                       Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.COUT    Tbyp                  0.118   vram_1_addra_add0001<24>
                                                       Madd_vram_1_addra_add0001_cy<24>
                                                       Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.Y       Tciny                 0.869   vram_1_addra_add0001<26>
                                                       Madd_vram_1_addra_add0001_cy<26>
                                                       Madd_vram_1_addra_add0001_xor<27>
    SLICE_X65Y20.G1      net (fanout=1)        1.366   vram_1_addra_add0001<27>
    SLICE_X65Y20.COUT    Topcyg                1.001   vram_1_addra_add0002<26>
                                                       Madd_vram_1_addra_not0001<27>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.COUT    Tbyp                  0.118   vram_1_addra_add0002<28>
                                                       Madd_vram_1_addra_add0002_cy<28>
                                                       Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.Y       Tciny                 0.869   vram_1_addra_add0002<30>
                                                       Madd_vram_1_addra_add0002_cy<30>
                                                       Madd_vram_1_addra_add0002_xor<31>
    SLICE_X67Y23.G2      net (fanout=1)        0.399   vram_1_addra_add0002<31>
    SLICE_X67Y23.COUT    Topcyg                1.001   Madd_vram_1_addra_addsub0001_cy<29>
                                                       vram_1_addra_not0004<29>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.Y       Tciny                 0.869   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X64Y13.F3      net (fanout=20)       1.300   vram_1_addra_addsub0001<32>
    SLICE_X64Y13.X       Tilo                  0.759   N208
                                                       vram_1_addra_mux0002<0>1_SW1
    SLICE_X65Y26.F3      net (fanout=1)        0.935   N208
    SLICE_X65Y26.COUT    Topcyf                1.162   vram_1_addra<0>
                                                       Madd_vram_1_addra_lut<0>
                                                       Madd_vram_1_addra_cy<0>
                                                       Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.COUT    Tbyp                  0.118   vram_1_addra<2>
                                                       Madd_vram_1_addra_cy<2>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.COUT    Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.Y       Tciny                 0.869   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_xor<7>
    RAMB16_X1Y5.ADDRA11  net (fanout=1)        1.929   vram_1_addra<7>
    RAMB16_X1Y5.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.288ns (12.618ns logic, 7.670ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X1Y5.ADDRA9), 308787 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_9 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.190ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_9 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y10.YQ      Tcko                  0.587   ppu_clkcnt<8>
                                                       ppu_clkcnt_9
    SLICE_X53Y9.F1       net (fanout=6)        1.314   ppu_clkcnt<9>
    SLICE_X53Y9.COUT     Topcyf                1.162   vram_1_addra_sub0001<9>
                                                       ppu_clkcnt<9>_rt
                                                       Msub_vram_1_addra_sub0001_cy<9>
                                                       Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.COUT    Tbyp                  0.118   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.COUT    Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.COUT    Tbyp                  0.118   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.Y       Tciny                 0.869   vram_1_addra_sub0001<17>
                                                       Msub_vram_1_addra_sub0001_cy<17>
                                                       Msub_vram_1_addra_sub0001_xor<18>
    SLICE_X55Y12.F2      net (fanout=1)        0.427   vram_1_addra_sub0001<18>
    SLICE_X55Y12.COUT    Topcyf                1.162   vram_1_addra_add0001<18>
                                                       vram_1_addra_sub0001<18>_rt
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.COUT    Tbyp                  0.118   vram_1_addra_add0001<20>
                                                       Madd_vram_1_addra_add0001_cy<20>
                                                       Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.COUT    Tbyp                  0.118   vram_1_addra_add0001<22>
                                                       Madd_vram_1_addra_add0001_cy<22>
                                                       Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.COUT    Tbyp                  0.118   vram_1_addra_add0001<24>
                                                       Madd_vram_1_addra_add0001_cy<24>
                                                       Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.Y       Tciny                 0.869   vram_1_addra_add0001<26>
                                                       Madd_vram_1_addra_add0001_cy<26>
                                                       Madd_vram_1_addra_add0001_xor<27>
    SLICE_X65Y20.G1      net (fanout=1)        1.366   vram_1_addra_add0001<27>
    SLICE_X65Y20.COUT    Topcyg                1.001   vram_1_addra_add0002<26>
                                                       Madd_vram_1_addra_not0001<27>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.COUT    Tbyp                  0.118   vram_1_addra_add0002<28>
                                                       Madd_vram_1_addra_add0002_cy<28>
                                                       Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.Y       Tciny                 0.869   vram_1_addra_add0002<30>
                                                       Madd_vram_1_addra_add0002_cy<30>
                                                       Madd_vram_1_addra_add0002_xor<31>
    SLICE_X67Y23.G2      net (fanout=1)        0.399   vram_1_addra_add0002<31>
    SLICE_X67Y23.COUT    Topcyg                1.001   Madd_vram_1_addra_addsub0001_cy<29>
                                                       vram_1_addra_not0004<29>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.Y       Tciny                 0.869   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X64Y13.F3      net (fanout=20)       1.300   vram_1_addra_addsub0001<32>
    SLICE_X64Y13.X       Tilo                  0.759   N208
                                                       vram_1_addra_mux0002<0>1_SW1
    SLICE_X65Y26.F3      net (fanout=1)        0.935   N208
    SLICE_X65Y26.COUT    Topcyf                1.162   vram_1_addra<0>
                                                       Madd_vram_1_addra_lut<0>
                                                       Madd_vram_1_addra_cy<0>
                                                       Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.COUT    Tbyp                  0.118   vram_1_addra<2>
                                                       Madd_vram_1_addra_cy<2>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.Y       Tciny                 0.869   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_xor<5>
    RAMB16_X1Y5.ADDRA9   net (fanout=1)        1.949   vram_1_addra<5>
    RAMB16_X1Y5.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.190ns (12.500ns logic, 7.690ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_9 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.190ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_9 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y10.YQ      Tcko                  0.587   ppu_clkcnt<8>
                                                       ppu_clkcnt_9
    SLICE_X53Y9.F1       net (fanout=6)        1.314   ppu_clkcnt<9>
    SLICE_X53Y9.COUT     Topcyf                1.162   vram_1_addra_sub0001<9>
                                                       ppu_clkcnt<9>_rt
                                                       Msub_vram_1_addra_sub0001_cy<9>
                                                       Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.COUT    Tbyp                  0.118   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.COUT    Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.COUT    Tbyp                  0.118   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.COUT    Tbyp                  0.118   vram_1_addra_sub0001<17>
                                                       Msub_vram_1_addra_sub0001_cy<17>
                                                       Msub_vram_1_addra_sub0001_cy<18>
    SLICE_X53Y14.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<18>
    SLICE_X53Y14.COUT    Tbyp                  0.118   vram_1_addra_sub0001<19>
                                                       Msub_vram_1_addra_sub0001_cy<19>
                                                       Msub_vram_1_addra_sub0001_cy<20>
    SLICE_X53Y15.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<20>
    SLICE_X53Y15.Y       Tciny                 0.869   vram_1_addra_sub0001<21>
                                                       Msub_vram_1_addra_sub0001_cy<21>
                                                       Msub_vram_1_addra_sub0001_xor<22>
    SLICE_X55Y14.F2      net (fanout=1)        0.427   vram_1_addra_sub0001<22>
    SLICE_X55Y14.COUT    Topcyf                1.162   vram_1_addra_add0001<22>
                                                       vram_1_addra_sub0001<22>_rt
                                                       Madd_vram_1_addra_add0001_cy<22>
                                                       Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.COUT    Tbyp                  0.118   vram_1_addra_add0001<24>
                                                       Madd_vram_1_addra_add0001_cy<24>
                                                       Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.Y       Tciny                 0.869   vram_1_addra_add0001<26>
                                                       Madd_vram_1_addra_add0001_cy<26>
                                                       Madd_vram_1_addra_add0001_xor<27>
    SLICE_X65Y20.G1      net (fanout=1)        1.366   vram_1_addra_add0001<27>
    SLICE_X65Y20.COUT    Topcyg                1.001   vram_1_addra_add0002<26>
                                                       Madd_vram_1_addra_not0001<27>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.COUT    Tbyp                  0.118   vram_1_addra_add0002<28>
                                                       Madd_vram_1_addra_add0002_cy<28>
                                                       Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.Y       Tciny                 0.869   vram_1_addra_add0002<30>
                                                       Madd_vram_1_addra_add0002_cy<30>
                                                       Madd_vram_1_addra_add0002_xor<31>
    SLICE_X67Y23.G2      net (fanout=1)        0.399   vram_1_addra_add0002<31>
    SLICE_X67Y23.COUT    Topcyg                1.001   Madd_vram_1_addra_addsub0001_cy<29>
                                                       vram_1_addra_not0004<29>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.Y       Tciny                 0.869   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X64Y13.F3      net (fanout=20)       1.300   vram_1_addra_addsub0001<32>
    SLICE_X64Y13.X       Tilo                  0.759   N208
                                                       vram_1_addra_mux0002<0>1_SW1
    SLICE_X65Y26.F3      net (fanout=1)        0.935   N208
    SLICE_X65Y26.COUT    Topcyf                1.162   vram_1_addra<0>
                                                       Madd_vram_1_addra_lut<0>
                                                       Madd_vram_1_addra_cy<0>
                                                       Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.COUT    Tbyp                  0.118   vram_1_addra<2>
                                                       Madd_vram_1_addra_cy<2>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.Y       Tciny                 0.869   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_xor<5>
    RAMB16_X1Y5.ADDRA9   net (fanout=1)        1.949   vram_1_addra<5>
    RAMB16_X1Y5.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.190ns (12.500ns logic, 7.690ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_9 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.190ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_9 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y10.YQ      Tcko                  0.587   ppu_clkcnt<8>
                                                       ppu_clkcnt_9
    SLICE_X53Y9.F1       net (fanout=6)        1.314   ppu_clkcnt<9>
    SLICE_X53Y9.COUT     Topcyf                1.162   vram_1_addra_sub0001<9>
                                                       ppu_clkcnt<9>_rt
                                                       Msub_vram_1_addra_sub0001_cy<9>
                                                       Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.COUT    Tbyp                  0.118   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.Y       Tciny                 0.869   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_xor<14>
    SLICE_X55Y10.F2      net (fanout=1)        0.427   vram_1_addra_sub0001<14>
    SLICE_X55Y10.COUT    Topcyf                1.162   vram_1_addra_add0001<14>
                                                       vram_1_addra_sub0001<14>_rt
                                                       Madd_vram_1_addra_add0001_cy<14>
                                                       Madd_vram_1_addra_add0001_cy<15>
    SLICE_X55Y11.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<15>
    SLICE_X55Y11.COUT    Tbyp                  0.118   vram_1_addra_add0001<16>
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X55Y12.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X55Y12.COUT    Tbyp                  0.118   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.COUT    Tbyp                  0.118   vram_1_addra_add0001<20>
                                                       Madd_vram_1_addra_add0001_cy<20>
                                                       Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.COUT    Tbyp                  0.118   vram_1_addra_add0001<22>
                                                       Madd_vram_1_addra_add0001_cy<22>
                                                       Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.COUT    Tbyp                  0.118   vram_1_addra_add0001<24>
                                                       Madd_vram_1_addra_add0001_cy<24>
                                                       Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.Y       Tciny                 0.869   vram_1_addra_add0001<26>
                                                       Madd_vram_1_addra_add0001_cy<26>
                                                       Madd_vram_1_addra_add0001_xor<27>
    SLICE_X65Y20.G1      net (fanout=1)        1.366   vram_1_addra_add0001<27>
    SLICE_X65Y20.COUT    Topcyg                1.001   vram_1_addra_add0002<26>
                                                       Madd_vram_1_addra_not0001<27>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.COUT    Tbyp                  0.118   vram_1_addra_add0002<28>
                                                       Madd_vram_1_addra_add0002_cy<28>
                                                       Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.Y       Tciny                 0.869   vram_1_addra_add0002<30>
                                                       Madd_vram_1_addra_add0002_cy<30>
                                                       Madd_vram_1_addra_add0002_xor<31>
    SLICE_X67Y23.G2      net (fanout=1)        0.399   vram_1_addra_add0002<31>
    SLICE_X67Y23.COUT    Topcyg                1.001   Madd_vram_1_addra_addsub0001_cy<29>
                                                       vram_1_addra_not0004<29>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.Y       Tciny                 0.869   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X64Y13.F3      net (fanout=20)       1.300   vram_1_addra_addsub0001<32>
    SLICE_X64Y13.X       Tilo                  0.759   N208
                                                       vram_1_addra_mux0002<0>1_SW1
    SLICE_X65Y26.F3      net (fanout=1)        0.935   N208
    SLICE_X65Y26.COUT    Topcyf                1.162   vram_1_addra<0>
                                                       Madd_vram_1_addra_lut<0>
                                                       Madd_vram_1_addra_cy<0>
                                                       Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.COUT    Tbyp                  0.118   vram_1_addra<2>
                                                       Madd_vram_1_addra_cy<2>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.Y       Tciny                 0.869   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_xor<5>
    RAMB16_X1Y5.ADDRA9   net (fanout=1)        1.949   vram_1_addra<5>
    RAMB16_X1Y5.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.190ns (12.500ns logic, 7.690ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAMB16_X1Y5.ADDRA13), 605397 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_9 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.164ns (Levels of Logic = 21)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_9 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y10.YQ      Tcko                  0.587   ppu_clkcnt<8>
                                                       ppu_clkcnt_9
    SLICE_X53Y9.F1       net (fanout=6)        1.314   ppu_clkcnt<9>
    SLICE_X53Y9.COUT     Topcyf                1.162   vram_1_addra_sub0001<9>
                                                       ppu_clkcnt<9>_rt
                                                       Msub_vram_1_addra_sub0001_cy<9>
                                                       Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.COUT    Tbyp                  0.118   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.COUT    Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.COUT    Tbyp                  0.118   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.Y       Tciny                 0.869   vram_1_addra_sub0001<17>
                                                       Msub_vram_1_addra_sub0001_cy<17>
                                                       Msub_vram_1_addra_sub0001_xor<18>
    SLICE_X55Y12.F2      net (fanout=1)        0.427   vram_1_addra_sub0001<18>
    SLICE_X55Y12.COUT    Topcyf                1.162   vram_1_addra_add0001<18>
                                                       vram_1_addra_sub0001<18>_rt
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.COUT    Tbyp                  0.118   vram_1_addra_add0001<20>
                                                       Madd_vram_1_addra_add0001_cy<20>
                                                       Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.COUT    Tbyp                  0.118   vram_1_addra_add0001<22>
                                                       Madd_vram_1_addra_add0001_cy<22>
                                                       Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.COUT    Tbyp                  0.118   vram_1_addra_add0001<24>
                                                       Madd_vram_1_addra_add0001_cy<24>
                                                       Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.Y       Tciny                 0.869   vram_1_addra_add0001<26>
                                                       Madd_vram_1_addra_add0001_cy<26>
                                                       Madd_vram_1_addra_add0001_xor<27>
    SLICE_X65Y20.G1      net (fanout=1)        1.366   vram_1_addra_add0001<27>
    SLICE_X65Y20.COUT    Topcyg                1.001   vram_1_addra_add0002<26>
                                                       Madd_vram_1_addra_not0001<27>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.COUT    Tbyp                  0.118   vram_1_addra_add0002<28>
                                                       Madd_vram_1_addra_add0002_cy<28>
                                                       Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.Y       Tciny                 0.869   vram_1_addra_add0002<30>
                                                       Madd_vram_1_addra_add0002_cy<30>
                                                       Madd_vram_1_addra_add0002_xor<31>
    SLICE_X67Y23.G2      net (fanout=1)        0.399   vram_1_addra_add0002<31>
    SLICE_X67Y23.COUT    Topcyg                1.001   Madd_vram_1_addra_addsub0001_cy<29>
                                                       vram_1_addra_not0004<29>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.Y       Tciny                 0.869   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X64Y13.F3      net (fanout=20)       1.300   vram_1_addra_addsub0001<32>
    SLICE_X64Y13.X       Tilo                  0.759   N208
                                                       vram_1_addra_mux0002<0>1_SW1
    SLICE_X65Y26.F3      net (fanout=1)        0.935   N208
    SLICE_X65Y26.COUT    Topcyf                1.162   vram_1_addra<0>
                                                       Madd_vram_1_addra_lut<0>
                                                       Madd_vram_1_addra_cy<0>
                                                       Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.COUT    Tbyp                  0.118   vram_1_addra<2>
                                                       Madd_vram_1_addra_cy<2>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.COUT    Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.COUT    Tbyp                  0.118   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_cy<7>
    SLICE_X65Y30.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<7>
    SLICE_X65Y30.Y       Tciny                 0.869   vram_1_addra<8>
                                                       Madd_vram_1_addra_cy<8>
                                                       Madd_vram_1_addra_xor<9>
    RAMB16_X1Y5.ADDRA13  net (fanout=1)        1.687   vram_1_addra<9>
    RAMB16_X1Y5.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.164ns (12.736ns logic, 7.428ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_9 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.164ns (Levels of Logic = 21)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_9 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y10.YQ      Tcko                  0.587   ppu_clkcnt<8>
                                                       ppu_clkcnt_9
    SLICE_X53Y9.F1       net (fanout=6)        1.314   ppu_clkcnt<9>
    SLICE_X53Y9.COUT     Topcyf                1.162   vram_1_addra_sub0001<9>
                                                       ppu_clkcnt<9>_rt
                                                       Msub_vram_1_addra_sub0001_cy<9>
                                                       Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.COUT    Tbyp                  0.118   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.COUT    Tbyp                  0.118   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<14>
    SLICE_X53Y12.COUT    Tbyp                  0.118   vram_1_addra_sub0001<15>
                                                       Msub_vram_1_addra_sub0001_cy<15>
                                                       Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<16>
    SLICE_X53Y13.COUT    Tbyp                  0.118   vram_1_addra_sub0001<17>
                                                       Msub_vram_1_addra_sub0001_cy<17>
                                                       Msub_vram_1_addra_sub0001_cy<18>
    SLICE_X53Y14.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<18>
    SLICE_X53Y14.COUT    Tbyp                  0.118   vram_1_addra_sub0001<19>
                                                       Msub_vram_1_addra_sub0001_cy<19>
                                                       Msub_vram_1_addra_sub0001_cy<20>
    SLICE_X53Y15.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<20>
    SLICE_X53Y15.Y       Tciny                 0.869   vram_1_addra_sub0001<21>
                                                       Msub_vram_1_addra_sub0001_cy<21>
                                                       Msub_vram_1_addra_sub0001_xor<22>
    SLICE_X55Y14.F2      net (fanout=1)        0.427   vram_1_addra_sub0001<22>
    SLICE_X55Y14.COUT    Topcyf                1.162   vram_1_addra_add0001<22>
                                                       vram_1_addra_sub0001<22>_rt
                                                       Madd_vram_1_addra_add0001_cy<22>
                                                       Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.COUT    Tbyp                  0.118   vram_1_addra_add0001<24>
                                                       Madd_vram_1_addra_add0001_cy<24>
                                                       Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.Y       Tciny                 0.869   vram_1_addra_add0001<26>
                                                       Madd_vram_1_addra_add0001_cy<26>
                                                       Madd_vram_1_addra_add0001_xor<27>
    SLICE_X65Y20.G1      net (fanout=1)        1.366   vram_1_addra_add0001<27>
    SLICE_X65Y20.COUT    Topcyg                1.001   vram_1_addra_add0002<26>
                                                       Madd_vram_1_addra_not0001<27>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.COUT    Tbyp                  0.118   vram_1_addra_add0002<28>
                                                       Madd_vram_1_addra_add0002_cy<28>
                                                       Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.Y       Tciny                 0.869   vram_1_addra_add0002<30>
                                                       Madd_vram_1_addra_add0002_cy<30>
                                                       Madd_vram_1_addra_add0002_xor<31>
    SLICE_X67Y23.G2      net (fanout=1)        0.399   vram_1_addra_add0002<31>
    SLICE_X67Y23.COUT    Topcyg                1.001   Madd_vram_1_addra_addsub0001_cy<29>
                                                       vram_1_addra_not0004<29>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.Y       Tciny                 0.869   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X64Y13.F3      net (fanout=20)       1.300   vram_1_addra_addsub0001<32>
    SLICE_X64Y13.X       Tilo                  0.759   N208
                                                       vram_1_addra_mux0002<0>1_SW1
    SLICE_X65Y26.F3      net (fanout=1)        0.935   N208
    SLICE_X65Y26.COUT    Topcyf                1.162   vram_1_addra<0>
                                                       Madd_vram_1_addra_lut<0>
                                                       Madd_vram_1_addra_cy<0>
                                                       Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.COUT    Tbyp                  0.118   vram_1_addra<2>
                                                       Madd_vram_1_addra_cy<2>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.COUT    Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.COUT    Tbyp                  0.118   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_cy<7>
    SLICE_X65Y30.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<7>
    SLICE_X65Y30.Y       Tciny                 0.869   vram_1_addra<8>
                                                       Madd_vram_1_addra_cy<8>
                                                       Madd_vram_1_addra_xor<9>
    RAMB16_X1Y5.ADDRA13  net (fanout=1)        1.687   vram_1_addra<9>
    RAMB16_X1Y5.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.164ns (12.736ns logic, 7.428ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ppu_clkcnt_9 (FF)
  Destination:          vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.164ns (Levels of Logic = 21)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ppu_clkcnt_9 to vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y10.YQ      Tcko                  0.587   ppu_clkcnt<8>
                                                       ppu_clkcnt_9
    SLICE_X53Y9.F1       net (fanout=6)        1.314   ppu_clkcnt<9>
    SLICE_X53Y9.COUT     Topcyf                1.162   vram_1_addra_sub0001<9>
                                                       ppu_clkcnt<9>_rt
                                                       Msub_vram_1_addra_sub0001_cy<9>
                                                       Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<10>
    SLICE_X53Y10.COUT    Tbyp                  0.118   vram_1_addra_sub0001<11>
                                                       Msub_vram_1_addra_sub0001_cy<11>
                                                       Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.CIN     net (fanout=1)        0.000   Msub_vram_1_addra_sub0001_cy<12>
    SLICE_X53Y11.Y       Tciny                 0.869   vram_1_addra_sub0001<13>
                                                       Msub_vram_1_addra_sub0001_cy<13>
                                                       Msub_vram_1_addra_sub0001_xor<14>
    SLICE_X55Y10.F2      net (fanout=1)        0.427   vram_1_addra_sub0001<14>
    SLICE_X55Y10.COUT    Topcyf                1.162   vram_1_addra_add0001<14>
                                                       vram_1_addra_sub0001<14>_rt
                                                       Madd_vram_1_addra_add0001_cy<14>
                                                       Madd_vram_1_addra_add0001_cy<15>
    SLICE_X55Y11.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<15>
    SLICE_X55Y11.COUT    Tbyp                  0.118   vram_1_addra_add0001<16>
                                                       Madd_vram_1_addra_add0001_cy<16>
                                                       Madd_vram_1_addra_add0001_cy<17>
    SLICE_X55Y12.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<17>
    SLICE_X55Y12.COUT    Tbyp                  0.118   vram_1_addra_add0001<18>
                                                       Madd_vram_1_addra_add0001_cy<18>
                                                       Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<19>
    SLICE_X55Y13.COUT    Tbyp                  0.118   vram_1_addra_add0001<20>
                                                       Madd_vram_1_addra_add0001_cy<20>
                                                       Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<21>
    SLICE_X55Y14.COUT    Tbyp                  0.118   vram_1_addra_add0001<22>
                                                       Madd_vram_1_addra_add0001_cy<22>
                                                       Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<23>
    SLICE_X55Y15.COUT    Tbyp                  0.118   vram_1_addra_add0001<24>
                                                       Madd_vram_1_addra_add0001_cy<24>
                                                       Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0001_cy<25>
    SLICE_X55Y16.Y       Tciny                 0.869   vram_1_addra_add0001<26>
                                                       Madd_vram_1_addra_add0001_cy<26>
                                                       Madd_vram_1_addra_add0001_xor<27>
    SLICE_X65Y20.G1      net (fanout=1)        1.366   vram_1_addra_add0001<27>
    SLICE_X65Y20.COUT    Topcyg                1.001   vram_1_addra_add0002<26>
                                                       Madd_vram_1_addra_not0001<27>1_INV_0
                                                       Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<27>
    SLICE_X65Y21.COUT    Tbyp                  0.118   vram_1_addra_add0002<28>
                                                       Madd_vram_1_addra_add0002_cy<28>
                                                       Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_add0002_cy<29>
    SLICE_X65Y22.Y       Tciny                 0.869   vram_1_addra_add0002<30>
                                                       Madd_vram_1_addra_add0002_cy<30>
                                                       Madd_vram_1_addra_add0002_xor<31>
    SLICE_X67Y23.G2      net (fanout=1)        0.399   vram_1_addra_add0002<31>
    SLICE_X67Y23.COUT    Topcyg                1.001   Madd_vram_1_addra_addsub0001_cy<29>
                                                       vram_1_addra_not0004<29>1_INV_0
                                                       Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_addsub0001_cy<29>
    SLICE_X67Y24.Y       Tciny                 0.869   vram_1_addra_addsub0001<32>
                                                       Madd_vram_1_addra_addsub0001_cy<30>
                                                       Madd_vram_1_addra_addsub0001_xor<32>
    SLICE_X64Y13.F3      net (fanout=20)       1.300   vram_1_addra_addsub0001<32>
    SLICE_X64Y13.X       Tilo                  0.759   N208
                                                       vram_1_addra_mux0002<0>1_SW1
    SLICE_X65Y26.F3      net (fanout=1)        0.935   N208
    SLICE_X65Y26.COUT    Topcyf                1.162   vram_1_addra<0>
                                                       Madd_vram_1_addra_lut<0>
                                                       Madd_vram_1_addra_cy<0>
                                                       Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<1>
    SLICE_X65Y27.COUT    Tbyp                  0.118   vram_1_addra<2>
                                                       Madd_vram_1_addra_cy<2>
                                                       Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<3>
    SLICE_X65Y28.COUT    Tbyp                  0.118   vram_1_addra<4>
                                                       Madd_vram_1_addra_cy<4>
                                                       Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<5>
    SLICE_X65Y29.COUT    Tbyp                  0.118   vram_1_addra<6>
                                                       Madd_vram_1_addra_cy<6>
                                                       Madd_vram_1_addra_cy<7>
    SLICE_X65Y30.CIN     net (fanout=1)        0.000   Madd_vram_1_addra_cy<7>
    SLICE_X65Y30.Y       Tciny                 0.869   vram_1_addra<8>
                                                       Madd_vram_1_addra_cy<8>
                                                       Madd_vram_1_addra_xor<9>
    RAMB16_X1Y5.ADDRA13  net (fanout=1)        1.687   vram_1_addra<9>
    RAMB16_X1Y5.CLKA     Tback                 0.377   vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram
                                                       vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     20.164ns (12.736ns logic, 7.428ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rand_1/Mshreg_curr_status.status_0_3/SRL16E (SLICE_X36Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_1/curr_status.status_2_3 (FF)
  Destination:          rand_1/Mshreg_curr_status.status_0_3/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rand_1/curr_status.status_2_3 to rand_1/Mshreg_curr_status.status_0_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y77.XQ      Tcko                  0.473   rand_1/curr_status.status_2_3
                                                       rand_1/curr_status.status_2_3
    SLICE_X36Y74.BX      net (fanout=2)        0.354   rand_1/curr_status.status_2_3
    SLICE_X36Y74.CLK     Tdh         (-Th)     0.149   rand_1/curr_status.status_0_3
                                                       rand_1/Mshreg_curr_status.status_0_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.678ns (0.324ns logic, 0.354ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point rand_1/Mshreg_curr_status.status_0_21/SRL16E (SLICE_X38Y76.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_1/curr_status.status_2_21 (FF)
  Destination:          rand_1/Mshreg_curr_status.status_0_21/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rand_1/curr_status.status_2_21 to rand_1/Mshreg_curr_status.status_0_21/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.XQ      Tcko                  0.473   rand_1/curr_status.status_2_21
                                                       rand_1/curr_status.status_2_21
    SLICE_X38Y76.BX      net (fanout=2)        0.393   rand_1/curr_status.status_2_21
    SLICE_X38Y76.CLK     Tdh         (-Th)     0.149   rand_1/curr_status.status_0_21
                                                       rand_1/Mshreg_curr_status.status_0_21/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.324ns logic, 0.393ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point rand_1/Mshreg_curr_status.status_0_6/SRL16E (SLICE_X34Y75.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rand_1/curr_status.status_2_6 (FF)
  Destination:          rand_1/Mshreg_curr_status.status_0_6/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rand_1/curr_status.status_2_6 to rand_1/Mshreg_curr_status.status_0_6/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y75.YQ      Tcko                  0.470   rand_1/curr_status.status_2_7
                                                       rand_1/curr_status.status_2_6
    SLICE_X34Y75.BY      net (fanout=2)        0.381   rand_1/curr_status.status_2_6
    SLICE_X34Y75.CLK     Tdh         (-Th)     0.127   rand_1/curr_status.status_0_7
                                                       rand_1/Mshreg_curr_status.status_0_6/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (0.343ns logic, 0.381ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.288|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2979524 paths, 0 nets, and 1042 connections

Design statistics:
   Minimum period:  20.288ns{1}   (Maximum frequency:  49.290MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 15 00:31:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 136 MB



