Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan  2 01:41:20 2024
| Host         : Smile running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_Sendonebyte_timing_summary_routed.rpt -pb UART_Sendonebyte_timing_summary_routed.pb -rpx UART_Sendonebyte_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Sendonebyte
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     77          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (167)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/b1/bps_cnt_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/b1/bps_cnt_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/b1/bps_cnt_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/b1/bps_cnt_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/d3/data_byte_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/d3/data_byte_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/d3/data_byte_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/d3/data_byte_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/d3/data_byte_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/d3/data_byte_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/d3/data_byte_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/d3/data_byte_reg_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (167)
--------------------------------------------------
 There are 167 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  170          inf        0.000                      0                  170           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t1/r1/uart_tx_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.220ns  (logic 3.835ns (61.652%)  route 2.385ns (38.348%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          LDCE                         0.000     0.000 r  t1/r1/uart_tx_reg_LDC/G
    SLICE_X3Y69          LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  t1/r1/uart_tx_reg_LDC/Q
                         net (fo=1, routed)           0.518     0.982    t1/r1/uart_tx_reg_LDC_n_0
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.105     1.087 r  t1/r1/uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.867     2.954    uart_tx_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.266     6.220 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.220    uart_tx
    M15                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 1.478ns (26.488%)  route 4.101ns (73.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.739     4.111    t1/d2/rst_IBUF
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.105     4.216 f  t1/d2/counter[31]_i_2/O
                         net (fo=75, routed)          1.362     5.578    t1_n_0
    SLICE_X5Y70          FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 1.478ns (26.488%)  route 4.101ns (73.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.739     4.111    t1/d2/rst_IBUF
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.105     4.216 f  t1/d2/counter[31]_i_2/O
                         net (fo=75, routed)          1.362     5.578    t1_n_0
    SLICE_X5Y70          FDCE                                         f  counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[18]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 1.478ns (26.488%)  route 4.101ns (73.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.739     4.111    t1/d2/rst_IBUF
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.105     4.216 f  t1/d2/counter[31]_i_2/O
                         net (fo=75, routed)          1.362     5.578    t1_n_0
    SLICE_X5Y70          FDCE                                         f  counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            send_go_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 1.478ns (26.488%)  route 4.101ns (73.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.739     4.111    t1/d2/rst_IBUF
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.105     4.216 f  t1/d2/counter[31]_i_2/O
                         net (fo=75, routed)          1.362     5.578    t1_n_0
    SLICE_X5Y70          FDCE                                         f  send_go_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            t1/send_en_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 1.478ns (26.488%)  route 4.101ns (73.512%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.739     4.111    t1/d2/rst_IBUF
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.105     4.216 f  t1/d2/counter[31]_i_2/O
                         net (fo=75, routed)          1.362     5.578    t1/rst
    SLICE_X5Y70          FDCE                                         f  t1/send_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.577ns  (logic 1.478ns (26.494%)  route 4.100ns (73.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.739     4.111    t1/d2/rst_IBUF
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.105     4.216 f  t1/d2/counter[31]_i_2/O
                         net (fo=75, routed)          1.361     5.577    t1_n_0
    SLICE_X4Y72          FDCE                                         f  counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.577ns  (logic 1.478ns (26.494%)  route 4.100ns (73.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.739     4.111    t1/d2/rst_IBUF
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.105     4.216 f  t1/d2/counter[31]_i_2/O
                         net (fo=75, routed)          1.361     5.577    t1_n_0
    SLICE_X4Y72          FDCE                                         f  counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.577ns  (logic 1.478ns (26.494%)  route 4.100ns (73.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.739     4.111    t1/d2/rst_IBUF
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.105     4.216 f  t1/d2/counter[31]_i_2/O
                         net (fo=75, routed)          1.361     5.577    t1_n_0
    SLICE_X4Y72          FDCE                                         f  counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.547ns  (logic 1.478ns (26.638%)  route 4.069ns (73.362%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F15                  IBUF (Prop_ibuf_I_O)         1.373     1.373 r  rst_IBUF_inst/O
                         net (fo=3, routed)           2.739     4.111    t1/d2/rst_IBUF
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.105     4.216 f  t1/d2/counter[31]_i_2/O
                         net (fo=75, routed)          1.331     5.547    t1_n_0
    SLICE_X0Y73          FDCE                                         f  data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t1/b1/clr_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            t1/r1/tx_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.940%)  route 0.130ns (48.060%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE                         0.000     0.000 r  t1/b1/clr_reg/C
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1/b1/clr_reg/Q
                         net (fo=3, routed)           0.130     0.271    t1/r1/clr
    SLICE_X0Y70          FDCE                                         r  t1/r1/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/b1/clr_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            t1/r1/tx_done_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.983%)  route 0.136ns (49.017%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDCE                         0.000     0.000 r  t1/b1/clr_reg/C
    SLICE_X1Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1/b1/clr_reg/Q
                         net (fo=3, routed)           0.136     0.277    t1/r1/clr
    SLICE_X0Y69          FDCE                                         r  t1/r1/tx_done_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/r1/tx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.495%)  route 0.138ns (49.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE                         0.000     0.000 r  t1/r1/tx_done_reg/C
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1/r1/tx_done_reg/Q
                         net (fo=9, routed)           0.138     0.279    tx_done_OBUF
    SLICE_X0Y72          FDCE                                         r  data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/r1/tx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.495%)  route 0.138ns (49.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE                         0.000     0.000 r  t1/r1/tx_done_reg/C
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1/r1/tx_done_reg/Q
                         net (fo=9, routed)           0.138     0.279    tx_done_OBUF
    SLICE_X0Y72          FDCE                                         r  data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/r1/tx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.495%)  route 0.138ns (49.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE                         0.000     0.000 r  t1/r1/tx_done_reg/C
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1/r1/tx_done_reg/Q
                         net (fo=9, routed)           0.138     0.279    tx_done_OBUF
    SLICE_X0Y72          FDCE                                         r  data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/r1/tx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.495%)  route 0.138ns (49.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE                         0.000     0.000 r  t1/r1/tx_done_reg/C
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1/r1/tx_done_reg/Q
                         net (fo=9, routed)           0.138     0.279    tx_done_OBUF
    SLICE_X0Y72          FDCE                                         r  data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/r1/tx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.495%)  route 0.138ns (49.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE                         0.000     0.000 r  t1/r1/tx_done_reg/C
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1/r1/tx_done_reg/Q
                         net (fo=9, routed)           0.138     0.279    tx_done_OBUF
    SLICE_X0Y72          FDCE                                         r  data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/r1/tx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.495%)  route 0.138ns (49.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE                         0.000     0.000 r  t1/r1/tx_done_reg/C
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1/r1/tx_done_reg/Q
                         net (fo=9, routed)           0.138     0.279    tx_done_OBUF
    SLICE_X0Y72          FDCE                                         r  data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/r1/tx_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.495%)  route 0.138ns (49.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE                         0.000     0.000 r  t1/r1/tx_done_reg/C
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  t1/r1/tx_done_reg/Q
                         net (fo=9, routed)           0.138     0.279    tx_done_OBUF
    SLICE_X0Y72          FDCE                                         r  data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            t1/d3/data_byte_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.061%)  route 0.146ns (50.939%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE                         0.000     0.000 r  data_reg[3]/C
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  data_reg[3]/Q
                         net (fo=5, routed)           0.146     0.287    t1/d3/D[3]
    SLICE_X1Y72          FDCE                                         r  t1/d3/data_byte_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





