# full_adder
1-bit Full Adder designed in Verilog using dataflow modeling. Includes RTL design, self-checking testbench, behavioral simulation (XSim), post-synthesis schematic analysis (LUT3 mapping), and power/utilization report in Xilinx Vivado targeting Artix-7.
