#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5be582b9bb80 .scope module, "register_file_tb" "register_file_tb" 2 1;
 .timescale 0 0;
v0x5be582bb4670_0 .var "clk", 0 0;
v0x5be582bb4730_0 .var "rd", 4 0;
v0x5be582bb4800_0 .net "read_data1", 31 0, L_0x5be582bb4f70;  1 drivers
v0x5be582bb4900_0 .net "read_data2", 31 0, L_0x5be582bb52e0;  1 drivers
v0x5be582bb49d0_0 .var "reg_write", 0 0;
v0x5be582bb4a70_0 .var "rs1", 4 0;
v0x5be582bb4b40_0 .var "rs2", 4 0;
v0x5be582bb4c10_0 .var "write_data", 31 0;
S_0x5be582b9bd10 .scope module, "uut" "register_file" 2 7, 3 1 0, S_0x5be582b9bb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x5be582bb4f70 .functor BUFZ 32, L_0x5be582bb4ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5be582bb52e0 .functor BUFZ 32, L_0x5be582bb5080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5be582b60490_0 .net *"_ivl_0", 31 0, L_0x5be582bb4ce0;  1 drivers
v0x5be582bb3960_0 .net *"_ivl_10", 6 0, L_0x5be582bb5120;  1 drivers
L_0x71ec53488060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5be582bb3a40_0 .net *"_ivl_13", 1 0, L_0x71ec53488060;  1 drivers
v0x5be582bb3b00_0 .net *"_ivl_2", 6 0, L_0x5be582bb4de0;  1 drivers
L_0x71ec53488018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5be582bb3be0_0 .net *"_ivl_5", 1 0, L_0x71ec53488018;  1 drivers
v0x5be582bb3d10_0 .net *"_ivl_8", 31 0, L_0x5be582bb5080;  1 drivers
v0x5be582bb3df0_0 .net "clk", 0 0, v0x5be582bb4670_0;  1 drivers
v0x5be582bb3eb0_0 .net "rd", 4 0, v0x5be582bb4730_0;  1 drivers
v0x5be582bb3f90_0 .net "read_data1", 31 0, L_0x5be582bb4f70;  alias, 1 drivers
v0x5be582bb4070_0 .net "read_data2", 31 0, L_0x5be582bb52e0;  alias, 1 drivers
v0x5be582bb4150_0 .net "reg_write", 0 0, v0x5be582bb49d0_0;  1 drivers
v0x5be582bb4210 .array "registers", 31 0, 31 0;
v0x5be582bb42d0_0 .net "rs1", 4 0, v0x5be582bb4a70_0;  1 drivers
v0x5be582bb43b0_0 .net "rs2", 4 0, v0x5be582bb4b40_0;  1 drivers
v0x5be582bb4490_0 .net "write_data", 31 0, v0x5be582bb4c10_0;  1 drivers
E_0x5be582b9ac40 .event posedge, v0x5be582bb3df0_0;
L_0x5be582bb4ce0 .array/port v0x5be582bb4210, L_0x5be582bb4de0;
L_0x5be582bb4de0 .concat [ 5 2 0 0], v0x5be582bb4a70_0, L_0x71ec53488018;
L_0x5be582bb5080 .array/port v0x5be582bb4210, L_0x5be582bb5120;
L_0x5be582bb5120 .concat [ 5 2 0 0], v0x5be582bb4b40_0, L_0x71ec53488060;
    .scope S_0x5be582b9bd10;
T_0 ;
    %wait E_0x5be582b9ac40;
    %load/vec4 v0x5be582bb4150_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x5be582bb3eb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5be582bb4490_0;
    %load/vec4 v0x5be582bb3eb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5be582bb4210, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5be582b9bb80;
T_1 ;
    %vpi_call 2 10 "$dumpfile", "register_file.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5be582b9bb80 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5be582b9bb80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be582bb4670_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x5be582bb4670_0;
    %inv;
    %store/vec4 v0x5be582bb4670_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x5be582b9bb80;
T_3 ;
    %vpi_call 2 20 "$monitor", "rd=%d, wd=%h | rs1=%d, rs2=%d | r1=%h, r2=%h", v0x5be582bb4730_0, v0x5be582bb4c10_0, v0x5be582bb4a70_0, v0x5be582bb4b40_0, v0x5be582bb4800_0, v0x5be582bb4900_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be582bb49d0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5be582bb4730_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5be582bb4c10_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5be582bb4a70_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5be582bb4b40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be582bb49d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5be582bb4730_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5be582bb4c10_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5be582bb4a70_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5be582bb4b40_0, 0, 5;
    %delay 10, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/register_file_tb.v";
    "src/register_file.v";
