{"vcs1":{"timestamp_begin":1698783637.124981354, "rt":0.36, "ut":0.15, "st":0.13}}
{"vcselab":{"timestamp_begin":1698783637.534063418, "rt":0.26, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1698783637.830853504, "rt":0.35, "ut":0.12, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698783636.786242350}
{"VCS_COMP_START_TIME": 1698783636.786242350}
{"VCS_COMP_END_TIME": 1698783638.236370846}
{"VCS_USER_OPTIONS": "-q -nc -sverilog uart.sv TB.sv"}
{"vcs1": {"peak_mem": 337880}}
{"stitch_vcselab": {"peak_mem": 222552}}
