<?xml version="1.0" encoding="utf-8"?>
<search>
  <entry>
    <title>HDLBits练习题总结（二）</title>
    <url>/2021/10/31/HDLBits%E7%BB%83%E4%B9%A0%E9%A2%98%E6%80%BB%E7%BB%93%EF%BC%88%E4%BA%8C%EF%BC%89/</url>
    <content><![CDATA[<h2 id="Verilog-Language"><a href="#Verilog-Language" class="headerlink" title="Verilog Language"></a>Verilog Language</h2><h3 id="Basics"><a href="#Basics" class="headerlink" title="Basics"></a>Basics</h3><h4 id="Simple-wire"><a href="#Simple-wire" class="headerlink" title="Simple wire"></a>Simple wire</h4><h5 id="Problem"><a href="#Problem" class="headerlink" title="Problem"></a>Problem</h5><p>Create a module with one input and one output that behaves like a wire.</p>
<p>输出与输入用导线相连</p>
<h5 id="Code"><a href="#Code" class="headerlink" title="Code"></a>Code</h5><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( <span class="keyword">input</span> in, <span class="keyword">output</span> out );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out = in;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h5 id="Simulation"><a href="#Simulation" class="headerlink" title="Simulation"></a>Simulation</h5><p><img src="https://pic.imgdb.cn/item/617eb8d92ab3f51d91cf9900.png"></p>
<hr>
<h4 id="Four-wires"><a href="#Four-wires" class="headerlink" title="Four wires"></a>Four wires</h4><h5 id="Problem-1"><a href="#Problem-1" class="headerlink" title="Problem"></a>Problem</h5><p>Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections:</p>
<p>a -&gt; w</p>
<p>b -&gt; x</p>
<p>b -&gt; y</p>
<p>c -&gt; z</p>
<h5 id="Code-1"><a href="#Code-1" class="headerlink" title="Code"></a>Code</h5><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a,b,c,</span><br><span class="line">    <span class="keyword">output</span> w,x,y,z );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> w = a;</span><br><span class="line">    <span class="keyword">assign</span> x = b;</span><br><span class="line">    <span class="keyword">assign</span> y = b;</span><br><span class="line">    <span class="keyword">assign</span> z = c;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h5 id="Simulation-1"><a href="#Simulation-1" class="headerlink" title="Simulation"></a>Simulation</h5><p><img src="https://pic.imgdb.cn/item/617eb98a2ab3f51d91d06934.png"></p>
<hr>
<h4 id="Inverter"><a href="#Inverter" class="headerlink" title="Inverter"></a>Inverter</h4><h5 id="Problem-2"><a href="#Problem-2" class="headerlink" title="Problem"></a>Problem</h5><p>Create a module that implements a NOT gate.</p>
<p>非门</p>
<h5 id="Code-2"><a href="#Code-2" class="headerlink" title="Code"></a>Code</h5><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( <span class="keyword">input</span> in, <span class="keyword">output</span> out );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> out = ~in;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h5 id="Simulation-2"><a href="#Simulation-2" class="headerlink" title="Simulation"></a>Simulation</h5><p><img src="https://pic.imgdb.cn/item/617ebaab2ab3f51d91d1c845.png"></p>
<hr>
<h4 id="AND-gate"><a href="#AND-gate" class="headerlink" title="AND gate"></a>AND gate</h4><h5 id="Problem-3"><a href="#Problem-3" class="headerlink" title="Problem"></a>Problem</h5><p>Create a module that implements an AND gate.</p>
<p>与门</p>
<h5 id="Code-3"><a href="#Code-3" class="headerlink" title="Code"></a>Code</h5><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out = a&amp;b;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h5 id="Simulation-3"><a href="#Simulation-3" class="headerlink" title="Simulation"></a>Simulation</h5><p><img src="https://pic.imgdb.cn/item/617ebb3a2ab3f51d91d26991.png"></p>
<hr>
<h4 id="NOR-gate"><a href="#NOR-gate" class="headerlink" title="NOR gate"></a>NOR gate</h4><h5 id="Problem-4"><a href="#Problem-4" class="headerlink" title="Problem"></a>Problem</h5><p>Create a module that implements a NOR gate.</p>
<p>或非门</p>
<h5 id="Code-4"><a href="#Code-4" class="headerlink" title="Code"></a>Code</h5><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out = ~(a|b);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h5 id="Simulation-4"><a href="#Simulation-4" class="headerlink" title="Simulation"></a>Simulation</h5><p><img src="https://pic.imgdb.cn/item/617ebbec2ab3f51d91d323a1.png"></p>
<hr>
<h4 id="XNOR-gate"><a href="#XNOR-gate" class="headerlink" title="XNOR gate"></a>XNOR gate</h4><h5 id="Problem-5"><a href="#Problem-5" class="headerlink" title="Problem"></a>Problem</h5><p>Create a module that implements an XNOR gate.</p>
<p>异或非门|同或门</p>
<h5 id="Code-5"><a href="#Code-5" class="headerlink" title="Code"></a>Code</h5><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( </span><br><span class="line">    <span class="keyword">input</span> a, </span><br><span class="line">    <span class="keyword">input</span> b, </span><br><span class="line">    <span class="keyword">output</span> out );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out = ~(a^b);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h5 id="Simulation-5"><a href="#Simulation-5" class="headerlink" title="Simulation"></a>Simulation</h5><p><img src="https://pic.imgdb.cn/item/617ec2e72ab3f51d91da6737.png"></p>
<hr>
<h4 id="Declaring-wires"><a href="#Declaring-wires" class="headerlink" title="Declaring wires"></a>Declaring wires</h4><h5 id="Problem-6"><a href="#Problem-6" class="headerlink" title="Problem"></a>Problem</h5><p><img src="https://hdlbits.01xz.net/mw/images/3/3a/Wiredecl2.png"></p>
<h5 id="Code-6"><a href="#Code-6" class="headerlink" title="Code"></a>Code</h5><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> a,</span><br><span class="line">    <span class="keyword">input</span> b,</span><br><span class="line">    <span class="keyword">input</span> c,</span><br><span class="line">    <span class="keyword">input</span> d,</span><br><span class="line">    <span class="keyword">output</span> out,</span><br><span class="line">    <span class="keyword">output</span> out_n   ); </span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> w1,w2,w3;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> w1 = a&amp;b;</span><br><span class="line">    <span class="keyword">assign</span> w2 = c&amp;d;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out = w1|w2;</span><br><span class="line">    <span class="keyword">assign</span> out_n = ~(w1|w2);  </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h5 id="Simulation-6"><a href="#Simulation-6" class="headerlink" title="Simulation"></a>Simulation</h5><p><img src="https://pic.imgdb.cn/item/617ec4112ab3f51d91dba6a4.png"></p>
<hr>
<h4 id="7458-chip"><a href="#7458-chip" class="headerlink" title="7458 chip"></a>7458 chip</h4><h5 id="Problem-7"><a href="#Problem-7" class="headerlink" title="Problem"></a>Problem</h5><p><img src="https://hdlbits.01xz.net/mw/images/e/e1/7458.png"></p>
<h5 id="Code-7"><a href="#Code-7" class="headerlink" title="Code"></a>Code</h5><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( </span><br><span class="line">    <span class="keyword">input</span> p1a, p1b, p1c, p1d, p1e, p1f,</span><br><span class="line">    <span class="keyword">output</span> p1y,</span><br><span class="line">    <span class="keyword">input</span> p2a, p2b, p2c, p2d,</span><br><span class="line">    <span class="keyword">output</span> p2y );</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> w1a,w1b,w2a,w2b;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> w1a = p1a&amp;p1b&amp;p1c;</span><br><span class="line">    <span class="keyword">assign</span> w1b = p1d&amp;p1e&amp;p1f;</span><br><span class="line">    <span class="keyword">assign</span> p1y = w1a|w1b;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> w2a = p2a&amp;p2b;</span><br><span class="line">    <span class="keyword">assign</span> w2b = p2c&amp;p2d;</span><br><span class="line">    <span class="keyword">assign</span> p2y = w2a|w2b;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h5 id="Simulation-7"><a href="#Simulation-7" class="headerlink" title="Simulation"></a>Simulation</h5><p><img src="https://pic.imgdb.cn/item/617ec5652ab3f51d91dd16da.png"></p>
]]></content>
      <tags>
        <tag>HDLBits</tag>
      </tags>
  </entry>
  <entry>
    <title>HDLBits练习题总结（一）</title>
    <url>/2021/10/31/HDLBits%E7%BB%83%E4%B9%A0%E9%A2%98%E6%80%BB%E7%BB%93%EF%BC%88%E4%B8%80%EF%BC%89/</url>
    <content><![CDATA[<h2 id="Getting-Started"><a href="#Getting-Started" class="headerlink" title="Getting Started"></a>Getting Started</h2><h3 id="Getting-Started-1"><a href="#Getting-Started-1" class="headerlink" title="Getting Started"></a>Getting Started</h3><h4 id="Problem"><a href="#Problem" class="headerlink" title="Problem"></a>Problem</h4><p>Build a circuit with no inputs and one output. That output should always drive 1 (or logic high).</p>
<p>输出高电平</p>
<h4 id="Code"><a href="#Code" class="headerlink" title="Code"></a>Code</h4><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( <span class="keyword">output</span> one );</span><br><span class="line"></span><br><span class="line"><span class="comment">// Insert your code here</span></span><br><span class="line">    <span class="keyword">assign</span> one = <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="Simulation"><a href="#Simulation" class="headerlink" title="Simulation"></a>Simulation</h4><p><img src="https://pic.imgdb.cn/item/617e51d42ab3f51d9171df10.png"></p>
<hr>
<h3 id="Zero"><a href="#Zero" class="headerlink" title="Zero"></a>Zero</h3><h4 id="Problem-1"><a href="#Problem-1" class="headerlink" title="Problem"></a>Problem</h4><p>Build a circuit with no inputs and one output that outputs a constant 0.</p>
<p>输出低电平</p>
<h4 id="Code-1"><a href="#Code-1" class="headerlink" title="Code"></a>Code</h4><figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module( <span class="keyword">output</span> one );</span><br><span class="line"></span><br><span class="line"><span class="comment">// Insert your code here</span></span><br><span class="line">    <span class="keyword">assign</span> one = <span class="number">1&#x27;b1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="Simulation-1"><a href="#Simulation-1" class="headerlink" title="Simulation"></a>Simulation</h4><p><img src="https://pic.imgdb.cn/item/617e50ab2ab3f51d9170fbc2.png" alt="alt 仿真"></p>
]]></content>
      <tags>
        <tag>HDLBits</tag>
      </tags>
  </entry>
</search>
