* Z:\mnt\design.r\spice\examples\7124.asc
XU1 0 MP_01 IN 0 N008 IN MP_02 MP_03 N007 N001 NC_04 IN N005 MP_05 N003 N001 N001 N002 N004 MP_06 IN NC_07 N001 N006 LTC7124
V1 IN 0 12
C1 N001 0 2.2µ
C2 N002 N004 .1µ
L1 N004 OUT1 1.2µ Rser=5m
C3 OUT1 0 100µ Rser=10m
C4 N006 OUT1 22p Rpar=619K
R1 N006 0 309K
C5 N003 N005 .1µ
L2 N005 OUT2 1.8µ Rser=5m
C6 OUT2 0 100µ Rser=10m
C7 N007 OUT2 16p Rpar=619K
R2 N007 0 137K
R3 N008 0 100K
Rload1 OUT1 0 .5
Rload2 OUT2 0 1
.tran 2m startup
.lib LTC7124.sub
.backanno
.end
