#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Feb 13 22:42:20 2022
# Process ID: 20848
# Current directory: C:/Users/Steven/Desktop/Verilog/Lab2/alu_32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20292 C:\Users\Steven\Desktop\Verilog\Lab2\alu_32\alu_32.xpr
# Log file: C:/Users/Steven/Desktop/Verilog/Lab2/alu_32/vivado.log
# Journal file: C:/Users/Steven/Desktop/Verilog/Lab2/alu_32\vivado.jou
# Running On: Steven, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 34303 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Steven/Desktop/Verilog/Lab2/alu_32/alu_32.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Steven/Desktop/Verilog/Lab2/alu_32/alu_32.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'InstMem_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'InstMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj InstMem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem_tb
WARNING: [VRFC 10-8497] literal value 'b00000100 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:37]
WARNING: [VRFC 10-8497] literal value 'b00011000 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:40]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot InstMem_tb_behav xil_defaultlib.InstMem_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot InstMem_tb_behav xil_defaultlib.InstMem_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'addr' [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:29]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instruction' [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.InstMem_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot InstMem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstMem_tb_behav -key {Behavioral:sim_1:Functional:InstMem_tb} -tclbatch {InstMem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source InstMem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstMem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.855 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'InstMem_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'InstMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj InstMem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
WARNING: [VRFC 10-8497] literal value 'h0000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:59]
WARNING: [VRFC 10-8497] literal value 'h00001000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:62]
WARNING: [VRFC 10-8497] literal value 'h00001100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:65]
WARNING: [VRFC 10-8497] literal value 'h00010000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:68]
WARNING: [VRFC 10-8497] literal value 'h00010100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:71]
WARNING: [VRFC 10-8497] literal value 'h00011000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:74]
WARNING: [VRFC 10-8497] literal value 'h00011100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:78]
WARNING: [VRFC 10-8497] literal value 'h00100000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:82]
WARNING: [VRFC 10-8497] literal value 'h00100100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:86]
WARNING: [VRFC 10-8497] literal value 'h00101000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:91]
WARNING: [VRFC 10-8497] literal value 'h00101100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:95]
WARNING: [VRFC 10-8497] literal value 'h00110000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:100]
WARNING: [VRFC 10-8497] literal value 'h00110100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:103]
WARNING: [VRFC 10-8497] literal value 'h00111000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:107]
WARNING: [VRFC 10-8497] literal value 'h00111100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:110]
WARNING: [VRFC 10-8497] literal value 'h01000000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:113]
WARNING: [VRFC 10-8497] literal value 'h01000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem_tb
WARNING: [VRFC 10-8497] literal value 'b00000100 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:37]
WARNING: [VRFC 10-8497] literal value 'b00011000 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:40]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot InstMem_tb_behav xil_defaultlib.InstMem_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot InstMem_tb_behav xil_defaultlib.InstMem_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'instruction' [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.InstMem_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot InstMem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstMem_tb_behav -key {Behavioral:sim_1:Functional:InstMem_tb} -tclbatch {InstMem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source InstMem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstMem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_force {/InstMem_tb/addr[2]} -radix hex {1 0ns}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'InstMem_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'InstMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj InstMem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
WARNING: [VRFC 10-8497] literal value 'h0000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:58]
WARNING: [VRFC 10-8497] literal value 'h00001000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:61]
WARNING: [VRFC 10-8497] literal value 'h00001100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:64]
WARNING: [VRFC 10-8497] literal value 'h00010000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:67]
WARNING: [VRFC 10-8497] literal value 'h00010100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:70]
WARNING: [VRFC 10-8497] literal value 'h00011000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:73]
WARNING: [VRFC 10-8497] literal value 'h00011100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:77]
WARNING: [VRFC 10-8497] literal value 'h00100000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:81]
WARNING: [VRFC 10-8497] literal value 'h00100100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:85]
WARNING: [VRFC 10-8497] literal value 'h00101000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:90]
WARNING: [VRFC 10-8497] literal value 'h00101100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:94]
WARNING: [VRFC 10-8497] literal value 'h00110000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:99]
WARNING: [VRFC 10-8497] literal value 'h00110100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:102]
WARNING: [VRFC 10-8497] literal value 'h00111000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:106]
WARNING: [VRFC 10-8497] literal value 'h00111100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:109]
WARNING: [VRFC 10-8497] literal value 'h01000000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:112]
WARNING: [VRFC 10-8497] literal value 'h01000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:116]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem_tb
WARNING: [VRFC 10-8497] literal value 'b00000100 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:37]
WARNING: [VRFC 10-8497] literal value 'b00011000 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:40]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot InstMem_tb_behav xil_defaultlib.InstMem_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot InstMem_tb_behav xil_defaultlib.InstMem_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'instruction' [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.InstMem_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot InstMem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstMem_tb_behav -key {Behavioral:sim_1:Functional:InstMem_tb} -tclbatch {InstMem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source InstMem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstMem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'InstMem_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'InstMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj InstMem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
WARNING: [VRFC 10-8497] literal value 'h0000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:37]
WARNING: [VRFC 10-8497] literal value 'h00001000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:40]
WARNING: [VRFC 10-8497] literal value 'h00001100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:43]
WARNING: [VRFC 10-8497] literal value 'h00010000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:46]
WARNING: [VRFC 10-8497] literal value 'h00010100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:49]
WARNING: [VRFC 10-8497] literal value 'h00011000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:52]
WARNING: [VRFC 10-8497] literal value 'h00011100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:56]
WARNING: [VRFC 10-8497] literal value 'h00100000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:60]
WARNING: [VRFC 10-8497] literal value 'h00100100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:64]
WARNING: [VRFC 10-8497] literal value 'h00101000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:69]
WARNING: [VRFC 10-8497] literal value 'h00101100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:73]
WARNING: [VRFC 10-8497] literal value 'h00110000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:78]
WARNING: [VRFC 10-8497] literal value 'h00110100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:81]
WARNING: [VRFC 10-8497] literal value 'h00111000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:85]
WARNING: [VRFC 10-8497] literal value 'h00111100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:88]
WARNING: [VRFC 10-8497] literal value 'h01000000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:91]
WARNING: [VRFC 10-8497] literal value 'h01000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem_tb
WARNING: [VRFC 10-8497] literal value 'b00000100 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:17]
WARNING: [VRFC 10-8497] literal value 'b00011000 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:20]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot InstMem_tb_behav xil_defaultlib.InstMem_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot InstMem_tb_behav xil_defaultlib.InstMem_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'instruction' [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sim_1/new/InstMem_tb.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.InstMem_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot InstMem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "InstMem_tb_behav -key {Behavioral:sim_1:Functional:InstMem_tb} -tclbatch {InstMem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source InstMem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'InstMem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_project C:/Users/Steven/Desktop/Verilog/Lab2/alu_32/alu_32.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Steven/Desktop/Verilog/Lab2/alu_32/alu_32.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
current_project InstMem
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'InstMem_tb'
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim/simulate.log"
current_project alu_32
close_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'InstMem_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'InstMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj InstMem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
WARNING: [VRFC 10-8497] literal value 'h0000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:37]
WARNING: [VRFC 10-8497] literal value 'h00001000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:40]
WARNING: [VRFC 10-8497] literal value 'h00001100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:43]
WARNING: [VRFC 10-8497] literal value 'h00010000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:46]
WARNING: [VRFC 10-8497] literal value 'h00010100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:49]
WARNING: [VRFC 10-8497] literal value 'h00011000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:52]
WARNING: [VRFC 10-8497] literal value 'h00011100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:56]
WARNING: [VRFC 10-8497] literal value 'h00100000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:60]
WARNING: [VRFC 10-8497] literal value 'h00100100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:64]
WARNING: [VRFC 10-8497] literal value 'h00101000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:69]
WARNING: [VRFC 10-8497] literal value 'h00101100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:73]
WARNING: [VRFC 10-8497] literal value 'h00110000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:78]
WARNING: [VRFC 10-8497] literal value 'h00110100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:81]
WARNING: [VRFC 10-8497] literal value 'h00111000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:85]
WARNING: [VRFC 10-8497] literal value 'h00111100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:88]
WARNING: [VRFC 10-8497] literal value 'h01000000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:91]
WARNING: [VRFC 10-8497] literal value 'h01000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:95]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out' is not permitted [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:11]
ERROR: [VRFC 10-2865] module 'InstMem' ignored due to previous errors [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'InstMem_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'InstMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj InstMem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
WARNING: [VRFC 10-8497] literal value 'h0000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:33]
WARNING: [VRFC 10-8497] literal value 'h00001000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:36]
WARNING: [VRFC 10-8497] literal value 'h00001100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:39]
WARNING: [VRFC 10-8497] literal value 'h00010000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:42]
WARNING: [VRFC 10-8497] literal value 'h00010100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:45]
WARNING: [VRFC 10-8497] literal value 'h00011000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:48]
WARNING: [VRFC 10-8497] literal value 'h00011100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:52]
WARNING: [VRFC 10-8497] literal value 'h00100000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:56]
WARNING: [VRFC 10-8497] literal value 'h00100100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:60]
WARNING: [VRFC 10-8497] literal value 'h00101000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:65]
WARNING: [VRFC 10-8497] literal value 'h00101100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:69]
WARNING: [VRFC 10-8497] literal value 'h00110000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:74]
WARNING: [VRFC 10-8497] literal value 'h00110100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:77]
WARNING: [VRFC 10-8497] literal value 'h00111000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:81]
WARNING: [VRFC 10-8497] literal value 'h00111100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:84]
WARNING: [VRFC 10-8497] literal value 'h01000000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:87]
WARNING: [VRFC 10-8497] literal value 'h01000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:91]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:61]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:78]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:82]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:85]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:88]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:92]
ERROR: [VRFC 10-2865] module 'InstMem' ignored due to previous errors [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'InstMem_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'InstMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj InstMem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
WARNING: [VRFC 10-8497] literal value 'h0000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:33]
WARNING: [VRFC 10-8497] literal value 'h00001000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:36]
WARNING: [VRFC 10-8497] literal value 'h00001100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:39]
WARNING: [VRFC 10-8497] literal value 'h00010000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:42]
WARNING: [VRFC 10-8497] literal value 'h00010100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:45]
WARNING: [VRFC 10-8497] literal value 'h00011000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:48]
WARNING: [VRFC 10-8497] literal value 'h00011100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:52]
WARNING: [VRFC 10-8497] literal value 'h00100000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:56]
WARNING: [VRFC 10-8497] literal value 'h00100100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:60]
WARNING: [VRFC 10-8497] literal value 'h00101000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:65]
WARNING: [VRFC 10-8497] literal value 'h00101100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:69]
WARNING: [VRFC 10-8497] literal value 'h00110000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:74]
WARNING: [VRFC 10-8497] literal value 'h00110100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:77]
WARNING: [VRFC 10-8497] literal value 'h00111000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:81]
WARNING: [VRFC 10-8497] literal value 'h00111100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:84]
WARNING: [VRFC 10-8497] literal value 'h01000000 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:87]
WARNING: [VRFC 10-8497] literal value 'h01000100 truncated to fit in 8 bits [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:91]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:40]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:46]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:61]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:70]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:78]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:82]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:85]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:88]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:92]
ERROR: [VRFC 10-2865] module 'InstMem' ignored due to previous errors [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'InstMem_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'InstMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj InstMem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:45]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:61]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:63]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:67]
ERROR: [VRFC 10-2865] module 'InstMem' ignored due to previous errors [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'InstMem_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'InstMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj InstMem_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:45]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:47]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:49]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:51]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:53]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:61]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:63]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register instruction is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:67]
ERROR: [VRFC 10-2865] module 'InstMem' ignored due to previous errors [C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.srcs/sources_1/new/InstMem.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Steven/Desktop/Verilog/Lab3/InstMem/InstMem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 13 23:07:41 2022...
