#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x171a690 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x171a820 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1713010 .functor NOT 1, L_0x174b3f0, C4<0>, C4<0>, C4<0>;
L_0x174b150 .functor XOR 1, L_0x174aff0, L_0x174b0b0, C4<0>, C4<0>;
L_0x174b2e0 .functor XOR 1, L_0x174b150, L_0x174b210, C4<0>, C4<0>;
v0x1748360_0 .net *"_ivl_10", 0 0, L_0x174b210;  1 drivers
v0x1748460_0 .net *"_ivl_12", 0 0, L_0x174b2e0;  1 drivers
v0x1748540_0 .net *"_ivl_2", 0 0, L_0x174af50;  1 drivers
v0x1748600_0 .net *"_ivl_4", 0 0, L_0x174aff0;  1 drivers
v0x17486e0_0 .net *"_ivl_6", 0 0, L_0x174b0b0;  1 drivers
v0x1748810_0 .net *"_ivl_8", 0 0, L_0x174b150;  1 drivers
v0x17488f0_0 .var "clk", 0 0;
v0x1748990_0 .net "f_dut", 0 0, L_0x174ad60;  1 drivers
v0x1748a30_0 .net "f_ref", 0 0, L_0x1749b10;  1 drivers
v0x1748ad0_0 .var/2u "stats1", 159 0;
v0x1748b70_0 .var/2u "strobe", 0 0;
v0x1748c10_0 .net "tb_match", 0 0, L_0x174b3f0;  1 drivers
v0x1748cd0_0 .net "tb_mismatch", 0 0, L_0x1713010;  1 drivers
v0x1748d90_0 .net "wavedrom_enable", 0 0, v0x1746840_0;  1 drivers
v0x1748e30_0 .net "wavedrom_title", 511 0, v0x1746900_0;  1 drivers
v0x1748f00_0 .net "x1", 0 0, v0x17469c0_0;  1 drivers
v0x1748fa0_0 .net "x2", 0 0, v0x1746a60_0;  1 drivers
v0x1749150_0 .net "x3", 0 0, v0x1746b50_0;  1 drivers
L_0x174af50 .concat [ 1 0 0 0], L_0x1749b10;
L_0x174aff0 .concat [ 1 0 0 0], L_0x1749b10;
L_0x174b0b0 .concat [ 1 0 0 0], L_0x174ad60;
L_0x174b210 .concat [ 1 0 0 0], L_0x1749b10;
L_0x174b3f0 .cmp/eeq 1, L_0x174af50, L_0x174b2e0;
S_0x171a9b0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x171a820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1706e70 .functor NOT 1, v0x1746b50_0, C4<0>, C4<0>, C4<0>;
L_0x171b0d0 .functor AND 1, L_0x1706e70, v0x1746a60_0, C4<1>, C4<1>;
L_0x1713080 .functor NOT 1, v0x17469c0_0, C4<0>, C4<0>, C4<0>;
L_0x17493f0 .functor AND 1, L_0x171b0d0, L_0x1713080, C4<1>, C4<1>;
L_0x17494c0 .functor NOT 1, v0x1746b50_0, C4<0>, C4<0>, C4<0>;
L_0x1749530 .functor AND 1, L_0x17494c0, v0x1746a60_0, C4<1>, C4<1>;
L_0x17495e0 .functor AND 1, L_0x1749530, v0x17469c0_0, C4<1>, C4<1>;
L_0x17496a0 .functor OR 1, L_0x17493f0, L_0x17495e0, C4<0>, C4<0>;
L_0x1749800 .functor NOT 1, v0x1746a60_0, C4<0>, C4<0>, C4<0>;
L_0x1749870 .functor AND 1, v0x1746b50_0, L_0x1749800, C4<1>, C4<1>;
L_0x1749990 .functor AND 1, L_0x1749870, v0x17469c0_0, C4<1>, C4<1>;
L_0x1749a00 .functor OR 1, L_0x17496a0, L_0x1749990, C4<0>, C4<0>;
L_0x1749b80 .functor AND 1, v0x1746b50_0, v0x1746a60_0, C4<1>, C4<1>;
L_0x1749bf0 .functor AND 1, L_0x1749b80, v0x17469c0_0, C4<1>, C4<1>;
L_0x1749b10 .functor OR 1, L_0x1749a00, L_0x1749bf0, C4<0>, C4<0>;
v0x1713280_0 .net *"_ivl_0", 0 0, L_0x1706e70;  1 drivers
v0x1713320_0 .net *"_ivl_10", 0 0, L_0x1749530;  1 drivers
v0x1706ee0_0 .net *"_ivl_12", 0 0, L_0x17495e0;  1 drivers
v0x17451a0_0 .net *"_ivl_14", 0 0, L_0x17496a0;  1 drivers
v0x1745280_0 .net *"_ivl_16", 0 0, L_0x1749800;  1 drivers
v0x17453b0_0 .net *"_ivl_18", 0 0, L_0x1749870;  1 drivers
v0x1745490_0 .net *"_ivl_2", 0 0, L_0x171b0d0;  1 drivers
v0x1745570_0 .net *"_ivl_20", 0 0, L_0x1749990;  1 drivers
v0x1745650_0 .net *"_ivl_22", 0 0, L_0x1749a00;  1 drivers
v0x17457c0_0 .net *"_ivl_24", 0 0, L_0x1749b80;  1 drivers
v0x17458a0_0 .net *"_ivl_26", 0 0, L_0x1749bf0;  1 drivers
v0x1745980_0 .net *"_ivl_4", 0 0, L_0x1713080;  1 drivers
v0x1745a60_0 .net *"_ivl_6", 0 0, L_0x17493f0;  1 drivers
v0x1745b40_0 .net *"_ivl_8", 0 0, L_0x17494c0;  1 drivers
v0x1745c20_0 .net "f", 0 0, L_0x1749b10;  alias, 1 drivers
v0x1745ce0_0 .net "x1", 0 0, v0x17469c0_0;  alias, 1 drivers
v0x1745da0_0 .net "x2", 0 0, v0x1746a60_0;  alias, 1 drivers
v0x1745e60_0 .net "x3", 0 0, v0x1746b50_0;  alias, 1 drivers
S_0x1745fa0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x171a820;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1746780_0 .net "clk", 0 0, v0x17488f0_0;  1 drivers
v0x1746840_0 .var "wavedrom_enable", 0 0;
v0x1746900_0 .var "wavedrom_title", 511 0;
v0x17469c0_0 .var "x1", 0 0;
v0x1746a60_0 .var "x2", 0 0;
v0x1746b50_0 .var "x3", 0 0;
E_0x17154e0/0 .event negedge, v0x1746780_0;
E_0x17154e0/1 .event posedge, v0x1746780_0;
E_0x17154e0 .event/or E_0x17154e0/0, E_0x17154e0/1;
E_0x1715270 .event negedge, v0x1746780_0;
E_0x17009f0 .event posedge, v0x1746780_0;
S_0x1746280 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1745fa0;
 .timescale -12 -12;
v0x1746480_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1746580 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1745fa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1746c50 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x171a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1749e20 .functor NOT 1, v0x1746b50_0, C4<0>, C4<0>, C4<0>;
L_0x1749fa0 .functor NOT 1, v0x1746a60_0, C4<0>, C4<0>, C4<0>;
L_0x174a140 .functor AND 1, L_0x1749e20, L_0x1749fa0, C4<1>, C4<1>;
L_0x174a250 .functor AND 1, L_0x174a140, v0x17469c0_0, C4<1>, C4<1>;
L_0x174a450 .functor NOT 1, v0x1746b50_0, C4<0>, C4<0>, C4<0>;
L_0x174a4c0 .functor AND 1, L_0x174a450, v0x1746a60_0, C4<1>, C4<1>;
L_0x174a5c0 .functor NOT 1, v0x17469c0_0, C4<0>, C4<0>, C4<0>;
L_0x174a630 .functor AND 1, L_0x174a4c0, L_0x174a5c0, C4<1>, C4<1>;
L_0x174a790 .functor OR 1, L_0x174a250, L_0x174a630, C4<0>, C4<0>;
L_0x174a8a0 .functor NOT 1, v0x1746a60_0, C4<0>, C4<0>, C4<0>;
L_0x174a970 .functor AND 1, v0x1746b50_0, L_0x174a8a0, C4<1>, C4<1>;
L_0x174a9e0 .functor AND 1, L_0x174a970, v0x17469c0_0, C4<1>, C4<1>;
L_0x174ab10 .functor OR 1, L_0x174a790, L_0x174a9e0, C4<0>, C4<0>;
L_0x174ac20 .functor AND 1, v0x1746b50_0, v0x1746a60_0, C4<1>, C4<1>;
L_0x174aaa0 .functor AND 1, L_0x174ac20, v0x17469c0_0, C4<1>, C4<1>;
L_0x174ad60 .functor OR 1, L_0x174ab10, L_0x174aaa0, C4<0>, C4<0>;
v0x1746e60_0 .net *"_ivl_0", 0 0, L_0x1749e20;  1 drivers
v0x1746f40_0 .net *"_ivl_10", 0 0, L_0x174a4c0;  1 drivers
v0x1747020_0 .net *"_ivl_12", 0 0, L_0x174a5c0;  1 drivers
v0x1747110_0 .net *"_ivl_14", 0 0, L_0x174a630;  1 drivers
v0x17471f0_0 .net *"_ivl_16", 0 0, L_0x174a790;  1 drivers
v0x1747320_0 .net *"_ivl_18", 0 0, L_0x174a8a0;  1 drivers
v0x1747400_0 .net *"_ivl_2", 0 0, L_0x1749fa0;  1 drivers
v0x17474e0_0 .net *"_ivl_20", 0 0, L_0x174a970;  1 drivers
v0x17475c0_0 .net *"_ivl_22", 0 0, L_0x174a9e0;  1 drivers
v0x1747730_0 .net *"_ivl_24", 0 0, L_0x174ab10;  1 drivers
v0x1747810_0 .net *"_ivl_26", 0 0, L_0x174ac20;  1 drivers
v0x17478f0_0 .net *"_ivl_28", 0 0, L_0x174aaa0;  1 drivers
v0x17479d0_0 .net *"_ivl_4", 0 0, L_0x174a140;  1 drivers
v0x1747ab0_0 .net *"_ivl_6", 0 0, L_0x174a250;  1 drivers
v0x1747b90_0 .net *"_ivl_8", 0 0, L_0x174a450;  1 drivers
v0x1747c70_0 .net "f", 0 0, L_0x174ad60;  alias, 1 drivers
v0x1747d30_0 .net "x1", 0 0, v0x17469c0_0;  alias, 1 drivers
v0x1747ee0_0 .net "x2", 0 0, v0x1746a60_0;  alias, 1 drivers
v0x1747fd0_0 .net "x3", 0 0, v0x1746b50_0;  alias, 1 drivers
S_0x1748140 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x171a820;
 .timescale -12 -12;
E_0x1715730 .event anyedge, v0x1748b70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1748b70_0;
    %nor/r;
    %assign/vec4 v0x1748b70_0, 0;
    %wait E_0x1715730;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1745fa0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17469c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1746a60_0, 0;
    %assign/vec4 v0x1746b50_0, 0;
    %wait E_0x1715270;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17009f0;
    %load/vec4 v0x1746b50_0;
    %load/vec4 v0x1746a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17469c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17469c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1746a60_0, 0;
    %assign/vec4 v0x1746b50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1715270;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1746580;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17154e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x17469c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1746a60_0, 0;
    %assign/vec4 v0x1746b50_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x171a820;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17488f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1748b70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x171a820;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17488f0_0;
    %inv;
    %store/vec4 v0x17488f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x171a820;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1746780_0, v0x1748cd0_0, v0x1749150_0, v0x1748fa0_0, v0x1748f00_0, v0x1748a30_0, v0x1748990_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x171a820;
T_7 ;
    %load/vec4 v0x1748ad0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1748ad0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1748ad0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1748ad0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1748ad0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1748ad0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1748ad0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x171a820;
T_8 ;
    %wait E_0x17154e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1748ad0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1748ad0_0, 4, 32;
    %load/vec4 v0x1748c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1748ad0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1748ad0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1748ad0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1748ad0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1748a30_0;
    %load/vec4 v0x1748a30_0;
    %load/vec4 v0x1748990_0;
    %xor;
    %load/vec4 v0x1748a30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1748ad0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1748ad0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1748ad0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1748ad0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/truthtable1/iter10/response4/top_module.sv";
