entity data_memory is

port(
	clk, mem_write, mem_read : in std_logic;
	mem_addr : in std_logic_vector(31 downto 0);
	write_data : in std_logic_vector(31 downto 0);
	read_data : out std_logic_vector(31 downto 0)

);

end data_memory;

architecture op of data_memory is

	type ram is array(0 to 31) of std_logic_vector(31 downto 0);
	
	signal memory : ram :=
		(  x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000",
			x"00000000");
		



