// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_HH_
#define _dut_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct dut : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_dout;
    sc_in< sc_logic > strm_in_V_empty_n;
    sc_out< sc_logic > strm_in_V_read;
    sc_out< sc_lv<32> > strm_out_V_din;
    sc_in< sc_logic > strm_out_V_full_n;
    sc_out< sc_logic > strm_out_V_write;


    // Module declarations
    dut(sc_module_name name);
    SC_HAS_PROCESS(dut);

    ~dut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_31;
    sc_signal< sc_logic > strm_in_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg9_fsm_12;
    sc_signal< bool > ap_sig_55;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_lv<1> > exitcond_i_reg_301;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg10_fsm_13;
    sc_signal< bool > ap_sig_70;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg11_fsm_14;
    sc_signal< bool > ap_sig_80;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_3;
    sc_signal< bool > ap_sig_90;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > strm_out_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg1_fsm_4;
    sc_signal< bool > ap_sig_103;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg2_fsm_5;
    sc_signal< bool > ap_sig_112;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg3_fsm_6;
    sc_signal< bool > ap_sig_122;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg4_fsm_7;
    sc_signal< bool > ap_sig_132;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg5_fsm_8;
    sc_signal< bool > ap_sig_142;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg6_fsm_9;
    sc_signal< bool > ap_sig_152;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg7_fsm_10;
    sc_signal< bool > ap_sig_162;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg8_fsm_11;
    sc_signal< bool > ap_sig_172;
    sc_signal< sc_lv<4> > proc_i_reg_110;
    sc_signal< sc_lv<32> > p_Val2_s_fu_121_p1;
    sc_signal< sc_lv<32> > p_Val2_s_reg_276;
    sc_signal< bool > ap_sig_187;
    sc_signal< sc_lv<23> > loc_V_1_fu_135_p1;
    sc_signal< sc_lv<23> > loc_V_1_reg_281;
    sc_signal< sc_lv<1> > isNeg_fu_149_p3;
    sc_signal< sc_lv<1> > isNeg_reg_286;
    sc_signal< sc_lv<9> > sh_assign_1_fu_167_p3;
    sc_signal< sc_lv<9> > sh_assign_1_reg_291;
    sc_signal< sc_lv<1> > cond_fu_258_p2;
    sc_signal< sc_lv<1> > cond_reg_297;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_203;
    sc_signal< sc_lv<1> > exitcond_i_fu_264_p2;
    sc_signal< bool > ap_sig_210;
    sc_signal< sc_lv<4> > proc_fu_270_p2;
    sc_signal< sc_lv<4> > proc_reg_305;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_223;
    sc_signal< sc_lv<4> > proc_i_phi_fu_114_p4;
    sc_signal< bool > ap_sig_209;
    sc_signal< sc_lv<8> > loc_V_fu_125_p4;
    sc_signal< sc_lv<9> > tmp_i_i_i_cast1_fu_139_p1;
    sc_signal< sc_lv<9> > sh_assign_fu_143_p2;
    sc_signal< sc_lv<8> > tmp_1_i_i_fu_157_p2;
    sc_signal< sc_lv<9> > tmp_1_i_i_cast_fu_163_p1;
    sc_signal< sc_lv<24> > p_Result_1_fu_182_p3;
    sc_signal< sc_lv<32> > sh_assign_1_cast_fu_193_p1;
    sc_signal< sc_lv<24> > sh_assign_1_cast_cast_fu_196_p1;
    sc_signal< sc_lv<78> > tmp_i_i_fu_189_p1;
    sc_signal< sc_lv<78> > tmp_2_i_i_fu_199_p1;
    sc_signal< sc_lv<24> > tmp_3_i_i_fu_203_p2;
    sc_signal< sc_lv<1> > tmp_fu_215_p3;
    sc_signal< sc_lv<78> > tmp_5_i_i_fu_209_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_223_p1;
    sc_signal< sc_lv<32> > tmp_1_fu_227_p4;
    sc_signal< sc_lv<32> > p_Val2_3_fu_237_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_175_p3;
    sc_signal< sc_lv<32> > p_Val2_7_i_i_fu_244_p2;
    sc_signal< sc_lv<32> > p_Val2_5_fu_250_p3;
    sc_signal< sc_logic > ap_sig_cseq_ST_st17_fsm_15;
    sc_signal< bool > ap_sig_391;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_st1_fsm_0;
    static const sc_lv<16> ap_ST_st2_fsm_1;
    static const sc_lv<16> ap_ST_st3_fsm_2;
    static const sc_lv<16> ap_ST_pp0_stg0_fsm_3;
    static const sc_lv<16> ap_ST_pp0_stg1_fsm_4;
    static const sc_lv<16> ap_ST_pp0_stg2_fsm_5;
    static const sc_lv<16> ap_ST_pp0_stg3_fsm_6;
    static const sc_lv<16> ap_ST_pp0_stg4_fsm_7;
    static const sc_lv<16> ap_ST_pp0_stg5_fsm_8;
    static const sc_lv<16> ap_ST_pp0_stg6_fsm_9;
    static const sc_lv<16> ap_ST_pp0_stg7_fsm_10;
    static const sc_lv<16> ap_ST_pp0_stg8_fsm_11;
    static const sc_lv<16> ap_ST_pp0_stg9_fsm_12;
    static const sc_lv<16> ap_ST_pp0_stg10_fsm_13;
    static const sc_lv<16> ap_ST_pp0_stg11_fsm_14;
    static const sc_lv<16> ap_ST_st17_fsm_15;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<9> ap_const_lv9_181;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_103();
    void thread_ap_sig_112();
    void thread_ap_sig_122();
    void thread_ap_sig_132();
    void thread_ap_sig_142();
    void thread_ap_sig_152();
    void thread_ap_sig_162();
    void thread_ap_sig_172();
    void thread_ap_sig_187();
    void thread_ap_sig_203();
    void thread_ap_sig_209();
    void thread_ap_sig_210();
    void thread_ap_sig_223();
    void thread_ap_sig_31();
    void thread_ap_sig_391();
    void thread_ap_sig_55();
    void thread_ap_sig_70();
    void thread_ap_sig_80();
    void thread_ap_sig_90();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_3();
    void thread_ap_sig_cseq_ST_pp0_stg10_fsm_13();
    void thread_ap_sig_cseq_ST_pp0_stg11_fsm_14();
    void thread_ap_sig_cseq_ST_pp0_stg1_fsm_4();
    void thread_ap_sig_cseq_ST_pp0_stg2_fsm_5();
    void thread_ap_sig_cseq_ST_pp0_stg3_fsm_6();
    void thread_ap_sig_cseq_ST_pp0_stg4_fsm_7();
    void thread_ap_sig_cseq_ST_pp0_stg5_fsm_8();
    void thread_ap_sig_cseq_ST_pp0_stg6_fsm_9();
    void thread_ap_sig_cseq_ST_pp0_stg7_fsm_10();
    void thread_ap_sig_cseq_ST_pp0_stg8_fsm_11();
    void thread_ap_sig_cseq_ST_pp0_stg9_fsm_12();
    void thread_ap_sig_cseq_ST_st17_fsm_15();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_cond_fu_258_p2();
    void thread_exitcond_i_fu_264_p2();
    void thread_isNeg_fu_149_p3();
    void thread_loc_V_1_fu_135_p1();
    void thread_loc_V_fu_125_p4();
    void thread_p_Result_1_fu_182_p3();
    void thread_p_Result_s_fu_175_p3();
    void thread_p_Val2_3_fu_237_p3();
    void thread_p_Val2_5_fu_250_p3();
    void thread_p_Val2_7_i_i_fu_244_p2();
    void thread_p_Val2_s_fu_121_p1();
    void thread_proc_fu_270_p2();
    void thread_proc_i_phi_fu_114_p4();
    void thread_sh_assign_1_cast_cast_fu_196_p1();
    void thread_sh_assign_1_cast_fu_193_p1();
    void thread_sh_assign_1_fu_167_p3();
    void thread_sh_assign_fu_143_p2();
    void thread_strm_in_V_blk_n();
    void thread_strm_in_V_read();
    void thread_strm_out_V_blk_n();
    void thread_strm_out_V_din();
    void thread_strm_out_V_write();
    void thread_tmp_1_fu_227_p4();
    void thread_tmp_1_i_i_cast_fu_163_p1();
    void thread_tmp_1_i_i_fu_157_p2();
    void thread_tmp_2_i_i_fu_199_p1();
    void thread_tmp_3_i_i_fu_203_p2();
    void thread_tmp_5_i_i_fu_209_p2();
    void thread_tmp_fu_215_p3();
    void thread_tmp_i_i_fu_189_p1();
    void thread_tmp_i_i_i_cast1_fu_139_p1();
    void thread_tmp_s_fu_223_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
