<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"trace theory" | Genetic Logic Lab</title><link>/tag/trace-theory/</link><atom:link href="/tag/trace-theory/index.xml" rel="self" type="application/rss+xml"/><description>"trace theory"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Nov 2004 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"trace theory"</title><link>/tag/trace-theory/</link></image><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/partial-order-reduction-pradubsuwun-2004/</link><pubDate>Mon, 01 Nov 2004 00:00:00 +0000</pubDate><guid>/publication/partial-order-reduction-pradubsuwun-2004/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/automatic-abstraction-verification-zheng-2001-a/</link><pubDate>Sun, 01 Jul 2001 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-verification-zheng-2001-a/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/automatic-abstraction-verification-zheng-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-verification-zheng-2001/</guid><description/></item><item><title>Automatic Verification of Timed Circuits</title><link>/publication/automatic-verification-timed-rokicki-1994/</link><pubDate>Wed, 01 Jun 1994 00:00:00 +0000</pubDate><guid>/publication/automatic-verification-timed-rokicki-1994/</guid><description/></item></channel></rss>