0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv,1524176896,systemVerilog,,,,testbench,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv,1524176997,systemVerilog,,C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv,,ALU,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/A_INPUT_REGISTER.sv,1524172628,systemVerilog,,C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv,,A_INPUT_REGISTER,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/B_INPUT_REGISTER.sv,1522720790,systemVerilog,,C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv,,B_INPUT_REGISTER,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/DATA_BUS.sv,1522360020,systemVerilog,,C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv,,DATA_BUS,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/new/SYSTEM_BUS.sv,1522360422,systemVerilog,,C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sim_1/imports/testbench.sv,,SYSTEM_BUS,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/new/6502.sv,1522961937,systemVerilog,,C:/Users/RyanP/Documents/VivadoCPU/VivadoCPU.srcs/sources_1/imports/Vivado_Simulation_old_verr.srcs/sources_1/new/ALU.sv,,m6502,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
