<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGMutation.h' l='22' ll='29'/>
<size>8</size>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGMutation.h' l='21'>/// Mutate the DAG as a postpass after normal DAG building.</doc>
<fun r='_ZN4llvm19ScheduleDAGMutation6anchorEv'/>
<fun r='_ZN4llvm19ScheduleDAGMutationD1Ev'/>
<fun r='_ZN4llvm19ScheduleDAGMutation5applyEPNS_17ScheduleDAGInstrsE'/>
<ovr f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='192' c='llvm::SwingSchedulerDAG::CopyToPhiMutation'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1466' c='(anonymousnamespace)::BaseMemOpClusterMutation'/>
<ovr f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1636' c='(anonymousnamespace)::CopyConstrain'/>
<fun r='_ZN4llvm19ScheduleDAGMutation6anchorEv'/>
<ovr f='llvm/llvm/lib/CodeGen/MacroFusion.cpp' l='117' c='(anonymousnamespace)::MacroFusion'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='690' c='(anonymousnamespace)::MemOpClusterMutation'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.h' l='69' c='llvm::HexagonSubtarget::UsrOverflowMutation'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.h' l='72' c='llvm::HexagonSubtarget::HVXMemLatencyMutation'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.h' l='75' c='llvm::HexagonSubtarget::CallMutation'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonSubtarget.h' l='81' c='llvm::HexagonSubtarget::BankConflictMutation'/>
