|PROJECT
CLOCK_50_I => CLOCK_50_I.IN6
PUSH_BUTTON_I[0] => PUSH_BUTTON_I[0].IN1
PUSH_BUTTON_I[1] => PUSH_BUTTON_I[1].IN1
PUSH_BUTTON_I[2] => PUSH_BUTTON_I[2].IN1
PUSH_BUTTON_I[3] => PUSH_BUTTON_I[3].IN1
SWITCH_I[0] => ~NO_FANOUT~
SWITCH_I[1] => ~NO_FANOUT~
SWITCH_I[2] => ~NO_FANOUT~
SWITCH_I[3] => ~NO_FANOUT~
SWITCH_I[4] => ~NO_FANOUT~
SWITCH_I[5] => ~NO_FANOUT~
SWITCH_I[6] => ~NO_FANOUT~
SWITCH_I[7] => ~NO_FANOUT~
SWITCH_I[8] => ~NO_FANOUT~
SWITCH_I[9] => ~NO_FANOUT~
SWITCH_I[10] => ~NO_FANOUT~
SWITCH_I[11] => ~NO_FANOUT~
SWITCH_I[12] => ~NO_FANOUT~
SWITCH_I[13] => ~NO_FANOUT~
SWITCH_I[14] => ~NO_FANOUT~
SWITCH_I[15] => ~NO_FANOUT~
SWITCH_I[16] => ~NO_FANOUT~
SWITCH_I[17] => resetn.IN1
SWITCH_I[17] => _.IN1
resetn <= resetn.DB_MAX_OUTPUT_PORT_TYPE
SEVEN_SEGMENT_N_O[0][0] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][1] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][2] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][3] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][4] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][5] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[0][6] <= convert_hex_to_seven_segment:unit0.converted_value
SEVEN_SEGMENT_N_O[1][0] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][1] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][2] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][3] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][4] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][5] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[1][6] <= convert_hex_to_seven_segment:unit1.converted_value
SEVEN_SEGMENT_N_O[2][0] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][1] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][2] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][3] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][4] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][5] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[2][6] <= convert_hex_to_seven_segment:unit2.converted_value
SEVEN_SEGMENT_N_O[3][0] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][1] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][2] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][3] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][4] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][5] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[3][6] <= convert_hex_to_seven_segment:unit3.converted_value
SEVEN_SEGMENT_N_O[4][0] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][1] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][2] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][3] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][4] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][5] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[4][6] <= convert_hex_to_seven_segment:unit4.converted_value
SEVEN_SEGMENT_N_O[5][0] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][1] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][2] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][3] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][4] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][5] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[5][6] <= convert_hex_to_seven_segment:unit5.converted_value
SEVEN_SEGMENT_N_O[6][0] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][1] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][2] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][3] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][4] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][5] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[6][6] <= convert_hex_to_seven_segment:unit6.converted_value
SEVEN_SEGMENT_N_O[7][0] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][1] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][2] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][3] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][4] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][5] <= convert_hex_to_seven_segment:unit7.converted_value
SEVEN_SEGMENT_N_O[7][6] <= convert_hex_to_seven_segment:unit7.converted_value
LED_GREEN_O[0] <= <GND>
LED_GREEN_O[1] <= <GND>
LED_GREEN_O[2] <= <GND>
LED_GREEN_O[3] <= <GND>
LED_GREEN_O[4] <= <GND>
LED_GREEN_O[5] <= <GND>
LED_GREEN_O[6] <= <GND>
LED_GREEN_O[7] <= <GND>
LED_GREEN_O[8] <= <GND>
VGA_CLOCK_O <= VGA_SRAM_interface:VGA_unit.VGA_CLOCK_O
VGA_HSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_HSYNC_O
VGA_VSYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_VSYNC_O
VGA_BLANK_O <= VGA_SRAM_interface:VGA_unit.VGA_BLANK_O
VGA_SYNC_O <= VGA_SRAM_interface:VGA_unit.VGA_SYNC_O
VGA_RED_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_RED_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_RED_O
VGA_GREEN_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_GREEN_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_GREEN_O
VGA_BLUE_O[0] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[1] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[2] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[3] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[4] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[5] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[6] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[7] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[8] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
VGA_BLUE_O[9] <= VGA_SRAM_interface:VGA_unit.VGA_BLUE_O
SRAM_DATA_IO[0] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[1] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[2] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[3] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[4] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[5] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[6] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[7] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[8] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[9] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[10] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[11] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[12] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[13] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[14] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_DATA_IO[15] <> SRAM_Controller:SRAM_unit.SRAM_DATA_IO
SRAM_ADDRESS_O[0] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[1] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[2] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[3] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[4] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[5] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[6] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[7] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[8] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[9] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[10] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[11] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[12] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[13] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[14] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[15] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[16] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_ADDRESS_O[17] <= SRAM_Controller:SRAM_unit.SRAM_ADDRESS_O
SRAM_UB_N_O <= SRAM_Controller:SRAM_unit.SRAM_UB_N_O
SRAM_LB_N_O <= SRAM_Controller:SRAM_unit.SRAM_LB_N_O
SRAM_WE_N_O <= SRAM_Controller:SRAM_unit.SRAM_WE_N_O
SRAM_CE_N_O <= SRAM_Controller:SRAM_unit.SRAM_CE_N_O
SRAM_OE_N_O <= SRAM_Controller:SRAM_unit.SRAM_OE_N_O
UART_RX_I => UART_RX_I.IN1
UART_TX_O <= <VCC>


|PROJECT|Milestone_2:M2_unit
CLOCK_50_I => CLOCK_50_I.IN5
Resetn => Resetn.IN2
SRAM_address[0] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => FS_SRAM_read_data.DATAB
SRAM_read_data[1] => FS_SRAM_read_data.DATAB
SRAM_read_data[2] => FS_SRAM_read_data.DATAB
SRAM_read_data[3] => FS_SRAM_read_data.DATAB
SRAM_read_data[4] => FS_SRAM_read_data.DATAB
SRAM_read_data[5] => FS_SRAM_read_data.DATAB
SRAM_read_data[6] => FS_SRAM_read_data.DATAB
SRAM_read_data[7] => FS_SRAM_read_data.DATAB
SRAM_read_data[8] => FS_SRAM_read_data.DATAB
SRAM_read_data[9] => FS_SRAM_read_data.DATAB
SRAM_read_data[10] => FS_SRAM_read_data.DATAB
SRAM_read_data[11] => FS_SRAM_read_data.DATAB
SRAM_read_data[12] => FS_SRAM_read_data.DATAB
SRAM_read_data[13] => FS_SRAM_read_data.DATAB
SRAM_read_data[14] => FS_SRAM_read_data.DATAB
SRAM_read_data[15] => FS_SRAM_read_data.DATAB
SRAM_we_n <= SRAM_we_n.DB_MAX_OUTPUT_PORT_TYPE
M2_done <= M2_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
M2_start => state.OUTPUTSELECT
M2_start => state.OUTPUTSELECT
M2_start => state.OUTPUTSELECT
M2_start => state.OUTPUTSELECT
M2_start => state.OUTPUTSELECT
M2_start => state.OUTPUTSELECT


|PROJECT|Milestone_2:M2_unit|WS:WS_unit
CLOCK_50_I => clipped_buffer[0].CLK
CLOCK_50_I => clipped_buffer[1].CLK
CLOCK_50_I => clipped_buffer[2].CLK
CLOCK_50_I => clipped_buffer[3].CLK
CLOCK_50_I => clipped_buffer[4].CLK
CLOCK_50_I => clipped_buffer[5].CLK
CLOCK_50_I => clipped_buffer[6].CLK
CLOCK_50_I => clipped_buffer[7].CLK
CLOCK_50_I => first_run.CLK
CLOCK_50_I => C_END[0].CLK
CLOCK_50_I => C_END[1].CLK
CLOCK_50_I => C_END[2].CLK
CLOCK_50_I => C_END[3].CLK
CLOCK_50_I => C_END[4].CLK
CLOCK_50_I => C_END[5].CLK
CLOCK_50_I => RB[0].CLK
CLOCK_50_I => RB[1].CLK
CLOCK_50_I => RB[2].CLK
CLOCK_50_I => RB[3].CLK
CLOCK_50_I => RB[4].CLK
CLOCK_50_I => CB[0].CLK
CLOCK_50_I => CB[1].CLK
CLOCK_50_I => CB[2].CLK
CLOCK_50_I => CB[3].CLK
CLOCK_50_I => CB[4].CLK
CLOCK_50_I => CB[5].CLK
CLOCK_50_I => WC[0].CLK
CLOCK_50_I => WC[1].CLK
CLOCK_50_I => WC[2].CLK
CLOCK_50_I => WC[3].CLK
CLOCK_50_I => WC[4].CLK
CLOCK_50_I => WC[5].CLK
CLOCK_50_I => SC[0].CLK
CLOCK_50_I => SC[1].CLK
CLOCK_50_I => SC[2].CLK
CLOCK_50_I => SC[3].CLK
CLOCK_50_I => SC[4].CLK
CLOCK_50_I => SC[5].CLK
CLOCK_50_I => Base_address[0].CLK
CLOCK_50_I => Base_address[1].CLK
CLOCK_50_I => Base_address[2].CLK
CLOCK_50_I => Base_address[3].CLK
CLOCK_50_I => Base_address[4].CLK
CLOCK_50_I => Base_address[5].CLK
CLOCK_50_I => Base_address[6].CLK
CLOCK_50_I => Base_address[7].CLK
CLOCK_50_I => Base_address[8].CLK
CLOCK_50_I => Base_address[9].CLK
CLOCK_50_I => Base_address[10].CLK
CLOCK_50_I => Base_address[11].CLK
CLOCK_50_I => Base_address[12].CLK
CLOCK_50_I => Base_address[13].CLK
CLOCK_50_I => Base_address[14].CLK
CLOCK_50_I => Base_address[15].CLK
CLOCK_50_I => Base_address[16].CLK
CLOCK_50_I => Base_address[17].CLK
CLOCK_50_I => SRAM_address[0]~reg0.CLK
CLOCK_50_I => SRAM_address[1]~reg0.CLK
CLOCK_50_I => SRAM_address[2]~reg0.CLK
CLOCK_50_I => SRAM_address[3]~reg0.CLK
CLOCK_50_I => SRAM_address[4]~reg0.CLK
CLOCK_50_I => SRAM_address[5]~reg0.CLK
CLOCK_50_I => SRAM_address[6]~reg0.CLK
CLOCK_50_I => SRAM_address[7]~reg0.CLK
CLOCK_50_I => SRAM_address[8]~reg0.CLK
CLOCK_50_I => SRAM_address[9]~reg0.CLK
CLOCK_50_I => SRAM_address[10]~reg0.CLK
CLOCK_50_I => SRAM_address[11]~reg0.CLK
CLOCK_50_I => SRAM_address[12]~reg0.CLK
CLOCK_50_I => SRAM_address[13]~reg0.CLK
CLOCK_50_I => SRAM_address[14]~reg0.CLK
CLOCK_50_I => SRAM_address[15]~reg0.CLK
CLOCK_50_I => SRAM_address[16]~reg0.CLK
CLOCK_50_I => SRAM_address[17]~reg0.CLK
CLOCK_50_I => WS_done~reg0.CLK
CLOCK_50_I => SRAM_write_data[0]~reg0.CLK
CLOCK_50_I => SRAM_write_data[1]~reg0.CLK
CLOCK_50_I => SRAM_write_data[2]~reg0.CLK
CLOCK_50_I => SRAM_write_data[3]~reg0.CLK
CLOCK_50_I => SRAM_write_data[4]~reg0.CLK
CLOCK_50_I => SRAM_write_data[5]~reg0.CLK
CLOCK_50_I => SRAM_write_data[6]~reg0.CLK
CLOCK_50_I => SRAM_write_data[7]~reg0.CLK
CLOCK_50_I => SRAM_write_data[8]~reg0.CLK
CLOCK_50_I => SRAM_write_data[9]~reg0.CLK
CLOCK_50_I => SRAM_write_data[10]~reg0.CLK
CLOCK_50_I => SRAM_write_data[11]~reg0.CLK
CLOCK_50_I => SRAM_write_data[12]~reg0.CLK
CLOCK_50_I => SRAM_write_data[13]~reg0.CLK
CLOCK_50_I => SRAM_write_data[14]~reg0.CLK
CLOCK_50_I => SRAM_write_data[15]~reg0.CLK
CLOCK_50_I => SRAM_we_n~reg0.CLK
CLOCK_50_I => state~8.DATAIN
Resetn => clipped_buffer[0].ACLR
Resetn => clipped_buffer[1].ACLR
Resetn => clipped_buffer[2].ACLR
Resetn => clipped_buffer[3].ACLR
Resetn => clipped_buffer[4].ACLR
Resetn => clipped_buffer[5].ACLR
Resetn => clipped_buffer[6].ACLR
Resetn => clipped_buffer[7].ACLR
Resetn => first_run.PRESET
Resetn => C_END[0].PRESET
Resetn => C_END[1].PRESET
Resetn => C_END[2].PRESET
Resetn => C_END[3].ACLR
Resetn => C_END[4].ACLR
Resetn => C_END[5].PRESET
Resetn => RB[0].ACLR
Resetn => RB[1].ACLR
Resetn => RB[2].ACLR
Resetn => RB[3].ACLR
Resetn => RB[4].ACLR
Resetn => CB[0].ACLR
Resetn => CB[1].ACLR
Resetn => CB[2].ACLR
Resetn => CB[3].ACLR
Resetn => CB[4].ACLR
Resetn => CB[5].ACLR
Resetn => WC[0].ACLR
Resetn => WC[1].ACLR
Resetn => WC[2].ACLR
Resetn => WC[3].ACLR
Resetn => WC[4].ACLR
Resetn => WC[5].ACLR
Resetn => SC[0].ACLR
Resetn => SC[1].ACLR
Resetn => SC[2].ACLR
Resetn => SC[3].ACLR
Resetn => SC[4].ACLR
Resetn => SC[5].ACLR
Resetn => Base_address[0].ACLR
Resetn => Base_address[1].ACLR
Resetn => Base_address[2].ACLR
Resetn => Base_address[3].ACLR
Resetn => Base_address[4].ACLR
Resetn => Base_address[5].ACLR
Resetn => Base_address[6].ACLR
Resetn => Base_address[7].ACLR
Resetn => Base_address[8].ACLR
Resetn => Base_address[9].ACLR
Resetn => Base_address[10].ACLR
Resetn => Base_address[11].ACLR
Resetn => Base_address[12].ACLR
Resetn => Base_address[13].ACLR
Resetn => Base_address[14].ACLR
Resetn => Base_address[15].ACLR
Resetn => Base_address[16].ACLR
Resetn => Base_address[17].ACLR
Resetn => SRAM_address[0]~reg0.ACLR
Resetn => SRAM_address[1]~reg0.ACLR
Resetn => SRAM_address[2]~reg0.ACLR
Resetn => SRAM_address[3]~reg0.ACLR
Resetn => SRAM_address[4]~reg0.ACLR
Resetn => SRAM_address[5]~reg0.ACLR
Resetn => SRAM_address[6]~reg0.ACLR
Resetn => SRAM_address[7]~reg0.ACLR
Resetn => SRAM_address[8]~reg0.ACLR
Resetn => SRAM_address[9]~reg0.ACLR
Resetn => SRAM_address[10]~reg0.ACLR
Resetn => SRAM_address[11]~reg0.ACLR
Resetn => SRAM_address[12]~reg0.ACLR
Resetn => SRAM_address[13]~reg0.ACLR
Resetn => SRAM_address[14]~reg0.ACLR
Resetn => SRAM_address[15]~reg0.ACLR
Resetn => SRAM_address[16]~reg0.ACLR
Resetn => SRAM_address[17]~reg0.ACLR
Resetn => WS_done~reg0.ACLR
Resetn => SRAM_write_data[0]~reg0.ACLR
Resetn => SRAM_write_data[1]~reg0.ACLR
Resetn => SRAM_write_data[2]~reg0.ACLR
Resetn => SRAM_write_data[3]~reg0.ACLR
Resetn => SRAM_write_data[4]~reg0.ACLR
Resetn => SRAM_write_data[5]~reg0.ACLR
Resetn => SRAM_write_data[6]~reg0.ACLR
Resetn => SRAM_write_data[7]~reg0.ACLR
Resetn => SRAM_write_data[8]~reg0.ACLR
Resetn => SRAM_write_data[9]~reg0.ACLR
Resetn => SRAM_write_data[10]~reg0.ACLR
Resetn => SRAM_write_data[11]~reg0.ACLR
Resetn => SRAM_write_data[12]~reg0.ACLR
Resetn => SRAM_write_data[13]~reg0.ACLR
Resetn => SRAM_write_data[14]~reg0.ACLR
Resetn => SRAM_write_data[15]~reg0.ACLR
Resetn => SRAM_we_n~reg0.PRESET
Resetn => state~10.DATAIN
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WS_done <= WS_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
WS_start => state.OUTPUTSELECT
WS_start => state.OUTPUTSELECT
WS_start => state.OUTPUTSELECT
WS_start => state.OUTPUTSELECT
WS_start => state.OUTPUTSELECT
WS_start => state.OUTPUTSELECT
WS_start => state.OUTPUTSELECT
S_read_data[0] => ~NO_FANOUT~
S_read_data[1] => ~NO_FANOUT~
S_read_data[2] => ~NO_FANOUT~
S_read_data[3] => ~NO_FANOUT~
S_read_data[4] => ~NO_FANOUT~
S_read_data[5] => ~NO_FANOUT~
S_read_data[6] => ~NO_FANOUT~
S_read_data[7] => ~NO_FANOUT~
S_read_data[8] => LessThan0.IN32
S_read_data[8] => LessThan1.IN32
S_read_data[8] => clipped_read_data.DATAA
S_read_data[9] => LessThan0.IN31
S_read_data[9] => LessThan1.IN31
S_read_data[9] => clipped_read_data.DATAA
S_read_data[10] => LessThan0.IN30
S_read_data[10] => LessThan1.IN30
S_read_data[10] => clipped_read_data.DATAA
S_read_data[11] => LessThan0.IN29
S_read_data[11] => LessThan1.IN29
S_read_data[11] => clipped_read_data.DATAA
S_read_data[12] => LessThan0.IN28
S_read_data[12] => LessThan1.IN28
S_read_data[12] => clipped_read_data.DATAA
S_read_data[13] => LessThan0.IN27
S_read_data[13] => LessThan1.IN27
S_read_data[13] => clipped_read_data.DATAA
S_read_data[14] => LessThan0.IN26
S_read_data[14] => LessThan1.IN26
S_read_data[14] => clipped_read_data.DATAA
S_read_data[15] => LessThan0.IN25
S_read_data[15] => LessThan1.IN25
S_read_data[15] => clipped_read_data.DATAA
S_read_data[16] => LessThan0.IN24
S_read_data[16] => LessThan1.IN24
S_read_data[17] => LessThan0.IN23
S_read_data[17] => LessThan1.IN23
S_read_data[18] => LessThan0.IN22
S_read_data[18] => LessThan1.IN22
S_read_data[19] => LessThan0.IN21
S_read_data[19] => LessThan1.IN21
S_read_data[20] => LessThan0.IN20
S_read_data[20] => LessThan1.IN20
S_read_data[21] => LessThan0.IN19
S_read_data[21] => LessThan1.IN19
S_read_data[22] => LessThan0.IN18
S_read_data[22] => LessThan1.IN18
S_read_data[23] => LessThan0.IN17
S_read_data[23] => LessThan1.IN17
S_read_data[24] => ~NO_FANOUT~
S_read_data[25] => ~NO_FANOUT~
S_read_data[26] => ~NO_FANOUT~
S_read_data[27] => ~NO_FANOUT~
S_read_data[28] => ~NO_FANOUT~
S_read_data[29] => ~NO_FANOUT~
S_read_data[30] => ~NO_FANOUT~
S_read_data[31] => ~NO_FANOUT~
S_read_address[0] <= SC[0].DB_MAX_OUTPUT_PORT_TYPE
S_read_address[1] <= SC[1].DB_MAX_OUTPUT_PORT_TYPE
S_read_address[2] <= SC[2].DB_MAX_OUTPUT_PORT_TYPE
S_read_address[3] <= SC[3].DB_MAX_OUTPUT_PORT_TYPE
S_read_address[4] <= SC[4].DB_MAX_OUTPUT_PORT_TYPE
S_read_address[5] <= SC[5].DB_MAX_OUTPUT_PORT_TYPE
S_read_address[6] <= <GND>
S_write_enable <= <GND>


|PROJECT|Milestone_2:M2_unit|FS:FS_unit
CLOCK_50_I => C_END[0].CLK
CLOCK_50_I => C_END[1].CLK
CLOCK_50_I => C_END[2].CLK
CLOCK_50_I => C_END[3].CLK
CLOCK_50_I => C_END[4].CLK
CLOCK_50_I => C_END[5].CLK
CLOCK_50_I => RB[0].CLK
CLOCK_50_I => RB[1].CLK
CLOCK_50_I => RB[2].CLK
CLOCK_50_I => RB[3].CLK
CLOCK_50_I => RB[4].CLK
CLOCK_50_I => CB[0].CLK
CLOCK_50_I => CB[1].CLK
CLOCK_50_I => CB[2].CLK
CLOCK_50_I => CB[3].CLK
CLOCK_50_I => CB[4].CLK
CLOCK_50_I => CB[5].CLK
CLOCK_50_I => SC[0].CLK
CLOCK_50_I => SC[1].CLK
CLOCK_50_I => SC[2].CLK
CLOCK_50_I => SC[3].CLK
CLOCK_50_I => SC[4].CLK
CLOCK_50_I => SC[5].CLK
CLOCK_50_I => Base_address[0].CLK
CLOCK_50_I => Base_address[1].CLK
CLOCK_50_I => Base_address[2].CLK
CLOCK_50_I => Base_address[3].CLK
CLOCK_50_I => Base_address[4].CLK
CLOCK_50_I => Base_address[5].CLK
CLOCK_50_I => Base_address[6].CLK
CLOCK_50_I => Base_address[7].CLK
CLOCK_50_I => Base_address[8].CLK
CLOCK_50_I => Base_address[9].CLK
CLOCK_50_I => Base_address[10].CLK
CLOCK_50_I => Base_address[11].CLK
CLOCK_50_I => Base_address[12].CLK
CLOCK_50_I => Base_address[13].CLK
CLOCK_50_I => Base_address[14].CLK
CLOCK_50_I => Base_address[15].CLK
CLOCK_50_I => Base_address[16].CLK
CLOCK_50_I => Base_address[17].CLK
CLOCK_50_I => SRAM_address[0]~reg0.CLK
CLOCK_50_I => SRAM_address[1]~reg0.CLK
CLOCK_50_I => SRAM_address[2]~reg0.CLK
CLOCK_50_I => SRAM_address[3]~reg0.CLK
CLOCK_50_I => SRAM_address[4]~reg0.CLK
CLOCK_50_I => SRAM_address[5]~reg0.CLK
CLOCK_50_I => SRAM_address[6]~reg0.CLK
CLOCK_50_I => SRAM_address[7]~reg0.CLK
CLOCK_50_I => SRAM_address[8]~reg0.CLK
CLOCK_50_I => SRAM_address[9]~reg0.CLK
CLOCK_50_I => SRAM_address[10]~reg0.CLK
CLOCK_50_I => SRAM_address[11]~reg0.CLK
CLOCK_50_I => SRAM_address[12]~reg0.CLK
CLOCK_50_I => SRAM_address[13]~reg0.CLK
CLOCK_50_I => SRAM_address[14]~reg0.CLK
CLOCK_50_I => SRAM_address[15]~reg0.CLK
CLOCK_50_I => SRAM_address[16]~reg0.CLK
CLOCK_50_I => SRAM_address[17]~reg0.CLK
CLOCK_50_I => FS_write_enable~reg0.CLK
CLOCK_50_I => FS_memory_end~reg0.CLK
CLOCK_50_I => FS_done~reg0.CLK
CLOCK_50_I => state~6.DATAIN
Resetn => C_END[0].PRESET
Resetn => C_END[1].PRESET
Resetn => C_END[2].PRESET
Resetn => C_END[3].ACLR
Resetn => C_END[4].ACLR
Resetn => C_END[5].PRESET
Resetn => RB[0].ACLR
Resetn => RB[1].ACLR
Resetn => RB[2].ACLR
Resetn => RB[3].ACLR
Resetn => RB[4].ACLR
Resetn => CB[0].ACLR
Resetn => CB[1].ACLR
Resetn => CB[2].ACLR
Resetn => CB[3].ACLR
Resetn => CB[4].ACLR
Resetn => CB[5].ACLR
Resetn => SC[0].ACLR
Resetn => SC[1].ACLR
Resetn => SC[2].ACLR
Resetn => SC[3].ACLR
Resetn => SC[4].ACLR
Resetn => SC[5].ACLR
Resetn => Base_address[0].ACLR
Resetn => Base_address[1].ACLR
Resetn => Base_address[2].ACLR
Resetn => Base_address[3].ACLR
Resetn => Base_address[4].ACLR
Resetn => Base_address[5].ACLR
Resetn => Base_address[6].ACLR
Resetn => Base_address[7].ACLR
Resetn => Base_address[8].ACLR
Resetn => Base_address[9].ACLR
Resetn => Base_address[10].PRESET
Resetn => Base_address[11].PRESET
Resetn => Base_address[12].ACLR
Resetn => Base_address[13].PRESET
Resetn => Base_address[14].ACLR
Resetn => Base_address[15].ACLR
Resetn => Base_address[16].PRESET
Resetn => Base_address[17].ACLR
Resetn => SRAM_address[0]~reg0.ACLR
Resetn => SRAM_address[1]~reg0.ACLR
Resetn => SRAM_address[2]~reg0.ACLR
Resetn => SRAM_address[3]~reg0.ACLR
Resetn => SRAM_address[4]~reg0.ACLR
Resetn => SRAM_address[5]~reg0.ACLR
Resetn => SRAM_address[6]~reg0.ACLR
Resetn => SRAM_address[7]~reg0.ACLR
Resetn => SRAM_address[8]~reg0.ACLR
Resetn => SRAM_address[9]~reg0.ACLR
Resetn => SRAM_address[10]~reg0.ACLR
Resetn => SRAM_address[11]~reg0.ACLR
Resetn => SRAM_address[12]~reg0.ACLR
Resetn => SRAM_address[13]~reg0.ACLR
Resetn => SRAM_address[14]~reg0.ACLR
Resetn => SRAM_address[15]~reg0.ACLR
Resetn => SRAM_address[16]~reg0.ACLR
Resetn => SRAM_address[17]~reg0.ACLR
Resetn => FS_write_enable~reg0.ACLR
Resetn => FS_memory_end~reg0.ACLR
Resetn => FS_done~reg0.ACLR
Resetn => state~8.DATAIN
FS_done <= FS_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
FS_memory_end <= FS_memory_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
FS_start => state.OUTPUTSELECT
FS_start => state.OUTPUTSELECT
FS_start => state.OUTPUTSELECT
FS_start => state.OUTPUTSELECT
FS_start => state.OUTPUTSELECT
FS_start => state.OUTPUTSELECT
FS_start => state.OUTPUTSELECT
FS_start => state.OUTPUTSELECT
FS_start => state.OUTPUTSELECT
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => FS_write_data[0].DATAIN
SRAM_read_data[1] => FS_write_data[1].DATAIN
SRAM_read_data[2] => FS_write_data[2].DATAIN
SRAM_read_data[3] => FS_write_data[3].DATAIN
SRAM_read_data[4] => FS_write_data[4].DATAIN
SRAM_read_data[5] => FS_write_data[5].DATAIN
SRAM_read_data[6] => FS_write_data[6].DATAIN
SRAM_read_data[7] => FS_write_data[7].DATAIN
SRAM_read_data[8] => FS_write_data[8].DATAIN
SRAM_read_data[9] => FS_write_data[9].DATAIN
SRAM_read_data[10] => FS_write_data[10].DATAIN
SRAM_read_data[11] => FS_write_data[11].DATAIN
SRAM_read_data[12] => FS_write_data[12].DATAIN
SRAM_read_data[13] => FS_write_data[13].DATAIN
SRAM_read_data[14] => FS_write_data[14].DATAIN
SRAM_read_data[15] => FS_write_data[15].DATAIN
SRAM_read_data[15] => FS_write_data[31].DATAIN
SRAM_read_data[15] => FS_write_data[30].DATAIN
SRAM_read_data[15] => FS_write_data[29].DATAIN
SRAM_read_data[15] => FS_write_data[28].DATAIN
SRAM_read_data[15] => FS_write_data[27].DATAIN
SRAM_read_data[15] => FS_write_data[26].DATAIN
SRAM_read_data[15] => FS_write_data[25].DATAIN
SRAM_read_data[15] => FS_write_data[24].DATAIN
SRAM_read_data[15] => FS_write_data[23].DATAIN
SRAM_read_data[15] => FS_write_data[22].DATAIN
SRAM_read_data[15] => FS_write_data[21].DATAIN
SRAM_read_data[15] => FS_write_data[20].DATAIN
SRAM_read_data[15] => FS_write_data[19].DATAIN
SRAM_read_data[15] => FS_write_data[18].DATAIN
SRAM_read_data[15] => FS_write_data[17].DATAIN
SRAM_read_data[15] => FS_write_data[16].DATAIN
FS_write_data[0] <= SRAM_read_data[0].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[1] <= SRAM_read_data[1].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[2] <= SRAM_read_data[2].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[3] <= SRAM_read_data[3].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[4] <= SRAM_read_data[4].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[5] <= SRAM_read_data[5].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[6] <= SRAM_read_data[6].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[7] <= SRAM_read_data[7].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[8] <= SRAM_read_data[8].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[9] <= SRAM_read_data[9].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[10] <= SRAM_read_data[10].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[11] <= SRAM_read_data[11].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[12] <= SRAM_read_data[12].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[13] <= SRAM_read_data[13].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[14] <= SRAM_read_data[14].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[15] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[16] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[17] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[18] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[19] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[20] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[21] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[22] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[23] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[24] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[25] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[26] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[27] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[28] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[29] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[30] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_data[31] <= SRAM_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
FS_write_address[0] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
FS_write_address[1] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
FS_write_address[2] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
FS_write_address[3] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
FS_write_address[4] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
FS_write_address[5] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
FS_write_address[6] <= <VCC>
FS_write_enable <= FS_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|Milestone_2:M2_unit|MATRIX_MULTIPLIER:MM_unit_CT
CLOCK_50_I => first_run.CLK
CLOCK_50_I => w_counter[0].CLK
CLOCK_50_I => w_counter[1].CLK
CLOCK_50_I => w_counter[2].CLK
CLOCK_50_I => w_counter[3].CLK
CLOCK_50_I => w_counter[4].CLK
CLOCK_50_I => w_counter[5].CLK
CLOCK_50_I => w_counter[6].CLK
CLOCK_50_I => god_counter[0].CLK
CLOCK_50_I => god_counter[1].CLK
CLOCK_50_I => god_counter[2].CLK
CLOCK_50_I => god_counter[3].CLK
CLOCK_50_I => god_counter[4].CLK
CLOCK_50_I => god_counter[5].CLK
CLOCK_50_I => god_counter[6].CLK
CLOCK_50_I => MM_done~reg0.CLK
CLOCK_50_I => P_write_enable~reg0.CLK
CLOCK_50_I => P_write_address[0]~reg0.CLK
CLOCK_50_I => P_write_address[1]~reg0.CLK
CLOCK_50_I => P_write_address[2]~reg0.CLK
CLOCK_50_I => P_write_address[3]~reg0.CLK
CLOCK_50_I => P_write_address[4]~reg0.CLK
CLOCK_50_I => P_write_address[5]~reg0.CLK
CLOCK_50_I => P_write_address[6]~reg0.CLK
CLOCK_50_I => P_write_data[0]~reg0.CLK
CLOCK_50_I => P_write_data[1]~reg0.CLK
CLOCK_50_I => P_write_data[2]~reg0.CLK
CLOCK_50_I => P_write_data[3]~reg0.CLK
CLOCK_50_I => P_write_data[4]~reg0.CLK
CLOCK_50_I => P_write_data[5]~reg0.CLK
CLOCK_50_I => P_write_data[6]~reg0.CLK
CLOCK_50_I => P_write_data[7]~reg0.CLK
CLOCK_50_I => P_write_data[8]~reg0.CLK
CLOCK_50_I => P_write_data[9]~reg0.CLK
CLOCK_50_I => P_write_data[10]~reg0.CLK
CLOCK_50_I => P_write_data[11]~reg0.CLK
CLOCK_50_I => P_write_data[12]~reg0.CLK
CLOCK_50_I => P_write_data[13]~reg0.CLK
CLOCK_50_I => P_write_data[14]~reg0.CLK
CLOCK_50_I => P_write_data[15]~reg0.CLK
CLOCK_50_I => P_write_data[16]~reg0.CLK
CLOCK_50_I => P_write_data[17]~reg0.CLK
CLOCK_50_I => P_write_data[18]~reg0.CLK
CLOCK_50_I => P_write_data[19]~reg0.CLK
CLOCK_50_I => P_write_data[20]~reg0.CLK
CLOCK_50_I => P_write_data[21]~reg0.CLK
CLOCK_50_I => P_write_data[22]~reg0.CLK
CLOCK_50_I => P_write_data[23]~reg0.CLK
CLOCK_50_I => P_write_data[24]~reg0.CLK
CLOCK_50_I => P_write_data[25]~reg0.CLK
CLOCK_50_I => P_write_data[26]~reg0.CLK
CLOCK_50_I => P_write_data[27]~reg0.CLK
CLOCK_50_I => P_write_data[28]~reg0.CLK
CLOCK_50_I => P_write_data[29]~reg0.CLK
CLOCK_50_I => P_write_data[30]~reg0.CLK
CLOCK_50_I => P_write_data[31]~reg0.CLK
CLOCK_50_I => product_counter[0].CLK
CLOCK_50_I => product_counter[1].CLK
CLOCK_50_I => product_counter[2].CLK
CLOCK_50_I => product_counter[3].CLK
CLOCK_50_I => product_counter[4].CLK
CLOCK_50_I => product_counter[5].CLK
CLOCK_50_I => product_out[0][8].CLK
CLOCK_50_I => product_out[0][9].CLK
CLOCK_50_I => product_out[0][10].CLK
CLOCK_50_I => product_out[0][11].CLK
CLOCK_50_I => product_out[0][12].CLK
CLOCK_50_I => product_out[0][13].CLK
CLOCK_50_I => product_out[0][14].CLK
CLOCK_50_I => product_out[0][15].CLK
CLOCK_50_I => product_out[0][16].CLK
CLOCK_50_I => product_out[0][17].CLK
CLOCK_50_I => product_out[0][18].CLK
CLOCK_50_I => product_out[0][19].CLK
CLOCK_50_I => product_out[0][20].CLK
CLOCK_50_I => product_out[0][21].CLK
CLOCK_50_I => product_out[0][22].CLK
CLOCK_50_I => product_out[0][23].CLK
CLOCK_50_I => product_out[0][24].CLK
CLOCK_50_I => product_out[0][25].CLK
CLOCK_50_I => product_out[0][26].CLK
CLOCK_50_I => product_out[0][27].CLK
CLOCK_50_I => product_out[0][28].CLK
CLOCK_50_I => product_out[0][29].CLK
CLOCK_50_I => product_out[0][30].CLK
CLOCK_50_I => product_out[0][31].CLK
CLOCK_50_I => product_out[1][8].CLK
CLOCK_50_I => product_out[1][9].CLK
CLOCK_50_I => product_out[1][10].CLK
CLOCK_50_I => product_out[1][11].CLK
CLOCK_50_I => product_out[1][12].CLK
CLOCK_50_I => product_out[1][13].CLK
CLOCK_50_I => product_out[1][14].CLK
CLOCK_50_I => product_out[1][15].CLK
CLOCK_50_I => product_out[1][16].CLK
CLOCK_50_I => product_out[1][17].CLK
CLOCK_50_I => product_out[1][18].CLK
CLOCK_50_I => product_out[1][19].CLK
CLOCK_50_I => product_out[1][20].CLK
CLOCK_50_I => product_out[1][21].CLK
CLOCK_50_I => product_out[1][22].CLK
CLOCK_50_I => product_out[1][23].CLK
CLOCK_50_I => product_out[1][24].CLK
CLOCK_50_I => product_out[1][25].CLK
CLOCK_50_I => product_out[1][26].CLK
CLOCK_50_I => product_out[1][27].CLK
CLOCK_50_I => product_out[1][28].CLK
CLOCK_50_I => product_out[1][29].CLK
CLOCK_50_I => product_out[1][30].CLK
CLOCK_50_I => product_out[1][31].CLK
CLOCK_50_I => product_out[2][8].CLK
CLOCK_50_I => product_out[2][9].CLK
CLOCK_50_I => product_out[2][10].CLK
CLOCK_50_I => product_out[2][11].CLK
CLOCK_50_I => product_out[2][12].CLK
CLOCK_50_I => product_out[2][13].CLK
CLOCK_50_I => product_out[2][14].CLK
CLOCK_50_I => product_out[2][15].CLK
CLOCK_50_I => product_out[2][16].CLK
CLOCK_50_I => product_out[2][17].CLK
CLOCK_50_I => product_out[2][18].CLK
CLOCK_50_I => product_out[2][19].CLK
CLOCK_50_I => product_out[2][20].CLK
CLOCK_50_I => product_out[2][21].CLK
CLOCK_50_I => product_out[2][22].CLK
CLOCK_50_I => product_out[2][23].CLK
CLOCK_50_I => product_out[2][24].CLK
CLOCK_50_I => product_out[2][25].CLK
CLOCK_50_I => product_out[2][26].CLK
CLOCK_50_I => product_out[2][27].CLK
CLOCK_50_I => product_out[2][28].CLK
CLOCK_50_I => product_out[2][29].CLK
CLOCK_50_I => product_out[2][30].CLK
CLOCK_50_I => product_out[2][31].CLK
CLOCK_50_I => product_out[3][8].CLK
CLOCK_50_I => product_out[3][9].CLK
CLOCK_50_I => product_out[3][10].CLK
CLOCK_50_I => product_out[3][11].CLK
CLOCK_50_I => product_out[3][12].CLK
CLOCK_50_I => product_out[3][13].CLK
CLOCK_50_I => product_out[3][14].CLK
CLOCK_50_I => product_out[3][15].CLK
CLOCK_50_I => product_out[3][16].CLK
CLOCK_50_I => product_out[3][17].CLK
CLOCK_50_I => product_out[3][18].CLK
CLOCK_50_I => product_out[3][19].CLK
CLOCK_50_I => product_out[3][20].CLK
CLOCK_50_I => product_out[3][21].CLK
CLOCK_50_I => product_out[3][22].CLK
CLOCK_50_I => product_out[3][23].CLK
CLOCK_50_I => product_out[3][24].CLK
CLOCK_50_I => product_out[3][25].CLK
CLOCK_50_I => product_out[3][26].CLK
CLOCK_50_I => product_out[3][27].CLK
CLOCK_50_I => product_out[3][28].CLK
CLOCK_50_I => product_out[3][29].CLK
CLOCK_50_I => product_out[3][30].CLK
CLOCK_50_I => product_out[3][31].CLK
CLOCK_50_I => product[0][0].CLK
CLOCK_50_I => product[0][1].CLK
CLOCK_50_I => product[0][2].CLK
CLOCK_50_I => product[0][3].CLK
CLOCK_50_I => product[0][4].CLK
CLOCK_50_I => product[0][5].CLK
CLOCK_50_I => product[0][6].CLK
CLOCK_50_I => product[0][7].CLK
CLOCK_50_I => product[0][8].CLK
CLOCK_50_I => product[0][9].CLK
CLOCK_50_I => product[0][10].CLK
CLOCK_50_I => product[0][11].CLK
CLOCK_50_I => product[0][12].CLK
CLOCK_50_I => product[0][13].CLK
CLOCK_50_I => product[0][14].CLK
CLOCK_50_I => product[0][15].CLK
CLOCK_50_I => product[0][16].CLK
CLOCK_50_I => product[0][17].CLK
CLOCK_50_I => product[0][18].CLK
CLOCK_50_I => product[0][19].CLK
CLOCK_50_I => product[0][20].CLK
CLOCK_50_I => product[0][21].CLK
CLOCK_50_I => product[0][22].CLK
CLOCK_50_I => product[0][23].CLK
CLOCK_50_I => product[0][24].CLK
CLOCK_50_I => product[0][25].CLK
CLOCK_50_I => product[0][26].CLK
CLOCK_50_I => product[0][27].CLK
CLOCK_50_I => product[0][28].CLK
CLOCK_50_I => product[0][29].CLK
CLOCK_50_I => product[0][30].CLK
CLOCK_50_I => product[0][31].CLK
CLOCK_50_I => product[1][0].CLK
CLOCK_50_I => product[1][1].CLK
CLOCK_50_I => product[1][2].CLK
CLOCK_50_I => product[1][3].CLK
CLOCK_50_I => product[1][4].CLK
CLOCK_50_I => product[1][5].CLK
CLOCK_50_I => product[1][6].CLK
CLOCK_50_I => product[1][7].CLK
CLOCK_50_I => product[1][8].CLK
CLOCK_50_I => product[1][9].CLK
CLOCK_50_I => product[1][10].CLK
CLOCK_50_I => product[1][11].CLK
CLOCK_50_I => product[1][12].CLK
CLOCK_50_I => product[1][13].CLK
CLOCK_50_I => product[1][14].CLK
CLOCK_50_I => product[1][15].CLK
CLOCK_50_I => product[1][16].CLK
CLOCK_50_I => product[1][17].CLK
CLOCK_50_I => product[1][18].CLK
CLOCK_50_I => product[1][19].CLK
CLOCK_50_I => product[1][20].CLK
CLOCK_50_I => product[1][21].CLK
CLOCK_50_I => product[1][22].CLK
CLOCK_50_I => product[1][23].CLK
CLOCK_50_I => product[1][24].CLK
CLOCK_50_I => product[1][25].CLK
CLOCK_50_I => product[1][26].CLK
CLOCK_50_I => product[1][27].CLK
CLOCK_50_I => product[1][28].CLK
CLOCK_50_I => product[1][29].CLK
CLOCK_50_I => product[1][30].CLK
CLOCK_50_I => product[1][31].CLK
CLOCK_50_I => product[2][0].CLK
CLOCK_50_I => product[2][1].CLK
CLOCK_50_I => product[2][2].CLK
CLOCK_50_I => product[2][3].CLK
CLOCK_50_I => product[2][4].CLK
CLOCK_50_I => product[2][5].CLK
CLOCK_50_I => product[2][6].CLK
CLOCK_50_I => product[2][7].CLK
CLOCK_50_I => product[2][8].CLK
CLOCK_50_I => product[2][9].CLK
CLOCK_50_I => product[2][10].CLK
CLOCK_50_I => product[2][11].CLK
CLOCK_50_I => product[2][12].CLK
CLOCK_50_I => product[2][13].CLK
CLOCK_50_I => product[2][14].CLK
CLOCK_50_I => product[2][15].CLK
CLOCK_50_I => product[2][16].CLK
CLOCK_50_I => product[2][17].CLK
CLOCK_50_I => product[2][18].CLK
CLOCK_50_I => product[2][19].CLK
CLOCK_50_I => product[2][20].CLK
CLOCK_50_I => product[2][21].CLK
CLOCK_50_I => product[2][22].CLK
CLOCK_50_I => product[2][23].CLK
CLOCK_50_I => product[2][24].CLK
CLOCK_50_I => product[2][25].CLK
CLOCK_50_I => product[2][26].CLK
CLOCK_50_I => product[2][27].CLK
CLOCK_50_I => product[2][28].CLK
CLOCK_50_I => product[2][29].CLK
CLOCK_50_I => product[2][30].CLK
CLOCK_50_I => product[2][31].CLK
CLOCK_50_I => product[3][0].CLK
CLOCK_50_I => product[3][1].CLK
CLOCK_50_I => product[3][2].CLK
CLOCK_50_I => product[3][3].CLK
CLOCK_50_I => product[3][4].CLK
CLOCK_50_I => product[3][5].CLK
CLOCK_50_I => product[3][6].CLK
CLOCK_50_I => product[3][7].CLK
CLOCK_50_I => product[3][8].CLK
CLOCK_50_I => product[3][9].CLK
CLOCK_50_I => product[3][10].CLK
CLOCK_50_I => product[3][11].CLK
CLOCK_50_I => product[3][12].CLK
CLOCK_50_I => product[3][13].CLK
CLOCK_50_I => product[3][14].CLK
CLOCK_50_I => product[3][15].CLK
CLOCK_50_I => product[3][16].CLK
CLOCK_50_I => product[3][17].CLK
CLOCK_50_I => product[3][18].CLK
CLOCK_50_I => product[3][19].CLK
CLOCK_50_I => product[3][20].CLK
CLOCK_50_I => product[3][21].CLK
CLOCK_50_I => product[3][22].CLK
CLOCK_50_I => product[3][23].CLK
CLOCK_50_I => product[3][24].CLK
CLOCK_50_I => product[3][25].CLK
CLOCK_50_I => product[3][26].CLK
CLOCK_50_I => product[3][27].CLK
CLOCK_50_I => product[3][28].CLK
CLOCK_50_I => product[3][29].CLK
CLOCK_50_I => product[3][30].CLK
CLOCK_50_I => product[3][31].CLK
CLOCK_50_I => state~9.DATAIN
Resetn => P_write_enable~reg0.ACLR
Resetn => P_write_address[0]~reg0.ACLR
Resetn => P_write_address[1]~reg0.ACLR
Resetn => P_write_address[2]~reg0.ACLR
Resetn => P_write_address[3]~reg0.ACLR
Resetn => P_write_address[4]~reg0.ACLR
Resetn => P_write_address[5]~reg0.ACLR
Resetn => P_write_address[6]~reg0.ACLR
Resetn => P_write_data[0]~reg0.ACLR
Resetn => P_write_data[1]~reg0.ACLR
Resetn => P_write_data[2]~reg0.ACLR
Resetn => P_write_data[3]~reg0.ACLR
Resetn => P_write_data[4]~reg0.ACLR
Resetn => P_write_data[5]~reg0.ACLR
Resetn => P_write_data[6]~reg0.ACLR
Resetn => P_write_data[7]~reg0.ACLR
Resetn => P_write_data[8]~reg0.ACLR
Resetn => P_write_data[9]~reg0.ACLR
Resetn => P_write_data[10]~reg0.ACLR
Resetn => P_write_data[11]~reg0.ACLR
Resetn => P_write_data[12]~reg0.ACLR
Resetn => P_write_data[13]~reg0.ACLR
Resetn => P_write_data[14]~reg0.ACLR
Resetn => P_write_data[15]~reg0.ACLR
Resetn => P_write_data[16]~reg0.ACLR
Resetn => P_write_data[17]~reg0.ACLR
Resetn => P_write_data[18]~reg0.ACLR
Resetn => P_write_data[19]~reg0.ACLR
Resetn => P_write_data[20]~reg0.ACLR
Resetn => P_write_data[21]~reg0.ACLR
Resetn => P_write_data[22]~reg0.ACLR
Resetn => P_write_data[23]~reg0.ACLR
Resetn => P_write_data[24]~reg0.ACLR
Resetn => P_write_data[25]~reg0.ACLR
Resetn => P_write_data[26]~reg0.ACLR
Resetn => P_write_data[27]~reg0.ACLR
Resetn => P_write_data[28]~reg0.ACLR
Resetn => P_write_data[29]~reg0.ACLR
Resetn => P_write_data[30]~reg0.ACLR
Resetn => P_write_data[31]~reg0.ACLR
Resetn => product_counter[0].ACLR
Resetn => product_counter[1].ACLR
Resetn => product_counter[2].ACLR
Resetn => product_counter[3].ACLR
Resetn => product_counter[4].ACLR
Resetn => product_counter[5].ACLR
Resetn => product_out[0][8].ACLR
Resetn => product_out[0][9].ACLR
Resetn => product_out[0][10].ACLR
Resetn => product_out[0][11].ACLR
Resetn => product_out[0][12].ACLR
Resetn => product_out[0][13].ACLR
Resetn => product_out[0][14].ACLR
Resetn => product_out[0][15].ACLR
Resetn => product_out[0][16].ACLR
Resetn => product_out[0][17].ACLR
Resetn => product_out[0][18].ACLR
Resetn => product_out[0][19].ACLR
Resetn => product_out[0][20].ACLR
Resetn => product_out[0][21].ACLR
Resetn => product_out[0][22].ACLR
Resetn => product_out[0][23].ACLR
Resetn => product_out[0][24].ACLR
Resetn => product_out[0][25].ACLR
Resetn => product_out[0][26].ACLR
Resetn => product_out[0][27].ACLR
Resetn => product_out[0][28].ACLR
Resetn => product_out[0][29].ACLR
Resetn => product_out[0][30].ACLR
Resetn => product_out[0][31].ACLR
Resetn => product_out[1][8].ACLR
Resetn => product_out[1][9].ACLR
Resetn => product_out[1][10].ACLR
Resetn => product_out[1][11].ACLR
Resetn => product_out[1][12].ACLR
Resetn => product_out[1][13].ACLR
Resetn => product_out[1][14].ACLR
Resetn => product_out[1][15].ACLR
Resetn => product_out[1][16].ACLR
Resetn => product_out[1][17].ACLR
Resetn => product_out[1][18].ACLR
Resetn => product_out[1][19].ACLR
Resetn => product_out[1][20].ACLR
Resetn => product_out[1][21].ACLR
Resetn => product_out[1][22].ACLR
Resetn => product_out[1][23].ACLR
Resetn => product_out[1][24].ACLR
Resetn => product_out[1][25].ACLR
Resetn => product_out[1][26].ACLR
Resetn => product_out[1][27].ACLR
Resetn => product_out[1][28].ACLR
Resetn => product_out[1][29].ACLR
Resetn => product_out[1][30].ACLR
Resetn => product_out[1][31].ACLR
Resetn => product_out[2][8].ACLR
Resetn => product_out[2][9].ACLR
Resetn => product_out[2][10].ACLR
Resetn => product_out[2][11].ACLR
Resetn => product_out[2][12].ACLR
Resetn => product_out[2][13].ACLR
Resetn => product_out[2][14].ACLR
Resetn => product_out[2][15].ACLR
Resetn => product_out[2][16].ACLR
Resetn => product_out[2][17].ACLR
Resetn => product_out[2][18].ACLR
Resetn => product_out[2][19].ACLR
Resetn => product_out[2][20].ACLR
Resetn => product_out[2][21].ACLR
Resetn => product_out[2][22].ACLR
Resetn => product_out[2][23].ACLR
Resetn => product_out[2][24].ACLR
Resetn => product_out[2][25].ACLR
Resetn => product_out[2][26].ACLR
Resetn => product_out[2][27].ACLR
Resetn => product_out[2][28].ACLR
Resetn => product_out[2][29].ACLR
Resetn => product_out[2][30].ACLR
Resetn => product_out[2][31].ACLR
Resetn => product_out[3][8].ACLR
Resetn => product_out[3][9].ACLR
Resetn => product_out[3][10].ACLR
Resetn => product_out[3][11].ACLR
Resetn => product_out[3][12].ACLR
Resetn => product_out[3][13].ACLR
Resetn => product_out[3][14].ACLR
Resetn => product_out[3][15].ACLR
Resetn => product_out[3][16].ACLR
Resetn => product_out[3][17].ACLR
Resetn => product_out[3][18].ACLR
Resetn => product_out[3][19].ACLR
Resetn => product_out[3][20].ACLR
Resetn => product_out[3][21].ACLR
Resetn => product_out[3][22].ACLR
Resetn => product_out[3][23].ACLR
Resetn => product_out[3][24].ACLR
Resetn => product_out[3][25].ACLR
Resetn => product_out[3][26].ACLR
Resetn => product_out[3][27].ACLR
Resetn => product_out[3][28].ACLR
Resetn => product_out[3][29].ACLR
Resetn => product_out[3][30].ACLR
Resetn => product_out[3][31].ACLR
Resetn => product[0][0].ACLR
Resetn => product[0][1].ACLR
Resetn => product[0][2].ACLR
Resetn => product[0][3].ACLR
Resetn => product[0][4].ACLR
Resetn => product[0][5].ACLR
Resetn => product[0][6].ACLR
Resetn => product[0][7].ACLR
Resetn => product[0][8].ACLR
Resetn => product[0][9].ACLR
Resetn => product[0][10].ACLR
Resetn => product[0][11].ACLR
Resetn => product[0][12].ACLR
Resetn => product[0][13].ACLR
Resetn => product[0][14].ACLR
Resetn => product[0][15].ACLR
Resetn => product[0][16].ACLR
Resetn => product[0][17].ACLR
Resetn => product[0][18].ACLR
Resetn => product[0][19].ACLR
Resetn => product[0][20].ACLR
Resetn => product[0][21].ACLR
Resetn => product[0][22].ACLR
Resetn => product[0][23].ACLR
Resetn => product[0][24].ACLR
Resetn => product[0][25].ACLR
Resetn => product[0][26].ACLR
Resetn => product[0][27].ACLR
Resetn => product[0][28].ACLR
Resetn => product[0][29].ACLR
Resetn => product[0][30].ACLR
Resetn => product[0][31].ACLR
Resetn => product[1][0].ACLR
Resetn => product[1][1].ACLR
Resetn => product[1][2].ACLR
Resetn => product[1][3].ACLR
Resetn => product[1][4].ACLR
Resetn => product[1][5].ACLR
Resetn => product[1][6].ACLR
Resetn => product[1][7].ACLR
Resetn => product[1][8].ACLR
Resetn => product[1][9].ACLR
Resetn => product[1][10].ACLR
Resetn => product[1][11].ACLR
Resetn => product[1][12].ACLR
Resetn => product[1][13].ACLR
Resetn => product[1][14].ACLR
Resetn => product[1][15].ACLR
Resetn => product[1][16].ACLR
Resetn => product[1][17].ACLR
Resetn => product[1][18].ACLR
Resetn => product[1][19].ACLR
Resetn => product[1][20].ACLR
Resetn => product[1][21].ACLR
Resetn => product[1][22].ACLR
Resetn => product[1][23].ACLR
Resetn => product[1][24].ACLR
Resetn => product[1][25].ACLR
Resetn => product[1][26].ACLR
Resetn => product[1][27].ACLR
Resetn => product[1][28].ACLR
Resetn => product[1][29].ACLR
Resetn => product[1][30].ACLR
Resetn => product[1][31].ACLR
Resetn => product[2][0].ACLR
Resetn => product[2][1].ACLR
Resetn => product[2][2].ACLR
Resetn => product[2][3].ACLR
Resetn => product[2][4].ACLR
Resetn => product[2][5].ACLR
Resetn => product[2][6].ACLR
Resetn => product[2][7].ACLR
Resetn => product[2][8].ACLR
Resetn => product[2][9].ACLR
Resetn => product[2][10].ACLR
Resetn => product[2][11].ACLR
Resetn => product[2][12].ACLR
Resetn => product[2][13].ACLR
Resetn => product[2][14].ACLR
Resetn => product[2][15].ACLR
Resetn => product[2][16].ACLR
Resetn => product[2][17].ACLR
Resetn => product[2][18].ACLR
Resetn => product[2][19].ACLR
Resetn => product[2][20].ACLR
Resetn => product[2][21].ACLR
Resetn => product[2][22].ACLR
Resetn => product[2][23].ACLR
Resetn => product[2][24].ACLR
Resetn => product[2][25].ACLR
Resetn => product[2][26].ACLR
Resetn => product[2][27].ACLR
Resetn => product[2][28].ACLR
Resetn => product[2][29].ACLR
Resetn => product[2][30].ACLR
Resetn => product[2][31].ACLR
Resetn => product[3][0].ACLR
Resetn => product[3][1].ACLR
Resetn => product[3][2].ACLR
Resetn => product[3][3].ACLR
Resetn => product[3][4].ACLR
Resetn => product[3][5].ACLR
Resetn => product[3][6].ACLR
Resetn => product[3][7].ACLR
Resetn => product[3][8].ACLR
Resetn => product[3][9].ACLR
Resetn => product[3][10].ACLR
Resetn => product[3][11].ACLR
Resetn => product[3][12].ACLR
Resetn => product[3][13].ACLR
Resetn => product[3][14].ACLR
Resetn => product[3][15].ACLR
Resetn => product[3][16].ACLR
Resetn => product[3][17].ACLR
Resetn => product[3][18].ACLR
Resetn => product[3][19].ACLR
Resetn => product[3][20].ACLR
Resetn => product[3][21].ACLR
Resetn => product[3][22].ACLR
Resetn => product[3][23].ACLR
Resetn => product[3][24].ACLR
Resetn => product[3][25].ACLR
Resetn => product[3][26].ACLR
Resetn => product[3][27].ACLR
Resetn => product[3][28].ACLR
Resetn => product[3][29].ACLR
Resetn => product[3][30].ACLR
Resetn => product[3][31].ACLR
Resetn => first_run.PRESET
Resetn => w_counter[0].ACLR
Resetn => w_counter[1].ACLR
Resetn => w_counter[2].ACLR
Resetn => w_counter[3].ACLR
Resetn => w_counter[4].ACLR
Resetn => w_counter[5].ACLR
Resetn => w_counter[6].ACLR
Resetn => god_counter[0].ACLR
Resetn => god_counter[1].ACLR
Resetn => god_counter[2].ACLR
Resetn => god_counter[3].ACLR
Resetn => god_counter[4].ACLR
Resetn => god_counter[5].ACLR
Resetn => god_counter[6].ACLR
Resetn => MM_done~reg0.ACLR
Resetn => state~11.DATAIN
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_done <= MM_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_S => A_read_address[6].DATAIN
A_read_data[0] => Mult0.IN31
A_read_data[0] => Mult1.IN31
A_read_data[0] => Mult2.IN31
A_read_data[0] => Mult3.IN31
A_read_data[1] => Mult0.IN30
A_read_data[1] => Mult1.IN30
A_read_data[1] => Mult2.IN30
A_read_data[1] => Mult3.IN30
A_read_data[2] => Mult0.IN29
A_read_data[2] => Mult1.IN29
A_read_data[2] => Mult2.IN29
A_read_data[2] => Mult3.IN29
A_read_data[3] => Mult0.IN28
A_read_data[3] => Mult1.IN28
A_read_data[3] => Mult2.IN28
A_read_data[3] => Mult3.IN28
A_read_data[4] => Mult0.IN27
A_read_data[4] => Mult1.IN27
A_read_data[4] => Mult2.IN27
A_read_data[4] => Mult3.IN27
A_read_data[5] => Mult0.IN26
A_read_data[5] => Mult1.IN26
A_read_data[5] => Mult2.IN26
A_read_data[5] => Mult3.IN26
A_read_data[6] => Mult0.IN25
A_read_data[6] => Mult1.IN25
A_read_data[6] => Mult2.IN25
A_read_data[6] => Mult3.IN25
A_read_data[7] => Mult0.IN24
A_read_data[7] => Mult1.IN24
A_read_data[7] => Mult2.IN24
A_read_data[7] => Mult3.IN24
A_read_data[8] => Mult0.IN23
A_read_data[8] => Mult1.IN23
A_read_data[8] => Mult2.IN23
A_read_data[8] => Mult3.IN23
A_read_data[9] => Mult0.IN22
A_read_data[9] => Mult1.IN22
A_read_data[9] => Mult2.IN22
A_read_data[9] => Mult3.IN22
A_read_data[10] => Mult0.IN21
A_read_data[10] => Mult1.IN21
A_read_data[10] => Mult2.IN21
A_read_data[10] => Mult3.IN21
A_read_data[11] => Mult0.IN20
A_read_data[11] => Mult1.IN20
A_read_data[11] => Mult2.IN20
A_read_data[11] => Mult3.IN20
A_read_data[12] => Mult0.IN19
A_read_data[12] => Mult1.IN19
A_read_data[12] => Mult2.IN19
A_read_data[12] => Mult3.IN19
A_read_data[13] => Mult0.IN18
A_read_data[13] => Mult1.IN18
A_read_data[13] => Mult2.IN18
A_read_data[13] => Mult3.IN18
A_read_data[14] => Mult0.IN17
A_read_data[14] => Mult1.IN17
A_read_data[14] => Mult2.IN17
A_read_data[14] => Mult3.IN17
A_read_data[15] => Mult0.IN16
A_read_data[15] => Mult1.IN16
A_read_data[15] => Mult2.IN16
A_read_data[15] => Mult3.IN16
A_read_data[16] => Mult0.IN15
A_read_data[16] => Mult1.IN15
A_read_data[16] => Mult2.IN15
A_read_data[16] => Mult3.IN15
A_read_data[17] => Mult0.IN14
A_read_data[17] => Mult1.IN14
A_read_data[17] => Mult2.IN14
A_read_data[17] => Mult3.IN14
A_read_data[18] => Mult0.IN13
A_read_data[18] => Mult1.IN13
A_read_data[18] => Mult2.IN13
A_read_data[18] => Mult3.IN13
A_read_data[19] => Mult0.IN12
A_read_data[19] => Mult1.IN12
A_read_data[19] => Mult2.IN12
A_read_data[19] => Mult3.IN12
A_read_data[20] => Mult0.IN11
A_read_data[20] => Mult1.IN11
A_read_data[20] => Mult2.IN11
A_read_data[20] => Mult3.IN11
A_read_data[21] => Mult0.IN10
A_read_data[21] => Mult1.IN10
A_read_data[21] => Mult2.IN10
A_read_data[21] => Mult3.IN10
A_read_data[22] => Mult0.IN9
A_read_data[22] => Mult1.IN9
A_read_data[22] => Mult2.IN9
A_read_data[22] => Mult3.IN9
A_read_data[23] => Mult0.IN8
A_read_data[23] => Mult1.IN8
A_read_data[23] => Mult2.IN8
A_read_data[23] => Mult3.IN8
A_read_data[24] => Mult0.IN7
A_read_data[24] => Mult1.IN7
A_read_data[24] => Mult2.IN7
A_read_data[24] => Mult3.IN7
A_read_data[25] => Mult0.IN6
A_read_data[25] => Mult1.IN6
A_read_data[25] => Mult2.IN6
A_read_data[25] => Mult3.IN6
A_read_data[26] => Mult0.IN5
A_read_data[26] => Mult1.IN5
A_read_data[26] => Mult2.IN5
A_read_data[26] => Mult3.IN5
A_read_data[27] => Mult0.IN4
A_read_data[27] => Mult1.IN4
A_read_data[27] => Mult2.IN4
A_read_data[27] => Mult3.IN4
A_read_data[28] => Mult0.IN3
A_read_data[28] => Mult1.IN3
A_read_data[28] => Mult2.IN3
A_read_data[28] => Mult3.IN3
A_read_data[29] => Mult0.IN2
A_read_data[29] => Mult1.IN2
A_read_data[29] => Mult2.IN2
A_read_data[29] => Mult3.IN2
A_read_data[30] => Mult0.IN1
A_read_data[30] => Mult1.IN1
A_read_data[30] => Mult2.IN1
A_read_data[30] => Mult3.IN1
A_read_data[31] => Mult0.IN0
A_read_data[31] => Mult1.IN0
A_read_data[31] => Mult2.IN0
A_read_data[31] => Mult3.IN0
A_read_address[0] <= god_counter[0].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[1] <= god_counter[1].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[2] <= god_counter[2].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[3] <= god_counter[4].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[4] <= god_counter[5].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[5] <= god_counter[6].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[6] <= T_S.DB_MAX_OUTPUT_PORT_TYPE
A_write_enable <= <GND>
C_read_data[0][0] => Mult1.IN63
C_read_data[0][1] => Mult1.IN62
C_read_data[0][2] => Mult1.IN61
C_read_data[0][3] => Mult1.IN60
C_read_data[0][4] => Mult1.IN59
C_read_data[0][5] => Mult1.IN58
C_read_data[0][6] => Mult1.IN57
C_read_data[0][7] => Mult1.IN56
C_read_data[0][8] => Mult1.IN55
C_read_data[0][9] => Mult1.IN54
C_read_data[0][10] => Mult1.IN53
C_read_data[0][11] => Mult1.IN52
C_read_data[0][12] => Mult1.IN51
C_read_data[0][13] => Mult1.IN50
C_read_data[0][14] => Mult1.IN49
C_read_data[0][15] => Mult1.IN32
C_read_data[0][15] => Mult1.IN33
C_read_data[0][15] => Mult1.IN34
C_read_data[0][15] => Mult1.IN35
C_read_data[0][15] => Mult1.IN36
C_read_data[0][15] => Mult1.IN37
C_read_data[0][15] => Mult1.IN38
C_read_data[0][15] => Mult1.IN39
C_read_data[0][15] => Mult1.IN40
C_read_data[0][15] => Mult1.IN41
C_read_data[0][15] => Mult1.IN42
C_read_data[0][15] => Mult1.IN43
C_read_data[0][15] => Mult1.IN44
C_read_data[0][15] => Mult1.IN45
C_read_data[0][15] => Mult1.IN46
C_read_data[0][15] => Mult1.IN47
C_read_data[0][15] => Mult1.IN48
C_read_data[0][16] => Mult0.IN63
C_read_data[0][17] => Mult0.IN62
C_read_data[0][18] => Mult0.IN61
C_read_data[0][19] => Mult0.IN60
C_read_data[0][20] => Mult0.IN59
C_read_data[0][21] => Mult0.IN58
C_read_data[0][22] => Mult0.IN57
C_read_data[0][23] => Mult0.IN56
C_read_data[0][24] => Mult0.IN55
C_read_data[0][25] => Mult0.IN54
C_read_data[0][26] => Mult0.IN53
C_read_data[0][27] => Mult0.IN52
C_read_data[0][28] => Mult0.IN51
C_read_data[0][29] => Mult0.IN50
C_read_data[0][30] => Mult0.IN49
C_read_data[0][31] => Mult0.IN32
C_read_data[0][31] => Mult0.IN33
C_read_data[0][31] => Mult0.IN34
C_read_data[0][31] => Mult0.IN35
C_read_data[0][31] => Mult0.IN36
C_read_data[0][31] => Mult0.IN37
C_read_data[0][31] => Mult0.IN38
C_read_data[0][31] => Mult0.IN39
C_read_data[0][31] => Mult0.IN40
C_read_data[0][31] => Mult0.IN41
C_read_data[0][31] => Mult0.IN42
C_read_data[0][31] => Mult0.IN43
C_read_data[0][31] => Mult0.IN44
C_read_data[0][31] => Mult0.IN45
C_read_data[0][31] => Mult0.IN46
C_read_data[0][31] => Mult0.IN47
C_read_data[0][31] => Mult0.IN48
C_read_data[1][0] => Mult3.IN63
C_read_data[1][1] => Mult3.IN62
C_read_data[1][2] => Mult3.IN61
C_read_data[1][3] => Mult3.IN60
C_read_data[1][4] => Mult3.IN59
C_read_data[1][5] => Mult3.IN58
C_read_data[1][6] => Mult3.IN57
C_read_data[1][7] => Mult3.IN56
C_read_data[1][8] => Mult3.IN55
C_read_data[1][9] => Mult3.IN54
C_read_data[1][10] => Mult3.IN53
C_read_data[1][11] => Mult3.IN52
C_read_data[1][12] => Mult3.IN51
C_read_data[1][13] => Mult3.IN50
C_read_data[1][14] => Mult3.IN49
C_read_data[1][15] => Mult3.IN32
C_read_data[1][15] => Mult3.IN33
C_read_data[1][15] => Mult3.IN34
C_read_data[1][15] => Mult3.IN35
C_read_data[1][15] => Mult3.IN36
C_read_data[1][15] => Mult3.IN37
C_read_data[1][15] => Mult3.IN38
C_read_data[1][15] => Mult3.IN39
C_read_data[1][15] => Mult3.IN40
C_read_data[1][15] => Mult3.IN41
C_read_data[1][15] => Mult3.IN42
C_read_data[1][15] => Mult3.IN43
C_read_data[1][15] => Mult3.IN44
C_read_data[1][15] => Mult3.IN45
C_read_data[1][15] => Mult3.IN46
C_read_data[1][15] => Mult3.IN47
C_read_data[1][15] => Mult3.IN48
C_read_data[1][16] => Mult2.IN63
C_read_data[1][17] => Mult2.IN62
C_read_data[1][18] => Mult2.IN61
C_read_data[1][19] => Mult2.IN60
C_read_data[1][20] => Mult2.IN59
C_read_data[1][21] => Mult2.IN58
C_read_data[1][22] => Mult2.IN57
C_read_data[1][23] => Mult2.IN56
C_read_data[1][24] => Mult2.IN55
C_read_data[1][25] => Mult2.IN54
C_read_data[1][26] => Mult2.IN53
C_read_data[1][27] => Mult2.IN52
C_read_data[1][28] => Mult2.IN51
C_read_data[1][29] => Mult2.IN50
C_read_data[1][30] => Mult2.IN49
C_read_data[1][31] => Mult2.IN32
C_read_data[1][31] => Mult2.IN33
C_read_data[1][31] => Mult2.IN34
C_read_data[1][31] => Mult2.IN35
C_read_data[1][31] => Mult2.IN36
C_read_data[1][31] => Mult2.IN37
C_read_data[1][31] => Mult2.IN38
C_read_data[1][31] => Mult2.IN39
C_read_data[1][31] => Mult2.IN40
C_read_data[1][31] => Mult2.IN41
C_read_data[1][31] => Mult2.IN42
C_read_data[1][31] => Mult2.IN43
C_read_data[1][31] => Mult2.IN44
C_read_data[1][31] => Mult2.IN45
C_read_data[1][31] => Mult2.IN46
C_read_data[1][31] => Mult2.IN47
C_read_data[1][31] => Mult2.IN48
C_read_address[0][0] <= <GND>
C_read_address[0][1] <= god_counter[3].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[0][2] <= god_counter[0].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[0][3] <= god_counter[1].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[0][4] <= god_counter[2].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[0][5] <= <GND>
C_read_address[0][6] <= <GND>
C_read_address[1][0] <= <VCC>
C_read_address[1][1] <= god_counter[3].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[1][2] <= god_counter[0].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[1][3] <= god_counter[1].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[1][4] <= god_counter[2].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[1][5] <= <GND>
C_read_address[1][6] <= <GND>
P_write_data[0] <= P_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[1] <= P_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[2] <= P_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[3] <= P_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[4] <= P_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[5] <= P_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[6] <= P_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[7] <= P_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[8] <= P_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[9] <= P_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[10] <= P_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[11] <= P_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[12] <= P_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[13] <= P_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[14] <= P_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[15] <= P_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[16] <= P_write_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[17] <= P_write_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[18] <= P_write_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[19] <= P_write_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[20] <= P_write_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[21] <= P_write_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[22] <= P_write_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[23] <= P_write_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[24] <= P_write_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[25] <= P_write_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[26] <= P_write_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[27] <= P_write_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[28] <= P_write_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[29] <= P_write_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[30] <= P_write_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[31] <= P_write_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[0] <= P_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[1] <= P_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[2] <= P_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[3] <= P_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[4] <= P_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[5] <= P_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[6] <= P_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_enable <= P_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|Milestone_2:M2_unit|MATRIX_MULTIPLIER:MM_unit_CS
CLOCK_50_I => first_run.CLK
CLOCK_50_I => w_counter[0].CLK
CLOCK_50_I => w_counter[1].CLK
CLOCK_50_I => w_counter[2].CLK
CLOCK_50_I => w_counter[3].CLK
CLOCK_50_I => w_counter[4].CLK
CLOCK_50_I => w_counter[5].CLK
CLOCK_50_I => w_counter[6].CLK
CLOCK_50_I => god_counter[0].CLK
CLOCK_50_I => god_counter[1].CLK
CLOCK_50_I => god_counter[2].CLK
CLOCK_50_I => god_counter[3].CLK
CLOCK_50_I => god_counter[4].CLK
CLOCK_50_I => god_counter[5].CLK
CLOCK_50_I => god_counter[6].CLK
CLOCK_50_I => MM_done~reg0.CLK
CLOCK_50_I => P_write_enable~reg0.CLK
CLOCK_50_I => P_write_address[0]~reg0.CLK
CLOCK_50_I => P_write_address[1]~reg0.CLK
CLOCK_50_I => P_write_address[2]~reg0.CLK
CLOCK_50_I => P_write_address[3]~reg0.CLK
CLOCK_50_I => P_write_address[4]~reg0.CLK
CLOCK_50_I => P_write_address[5]~reg0.CLK
CLOCK_50_I => P_write_address[6]~reg0.CLK
CLOCK_50_I => P_write_data[0]~reg0.CLK
CLOCK_50_I => P_write_data[1]~reg0.CLK
CLOCK_50_I => P_write_data[2]~reg0.CLK
CLOCK_50_I => P_write_data[3]~reg0.CLK
CLOCK_50_I => P_write_data[4]~reg0.CLK
CLOCK_50_I => P_write_data[5]~reg0.CLK
CLOCK_50_I => P_write_data[6]~reg0.CLK
CLOCK_50_I => P_write_data[7]~reg0.CLK
CLOCK_50_I => P_write_data[8]~reg0.CLK
CLOCK_50_I => P_write_data[9]~reg0.CLK
CLOCK_50_I => P_write_data[10]~reg0.CLK
CLOCK_50_I => P_write_data[11]~reg0.CLK
CLOCK_50_I => P_write_data[12]~reg0.CLK
CLOCK_50_I => P_write_data[13]~reg0.CLK
CLOCK_50_I => P_write_data[14]~reg0.CLK
CLOCK_50_I => P_write_data[15]~reg0.CLK
CLOCK_50_I => P_write_data[16]~reg0.CLK
CLOCK_50_I => P_write_data[17]~reg0.CLK
CLOCK_50_I => P_write_data[18]~reg0.CLK
CLOCK_50_I => P_write_data[19]~reg0.CLK
CLOCK_50_I => P_write_data[20]~reg0.CLK
CLOCK_50_I => P_write_data[21]~reg0.CLK
CLOCK_50_I => P_write_data[22]~reg0.CLK
CLOCK_50_I => P_write_data[23]~reg0.CLK
CLOCK_50_I => P_write_data[24]~reg0.CLK
CLOCK_50_I => P_write_data[25]~reg0.CLK
CLOCK_50_I => P_write_data[26]~reg0.CLK
CLOCK_50_I => P_write_data[27]~reg0.CLK
CLOCK_50_I => P_write_data[28]~reg0.CLK
CLOCK_50_I => P_write_data[29]~reg0.CLK
CLOCK_50_I => P_write_data[30]~reg0.CLK
CLOCK_50_I => P_write_data[31]~reg0.CLK
CLOCK_50_I => product_counter[0].CLK
CLOCK_50_I => product_counter[1].CLK
CLOCK_50_I => product_counter[2].CLK
CLOCK_50_I => product_counter[3].CLK
CLOCK_50_I => product_counter[4].CLK
CLOCK_50_I => product_counter[5].CLK
CLOCK_50_I => product_out[0][8].CLK
CLOCK_50_I => product_out[0][9].CLK
CLOCK_50_I => product_out[0][10].CLK
CLOCK_50_I => product_out[0][11].CLK
CLOCK_50_I => product_out[0][12].CLK
CLOCK_50_I => product_out[0][13].CLK
CLOCK_50_I => product_out[0][14].CLK
CLOCK_50_I => product_out[0][15].CLK
CLOCK_50_I => product_out[0][16].CLK
CLOCK_50_I => product_out[0][17].CLK
CLOCK_50_I => product_out[0][18].CLK
CLOCK_50_I => product_out[0][19].CLK
CLOCK_50_I => product_out[0][20].CLK
CLOCK_50_I => product_out[0][21].CLK
CLOCK_50_I => product_out[0][22].CLK
CLOCK_50_I => product_out[0][23].CLK
CLOCK_50_I => product_out[0][24].CLK
CLOCK_50_I => product_out[0][25].CLK
CLOCK_50_I => product_out[0][26].CLK
CLOCK_50_I => product_out[0][27].CLK
CLOCK_50_I => product_out[0][28].CLK
CLOCK_50_I => product_out[0][29].CLK
CLOCK_50_I => product_out[0][30].CLK
CLOCK_50_I => product_out[0][31].CLK
CLOCK_50_I => product_out[1][8].CLK
CLOCK_50_I => product_out[1][9].CLK
CLOCK_50_I => product_out[1][10].CLK
CLOCK_50_I => product_out[1][11].CLK
CLOCK_50_I => product_out[1][12].CLK
CLOCK_50_I => product_out[1][13].CLK
CLOCK_50_I => product_out[1][14].CLK
CLOCK_50_I => product_out[1][15].CLK
CLOCK_50_I => product_out[1][16].CLK
CLOCK_50_I => product_out[1][17].CLK
CLOCK_50_I => product_out[1][18].CLK
CLOCK_50_I => product_out[1][19].CLK
CLOCK_50_I => product_out[1][20].CLK
CLOCK_50_I => product_out[1][21].CLK
CLOCK_50_I => product_out[1][22].CLK
CLOCK_50_I => product_out[1][23].CLK
CLOCK_50_I => product_out[1][24].CLK
CLOCK_50_I => product_out[1][25].CLK
CLOCK_50_I => product_out[1][26].CLK
CLOCK_50_I => product_out[1][27].CLK
CLOCK_50_I => product_out[1][28].CLK
CLOCK_50_I => product_out[1][29].CLK
CLOCK_50_I => product_out[1][30].CLK
CLOCK_50_I => product_out[1][31].CLK
CLOCK_50_I => product_out[2][8].CLK
CLOCK_50_I => product_out[2][9].CLK
CLOCK_50_I => product_out[2][10].CLK
CLOCK_50_I => product_out[2][11].CLK
CLOCK_50_I => product_out[2][12].CLK
CLOCK_50_I => product_out[2][13].CLK
CLOCK_50_I => product_out[2][14].CLK
CLOCK_50_I => product_out[2][15].CLK
CLOCK_50_I => product_out[2][16].CLK
CLOCK_50_I => product_out[2][17].CLK
CLOCK_50_I => product_out[2][18].CLK
CLOCK_50_I => product_out[2][19].CLK
CLOCK_50_I => product_out[2][20].CLK
CLOCK_50_I => product_out[2][21].CLK
CLOCK_50_I => product_out[2][22].CLK
CLOCK_50_I => product_out[2][23].CLK
CLOCK_50_I => product_out[2][24].CLK
CLOCK_50_I => product_out[2][25].CLK
CLOCK_50_I => product_out[2][26].CLK
CLOCK_50_I => product_out[2][27].CLK
CLOCK_50_I => product_out[2][28].CLK
CLOCK_50_I => product_out[2][29].CLK
CLOCK_50_I => product_out[2][30].CLK
CLOCK_50_I => product_out[2][31].CLK
CLOCK_50_I => product_out[3][8].CLK
CLOCK_50_I => product_out[3][9].CLK
CLOCK_50_I => product_out[3][10].CLK
CLOCK_50_I => product_out[3][11].CLK
CLOCK_50_I => product_out[3][12].CLK
CLOCK_50_I => product_out[3][13].CLK
CLOCK_50_I => product_out[3][14].CLK
CLOCK_50_I => product_out[3][15].CLK
CLOCK_50_I => product_out[3][16].CLK
CLOCK_50_I => product_out[3][17].CLK
CLOCK_50_I => product_out[3][18].CLK
CLOCK_50_I => product_out[3][19].CLK
CLOCK_50_I => product_out[3][20].CLK
CLOCK_50_I => product_out[3][21].CLK
CLOCK_50_I => product_out[3][22].CLK
CLOCK_50_I => product_out[3][23].CLK
CLOCK_50_I => product_out[3][24].CLK
CLOCK_50_I => product_out[3][25].CLK
CLOCK_50_I => product_out[3][26].CLK
CLOCK_50_I => product_out[3][27].CLK
CLOCK_50_I => product_out[3][28].CLK
CLOCK_50_I => product_out[3][29].CLK
CLOCK_50_I => product_out[3][30].CLK
CLOCK_50_I => product_out[3][31].CLK
CLOCK_50_I => product[0][0].CLK
CLOCK_50_I => product[0][1].CLK
CLOCK_50_I => product[0][2].CLK
CLOCK_50_I => product[0][3].CLK
CLOCK_50_I => product[0][4].CLK
CLOCK_50_I => product[0][5].CLK
CLOCK_50_I => product[0][6].CLK
CLOCK_50_I => product[0][7].CLK
CLOCK_50_I => product[0][8].CLK
CLOCK_50_I => product[0][9].CLK
CLOCK_50_I => product[0][10].CLK
CLOCK_50_I => product[0][11].CLK
CLOCK_50_I => product[0][12].CLK
CLOCK_50_I => product[0][13].CLK
CLOCK_50_I => product[0][14].CLK
CLOCK_50_I => product[0][15].CLK
CLOCK_50_I => product[0][16].CLK
CLOCK_50_I => product[0][17].CLK
CLOCK_50_I => product[0][18].CLK
CLOCK_50_I => product[0][19].CLK
CLOCK_50_I => product[0][20].CLK
CLOCK_50_I => product[0][21].CLK
CLOCK_50_I => product[0][22].CLK
CLOCK_50_I => product[0][23].CLK
CLOCK_50_I => product[0][24].CLK
CLOCK_50_I => product[0][25].CLK
CLOCK_50_I => product[0][26].CLK
CLOCK_50_I => product[0][27].CLK
CLOCK_50_I => product[0][28].CLK
CLOCK_50_I => product[0][29].CLK
CLOCK_50_I => product[0][30].CLK
CLOCK_50_I => product[0][31].CLK
CLOCK_50_I => product[1][0].CLK
CLOCK_50_I => product[1][1].CLK
CLOCK_50_I => product[1][2].CLK
CLOCK_50_I => product[1][3].CLK
CLOCK_50_I => product[1][4].CLK
CLOCK_50_I => product[1][5].CLK
CLOCK_50_I => product[1][6].CLK
CLOCK_50_I => product[1][7].CLK
CLOCK_50_I => product[1][8].CLK
CLOCK_50_I => product[1][9].CLK
CLOCK_50_I => product[1][10].CLK
CLOCK_50_I => product[1][11].CLK
CLOCK_50_I => product[1][12].CLK
CLOCK_50_I => product[1][13].CLK
CLOCK_50_I => product[1][14].CLK
CLOCK_50_I => product[1][15].CLK
CLOCK_50_I => product[1][16].CLK
CLOCK_50_I => product[1][17].CLK
CLOCK_50_I => product[1][18].CLK
CLOCK_50_I => product[1][19].CLK
CLOCK_50_I => product[1][20].CLK
CLOCK_50_I => product[1][21].CLK
CLOCK_50_I => product[1][22].CLK
CLOCK_50_I => product[1][23].CLK
CLOCK_50_I => product[1][24].CLK
CLOCK_50_I => product[1][25].CLK
CLOCK_50_I => product[1][26].CLK
CLOCK_50_I => product[1][27].CLK
CLOCK_50_I => product[1][28].CLK
CLOCK_50_I => product[1][29].CLK
CLOCK_50_I => product[1][30].CLK
CLOCK_50_I => product[1][31].CLK
CLOCK_50_I => product[2][0].CLK
CLOCK_50_I => product[2][1].CLK
CLOCK_50_I => product[2][2].CLK
CLOCK_50_I => product[2][3].CLK
CLOCK_50_I => product[2][4].CLK
CLOCK_50_I => product[2][5].CLK
CLOCK_50_I => product[2][6].CLK
CLOCK_50_I => product[2][7].CLK
CLOCK_50_I => product[2][8].CLK
CLOCK_50_I => product[2][9].CLK
CLOCK_50_I => product[2][10].CLK
CLOCK_50_I => product[2][11].CLK
CLOCK_50_I => product[2][12].CLK
CLOCK_50_I => product[2][13].CLK
CLOCK_50_I => product[2][14].CLK
CLOCK_50_I => product[2][15].CLK
CLOCK_50_I => product[2][16].CLK
CLOCK_50_I => product[2][17].CLK
CLOCK_50_I => product[2][18].CLK
CLOCK_50_I => product[2][19].CLK
CLOCK_50_I => product[2][20].CLK
CLOCK_50_I => product[2][21].CLK
CLOCK_50_I => product[2][22].CLK
CLOCK_50_I => product[2][23].CLK
CLOCK_50_I => product[2][24].CLK
CLOCK_50_I => product[2][25].CLK
CLOCK_50_I => product[2][26].CLK
CLOCK_50_I => product[2][27].CLK
CLOCK_50_I => product[2][28].CLK
CLOCK_50_I => product[2][29].CLK
CLOCK_50_I => product[2][30].CLK
CLOCK_50_I => product[2][31].CLK
CLOCK_50_I => product[3][0].CLK
CLOCK_50_I => product[3][1].CLK
CLOCK_50_I => product[3][2].CLK
CLOCK_50_I => product[3][3].CLK
CLOCK_50_I => product[3][4].CLK
CLOCK_50_I => product[3][5].CLK
CLOCK_50_I => product[3][6].CLK
CLOCK_50_I => product[3][7].CLK
CLOCK_50_I => product[3][8].CLK
CLOCK_50_I => product[3][9].CLK
CLOCK_50_I => product[3][10].CLK
CLOCK_50_I => product[3][11].CLK
CLOCK_50_I => product[3][12].CLK
CLOCK_50_I => product[3][13].CLK
CLOCK_50_I => product[3][14].CLK
CLOCK_50_I => product[3][15].CLK
CLOCK_50_I => product[3][16].CLK
CLOCK_50_I => product[3][17].CLK
CLOCK_50_I => product[3][18].CLK
CLOCK_50_I => product[3][19].CLK
CLOCK_50_I => product[3][20].CLK
CLOCK_50_I => product[3][21].CLK
CLOCK_50_I => product[3][22].CLK
CLOCK_50_I => product[3][23].CLK
CLOCK_50_I => product[3][24].CLK
CLOCK_50_I => product[3][25].CLK
CLOCK_50_I => product[3][26].CLK
CLOCK_50_I => product[3][27].CLK
CLOCK_50_I => product[3][28].CLK
CLOCK_50_I => product[3][29].CLK
CLOCK_50_I => product[3][30].CLK
CLOCK_50_I => product[3][31].CLK
CLOCK_50_I => state~9.DATAIN
Resetn => P_write_enable~reg0.ACLR
Resetn => P_write_address[0]~reg0.ACLR
Resetn => P_write_address[1]~reg0.ACLR
Resetn => P_write_address[2]~reg0.ACLR
Resetn => P_write_address[3]~reg0.ACLR
Resetn => P_write_address[4]~reg0.ACLR
Resetn => P_write_address[5]~reg0.ACLR
Resetn => P_write_address[6]~reg0.ACLR
Resetn => P_write_data[0]~reg0.ACLR
Resetn => P_write_data[1]~reg0.ACLR
Resetn => P_write_data[2]~reg0.ACLR
Resetn => P_write_data[3]~reg0.ACLR
Resetn => P_write_data[4]~reg0.ACLR
Resetn => P_write_data[5]~reg0.ACLR
Resetn => P_write_data[6]~reg0.ACLR
Resetn => P_write_data[7]~reg0.ACLR
Resetn => P_write_data[8]~reg0.ACLR
Resetn => P_write_data[9]~reg0.ACLR
Resetn => P_write_data[10]~reg0.ACLR
Resetn => P_write_data[11]~reg0.ACLR
Resetn => P_write_data[12]~reg0.ACLR
Resetn => P_write_data[13]~reg0.ACLR
Resetn => P_write_data[14]~reg0.ACLR
Resetn => P_write_data[15]~reg0.ACLR
Resetn => P_write_data[16]~reg0.ACLR
Resetn => P_write_data[17]~reg0.ACLR
Resetn => P_write_data[18]~reg0.ACLR
Resetn => P_write_data[19]~reg0.ACLR
Resetn => P_write_data[20]~reg0.ACLR
Resetn => P_write_data[21]~reg0.ACLR
Resetn => P_write_data[22]~reg0.ACLR
Resetn => P_write_data[23]~reg0.ACLR
Resetn => P_write_data[24]~reg0.ACLR
Resetn => P_write_data[25]~reg0.ACLR
Resetn => P_write_data[26]~reg0.ACLR
Resetn => P_write_data[27]~reg0.ACLR
Resetn => P_write_data[28]~reg0.ACLR
Resetn => P_write_data[29]~reg0.ACLR
Resetn => P_write_data[30]~reg0.ACLR
Resetn => P_write_data[31]~reg0.ACLR
Resetn => product_counter[0].ACLR
Resetn => product_counter[1].ACLR
Resetn => product_counter[2].ACLR
Resetn => product_counter[3].ACLR
Resetn => product_counter[4].ACLR
Resetn => product_counter[5].ACLR
Resetn => product_out[0][8].ACLR
Resetn => product_out[0][9].ACLR
Resetn => product_out[0][10].ACLR
Resetn => product_out[0][11].ACLR
Resetn => product_out[0][12].ACLR
Resetn => product_out[0][13].ACLR
Resetn => product_out[0][14].ACLR
Resetn => product_out[0][15].ACLR
Resetn => product_out[0][16].ACLR
Resetn => product_out[0][17].ACLR
Resetn => product_out[0][18].ACLR
Resetn => product_out[0][19].ACLR
Resetn => product_out[0][20].ACLR
Resetn => product_out[0][21].ACLR
Resetn => product_out[0][22].ACLR
Resetn => product_out[0][23].ACLR
Resetn => product_out[0][24].ACLR
Resetn => product_out[0][25].ACLR
Resetn => product_out[0][26].ACLR
Resetn => product_out[0][27].ACLR
Resetn => product_out[0][28].ACLR
Resetn => product_out[0][29].ACLR
Resetn => product_out[0][30].ACLR
Resetn => product_out[0][31].ACLR
Resetn => product_out[1][8].ACLR
Resetn => product_out[1][9].ACLR
Resetn => product_out[1][10].ACLR
Resetn => product_out[1][11].ACLR
Resetn => product_out[1][12].ACLR
Resetn => product_out[1][13].ACLR
Resetn => product_out[1][14].ACLR
Resetn => product_out[1][15].ACLR
Resetn => product_out[1][16].ACLR
Resetn => product_out[1][17].ACLR
Resetn => product_out[1][18].ACLR
Resetn => product_out[1][19].ACLR
Resetn => product_out[1][20].ACLR
Resetn => product_out[1][21].ACLR
Resetn => product_out[1][22].ACLR
Resetn => product_out[1][23].ACLR
Resetn => product_out[1][24].ACLR
Resetn => product_out[1][25].ACLR
Resetn => product_out[1][26].ACLR
Resetn => product_out[1][27].ACLR
Resetn => product_out[1][28].ACLR
Resetn => product_out[1][29].ACLR
Resetn => product_out[1][30].ACLR
Resetn => product_out[1][31].ACLR
Resetn => product_out[2][8].ACLR
Resetn => product_out[2][9].ACLR
Resetn => product_out[2][10].ACLR
Resetn => product_out[2][11].ACLR
Resetn => product_out[2][12].ACLR
Resetn => product_out[2][13].ACLR
Resetn => product_out[2][14].ACLR
Resetn => product_out[2][15].ACLR
Resetn => product_out[2][16].ACLR
Resetn => product_out[2][17].ACLR
Resetn => product_out[2][18].ACLR
Resetn => product_out[2][19].ACLR
Resetn => product_out[2][20].ACLR
Resetn => product_out[2][21].ACLR
Resetn => product_out[2][22].ACLR
Resetn => product_out[2][23].ACLR
Resetn => product_out[2][24].ACLR
Resetn => product_out[2][25].ACLR
Resetn => product_out[2][26].ACLR
Resetn => product_out[2][27].ACLR
Resetn => product_out[2][28].ACLR
Resetn => product_out[2][29].ACLR
Resetn => product_out[2][30].ACLR
Resetn => product_out[2][31].ACLR
Resetn => product_out[3][8].ACLR
Resetn => product_out[3][9].ACLR
Resetn => product_out[3][10].ACLR
Resetn => product_out[3][11].ACLR
Resetn => product_out[3][12].ACLR
Resetn => product_out[3][13].ACLR
Resetn => product_out[3][14].ACLR
Resetn => product_out[3][15].ACLR
Resetn => product_out[3][16].ACLR
Resetn => product_out[3][17].ACLR
Resetn => product_out[3][18].ACLR
Resetn => product_out[3][19].ACLR
Resetn => product_out[3][20].ACLR
Resetn => product_out[3][21].ACLR
Resetn => product_out[3][22].ACLR
Resetn => product_out[3][23].ACLR
Resetn => product_out[3][24].ACLR
Resetn => product_out[3][25].ACLR
Resetn => product_out[3][26].ACLR
Resetn => product_out[3][27].ACLR
Resetn => product_out[3][28].ACLR
Resetn => product_out[3][29].ACLR
Resetn => product_out[3][30].ACLR
Resetn => product_out[3][31].ACLR
Resetn => product[0][0].ACLR
Resetn => product[0][1].ACLR
Resetn => product[0][2].ACLR
Resetn => product[0][3].ACLR
Resetn => product[0][4].ACLR
Resetn => product[0][5].ACLR
Resetn => product[0][6].ACLR
Resetn => product[0][7].ACLR
Resetn => product[0][8].ACLR
Resetn => product[0][9].ACLR
Resetn => product[0][10].ACLR
Resetn => product[0][11].ACLR
Resetn => product[0][12].ACLR
Resetn => product[0][13].ACLR
Resetn => product[0][14].ACLR
Resetn => product[0][15].ACLR
Resetn => product[0][16].ACLR
Resetn => product[0][17].ACLR
Resetn => product[0][18].ACLR
Resetn => product[0][19].ACLR
Resetn => product[0][20].ACLR
Resetn => product[0][21].ACLR
Resetn => product[0][22].ACLR
Resetn => product[0][23].ACLR
Resetn => product[0][24].ACLR
Resetn => product[0][25].ACLR
Resetn => product[0][26].ACLR
Resetn => product[0][27].ACLR
Resetn => product[0][28].ACLR
Resetn => product[0][29].ACLR
Resetn => product[0][30].ACLR
Resetn => product[0][31].ACLR
Resetn => product[1][0].ACLR
Resetn => product[1][1].ACLR
Resetn => product[1][2].ACLR
Resetn => product[1][3].ACLR
Resetn => product[1][4].ACLR
Resetn => product[1][5].ACLR
Resetn => product[1][6].ACLR
Resetn => product[1][7].ACLR
Resetn => product[1][8].ACLR
Resetn => product[1][9].ACLR
Resetn => product[1][10].ACLR
Resetn => product[1][11].ACLR
Resetn => product[1][12].ACLR
Resetn => product[1][13].ACLR
Resetn => product[1][14].ACLR
Resetn => product[1][15].ACLR
Resetn => product[1][16].ACLR
Resetn => product[1][17].ACLR
Resetn => product[1][18].ACLR
Resetn => product[1][19].ACLR
Resetn => product[1][20].ACLR
Resetn => product[1][21].ACLR
Resetn => product[1][22].ACLR
Resetn => product[1][23].ACLR
Resetn => product[1][24].ACLR
Resetn => product[1][25].ACLR
Resetn => product[1][26].ACLR
Resetn => product[1][27].ACLR
Resetn => product[1][28].ACLR
Resetn => product[1][29].ACLR
Resetn => product[1][30].ACLR
Resetn => product[1][31].ACLR
Resetn => product[2][0].ACLR
Resetn => product[2][1].ACLR
Resetn => product[2][2].ACLR
Resetn => product[2][3].ACLR
Resetn => product[2][4].ACLR
Resetn => product[2][5].ACLR
Resetn => product[2][6].ACLR
Resetn => product[2][7].ACLR
Resetn => product[2][8].ACLR
Resetn => product[2][9].ACLR
Resetn => product[2][10].ACLR
Resetn => product[2][11].ACLR
Resetn => product[2][12].ACLR
Resetn => product[2][13].ACLR
Resetn => product[2][14].ACLR
Resetn => product[2][15].ACLR
Resetn => product[2][16].ACLR
Resetn => product[2][17].ACLR
Resetn => product[2][18].ACLR
Resetn => product[2][19].ACLR
Resetn => product[2][20].ACLR
Resetn => product[2][21].ACLR
Resetn => product[2][22].ACLR
Resetn => product[2][23].ACLR
Resetn => product[2][24].ACLR
Resetn => product[2][25].ACLR
Resetn => product[2][26].ACLR
Resetn => product[2][27].ACLR
Resetn => product[2][28].ACLR
Resetn => product[2][29].ACLR
Resetn => product[2][30].ACLR
Resetn => product[2][31].ACLR
Resetn => product[3][0].ACLR
Resetn => product[3][1].ACLR
Resetn => product[3][2].ACLR
Resetn => product[3][3].ACLR
Resetn => product[3][4].ACLR
Resetn => product[3][5].ACLR
Resetn => product[3][6].ACLR
Resetn => product[3][7].ACLR
Resetn => product[3][8].ACLR
Resetn => product[3][9].ACLR
Resetn => product[3][10].ACLR
Resetn => product[3][11].ACLR
Resetn => product[3][12].ACLR
Resetn => product[3][13].ACLR
Resetn => product[3][14].ACLR
Resetn => product[3][15].ACLR
Resetn => product[3][16].ACLR
Resetn => product[3][17].ACLR
Resetn => product[3][18].ACLR
Resetn => product[3][19].ACLR
Resetn => product[3][20].ACLR
Resetn => product[3][21].ACLR
Resetn => product[3][22].ACLR
Resetn => product[3][23].ACLR
Resetn => product[3][24].ACLR
Resetn => product[3][25].ACLR
Resetn => product[3][26].ACLR
Resetn => product[3][27].ACLR
Resetn => product[3][28].ACLR
Resetn => product[3][29].ACLR
Resetn => product[3][30].ACLR
Resetn => product[3][31].ACLR
Resetn => first_run.PRESET
Resetn => w_counter[0].ACLR
Resetn => w_counter[1].ACLR
Resetn => w_counter[2].ACLR
Resetn => w_counter[3].ACLR
Resetn => w_counter[4].ACLR
Resetn => w_counter[5].ACLR
Resetn => w_counter[6].ACLR
Resetn => god_counter[0].ACLR
Resetn => god_counter[1].ACLR
Resetn => god_counter[2].ACLR
Resetn => god_counter[3].ACLR
Resetn => god_counter[4].ACLR
Resetn => god_counter[5].ACLR
Resetn => god_counter[6].ACLR
Resetn => MM_done~reg0.ACLR
Resetn => state~11.DATAIN
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => state.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_start => w_counter.OUTPUTSELECT
MM_done <= MM_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
T_S => A_read_address[6].DATAIN
A_read_data[0] => Mult0.IN31
A_read_data[0] => Mult1.IN31
A_read_data[0] => Mult2.IN31
A_read_data[0] => Mult3.IN31
A_read_data[1] => Mult0.IN30
A_read_data[1] => Mult1.IN30
A_read_data[1] => Mult2.IN30
A_read_data[1] => Mult3.IN30
A_read_data[2] => Mult0.IN29
A_read_data[2] => Mult1.IN29
A_read_data[2] => Mult2.IN29
A_read_data[2] => Mult3.IN29
A_read_data[3] => Mult0.IN28
A_read_data[3] => Mult1.IN28
A_read_data[3] => Mult2.IN28
A_read_data[3] => Mult3.IN28
A_read_data[4] => Mult0.IN27
A_read_data[4] => Mult1.IN27
A_read_data[4] => Mult2.IN27
A_read_data[4] => Mult3.IN27
A_read_data[5] => Mult0.IN26
A_read_data[5] => Mult1.IN26
A_read_data[5] => Mult2.IN26
A_read_data[5] => Mult3.IN26
A_read_data[6] => Mult0.IN25
A_read_data[6] => Mult1.IN25
A_read_data[6] => Mult2.IN25
A_read_data[6] => Mult3.IN25
A_read_data[7] => Mult0.IN24
A_read_data[7] => Mult1.IN24
A_read_data[7] => Mult2.IN24
A_read_data[7] => Mult3.IN24
A_read_data[8] => Mult0.IN23
A_read_data[8] => Mult1.IN23
A_read_data[8] => Mult2.IN23
A_read_data[8] => Mult3.IN23
A_read_data[9] => Mult0.IN22
A_read_data[9] => Mult1.IN22
A_read_data[9] => Mult2.IN22
A_read_data[9] => Mult3.IN22
A_read_data[10] => Mult0.IN21
A_read_data[10] => Mult1.IN21
A_read_data[10] => Mult2.IN21
A_read_data[10] => Mult3.IN21
A_read_data[11] => Mult0.IN20
A_read_data[11] => Mult1.IN20
A_read_data[11] => Mult2.IN20
A_read_data[11] => Mult3.IN20
A_read_data[12] => Mult0.IN19
A_read_data[12] => Mult1.IN19
A_read_data[12] => Mult2.IN19
A_read_data[12] => Mult3.IN19
A_read_data[13] => Mult0.IN18
A_read_data[13] => Mult1.IN18
A_read_data[13] => Mult2.IN18
A_read_data[13] => Mult3.IN18
A_read_data[14] => Mult0.IN17
A_read_data[14] => Mult1.IN17
A_read_data[14] => Mult2.IN17
A_read_data[14] => Mult3.IN17
A_read_data[15] => Mult0.IN16
A_read_data[15] => Mult1.IN16
A_read_data[15] => Mult2.IN16
A_read_data[15] => Mult3.IN16
A_read_data[16] => Mult0.IN15
A_read_data[16] => Mult1.IN15
A_read_data[16] => Mult2.IN15
A_read_data[16] => Mult3.IN15
A_read_data[17] => Mult0.IN14
A_read_data[17] => Mult1.IN14
A_read_data[17] => Mult2.IN14
A_read_data[17] => Mult3.IN14
A_read_data[18] => Mult0.IN13
A_read_data[18] => Mult1.IN13
A_read_data[18] => Mult2.IN13
A_read_data[18] => Mult3.IN13
A_read_data[19] => Mult0.IN12
A_read_data[19] => Mult1.IN12
A_read_data[19] => Mult2.IN12
A_read_data[19] => Mult3.IN12
A_read_data[20] => Mult0.IN11
A_read_data[20] => Mult1.IN11
A_read_data[20] => Mult2.IN11
A_read_data[20] => Mult3.IN11
A_read_data[21] => Mult0.IN10
A_read_data[21] => Mult1.IN10
A_read_data[21] => Mult2.IN10
A_read_data[21] => Mult3.IN10
A_read_data[22] => Mult0.IN9
A_read_data[22] => Mult1.IN9
A_read_data[22] => Mult2.IN9
A_read_data[22] => Mult3.IN9
A_read_data[23] => Mult0.IN8
A_read_data[23] => Mult1.IN8
A_read_data[23] => Mult2.IN8
A_read_data[23] => Mult3.IN8
A_read_data[24] => Mult0.IN7
A_read_data[24] => Mult1.IN7
A_read_data[24] => Mult2.IN7
A_read_data[24] => Mult3.IN7
A_read_data[25] => Mult0.IN6
A_read_data[25] => Mult1.IN6
A_read_data[25] => Mult2.IN6
A_read_data[25] => Mult3.IN6
A_read_data[26] => Mult0.IN5
A_read_data[26] => Mult1.IN5
A_read_data[26] => Mult2.IN5
A_read_data[26] => Mult3.IN5
A_read_data[27] => Mult0.IN4
A_read_data[27] => Mult1.IN4
A_read_data[27] => Mult2.IN4
A_read_data[27] => Mult3.IN4
A_read_data[28] => Mult0.IN3
A_read_data[28] => Mult1.IN3
A_read_data[28] => Mult2.IN3
A_read_data[28] => Mult3.IN3
A_read_data[29] => Mult0.IN2
A_read_data[29] => Mult1.IN2
A_read_data[29] => Mult2.IN2
A_read_data[29] => Mult3.IN2
A_read_data[30] => Mult0.IN1
A_read_data[30] => Mult1.IN1
A_read_data[30] => Mult2.IN1
A_read_data[30] => Mult3.IN1
A_read_data[31] => Mult0.IN0
A_read_data[31] => Mult1.IN0
A_read_data[31] => Mult2.IN0
A_read_data[31] => Mult3.IN0
A_read_address[0] <= god_counter[0].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[1] <= god_counter[1].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[2] <= god_counter[2].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[3] <= god_counter[4].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[4] <= god_counter[5].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[5] <= god_counter[6].DB_MAX_OUTPUT_PORT_TYPE
A_read_address[6] <= T_S.DB_MAX_OUTPUT_PORT_TYPE
A_write_enable <= <GND>
C_read_data[0][0] => Mult1.IN63
C_read_data[0][1] => Mult1.IN62
C_read_data[0][2] => Mult1.IN61
C_read_data[0][3] => Mult1.IN60
C_read_data[0][4] => Mult1.IN59
C_read_data[0][5] => Mult1.IN58
C_read_data[0][6] => Mult1.IN57
C_read_data[0][7] => Mult1.IN56
C_read_data[0][8] => Mult1.IN55
C_read_data[0][9] => Mult1.IN54
C_read_data[0][10] => Mult1.IN53
C_read_data[0][11] => Mult1.IN52
C_read_data[0][12] => Mult1.IN51
C_read_data[0][13] => Mult1.IN50
C_read_data[0][14] => Mult1.IN49
C_read_data[0][15] => Mult1.IN32
C_read_data[0][15] => Mult1.IN33
C_read_data[0][15] => Mult1.IN34
C_read_data[0][15] => Mult1.IN35
C_read_data[0][15] => Mult1.IN36
C_read_data[0][15] => Mult1.IN37
C_read_data[0][15] => Mult1.IN38
C_read_data[0][15] => Mult1.IN39
C_read_data[0][15] => Mult1.IN40
C_read_data[0][15] => Mult1.IN41
C_read_data[0][15] => Mult1.IN42
C_read_data[0][15] => Mult1.IN43
C_read_data[0][15] => Mult1.IN44
C_read_data[0][15] => Mult1.IN45
C_read_data[0][15] => Mult1.IN46
C_read_data[0][15] => Mult1.IN47
C_read_data[0][15] => Mult1.IN48
C_read_data[0][16] => Mult0.IN63
C_read_data[0][17] => Mult0.IN62
C_read_data[0][18] => Mult0.IN61
C_read_data[0][19] => Mult0.IN60
C_read_data[0][20] => Mult0.IN59
C_read_data[0][21] => Mult0.IN58
C_read_data[0][22] => Mult0.IN57
C_read_data[0][23] => Mult0.IN56
C_read_data[0][24] => Mult0.IN55
C_read_data[0][25] => Mult0.IN54
C_read_data[0][26] => Mult0.IN53
C_read_data[0][27] => Mult0.IN52
C_read_data[0][28] => Mult0.IN51
C_read_data[0][29] => Mult0.IN50
C_read_data[0][30] => Mult0.IN49
C_read_data[0][31] => Mult0.IN32
C_read_data[0][31] => Mult0.IN33
C_read_data[0][31] => Mult0.IN34
C_read_data[0][31] => Mult0.IN35
C_read_data[0][31] => Mult0.IN36
C_read_data[0][31] => Mult0.IN37
C_read_data[0][31] => Mult0.IN38
C_read_data[0][31] => Mult0.IN39
C_read_data[0][31] => Mult0.IN40
C_read_data[0][31] => Mult0.IN41
C_read_data[0][31] => Mult0.IN42
C_read_data[0][31] => Mult0.IN43
C_read_data[0][31] => Mult0.IN44
C_read_data[0][31] => Mult0.IN45
C_read_data[0][31] => Mult0.IN46
C_read_data[0][31] => Mult0.IN47
C_read_data[0][31] => Mult0.IN48
C_read_data[1][0] => Mult3.IN63
C_read_data[1][1] => Mult3.IN62
C_read_data[1][2] => Mult3.IN61
C_read_data[1][3] => Mult3.IN60
C_read_data[1][4] => Mult3.IN59
C_read_data[1][5] => Mult3.IN58
C_read_data[1][6] => Mult3.IN57
C_read_data[1][7] => Mult3.IN56
C_read_data[1][8] => Mult3.IN55
C_read_data[1][9] => Mult3.IN54
C_read_data[1][10] => Mult3.IN53
C_read_data[1][11] => Mult3.IN52
C_read_data[1][12] => Mult3.IN51
C_read_data[1][13] => Mult3.IN50
C_read_data[1][14] => Mult3.IN49
C_read_data[1][15] => Mult3.IN32
C_read_data[1][15] => Mult3.IN33
C_read_data[1][15] => Mult3.IN34
C_read_data[1][15] => Mult3.IN35
C_read_data[1][15] => Mult3.IN36
C_read_data[1][15] => Mult3.IN37
C_read_data[1][15] => Mult3.IN38
C_read_data[1][15] => Mult3.IN39
C_read_data[1][15] => Mult3.IN40
C_read_data[1][15] => Mult3.IN41
C_read_data[1][15] => Mult3.IN42
C_read_data[1][15] => Mult3.IN43
C_read_data[1][15] => Mult3.IN44
C_read_data[1][15] => Mult3.IN45
C_read_data[1][15] => Mult3.IN46
C_read_data[1][15] => Mult3.IN47
C_read_data[1][15] => Mult3.IN48
C_read_data[1][16] => Mult2.IN63
C_read_data[1][17] => Mult2.IN62
C_read_data[1][18] => Mult2.IN61
C_read_data[1][19] => Mult2.IN60
C_read_data[1][20] => Mult2.IN59
C_read_data[1][21] => Mult2.IN58
C_read_data[1][22] => Mult2.IN57
C_read_data[1][23] => Mult2.IN56
C_read_data[1][24] => Mult2.IN55
C_read_data[1][25] => Mult2.IN54
C_read_data[1][26] => Mult2.IN53
C_read_data[1][27] => Mult2.IN52
C_read_data[1][28] => Mult2.IN51
C_read_data[1][29] => Mult2.IN50
C_read_data[1][30] => Mult2.IN49
C_read_data[1][31] => Mult2.IN32
C_read_data[1][31] => Mult2.IN33
C_read_data[1][31] => Mult2.IN34
C_read_data[1][31] => Mult2.IN35
C_read_data[1][31] => Mult2.IN36
C_read_data[1][31] => Mult2.IN37
C_read_data[1][31] => Mult2.IN38
C_read_data[1][31] => Mult2.IN39
C_read_data[1][31] => Mult2.IN40
C_read_data[1][31] => Mult2.IN41
C_read_data[1][31] => Mult2.IN42
C_read_data[1][31] => Mult2.IN43
C_read_data[1][31] => Mult2.IN44
C_read_data[1][31] => Mult2.IN45
C_read_data[1][31] => Mult2.IN46
C_read_data[1][31] => Mult2.IN47
C_read_data[1][31] => Mult2.IN48
C_read_address[0][0] <= <GND>
C_read_address[0][1] <= god_counter[3].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[0][2] <= god_counter[0].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[0][3] <= god_counter[1].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[0][4] <= god_counter[2].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[0][5] <= <GND>
C_read_address[0][6] <= <GND>
C_read_address[1][0] <= <VCC>
C_read_address[1][1] <= god_counter[3].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[1][2] <= god_counter[0].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[1][3] <= god_counter[1].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[1][4] <= god_counter[2].DB_MAX_OUTPUT_PORT_TYPE
C_read_address[1][5] <= <GND>
C_read_address[1][6] <= <GND>
P_write_data[0] <= P_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[1] <= P_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[2] <= P_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[3] <= P_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[4] <= P_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[5] <= P_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[6] <= P_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[7] <= P_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[8] <= P_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[9] <= P_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[10] <= P_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[11] <= P_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[12] <= P_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[13] <= P_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[14] <= P_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[15] <= P_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[16] <= P_write_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[17] <= P_write_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[18] <= P_write_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[19] <= P_write_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[20] <= P_write_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[21] <= P_write_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[22] <= P_write_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[23] <= P_write_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[24] <= P_write_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[25] <= P_write_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[26] <= P_write_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[27] <= P_write_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[28] <= P_write_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[29] <= P_write_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[30] <= P_write_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_data[31] <= P_write_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[0] <= P_write_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[1] <= P_write_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[2] <= P_write_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[3] <= P_write_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[4] <= P_write_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[5] <= P_write_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_address[6] <= P_write_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P_write_enable <= P_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|PROJECT|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component
wren_a => altsyncram_tq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_tq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tq92:auto_generated.data_a[0]
data_a[1] => altsyncram_tq92:auto_generated.data_a[1]
data_a[2] => altsyncram_tq92:auto_generated.data_a[2]
data_a[3] => altsyncram_tq92:auto_generated.data_a[3]
data_a[4] => altsyncram_tq92:auto_generated.data_a[4]
data_a[5] => altsyncram_tq92:auto_generated.data_a[5]
data_a[6] => altsyncram_tq92:auto_generated.data_a[6]
data_a[7] => altsyncram_tq92:auto_generated.data_a[7]
data_a[8] => altsyncram_tq92:auto_generated.data_a[8]
data_a[9] => altsyncram_tq92:auto_generated.data_a[9]
data_a[10] => altsyncram_tq92:auto_generated.data_a[10]
data_a[11] => altsyncram_tq92:auto_generated.data_a[11]
data_a[12] => altsyncram_tq92:auto_generated.data_a[12]
data_a[13] => altsyncram_tq92:auto_generated.data_a[13]
data_a[14] => altsyncram_tq92:auto_generated.data_a[14]
data_a[15] => altsyncram_tq92:auto_generated.data_a[15]
data_a[16] => altsyncram_tq92:auto_generated.data_a[16]
data_a[17] => altsyncram_tq92:auto_generated.data_a[17]
data_a[18] => altsyncram_tq92:auto_generated.data_a[18]
data_a[19] => altsyncram_tq92:auto_generated.data_a[19]
data_a[20] => altsyncram_tq92:auto_generated.data_a[20]
data_a[21] => altsyncram_tq92:auto_generated.data_a[21]
data_a[22] => altsyncram_tq92:auto_generated.data_a[22]
data_a[23] => altsyncram_tq92:auto_generated.data_a[23]
data_a[24] => altsyncram_tq92:auto_generated.data_a[24]
data_a[25] => altsyncram_tq92:auto_generated.data_a[25]
data_a[26] => altsyncram_tq92:auto_generated.data_a[26]
data_a[27] => altsyncram_tq92:auto_generated.data_a[27]
data_a[28] => altsyncram_tq92:auto_generated.data_a[28]
data_a[29] => altsyncram_tq92:auto_generated.data_a[29]
data_a[30] => altsyncram_tq92:auto_generated.data_a[30]
data_a[31] => altsyncram_tq92:auto_generated.data_a[31]
data_b[0] => altsyncram_tq92:auto_generated.data_b[0]
data_b[1] => altsyncram_tq92:auto_generated.data_b[1]
data_b[2] => altsyncram_tq92:auto_generated.data_b[2]
data_b[3] => altsyncram_tq92:auto_generated.data_b[3]
data_b[4] => altsyncram_tq92:auto_generated.data_b[4]
data_b[5] => altsyncram_tq92:auto_generated.data_b[5]
data_b[6] => altsyncram_tq92:auto_generated.data_b[6]
data_b[7] => altsyncram_tq92:auto_generated.data_b[7]
data_b[8] => altsyncram_tq92:auto_generated.data_b[8]
data_b[9] => altsyncram_tq92:auto_generated.data_b[9]
data_b[10] => altsyncram_tq92:auto_generated.data_b[10]
data_b[11] => altsyncram_tq92:auto_generated.data_b[11]
data_b[12] => altsyncram_tq92:auto_generated.data_b[12]
data_b[13] => altsyncram_tq92:auto_generated.data_b[13]
data_b[14] => altsyncram_tq92:auto_generated.data_b[14]
data_b[15] => altsyncram_tq92:auto_generated.data_b[15]
data_b[16] => altsyncram_tq92:auto_generated.data_b[16]
data_b[17] => altsyncram_tq92:auto_generated.data_b[17]
data_b[18] => altsyncram_tq92:auto_generated.data_b[18]
data_b[19] => altsyncram_tq92:auto_generated.data_b[19]
data_b[20] => altsyncram_tq92:auto_generated.data_b[20]
data_b[21] => altsyncram_tq92:auto_generated.data_b[21]
data_b[22] => altsyncram_tq92:auto_generated.data_b[22]
data_b[23] => altsyncram_tq92:auto_generated.data_b[23]
data_b[24] => altsyncram_tq92:auto_generated.data_b[24]
data_b[25] => altsyncram_tq92:auto_generated.data_b[25]
data_b[26] => altsyncram_tq92:auto_generated.data_b[26]
data_b[27] => altsyncram_tq92:auto_generated.data_b[27]
data_b[28] => altsyncram_tq92:auto_generated.data_b[28]
data_b[29] => altsyncram_tq92:auto_generated.data_b[29]
data_b[30] => altsyncram_tq92:auto_generated.data_b[30]
data_b[31] => altsyncram_tq92:auto_generated.data_b[31]
address_a[0] => altsyncram_tq92:auto_generated.address_a[0]
address_a[1] => altsyncram_tq92:auto_generated.address_a[1]
address_a[2] => altsyncram_tq92:auto_generated.address_a[2]
address_a[3] => altsyncram_tq92:auto_generated.address_a[3]
address_a[4] => altsyncram_tq92:auto_generated.address_a[4]
address_a[5] => altsyncram_tq92:auto_generated.address_a[5]
address_a[6] => altsyncram_tq92:auto_generated.address_a[6]
address_b[0] => altsyncram_tq92:auto_generated.address_b[0]
address_b[1] => altsyncram_tq92:auto_generated.address_b[1]
address_b[2] => altsyncram_tq92:auto_generated.address_b[2]
address_b[3] => altsyncram_tq92:auto_generated.address_b[3]
address_b[4] => altsyncram_tq92:auto_generated.address_b[4]
address_b[5] => altsyncram_tq92:auto_generated.address_b[5]
address_b[6] => altsyncram_tq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_tq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_tq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_tq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_tq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_tq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_tq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_tq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_tq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_tq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_tq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_tq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_tq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_tq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_tq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_tq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_tq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_tq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_tq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_tq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_tq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_tq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_tq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_tq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_tq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_tq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_tq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_tq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_tq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_tq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_tq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_tq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_tq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_tq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_tq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_tq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_tq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_tq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_tq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_tq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_tq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_tq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_tq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_tq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_tq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_tq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_tq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_tq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_tq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_tq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_tq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_tq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_tq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_tq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_tq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_tq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_tq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_tq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_tq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_tq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_tq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_tq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_tq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_tq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PROJECT|Milestone_2:M2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|PROJECT|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|PROJECT|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_uq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_uq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uq92:auto_generated.data_a[0]
data_a[1] => altsyncram_uq92:auto_generated.data_a[1]
data_a[2] => altsyncram_uq92:auto_generated.data_a[2]
data_a[3] => altsyncram_uq92:auto_generated.data_a[3]
data_a[4] => altsyncram_uq92:auto_generated.data_a[4]
data_a[5] => altsyncram_uq92:auto_generated.data_a[5]
data_a[6] => altsyncram_uq92:auto_generated.data_a[6]
data_a[7] => altsyncram_uq92:auto_generated.data_a[7]
data_a[8] => altsyncram_uq92:auto_generated.data_a[8]
data_a[9] => altsyncram_uq92:auto_generated.data_a[9]
data_a[10] => altsyncram_uq92:auto_generated.data_a[10]
data_a[11] => altsyncram_uq92:auto_generated.data_a[11]
data_a[12] => altsyncram_uq92:auto_generated.data_a[12]
data_a[13] => altsyncram_uq92:auto_generated.data_a[13]
data_a[14] => altsyncram_uq92:auto_generated.data_a[14]
data_a[15] => altsyncram_uq92:auto_generated.data_a[15]
data_a[16] => altsyncram_uq92:auto_generated.data_a[16]
data_a[17] => altsyncram_uq92:auto_generated.data_a[17]
data_a[18] => altsyncram_uq92:auto_generated.data_a[18]
data_a[19] => altsyncram_uq92:auto_generated.data_a[19]
data_a[20] => altsyncram_uq92:auto_generated.data_a[20]
data_a[21] => altsyncram_uq92:auto_generated.data_a[21]
data_a[22] => altsyncram_uq92:auto_generated.data_a[22]
data_a[23] => altsyncram_uq92:auto_generated.data_a[23]
data_a[24] => altsyncram_uq92:auto_generated.data_a[24]
data_a[25] => altsyncram_uq92:auto_generated.data_a[25]
data_a[26] => altsyncram_uq92:auto_generated.data_a[26]
data_a[27] => altsyncram_uq92:auto_generated.data_a[27]
data_a[28] => altsyncram_uq92:auto_generated.data_a[28]
data_a[29] => altsyncram_uq92:auto_generated.data_a[29]
data_a[30] => altsyncram_uq92:auto_generated.data_a[30]
data_a[31] => altsyncram_uq92:auto_generated.data_a[31]
data_b[0] => altsyncram_uq92:auto_generated.data_b[0]
data_b[1] => altsyncram_uq92:auto_generated.data_b[1]
data_b[2] => altsyncram_uq92:auto_generated.data_b[2]
data_b[3] => altsyncram_uq92:auto_generated.data_b[3]
data_b[4] => altsyncram_uq92:auto_generated.data_b[4]
data_b[5] => altsyncram_uq92:auto_generated.data_b[5]
data_b[6] => altsyncram_uq92:auto_generated.data_b[6]
data_b[7] => altsyncram_uq92:auto_generated.data_b[7]
data_b[8] => altsyncram_uq92:auto_generated.data_b[8]
data_b[9] => altsyncram_uq92:auto_generated.data_b[9]
data_b[10] => altsyncram_uq92:auto_generated.data_b[10]
data_b[11] => altsyncram_uq92:auto_generated.data_b[11]
data_b[12] => altsyncram_uq92:auto_generated.data_b[12]
data_b[13] => altsyncram_uq92:auto_generated.data_b[13]
data_b[14] => altsyncram_uq92:auto_generated.data_b[14]
data_b[15] => altsyncram_uq92:auto_generated.data_b[15]
data_b[16] => altsyncram_uq92:auto_generated.data_b[16]
data_b[17] => altsyncram_uq92:auto_generated.data_b[17]
data_b[18] => altsyncram_uq92:auto_generated.data_b[18]
data_b[19] => altsyncram_uq92:auto_generated.data_b[19]
data_b[20] => altsyncram_uq92:auto_generated.data_b[20]
data_b[21] => altsyncram_uq92:auto_generated.data_b[21]
data_b[22] => altsyncram_uq92:auto_generated.data_b[22]
data_b[23] => altsyncram_uq92:auto_generated.data_b[23]
data_b[24] => altsyncram_uq92:auto_generated.data_b[24]
data_b[25] => altsyncram_uq92:auto_generated.data_b[25]
data_b[26] => altsyncram_uq92:auto_generated.data_b[26]
data_b[27] => altsyncram_uq92:auto_generated.data_b[27]
data_b[28] => altsyncram_uq92:auto_generated.data_b[28]
data_b[29] => altsyncram_uq92:auto_generated.data_b[29]
data_b[30] => altsyncram_uq92:auto_generated.data_b[30]
data_b[31] => altsyncram_uq92:auto_generated.data_b[31]
address_a[0] => altsyncram_uq92:auto_generated.address_a[0]
address_a[1] => altsyncram_uq92:auto_generated.address_a[1]
address_a[2] => altsyncram_uq92:auto_generated.address_a[2]
address_a[3] => altsyncram_uq92:auto_generated.address_a[3]
address_a[4] => altsyncram_uq92:auto_generated.address_a[4]
address_a[5] => altsyncram_uq92:auto_generated.address_a[5]
address_a[6] => altsyncram_uq92:auto_generated.address_a[6]
address_b[0] => altsyncram_uq92:auto_generated.address_b[0]
address_b[1] => altsyncram_uq92:auto_generated.address_b[1]
address_b[2] => altsyncram_uq92:auto_generated.address_b[2]
address_b[3] => altsyncram_uq92:auto_generated.address_b[3]
address_b[4] => altsyncram_uq92:auto_generated.address_b[4]
address_b[5] => altsyncram_uq92:auto_generated.address_b[5]
address_b[6] => altsyncram_uq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_uq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_uq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_uq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_uq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_uq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_uq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_uq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_uq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_uq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_uq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_uq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_uq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_uq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_uq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_uq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_uq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_uq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_uq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_uq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_uq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_uq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_uq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_uq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_uq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_uq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_uq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_uq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_uq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_uq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_uq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_uq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_uq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_uq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_uq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_uq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_uq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_uq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_uq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_uq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_uq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_uq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_uq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_uq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_uq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_uq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_uq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_uq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_uq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_uq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_uq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_uq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_uq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_uq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_uq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_uq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_uq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_uq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_uq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_uq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_uq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_uq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_uq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_uq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PROJECT|Milestone_2:M2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|PROJECT|Milestone_2:M2_unit|dual_port_RAM2:dual_port_RAM_inst2
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|PROJECT|Milestone_2:M2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_vq92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_vq92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vq92:auto_generated.data_a[0]
data_a[1] => altsyncram_vq92:auto_generated.data_a[1]
data_a[2] => altsyncram_vq92:auto_generated.data_a[2]
data_a[3] => altsyncram_vq92:auto_generated.data_a[3]
data_a[4] => altsyncram_vq92:auto_generated.data_a[4]
data_a[5] => altsyncram_vq92:auto_generated.data_a[5]
data_a[6] => altsyncram_vq92:auto_generated.data_a[6]
data_a[7] => altsyncram_vq92:auto_generated.data_a[7]
data_a[8] => altsyncram_vq92:auto_generated.data_a[8]
data_a[9] => altsyncram_vq92:auto_generated.data_a[9]
data_a[10] => altsyncram_vq92:auto_generated.data_a[10]
data_a[11] => altsyncram_vq92:auto_generated.data_a[11]
data_a[12] => altsyncram_vq92:auto_generated.data_a[12]
data_a[13] => altsyncram_vq92:auto_generated.data_a[13]
data_a[14] => altsyncram_vq92:auto_generated.data_a[14]
data_a[15] => altsyncram_vq92:auto_generated.data_a[15]
data_a[16] => altsyncram_vq92:auto_generated.data_a[16]
data_a[17] => altsyncram_vq92:auto_generated.data_a[17]
data_a[18] => altsyncram_vq92:auto_generated.data_a[18]
data_a[19] => altsyncram_vq92:auto_generated.data_a[19]
data_a[20] => altsyncram_vq92:auto_generated.data_a[20]
data_a[21] => altsyncram_vq92:auto_generated.data_a[21]
data_a[22] => altsyncram_vq92:auto_generated.data_a[22]
data_a[23] => altsyncram_vq92:auto_generated.data_a[23]
data_a[24] => altsyncram_vq92:auto_generated.data_a[24]
data_a[25] => altsyncram_vq92:auto_generated.data_a[25]
data_a[26] => altsyncram_vq92:auto_generated.data_a[26]
data_a[27] => altsyncram_vq92:auto_generated.data_a[27]
data_a[28] => altsyncram_vq92:auto_generated.data_a[28]
data_a[29] => altsyncram_vq92:auto_generated.data_a[29]
data_a[30] => altsyncram_vq92:auto_generated.data_a[30]
data_a[31] => altsyncram_vq92:auto_generated.data_a[31]
data_b[0] => altsyncram_vq92:auto_generated.data_b[0]
data_b[1] => altsyncram_vq92:auto_generated.data_b[1]
data_b[2] => altsyncram_vq92:auto_generated.data_b[2]
data_b[3] => altsyncram_vq92:auto_generated.data_b[3]
data_b[4] => altsyncram_vq92:auto_generated.data_b[4]
data_b[5] => altsyncram_vq92:auto_generated.data_b[5]
data_b[6] => altsyncram_vq92:auto_generated.data_b[6]
data_b[7] => altsyncram_vq92:auto_generated.data_b[7]
data_b[8] => altsyncram_vq92:auto_generated.data_b[8]
data_b[9] => altsyncram_vq92:auto_generated.data_b[9]
data_b[10] => altsyncram_vq92:auto_generated.data_b[10]
data_b[11] => altsyncram_vq92:auto_generated.data_b[11]
data_b[12] => altsyncram_vq92:auto_generated.data_b[12]
data_b[13] => altsyncram_vq92:auto_generated.data_b[13]
data_b[14] => altsyncram_vq92:auto_generated.data_b[14]
data_b[15] => altsyncram_vq92:auto_generated.data_b[15]
data_b[16] => altsyncram_vq92:auto_generated.data_b[16]
data_b[17] => altsyncram_vq92:auto_generated.data_b[17]
data_b[18] => altsyncram_vq92:auto_generated.data_b[18]
data_b[19] => altsyncram_vq92:auto_generated.data_b[19]
data_b[20] => altsyncram_vq92:auto_generated.data_b[20]
data_b[21] => altsyncram_vq92:auto_generated.data_b[21]
data_b[22] => altsyncram_vq92:auto_generated.data_b[22]
data_b[23] => altsyncram_vq92:auto_generated.data_b[23]
data_b[24] => altsyncram_vq92:auto_generated.data_b[24]
data_b[25] => altsyncram_vq92:auto_generated.data_b[25]
data_b[26] => altsyncram_vq92:auto_generated.data_b[26]
data_b[27] => altsyncram_vq92:auto_generated.data_b[27]
data_b[28] => altsyncram_vq92:auto_generated.data_b[28]
data_b[29] => altsyncram_vq92:auto_generated.data_b[29]
data_b[30] => altsyncram_vq92:auto_generated.data_b[30]
data_b[31] => altsyncram_vq92:auto_generated.data_b[31]
address_a[0] => altsyncram_vq92:auto_generated.address_a[0]
address_a[1] => altsyncram_vq92:auto_generated.address_a[1]
address_a[2] => altsyncram_vq92:auto_generated.address_a[2]
address_a[3] => altsyncram_vq92:auto_generated.address_a[3]
address_a[4] => altsyncram_vq92:auto_generated.address_a[4]
address_a[5] => altsyncram_vq92:auto_generated.address_a[5]
address_a[6] => altsyncram_vq92:auto_generated.address_a[6]
address_b[0] => altsyncram_vq92:auto_generated.address_b[0]
address_b[1] => altsyncram_vq92:auto_generated.address_b[1]
address_b[2] => altsyncram_vq92:auto_generated.address_b[2]
address_b[3] => altsyncram_vq92:auto_generated.address_b[3]
address_b[4] => altsyncram_vq92:auto_generated.address_b[4]
address_b[5] => altsyncram_vq92:auto_generated.address_b[5]
address_b[6] => altsyncram_vq92:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vq92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vq92:auto_generated.q_a[0]
q_a[1] <= altsyncram_vq92:auto_generated.q_a[1]
q_a[2] <= altsyncram_vq92:auto_generated.q_a[2]
q_a[3] <= altsyncram_vq92:auto_generated.q_a[3]
q_a[4] <= altsyncram_vq92:auto_generated.q_a[4]
q_a[5] <= altsyncram_vq92:auto_generated.q_a[5]
q_a[6] <= altsyncram_vq92:auto_generated.q_a[6]
q_a[7] <= altsyncram_vq92:auto_generated.q_a[7]
q_a[8] <= altsyncram_vq92:auto_generated.q_a[8]
q_a[9] <= altsyncram_vq92:auto_generated.q_a[9]
q_a[10] <= altsyncram_vq92:auto_generated.q_a[10]
q_a[11] <= altsyncram_vq92:auto_generated.q_a[11]
q_a[12] <= altsyncram_vq92:auto_generated.q_a[12]
q_a[13] <= altsyncram_vq92:auto_generated.q_a[13]
q_a[14] <= altsyncram_vq92:auto_generated.q_a[14]
q_a[15] <= altsyncram_vq92:auto_generated.q_a[15]
q_a[16] <= altsyncram_vq92:auto_generated.q_a[16]
q_a[17] <= altsyncram_vq92:auto_generated.q_a[17]
q_a[18] <= altsyncram_vq92:auto_generated.q_a[18]
q_a[19] <= altsyncram_vq92:auto_generated.q_a[19]
q_a[20] <= altsyncram_vq92:auto_generated.q_a[20]
q_a[21] <= altsyncram_vq92:auto_generated.q_a[21]
q_a[22] <= altsyncram_vq92:auto_generated.q_a[22]
q_a[23] <= altsyncram_vq92:auto_generated.q_a[23]
q_a[24] <= altsyncram_vq92:auto_generated.q_a[24]
q_a[25] <= altsyncram_vq92:auto_generated.q_a[25]
q_a[26] <= altsyncram_vq92:auto_generated.q_a[26]
q_a[27] <= altsyncram_vq92:auto_generated.q_a[27]
q_a[28] <= altsyncram_vq92:auto_generated.q_a[28]
q_a[29] <= altsyncram_vq92:auto_generated.q_a[29]
q_a[30] <= altsyncram_vq92:auto_generated.q_a[30]
q_a[31] <= altsyncram_vq92:auto_generated.q_a[31]
q_b[0] <= altsyncram_vq92:auto_generated.q_b[0]
q_b[1] <= altsyncram_vq92:auto_generated.q_b[1]
q_b[2] <= altsyncram_vq92:auto_generated.q_b[2]
q_b[3] <= altsyncram_vq92:auto_generated.q_b[3]
q_b[4] <= altsyncram_vq92:auto_generated.q_b[4]
q_b[5] <= altsyncram_vq92:auto_generated.q_b[5]
q_b[6] <= altsyncram_vq92:auto_generated.q_b[6]
q_b[7] <= altsyncram_vq92:auto_generated.q_b[7]
q_b[8] <= altsyncram_vq92:auto_generated.q_b[8]
q_b[9] <= altsyncram_vq92:auto_generated.q_b[9]
q_b[10] <= altsyncram_vq92:auto_generated.q_b[10]
q_b[11] <= altsyncram_vq92:auto_generated.q_b[11]
q_b[12] <= altsyncram_vq92:auto_generated.q_b[12]
q_b[13] <= altsyncram_vq92:auto_generated.q_b[13]
q_b[14] <= altsyncram_vq92:auto_generated.q_b[14]
q_b[15] <= altsyncram_vq92:auto_generated.q_b[15]
q_b[16] <= altsyncram_vq92:auto_generated.q_b[16]
q_b[17] <= altsyncram_vq92:auto_generated.q_b[17]
q_b[18] <= altsyncram_vq92:auto_generated.q_b[18]
q_b[19] <= altsyncram_vq92:auto_generated.q_b[19]
q_b[20] <= altsyncram_vq92:auto_generated.q_b[20]
q_b[21] <= altsyncram_vq92:auto_generated.q_b[21]
q_b[22] <= altsyncram_vq92:auto_generated.q_b[22]
q_b[23] <= altsyncram_vq92:auto_generated.q_b[23]
q_b[24] <= altsyncram_vq92:auto_generated.q_b[24]
q_b[25] <= altsyncram_vq92:auto_generated.q_b[25]
q_b[26] <= altsyncram_vq92:auto_generated.q_b[26]
q_b[27] <= altsyncram_vq92:auto_generated.q_b[27]
q_b[28] <= altsyncram_vq92:auto_generated.q_b[28]
q_b[29] <= altsyncram_vq92:auto_generated.q_b[29]
q_b[30] <= altsyncram_vq92:auto_generated.q_b[30]
q_b[31] <= altsyncram_vq92:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|PROJECT|Milestone_2:M2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|PROJECT|Milestone_1:M1_unit
CLOCK_50_I => CLOCK_50_I.IN2
Resetn => Resetn.IN2
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => SRAM_read_data[0].IN1
SRAM_read_data[1] => SRAM_read_data[1].IN1
SRAM_read_data[2] => SRAM_read_data[2].IN1
SRAM_read_data[3] => SRAM_read_data[3].IN1
SRAM_read_data[4] => SRAM_read_data[4].IN1
SRAM_read_data[5] => SRAM_read_data[5].IN1
SRAM_read_data[6] => SRAM_read_data[6].IN1
SRAM_read_data[7] => SRAM_read_data[7].IN1
SRAM_read_data[8] => SRAM_read_data[8].IN1
SRAM_read_data[9] => SRAM_read_data[9].IN1
SRAM_read_data[10] => SRAM_read_data[10].IN1
SRAM_read_data[11] => SRAM_read_data[11].IN1
SRAM_read_data[12] => SRAM_read_data[12].IN1
SRAM_read_data[13] => SRAM_read_data[13].IN1
SRAM_read_data[14] => SRAM_read_data[14].IN1
SRAM_read_data[15] => SRAM_read_data[15].IN1
M1_done <= M1_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => state.OUTPUTSELECT
M1_start => SRAM_we_n.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => SRAM_write_data.OUTPUTSELECT
M1_start => line_start.OUTPUTSELECT
M1_start => line_end.OUTPUTSELECT
M1_start => read_end_Y.OUTPUTSELECT
M1_start => enable_U.OUTPUTSELECT
M1_start => enable_V.OUTPUTSELECT
M1_start => enable_RGB.OUTPUTSELECT
M1_start => load_U_buffer.OUTPUTSELECT
M1_start => load_V_buffer.OUTPUTSELECT
M1_start => cycle.OUTPUTSELECT
M1_start => common_case.OUTPUTSELECT
M1_start => clear_SReg.OUTPUTSELECT
M1_start => M1_done.OUTPUTSELECT
M1_start => B_out_buffer.OUTPUTSELECT
M1_start => B_out_buffer.OUTPUTSELECT
M1_start => B_out_buffer.OUTPUTSELECT
M1_start => B_out_buffer.OUTPUTSELECT
M1_start => B_out_buffer.OUTPUTSELECT
M1_start => B_out_buffer.OUTPUTSELECT
M1_start => B_out_buffer.OUTPUTSELECT
M1_start => B_out_buffer.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => SRAM_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => Y_compare_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => U_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => V_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT
M1_start => RGB_address.OUTPUTSELECT


|PROJECT|Milestone_1:M1_unit|FIR:FIR_unit
CLOCK_50_I => V_in_buffer[0][0].CLK
CLOCK_50_I => V_in_buffer[0][1].CLK
CLOCK_50_I => V_in_buffer[0][2].CLK
CLOCK_50_I => V_in_buffer[0][3].CLK
CLOCK_50_I => V_in_buffer[0][4].CLK
CLOCK_50_I => V_in_buffer[0][5].CLK
CLOCK_50_I => V_in_buffer[0][6].CLK
CLOCK_50_I => V_in_buffer[0][7].CLK
CLOCK_50_I => V_in_buffer[1][0].CLK
CLOCK_50_I => V_in_buffer[1][1].CLK
CLOCK_50_I => V_in_buffer[1][2].CLK
CLOCK_50_I => V_in_buffer[1][3].CLK
CLOCK_50_I => V_in_buffer[1][4].CLK
CLOCK_50_I => V_in_buffer[1][5].CLK
CLOCK_50_I => V_in_buffer[1][6].CLK
CLOCK_50_I => V_in_buffer[1][7].CLK
CLOCK_50_I => U_in_buffer[0][0].CLK
CLOCK_50_I => U_in_buffer[0][1].CLK
CLOCK_50_I => U_in_buffer[0][2].CLK
CLOCK_50_I => U_in_buffer[0][3].CLK
CLOCK_50_I => U_in_buffer[0][4].CLK
CLOCK_50_I => U_in_buffer[0][5].CLK
CLOCK_50_I => U_in_buffer[0][6].CLK
CLOCK_50_I => U_in_buffer[0][7].CLK
CLOCK_50_I => U_in_buffer[1][0].CLK
CLOCK_50_I => U_in_buffer[1][1].CLK
CLOCK_50_I => U_in_buffer[1][2].CLK
CLOCK_50_I => U_in_buffer[1][3].CLK
CLOCK_50_I => U_in_buffer[1][4].CLK
CLOCK_50_I => U_in_buffer[1][5].CLK
CLOCK_50_I => U_in_buffer[1][6].CLK
CLOCK_50_I => U_in_buffer[1][7].CLK
CLOCK_50_I => V_SReg[0][0].CLK
CLOCK_50_I => V_SReg[0][1].CLK
CLOCK_50_I => V_SReg[0][2].CLK
CLOCK_50_I => V_SReg[0][3].CLK
CLOCK_50_I => V_SReg[0][4].CLK
CLOCK_50_I => V_SReg[0][5].CLK
CLOCK_50_I => V_SReg[0][6].CLK
CLOCK_50_I => V_SReg[0][7].CLK
CLOCK_50_I => V_SReg[1][0].CLK
CLOCK_50_I => V_SReg[1][1].CLK
CLOCK_50_I => V_SReg[1][2].CLK
CLOCK_50_I => V_SReg[1][3].CLK
CLOCK_50_I => V_SReg[1][4].CLK
CLOCK_50_I => V_SReg[1][5].CLK
CLOCK_50_I => V_SReg[1][6].CLK
CLOCK_50_I => V_SReg[1][7].CLK
CLOCK_50_I => V_SReg[2][0].CLK
CLOCK_50_I => V_SReg[2][1].CLK
CLOCK_50_I => V_SReg[2][2].CLK
CLOCK_50_I => V_SReg[2][3].CLK
CLOCK_50_I => V_SReg[2][4].CLK
CLOCK_50_I => V_SReg[2][5].CLK
CLOCK_50_I => V_SReg[2][6].CLK
CLOCK_50_I => V_SReg[2][7].CLK
CLOCK_50_I => V_SReg[3][0].CLK
CLOCK_50_I => V_SReg[3][1].CLK
CLOCK_50_I => V_SReg[3][2].CLK
CLOCK_50_I => V_SReg[3][3].CLK
CLOCK_50_I => V_SReg[3][4].CLK
CLOCK_50_I => V_SReg[3][5].CLK
CLOCK_50_I => V_SReg[3][6].CLK
CLOCK_50_I => V_SReg[3][7].CLK
CLOCK_50_I => V_SReg[4][0].CLK
CLOCK_50_I => V_SReg[4][1].CLK
CLOCK_50_I => V_SReg[4][2].CLK
CLOCK_50_I => V_SReg[4][3].CLK
CLOCK_50_I => V_SReg[4][4].CLK
CLOCK_50_I => V_SReg[4][5].CLK
CLOCK_50_I => V_SReg[4][6].CLK
CLOCK_50_I => V_SReg[4][7].CLK
CLOCK_50_I => V_SReg[5][0].CLK
CLOCK_50_I => V_SReg[5][1].CLK
CLOCK_50_I => V_SReg[5][2].CLK
CLOCK_50_I => V_SReg[5][3].CLK
CLOCK_50_I => V_SReg[5][4].CLK
CLOCK_50_I => V_SReg[5][5].CLK
CLOCK_50_I => V_SReg[5][6].CLK
CLOCK_50_I => V_SReg[5][7].CLK
CLOCK_50_I => U_SReg[0][0].CLK
CLOCK_50_I => U_SReg[0][1].CLK
CLOCK_50_I => U_SReg[0][2].CLK
CLOCK_50_I => U_SReg[0][3].CLK
CLOCK_50_I => U_SReg[0][4].CLK
CLOCK_50_I => U_SReg[0][5].CLK
CLOCK_50_I => U_SReg[0][6].CLK
CLOCK_50_I => U_SReg[0][7].CLK
CLOCK_50_I => U_SReg[1][0].CLK
CLOCK_50_I => U_SReg[1][1].CLK
CLOCK_50_I => U_SReg[1][2].CLK
CLOCK_50_I => U_SReg[1][3].CLK
CLOCK_50_I => U_SReg[1][4].CLK
CLOCK_50_I => U_SReg[1][5].CLK
CLOCK_50_I => U_SReg[1][6].CLK
CLOCK_50_I => U_SReg[1][7].CLK
CLOCK_50_I => U_SReg[2][0].CLK
CLOCK_50_I => U_SReg[2][1].CLK
CLOCK_50_I => U_SReg[2][2].CLK
CLOCK_50_I => U_SReg[2][3].CLK
CLOCK_50_I => U_SReg[2][4].CLK
CLOCK_50_I => U_SReg[2][5].CLK
CLOCK_50_I => U_SReg[2][6].CLK
CLOCK_50_I => U_SReg[2][7].CLK
CLOCK_50_I => U_SReg[3][0].CLK
CLOCK_50_I => U_SReg[3][1].CLK
CLOCK_50_I => U_SReg[3][2].CLK
CLOCK_50_I => U_SReg[3][3].CLK
CLOCK_50_I => U_SReg[3][4].CLK
CLOCK_50_I => U_SReg[3][5].CLK
CLOCK_50_I => U_SReg[3][6].CLK
CLOCK_50_I => U_SReg[3][7].CLK
CLOCK_50_I => U_SReg[4][0].CLK
CLOCK_50_I => U_SReg[4][1].CLK
CLOCK_50_I => U_SReg[4][2].CLK
CLOCK_50_I => U_SReg[4][3].CLK
CLOCK_50_I => U_SReg[4][4].CLK
CLOCK_50_I => U_SReg[4][5].CLK
CLOCK_50_I => U_SReg[4][6].CLK
CLOCK_50_I => U_SReg[4][7].CLK
CLOCK_50_I => U_SReg[5][0].CLK
CLOCK_50_I => U_SReg[5][1].CLK
CLOCK_50_I => U_SReg[5][2].CLK
CLOCK_50_I => U_SReg[5][3].CLK
CLOCK_50_I => U_SReg[5][4].CLK
CLOCK_50_I => U_SReg[5][5].CLK
CLOCK_50_I => U_SReg[5][6].CLK
CLOCK_50_I => U_SReg[5][7].CLK
CLOCK_50_I => FIR_BUFF_V[0]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[1]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[2]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[3]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[4]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[5]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[6]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[7]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[8]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[9]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[10]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[11]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[12]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[13]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[14]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[15]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[16]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[17]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[18]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[19]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[20]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[21]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[22]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[23]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[24]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[25]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[26]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[27]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[28]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[29]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[30]~reg0.CLK
CLOCK_50_I => FIR_BUFF_V[31]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[0]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[1]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[2]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[3]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[4]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[5]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[6]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[7]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[8]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[9]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[10]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[11]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[12]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[13]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[14]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[15]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[16]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[17]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[18]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[19]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[20]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[21]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[22]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[23]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[24]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[25]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[26]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[27]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[28]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[29]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[30]~reg0.CLK
CLOCK_50_I => FIR_BUFF_U[31]~reg0.CLK
CLOCK_50_I => U_V.CLK
CLOCK_50_I => FIR_accum[0].CLK
CLOCK_50_I => FIR_accum[1].CLK
CLOCK_50_I => FIR_accum[2].CLK
CLOCK_50_I => FIR_accum[3].CLK
CLOCK_50_I => FIR_accum[4].CLK
CLOCK_50_I => FIR_accum[5].CLK
CLOCK_50_I => FIR_accum[6].CLK
CLOCK_50_I => FIR_accum[7].CLK
CLOCK_50_I => FIR_accum[8].CLK
CLOCK_50_I => FIR_accum[9].CLK
CLOCK_50_I => FIR_accum[10].CLK
CLOCK_50_I => FIR_accum[11].CLK
CLOCK_50_I => FIR_accum[12].CLK
CLOCK_50_I => FIR_accum[13].CLK
CLOCK_50_I => FIR_accum[14].CLK
CLOCK_50_I => FIR_accum[15].CLK
CLOCK_50_I => FIR_accum[16].CLK
CLOCK_50_I => FIR_accum[17].CLK
CLOCK_50_I => FIR_accum[18].CLK
CLOCK_50_I => FIR_accum[19].CLK
CLOCK_50_I => FIR_accum[20].CLK
CLOCK_50_I => FIR_accum[21].CLK
CLOCK_50_I => FIR_accum[22].CLK
CLOCK_50_I => FIR_accum[23].CLK
CLOCK_50_I => FIR_accum[24].CLK
CLOCK_50_I => FIR_accum[25].CLK
CLOCK_50_I => FIR_accum[26].CLK
CLOCK_50_I => FIR_accum[27].CLK
CLOCK_50_I => FIR_accum[28].CLK
CLOCK_50_I => FIR_accum[29].CLK
CLOCK_50_I => FIR_accum[30].CLK
CLOCK_50_I => FIR_accum[31].CLK
CLOCK_50_I => sel_mul_in~1.DATAIN
resetn => V_in_buffer[0][0].ACLR
resetn => V_in_buffer[0][1].ACLR
resetn => V_in_buffer[0][2].ACLR
resetn => V_in_buffer[0][3].ACLR
resetn => V_in_buffer[0][4].ACLR
resetn => V_in_buffer[0][5].ACLR
resetn => V_in_buffer[0][6].ACLR
resetn => V_in_buffer[0][7].ACLR
resetn => V_in_buffer[1][0].ACLR
resetn => V_in_buffer[1][1].ACLR
resetn => V_in_buffer[1][2].ACLR
resetn => V_in_buffer[1][3].ACLR
resetn => V_in_buffer[1][4].ACLR
resetn => V_in_buffer[1][5].ACLR
resetn => V_in_buffer[1][6].ACLR
resetn => V_in_buffer[1][7].ACLR
resetn => U_in_buffer[0][0].ACLR
resetn => U_in_buffer[0][1].ACLR
resetn => U_in_buffer[0][2].ACLR
resetn => U_in_buffer[0][3].ACLR
resetn => U_in_buffer[0][4].ACLR
resetn => U_in_buffer[0][5].ACLR
resetn => U_in_buffer[0][6].ACLR
resetn => U_in_buffer[0][7].ACLR
resetn => U_in_buffer[1][0].ACLR
resetn => U_in_buffer[1][1].ACLR
resetn => U_in_buffer[1][2].ACLR
resetn => U_in_buffer[1][3].ACLR
resetn => U_in_buffer[1][4].ACLR
resetn => U_in_buffer[1][5].ACLR
resetn => U_in_buffer[1][6].ACLR
resetn => U_in_buffer[1][7].ACLR
resetn => V_SReg[0][0].ACLR
resetn => V_SReg[0][1].ACLR
resetn => V_SReg[0][2].ACLR
resetn => V_SReg[0][3].ACLR
resetn => V_SReg[0][4].ACLR
resetn => V_SReg[0][5].ACLR
resetn => V_SReg[0][6].ACLR
resetn => V_SReg[0][7].ACLR
resetn => V_SReg[1][0].ACLR
resetn => V_SReg[1][1].ACLR
resetn => V_SReg[1][2].ACLR
resetn => V_SReg[1][3].ACLR
resetn => V_SReg[1][4].ACLR
resetn => V_SReg[1][5].ACLR
resetn => V_SReg[1][6].ACLR
resetn => V_SReg[1][7].ACLR
resetn => V_SReg[2][0].ACLR
resetn => V_SReg[2][1].ACLR
resetn => V_SReg[2][2].ACLR
resetn => V_SReg[2][3].ACLR
resetn => V_SReg[2][4].ACLR
resetn => V_SReg[2][5].ACLR
resetn => V_SReg[2][6].ACLR
resetn => V_SReg[2][7].ACLR
resetn => V_SReg[3][0].ACLR
resetn => V_SReg[3][1].ACLR
resetn => V_SReg[3][2].ACLR
resetn => V_SReg[3][3].ACLR
resetn => V_SReg[3][4].ACLR
resetn => V_SReg[3][5].ACLR
resetn => V_SReg[3][6].ACLR
resetn => V_SReg[3][7].ACLR
resetn => V_SReg[4][0].ACLR
resetn => V_SReg[4][1].ACLR
resetn => V_SReg[4][2].ACLR
resetn => V_SReg[4][3].ACLR
resetn => V_SReg[4][4].ACLR
resetn => V_SReg[4][5].ACLR
resetn => V_SReg[4][6].ACLR
resetn => V_SReg[4][7].ACLR
resetn => V_SReg[5][0].ACLR
resetn => V_SReg[5][1].ACLR
resetn => V_SReg[5][2].ACLR
resetn => V_SReg[5][3].ACLR
resetn => V_SReg[5][4].ACLR
resetn => V_SReg[5][5].ACLR
resetn => V_SReg[5][6].ACLR
resetn => V_SReg[5][7].ACLR
resetn => U_SReg[0][0].ACLR
resetn => U_SReg[0][1].ACLR
resetn => U_SReg[0][2].ACLR
resetn => U_SReg[0][3].ACLR
resetn => U_SReg[0][4].ACLR
resetn => U_SReg[0][5].ACLR
resetn => U_SReg[0][6].ACLR
resetn => U_SReg[0][7].ACLR
resetn => U_SReg[1][0].ACLR
resetn => U_SReg[1][1].ACLR
resetn => U_SReg[1][2].ACLR
resetn => U_SReg[1][3].ACLR
resetn => U_SReg[1][4].ACLR
resetn => U_SReg[1][5].ACLR
resetn => U_SReg[1][6].ACLR
resetn => U_SReg[1][7].ACLR
resetn => U_SReg[2][0].ACLR
resetn => U_SReg[2][1].ACLR
resetn => U_SReg[2][2].ACLR
resetn => U_SReg[2][3].ACLR
resetn => U_SReg[2][4].ACLR
resetn => U_SReg[2][5].ACLR
resetn => U_SReg[2][6].ACLR
resetn => U_SReg[2][7].ACLR
resetn => U_SReg[3][0].ACLR
resetn => U_SReg[3][1].ACLR
resetn => U_SReg[3][2].ACLR
resetn => U_SReg[3][3].ACLR
resetn => U_SReg[3][4].ACLR
resetn => U_SReg[3][5].ACLR
resetn => U_SReg[3][6].ACLR
resetn => U_SReg[3][7].ACLR
resetn => U_SReg[4][0].ACLR
resetn => U_SReg[4][1].ACLR
resetn => U_SReg[4][2].ACLR
resetn => U_SReg[4][3].ACLR
resetn => U_SReg[4][4].ACLR
resetn => U_SReg[4][5].ACLR
resetn => U_SReg[4][6].ACLR
resetn => U_SReg[4][7].ACLR
resetn => U_SReg[5][0].ACLR
resetn => U_SReg[5][1].ACLR
resetn => U_SReg[5][2].ACLR
resetn => U_SReg[5][3].ACLR
resetn => U_SReg[5][4].ACLR
resetn => U_SReg[5][5].ACLR
resetn => U_SReg[5][6].ACLR
resetn => U_SReg[5][7].ACLR
resetn => FIR_BUFF_V[0]~reg0.ACLR
resetn => FIR_BUFF_V[1]~reg0.ACLR
resetn => FIR_BUFF_V[2]~reg0.ACLR
resetn => FIR_BUFF_V[3]~reg0.ACLR
resetn => FIR_BUFF_V[4]~reg0.ACLR
resetn => FIR_BUFF_V[5]~reg0.ACLR
resetn => FIR_BUFF_V[6]~reg0.ACLR
resetn => FIR_BUFF_V[7]~reg0.ACLR
resetn => FIR_BUFF_V[8]~reg0.ACLR
resetn => FIR_BUFF_V[9]~reg0.ACLR
resetn => FIR_BUFF_V[10]~reg0.ACLR
resetn => FIR_BUFF_V[11]~reg0.ACLR
resetn => FIR_BUFF_V[12]~reg0.ACLR
resetn => FIR_BUFF_V[13]~reg0.ACLR
resetn => FIR_BUFF_V[14]~reg0.ACLR
resetn => FIR_BUFF_V[15]~reg0.ACLR
resetn => FIR_BUFF_V[16]~reg0.ACLR
resetn => FIR_BUFF_V[17]~reg0.ACLR
resetn => FIR_BUFF_V[18]~reg0.ACLR
resetn => FIR_BUFF_V[19]~reg0.ACLR
resetn => FIR_BUFF_V[20]~reg0.ACLR
resetn => FIR_BUFF_V[21]~reg0.ACLR
resetn => FIR_BUFF_V[22]~reg0.ACLR
resetn => FIR_BUFF_V[23]~reg0.ACLR
resetn => FIR_BUFF_V[24]~reg0.ACLR
resetn => FIR_BUFF_V[25]~reg0.ACLR
resetn => FIR_BUFF_V[26]~reg0.ACLR
resetn => FIR_BUFF_V[27]~reg0.ACLR
resetn => FIR_BUFF_V[28]~reg0.ACLR
resetn => FIR_BUFF_V[29]~reg0.ACLR
resetn => FIR_BUFF_V[30]~reg0.ACLR
resetn => FIR_BUFF_V[31]~reg0.ACLR
resetn => FIR_BUFF_U[0]~reg0.ACLR
resetn => FIR_BUFF_U[1]~reg0.ACLR
resetn => FIR_BUFF_U[2]~reg0.ACLR
resetn => FIR_BUFF_U[3]~reg0.ACLR
resetn => FIR_BUFF_U[4]~reg0.ACLR
resetn => FIR_BUFF_U[5]~reg0.ACLR
resetn => FIR_BUFF_U[6]~reg0.ACLR
resetn => FIR_BUFF_U[7]~reg0.ACLR
resetn => FIR_BUFF_U[8]~reg0.ACLR
resetn => FIR_BUFF_U[9]~reg0.ACLR
resetn => FIR_BUFF_U[10]~reg0.ACLR
resetn => FIR_BUFF_U[11]~reg0.ACLR
resetn => FIR_BUFF_U[12]~reg0.ACLR
resetn => FIR_BUFF_U[13]~reg0.ACLR
resetn => FIR_BUFF_U[14]~reg0.ACLR
resetn => FIR_BUFF_U[15]~reg0.ACLR
resetn => FIR_BUFF_U[16]~reg0.ACLR
resetn => FIR_BUFF_U[17]~reg0.ACLR
resetn => FIR_BUFF_U[18]~reg0.ACLR
resetn => FIR_BUFF_U[19]~reg0.ACLR
resetn => FIR_BUFF_U[20]~reg0.ACLR
resetn => FIR_BUFF_U[21]~reg0.ACLR
resetn => FIR_BUFF_U[22]~reg0.ACLR
resetn => FIR_BUFF_U[23]~reg0.ACLR
resetn => FIR_BUFF_U[24]~reg0.ACLR
resetn => FIR_BUFF_U[25]~reg0.ACLR
resetn => FIR_BUFF_U[26]~reg0.ACLR
resetn => FIR_BUFF_U[27]~reg0.ACLR
resetn => FIR_BUFF_U[28]~reg0.ACLR
resetn => FIR_BUFF_U[29]~reg0.ACLR
resetn => FIR_BUFF_U[30]~reg0.ACLR
resetn => FIR_BUFF_U[31]~reg0.ACLR
resetn => U_V.ACLR
resetn => FIR_accum[0].ACLR
resetn => FIR_accum[1].ACLR
resetn => FIR_accum[2].ACLR
resetn => FIR_accum[3].ACLR
resetn => FIR_accum[4].ACLR
resetn => FIR_accum[5].ACLR
resetn => FIR_accum[6].ACLR
resetn => FIR_accum[7].PRESET
resetn => FIR_accum[8].ACLR
resetn => FIR_accum[9].ACLR
resetn => FIR_accum[10].ACLR
resetn => FIR_accum[11].ACLR
resetn => FIR_accum[12].ACLR
resetn => FIR_accum[13].ACLR
resetn => FIR_accum[14].ACLR
resetn => FIR_accum[15].ACLR
resetn => FIR_accum[16].ACLR
resetn => FIR_accum[17].ACLR
resetn => FIR_accum[18].ACLR
resetn => FIR_accum[19].ACLR
resetn => FIR_accum[20].ACLR
resetn => FIR_accum[21].ACLR
resetn => FIR_accum[22].ACLR
resetn => FIR_accum[23].ACLR
resetn => FIR_accum[24].ACLR
resetn => FIR_accum[25].ACLR
resetn => FIR_accum[26].ACLR
resetn => FIR_accum[27].ACLR
resetn => FIR_accum[28].ACLR
resetn => FIR_accum[29].ACLR
resetn => FIR_accum[30].ACLR
resetn => FIR_accum[31].ACLR
resetn => sel_mul_in~3.DATAIN
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => U_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => V_SReg.OUTPUTSELECT
line_start => sel_mul_in.OUTPUTSELECT
line_start => U_V.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_U.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => FIR_BUFF_V.OUTPUTSELECT
line_start => sel_mul_in.OUTPUTSELECT
line_start => sel_mul_in.OUTPUTSELECT
line_start => sel_mul_in.OUTPUTSELECT
line_start => sel_mul_in.OUTPUTSELECT
line_start => sel_mul_in.OUTPUTSELECT
line_end => U_SReg.OUTPUTSELECT
line_end => U_SReg.OUTPUTSELECT
line_end => U_SReg.OUTPUTSELECT
line_end => U_SReg.OUTPUTSELECT
line_end => U_SReg.OUTPUTSELECT
line_end => U_SReg.OUTPUTSELECT
line_end => U_SReg.OUTPUTSELECT
line_end => U_SReg.OUTPUTSELECT
line_end => V_SReg.OUTPUTSELECT
line_end => V_SReg.OUTPUTSELECT
line_end => V_SReg.OUTPUTSELECT
line_end => V_SReg.OUTPUTSELECT
line_end => V_SReg.OUTPUTSELECT
line_end => V_SReg.OUTPUTSELECT
line_end => V_SReg.OUTPUTSELECT
line_end => V_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => V_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_U => U_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
enable_V => V_SReg.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_U_buffer => U_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
load_V_buffer => V_in_buffer.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_U_0 => U_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
read_V_0 => V_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => U_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => V_SReg.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => U_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
clear_SReg => V_in_buffer.OUTPUTSELECT
SRAM_read_data[0] => U_in_buffer.DATAB
SRAM_read_data[0] => V_in_buffer.DATAB
SRAM_read_data[0] => U_SReg.DATAB
SRAM_read_data[0] => V_SReg.DATAB
SRAM_read_data[0] => V_SReg.DATAB
SRAM_read_data[0] => U_SReg.DATAB
SRAM_read_data[1] => U_in_buffer.DATAB
SRAM_read_data[1] => V_in_buffer.DATAB
SRAM_read_data[1] => U_SReg.DATAB
SRAM_read_data[1] => V_SReg.DATAB
SRAM_read_data[1] => V_SReg.DATAB
SRAM_read_data[1] => U_SReg.DATAB
SRAM_read_data[2] => U_in_buffer.DATAB
SRAM_read_data[2] => V_in_buffer.DATAB
SRAM_read_data[2] => U_SReg.DATAB
SRAM_read_data[2] => V_SReg.DATAB
SRAM_read_data[2] => V_SReg.DATAB
SRAM_read_data[2] => U_SReg.DATAB
SRAM_read_data[3] => U_in_buffer.DATAB
SRAM_read_data[3] => V_in_buffer.DATAB
SRAM_read_data[3] => U_SReg.DATAB
SRAM_read_data[3] => V_SReg.DATAB
SRAM_read_data[3] => V_SReg.DATAB
SRAM_read_data[3] => U_SReg.DATAB
SRAM_read_data[4] => U_in_buffer.DATAB
SRAM_read_data[4] => V_in_buffer.DATAB
SRAM_read_data[4] => U_SReg.DATAB
SRAM_read_data[4] => V_SReg.DATAB
SRAM_read_data[4] => V_SReg.DATAB
SRAM_read_data[4] => U_SReg.DATAB
SRAM_read_data[5] => U_in_buffer.DATAB
SRAM_read_data[5] => V_in_buffer.DATAB
SRAM_read_data[5] => U_SReg.DATAB
SRAM_read_data[5] => V_SReg.DATAB
SRAM_read_data[5] => V_SReg.DATAB
SRAM_read_data[5] => U_SReg.DATAB
SRAM_read_data[6] => U_in_buffer.DATAB
SRAM_read_data[6] => V_in_buffer.DATAB
SRAM_read_data[6] => U_SReg.DATAB
SRAM_read_data[6] => V_SReg.DATAB
SRAM_read_data[6] => V_SReg.DATAB
SRAM_read_data[6] => U_SReg.DATAB
SRAM_read_data[7] => U_in_buffer.DATAB
SRAM_read_data[7] => V_in_buffer.DATAB
SRAM_read_data[7] => U_SReg.DATAB
SRAM_read_data[7] => V_SReg.DATAB
SRAM_read_data[7] => V_SReg.DATAB
SRAM_read_data[7] => U_SReg.DATAB
SRAM_read_data[8] => U_in_buffer.DATAB
SRAM_read_data[8] => V_in_buffer.DATAB
SRAM_read_data[8] => U_SReg.DATAB
SRAM_read_data[8] => U_SReg.DATAB
SRAM_read_data[8] => U_SReg.DATAB
SRAM_read_data[8] => V_SReg.DATAB
SRAM_read_data[8] => V_SReg.DATAB
SRAM_read_data[8] => V_SReg.DATAB
SRAM_read_data[8] => V_SReg.DATAB
SRAM_read_data[8] => U_SReg.DATAB
SRAM_read_data[9] => U_in_buffer.DATAB
SRAM_read_data[9] => V_in_buffer.DATAB
SRAM_read_data[9] => U_SReg.DATAB
SRAM_read_data[9] => U_SReg.DATAB
SRAM_read_data[9] => U_SReg.DATAB
SRAM_read_data[9] => V_SReg.DATAB
SRAM_read_data[9] => V_SReg.DATAB
SRAM_read_data[9] => V_SReg.DATAB
SRAM_read_data[9] => V_SReg.DATAB
SRAM_read_data[9] => U_SReg.DATAB
SRAM_read_data[10] => U_in_buffer.DATAB
SRAM_read_data[10] => V_in_buffer.DATAB
SRAM_read_data[10] => U_SReg.DATAB
SRAM_read_data[10] => U_SReg.DATAB
SRAM_read_data[10] => U_SReg.DATAB
SRAM_read_data[10] => V_SReg.DATAB
SRAM_read_data[10] => V_SReg.DATAB
SRAM_read_data[10] => V_SReg.DATAB
SRAM_read_data[10] => V_SReg.DATAB
SRAM_read_data[10] => U_SReg.DATAB
SRAM_read_data[11] => U_in_buffer.DATAB
SRAM_read_data[11] => V_in_buffer.DATAB
SRAM_read_data[11] => U_SReg.DATAB
SRAM_read_data[11] => U_SReg.DATAB
SRAM_read_data[11] => U_SReg.DATAB
SRAM_read_data[11] => V_SReg.DATAB
SRAM_read_data[11] => V_SReg.DATAB
SRAM_read_data[11] => V_SReg.DATAB
SRAM_read_data[11] => V_SReg.DATAB
SRAM_read_data[11] => U_SReg.DATAB
SRAM_read_data[12] => U_in_buffer.DATAB
SRAM_read_data[12] => V_in_buffer.DATAB
SRAM_read_data[12] => U_SReg.DATAB
SRAM_read_data[12] => U_SReg.DATAB
SRAM_read_data[12] => U_SReg.DATAB
SRAM_read_data[12] => V_SReg.DATAB
SRAM_read_data[12] => V_SReg.DATAB
SRAM_read_data[12] => V_SReg.DATAB
SRAM_read_data[12] => V_SReg.DATAB
SRAM_read_data[12] => U_SReg.DATAB
SRAM_read_data[13] => U_in_buffer.DATAB
SRAM_read_data[13] => V_in_buffer.DATAB
SRAM_read_data[13] => U_SReg.DATAB
SRAM_read_data[13] => U_SReg.DATAB
SRAM_read_data[13] => U_SReg.DATAB
SRAM_read_data[13] => V_SReg.DATAB
SRAM_read_data[13] => V_SReg.DATAB
SRAM_read_data[13] => V_SReg.DATAB
SRAM_read_data[13] => V_SReg.DATAB
SRAM_read_data[13] => U_SReg.DATAB
SRAM_read_data[14] => U_in_buffer.DATAB
SRAM_read_data[14] => V_in_buffer.DATAB
SRAM_read_data[14] => U_SReg.DATAB
SRAM_read_data[14] => U_SReg.DATAB
SRAM_read_data[14] => U_SReg.DATAB
SRAM_read_data[14] => V_SReg.DATAB
SRAM_read_data[14] => V_SReg.DATAB
SRAM_read_data[14] => V_SReg.DATAB
SRAM_read_data[14] => V_SReg.DATAB
SRAM_read_data[14] => U_SReg.DATAB
SRAM_read_data[15] => U_in_buffer.DATAB
SRAM_read_data[15] => V_in_buffer.DATAB
SRAM_read_data[15] => U_SReg.DATAB
SRAM_read_data[15] => U_SReg.DATAB
SRAM_read_data[15] => U_SReg.DATAB
SRAM_read_data[15] => V_SReg.DATAB
SRAM_read_data[15] => V_SReg.DATAB
SRAM_read_data[15] => V_SReg.DATAB
SRAM_read_data[15] => V_SReg.DATAB
SRAM_read_data[15] => U_SReg.DATAB
cycle => U_SReg.OUTPUTSELECT
cycle => U_SReg.OUTPUTSELECT
cycle => U_SReg.OUTPUTSELECT
cycle => U_SReg.OUTPUTSELECT
cycle => U_SReg.OUTPUTSELECT
cycle => U_SReg.OUTPUTSELECT
cycle => U_SReg.OUTPUTSELECT
cycle => U_SReg.OUTPUTSELECT
cycle => V_SReg.OUTPUTSELECT
cycle => V_SReg.OUTPUTSELECT
cycle => V_SReg.OUTPUTSELECT
cycle => V_SReg.OUTPUTSELECT
cycle => V_SReg.OUTPUTSELECT
cycle => V_SReg.OUTPUTSELECT
cycle => V_SReg.OUTPUTSELECT
cycle => V_SReg.OUTPUTSELECT
FIR_BUFF_U[0] <= FIR_BUFF_U[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[1] <= FIR_BUFF_U[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[2] <= FIR_BUFF_U[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[3] <= FIR_BUFF_U[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[4] <= FIR_BUFF_U[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[5] <= FIR_BUFF_U[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[6] <= FIR_BUFF_U[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[7] <= FIR_BUFF_U[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[8] <= FIR_BUFF_U[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[9] <= FIR_BUFF_U[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[10] <= FIR_BUFF_U[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[11] <= FIR_BUFF_U[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[12] <= FIR_BUFF_U[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[13] <= FIR_BUFF_U[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[14] <= FIR_BUFF_U[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[15] <= FIR_BUFF_U[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[16] <= FIR_BUFF_U[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[17] <= FIR_BUFF_U[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[18] <= FIR_BUFF_U[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[19] <= FIR_BUFF_U[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[20] <= FIR_BUFF_U[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[21] <= FIR_BUFF_U[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[22] <= FIR_BUFF_U[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[23] <= FIR_BUFF_U[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[24] <= FIR_BUFF_U[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[25] <= FIR_BUFF_U[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[26] <= FIR_BUFF_U[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[27] <= FIR_BUFF_U[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[28] <= FIR_BUFF_U[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[29] <= FIR_BUFF_U[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[30] <= FIR_BUFF_U[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_U[31] <= FIR_BUFF_U[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[0] <= FIR_BUFF_V[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[1] <= FIR_BUFF_V[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[2] <= FIR_BUFF_V[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[3] <= FIR_BUFF_V[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[4] <= FIR_BUFF_V[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[5] <= FIR_BUFF_V[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[6] <= FIR_BUFF_V[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[7] <= FIR_BUFF_V[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[8] <= FIR_BUFF_V[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[9] <= FIR_BUFF_V[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[10] <= FIR_BUFF_V[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[11] <= FIR_BUFF_V[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[12] <= FIR_BUFF_V[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[13] <= FIR_BUFF_V[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[14] <= FIR_BUFF_V[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[15] <= FIR_BUFF_V[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[16] <= FIR_BUFF_V[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[17] <= FIR_BUFF_V[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[18] <= FIR_BUFF_V[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[19] <= FIR_BUFF_V[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[20] <= FIR_BUFF_V[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[21] <= FIR_BUFF_V[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[22] <= FIR_BUFF_V[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[23] <= FIR_BUFF_V[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[24] <= FIR_BUFF_V[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[25] <= FIR_BUFF_V[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[26] <= FIR_BUFF_V[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[27] <= FIR_BUFF_V[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[28] <= FIR_BUFF_V[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[29] <= FIR_BUFF_V[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[30] <= FIR_BUFF_V[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIR_BUFF_V[31] <= FIR_BUFF_V[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
even_U[0] <= U_SReg[4][0].DB_MAX_OUTPUT_PORT_TYPE
even_U[1] <= U_SReg[4][1].DB_MAX_OUTPUT_PORT_TYPE
even_U[2] <= U_SReg[4][2].DB_MAX_OUTPUT_PORT_TYPE
even_U[3] <= U_SReg[4][3].DB_MAX_OUTPUT_PORT_TYPE
even_U[4] <= U_SReg[4][4].DB_MAX_OUTPUT_PORT_TYPE
even_U[5] <= U_SReg[4][5].DB_MAX_OUTPUT_PORT_TYPE
even_U[6] <= U_SReg[4][6].DB_MAX_OUTPUT_PORT_TYPE
even_U[7] <= U_SReg[4][7].DB_MAX_OUTPUT_PORT_TYPE
even_U[8] <= <GND>
even_U[9] <= <GND>
even_U[10] <= <GND>
even_U[11] <= <GND>
even_U[12] <= <GND>
even_U[13] <= <GND>
even_U[14] <= <GND>
even_U[15] <= <GND>
even_U[16] <= <GND>
even_U[17] <= <GND>
even_U[18] <= <GND>
even_U[19] <= <GND>
even_U[20] <= <GND>
even_U[21] <= <GND>
even_U[22] <= <GND>
even_U[23] <= <GND>
even_U[24] <= <GND>
even_U[25] <= <GND>
even_U[26] <= <GND>
even_U[27] <= <GND>
even_U[28] <= <GND>
even_U[29] <= <GND>
even_U[30] <= <GND>
even_U[31] <= <GND>
even_V[0] <= V_SReg[3][0].DB_MAX_OUTPUT_PORT_TYPE
even_V[1] <= V_SReg[3][1].DB_MAX_OUTPUT_PORT_TYPE
even_V[2] <= V_SReg[3][2].DB_MAX_OUTPUT_PORT_TYPE
even_V[3] <= V_SReg[3][3].DB_MAX_OUTPUT_PORT_TYPE
even_V[4] <= V_SReg[3][4].DB_MAX_OUTPUT_PORT_TYPE
even_V[5] <= V_SReg[3][5].DB_MAX_OUTPUT_PORT_TYPE
even_V[6] <= V_SReg[3][6].DB_MAX_OUTPUT_PORT_TYPE
even_V[7] <= V_SReg[3][7].DB_MAX_OUTPUT_PORT_TYPE
even_V[8] <= <GND>
even_V[9] <= <GND>
even_V[10] <= <GND>
even_V[11] <= <GND>
even_V[12] <= <GND>
even_V[13] <= <GND>
even_V[14] <= <GND>
even_V[15] <= <GND>
even_V[16] <= <GND>
even_V[17] <= <GND>
even_V[18] <= <GND>
even_V[19] <= <GND>
even_V[20] <= <GND>
even_V[21] <= <GND>
even_V[22] <= <GND>
even_V[23] <= <GND>
even_V[24] <= <GND>
even_V[25] <= <GND>
even_V[26] <= <GND>
even_V[27] <= <GND>
even_V[28] <= <GND>
even_V[29] <= <GND>
even_V[30] <= <GND>
even_V[31] <= <GND>


|PROJECT|Milestone_1:M1_unit|RGB_Converter:RGB_unit
CLOCK_50_I => B_buff[0]~reg0.CLK
CLOCK_50_I => B_buff[1]~reg0.CLK
CLOCK_50_I => B_buff[2]~reg0.CLK
CLOCK_50_I => B_buff[3]~reg0.CLK
CLOCK_50_I => B_buff[4]~reg0.CLK
CLOCK_50_I => B_buff[5]~reg0.CLK
CLOCK_50_I => B_buff[6]~reg0.CLK
CLOCK_50_I => B_buff[7]~reg0.CLK
CLOCK_50_I => G_buff[0]~reg0.CLK
CLOCK_50_I => G_buff[1]~reg0.CLK
CLOCK_50_I => G_buff[2]~reg0.CLK
CLOCK_50_I => G_buff[3]~reg0.CLK
CLOCK_50_I => G_buff[4]~reg0.CLK
CLOCK_50_I => G_buff[5]~reg0.CLK
CLOCK_50_I => G_buff[6]~reg0.CLK
CLOCK_50_I => G_buff[7]~reg0.CLK
CLOCK_50_I => R_buff[0]~reg0.CLK
CLOCK_50_I => R_buff[1]~reg0.CLK
CLOCK_50_I => R_buff[2]~reg0.CLK
CLOCK_50_I => R_buff[3]~reg0.CLK
CLOCK_50_I => R_buff[4]~reg0.CLK
CLOCK_50_I => R_buff[5]~reg0.CLK
CLOCK_50_I => R_buff[6]~reg0.CLK
CLOCK_50_I => R_buff[7]~reg0.CLK
CLOCK_50_I => B_acc[0].CLK
CLOCK_50_I => B_acc[1].CLK
CLOCK_50_I => B_acc[2].CLK
CLOCK_50_I => B_acc[3].CLK
CLOCK_50_I => B_acc[4].CLK
CLOCK_50_I => B_acc[5].CLK
CLOCK_50_I => B_acc[6].CLK
CLOCK_50_I => B_acc[7].CLK
CLOCK_50_I => B_acc[8].CLK
CLOCK_50_I => B_acc[9].CLK
CLOCK_50_I => B_acc[10].CLK
CLOCK_50_I => B_acc[11].CLK
CLOCK_50_I => B_acc[12].CLK
CLOCK_50_I => B_acc[13].CLK
CLOCK_50_I => B_acc[14].CLK
CLOCK_50_I => B_acc[15].CLK
CLOCK_50_I => B_acc[16].CLK
CLOCK_50_I => B_acc[17].CLK
CLOCK_50_I => B_acc[18].CLK
CLOCK_50_I => B_acc[19].CLK
CLOCK_50_I => B_acc[20].CLK
CLOCK_50_I => B_acc[21].CLK
CLOCK_50_I => B_acc[22].CLK
CLOCK_50_I => B_acc[23].CLK
CLOCK_50_I => B_acc[24].CLK
CLOCK_50_I => B_acc[25].CLK
CLOCK_50_I => B_acc[26].CLK
CLOCK_50_I => B_acc[27].CLK
CLOCK_50_I => B_acc[28].CLK
CLOCK_50_I => B_acc[29].CLK
CLOCK_50_I => B_acc[30].CLK
CLOCK_50_I => B_acc[31].CLK
CLOCK_50_I => G_acc[0].CLK
CLOCK_50_I => G_acc[1].CLK
CLOCK_50_I => G_acc[2].CLK
CLOCK_50_I => G_acc[3].CLK
CLOCK_50_I => G_acc[4].CLK
CLOCK_50_I => G_acc[5].CLK
CLOCK_50_I => G_acc[6].CLK
CLOCK_50_I => G_acc[7].CLK
CLOCK_50_I => G_acc[8].CLK
CLOCK_50_I => G_acc[9].CLK
CLOCK_50_I => G_acc[10].CLK
CLOCK_50_I => G_acc[11].CLK
CLOCK_50_I => G_acc[12].CLK
CLOCK_50_I => G_acc[13].CLK
CLOCK_50_I => G_acc[14].CLK
CLOCK_50_I => G_acc[15].CLK
CLOCK_50_I => G_acc[16].CLK
CLOCK_50_I => G_acc[17].CLK
CLOCK_50_I => G_acc[18].CLK
CLOCK_50_I => G_acc[19].CLK
CLOCK_50_I => G_acc[20].CLK
CLOCK_50_I => G_acc[21].CLK
CLOCK_50_I => G_acc[22].CLK
CLOCK_50_I => G_acc[23].CLK
CLOCK_50_I => G_acc[24].CLK
CLOCK_50_I => G_acc[25].CLK
CLOCK_50_I => G_acc[26].CLK
CLOCK_50_I => G_acc[27].CLK
CLOCK_50_I => G_acc[28].CLK
CLOCK_50_I => G_acc[29].CLK
CLOCK_50_I => G_acc[30].CLK
CLOCK_50_I => G_acc[31].CLK
CLOCK_50_I => R_acc[0].CLK
CLOCK_50_I => R_acc[1].CLK
CLOCK_50_I => R_acc[2].CLK
CLOCK_50_I => R_acc[3].CLK
CLOCK_50_I => R_acc[4].CLK
CLOCK_50_I => R_acc[5].CLK
CLOCK_50_I => R_acc[6].CLK
CLOCK_50_I => R_acc[7].CLK
CLOCK_50_I => R_acc[8].CLK
CLOCK_50_I => R_acc[9].CLK
CLOCK_50_I => R_acc[10].CLK
CLOCK_50_I => R_acc[11].CLK
CLOCK_50_I => R_acc[12].CLK
CLOCK_50_I => R_acc[13].CLK
CLOCK_50_I => R_acc[14].CLK
CLOCK_50_I => R_acc[15].CLK
CLOCK_50_I => R_acc[16].CLK
CLOCK_50_I => R_acc[17].CLK
CLOCK_50_I => R_acc[18].CLK
CLOCK_50_I => R_acc[19].CLK
CLOCK_50_I => R_acc[20].CLK
CLOCK_50_I => R_acc[21].CLK
CLOCK_50_I => R_acc[22].CLK
CLOCK_50_I => R_acc[23].CLK
CLOCK_50_I => R_acc[24].CLK
CLOCK_50_I => R_acc[25].CLK
CLOCK_50_I => R_acc[26].CLK
CLOCK_50_I => R_acc[27].CLK
CLOCK_50_I => R_acc[28].CLK
CLOCK_50_I => R_acc[29].CLK
CLOCK_50_I => R_acc[30].CLK
CLOCK_50_I => R_acc[31].CLK
CLOCK_50_I => sel_rgb_mul~1.DATAIN
enable_RGB => sel_rgb_mul.DATAB
enable_RGB => sel_rgb_mul.DATAB
enable_RGB => Selector64.IN1
resetn => B_buff[0]~reg0.ACLR
resetn => B_buff[1]~reg0.ACLR
resetn => B_buff[2]~reg0.ACLR
resetn => B_buff[3]~reg0.ACLR
resetn => B_buff[4]~reg0.ACLR
resetn => B_buff[5]~reg0.ACLR
resetn => B_buff[6]~reg0.ACLR
resetn => B_buff[7]~reg0.ACLR
resetn => G_buff[0]~reg0.ACLR
resetn => G_buff[1]~reg0.ACLR
resetn => G_buff[2]~reg0.ACLR
resetn => G_buff[3]~reg0.ACLR
resetn => G_buff[4]~reg0.ACLR
resetn => G_buff[5]~reg0.ACLR
resetn => G_buff[6]~reg0.ACLR
resetn => G_buff[7]~reg0.ACLR
resetn => R_buff[0]~reg0.ACLR
resetn => R_buff[1]~reg0.ACLR
resetn => R_buff[2]~reg0.ACLR
resetn => R_buff[3]~reg0.ACLR
resetn => R_buff[4]~reg0.ACLR
resetn => R_buff[5]~reg0.ACLR
resetn => R_buff[6]~reg0.ACLR
resetn => R_buff[7]~reg0.ACLR
resetn => B_acc[0].ACLR
resetn => B_acc[1].ACLR
resetn => B_acc[2].ACLR
resetn => B_acc[3].ACLR
resetn => B_acc[4].ACLR
resetn => B_acc[5].ACLR
resetn => B_acc[6].ACLR
resetn => B_acc[7].ACLR
resetn => B_acc[8].ACLR
resetn => B_acc[9].ACLR
resetn => B_acc[10].ACLR
resetn => B_acc[11].ACLR
resetn => B_acc[12].ACLR
resetn => B_acc[13].ACLR
resetn => B_acc[14].ACLR
resetn => B_acc[15].ACLR
resetn => B_acc[16].ACLR
resetn => B_acc[17].ACLR
resetn => B_acc[18].ACLR
resetn => B_acc[19].ACLR
resetn => B_acc[20].ACLR
resetn => B_acc[21].ACLR
resetn => B_acc[22].ACLR
resetn => B_acc[23].ACLR
resetn => B_acc[24].ACLR
resetn => B_acc[25].ACLR
resetn => B_acc[26].ACLR
resetn => B_acc[27].ACLR
resetn => B_acc[28].ACLR
resetn => B_acc[29].ACLR
resetn => B_acc[30].ACLR
resetn => B_acc[31].ACLR
resetn => G_acc[0].ACLR
resetn => G_acc[1].ACLR
resetn => G_acc[2].ACLR
resetn => G_acc[3].ACLR
resetn => G_acc[4].ACLR
resetn => G_acc[5].ACLR
resetn => G_acc[6].ACLR
resetn => G_acc[7].ACLR
resetn => G_acc[8].ACLR
resetn => G_acc[9].ACLR
resetn => G_acc[10].ACLR
resetn => G_acc[11].ACLR
resetn => G_acc[12].ACLR
resetn => G_acc[13].ACLR
resetn => G_acc[14].ACLR
resetn => G_acc[15].ACLR
resetn => G_acc[16].ACLR
resetn => G_acc[17].ACLR
resetn => G_acc[18].ACLR
resetn => G_acc[19].ACLR
resetn => G_acc[20].ACLR
resetn => G_acc[21].ACLR
resetn => G_acc[22].ACLR
resetn => G_acc[23].ACLR
resetn => G_acc[24].ACLR
resetn => G_acc[25].ACLR
resetn => G_acc[26].ACLR
resetn => G_acc[27].ACLR
resetn => G_acc[28].ACLR
resetn => G_acc[29].ACLR
resetn => G_acc[30].ACLR
resetn => G_acc[31].ACLR
resetn => R_acc[0].ACLR
resetn => R_acc[1].ACLR
resetn => R_acc[2].ACLR
resetn => R_acc[3].ACLR
resetn => R_acc[4].ACLR
resetn => R_acc[5].ACLR
resetn => R_acc[6].ACLR
resetn => R_acc[7].ACLR
resetn => R_acc[8].ACLR
resetn => R_acc[9].ACLR
resetn => R_acc[10].ACLR
resetn => R_acc[11].ACLR
resetn => R_acc[12].ACLR
resetn => R_acc[13].ACLR
resetn => R_acc[14].ACLR
resetn => R_acc[15].ACLR
resetn => R_acc[16].ACLR
resetn => R_acc[17].ACLR
resetn => R_acc[18].ACLR
resetn => R_acc[19].ACLR
resetn => R_acc[20].ACLR
resetn => R_acc[21].ACLR
resetn => R_acc[22].ACLR
resetn => R_acc[23].ACLR
resetn => R_acc[24].ACLR
resetn => R_acc[25].ACLR
resetn => R_acc[26].ACLR
resetn => R_acc[27].ACLR
resetn => R_acc[28].ACLR
resetn => R_acc[29].ACLR
resetn => R_acc[30].ACLR
resetn => R_acc[31].ACLR
resetn => sel_rgb_mul~3.DATAIN
Y_in_RGB[0] => Selector31.IN0
Y_in_RGB[1] => Selector30.IN0
Y_in_RGB[2] => Selector29.IN0
Y_in_RGB[3] => Selector28.IN0
Y_in_RGB[4] => Add0.IN56
Y_in_RGB[5] => Add0.IN55
Y_in_RGB[6] => Add0.IN54
Y_in_RGB[7] => Add0.IN53
Y_in_RGB[8] => Add0.IN52
Y_in_RGB[9] => Add0.IN51
Y_in_RGB[10] => Add0.IN50
Y_in_RGB[11] => Add0.IN49
Y_in_RGB[12] => Add0.IN48
Y_in_RGB[13] => Add0.IN47
Y_in_RGB[14] => Add0.IN46
Y_in_RGB[15] => Add0.IN45
Y_in_RGB[16] => Add0.IN44
Y_in_RGB[17] => Add0.IN43
Y_in_RGB[18] => Add0.IN42
Y_in_RGB[19] => Add0.IN41
Y_in_RGB[20] => Add0.IN40
Y_in_RGB[21] => Add0.IN39
Y_in_RGB[22] => Add0.IN38
Y_in_RGB[23] => Add0.IN37
Y_in_RGB[24] => Add0.IN36
Y_in_RGB[25] => Add0.IN35
Y_in_RGB[26] => Add0.IN34
Y_in_RGB[27] => Add0.IN33
Y_in_RGB[28] => Add0.IN32
Y_in_RGB[29] => Add0.IN31
Y_in_RGB[30] => Add0.IN30
Y_in_RGB[31] => Add0.IN29
U_in_RGB[0] => Selector31.IN1
U_in_RGB[1] => Selector30.IN1
U_in_RGB[2] => Selector29.IN1
U_in_RGB[3] => Selector28.IN1
U_in_RGB[4] => Selector27.IN1
U_in_RGB[5] => Selector26.IN1
U_in_RGB[6] => Selector25.IN1
U_in_RGB[7] => Add2.IN50
U_in_RGB[8] => Add2.IN49
U_in_RGB[9] => Add2.IN48
U_in_RGB[10] => Add2.IN47
U_in_RGB[11] => Add2.IN46
U_in_RGB[12] => Add2.IN45
U_in_RGB[13] => Add2.IN44
U_in_RGB[14] => Add2.IN43
U_in_RGB[15] => Add2.IN42
U_in_RGB[16] => Add2.IN41
U_in_RGB[17] => Add2.IN40
U_in_RGB[18] => Add2.IN39
U_in_RGB[19] => Add2.IN38
U_in_RGB[20] => Add2.IN37
U_in_RGB[21] => Add2.IN36
U_in_RGB[22] => Add2.IN35
U_in_RGB[23] => Add2.IN34
U_in_RGB[24] => Add2.IN33
U_in_RGB[25] => Add2.IN32
U_in_RGB[26] => Add2.IN31
U_in_RGB[27] => Add2.IN30
U_in_RGB[28] => Add2.IN29
U_in_RGB[29] => Add2.IN28
U_in_RGB[30] => Add2.IN27
U_in_RGB[31] => Add2.IN26
V_in_RGB[0] => Selector31.IN2
V_in_RGB[1] => Selector30.IN2
V_in_RGB[2] => Selector29.IN2
V_in_RGB[3] => Selector28.IN2
V_in_RGB[4] => Selector27.IN2
V_in_RGB[5] => Selector26.IN2
V_in_RGB[6] => Selector25.IN2
V_in_RGB[7] => Add1.IN50
V_in_RGB[8] => Add1.IN49
V_in_RGB[9] => Add1.IN48
V_in_RGB[10] => Add1.IN47
V_in_RGB[11] => Add1.IN46
V_in_RGB[12] => Add1.IN45
V_in_RGB[13] => Add1.IN44
V_in_RGB[14] => Add1.IN43
V_in_RGB[15] => Add1.IN42
V_in_RGB[16] => Add1.IN41
V_in_RGB[17] => Add1.IN40
V_in_RGB[18] => Add1.IN39
V_in_RGB[19] => Add1.IN38
V_in_RGB[20] => Add1.IN37
V_in_RGB[21] => Add1.IN36
V_in_RGB[22] => Add1.IN35
V_in_RGB[23] => Add1.IN34
V_in_RGB[24] => Add1.IN33
V_in_RGB[25] => Add1.IN32
V_in_RGB[26] => Add1.IN31
V_in_RGB[27] => Add1.IN30
V_in_RGB[28] => Add1.IN29
V_in_RGB[29] => Add1.IN28
V_in_RGB[30] => Add1.IN27
V_in_RGB[31] => Add1.IN26
R_buff[0] <= R_buff[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_buff[1] <= R_buff[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_buff[2] <= R_buff[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_buff[3] <= R_buff[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_buff[4] <= R_buff[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_buff[5] <= R_buff[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_buff[6] <= R_buff[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R_buff[7] <= R_buff[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_buff[0] <= G_buff[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_buff[1] <= G_buff[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_buff[2] <= G_buff[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_buff[3] <= G_buff[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_buff[4] <= G_buff[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_buff[5] <= G_buff[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_buff[6] <= G_buff[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G_buff[7] <= G_buff[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_buff[0] <= B_buff[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_buff[1] <= B_buff[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_buff[2] <= B_buff[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_buff[3] <= B_buff[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_buff[4] <= B_buff[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_buff[5] <= B_buff[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_buff[6] <= B_buff[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_buff[7] <= B_buff[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|PB_Controller:PB_unit
Clock_50 => push_button_status_buf[0].CLK
Clock_50 => push_button_status_buf[1].CLK
Clock_50 => push_button_status_buf[2].CLK
Clock_50 => push_button_status_buf[3].CLK
Clock_50 => push_button_status[0].CLK
Clock_50 => push_button_status[1].CLK
Clock_50 => push_button_status[2].CLK
Clock_50 => push_button_status[3].CLK
Clock_50 => debounce_shift_reg[0][0].CLK
Clock_50 => debounce_shift_reg[0][1].CLK
Clock_50 => debounce_shift_reg[0][2].CLK
Clock_50 => debounce_shift_reg[0][3].CLK
Clock_50 => debounce_shift_reg[0][4].CLK
Clock_50 => debounce_shift_reg[0][5].CLK
Clock_50 => debounce_shift_reg[0][6].CLK
Clock_50 => debounce_shift_reg[0][7].CLK
Clock_50 => debounce_shift_reg[0][8].CLK
Clock_50 => debounce_shift_reg[0][9].CLK
Clock_50 => debounce_shift_reg[1][0].CLK
Clock_50 => debounce_shift_reg[1][1].CLK
Clock_50 => debounce_shift_reg[1][2].CLK
Clock_50 => debounce_shift_reg[1][3].CLK
Clock_50 => debounce_shift_reg[1][4].CLK
Clock_50 => debounce_shift_reg[1][5].CLK
Clock_50 => debounce_shift_reg[1][6].CLK
Clock_50 => debounce_shift_reg[1][7].CLK
Clock_50 => debounce_shift_reg[1][8].CLK
Clock_50 => debounce_shift_reg[1][9].CLK
Clock_50 => debounce_shift_reg[2][0].CLK
Clock_50 => debounce_shift_reg[2][1].CLK
Clock_50 => debounce_shift_reg[2][2].CLK
Clock_50 => debounce_shift_reg[2][3].CLK
Clock_50 => debounce_shift_reg[2][4].CLK
Clock_50 => debounce_shift_reg[2][5].CLK
Clock_50 => debounce_shift_reg[2][6].CLK
Clock_50 => debounce_shift_reg[2][7].CLK
Clock_50 => debounce_shift_reg[2][8].CLK
Clock_50 => debounce_shift_reg[2][9].CLK
Clock_50 => debounce_shift_reg[3][0].CLK
Clock_50 => debounce_shift_reg[3][1].CLK
Clock_50 => debounce_shift_reg[3][2].CLK
Clock_50 => debounce_shift_reg[3][3].CLK
Clock_50 => debounce_shift_reg[3][4].CLK
Clock_50 => debounce_shift_reg[3][5].CLK
Clock_50 => debounce_shift_reg[3][6].CLK
Clock_50 => debounce_shift_reg[3][7].CLK
Clock_50 => debounce_shift_reg[3][8].CLK
Clock_50 => debounce_shift_reg[3][9].CLK
Clock_50 => clock_1kHz_buf.CLK
Clock_50 => clock_1kHz.CLK
Clock_50 => clock_1kHz_div_count[0].CLK
Clock_50 => clock_1kHz_div_count[1].CLK
Clock_50 => clock_1kHz_div_count[2].CLK
Clock_50 => clock_1kHz_div_count[3].CLK
Clock_50 => clock_1kHz_div_count[4].CLK
Clock_50 => clock_1kHz_div_count[5].CLK
Clock_50 => clock_1kHz_div_count[6].CLK
Clock_50 => clock_1kHz_div_count[7].CLK
Clock_50 => clock_1kHz_div_count[8].CLK
Clock_50 => clock_1kHz_div_count[9].CLK
Clock_50 => clock_1kHz_div_count[10].CLK
Clock_50 => clock_1kHz_div_count[11].CLK
Clock_50 => clock_1kHz_div_count[12].CLK
Clock_50 => clock_1kHz_div_count[13].CLK
Clock_50 => clock_1kHz_div_count[14].CLK
Clock_50 => clock_1kHz_div_count[15].CLK
Resetn => debounce_shift_reg[0][0].ACLR
Resetn => debounce_shift_reg[0][1].ACLR
Resetn => debounce_shift_reg[0][2].ACLR
Resetn => debounce_shift_reg[0][3].ACLR
Resetn => debounce_shift_reg[0][4].ACLR
Resetn => debounce_shift_reg[0][5].ACLR
Resetn => debounce_shift_reg[0][6].ACLR
Resetn => debounce_shift_reg[0][7].ACLR
Resetn => debounce_shift_reg[0][8].ACLR
Resetn => debounce_shift_reg[0][9].ACLR
Resetn => debounce_shift_reg[1][0].ACLR
Resetn => debounce_shift_reg[1][1].ACLR
Resetn => debounce_shift_reg[1][2].ACLR
Resetn => debounce_shift_reg[1][3].ACLR
Resetn => debounce_shift_reg[1][4].ACLR
Resetn => debounce_shift_reg[1][5].ACLR
Resetn => debounce_shift_reg[1][6].ACLR
Resetn => debounce_shift_reg[1][7].ACLR
Resetn => debounce_shift_reg[1][8].ACLR
Resetn => debounce_shift_reg[1][9].ACLR
Resetn => debounce_shift_reg[2][0].ACLR
Resetn => debounce_shift_reg[2][1].ACLR
Resetn => debounce_shift_reg[2][2].ACLR
Resetn => debounce_shift_reg[2][3].ACLR
Resetn => debounce_shift_reg[2][4].ACLR
Resetn => debounce_shift_reg[2][5].ACLR
Resetn => debounce_shift_reg[2][6].ACLR
Resetn => debounce_shift_reg[2][7].ACLR
Resetn => debounce_shift_reg[2][8].ACLR
Resetn => debounce_shift_reg[2][9].ACLR
Resetn => debounce_shift_reg[3][0].ACLR
Resetn => debounce_shift_reg[3][1].ACLR
Resetn => debounce_shift_reg[3][2].ACLR
Resetn => debounce_shift_reg[3][3].ACLR
Resetn => debounce_shift_reg[3][4].ACLR
Resetn => debounce_shift_reg[3][5].ACLR
Resetn => debounce_shift_reg[3][6].ACLR
Resetn => debounce_shift_reg[3][7].ACLR
Resetn => debounce_shift_reg[3][8].ACLR
Resetn => debounce_shift_reg[3][9].ACLR
Resetn => clock_1kHz_div_count[0].ACLR
Resetn => clock_1kHz_div_count[1].ACLR
Resetn => clock_1kHz_div_count[2].ACLR
Resetn => clock_1kHz_div_count[3].ACLR
Resetn => clock_1kHz_div_count[4].ACLR
Resetn => clock_1kHz_div_count[5].ACLR
Resetn => clock_1kHz_div_count[6].ACLR
Resetn => clock_1kHz_div_count[7].ACLR
Resetn => clock_1kHz_div_count[8].ACLR
Resetn => clock_1kHz_div_count[9].ACLR
Resetn => clock_1kHz_div_count[10].ACLR
Resetn => clock_1kHz_div_count[11].ACLR
Resetn => clock_1kHz_div_count[12].ACLR
Resetn => clock_1kHz_div_count[13].ACLR
Resetn => clock_1kHz_div_count[14].ACLR
Resetn => clock_1kHz_div_count[15].ACLR
Resetn => clock_1kHz.PRESET
Resetn => push_button_status_buf[0].ACLR
Resetn => push_button_status_buf[1].ACLR
Resetn => push_button_status_buf[2].ACLR
Resetn => push_button_status_buf[3].ACLR
Resetn => push_button_status[0].ACLR
Resetn => push_button_status[1].ACLR
Resetn => push_button_status[2].ACLR
Resetn => push_button_status[3].ACLR
Resetn => clock_1kHz_buf.PRESET
PB_signal[0] => debounce_shift_reg[0][0].DATAIN
PB_signal[1] => debounce_shift_reg[1][0].DATAIN
PB_signal[2] => debounce_shift_reg[2][0].DATAIN
PB_signal[3] => debounce_shift_reg[3][0].DATAIN
PB_pushed[0] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[1] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[2] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE
PB_pushed[3] <= PB_pushed.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|SRAM_Controller:SRAM_unit
Clock_50 => Clock_50.IN1
Resetn => SRAM_ready.IN1
Resetn => _.IN1
Resetn => SRAM_write_data_buf[0].ACLR
Resetn => SRAM_write_data_buf[1].ACLR
Resetn => SRAM_write_data_buf[2].ACLR
Resetn => SRAM_write_data_buf[3].ACLR
Resetn => SRAM_write_data_buf[4].ACLR
Resetn => SRAM_write_data_buf[5].ACLR
Resetn => SRAM_write_data_buf[6].ACLR
Resetn => SRAM_write_data_buf[7].ACLR
Resetn => SRAM_write_data_buf[8].ACLR
Resetn => SRAM_write_data_buf[9].ACLR
Resetn => SRAM_write_data_buf[10].ACLR
Resetn => SRAM_write_data_buf[11].ACLR
Resetn => SRAM_write_data_buf[12].ACLR
Resetn => SRAM_write_data_buf[13].ACLR
Resetn => SRAM_write_data_buf[14].ACLR
Resetn => SRAM_write_data_buf[15].ACLR
Resetn => SRAM_WE_N_O~reg0.PRESET
Resetn => SRAM_read_data[0]~reg0.ACLR
Resetn => SRAM_read_data[1]~reg0.ACLR
Resetn => SRAM_read_data[2]~reg0.ACLR
Resetn => SRAM_read_data[3]~reg0.ACLR
Resetn => SRAM_read_data[4]~reg0.ACLR
Resetn => SRAM_read_data[5]~reg0.ACLR
Resetn => SRAM_read_data[6]~reg0.ACLR
Resetn => SRAM_read_data[7]~reg0.ACLR
Resetn => SRAM_read_data[8]~reg0.ACLR
Resetn => SRAM_read_data[9]~reg0.ACLR
Resetn => SRAM_read_data[10]~reg0.ACLR
Resetn => SRAM_read_data[11]~reg0.ACLR
Resetn => SRAM_read_data[12]~reg0.ACLR
Resetn => SRAM_read_data[13]~reg0.ACLR
Resetn => SRAM_read_data[14]~reg0.ACLR
Resetn => SRAM_read_data[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[0]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[1]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[2]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[3]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[4]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[5]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[6]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[7]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[8]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[9]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[10]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[11]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[12]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[13]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[14]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[15]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[16]~reg0.ACLR
Resetn => SRAM_ADDRESS_O[17]~reg0.ACLR
Resetn => SRAM_CE_N_O~reg0.PRESET
Resetn => SRAM_UB_N_O~reg0.ACLR
SRAM_address[0] => SRAM_ADDRESS_O[0]~reg0.DATAIN
SRAM_address[1] => SRAM_ADDRESS_O[1]~reg0.DATAIN
SRAM_address[2] => SRAM_ADDRESS_O[2]~reg0.DATAIN
SRAM_address[3] => SRAM_ADDRESS_O[3]~reg0.DATAIN
SRAM_address[4] => SRAM_ADDRESS_O[4]~reg0.DATAIN
SRAM_address[5] => SRAM_ADDRESS_O[5]~reg0.DATAIN
SRAM_address[6] => SRAM_ADDRESS_O[6]~reg0.DATAIN
SRAM_address[7] => SRAM_ADDRESS_O[7]~reg0.DATAIN
SRAM_address[8] => SRAM_ADDRESS_O[8]~reg0.DATAIN
SRAM_address[9] => SRAM_ADDRESS_O[9]~reg0.DATAIN
SRAM_address[10] => SRAM_ADDRESS_O[10]~reg0.DATAIN
SRAM_address[11] => SRAM_ADDRESS_O[11]~reg0.DATAIN
SRAM_address[12] => SRAM_ADDRESS_O[12]~reg0.DATAIN
SRAM_address[13] => SRAM_ADDRESS_O[13]~reg0.DATAIN
SRAM_address[14] => SRAM_ADDRESS_O[14]~reg0.DATAIN
SRAM_address[15] => SRAM_ADDRESS_O[15]~reg0.DATAIN
SRAM_address[16] => SRAM_ADDRESS_O[16]~reg0.DATAIN
SRAM_address[17] => SRAM_ADDRESS_O[17]~reg0.DATAIN
SRAM_write_data[0] => SRAM_write_data_buf[0].DATAIN
SRAM_write_data[1] => SRAM_write_data_buf[1].DATAIN
SRAM_write_data[2] => SRAM_write_data_buf[2].DATAIN
SRAM_write_data[3] => SRAM_write_data_buf[3].DATAIN
SRAM_write_data[4] => SRAM_write_data_buf[4].DATAIN
SRAM_write_data[5] => SRAM_write_data_buf[5].DATAIN
SRAM_write_data[6] => SRAM_write_data_buf[6].DATAIN
SRAM_write_data[7] => SRAM_write_data_buf[7].DATAIN
SRAM_write_data[8] => SRAM_write_data_buf[8].DATAIN
SRAM_write_data[9] => SRAM_write_data_buf[9].DATAIN
SRAM_write_data[10] => SRAM_write_data_buf[10].DATAIN
SRAM_write_data[11] => SRAM_write_data_buf[11].DATAIN
SRAM_write_data[12] => SRAM_write_data_buf[12].DATAIN
SRAM_write_data[13] => SRAM_write_data_buf[13].DATAIN
SRAM_write_data[14] => SRAM_write_data_buf[14].DATAIN
SRAM_write_data[15] => SRAM_write_data_buf[15].DATAIN
SRAM_we_n => SRAM_WE_N_O~reg0.DATAIN
SRAM_read_data[0] <= SRAM_read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[1] <= SRAM_read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[2] <= SRAM_read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[3] <= SRAM_read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[4] <= SRAM_read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[5] <= SRAM_read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[6] <= SRAM_read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[7] <= SRAM_read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[8] <= SRAM_read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[9] <= SRAM_read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[10] <= SRAM_read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[11] <= SRAM_read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[12] <= SRAM_read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[13] <= SRAM_read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[14] <= SRAM_read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[15] <= SRAM_read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ready <= SRAM_ready.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA_IO[0] <> SRAM_DATA_IO[0]
SRAM_DATA_IO[1] <> SRAM_DATA_IO[1]
SRAM_DATA_IO[2] <> SRAM_DATA_IO[2]
SRAM_DATA_IO[3] <> SRAM_DATA_IO[3]
SRAM_DATA_IO[4] <> SRAM_DATA_IO[4]
SRAM_DATA_IO[5] <> SRAM_DATA_IO[5]
SRAM_DATA_IO[6] <> SRAM_DATA_IO[6]
SRAM_DATA_IO[7] <> SRAM_DATA_IO[7]
SRAM_DATA_IO[8] <> SRAM_DATA_IO[8]
SRAM_DATA_IO[9] <> SRAM_DATA_IO[9]
SRAM_DATA_IO[10] <> SRAM_DATA_IO[10]
SRAM_DATA_IO[11] <> SRAM_DATA_IO[11]
SRAM_DATA_IO[12] <> SRAM_DATA_IO[12]
SRAM_DATA_IO[13] <> SRAM_DATA_IO[13]
SRAM_DATA_IO[14] <> SRAM_DATA_IO[14]
SRAM_DATA_IO[15] <> SRAM_DATA_IO[15]
SRAM_ADDRESS_O[0] <= SRAM_ADDRESS_O[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[1] <= SRAM_ADDRESS_O[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[2] <= SRAM_ADDRESS_O[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[3] <= SRAM_ADDRESS_O[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[4] <= SRAM_ADDRESS_O[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[5] <= SRAM_ADDRESS_O[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[6] <= SRAM_ADDRESS_O[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[7] <= SRAM_ADDRESS_O[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[8] <= SRAM_ADDRESS_O[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[9] <= SRAM_ADDRESS_O[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[10] <= SRAM_ADDRESS_O[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[11] <= SRAM_ADDRESS_O[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[12] <= SRAM_ADDRESS_O[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[13] <= SRAM_ADDRESS_O[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[14] <= SRAM_ADDRESS_O[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[15] <= SRAM_ADDRESS_O[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[16] <= SRAM_ADDRESS_O[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDRESS_O[17] <= SRAM_ADDRESS_O[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N_O <= SRAM_UB_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N_O <= SRAM_WE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N_O <= SRAM_CE_N_O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|PROJECT|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|PROJECT|UART_SRAM_interface:UART_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
UART_RX_I => UART_RX_I.IN1
Initialize => UART_rx_enable.OUTPUTSELECT
Initialize => UART_rx_unload_data.OUTPUTSELECT
Initialize => SRAM_we_n.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_write_data.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => SRAM_address.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => new_line_count.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Initialize => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_SRAM_state.OUTPUTSELECT
Enable => UART_rx_enable.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
Enable => SRAM_address.OUTPUTSELECT
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[0] <= SRAM_write_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[1] <= SRAM_write_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[2] <= SRAM_write_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[3] <= SRAM_write_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[4] <= SRAM_write_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[5] <= SRAM_write_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[6] <= SRAM_write_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[7] <= SRAM_write_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[8] <= SRAM_write_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[9] <= SRAM_write_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[10] <= SRAM_write_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[11] <= SRAM_write_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[12] <= SRAM_write_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[13] <= SRAM_write_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[14] <= SRAM_write_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_write_data[15] <= SRAM_write_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_we_n <= SRAM_we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[1] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[2] <= UART_Receive_Controller:UART_RX.Frame_error
Frame_error[3] <= UART_Receive_Controller:UART_RX.Frame_error


|PROJECT|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX
Clock_50 => RX_data_in.CLK
Clock_50 => Empty~reg0.CLK
Clock_50 => Overrun~reg0.CLK
Clock_50 => Frame_error[0]~reg0.CLK
Clock_50 => Frame_error[1]~reg0.CLK
Clock_50 => Frame_error[2]~reg0.CLK
Clock_50 => Frame_error[3]~reg0.CLK
Clock_50 => data_count[0].CLK
Clock_50 => data_count[1].CLK
Clock_50 => data_count[2].CLK
Clock_50 => clock_count[0].CLK
Clock_50 => clock_count[1].CLK
Clock_50 => clock_count[2].CLK
Clock_50 => clock_count[3].CLK
Clock_50 => clock_count[4].CLK
Clock_50 => clock_count[5].CLK
Clock_50 => clock_count[6].CLK
Clock_50 => clock_count[7].CLK
Clock_50 => clock_count[8].CLK
Clock_50 => clock_count[9].CLK
Clock_50 => RX_data[0]~reg0.CLK
Clock_50 => RX_data[1]~reg0.CLK
Clock_50 => RX_data[2]~reg0.CLK
Clock_50 => RX_data[3]~reg0.CLK
Clock_50 => RX_data[4]~reg0.CLK
Clock_50 => RX_data[5]~reg0.CLK
Clock_50 => RX_data[6]~reg0.CLK
Clock_50 => RX_data[7]~reg0.CLK
Clock_50 => data_buffer[0].CLK
Clock_50 => data_buffer[1].CLK
Clock_50 => data_buffer[2].CLK
Clock_50 => data_buffer[3].CLK
Clock_50 => data_buffer[4].CLK
Clock_50 => data_buffer[5].CLK
Clock_50 => data_buffer[6].CLK
Clock_50 => data_buffer[7].CLK
Clock_50 => RXC_state~5.DATAIN
Resetn => RX_data_in.ACLR
Resetn => Empty~reg0.PRESET
Resetn => Overrun~reg0.ACLR
Resetn => Frame_error[0]~reg0.ACLR
Resetn => Frame_error[1]~reg0.ACLR
Resetn => Frame_error[2]~reg0.ACLR
Resetn => Frame_error[3]~reg0.ACLR
Resetn => data_count[0].ACLR
Resetn => data_count[1].ACLR
Resetn => data_count[2].ACLR
Resetn => clock_count[0].ACLR
Resetn => clock_count[1].ACLR
Resetn => clock_count[2].ACLR
Resetn => clock_count[3].ACLR
Resetn => clock_count[4].ACLR
Resetn => clock_count[5].ACLR
Resetn => clock_count[6].ACLR
Resetn => clock_count[7].ACLR
Resetn => clock_count[8].ACLR
Resetn => clock_count[9].ACLR
Resetn => RX_data[0]~reg0.ACLR
Resetn => RX_data[1]~reg0.ACLR
Resetn => RX_data[2]~reg0.ACLR
Resetn => RX_data[3]~reg0.ACLR
Resetn => RX_data[4]~reg0.ACLR
Resetn => RX_data[5]~reg0.ACLR
Resetn => RX_data[6]~reg0.ACLR
Resetn => RX_data[7]~reg0.ACLR
Resetn => data_buffer[0].ACLR
Resetn => data_buffer[1].ACLR
Resetn => data_buffer[2].ACLR
Resetn => data_buffer[3].ACLR
Resetn => data_buffer[4].ACLR
Resetn => data_buffer[5].ACLR
Resetn => data_buffer[6].ACLR
Resetn => data_buffer[7].ACLR
Resetn => RXC_state~7.DATAIN
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => RXC_state.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => clock_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => data_count.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Frame_error.OUTPUTSELECT
Enable => Overrun.OUTPUTSELECT
Unload_data => Empty.OUTPUTSELECT
RX_data[0] <= RX_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[1] <= RX_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[2] <= RX_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[3] <= RX_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[4] <= RX_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[5] <= RX_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[6] <= RX_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RX_data[7] <= RX_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Empty <= Empty~reg0.DB_MAX_OUTPUT_PORT_TYPE
Overrun <= Overrun~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[0] <= Frame_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[1] <= Frame_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[2] <= Frame_error[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Frame_error[3] <= Frame_error[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_RX_I => RX_data_in.DATAIN


|PROJECT|VGA_SRAM_interface:VGA_unit
Clock => Clock.IN1
Resetn => Resetn.IN1
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_red.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_green.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_blue.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_SRAM_state.OUTPUTSELECT
VGA_enable => VGA_sram_data[0][0].ENA
VGA_enable => SRAM_address[17]~reg0.ENA
VGA_enable => SRAM_address[16]~reg0.ENA
VGA_enable => SRAM_address[15]~reg0.ENA
VGA_enable => SRAM_address[14]~reg0.ENA
VGA_enable => SRAM_address[13]~reg0.ENA
VGA_enable => SRAM_address[12]~reg0.ENA
VGA_enable => SRAM_address[11]~reg0.ENA
VGA_enable => SRAM_address[10]~reg0.ENA
VGA_enable => SRAM_address[9]~reg0.ENA
VGA_enable => SRAM_address[8]~reg0.ENA
VGA_enable => SRAM_address[7]~reg0.ENA
VGA_enable => SRAM_address[6]~reg0.ENA
VGA_enable => SRAM_address[5]~reg0.ENA
VGA_enable => SRAM_address[4]~reg0.ENA
VGA_enable => SRAM_address[3]~reg0.ENA
VGA_enable => SRAM_address[2]~reg0.ENA
VGA_enable => SRAM_address[1]~reg0.ENA
VGA_enable => SRAM_address[0]~reg0.ENA
VGA_enable => VGA_sram_data[2][15].ENA
VGA_enable => VGA_sram_data[2][14].ENA
VGA_enable => VGA_sram_data[2][13].ENA
VGA_enable => VGA_sram_data[2][12].ENA
VGA_enable => VGA_sram_data[2][11].ENA
VGA_enable => VGA_sram_data[2][10].ENA
VGA_enable => VGA_sram_data[2][9].ENA
VGA_enable => VGA_sram_data[2][8].ENA
VGA_enable => VGA_sram_data[2][7].ENA
VGA_enable => VGA_sram_data[2][6].ENA
VGA_enable => VGA_sram_data[2][5].ENA
VGA_enable => VGA_sram_data[2][4].ENA
VGA_enable => VGA_sram_data[2][3].ENA
VGA_enable => VGA_sram_data[2][2].ENA
VGA_enable => VGA_sram_data[2][1].ENA
VGA_enable => VGA_sram_data[2][0].ENA
VGA_enable => VGA_sram_data[1][15].ENA
VGA_enable => VGA_sram_data[1][14].ENA
VGA_enable => VGA_sram_data[1][13].ENA
VGA_enable => VGA_sram_data[1][12].ENA
VGA_enable => VGA_sram_data[1][11].ENA
VGA_enable => VGA_sram_data[1][10].ENA
VGA_enable => VGA_sram_data[1][9].ENA
VGA_enable => VGA_sram_data[1][8].ENA
VGA_enable => VGA_sram_data[1][7].ENA
VGA_enable => VGA_sram_data[1][6].ENA
VGA_enable => VGA_sram_data[1][5].ENA
VGA_enable => VGA_sram_data[1][4].ENA
VGA_enable => VGA_sram_data[1][3].ENA
VGA_enable => VGA_sram_data[1][2].ENA
VGA_enable => VGA_sram_data[1][1].ENA
VGA_enable => VGA_sram_data[1][0].ENA
VGA_enable => VGA_sram_data[0][15].ENA
VGA_enable => VGA_sram_data[0][14].ENA
VGA_enable => VGA_sram_data[0][13].ENA
VGA_enable => VGA_sram_data[0][12].ENA
VGA_enable => VGA_sram_data[0][11].ENA
VGA_enable => VGA_sram_data[0][10].ENA
VGA_enable => VGA_sram_data[0][9].ENA
VGA_enable => VGA_sram_data[0][8].ENA
VGA_enable => VGA_sram_data[0][7].ENA
VGA_enable => VGA_sram_data[0][6].ENA
VGA_enable => VGA_sram_data[0][5].ENA
VGA_enable => VGA_sram_data[0][4].ENA
VGA_enable => VGA_sram_data[0][3].ENA
VGA_enable => VGA_sram_data[0][2].ENA
VGA_enable => VGA_sram_data[0][1].ENA
VGA_adjust => always0.IN1
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_red.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_green.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
VGA_adjust => VGA_blue.OUTPUTSELECT
SRAM_base_address[0] => SRAM_address.DATAB
SRAM_base_address[1] => SRAM_address.DATAB
SRAM_base_address[2] => SRAM_address.DATAB
SRAM_base_address[3] => SRAM_address.DATAB
SRAM_base_address[4] => SRAM_address.DATAB
SRAM_base_address[5] => SRAM_address.DATAB
SRAM_base_address[6] => SRAM_address.DATAB
SRAM_base_address[7] => SRAM_address.DATAB
SRAM_base_address[8] => SRAM_address.DATAB
SRAM_base_address[9] => SRAM_address.DATAB
SRAM_base_address[10] => SRAM_address.DATAB
SRAM_base_address[11] => SRAM_address.DATAB
SRAM_base_address[12] => SRAM_address.DATAB
SRAM_base_address[13] => SRAM_address.DATAB
SRAM_base_address[14] => SRAM_address.DATAB
SRAM_base_address[15] => SRAM_address.DATAB
SRAM_base_address[16] => SRAM_address.DATAB
SRAM_base_address[17] => SRAM_address.DATAB
SRAM_address[0] <= SRAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[1] <= SRAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[2] <= SRAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[3] <= SRAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[4] <= SRAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[5] <= SRAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[6] <= SRAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[7] <= SRAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[8] <= SRAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[9] <= SRAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[10] <= SRAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[11] <= SRAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[12] <= SRAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[13] <= SRAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[14] <= SRAM_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[15] <= SRAM_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[16] <= SRAM_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_address[17] <= SRAM_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[0] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[1] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[2] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[3] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[4] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[5] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[6] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[7] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[8] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[9] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[10] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[11] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[12] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[13] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[14] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
SRAM_read_data[15] => VGA_sram_data.DATAB
VGA_CLOCK_O <= VGA_Controller:VGA_unit.oVGA_CLOCK
VGA_HSYNC_O <= VGA_Controller:VGA_unit.oVGA_H_SYNC
VGA_VSYNC_O <= VGA_Controller:VGA_unit.oVGA_V_SYNC
VGA_BLANK_O <= VGA_Controller:VGA_unit.oVGA_BLANK
VGA_SYNC_O <= VGA_Controller:VGA_unit.oVGA_SYNC
VGA_RED_O[0] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[1] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[2] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[3] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[4] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[5] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[6] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[7] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[8] <= VGA_Controller:VGA_unit.oVGA_R
VGA_RED_O[9] <= VGA_Controller:VGA_unit.oVGA_R
VGA_GREEN_O[0] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[1] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[2] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[3] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[4] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[5] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[6] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[7] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[8] <= VGA_Controller:VGA_unit.oVGA_G
VGA_GREEN_O[9] <= VGA_Controller:VGA_unit.oVGA_G
VGA_BLUE_O[0] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[1] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[2] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[3] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[4] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[5] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[6] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[7] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[8] <= VGA_Controller:VGA_unit.oVGA_B
VGA_BLUE_O[9] <= VGA_Controller:VGA_unit.oVGA_B


|PROJECT|VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit
Clock => oVGA_B[0]~reg0.CLK
Clock => oVGA_B[1]~reg0.CLK
Clock => oVGA_B[2]~reg0.CLK
Clock => oVGA_B[3]~reg0.CLK
Clock => oVGA_B[4]~reg0.CLK
Clock => oVGA_B[5]~reg0.CLK
Clock => oVGA_B[6]~reg0.CLK
Clock => oVGA_B[7]~reg0.CLK
Clock => oVGA_B[8]~reg0.CLK
Clock => oVGA_B[9]~reg0.CLK
Clock => oVGA_G[0]~reg0.CLK
Clock => oVGA_G[1]~reg0.CLK
Clock => oVGA_G[2]~reg0.CLK
Clock => oVGA_G[3]~reg0.CLK
Clock => oVGA_G[4]~reg0.CLK
Clock => oVGA_G[5]~reg0.CLK
Clock => oVGA_G[6]~reg0.CLK
Clock => oVGA_G[7]~reg0.CLK
Clock => oVGA_G[8]~reg0.CLK
Clock => oVGA_G[9]~reg0.CLK
Clock => oVGA_R[0]~reg0.CLK
Clock => oVGA_R[1]~reg0.CLK
Clock => oVGA_R[2]~reg0.CLK
Clock => oVGA_R[3]~reg0.CLK
Clock => oVGA_R[4]~reg0.CLK
Clock => oVGA_R[5]~reg0.CLK
Clock => oVGA_R[6]~reg0.CLK
Clock => oVGA_R[7]~reg0.CLK
Clock => oVGA_R[8]~reg0.CLK
Clock => oVGA_R[9]~reg0.CLK
Clock => oVGA_V_SYNC~reg0.CLK
Clock => V_Cont[0].CLK
Clock => V_Cont[1].CLK
Clock => V_Cont[2].CLK
Clock => V_Cont[3].CLK
Clock => V_Cont[4].CLK
Clock => V_Cont[5].CLK
Clock => V_Cont[6].CLK
Clock => V_Cont[7].CLK
Clock => V_Cont[8].CLK
Clock => V_Cont[9].CLK
Clock => oVGA_H_SYNC~reg0.CLK
Clock => H_Cont[0].CLK
Clock => H_Cont[1].CLK
Clock => H_Cont[2].CLK
Clock => H_Cont[3].CLK
Clock => H_Cont[4].CLK
Clock => H_Cont[5].CLK
Clock => H_Cont[6].CLK
Clock => H_Cont[7].CLK
Clock => H_Cont[8].CLK
Clock => H_Cont[9].CLK
Clock => counter_enable.CLK
Clock => oVGA_CLOCK.DATAIN
Resetn => oVGA_B[0]~reg0.ACLR
Resetn => oVGA_B[1]~reg0.ACLR
Resetn => oVGA_B[2]~reg0.ACLR
Resetn => oVGA_B[3]~reg0.ACLR
Resetn => oVGA_B[4]~reg0.ACLR
Resetn => oVGA_B[5]~reg0.ACLR
Resetn => oVGA_B[6]~reg0.ACLR
Resetn => oVGA_B[7]~reg0.ACLR
Resetn => oVGA_B[8]~reg0.ACLR
Resetn => oVGA_B[9]~reg0.ACLR
Resetn => oVGA_G[0]~reg0.ACLR
Resetn => oVGA_G[1]~reg0.ACLR
Resetn => oVGA_G[2]~reg0.ACLR
Resetn => oVGA_G[3]~reg0.ACLR
Resetn => oVGA_G[4]~reg0.ACLR
Resetn => oVGA_G[5]~reg0.ACLR
Resetn => oVGA_G[6]~reg0.ACLR
Resetn => oVGA_G[7]~reg0.ACLR
Resetn => oVGA_G[8]~reg0.ACLR
Resetn => oVGA_G[9]~reg0.ACLR
Resetn => oVGA_R[0]~reg0.ACLR
Resetn => oVGA_R[1]~reg0.ACLR
Resetn => oVGA_R[2]~reg0.ACLR
Resetn => oVGA_R[3]~reg0.ACLR
Resetn => oVGA_R[4]~reg0.ACLR
Resetn => oVGA_R[5]~reg0.ACLR
Resetn => oVGA_R[6]~reg0.ACLR
Resetn => oVGA_R[7]~reg0.ACLR
Resetn => oVGA_R[8]~reg0.ACLR
Resetn => oVGA_R[9]~reg0.ACLR
Resetn => oVGA_H_SYNC~reg0.ACLR
Resetn => H_Cont[0].ACLR
Resetn => H_Cont[1].ACLR
Resetn => H_Cont[2].ACLR
Resetn => H_Cont[3].ACLR
Resetn => H_Cont[4].ACLR
Resetn => H_Cont[5].ACLR
Resetn => H_Cont[6].ACLR
Resetn => H_Cont[7].ACLR
Resetn => H_Cont[8].ACLR
Resetn => H_Cont[9].ACLR
Resetn => oVGA_V_SYNC~reg0.ACLR
Resetn => V_Cont[0].ACLR
Resetn => V_Cont[1].ACLR
Resetn => V_Cont[2].ACLR
Resetn => V_Cont[3].ACLR
Resetn => V_Cont[4].ACLR
Resetn => V_Cont[5].ACLR
Resetn => V_Cont[6].ACLR
Resetn => V_Cont[7].ACLR
Resetn => V_Cont[8].ACLR
Resetn => V_Cont[9].ACLR
Resetn => counter_enable.ACLR
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iRed[8] => oVGA_R.DATAB
iRed[9] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iGreen[8] => oVGA_G.DATAB
iGreen[9] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iBlue[8] => oVGA_B.DATAB
iBlue[9] => oVGA_B.DATAB
oCoord_X[0] <= H_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= H_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= H_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= H_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= Clock.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|convert_hex_to_seven_segment:unit7
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|convert_hex_to_seven_segment:unit6
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|convert_hex_to_seven_segment:unit5
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|convert_hex_to_seven_segment:unit4
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|convert_hex_to_seven_segment:unit3
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|convert_hex_to_seven_segment:unit2
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|convert_hex_to_seven_segment:unit1
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|PROJECT|convert_hex_to_seven_segment:unit0
hex_value[0] => Decoder0.IN3
hex_value[1] => Decoder0.IN2
hex_value[2] => Decoder0.IN1
hex_value[3] => Decoder0.IN0
converted_value[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
converted_value[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
converted_value[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
converted_value[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
converted_value[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
converted_value[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
converted_value[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


