
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000630                       # Number of seconds simulated
sim_ticks                                   630305000                       # Number of ticks simulated
final_tick                                  630305000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 335809                       # Simulator instruction rate (inst/s)
host_op_rate                                   344042                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              118128927                       # Simulator tick rate (ticks/s)
host_mem_usage                                 643792                       # Number of bytes of host memory used
host_seconds                                     5.34                       # Real time elapsed on the host
sim_insts                                     1791782                       # Number of instructions simulated
sim_ops                                       1835713                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           88192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          132096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             220288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        88192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        40640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           40640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          139919563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          209574730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             349494292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     139919563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        139919563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        64476722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64476722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        64476722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         139919563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         209574730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            413971014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        635                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      635                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 173120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  220288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                40640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    737                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   506                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     630278500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  635                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.528302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.433014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.873456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          191     30.03%     30.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          183     28.77%     58.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          103     16.19%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      7.39%     82.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           37      5.82%     88.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      3.77%     91.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.26%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.94%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           37      5.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          636                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     166.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    157.210638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.294744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.166667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.162485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.408248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     16.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     28536250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                79255000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13525000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10549.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29299.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       274.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    349.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2059                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      95                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     154593.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3303720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1802625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13127400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 628560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             40684800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            103195935                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            283373250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              446116290                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            715.893655                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    470878250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      20800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     131495500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1330560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   726000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6700200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             40684800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            100934460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            285357000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              435733020                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            699.231369                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    474346500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      20800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     128173500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  271237                       # Number of BP lookups
system.cpu.branchPred.condPredicted            223240                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8284                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               222838                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  221741                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.507714                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   22801                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                102                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   36                       # Number of system calls
system.cpu.numCycles                          1260611                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              42392                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1955747                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      271237                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             244542                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1118861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16723                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  469                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           415                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1069                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    757388                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   645                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1171567                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.713346                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.040296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   103979      8.88%      8.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   538058     45.93%     54.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   119348     10.19%     64.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   410182     35.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1171567                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.215163                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.551428                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    44610                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 69033                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1047765                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2235                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   7924                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 2491                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   459                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1940351                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 31037                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   7924                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    68670                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   47898                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13076                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1025627                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  8372                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1912383                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 11622                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  2751                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    420                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    308                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   5774                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             2479250                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8098336                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2189236                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               2376372                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   102878                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                128                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            137                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      5950                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               139528                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27467                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3140                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              680                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1903492                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 173                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1881072                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3971                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           67952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       114132                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1171567                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.605603                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.763328                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              152308     13.00%     13.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              206105     17.59%     30.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              764933     65.29%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               47783      4.08%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 438      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1171567                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  206888     72.39%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  69531     24.33%     96.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9359      3.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1715913     91.22%     91.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  108      0.01%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               138668      7.37%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               26376      1.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1881072                       # Type of FU issued
system.cpu.iq.rate                           1.492191                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      285778                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.151923                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5223417                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1971646                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1865251                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  43                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2166823                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      27                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3239                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4291                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2476                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           148                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   7924                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    5449                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   960                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1903673                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                139528                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                27467                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                121                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     73                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   853                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           6284                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1673                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 7957                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1866471                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                137715                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14601                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                       163691                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   248264                       # Number of branches executed
system.cpu.iew.exec_stores                      25976                       # Number of stores executed
system.cpu.iew.exec_rate                     1.480608                       # Inst execution rate
system.cpu.iew.wb_sent                        1865421                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1865267                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1333497                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2164820                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.479653                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.615985                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           47329                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              7847                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1162247                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.579452                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.285395                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       250220     21.53%     21.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       368419     31.70%     53.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       270490     23.27%     76.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       218152     18.77%     95.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        22452      1.93%     97.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21643      1.86%     99.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3464      0.30%     99.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6205      0.53%     99.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1202      0.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1162247                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1791782                       # Number of instructions committed
system.cpu.commit.committedOps                1835713                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         160228                       # Number of memory references committed
system.cpu.commit.loads                        135237                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     246629                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1633209                       # Number of committed integer instructions.
system.cpu.commit.function_calls                21875                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1675370     91.27%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             108      0.01%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135237      7.37%     98.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24991      1.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1835713                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  1202                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3043632                       # The number of ROB reads
system.cpu.rob.rob_writes                     3775412                       # The number of ROB writes
system.cpu.timesIdled                            1427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           89044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1791782                       # Number of Instructions Simulated
system.cpu.committedOps                       1835713                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.703552                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.703552                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.421360                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.421360                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1920481                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1406111                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   6008967                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1002750                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  163750                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    105                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              2048                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.979315                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              154385                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2064                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.798934                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2478750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.979315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            319336                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           319336                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       131161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          131161                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        23132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          23132                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           40                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        154293                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           154293                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       154293                       # number of overall hits
system.cpu.dcache.overall_hits::total          154293                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2759                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1478                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1478                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           14                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         4237                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4237                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4237                       # number of overall misses
system.cpu.dcache.overall_misses::total          4237                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    131557250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    131557250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     46478248                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46478248                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       471000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       471000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    178035498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    178035498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    178035498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    178035498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       133920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       133920                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        24610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       158530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       158530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       158530                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       158530                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.020602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020602                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.060057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.060057                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.259259                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.259259                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026727                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026727                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026727                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47682.946720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47682.946720                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31446.717185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31446.717185                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 33642.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33642.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42019.234836                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42019.234836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42019.234836                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42019.234836                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           83                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3191                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              66                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.348485                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          635                       # number of writebacks
system.cpu.dcache.writebacks::total               635                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1110                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1064                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1064                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2174                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2174                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1649                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          414                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          414                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2063                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2063                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     81052750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     81052750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     11796749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11796749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     92849499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     92849499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     92849499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     92849499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.016822                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016822                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.018519                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013013                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013013                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013013                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013013                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49152.668284                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49152.668284                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28494.562802                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28494.562802                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        18500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        18500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45007.028114                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45007.028114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45007.028114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45007.028114                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               950                       # number of replacements
system.cpu.icache.tags.tagsinuse           382.840700                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              755770                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1377                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            548.852578                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   382.840700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.747736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.747736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1516141                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1516141                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       755770                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          755770                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        755770                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           755770                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       755770                       # number of overall hits
system.cpu.icache.overall_hits::total          755770                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1612                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1612                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1612                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1612                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1612                       # number of overall misses
system.cpu.icache.overall_misses::total          1612                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     89885975                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89885975                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     89885975                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89885975                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     89885975                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89885975                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       757382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       757382                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       757382                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       757382                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       757382                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       757382                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002128                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002128                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002128                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002128                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002128                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55760.530397                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55760.530397                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55760.530397                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55760.530397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55760.530397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55760.530397                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        19837                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               275                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.134545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          234                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          234                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          234                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          234                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1378                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1378                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1378                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1378                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1378                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     76522231                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76522231                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     76522231                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76522231                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     76522231                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76522231                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001819                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001819                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001819                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001819                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001819                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001819                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55531.372279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55531.372279                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55531.372279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55531.372279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55531.372279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55531.372279                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3028                       # Transaction distribution
system.membus.trans_dist::ReadResp               3027                       # Transaction distribution
system.membus.trans_dist::Writeback               635                       # Transaction distribution
system.membus.trans_dist::ReadExReq               414                       # Transaction distribution
system.membus.trans_dist::ReadExResp              414                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2755                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        88128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       172736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  260864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              4077                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    4077    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4077                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7449000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7336999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           10786000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
