# Vivado project System Verilog syntaxis
<h1 align="center">Vivado project: </h1>
![adder_tree_csa](https://github.com/SalamatinVV/Vivado/tree/main/adder_tree_csa)
![adder_tree_bin](https://github.com/SalamatinVV/Vivado/tree/main/adder_tree_bin)

