# Labels defined here will be used for all config designs
DESIGN_NAME: Interconnect # Top module name
TEST_FILES: 
  - tests/test_interconnect.py
DESIGN_IS_CORE: 1 # This will also be synthesized into user project wrapper
GPIO_MAP:
  clk: wb_clk_i
  reset: wb_rst_i
  adapter_parity: io_out[5]
  minion_parity: io_out[6]
  cs: io_in[7]
  mosi: io_in[8]
  sclk: io_in[9]
  miso: io_out[10]
  io_out: io_out[4:0]
  io_oeb: io_oeb[22:0]
  wbs_stb_i: wbs_stb_i,
  wbs_cyc_i: wbs_cyc_i,
  wbs_we_i: wbs_we_i,
  wbs_sel_i: wbs_sel_i,
  wbs_dat_i: wbs_dat_i,
  wbs_adr_i: wbs_adr_i,
  wbs_ack_o: wbs_ack_o,
  wbs_dat_o: wbs_dat_o,
  input_xbar_input_override: io_in[11]
  input_xbar_output_override: io_in[12]
  classifier_xbar_input_override: io_in[13]
  classifier_xbar_output_override: io_in[14]
  output_xbar_input_override: io_in[15]
  output_xbar_output_override: io_in[16]
FP_PIN_ORDER_CFG: interconnect_pins.cfg
CLOCK_PORT: clk
FP_SIZING: absolute
CLOCK_PERIOD: 25
PL_TARGET_DENSITY: 0.45
DIE_AREA: 0 0 2800 1760
MPRJ_POS: 60 15 N