{"vcs1":{"timestamp_begin":1768973741.936412866, "rt":6.80, "ut":6.59, "st":0.17}}
{"vcselab":{"timestamp_begin":1768973748.788395143, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1768973749.127156285, "rt":0.21, "ut":0.13, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768973741.682919438}
{"VCS_COMP_START_TIME": 1768973741.682919438}
{"VCS_COMP_END_TIME": 1768973749.399176669}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 344416}}
{"vcselab": {"peak_mem": 173656}}
