// Seed: 1362823227
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3
);
  reg   id_4 = 1;
  logic id_5;
  generate
    if (1) begin : id_6
      assign id_4 = 1;
    end
  endgenerate
  always @(negedge 1 or 1)
    if (id_4)
      if (id_2#(id_5) == 1) id_4 <= 1;
      else id_4 = 1'b0;
endmodule
