

================================================================
== Vivado HLS Report for 'bgsub_Block_proc'
================================================================
* Date:           Fri Jan 12 01:16:03 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        backsub_gmm_new_180110
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2078002|  6481206|  2078002|  6481206|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------------+-----------+-----------+--------+----------+
        |                                     |      Latency      |    Iteration   |  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |     Latency    |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------------+-----------+-----------+--------+----------+
        |- Loop 1                             |   614400|   614400|               1|          -|          -|  614400|    no    |
        |- Loop 2                             |  2078000|  5866800| 51950 ~ 146670 |          -|          -|      40|    no    |
        | + memcpy..frame_in                  |      641|      641|               3|          1|          1|     640|    yes   |
        | + memcpy.part_bgmodel.bgmodel       |     5121|     5121|               3|          1|          1|    5120|    yes   |
        | + memcpy..frame_in                  |      641|      641|               3|          1|          1|     640|    yes   |
        | + memcpy.part2_bgmodel.bgmodel      |     5121|     5121|               3|          1|          1|    5120|    yes   |
        | + memcpy..frame_in                  |      641|      641|               3|          1|          1|     640|    yes   |
        | + memcpy.part3_bgmodel.bgmodel      |     5121|     5121|               3|          1|          1|    5120|    yes   |
        | + memcpy.bgmodel.part_bgmodel.gep   |     5121|     5121|               3|          1|          1|    5120|    yes   |
        | + memcpy.frame_out.                 |      641|      641|               3|          1|          1|     640|    yes   |
        | + memcpy.bgmodel.part2_bgmodel.gep  |     5121|     5121|               3|          1|          1|    5120|    yes   |
        | + memcpy.frame_out.                 |      641|      641|               3|          1|          1|     640|    yes   |
        | + memcpy.bgmodel.part3_bgmodel.gep  |     5121|     5121|               3|          1|          1|    5120|    yes   |
        | + memcpy.frame_out.                 |      641|      641|               3|          1|          1|     640|    yes   |
        +-------------------------------------+---------+---------+----------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 3
  * Pipeline-10: initiation interval (II) = 1, depth = 3
  * Pipeline-11: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 122
* Pipeline: 12
  Pipeline-0: II = 1, D = 3, States = { 15 16 17 }
  Pipeline-1: II = 1, D = 3, States = { 26 27 28 }
  Pipeline-2: II = 1, D = 3, States = { 37 38 39 }
  Pipeline-3: II = 1, D = 3, States = { 48 49 50 }
  Pipeline-4: II = 1, D = 3, States = { 59 60 61 }
  Pipeline-5: II = 1, D = 3, States = { 70 71 72 }
  Pipeline-6: II = 1, D = 3, States = { 75 76 77 }
  Pipeline-7: II = 1, D = 3, States = { 83 84 85 }
  Pipeline-8: II = 1, D = 3, States = { 91 92 93 }
  Pipeline-9: II = 1, D = 3, States = { 99 100 101 }
  Pipeline-10: II = 1, D = 3, States = { 107 108 109 }
  Pipeline-11: II = 1, D = 3, States = { 115 116 117 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	6  / (!init_read)
	2  / (init_read)
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (tmp_54)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	18  / (exitcond1)
	16  / (!exitcond1)
16 --> 
	17  / true
17 --> 
	15  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	29  / (exitcond4)
	27  / (!exitcond4)
27 --> 
	28  / true
28 --> 
	26  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	40  / (exitcond5)
	38  / (!exitcond5)
38 --> 
	39  / true
39 --> 
	37  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	51  / (exitcond6)
	49  / (!exitcond6)
49 --> 
	50  / true
50 --> 
	48  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	62  / (exitcond7)
	60  / (!exitcond7)
60 --> 
	61  / true
61 --> 
	59  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	73  / (exitcond8)
	71  / (!exitcond8)
71 --> 
	72  / true
72 --> 
	70  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	78  / (exitcond9)
	76  / (!exitcond9)
76 --> 
	77  / true
77 --> 
	75  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	86  / (exitcond2)
	84  / (!exitcond2)
84 --> 
	85  / true
85 --> 
	83  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	94  / (exitcond3)
	92  / (!exitcond3)
92 --> 
	93  / true
93 --> 
	91  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	102  / (exitcond10)
	100  / (!exitcond10)
100 --> 
	101  / true
101 --> 
	99  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	110  / (exitcond11)
	108  / (!exitcond11)
108 --> 
	109  / true
109 --> 
	107  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	118  / (exitcond12)
	116  / (!exitcond12)
116 --> 
	117  / true
117 --> 
	115  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	7  / true
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: frame_in_read [1/1] 0.00ns
newFuncRoot:0  %frame_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_in)

ST_1: frame_out2_read [1/1] 0.00ns
newFuncRoot:1  %frame_out2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_out2)

ST_1: bgmodel1_read [1/1] 0.00ns
newFuncRoot:2  %bgmodel1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bgmodel1)

ST_1: init_read [1/1] 0.00ns
newFuncRoot:3  %init_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init)

ST_1: tmp_114_cast [1/1] 0.00ns
newFuncRoot:4  %tmp_114_cast = sext i32 %frame_in_read to i33

ST_1: tmp_115_cast [1/1] 0.00ns
newFuncRoot:5  %tmp_115_cast = sext i32 %frame_out2_read to i33

ST_1: tmp_113 [1/1] 0.00ns
newFuncRoot:6  %tmp_113 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bgmodel1_read, i32 2, i32 31)

ST_1: tmp_116_cast [1/1] 0.00ns
newFuncRoot:7  %tmp_116_cast = zext i30 %tmp_113 to i31

ST_1: stg_131 [1/1] 0.00ns
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_out, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_1: stg_132 [1/1] 0.00ns
newFuncRoot:9  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_out, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_1: stg_133 [1/1] 0.00ns
newFuncRoot:10  call void (...)* @_ssdm_op_SpecInterface(float* %bgmodel, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 614400, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

ST_1: part_bgmodel [1/1] 0.00ns
newFuncRoot:11  %part_bgmodel = alloca [5120 x float], align 16

ST_1: part_frame_in [1/1] 0.00ns
newFuncRoot:12  %part_frame_in = alloca [640 x i8], align 16

ST_1: part_frame_out [1/1] 0.00ns
newFuncRoot:13  %part_frame_out = alloca [640 x i1], align 1

ST_1: part2_bgmodel [1/1] 0.00ns
newFuncRoot:14  %part2_bgmodel = alloca [5120 x float], align 16

ST_1: part2_frame_in [1/1] 0.00ns
newFuncRoot:15  %part2_frame_in = alloca [640 x i8], align 16

ST_1: part2_frame_out [1/1] 0.00ns
newFuncRoot:16  %part2_frame_out = alloca [640 x i1], align 1

ST_1: part3_bgmodel [1/1] 0.00ns
newFuncRoot:17  %part3_bgmodel = alloca [5120 x float], align 16

ST_1: part3_frame_in [1/1] 0.00ns
newFuncRoot:18  %part3_frame_in = alloca [640 x i8], align 16

ST_1: part3_frame_out [1/1] 0.00ns
newFuncRoot:19  %part3_frame_out = alloca [640 x i1], align 1

ST_1: stg_143 [1/1] 1.57ns
newFuncRoot:20  br i1 %init_read, label %.preheader.preheader, label %.loopexit

ST_1: tmp_114 [1/1] 0.00ns
.preheader.preheader:0  %tmp_114 = zext i30 %tmp_113 to i64

ST_1: bgmodel_addr [1/1] 0.00ns
.preheader.preheader:1  %bgmodel_addr = getelementptr float* %bgmodel, i64 %tmp_114

ST_1: p_wr_req [1/1] 8.75ns
.preheader.preheader:2  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr, i32 614400)

ST_1: stg_147 [1/1] 1.57ns
.preheader.preheader:3  br label %.preheader


 <State 2>: 8.75ns
ST_2: p [1/1] 0.00ns
.preheader:0  %p = phi i20 [ %p_1, %0 ], [ 0, %.preheader.preheader ]

ST_2: exitcond [1/1] 2.34ns
.preheader:1  %exitcond = icmp eq i20 %p, -434176

ST_2: stg_150 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 614400, i64 614400, i64 614400)

ST_2: p_1 [1/1] 2.08ns
.preheader:3  %p_1 = add i20 %p, 1

ST_2: stg_152 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %0

ST_2: stg_153 [1/1] 8.75ns
:0  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr, float 0.000000e+00, i4 -1)

ST_2: stg_154 [1/1] 0.00ns
:1  br label %.preheader

ST_2: p_wr_resp [5/5] 8.75ns
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)


 <State 3>: 8.75ns
ST_3: p_wr_resp [4/5] 8.75ns
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)


 <State 4>: 8.75ns
ST_4: p_wr_resp [3/5] 8.75ns
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)


 <State 5>: 8.75ns
ST_5: p_wr_resp [2/5] 8.75ns
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)


 <State 6>: 8.75ns
ST_6: p_wr_resp [1/5] 8.75ns
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

ST_6: stg_160 [1/1] 1.57ns
.loopexit.loopexit:1  br label %.loopexit

ST_6: learningRate [1/1] 0.00ns
.loopexit:0  %learningRate = phi float [ 0.000000e+00, %newFuncRoot ], [ 1.000000e+00, %.loopexit.loopexit ]

ST_6: stg_162 [1/1] 1.57ns
.loopexit:1  br label %1


 <State 7>: 4.40ns
ST_7: part [1/1] 0.00ns
:0  %part = phi i7 [ 0, %.loopexit ], [ %part_1, %burst.wr.end141 ]

ST_7: tmp_54 [1/1] 1.97ns
:1  %tmp_54 = icmp ult i7 %part, -8

ST_7: stg_165 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

ST_7: stg_166 [1/1] 0.00ns
:3  br i1 %tmp_54, label %2, label %.exitStub

ST_7: p_shl [1/1] 0.00ns
:1  %p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %part, i9 0)

ST_7: p_shl_cast [1/1] 0.00ns
:2  %p_shl_cast = zext i16 %p_shl to i17

ST_7: p_shl2 [1/1] 0.00ns
:3  %p_shl2 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %part, i7 0)

ST_7: p_shl2_cast [1/1] 0.00ns
:4  %p_shl2_cast = zext i14 %p_shl2 to i17

ST_7: tmp_55 [1/1] 1.96ns
:5  %tmp_55 = add i17 %p_shl_cast, %p_shl2_cast

ST_7: tmp_115 [1/1] 0.00ns
:6  %tmp_115 = zext i17 %tmp_55 to i33

ST_7: tmp_116 [1/1] 2.44ns
:7  %tmp_116 = add i33 %tmp_114_cast, %tmp_115

ST_7: tmp_117 [1/1] 0.00ns
:8  %tmp_117 = sext i33 %tmp_116 to i64

ST_7: frame_out_addr [1/1] 0.00ns
:9  %frame_out_addr = getelementptr i8* %frame_out, i64 %tmp_117

ST_7: stg_176 [1/1] 0.00ns
.exitStub:0  ret void


 <State 8>: 8.75ns
ST_8: p_rd_req [7/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)


 <State 9>: 8.75ns
ST_9: p_rd_req [6/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)


 <State 10>: 8.75ns
ST_10: p_rd_req [5/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)


 <State 11>: 8.75ns
ST_11: p_rd_req [4/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)


 <State 12>: 8.75ns
ST_12: p_rd_req [3/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)


 <State 13>: 8.75ns
ST_13: p_rd_req [2/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)


 <State 14>: 8.75ns
ST_14: tmp [1/1] 0.00ns
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1810) nounwind

ST_14: p_rd_req [1/7] 8.75ns
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)

ST_14: stg_185 [1/1] 1.57ns
:11  br label %burst.rd.header


 <State 15>: 2.07ns
ST_15: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i10 [ 0, %2 ], [ %indvar_next, %burst.rd.body ]

ST_15: exitcond1 [1/1] 2.07ns
burst.rd.header:1  %exitcond1 = icmp eq i10 %indvar, -384

ST_15: stg_188 [1/1] 0.00ns
burst.rd.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_15: indvar_next [1/1] 1.84ns
burst.rd.header:3  %indvar_next = add i10 %indvar, 1

ST_15: stg_190 [1/1] 0.00ns
burst.rd.header:4  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body


 <State 16>: 8.75ns
ST_16: frame_out_addr_read [1/1] 8.75ns
burst.rd.body:3  %frame_out_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_out_addr)


 <State 17>: 2.71ns
ST_17: burstread_rbegin [1/1] 0.00ns
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_17: empty_73 [1/1] 0.00ns
burst.rd.body:1  %empty_73 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_17: empty_74 [1/1] 0.00ns
burst.rd.body:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

ST_17: tmp_58 [1/1] 0.00ns
burst.rd.body:4  %tmp_58 = zext i10 %indvar to i64

ST_17: part_frame_in_addr [1/1] 0.00ns
burst.rd.body:5  %part_frame_in_addr = getelementptr [640 x i8]* %part_frame_in, i64 0, i64 %tmp_58

ST_17: stg_197 [1/1] 2.71ns
burst.rd.body:6  store i8 %frame_out_addr_read, i8* %part_frame_in_addr, align 1

ST_17: burstread_rend [1/1] 0.00ns
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_17: stg_199 [1/1] 0.00ns
burst.rd.body:8  br label %burst.rd.header


 <State 18>: 4.52ns
ST_18: p_shl3 [1/1] 0.00ns
burst.rd.end:0  %p_shl3 = call i19 @_ssdm_op_BitConcatenate.i19.i7.i12(i7 %part, i12 0)

ST_18: p_shl3_cast [1/1] 0.00ns
burst.rd.end:1  %p_shl3_cast = zext i19 %p_shl3 to i20

ST_18: p_shl4 [1/1] 0.00ns
burst.rd.end:2  %p_shl4 = call i17 @_ssdm_op_BitConcatenate.i17.i7.i10(i7 %part, i10 0)

ST_18: p_shl4_cast [1/1] 0.00ns
burst.rd.end:3  %p_shl4_cast = zext i17 %p_shl4 to i20

ST_18: tmp_56 [1/1] 2.08ns
burst.rd.end:4  %tmp_56 = add i20 %p_shl3_cast, %p_shl4_cast

ST_18: tmp_118 [1/1] 0.00ns
burst.rd.end:5  %tmp_118 = zext i20 %tmp_56 to i31

ST_18: tmp_119 [1/1] 2.44ns
burst.rd.end:6  %tmp_119 = add i31 %tmp_116_cast, %tmp_118


 <State 19>: 8.75ns
ST_19: tmp_120 [1/1] 0.00ns
burst.rd.end:7  %tmp_120 = zext i31 %tmp_119 to i64

ST_19: bgmodel_addr_17 [1/1] 0.00ns
burst.rd.end:8  %bgmodel_addr_17 = getelementptr float* %bgmodel, i64 %tmp_120

ST_19: p_rd_req158 [7/7] 8.75ns
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)


 <State 20>: 8.75ns
ST_20: p_rd_req158 [6/7] 8.75ns
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)


 <State 21>: 8.75ns
ST_21: p_rd_req158 [5/7] 8.75ns
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)


 <State 22>: 8.75ns
ST_22: p_rd_req158 [4/7] 8.75ns
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)


 <State 23>: 8.75ns
ST_23: p_rd_req158 [3/7] 8.75ns
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)


 <State 24>: 8.75ns
ST_24: p_rd_req158 [2/7] 8.75ns
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)


 <State 25>: 8.75ns
ST_25: p_rd_req158 [1/7] 8.75ns
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)

ST_25: stg_216 [1/1] 1.57ns
burst.rd.end:10  br label %burst.rd.header7


 <State 26>: 2.18ns
ST_26: indvar9 [1/1] 0.00ns
burst.rd.header7:0  %indvar9 = phi i13 [ 0, %burst.rd.end ], [ %indvar_next1, %burst.rd.body8 ]

ST_26: exitcond4 [1/1] 2.18ns
burst.rd.header7:1  %exitcond4 = icmp eq i13 %indvar9, -3072

ST_26: stg_219 [1/1] 0.00ns
burst.rd.header7:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

ST_26: indvar_next1 [1/1] 1.96ns
burst.rd.header7:3  %indvar_next1 = add i13 %indvar9, 1

ST_26: stg_221 [1/1] 0.00ns
burst.rd.header7:4  br i1 %exitcond4, label %burst.rd.end6, label %burst.rd.body8


 <State 27>: 8.75ns
ST_27: bgmodel_addr_17_read [1/1] 8.75ns
burst.rd.body8:3  %bgmodel_addr_17_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_addr_17)


 <State 28>: 2.71ns
ST_28: burstread_rbegin1 [1/1] 0.00ns
burst.rd.body8:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_28: empty_75 [1/1] 0.00ns
burst.rd.body8:1  %empty_75 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_28: empty_76 [1/1] 0.00ns
burst.rd.body8:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_part_bgmodel_OC_bgmo) nounwind

ST_28: tmp_61 [1/1] 0.00ns
burst.rd.body8:4  %tmp_61 = zext i13 %indvar9 to i64

ST_28: part_bgmodel_addr [1/1] 0.00ns
burst.rd.body8:5  %part_bgmodel_addr = getelementptr [5120 x float]* %part_bgmodel, i64 0, i64 %tmp_61

ST_28: stg_228 [1/1] 2.71ns
burst.rd.body8:6  store float %bgmodel_addr_17_read, float* %part_bgmodel_addr, align 4

ST_28: burstread_rend16 [1/1] 0.00ns
burst.rd.body8:7  %burstread_rend16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind

ST_28: stg_230 [1/1] 0.00ns
burst.rd.body8:8  br label %burst.rd.header7


 <State 29>: 4.52ns
ST_29: tmp_59 [1/1] 2.08ns
burst.rd.end6:0  %tmp_59 = add i17 %tmp_55, 640

ST_29: tmp_121 [1/1] 0.00ns
burst.rd.end6:1  %tmp_121 = zext i17 %tmp_59 to i33

ST_29: tmp_122 [1/1] 2.44ns
burst.rd.end6:2  %tmp_122 = add i33 %tmp_114_cast, %tmp_121

ST_29: tmp_123 [1/1] 0.00ns
burst.rd.end6:3  %tmp_123 = sext i33 %tmp_122 to i64

ST_29: frame_out_addr_2 [1/1] 0.00ns
burst.rd.end6:4  %frame_out_addr_2 = getelementptr i8* %frame_out, i64 %tmp_123


 <State 30>: 8.75ns
ST_30: p_rd_req159 [7/7] 8.75ns
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)


 <State 31>: 8.75ns
ST_31: p_rd_req159 [6/7] 8.75ns
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)


 <State 32>: 8.75ns
ST_32: p_rd_req159 [5/7] 8.75ns
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)


 <State 33>: 8.75ns
ST_33: p_rd_req159 [4/7] 8.75ns
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)


 <State 34>: 8.75ns
ST_34: p_rd_req159 [3/7] 8.75ns
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)


 <State 35>: 8.75ns
ST_35: p_rd_req159 [2/7] 8.75ns
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)


 <State 36>: 8.75ns
ST_36: p_rd_req159 [1/7] 8.75ns
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)

ST_36: stg_243 [1/1] 1.57ns
burst.rd.end6:6  br label %burst.rd.header19


 <State 37>: 2.07ns
ST_37: indvar1 [1/1] 0.00ns
burst.rd.header19:0  %indvar1 = phi i10 [ 0, %burst.rd.end6 ], [ %indvar_next2, %burst.rd.body20 ]

ST_37: exitcond5 [1/1] 2.07ns
burst.rd.header19:1  %exitcond5 = icmp eq i10 %indvar1, -384

ST_37: stg_246 [1/1] 0.00ns
burst.rd.header19:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_37: indvar_next2 [1/1] 1.84ns
burst.rd.header19:3  %indvar_next2 = add i10 %indvar1, 1

ST_37: stg_248 [1/1] 0.00ns
burst.rd.header19:4  br i1 %exitcond5, label %burst.rd.end18, label %burst.rd.body20


 <State 38>: 8.75ns
ST_38: frame_out_addr_2_read [1/1] 8.75ns
burst.rd.body20:3  %frame_out_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_out_addr_2)


 <State 39>: 2.71ns
ST_39: burstread_rbegin2 [1/1] 0.00ns
burst.rd.body20:0  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_39: empty_77 [1/1] 0.00ns
burst.rd.body20:1  %empty_77 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind

ST_39: empty_78 [1/1] 0.00ns
burst.rd.body20:2  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

ST_39: tmp_64 [1/1] 0.00ns
burst.rd.body20:4  %tmp_64 = zext i10 %indvar1 to i64

ST_39: part2_frame_in_addr [1/1] 0.00ns
burst.rd.body20:5  %part2_frame_in_addr = getelementptr [640 x i8]* %part2_frame_in, i64 0, i64 %tmp_64

ST_39: stg_255 [1/1] 2.71ns
burst.rd.body20:6  store i8 %frame_out_addr_2_read, i8* %part2_frame_in_addr, align 1

ST_39: burstread_rend31 [1/1] 0.00ns
burst.rd.body20:7  %burstread_rend31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin2) nounwind

ST_39: stg_257 [1/1] 0.00ns
burst.rd.body20:8  br label %burst.rd.header19


 <State 40>: 4.52ns
ST_40: tmp_62 [1/1] 2.08ns
burst.rd.end18:0  %tmp_62 = add i20 %tmp_56, 5120

ST_40: tmp_124 [1/1] 0.00ns
burst.rd.end18:1  %tmp_124 = zext i20 %tmp_62 to i31

ST_40: tmp_125 [1/1] 2.44ns
burst.rd.end18:2  %tmp_125 = add i31 %tmp_116_cast, %tmp_124


 <State 41>: 8.75ns
ST_41: tmp_126 [1/1] 0.00ns
burst.rd.end18:3  %tmp_126 = zext i31 %tmp_125 to i64

ST_41: bgmodel_addr_18 [1/1] 0.00ns
burst.rd.end18:4  %bgmodel_addr_18 = getelementptr float* %bgmodel, i64 %tmp_126

ST_41: p_rd_req160 [7/7] 8.75ns
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)


 <State 42>: 8.75ns
ST_42: p_rd_req160 [6/7] 8.75ns
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)


 <State 43>: 8.75ns
ST_43: p_rd_req160 [5/7] 8.75ns
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)


 <State 44>: 8.75ns
ST_44: p_rd_req160 [4/7] 8.75ns
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)


 <State 45>: 8.75ns
ST_45: p_rd_req160 [3/7] 8.75ns
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)


 <State 46>: 8.75ns
ST_46: p_rd_req160 [2/7] 8.75ns
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)


 <State 47>: 8.75ns
ST_47: p_rd_req160 [1/7] 8.75ns
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)

ST_47: stg_270 [1/1] 1.57ns
burst.rd.end18:6  br label %burst.rd.header34


 <State 48>: 2.18ns
ST_48: indvar2 [1/1] 0.00ns
burst.rd.header34:0  %indvar2 = phi i13 [ 0, %burst.rd.end18 ], [ %indvar_next3, %burst.rd.body35 ]

ST_48: exitcond6 [1/1] 2.18ns
burst.rd.header34:1  %exitcond6 = icmp eq i13 %indvar2, -3072

ST_48: stg_273 [1/1] 0.00ns
burst.rd.header34:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

ST_48: indvar_next3 [1/1] 1.96ns
burst.rd.header34:3  %indvar_next3 = add i13 %indvar2, 1

ST_48: stg_275 [1/1] 0.00ns
burst.rd.header34:4  br i1 %exitcond6, label %burst.rd.end33, label %burst.rd.body35


 <State 49>: 8.75ns
ST_49: bgmodel_addr_18_read [1/1] 8.75ns
burst.rd.body35:3  %bgmodel_addr_18_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_addr_18)


 <State 50>: 2.71ns
ST_50: burstread_rbegin3 [1/1] 0.00ns
burst.rd.body35:0  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_50: empty_79 [1/1] 0.00ns
burst.rd.body35:1  %empty_79 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

ST_50: empty_80 [1/1] 0.00ns
burst.rd.body35:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_part2_bgmodel_OC_bgm) nounwind

ST_50: tmp_67 [1/1] 0.00ns
burst.rd.body35:4  %tmp_67 = zext i13 %indvar2 to i64

ST_50: part2_bgmodel_addr [1/1] 0.00ns
burst.rd.body35:5  %part2_bgmodel_addr = getelementptr [5120 x float]* %part2_bgmodel, i64 0, i64 %tmp_67

ST_50: stg_282 [1/1] 2.71ns
burst.rd.body35:6  store float %bgmodel_addr_18_read, float* %part2_bgmodel_addr, align 4

ST_50: burstread_rend45 [1/1] 0.00ns
burst.rd.body35:7  %burstread_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin3) nounwind

ST_50: stg_284 [1/1] 0.00ns
burst.rd.body35:8  br label %burst.rd.header34


 <State 51>: 4.52ns
ST_51: tmp_65 [1/1] 2.08ns
burst.rd.end33:0  %tmp_65 = add i17 %tmp_55, 1280

ST_51: tmp_127 [1/1] 0.00ns
burst.rd.end33:1  %tmp_127 = zext i17 %tmp_65 to i33

ST_51: tmp_128 [1/1] 2.44ns
burst.rd.end33:2  %tmp_128 = add i33 %tmp_114_cast, %tmp_127

ST_51: tmp_129 [1/1] 0.00ns
burst.rd.end33:3  %tmp_129 = sext i33 %tmp_128 to i64

ST_51: frame_out_addr_3 [1/1] 0.00ns
burst.rd.end33:4  %frame_out_addr_3 = getelementptr i8* %frame_out, i64 %tmp_129


 <State 52>: 8.75ns
ST_52: p_rd_req161 [7/7] 8.75ns
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)


 <State 53>: 8.75ns
ST_53: p_rd_req161 [6/7] 8.75ns
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)


 <State 54>: 8.75ns
ST_54: p_rd_req161 [5/7] 8.75ns
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)


 <State 55>: 8.75ns
ST_55: p_rd_req161 [4/7] 8.75ns
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)


 <State 56>: 8.75ns
ST_56: p_rd_req161 [3/7] 8.75ns
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)


 <State 57>: 8.75ns
ST_57: p_rd_req161 [2/7] 8.75ns
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)


 <State 58>: 8.75ns
ST_58: p_rd_req161 [1/7] 8.75ns
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)

ST_58: stg_297 [1/1] 1.57ns
burst.rd.end33:6  br label %burst.rd.header48


 <State 59>: 2.07ns
ST_59: indvar3 [1/1] 0.00ns
burst.rd.header48:0  %indvar3 = phi i10 [ 0, %burst.rd.end33 ], [ %indvar_next4, %burst.rd.body49 ]

ST_59: exitcond7 [1/1] 2.07ns
burst.rd.header48:1  %exitcond7 = icmp eq i10 %indvar3, -384

ST_59: stg_300 [1/1] 0.00ns
burst.rd.header48:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_59: indvar_next4 [1/1] 1.84ns
burst.rd.header48:3  %indvar_next4 = add i10 %indvar3, 1

ST_59: stg_302 [1/1] 0.00ns
burst.rd.header48:4  br i1 %exitcond7, label %burst.rd.end47, label %burst.rd.body49


 <State 60>: 8.75ns
ST_60: frame_out_addr_3_read [1/1] 8.75ns
burst.rd.body49:3  %frame_out_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_out_addr_3)


 <State 61>: 2.71ns
ST_61: burstread_rbegin4 [1/1] 0.00ns
burst.rd.body49:0  %burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_61: empty_81 [1/1] 0.00ns
burst.rd.body49:1  %empty_81 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind

ST_61: empty_82 [1/1] 0.00ns
burst.rd.body49:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

ST_61: tmp_70 [1/1] 0.00ns
burst.rd.body49:4  %tmp_70 = zext i10 %indvar3 to i64

ST_61: part3_frame_in_addr [1/1] 0.00ns
burst.rd.body49:5  %part3_frame_in_addr = getelementptr [640 x i8]* %part3_frame_in, i64 0, i64 %tmp_70

ST_61: stg_309 [1/1] 2.71ns
burst.rd.body49:6  store i8 %frame_out_addr_3_read, i8* %part3_frame_in_addr, align 1

ST_61: burstread_rend60 [1/1] 0.00ns
burst.rd.body49:7  %burstread_rend60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin4) nounwind

ST_61: stg_311 [1/1] 0.00ns
burst.rd.body49:8  br label %burst.rd.header48


 <State 62>: 4.52ns
ST_62: tmp_68 [1/1] 2.08ns
burst.rd.end47:0  %tmp_68 = add i20 %tmp_56, 10240

ST_62: tmp_130 [1/1] 0.00ns
burst.rd.end47:1  %tmp_130 = zext i20 %tmp_68 to i31

ST_62: tmp_131 [1/1] 2.44ns
burst.rd.end47:2  %tmp_131 = add i31 %tmp_116_cast, %tmp_130


 <State 63>: 8.75ns
ST_63: tmp_132 [1/1] 0.00ns
burst.rd.end47:3  %tmp_132 = zext i31 %tmp_131 to i64

ST_63: bgmodel_addr_19 [1/1] 0.00ns
burst.rd.end47:4  %bgmodel_addr_19 = getelementptr float* %bgmodel, i64 %tmp_132

ST_63: p_rd_req162 [7/7] 8.75ns
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)


 <State 64>: 8.75ns
ST_64: p_rd_req162 [6/7] 8.75ns
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)


 <State 65>: 8.75ns
ST_65: p_rd_req162 [5/7] 8.75ns
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)


 <State 66>: 8.75ns
ST_66: p_rd_req162 [4/7] 8.75ns
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)


 <State 67>: 8.75ns
ST_67: p_rd_req162 [3/7] 8.75ns
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)


 <State 68>: 8.75ns
ST_68: p_rd_req162 [2/7] 8.75ns
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)


 <State 69>: 8.75ns
ST_69: p_rd_req162 [1/7] 8.75ns
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)

ST_69: stg_324 [1/1] 1.57ns
burst.rd.end47:6  br label %burst.rd.header63


 <State 70>: 2.18ns
ST_70: indvar4 [1/1] 0.00ns
burst.rd.header63:0  %indvar4 = phi i13 [ 0, %burst.rd.end47 ], [ %indvar_next5, %burst.rd.body64 ]

ST_70: exitcond8 [1/1] 2.18ns
burst.rd.header63:1  %exitcond8 = icmp eq i13 %indvar4, -3072

ST_70: stg_327 [1/1] 0.00ns
burst.rd.header63:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

ST_70: indvar_next5 [1/1] 1.96ns
burst.rd.header63:3  %indvar_next5 = add i13 %indvar4, 1

ST_70: stg_329 [1/1] 0.00ns
burst.rd.header63:4  br i1 %exitcond8, label %burst.rd.end62, label %burst.rd.body64


 <State 71>: 8.75ns
ST_71: bgmodel_addr_19_read [1/1] 8.75ns
burst.rd.body64:3  %bgmodel_addr_19_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_addr_19)


 <State 72>: 2.71ns
ST_72: burstread_rbegin5 [1/1] 0.00ns
burst.rd.body64:0  %burstread_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_72: empty_83 [1/1] 0.00ns
burst.rd.body64:1  %empty_83 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str39) nounwind

ST_72: empty_84 [1/1] 0.00ns
burst.rd.body64:2  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_part3_bgmodel_OC_bgm) nounwind

ST_72: tmp_73 [1/1] 0.00ns
burst.rd.body64:4  %tmp_73 = zext i13 %indvar4 to i64

ST_72: part3_bgmodel_addr [1/1] 0.00ns
burst.rd.body64:5  %part3_bgmodel_addr = getelementptr [5120 x float]* %part3_bgmodel, i64 0, i64 %tmp_73

ST_72: stg_336 [1/1] 2.71ns
burst.rd.body64:6  store float %bgmodel_addr_19_read, float* %part3_bgmodel_addr, align 4

ST_72: burstread_rend74 [1/1] 0.00ns
burst.rd.body64:7  %burstread_rend74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin5) nounwind

ST_72: stg_338 [1/1] 0.00ns
burst.rd.body64:8  br label %burst.rd.header63


 <State 73>: 1.04ns
ST_73: stg_339 [2/2] 1.04ns
burst.rd.end62:1  call fastcc void @bgsub_process([640 x i8]* %part_frame_in, [640 x i1]* %part_frame_out, [5120 x float]* %part_bgmodel, float %learningRate) nounwind

ST_73: stg_340 [2/2] 1.04ns
burst.rd.end62:2  call fastcc void @bgsub_process([640 x i8]* %part2_frame_in, [640 x i1]* %part2_frame_out, [5120 x float]* %part2_bgmodel, float %learningRate) nounwind

ST_73: stg_341 [2/2] 1.04ns
burst.rd.end62:3  call fastcc void @bgsub_process([640 x i8]* %part3_frame_in, [640 x i1]* %part3_frame_out, [5120 x float]* %part3_bgmodel, float %learningRate) nounwind


 <State 74>: 8.75ns
ST_74: empty_72 [1/1] 0.00ns
burst.rd.end62:0  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1810, i32 %tmp) nounwind

ST_74: stg_343 [1/2] 0.00ns
burst.rd.end62:1  call fastcc void @bgsub_process([640 x i8]* %part_frame_in, [640 x i1]* %part_frame_out, [5120 x float]* %part_bgmodel, float %learningRate) nounwind

ST_74: stg_344 [1/2] 0.00ns
burst.rd.end62:2  call fastcc void @bgsub_process([640 x i8]* %part2_frame_in, [640 x i1]* %part2_frame_out, [5120 x float]* %part2_bgmodel, float %learningRate) nounwind

ST_74: stg_345 [1/2] 0.00ns
burst.rd.end62:3  call fastcc void @bgsub_process([640 x i8]* %part3_frame_in, [640 x i1]* %part3_frame_out, [5120 x float]* %part3_bgmodel, float %learningRate) nounwind

ST_74: tmp_71 [1/1] 0.00ns
burst.rd.end62:4  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1812) nounwind

ST_74: p_wr_req163 [1/1] 8.75ns
burst.rd.end62:5  %p_wr_req163 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)

ST_74: stg_348 [1/1] 1.57ns
burst.rd.end62:6  br label %burst.wr.header


 <State 75>: 3.55ns
ST_75: indvar5 [1/1] 0.00ns
burst.wr.header:0  %indvar5 = phi i13 [ 0, %burst.rd.end62 ], [ %indvar_next6, %burst.wr.body ]

ST_75: exitcond9 [1/1] 2.18ns
burst.wr.header:1  %exitcond9 = icmp eq i13 %indvar5, -3072

ST_75: stg_351 [1/1] 0.00ns
burst.wr.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

ST_75: indvar_next6 [1/1] 1.96ns
burst.wr.header:3  %indvar_next6 = add i13 %indvar5, 1

ST_75: stg_353 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond9, label %burst.wr.header86.preheader, label %burst.wr.body

ST_75: tmp_74 [1/1] 0.00ns
burst.wr.body:3  %tmp_74 = zext i13 %indvar5 to i64

ST_75: part_bgmodel_addr_1 [1/1] 0.00ns
burst.wr.body:4  %part_bgmodel_addr_1 = getelementptr [5120 x float]* %part_bgmodel, i64 0, i64 %tmp_74

ST_75: part_bgmodel_load [2/2] 2.71ns
burst.wr.body:5  %part_bgmodel_load = load float* %part_bgmodel_addr_1, align 4


 <State 76>: 2.71ns
ST_76: part_bgmodel_load [1/2] 2.71ns
burst.wr.body:5  %part_bgmodel_load = load float* %part_bgmodel_addr_1, align 4


 <State 77>: 8.75ns
ST_77: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_77: empty_85 [1/1] 0.00ns
burst.wr.body:1  %empty_85 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41) nounwind

ST_77: empty_86 [1/1] 0.00ns
burst.wr.body:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_bgmodel_OC_part_bgmo) nounwind

ST_77: stg_361 [1/1] 8.75ns
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr_17, float %part_bgmodel_load, i4 -1)

ST_77: burstwrite_rend [1/1] 0.00ns
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

ST_77: stg_363 [1/1] 0.00ns
burst.wr.body:8  br label %burst.wr.header


 <State 78>: 8.75ns
ST_78: p_wr_resp164 [5/5] 8.75ns
burst.wr.header86.preheader:0  %p_wr_resp164 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

ST_78: tmp_133 [1/1] 2.44ns
burst.wr.header86.preheader:1  %tmp_133 = add i33 %tmp_115, %tmp_115_cast

ST_78: tmp_134 [1/1] 0.00ns
burst.wr.header86.preheader:2  %tmp_134 = sext i33 %tmp_133 to i64

ST_78: frame_out_addr_4 [1/1] 0.00ns
burst.wr.header86.preheader:3  %frame_out_addr_4 = getelementptr i8* %frame_out, i64 %tmp_134


 <State 79>: 8.75ns
ST_79: p_wr_resp164 [4/5] 8.75ns
burst.wr.header86.preheader:0  %p_wr_resp164 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)


 <State 80>: 8.75ns
ST_80: p_wr_resp164 [3/5] 8.75ns
burst.wr.header86.preheader:0  %p_wr_resp164 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)


 <State 81>: 8.75ns
ST_81: p_wr_resp164 [2/5] 8.75ns
burst.wr.header86.preheader:0  %p_wr_resp164 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)


 <State 82>: 8.75ns
ST_82: p_wr_resp164 [1/5] 8.75ns
burst.wr.header86.preheader:0  %p_wr_resp164 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

ST_82: p_wr_req156 [1/1] 8.75ns
burst.wr.header86.preheader:4  %p_wr_req156 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %frame_out_addr_4, i32 640)

ST_82: stg_373 [1/1] 1.57ns
burst.wr.header86.preheader:5  br label %burst.wr.header86


 <State 83>: 3.44ns
ST_83: indvar6 [1/1] 0.00ns
burst.wr.header86:0  %indvar6 = phi i10 [ %indvar_next7, %burst.wr.body87 ], [ 0, %burst.wr.header86.preheader ]

ST_83: exitcond2 [1/1] 2.07ns
burst.wr.header86:1  %exitcond2 = icmp eq i10 %indvar6, -384

ST_83: stg_376 [1/1] 0.00ns
burst.wr.header86:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_83: indvar_next7 [1/1] 1.84ns
burst.wr.header86:3  %indvar_next7 = add i10 %indvar6, 1

ST_83: stg_378 [1/1] 0.00ns
burst.wr.header86:4  br i1 %exitcond2, label %burst.wr.header99.preheader, label %burst.wr.body87

ST_83: tmp_76 [1/1] 0.00ns
burst.wr.body87:3  %tmp_76 = zext i10 %indvar6 to i64

ST_83: part_frame_out_addr [1/1] 0.00ns
burst.wr.body87:4  %part_frame_out_addr = getelementptr [640 x i1]* %part_frame_out, i64 0, i64 %tmp_76

ST_83: part_frame_out_load [2/2] 2.39ns
burst.wr.body87:5  %part_frame_out_load = load i1* %part_frame_out_addr, align 1


 <State 84>: 3.76ns
ST_84: part_frame_out_load [1/2] 2.39ns
burst.wr.body87:5  %part_frame_out_load = load i1* %part_frame_out_addr, align 1

ST_84: extLd [1/1] 1.37ns
burst.wr.body87:6  %extLd = select i1 %part_frame_out_load, i8 -1, i8 0


 <State 85>: 8.75ns
ST_85: burstwrite_rbegin1 [1/1] 0.00ns
burst.wr.body87:0  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_85: empty_70 [1/1] 0.00ns
burst.wr.body87:1  %empty_70 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str52) nounwind

ST_85: empty_71 [1/1] 0.00ns
burst.wr.body87:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

ST_85: stg_387 [1/1] 8.75ns
burst.wr.body87:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %frame_out_addr_4, i8 %extLd, i1 true)

ST_85: burstwrite_rend96 [1/1] 0.00ns
burst.wr.body87:8  %burstwrite_rend96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind

ST_85: stg_389 [1/1] 0.00ns
burst.wr.body87:9  br label %burst.wr.header86


 <State 86>: 8.75ns
ST_86: p_wr_resp157 [5/5] 8.75ns
burst.wr.header99.preheader:0  %p_wr_resp157 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)


 <State 87>: 8.75ns
ST_87: p_wr_resp157 [4/5] 8.75ns
burst.wr.header99.preheader:0  %p_wr_resp157 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)


 <State 88>: 8.75ns
ST_88: p_wr_resp157 [3/5] 8.75ns
burst.wr.header99.preheader:0  %p_wr_resp157 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)


 <State 89>: 8.75ns
ST_89: p_wr_resp157 [2/5] 8.75ns
burst.wr.header99.preheader:0  %p_wr_resp157 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)


 <State 90>: 8.75ns
ST_90: p_wr_resp157 [1/5] 8.75ns
burst.wr.header99.preheader:0  %p_wr_resp157 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

ST_90: p_wr_req154 [1/1] 8.75ns
burst.wr.header99.preheader:1  %p_wr_req154 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)

ST_90: stg_396 [1/1] 1.57ns
burst.wr.header99.preheader:2  br label %burst.wr.header99


 <State 91>: 3.55ns
ST_91: indvar7 [1/1] 0.00ns
burst.wr.header99:0  %indvar7 = phi i13 [ %indvar_next8, %burst.wr.body100 ], [ 0, %burst.wr.header99.preheader ]

ST_91: exitcond3 [1/1] 2.18ns
burst.wr.header99:1  %exitcond3 = icmp eq i13 %indvar7, -3072

ST_91: stg_399 [1/1] 0.00ns
burst.wr.header99:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

ST_91: indvar_next8 [1/1] 1.96ns
burst.wr.header99:3  %indvar_next8 = add i13 %indvar7, 1

ST_91: stg_401 [1/1] 0.00ns
burst.wr.header99:4  br i1 %exitcond3, label %burst.wr.header113.preheader, label %burst.wr.body100

ST_91: tmp_78 [1/1] 0.00ns
burst.wr.body100:3  %tmp_78 = zext i13 %indvar7 to i64

ST_91: part2_bgmodel_addr_1 [1/1] 0.00ns
burst.wr.body100:4  %part2_bgmodel_addr_1 = getelementptr [5120 x float]* %part2_bgmodel, i64 0, i64 %tmp_78

ST_91: part2_bgmodel_load [2/2] 2.71ns
burst.wr.body100:5  %part2_bgmodel_load = load float* %part2_bgmodel_addr_1, align 4


 <State 92>: 2.71ns
ST_92: part2_bgmodel_load [1/2] 2.71ns
burst.wr.body100:5  %part2_bgmodel_load = load float* %part2_bgmodel_addr_1, align 4


 <State 93>: 8.75ns
ST_93: burstwrite_rbegin2 [1/1] 0.00ns
burst.wr.body100:0  %burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_93: empty_68 [1/1] 0.00ns
burst.wr.body100:1  %empty_68 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str180) nounwind

ST_93: empty_69 [1/1] 0.00ns
burst.wr.body100:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_bgmodel_OC_part2_bgm) nounwind

ST_93: stg_409 [1/1] 8.75ns
burst.wr.body100:6  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr_18, float %part2_bgmodel_load, i4 -1)

ST_93: burstwrite_rend110 [1/1] 0.00ns
burst.wr.body100:7  %burstwrite_rend110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin2) nounwind

ST_93: stg_411 [1/1] 0.00ns
burst.wr.body100:8  br label %burst.wr.header99


 <State 94>: 8.75ns
ST_94: p_wr_resp155 [5/5] 8.75ns
burst.wr.header113.preheader:0  %p_wr_resp155 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

ST_94: tmp_135 [1/1] 2.44ns
burst.wr.header113.preheader:1  %tmp_135 = add i33 %tmp_121, %tmp_115_cast

ST_94: tmp_136 [1/1] 0.00ns
burst.wr.header113.preheader:2  %tmp_136 = sext i33 %tmp_135 to i64

ST_94: frame_out_addr_5 [1/1] 0.00ns
burst.wr.header113.preheader:3  %frame_out_addr_5 = getelementptr i8* %frame_out, i64 %tmp_136


 <State 95>: 8.75ns
ST_95: p_wr_resp155 [4/5] 8.75ns
burst.wr.header113.preheader:0  %p_wr_resp155 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)


 <State 96>: 8.75ns
ST_96: p_wr_resp155 [3/5] 8.75ns
burst.wr.header113.preheader:0  %p_wr_resp155 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)


 <State 97>: 8.75ns
ST_97: p_wr_resp155 [2/5] 8.75ns
burst.wr.header113.preheader:0  %p_wr_resp155 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)


 <State 98>: 8.75ns
ST_98: p_wr_resp155 [1/5] 8.75ns
burst.wr.header113.preheader:0  %p_wr_resp155 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

ST_98: p_wr_req152 [1/1] 8.75ns
burst.wr.header113.preheader:4  %p_wr_req152 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %frame_out_addr_5, i32 640)

ST_98: stg_421 [1/1] 1.57ns
burst.wr.header113.preheader:5  br label %burst.wr.header113


 <State 99>: 3.44ns
ST_99: indvar8 [1/1] 0.00ns
burst.wr.header113:0  %indvar8 = phi i10 [ %indvar_next9, %burst.wr.body114 ], [ 0, %burst.wr.header113.preheader ]

ST_99: exitcond10 [1/1] 2.07ns
burst.wr.header113:1  %exitcond10 = icmp eq i10 %indvar8, -384

ST_99: stg_424 [1/1] 0.00ns
burst.wr.header113:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_99: indvar_next9 [1/1] 1.84ns
burst.wr.header113:3  %indvar_next9 = add i10 %indvar8, 1

ST_99: stg_426 [1/1] 0.00ns
burst.wr.header113:4  br i1 %exitcond10, label %burst.wr.header128.preheader, label %burst.wr.body114

ST_99: tmp_80 [1/1] 0.00ns
burst.wr.body114:3  %tmp_80 = zext i10 %indvar8 to i64

ST_99: part2_frame_out_addr [1/1] 0.00ns
burst.wr.body114:4  %part2_frame_out_addr = getelementptr [640 x i1]* %part2_frame_out, i64 0, i64 %tmp_80

ST_99: part2_frame_out_load [2/2] 2.39ns
burst.wr.body114:5  %part2_frame_out_load = load i1* %part2_frame_out_addr, align 1


 <State 100>: 3.76ns
ST_100: part2_frame_out_load [1/2] 2.39ns
burst.wr.body114:5  %part2_frame_out_load = load i1* %part2_frame_out_addr, align 1

ST_100: extLd1 [1/1] 1.37ns
burst.wr.body114:6  %extLd1 = select i1 %part2_frame_out_load, i8 -1, i8 0


 <State 101>: 8.75ns
ST_101: burstwrite_rbegin3 [1/1] 0.00ns
burst.wr.body114:0  %burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_101: empty_66 [1/1] 0.00ns
burst.wr.body114:1  %empty_66 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str308) nounwind

ST_101: empty_67 [1/1] 0.00ns
burst.wr.body114:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

ST_101: stg_435 [1/1] 8.75ns
burst.wr.body114:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %frame_out_addr_5, i8 %extLd1, i1 true)

ST_101: burstwrite_rend125 [1/1] 0.00ns
burst.wr.body114:8  %burstwrite_rend125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin3) nounwind

ST_101: stg_437 [1/1] 0.00ns
burst.wr.body114:9  br label %burst.wr.header113


 <State 102>: 8.75ns
ST_102: p_wr_resp153 [5/5] 8.75ns
burst.wr.header128.preheader:0  %p_wr_resp153 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_5)


 <State 103>: 8.75ns
ST_103: p_wr_resp153 [4/5] 8.75ns
burst.wr.header128.preheader:0  %p_wr_resp153 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_5)


 <State 104>: 8.75ns
ST_104: p_wr_resp153 [3/5] 8.75ns
burst.wr.header128.preheader:0  %p_wr_resp153 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_5)


 <State 105>: 8.75ns
ST_105: p_wr_resp153 [2/5] 8.75ns
burst.wr.header128.preheader:0  %p_wr_resp153 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_5)


 <State 106>: 8.75ns
ST_106: p_wr_resp153 [1/5] 8.75ns
burst.wr.header128.preheader:0  %p_wr_resp153 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_5)

ST_106: p_wr_req150 [1/1] 8.75ns
burst.wr.header128.preheader:1  %p_wr_req150 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)

ST_106: stg_444 [1/1] 1.57ns
burst.wr.header128.preheader:2  br label %burst.wr.header128


 <State 107>: 3.55ns
ST_107: indvar10 [1/1] 0.00ns
burst.wr.header128:0  %indvar10 = phi i13 [ %indvar_next10, %burst.wr.body129 ], [ 0, %burst.wr.header128.preheader ]

ST_107: exitcond11 [1/1] 2.18ns
burst.wr.header128:1  %exitcond11 = icmp eq i13 %indvar10, -3072

ST_107: stg_447 [1/1] 0.00ns
burst.wr.header128:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

ST_107: indvar_next10 [1/1] 1.96ns
burst.wr.header128:3  %indvar_next10 = add i13 %indvar10, 1

ST_107: stg_449 [1/1] 0.00ns
burst.wr.header128:4  br i1 %exitcond11, label %burst.wr.header142.preheader, label %burst.wr.body129

ST_107: tmp_82 [1/1] 0.00ns
burst.wr.body129:3  %tmp_82 = zext i13 %indvar10 to i64

ST_107: part3_bgmodel_addr_1 [1/1] 0.00ns
burst.wr.body129:4  %part3_bgmodel_addr_1 = getelementptr [5120 x float]* %part3_bgmodel, i64 0, i64 %tmp_82

ST_107: part3_bgmodel_load [2/2] 2.71ns
burst.wr.body129:5  %part3_bgmodel_load = load float* %part3_bgmodel_addr_1, align 4


 <State 108>: 2.71ns
ST_108: part3_bgmodel_load [1/2] 2.71ns
burst.wr.body129:5  %part3_bgmodel_load = load float* %part3_bgmodel_addr_1, align 4


 <State 109>: 8.75ns
ST_109: burstwrite_rbegin4 [1/1] 0.00ns
burst.wr.body129:0  %burstwrite_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_109: empty_64 [1/1] 0.00ns
burst.wr.body129:1  %empty_64 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str433) nounwind

ST_109: empty_65 [1/1] 0.00ns
burst.wr.body129:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_bgmodel_OC_part3_bgm) nounwind

ST_109: stg_457 [1/1] 8.75ns
burst.wr.body129:6  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr_19, float %part3_bgmodel_load, i4 -1)

ST_109: burstwrite_rend139 [1/1] 0.00ns
burst.wr.body129:7  %burstwrite_rend139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin4) nounwind

ST_109: stg_459 [1/1] 0.00ns
burst.wr.body129:8  br label %burst.wr.header128


 <State 110>: 8.75ns
ST_110: p_wr_resp151 [5/5] 8.75ns
burst.wr.header142.preheader:0  %p_wr_resp151 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_19)

ST_110: tmp_137 [1/1] 2.44ns
burst.wr.header142.preheader:1  %tmp_137 = add i33 %tmp_127, %tmp_115_cast

ST_110: tmp_138 [1/1] 0.00ns
burst.wr.header142.preheader:2  %tmp_138 = sext i33 %tmp_137 to i64

ST_110: frame_out_addr_6 [1/1] 0.00ns
burst.wr.header142.preheader:3  %frame_out_addr_6 = getelementptr i8* %frame_out, i64 %tmp_138


 <State 111>: 8.75ns
ST_111: p_wr_resp151 [4/5] 8.75ns
burst.wr.header142.preheader:0  %p_wr_resp151 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_19)


 <State 112>: 8.75ns
ST_112: p_wr_resp151 [3/5] 8.75ns
burst.wr.header142.preheader:0  %p_wr_resp151 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_19)


 <State 113>: 8.75ns
ST_113: p_wr_resp151 [2/5] 8.75ns
burst.wr.header142.preheader:0  %p_wr_resp151 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_19)


 <State 114>: 8.75ns
ST_114: p_wr_resp151 [1/5] 8.75ns
burst.wr.header142.preheader:0  %p_wr_resp151 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_19)

ST_114: p_wr_req148 [1/1] 8.75ns
burst.wr.header142.preheader:4  %p_wr_req148 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %frame_out_addr_6, i32 640)

ST_114: stg_469 [1/1] 1.57ns
burst.wr.header142.preheader:5  br label %burst.wr.header142


 <State 115>: 3.44ns
ST_115: indvar11 [1/1] 0.00ns
burst.wr.header142:0  %indvar11 = phi i10 [ %indvar_next11, %burst.wr.body143 ], [ 0, %burst.wr.header142.preheader ]

ST_115: exitcond12 [1/1] 2.07ns
burst.wr.header142:1  %exitcond12 = icmp eq i10 %indvar11, -384

ST_115: stg_472 [1/1] 0.00ns
burst.wr.header142:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_115: indvar_next11 [1/1] 1.84ns
burst.wr.header142:3  %indvar_next11 = add i10 %indvar11, 1

ST_115: stg_474 [1/1] 0.00ns
burst.wr.header142:4  br i1 %exitcond12, label %burst.wr.end141, label %burst.wr.body143

ST_115: tmp_84 [1/1] 0.00ns
burst.wr.body143:3  %tmp_84 = zext i10 %indvar11 to i64

ST_115: part3_frame_out_addr [1/1] 0.00ns
burst.wr.body143:4  %part3_frame_out_addr = getelementptr [640 x i1]* %part3_frame_out, i64 0, i64 %tmp_84

ST_115: part3_frame_out_load [2/2] 2.39ns
burst.wr.body143:5  %part3_frame_out_load = load i1* %part3_frame_out_addr, align 1


 <State 116>: 3.76ns
ST_116: part3_frame_out_load [1/2] 2.39ns
burst.wr.body143:5  %part3_frame_out_load = load i1* %part3_frame_out_addr, align 1

ST_116: extLd2 [1/1] 1.37ns
burst.wr.body143:6  %extLd2 = select i1 %part3_frame_out_load, i8 -1, i8 0


 <State 117>: 8.75ns
ST_117: burstwrite_rbegin5 [1/1] 0.00ns
burst.wr.body143:0  %burstwrite_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_117: empty_62 [1/1] 0.00ns
burst.wr.body143:1  %empty_62 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str472) nounwind

ST_117: empty_63 [1/1] 0.00ns
burst.wr.body143:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

ST_117: stg_483 [1/1] 8.75ns
burst.wr.body143:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %frame_out_addr_6, i8 %extLd2, i1 true)

ST_117: burstwrite_rend154 [1/1] 0.00ns
burst.wr.body143:8  %burstwrite_rend154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin5) nounwind

ST_117: stg_485 [1/1] 0.00ns
burst.wr.body143:9  br label %burst.wr.header142


 <State 118>: 8.75ns
ST_118: p_wr_resp149 [5/5] 8.75ns
burst.wr.end141:0  %p_wr_resp149 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_6)

ST_118: part_1 [1/1] 1.72ns
burst.wr.end141:2  %part_1 = add i7 %part, 3


 <State 119>: 8.75ns
ST_119: p_wr_resp149 [4/5] 8.75ns
burst.wr.end141:0  %p_wr_resp149 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_6)


 <State 120>: 8.75ns
ST_120: p_wr_resp149 [3/5] 8.75ns
burst.wr.end141:0  %p_wr_resp149 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_6)


 <State 121>: 8.75ns
ST_121: p_wr_resp149 [2/5] 8.75ns
burst.wr.end141:0  %p_wr_resp149 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_6)


 <State 122>: 8.75ns
ST_122: p_wr_resp149 [1/5] 8.75ns
burst.wr.end141:0  %p_wr_resp149 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_6)

ST_122: empty [1/1] 0.00ns
burst.wr.end141:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1812, i32 %tmp_71) nounwind

ST_122: stg_493 [1/1] 0.00ns
burst.wr.end141:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
