Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Thu Dec 20 11:26:38 2018
| Host             : EECS-TOYODA running 64-bit major release  (build 9200)
| Command          : report_power -file OSC1_LITE_Control_power_routed.rpt -pb OSC1_LITE_Control_power_summary_routed.pb -rpx OSC1_LITE_Control_power_routed.rpx
| Design           : OSC1_LITE_Control
| Device           : xc7a15tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.187 |
| Dynamic (W)              | 0.115 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 4.9   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        5 |       --- |             --- |
| Slice Logic              |     0.002 |     1259 |       --- |             --- |
|   LUT as Logic           |     0.002 |      546 |     10400 |            5.25 |
|   LUT as Distributed RAM |    <0.001 |       32 |      9600 |            0.33 |
|   Register               |    <0.001 |      529 |     20800 |            2.54 |
|   CARRY4                 |    <0.001 |       26 |      8150 |            0.32 |
|   F7/F8 Muxes            |    <0.001 |       12 |     32600 |            0.04 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       19 |       --- |             --- |
| Signals                  |     0.002 |     1079 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |        25 |            4.00 |
| MMCM                     |     0.103 |        1 |         5 |           20.00 |
| I/O                      |     0.006 |       41 |       170 |           24.12 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.187 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.006 |      0.010 |
| Vccaux    |       1.800 |     0.070 |       0.057 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+------------------+-----------------+
| Clock       | Domain           | Constraint (ns) |
+-------------+------------------+-----------------+
| mmcm0_clk0  | okHI/mmcm0_clk0  |            20.8 |
| mmcm0_clkfb | okHI/mmcm0_clkfb |            20.8 |
| okHostClk   | hi_in[0]         |            20.8 |
+-------------+------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------+-----------+
| Name                                                               | Power (W) |
+--------------------------------------------------------------------+-----------+
| OSC1_LITE_Control                                                  |     0.115 |
|   dac_spi                                                          |    <0.001 |
|   okHI                                                             |     0.114 |
|     core0                                                          |     0.005 |
|       core0                                                        |     0.005 |
|         a0/cb0                                                     |    <0.001 |
|           U0                                                       |    <0.001 |
|         a0/pc0/address_loop[0].output_data.pc_vector_mux_lut       |    <0.001 |
|         a0/pc0/address_loop[10].output_data.pc_vector_mux_lut      |    <0.001 |
|         a0/pc0/address_loop[2].output_data.pc_vector_mux_lut       |    <0.001 |
|         a0/pc0/address_loop[4].output_data.pc_vector_mux_lut       |    <0.001 |
|         a0/pc0/address_loop[6].output_data.pc_vector_mux_lut       |    <0.001 |
|         a0/pc0/address_loop[8].output_data.pc_vector_mux_lut       |    <0.001 |
|         a0/pc0/alu_decode0_lut                                     |    <0.001 |
|         a0/pc0/alu_decode1_lut                                     |    <0.001 |
|         a0/pc0/alu_decode2_lut                                     |    <0.001 |
|         a0/pc0/carry_flag_lut                                      |    <0.001 |
|         a0/pc0/data_path_loop[0].arith_logical_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |    <0.001 |
|         a0/pc0/data_path_loop[0].medium_spm.spm_ram                |    <0.001 |
|         a0/pc0/data_path_loop[0].output_data.sy_kk_mux_lut         |    <0.001 |
|         a0/pc0/data_path_loop[0].second_operand.out_port_lut       |    <0.001 |
|         a0/pc0/data_path_loop[1].arith_logical_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[1].medium_spm.spm_ram                |    <0.001 |
|         a0/pc0/data_path_loop[2].arith_logical_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[2].medium_spm.spm_ram                |    <0.001 |
|         a0/pc0/data_path_loop[2].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|         a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut         |    <0.001 |
|         a0/pc0/data_path_loop[2].second_operand.out_port_lut       |    <0.001 |
|         a0/pc0/data_path_loop[3].arith_logical_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[3].medium_spm.spm_ram                |    <0.001 |
|         a0/pc0/data_path_loop[4].arith_logical_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[4].medium_spm.spm_ram                |    <0.001 |
|         a0/pc0/data_path_loop[4].mid_shift_rotate.shift_rotate_lut |    <0.001 |
|         a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut         |    <0.001 |
|         a0/pc0/data_path_loop[4].second_operand.out_port_lut       |    <0.001 |
|         a0/pc0/data_path_loop[5].arith_logical_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[5].medium_spm.spm_ram                |    <0.001 |
|         a0/pc0/data_path_loop[6].arith_logical_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[6].medium_spm.spm_ram                |    <0.001 |
|         a0/pc0/data_path_loop[6].msb_shift_rotate.shift_rotate_lut |    <0.001 |
|         a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut         |    <0.001 |
|         a0/pc0/data_path_loop[6].second_operand.out_port_lut       |    <0.001 |
|         a0/pc0/data_path_loop[7].arith_logical_lut                 |    <0.001 |
|         a0/pc0/data_path_loop[7].medium_spm.spm_ram                |    <0.001 |
|         a0/pc0/int_enable_type_lut                                 |    <0.001 |
|         a0/pc0/lower_reg_banks                                     |    <0.001 |
|         a0/pc0/move_type_lut                                       |    <0.001 |
|         a0/pc0/pc_mode1_lut                                        |    <0.001 |
|         a0/pc0/push_pop_lut                                        |    <0.001 |
|         a0/pc0/register_enable_lut                                 |    <0.001 |
|         a0/pc0/register_enable_type_lut                            |    <0.001 |
|         a0/pc0/reset_lut                                           |    <0.001 |
|         a0/pc0/stack_ram_high                                      |    <0.001 |
|         a0/pc0/stack_ram_low                                       |    <0.001 |
|         a0/pc0/t_state_lut                                         |    <0.001 |
|         a0/pc0/upper_reg_banks                                     |    <0.001 |
|         a0/pc0/use_zero_flag_lut                                   |    <0.001 |
|     delays[0].iobf0                                                |    <0.001 |
|     delays[10].iobf0                                               |    <0.001 |
|     delays[11].iobf0                                               |    <0.001 |
|     delays[12].iobf0                                               |    <0.001 |
|     delays[13].iobf0                                               |    <0.001 |
|     delays[14].iobf0                                               |    <0.001 |
|     delays[15].iobf0                                               |    <0.001 |
|     delays[1].iobf0                                                |    <0.001 |
|     delays[2].iobf0                                                |    <0.001 |
|     delays[3].iobf0                                                |    <0.001 |
|     delays[4].iobf0                                                |    <0.001 |
|     delays[5].iobf0                                                |    <0.001 |
|     delays[6].iobf0                                                |    <0.001 |
|     delays[7].iobf0                                                |    <0.001 |
|     delays[8].iobf0                                                |    <0.001 |
|     delays[9].iobf0                                                |    <0.001 |
|     tbuf                                                           |    <0.001 |
|   wi00                                                             |    <0.001 |
|   wi01                                                             |    <0.001 |
|   wi02                                                             |    <0.001 |
|   wi03                                                             |    <0.001 |
+--------------------------------------------------------------------+-----------+


