
--- Test Case 1: Synchronous Reset Test ---
  [FAIL] TC1: State loaded on reset.
         Expected state: 5'b11010, Got: 5'bxxxxx
         Expected out  : 1'b0, Got: 1'bx
  [FAIL] TC1: State holds after reset de-assertion.
         Expected state: 5'b11010, Got: 5'b10010
         Expected out  : 1'b0, Got: 1'b0

--- Test Case 2: State Hold Test ---
  [PASS] TC2: Hold cycle 1. State is 5'b11010.
  [FAIL] TC2: Hold cycle 2.
         Expected state: 5'b11010, Got: 5'b10010
         Expected out  : 1'b0, Got: 1'b0

--- Test Case 3: Basic LFSR Advancement (Taps: 5'b10010) ---
  [FAIL] TC3: Advancement cycle 1.
         Expected state: 5'b10100, Got: 5'b01001
         Expected out  : 1'b0, Got: 1'b1
  [FAIL] TC3: Advancement cycle 2.
         Expected state: 5'b10010, Got: 5'b11010
         Expected out  : 1'b0, Got: 1'b0
  [FAIL] TC3: Advancement cycle 3.
         Expected state: 5'b10100, Got: 5'b11100
         Expected out  : 1'b0, Got: 1'b0
  [FAIL] TC3: Advancement cycle 4.
         Expected state: 5'b11001, Got: 5'b10001
         Expected out  : 1'b1, Got: 1'b1
  [FAIL] TC3: Advancement cycle 5.
         Expected state: 5'b00011, Got: 5'b01011
         Expected out  : 1'b1, Got: 1'b1
  [FAIL] TC3: Advancement cycle 6.
         Expected state: 5'b10111, Got: 5'b11111
         Expected out  : 1'b1, Got: 1'b1
  [FAIL] TC3: Advancement cycle 7.
         Expected state: 5'b11110, Got: 5'b10110
         Expected out  : 1'b0, Got: 1'b0
  [FAIL] TC3: Advancement cycle 8.
         Expected state: 5'b01100, Got: 5'b00100
         Expected out  : 1'b0, Got: 1'b0
  [FAIL] TC3: Advancement cycle 9.
         Expected state: 5'b01000, Got: 5'b00000
         Expected out  : 1'b0, Got: 1'b0
  [FAIL] TC3: Advancement cycle 10.
         Expected state: 5'b00000, Got: 5'b01000
         Expected out  : 1'b0, Got: 1'b0

--- Test Case 4: Synchronous Reinitialization Test ---
  [FAIL] TC4: State loaded on reinit.
         Expected state: 5'b11111, Got: 5'b11000
         Expected out  : 1'b1, Got: 1'b0

--- Test Case 5: Reinit Precedence Over Advance ---
  [FAIL] TC5: State advances once.
         Expected state: 5'b10001, Got: 5'b10111
         Expected out  : 1'b1, Got: 1'b1
  [FAIL] TC5: Reinit takes precedence over advance.
         Expected state: 5'b01010, Got: 5'b00110
         Expected out  : 1'b0, Got: 1'b0

--- Test Case 6: Edge Case - All Zeros State ---
  [FAIL] TC6: Reset to all zeros.
         Expected state: 5'b00000, Got: 5'b00010
         Expected out  : 1'b0, Got: 1'b0
  [FAIL] TC6: Stuck at zero, cycle 1.
         Expected state: 5'b00101, Got: 5'b01000
         Expected out  : 1'b1, Got: 1'b0
  [FAIL] TC6: Stuck at zero, cycle 2.
         Expected state: 5'b10000, Got: 5'b11000
         Expected out  : 1'b0, Got: 1'b0
  [FAIL] TC6: Stuck at zero, cycle 3.
         Expected state: 5'b10001, Got: 5'b11001
         Expected out  : 1'b1, Got: 1'b1

--- Test Case 7: Advancement with Different Taps (5'b01101) ---
  [FAIL] TC7: Reset with new taps.
         Expected state: 5'b10000, Got: 5'b11011
         Expected out  : 1'b0, Got: 1'b1
  [FAIL] TC7: Advancement cycle 1.
         Expected state: 5'b10110, Got: 5'b11000
         Expected out  : 1'b0, Got: 1'b0
  [FAIL] TC7: Advancement cycle 2 (stuck at zero).
         Expected state: 5'b10001, Got: 5'b11001
         Expected out  : 1'b1, Got: 1'b1

FAILURE: 23 error(s) found across all test cases.
