# Details

Date : 2023-02-23 16:53:09

Directory d:\\系统互连组内工作\\InfiniBand网卡\\Code\\hcatest_gitlab\\tb_uvm\\src

Total : 16 files,  2664 codes, 399 comments, 720 blanks, all 3783 lines

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [tb_uvm/src/base_test.sv](/tb_uvm/src/base_test.sv) | System Verilog | 42 | 3 | 18 | 63 |
| [tb_uvm/src/base_vsequence.v](/tb_uvm/src/base_vsequence.v) | Verilog | 37 | 0 | 18 | 55 |
| [tb_uvm/src/base_vsequencer.v](/tb_uvm/src/base_vsequencer.v) | Verilog | 21 | 2 | 8 | 31 |
| [tb_uvm/src/nic_env.sv](/tb_uvm/src/nic_env.sv) | System Verilog | 29 | 0 | 12 | 41 |
| [tb_uvm/src/nic_interface.sv](/tb_uvm/src/nic_interface.sv) | System Verilog | 302 | 91 | 67 | 460 |
| [tb_uvm/src/rx_agent.sv](/tb_uvm/src/rx_agent.sv) | System Verilog | 25 | 0 | 13 | 38 |
| [tb_uvm/src/rx_driver.sv](/tb_uvm/src/rx_driver.sv) | System Verilog | 291 | 31 | 80 | 402 |
| [tb_uvm/src/rx_sequence.sv](/tb_uvm/src/rx_sequence.sv) | System Verilog | 34 | 12 | 13 | 59 |
| [tb_uvm/src/rx_sequencer.sv](/tb_uvm/src/rx_sequencer.sv) | System Verilog | 11 | 0 | 5 | 16 |
| [tb_uvm/src/tb_top.sv](/tb_uvm/src/tb_top.sv) | System Verilog | 136 | 97 | 48 | 281 |
| [tb_uvm/src/test_top.sv](/tb_uvm/src/test_top.sv) | System Verilog | 505 | 87 | 142 | 734 |
| [tb_uvm/src/transaction.sv](/tb_uvm/src/transaction.sv) | System Verilog | 801 | 40 | 167 | 1,008 |
| [tb_uvm/src/tx_agent.sv](/tb_uvm/src/tx_agent.sv) | System Verilog | 25 | 0 | 13 | 38 |
| [tb_uvm/src/tx_driver.sv](/tb_uvm/src/tx_driver.sv) | System Verilog | 361 | 34 | 98 | 493 |
| [tb_uvm/src/tx_sequence.sv](/tb_uvm/src/tx_sequence.sv) | System Verilog | 33 | 2 | 13 | 48 |
| [tb_uvm/src/tx_sequencer.sv](/tb_uvm/src/tx_sequencer.sv) | System Verilog | 11 | 0 | 5 | 16 |

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)