// generated by newgenasym  Wed May  9 17:24:26 2012


module fmc_tlu_diode_clamp (sig0, sig1, sig2, sig3, sig4, sig5, sig6, sig7);
    input sig0;
    input sig1;
    input sig2;
    input sig3;
    input sig4;
    input sig5;
    input sig6;
    input sig7;


    initial
        begin
        end

endmodule
