//
// Copyright (c) 2016 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARPADCTL_DEBUG_H_INC_
#define ___ARPADCTL_DEBUG_H_INC_

// Register PADCTL_DEBUG_UART1_CTS_0
#define PADCTL_DEBUG_UART1_CTS_0                        _MK_ADDR_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_SECURE                         0x0
#define PADCTL_DEBUG_UART1_CTS_0_SCR                    SCR_UART1_CTS_0
#define PADCTL_DEBUG_UART1_CTS_0_WORD_COUNT                     0x1
#define PADCTL_DEBUG_UART1_CTS_0_RESET_VAL                      _MK_MASK_CONST(0x454)
#define PADCTL_DEBUG_UART1_CTS_0_RESET_MASK                     _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_CTS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_READ_MASK                      _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_CTS_0_WRITE_MASK                     _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_CTS_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PADCTL_DEBUG_UART1_CTS_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PADCTL_DEBUG_UART1_CTS_0_PM_SHIFT)
#define PADCTL_DEBUG_UART1_CTS_0_PM_RANGE                       1:0
#define PADCTL_DEBUG_UART1_CTS_0_PM_WOFFSET                     0x0
#define PADCTL_DEBUG_UART1_CTS_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_UART1_CTS_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_PM_INIT_ENUM                   UARTA
#define PADCTL_DEBUG_UART1_CTS_0_PM_UARTA                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_CTS_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_UART1_CTS_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_UART1_CTS_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_SHIFT                      _MK_SHIFT_CONST(10)
#define PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_FIELD                      _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_RANGE                      10:10
#define PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_WOFFSET                    0x0
#define PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_INIT_ENUM                  HSIO
#define PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_GPIO                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_CTS_0_GPIO_SF_SEL_HSIO                       _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_CTS_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PADCTL_DEBUG_UART1_CTS_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_CTS_0_TRISTATE_SHIFT)
#define PADCTL_DEBUG_UART1_CTS_0_TRISTATE_RANGE                 4:4
#define PADCTL_DEBUG_UART1_CTS_0_TRISTATE_WOFFSET                       0x0
#define PADCTL_DEBUG_UART1_CTS_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_CTS_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_CTS_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PADCTL_DEBUG_UART1_CTS_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_CTS_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_CTS_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PADCTL_DEBUG_UART1_CTS_0_PUPD_SHIFT)
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_RANGE                     3:2
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_WOFFSET                   0x0
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_INIT_ENUM                 PULL_DOWN
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_UART1_CTS_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_UART1_CTS_0_E_OD_SHIFT                     _MK_SHIFT_CONST(11)
#define PADCTL_DEBUG_UART1_CTS_0_E_OD_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_CTS_0_E_OD_SHIFT)
#define PADCTL_DEBUG_UART1_CTS_0_E_OD_RANGE                     11:11
#define PADCTL_DEBUG_UART1_CTS_0_E_OD_WOFFSET                   0x0
#define PADCTL_DEBUG_UART1_CTS_0_E_OD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_E_OD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_CTS_0_E_OD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_E_OD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_E_OD_INIT_ENUM                 DISABLE
#define PADCTL_DEBUG_UART1_CTS_0_E_OD_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_CTS_0_E_OD_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_CTS_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PADCTL_DEBUG_UART1_CTS_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_CTS_0_E_INPUT_SHIFT)
#define PADCTL_DEBUG_UART1_CTS_0_E_INPUT_RANGE                  6:6
#define PADCTL_DEBUG_UART1_CTS_0_E_INPUT_WOFFSET                        0x0
#define PADCTL_DEBUG_UART1_CTS_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_CTS_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_CTS_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_E_INPUT_INIT_ENUM                      ENABLE
#define PADCTL_DEBUG_UART1_CTS_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_CTS_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_CTS_0_E_LPDR_SHIFT                   _MK_SHIFT_CONST(8)
#define PADCTL_DEBUG_UART1_CTS_0_E_LPDR_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_CTS_0_E_LPDR_SHIFT)
#define PADCTL_DEBUG_UART1_CTS_0_E_LPDR_RANGE                   8:8
#define PADCTL_DEBUG_UART1_CTS_0_E_LPDR_WOFFSET                 0x0
#define PADCTL_DEBUG_UART1_CTS_0_E_LPDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_E_LPDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_CTS_0_E_LPDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_E_LPDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_E_LPDR_INIT_ENUM                       DISABLE
#define PADCTL_DEBUG_UART1_CTS_0_E_LPDR_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_CTS_0_E_LPDR_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_SHIFT)
#define PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_RANGE                  12:12
#define PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_WOFFSET                        0x0
#define PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_CTS_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)


// Register PADCTL_DEBUG_CFG2TMC_UART1_CTS_0
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0                        _MK_ADDR_CONST(0x4)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_SECURE                         0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_SCR                    SCR_UART1_CTS_0
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_WORD_COUNT                     0x1
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_RESET_MASK                     _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_READ_MASK                      _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_WRITE_MASK                     _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVDN_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVDN_RANGE                    16:12
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVDN_WOFFSET                  0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVUP_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVUP_RANGE                    24:20
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVUP_WOFFSET                  0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_CTS_0_CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register PADCTL_DEBUG_UART1_RTS_0
#define PADCTL_DEBUG_UART1_RTS_0                        _MK_ADDR_CONST(0x8)
#define PADCTL_DEBUG_UART1_RTS_0_SECURE                         0x0
#define PADCTL_DEBUG_UART1_RTS_0_SCR                    SCR_UART1_RTS_0
#define PADCTL_DEBUG_UART1_RTS_0_WORD_COUNT                     0x1
#define PADCTL_DEBUG_UART1_RTS_0_RESET_VAL                      _MK_MASK_CONST(0x454)
#define PADCTL_DEBUG_UART1_RTS_0_RESET_MASK                     _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_RTS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_READ_MASK                      _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_RTS_0_WRITE_MASK                     _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_RTS_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PADCTL_DEBUG_UART1_RTS_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PADCTL_DEBUG_UART1_RTS_0_PM_SHIFT)
#define PADCTL_DEBUG_UART1_RTS_0_PM_RANGE                       1:0
#define PADCTL_DEBUG_UART1_RTS_0_PM_WOFFSET                     0x0
#define PADCTL_DEBUG_UART1_RTS_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_UART1_RTS_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_PM_INIT_ENUM                   UARTA
#define PADCTL_DEBUG_UART1_RTS_0_PM_UARTA                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RTS_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_UART1_RTS_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_UART1_RTS_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_SHIFT                      _MK_SHIFT_CONST(10)
#define PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_FIELD                      _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_RANGE                      10:10
#define PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_WOFFSET                    0x0
#define PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_INIT_ENUM                  HSIO
#define PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_GPIO                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RTS_0_GPIO_SF_SEL_HSIO                       _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_RTS_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PADCTL_DEBUG_UART1_RTS_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RTS_0_TRISTATE_SHIFT)
#define PADCTL_DEBUG_UART1_RTS_0_TRISTATE_RANGE                 4:4
#define PADCTL_DEBUG_UART1_RTS_0_TRISTATE_WOFFSET                       0x0
#define PADCTL_DEBUG_UART1_RTS_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RTS_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RTS_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PADCTL_DEBUG_UART1_RTS_0_TRISTATE_PASSTHROUGH                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RTS_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_RTS_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PADCTL_DEBUG_UART1_RTS_0_PUPD_SHIFT)
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_RANGE                     3:2
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_WOFFSET                   0x0
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_INIT_ENUM                 PULL_DOWN
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_NONE                      _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_UART1_RTS_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_UART1_RTS_0_E_OD_SHIFT                     _MK_SHIFT_CONST(11)
#define PADCTL_DEBUG_UART1_RTS_0_E_OD_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RTS_0_E_OD_SHIFT)
#define PADCTL_DEBUG_UART1_RTS_0_E_OD_RANGE                     11:11
#define PADCTL_DEBUG_UART1_RTS_0_E_OD_WOFFSET                   0x0
#define PADCTL_DEBUG_UART1_RTS_0_E_OD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_E_OD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RTS_0_E_OD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_E_OD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_E_OD_INIT_ENUM                 DISABLE
#define PADCTL_DEBUG_UART1_RTS_0_E_OD_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RTS_0_E_OD_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_RTS_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(6)
#define PADCTL_DEBUG_UART1_RTS_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RTS_0_E_INPUT_SHIFT)
#define PADCTL_DEBUG_UART1_RTS_0_E_INPUT_RANGE                  6:6
#define PADCTL_DEBUG_UART1_RTS_0_E_INPUT_WOFFSET                        0x0
#define PADCTL_DEBUG_UART1_RTS_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RTS_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RTS_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_E_INPUT_INIT_ENUM                      ENABLE
#define PADCTL_DEBUG_UART1_RTS_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RTS_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_RTS_0_E_LPDR_SHIFT                   _MK_SHIFT_CONST(8)
#define PADCTL_DEBUG_UART1_RTS_0_E_LPDR_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RTS_0_E_LPDR_SHIFT)
#define PADCTL_DEBUG_UART1_RTS_0_E_LPDR_RANGE                   8:8
#define PADCTL_DEBUG_UART1_RTS_0_E_LPDR_WOFFSET                 0x0
#define PADCTL_DEBUG_UART1_RTS_0_E_LPDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_E_LPDR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RTS_0_E_LPDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_E_LPDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_E_LPDR_INIT_ENUM                       DISABLE
#define PADCTL_DEBUG_UART1_RTS_0_E_LPDR_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RTS_0_E_LPDR_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_SHIFT                  _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_SHIFT)
#define PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_RANGE                  12:12
#define PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_WOFFSET                        0x0
#define PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_INIT_ENUM                      DISABLE
#define PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RTS_0_E_SCHMT_ENABLE                 _MK_ENUM_CONST(1)


// Register PADCTL_DEBUG_CFG2TMC_UART1_RTS_0
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0                        _MK_ADDR_CONST(0xc)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_SECURE                         0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_SCR                    SCR_UART1_RTS_0
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_WORD_COUNT                     0x1
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_RESET_MASK                     _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_READ_MASK                      _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_WRITE_MASK                     _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVDN_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVDN_RANGE                    16:12
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVDN_WOFFSET                  0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVUP_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVUP_RANGE                    24:20
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVUP_WOFFSET                  0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RTS_0_CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register PADCTL_DEBUG_UART1_RX_0
#define PADCTL_DEBUG_UART1_RX_0                 _MK_ADDR_CONST(0x10)
#define PADCTL_DEBUG_UART1_RX_0_SECURE                  0x0
#define PADCTL_DEBUG_UART1_RX_0_SCR                     SCR_UART1_RX_0
#define PADCTL_DEBUG_UART1_RX_0_WORD_COUNT                      0x1
#define PADCTL_DEBUG_UART1_RX_0_RESET_VAL                       _MK_MASK_CONST(0x458)
#define PADCTL_DEBUG_UART1_RX_0_RESET_MASK                      _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_RX_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_READ_MASK                       _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_RX_0_WRITE_MASK                      _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_RX_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_DEBUG_UART1_RX_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_DEBUG_UART1_RX_0_PM_SHIFT)
#define PADCTL_DEBUG_UART1_RX_0_PM_RANGE                        1:0
#define PADCTL_DEBUG_UART1_RX_0_PM_WOFFSET                      0x0
#define PADCTL_DEBUG_UART1_RX_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_UART1_RX_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_PM_INIT_ENUM                    UARTA
#define PADCTL_DEBUG_UART1_RX_0_PM_UARTA                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RX_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_UART1_RX_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_UART1_RX_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_INIT_ENUM                   HSIO
#define PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RX_0_GPIO_SF_SEL_HSIO                        _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_RX_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_DEBUG_UART1_RX_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RX_0_TRISTATE_SHIFT)
#define PADCTL_DEBUG_UART1_RX_0_TRISTATE_RANGE                  4:4
#define PADCTL_DEBUG_UART1_RX_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_DEBUG_UART1_RX_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RX_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RX_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_DEBUG_UART1_RX_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RX_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_RX_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_DEBUG_UART1_RX_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_DEBUG_UART1_RX_0_PUPD_SHIFT)
#define PADCTL_DEBUG_UART1_RX_0_PUPD_RANGE                      3:2
#define PADCTL_DEBUG_UART1_RX_0_PUPD_WOFFSET                    0x0
#define PADCTL_DEBUG_UART1_RX_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PADCTL_DEBUG_UART1_RX_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_UART1_RX_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_PUPD_INIT_ENUM                  PULL_UP
#define PADCTL_DEBUG_UART1_RX_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RX_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_UART1_RX_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_UART1_RX_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_UART1_RX_0_E_OD_SHIFT                      _MK_SHIFT_CONST(11)
#define PADCTL_DEBUG_UART1_RX_0_E_OD_FIELD                      _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RX_0_E_OD_SHIFT)
#define PADCTL_DEBUG_UART1_RX_0_E_OD_RANGE                      11:11
#define PADCTL_DEBUG_UART1_RX_0_E_OD_WOFFSET                    0x0
#define PADCTL_DEBUG_UART1_RX_0_E_OD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_E_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RX_0_E_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_E_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_E_OD_INIT_ENUM                  DISABLE
#define PADCTL_DEBUG_UART1_RX_0_E_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RX_0_E_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_RX_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_DEBUG_UART1_RX_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RX_0_E_INPUT_SHIFT)
#define PADCTL_DEBUG_UART1_RX_0_E_INPUT_RANGE                   6:6
#define PADCTL_DEBUG_UART1_RX_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_DEBUG_UART1_RX_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RX_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RX_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_DEBUG_UART1_RX_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RX_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_RX_0_E_LPDR_SHIFT                    _MK_SHIFT_CONST(8)
#define PADCTL_DEBUG_UART1_RX_0_E_LPDR_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RX_0_E_LPDR_SHIFT)
#define PADCTL_DEBUG_UART1_RX_0_E_LPDR_RANGE                    8:8
#define PADCTL_DEBUG_UART1_RX_0_E_LPDR_WOFFSET                  0x0
#define PADCTL_DEBUG_UART1_RX_0_E_LPDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_E_LPDR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RX_0_E_LPDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_E_LPDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_E_LPDR_INIT_ENUM                        DISABLE
#define PADCTL_DEBUG_UART1_RX_0_E_LPDR_DISABLE                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RX_0_E_LPDR_ENABLE                   _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_RX_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_UART1_RX_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_RX_0_E_SCHMT_SHIFT)
#define PADCTL_DEBUG_UART1_RX_0_E_SCHMT_RANGE                   12:12
#define PADCTL_DEBUG_UART1_RX_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_DEBUG_UART1_RX_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_RX_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_RX_0_E_SCHMT_INIT_ENUM                       DISABLE
#define PADCTL_DEBUG_UART1_RX_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_RX_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)


// Register PADCTL_DEBUG_CFG2TMC_UART1_RX_0
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0                 _MK_ADDR_CONST(0x14)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_SECURE                  0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_SCR                     SCR_UART1_RX_0
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_WORD_COUNT                      0x1
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_RESET_MASK                      _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_READ_MASK                       _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_WRITE_MASK                      _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVDN_SHIFT                     _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVDN_FIELD                     _MK_FIELD_CONST(0x1f, PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVDN_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVDN_RANGE                     16:12
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVDN_WOFFSET                   0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVDN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVDN_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVDN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVDN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVUP_SHIFT                     _MK_SHIFT_CONST(20)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVUP_FIELD                     _MK_FIELD_CONST(0x1f, PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVUP_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVUP_RANGE                     24:20
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVUP_WOFFSET                   0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_RX_0_CFG_CAL_DRVUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register PADCTL_DEBUG_UART1_TX_0
#define PADCTL_DEBUG_UART1_TX_0                 _MK_ADDR_CONST(0x18)
#define PADCTL_DEBUG_UART1_TX_0_SECURE                  0x0
#define PADCTL_DEBUG_UART1_TX_0_SCR                     SCR_UART1_TX_0
#define PADCTL_DEBUG_UART1_TX_0_WORD_COUNT                      0x1
#define PADCTL_DEBUG_UART1_TX_0_RESET_VAL                       _MK_MASK_CONST(0x458)
#define PADCTL_DEBUG_UART1_TX_0_RESET_MASK                      _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_TX_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_READ_MASK                       _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_TX_0_WRITE_MASK                      _MK_MASK_CONST(0x1d5f)
#define PADCTL_DEBUG_UART1_TX_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PADCTL_DEBUG_UART1_TX_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_DEBUG_UART1_TX_0_PM_SHIFT)
#define PADCTL_DEBUG_UART1_TX_0_PM_RANGE                        1:0
#define PADCTL_DEBUG_UART1_TX_0_PM_WOFFSET                      0x0
#define PADCTL_DEBUG_UART1_TX_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_UART1_TX_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_PM_INIT_ENUM                    UARTA
#define PADCTL_DEBUG_UART1_TX_0_PM_UARTA                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_TX_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_UART1_TX_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_UART1_TX_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_SHIFT                       _MK_SHIFT_CONST(10)
#define PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_RANGE                       10:10
#define PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_WOFFSET                     0x0
#define PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_INIT_ENUM                   HSIO
#define PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_GPIO                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_TX_0_GPIO_SF_SEL_HSIO                        _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_TX_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PADCTL_DEBUG_UART1_TX_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_TX_0_TRISTATE_SHIFT)
#define PADCTL_DEBUG_UART1_TX_0_TRISTATE_RANGE                  4:4
#define PADCTL_DEBUG_UART1_TX_0_TRISTATE_WOFFSET                        0x0
#define PADCTL_DEBUG_UART1_TX_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_TX_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_TX_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PADCTL_DEBUG_UART1_TX_0_TRISTATE_PASSTHROUGH                    _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_TX_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_TX_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PADCTL_DEBUG_UART1_TX_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_DEBUG_UART1_TX_0_PUPD_SHIFT)
#define PADCTL_DEBUG_UART1_TX_0_PUPD_RANGE                      3:2
#define PADCTL_DEBUG_UART1_TX_0_PUPD_WOFFSET                    0x0
#define PADCTL_DEBUG_UART1_TX_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PADCTL_DEBUG_UART1_TX_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_UART1_TX_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_PUPD_INIT_ENUM                  PULL_UP
#define PADCTL_DEBUG_UART1_TX_0_PUPD_NONE                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_TX_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_UART1_TX_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_UART1_TX_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_UART1_TX_0_E_OD_SHIFT                      _MK_SHIFT_CONST(11)
#define PADCTL_DEBUG_UART1_TX_0_E_OD_FIELD                      _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_TX_0_E_OD_SHIFT)
#define PADCTL_DEBUG_UART1_TX_0_E_OD_RANGE                      11:11
#define PADCTL_DEBUG_UART1_TX_0_E_OD_WOFFSET                    0x0
#define PADCTL_DEBUG_UART1_TX_0_E_OD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_E_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_TX_0_E_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_E_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_E_OD_INIT_ENUM                  DISABLE
#define PADCTL_DEBUG_UART1_TX_0_E_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_TX_0_E_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_TX_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(6)
#define PADCTL_DEBUG_UART1_TX_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_TX_0_E_INPUT_SHIFT)
#define PADCTL_DEBUG_UART1_TX_0_E_INPUT_RANGE                   6:6
#define PADCTL_DEBUG_UART1_TX_0_E_INPUT_WOFFSET                 0x0
#define PADCTL_DEBUG_UART1_TX_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_TX_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_TX_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_E_INPUT_INIT_ENUM                       ENABLE
#define PADCTL_DEBUG_UART1_TX_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_TX_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_TX_0_E_LPDR_SHIFT                    _MK_SHIFT_CONST(8)
#define PADCTL_DEBUG_UART1_TX_0_E_LPDR_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_TX_0_E_LPDR_SHIFT)
#define PADCTL_DEBUG_UART1_TX_0_E_LPDR_RANGE                    8:8
#define PADCTL_DEBUG_UART1_TX_0_E_LPDR_WOFFSET                  0x0
#define PADCTL_DEBUG_UART1_TX_0_E_LPDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_E_LPDR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_TX_0_E_LPDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_E_LPDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_E_LPDR_INIT_ENUM                        DISABLE
#define PADCTL_DEBUG_UART1_TX_0_E_LPDR_DISABLE                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_TX_0_E_LPDR_ENABLE                   _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_UART1_TX_0_E_SCHMT_SHIFT                   _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_UART1_TX_0_E_SCHMT_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_DEBUG_UART1_TX_0_E_SCHMT_SHIFT)
#define PADCTL_DEBUG_UART1_TX_0_E_SCHMT_RANGE                   12:12
#define PADCTL_DEBUG_UART1_TX_0_E_SCHMT_WOFFSET                 0x0
#define PADCTL_DEBUG_UART1_TX_0_E_SCHMT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_E_SCHMT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_UART1_TX_0_E_SCHMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_E_SCHMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_UART1_TX_0_E_SCHMT_INIT_ENUM                       DISABLE
#define PADCTL_DEBUG_UART1_TX_0_E_SCHMT_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_UART1_TX_0_E_SCHMT_ENABLE                  _MK_ENUM_CONST(1)


// Register PADCTL_DEBUG_CFG2TMC_UART1_TX_0
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0                 _MK_ADDR_CONST(0x1c)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_SECURE                  0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_SCR                     SCR_UART1_TX_0
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_WORD_COUNT                      0x1
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_RESET_MASK                      _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_READ_MASK                       _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_WRITE_MASK                      _MK_MASK_CONST(0x1f1f000)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVDN_SHIFT                     _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVDN_FIELD                     _MK_FIELD_CONST(0x1f, PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVDN_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVDN_RANGE                     16:12
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVDN_WOFFSET                   0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVDN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVDN_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVDN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVDN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVUP_SHIFT                     _MK_SHIFT_CONST(20)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVUP_FIELD                     _MK_FIELD_CONST(0x1f, PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVUP_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVUP_RANGE                     24:20
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVUP_WOFFSET                   0x0
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_UART1_TX_0_CFG_CAL_DRVUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 32 [0x20]

// Reserved address 36 [0x24]

// Register PADCTL_DEBUG_DIRECTDC1_OUT3_0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0                   _MK_ADDR_CONST(0x28)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_SECURE                    0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_SCR                       SCR_DIRECTDC1_OUT3_0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_WORD_COUNT                        0x1
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_RESET_VAL                         _MK_MASK_CONST(0x22458)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_RESET_MASK                        _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_READ_MASK                         _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_WRITE_MASK                        _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_RANGE                  1:0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_WOFFSET                        0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_INIT_ENUM                      DIRECTDC1
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_DIRECTDC1                      _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_SHIFT                 _MK_SHIFT_CONST(10)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_RANGE                 10:10
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_WOFFSET                       0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_INIT_ENUM                     HSIO
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_GPIO                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_GPIO_SF_SEL_HSIO                  _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_RANGE                    4:4
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_RANGE                        3:2
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_WOFFSET                      0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_INIT_ENUM                    PULL_UP
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_RANGE                     6:6
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_SHIFT                 _MK_SHIFT_CONST(9)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_RANGE                 9:9
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_WOFFSET                       0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_INIT_ENUM                     DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_DISABLE                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PBIAS_BUF_ENABLE                        _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_RANGE                     12:12
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_RANGE                    14:13
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_INIT_ENUM                        DRIVE_2X
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_RFU_IN_SHIFT                      _MK_SHIFT_CONST(20)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_RFU_IN_FIELD                      _MK_FIELD_CONST(0xf, PADCTL_DEBUG_DIRECTDC1_OUT3_0_RFU_IN_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_RFU_IN_RANGE                      23:20
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_RFU_IN_WOFFSET                    0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_RFU_IN_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_RFU_IN_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_RFU_IN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_RFU_IN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_SHIFT                    _MK_SHIFT_CONST(15)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_RANGE                    15:15
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_INIT_ENUM                        DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_DISABLE                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_E_PREEMP_ENABLE                   _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(17)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_RANGE                    17:17
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_INIT_ENUM                        IORESET
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT3_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Register PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0                   _MK_ADDR_CONST(0x2c)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_SECURE                    0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_SCR                       SCR_DIRECTDC1_OUT3_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_WORD_COUNT                        0x1
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_RESET_MASK                        _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_READ_MASK                         _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_WRITE_MASK                        _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVDN_SHIFT                       _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVDN_FIELD                       _MK_FIELD_CONST(0x1ff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVDN_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVDN_RANGE                       20:12
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVDN_WOFFSET                     0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVDN_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVDN_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVDN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVDN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVUP_SHIFT                       _MK_SHIFT_CONST(24)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVUP_FIELD                       _MK_FIELD_CONST(0xff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVUP_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVUP_RANGE                       31:24
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVUP_WOFFSET                     0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVUP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVUP_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVUP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0_CFG_CAL_DRVUP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register PADCTL_DEBUG_DIRECTDC1_OUT2_0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0                   _MK_ADDR_CONST(0x30)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_SECURE                    0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_SCR                       SCR_DIRECTDC1_OUT2_0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_WORD_COUNT                        0x1
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_RESET_VAL                         _MK_MASK_CONST(0x22458)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_RESET_MASK                        _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_READ_MASK                         _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_WRITE_MASK                        _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_RANGE                  1:0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_WOFFSET                        0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_INIT_ENUM                      DIRECTDC1
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_DIRECTDC1                      _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_SHIFT                 _MK_SHIFT_CONST(10)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_RANGE                 10:10
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_WOFFSET                       0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_INIT_ENUM                     HSIO
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_GPIO                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_GPIO_SF_SEL_HSIO                  _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_RANGE                    4:4
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_RANGE                        3:2
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_WOFFSET                      0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_INIT_ENUM                    PULL_UP
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_RANGE                     6:6
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_SHIFT                 _MK_SHIFT_CONST(9)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_RANGE                 9:9
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_WOFFSET                       0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_INIT_ENUM                     DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_DISABLE                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PBIAS_BUF_ENABLE                        _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_RANGE                     12:12
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_RANGE                    14:13
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_INIT_ENUM                        DRIVE_2X
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_RFU_IN_SHIFT                      _MK_SHIFT_CONST(20)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_RFU_IN_FIELD                      _MK_FIELD_CONST(0xf, PADCTL_DEBUG_DIRECTDC1_OUT2_0_RFU_IN_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_RFU_IN_RANGE                      23:20
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_RFU_IN_WOFFSET                    0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_RFU_IN_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_RFU_IN_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_RFU_IN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_RFU_IN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_SHIFT                    _MK_SHIFT_CONST(15)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_RANGE                    15:15
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_INIT_ENUM                        DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_DISABLE                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_E_PREEMP_ENABLE                   _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(17)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_RANGE                    17:17
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_INIT_ENUM                        IORESET
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT2_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Register PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0                   _MK_ADDR_CONST(0x34)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_SECURE                    0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_SCR                       SCR_DIRECTDC1_OUT2_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_WORD_COUNT                        0x1
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_RESET_MASK                        _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_READ_MASK                         _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_WRITE_MASK                        _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVDN_SHIFT                       _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVDN_FIELD                       _MK_FIELD_CONST(0x1ff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVDN_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVDN_RANGE                       20:12
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVDN_WOFFSET                     0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVDN_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVDN_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVDN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVDN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVUP_SHIFT                       _MK_SHIFT_CONST(24)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVUP_FIELD                       _MK_FIELD_CONST(0xff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVUP_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVUP_RANGE                       31:24
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVUP_WOFFSET                     0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVUP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVUP_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVUP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0_CFG_CAL_DRVUP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register PADCTL_DEBUG_DIRECTDC1_OUT1_0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0                   _MK_ADDR_CONST(0x38)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_SECURE                    0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_SCR                       SCR_DIRECTDC1_OUT1_0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_WORD_COUNT                        0x1
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_RESET_VAL                         _MK_MASK_CONST(0x22458)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_RESET_MASK                        _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_READ_MASK                         _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_WRITE_MASK                        _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_RANGE                  1:0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_WOFFSET                        0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_INIT_ENUM                      DIRECTDC1
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_DIRECTDC1                      _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_SHIFT                 _MK_SHIFT_CONST(10)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_RANGE                 10:10
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_WOFFSET                       0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_INIT_ENUM                     HSIO
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_GPIO                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_GPIO_SF_SEL_HSIO                  _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_RANGE                    4:4
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_RANGE                        3:2
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_WOFFSET                      0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_INIT_ENUM                    PULL_UP
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_RANGE                     6:6
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_SHIFT                 _MK_SHIFT_CONST(9)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_RANGE                 9:9
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_WOFFSET                       0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_INIT_ENUM                     DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_DISABLE                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PBIAS_BUF_ENABLE                        _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_RANGE                     12:12
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_RANGE                    14:13
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_INIT_ENUM                        DRIVE_2X
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_RFU_IN_SHIFT                      _MK_SHIFT_CONST(20)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_RFU_IN_FIELD                      _MK_FIELD_CONST(0xf, PADCTL_DEBUG_DIRECTDC1_OUT1_0_RFU_IN_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_RFU_IN_RANGE                      23:20
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_RFU_IN_WOFFSET                    0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_RFU_IN_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_RFU_IN_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_RFU_IN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_RFU_IN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_SHIFT                    _MK_SHIFT_CONST(15)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_RANGE                    15:15
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_INIT_ENUM                        DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_DISABLE                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_E_PREEMP_ENABLE                   _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(17)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_RANGE                    17:17
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_INIT_ENUM                        IORESET
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT1_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Register PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0                   _MK_ADDR_CONST(0x3c)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_SECURE                    0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_SCR                       SCR_DIRECTDC1_OUT1_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_WORD_COUNT                        0x1
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_RESET_MASK                        _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_READ_MASK                         _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_WRITE_MASK                        _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVDN_SHIFT                       _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVDN_FIELD                       _MK_FIELD_CONST(0x1ff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVDN_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVDN_RANGE                       20:12
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVDN_WOFFSET                     0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVDN_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVDN_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVDN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVDN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVUP_SHIFT                       _MK_SHIFT_CONST(24)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVUP_FIELD                       _MK_FIELD_CONST(0xff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVUP_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVUP_RANGE                       31:24
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVUP_WOFFSET                     0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVUP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVUP_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVUP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0_CFG_CAL_DRVUP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register PADCTL_DEBUG_DIRECTDC1_OUT0_0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0                   _MK_ADDR_CONST(0x40)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_SECURE                    0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_SCR                       SCR_DIRECTDC1_OUT0_0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_WORD_COUNT                        0x1
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_RESET_VAL                         _MK_MASK_CONST(0x22458)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_RESET_MASK                        _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_READ_MASK                         _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_WRITE_MASK                        _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_RANGE                  1:0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_WOFFSET                        0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_INIT_ENUM                      DIRECTDC1
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_DIRECTDC1                      _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_SHIFT                 _MK_SHIFT_CONST(10)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_RANGE                 10:10
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_WOFFSET                       0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_DEFAULT                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_INIT_ENUM                     HSIO
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_GPIO                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_GPIO_SF_SEL_HSIO                  _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_RANGE                    4:4
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_PASSTHROUGH                      _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_RANGE                        3:2
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_WOFFSET                      0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_INIT_ENUM                    PULL_UP
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_NONE                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(6)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_RANGE                     6:6
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_SHIFT                 _MK_SHIFT_CONST(9)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_FIELD                 _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_RANGE                 9:9
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_WOFFSET                       0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_INIT_ENUM                     DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_DISABLE                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PBIAS_BUF_ENABLE                        _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_SHIFT                     _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_RANGE                     12:12
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_INIT_ENUM                 DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_SCHMT_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_SHIFT                    _MK_SHIFT_CONST(13)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_FIELD                    _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_RANGE                    14:13
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_INIT_ENUM                        DRIVE_2X
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_DRIVE_1X                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_DRIVE_2X                 _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_DRIVE_3X                 _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_DRV_TYPE_DRIVE_4X                 _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_RFU_IN_SHIFT                      _MK_SHIFT_CONST(20)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_RFU_IN_FIELD                      _MK_FIELD_CONST(0xf, PADCTL_DEBUG_DIRECTDC1_OUT0_0_RFU_IN_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_RFU_IN_RANGE                      23:20
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_RFU_IN_WOFFSET                    0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_RFU_IN_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_RFU_IN_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_RFU_IN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_RFU_IN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_SHIFT                    _MK_SHIFT_CONST(15)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_RANGE                    15:15
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_INIT_ENUM                        DISABLE
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_DISABLE                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_E_PREEMP_ENABLE                   _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(17)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_RANGE                    17:17
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_INIT_ENUM                        IORESET
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_OUT0_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Register PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0                   _MK_ADDR_CONST(0x44)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_SECURE                    0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_SCR                       SCR_DIRECTDC1_OUT0_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_WORD_COUNT                        0x1
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_RESET_MASK                        _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_READ_MASK                         _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_WRITE_MASK                        _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVDN_SHIFT                       _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVDN_FIELD                       _MK_FIELD_CONST(0x1ff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVDN_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVDN_RANGE                       20:12
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVDN_WOFFSET                     0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVDN_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVDN_DEFAULT_MASK                        _MK_MASK_CONST(0x1ff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVDN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVDN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVUP_SHIFT                       _MK_SHIFT_CONST(24)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVUP_FIELD                       _MK_FIELD_CONST(0xff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVUP_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVUP_RANGE                       31:24
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVUP_WOFFSET                     0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVUP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVUP_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVUP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0_CFG_CAL_DRVUP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register PADCTL_DEBUG_DIRECTDC1_IN_0
#define PADCTL_DEBUG_DIRECTDC1_IN_0                     _MK_ADDR_CONST(0x48)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_SECURE                      0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_SCR                         SCR_DIRECTDC1_IN_0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_WORD_COUNT                  0x1
#define PADCTL_DEBUG_DIRECTDC1_IN_0_RESET_VAL                   _MK_MASK_CONST(0x22454)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_RESET_MASK                  _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_READ_MASK                   _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_IN_0_PM_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_RANGE                    1:0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_WOFFSET                  0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_INIT_ENUM                        DIRECTDC1
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_DIRECTDC1                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_SHIFT                   _MK_SHIFT_CONST(10)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_RANGE                   10:10
#define PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_WOFFSET                 0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_DEFAULT                 _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_INIT_ENUM                       HSIO
#define PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_GPIO                    _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_GPIO_SF_SEL_HSIO                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_RANGE                      4:4
#define PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_WOFFSET                    0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_PASSTHROUGH                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_RANGE                  3:2
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_WOFFSET                        0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_NONE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(6)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_RANGE                       6:6
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_WOFFSET                     0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_INIT_ENUM                   ENABLE
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_SHIFT                   _MK_SHIFT_CONST(9)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_FIELD                   _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_RANGE                   9:9
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_WOFFSET                 0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_INIT_ENUM                       DISABLE
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_DISABLE                 _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PBIAS_BUF_ENABLE                  _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_SHIFT                       _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_FIELD                       _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_RANGE                       12:12
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_WOFFSET                     0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_INIT_ENUM                   DISABLE
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_DISABLE                     _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_SCHMT_ENABLE                      _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_SHIFT                      _MK_SHIFT_CONST(13)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_FIELD                      _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_RANGE                      14:13
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_WOFFSET                    0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_INIT_ENUM                  DRIVE_2X
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_DRIVE_1X                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_DRIVE_2X                   _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_DRIVE_3X                   _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_DRV_TYPE_DRIVE_4X                   _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_IN_0_RFU_IN_SHIFT                        _MK_SHIFT_CONST(20)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_RFU_IN_FIELD                        _MK_FIELD_CONST(0xf, PADCTL_DEBUG_DIRECTDC1_IN_0_RFU_IN_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_RFU_IN_RANGE                        23:20
#define PADCTL_DEBUG_DIRECTDC1_IN_0_RFU_IN_WOFFSET                      0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_RFU_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_RFU_IN_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_RFU_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_RFU_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_SHIFT                      _MK_SHIFT_CONST(15)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_FIELD                      _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_RANGE                      15:15
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_WOFFSET                    0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_INIT_ENUM                  DISABLE
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_DISABLE                    _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_E_PREEMP_ENABLE                     _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_SHIFT                      _MK_SHIFT_CONST(17)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_FIELD                      _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_RANGE                      17:17
#define PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_WOFFSET                    0x0
#define PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_INIT_ENUM                  IORESET
#define PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_NORMAL                     _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_IN_0_IO_RESET_IORESET                    _MK_ENUM_CONST(1)


// Register PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0                     _MK_ADDR_CONST(0x4c)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_SECURE                      0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_SCR                         SCR_DIRECTDC1_IN_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_WORD_COUNT                  0x1
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_RESET_MASK                  _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_READ_MASK                   _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_WRITE_MASK                  _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVDN_SHIFT                 _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVDN_FIELD                 _MK_FIELD_CONST(0x1ff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVDN_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVDN_RANGE                 20:12
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVDN_WOFFSET                       0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVDN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVDN_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVDN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVDN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVUP_SHIFT                 _MK_SHIFT_CONST(24)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVUP_FIELD                 _MK_FIELD_CONST(0xff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVUP_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVUP_RANGE                 31:24
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVUP_WOFFSET                       0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVUP_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0_CFG_CAL_DRVUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register PADCTL_DEBUG_DIRECTDC1_CLK_0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0                    _MK_ADDR_CONST(0x50)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_SECURE                     0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_SCR                        SCR_DIRECTDC1_CLK_0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_WORD_COUNT                         0x1
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_RESET_VAL                  _MK_MASK_CONST(0x22458)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_RESET_MASK                         _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_READ_MASK                  _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_WRITE_MASK                         _MK_MASK_CONST(0xf2f65f)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_RANGE                   1:0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_WOFFSET                 0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_INIT_ENUM                       DIRECTDC1
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_DIRECTDC1                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_SHIFT                  _MK_SHIFT_CONST(10)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_RANGE                  10:10
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_WOFFSET                        0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_DEFAULT                        _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_INIT_ENUM                      HSIO
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_GPIO                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_GPIO_SF_SEL_HSIO                   _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_RANGE                     4:4
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_PASSTHROUGH                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_RANGE                 3:2
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_WOFFSET                       0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_INIT_ENUM                     PULL_UP
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_NONE                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(6)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_RANGE                      6:6
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_WOFFSET                    0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_INIT_ENUM                  ENABLE
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_SHIFT                  _MK_SHIFT_CONST(9)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_FIELD                  _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_RANGE                  9:9
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_WOFFSET                        0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_INIT_ENUM                      DISABLE
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_DISABLE                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PBIAS_BUF_ENABLE                 _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_SHIFT                      _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_FIELD                      _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_RANGE                      12:12
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_WOFFSET                    0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_INIT_ENUM                  DISABLE
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_DISABLE                    _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_SCHMT_ENABLE                     _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_SHIFT                     _MK_SHIFT_CONST(13)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_FIELD                     _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_RANGE                     14:13
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_INIT_ENUM                 DRIVE_2X
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_DRIVE_3X                  _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_DRV_TYPE_DRIVE_4X                  _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC1_CLK_0_RFU_IN_SHIFT                       _MK_SHIFT_CONST(20)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_RFU_IN_FIELD                       _MK_FIELD_CONST(0xf, PADCTL_DEBUG_DIRECTDC1_CLK_0_RFU_IN_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_RFU_IN_RANGE                       23:20
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_RFU_IN_WOFFSET                     0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_RFU_IN_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_RFU_IN_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_RFU_IN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_RFU_IN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_SHIFT                     _MK_SHIFT_CONST(15)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_RANGE                     15:15
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_INIT_ENUM                 DISABLE
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_DISABLE                   _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_E_PREEMP_ENABLE                    _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_SHIFT                     _MK_SHIFT_CONST(17)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_SHIFT)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_RANGE                     17:17
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_DEFAULT                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_INIT_ENUM                 IORESET
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_NORMAL                    _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC1_CLK_0_IO_RESET_IORESET                   _MK_ENUM_CONST(1)


// Register PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0                    _MK_ADDR_CONST(0x54)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_SECURE                     0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_SCR                        SCR_DIRECTDC1_CLK_0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_WORD_COUNT                         0x1
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_RESET_MASK                         _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_READ_MASK                  _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_WRITE_MASK                         _MK_MASK_CONST(0xff1ff000)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVDN_SHIFT                        _MK_SHIFT_CONST(12)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVDN_FIELD                        _MK_FIELD_CONST(0x1ff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVDN_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVDN_RANGE                        20:12
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVDN_WOFFSET                      0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVDN_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVDN_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVDN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVDN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVUP_SHIFT                        _MK_SHIFT_CONST(24)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVUP_FIELD                        _MK_FIELD_CONST(0xff, PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVUP_SHIFT)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVUP_RANGE                        31:24
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVUP_WOFFSET                      0x0
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVUP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVUP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVUP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0_CFG_CAL_DRVUP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register PADCTL_DEBUG_DIRECTDC_COMP_0
#define PADCTL_DEBUG_DIRECTDC_COMP_0                    _MK_ADDR_CONST(0x58)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_SECURE                     0x0
#define PADCTL_DEBUG_DIRECTDC_COMP_0_SCR                        SCR_DIRECTDC_COMP_0
#define PADCTL_DEBUG_DIRECTDC_COMP_0_WORD_COUNT                         0x1
#define PADCTL_DEBUG_DIRECTDC_COMP_0_RESET_VAL                  _MK_MASK_CONST(0x2000)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_RESET_MASK                         _MK_MASK_CONST(0xf06013)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_READ_MASK                  _MK_MASK_CONST(0xf06013)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_WRITE_MASK                         _MK_MASK_CONST(0xf06013)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC_COMP_0_PM_SHIFT)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_RANGE                   1:0
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_WOFFSET                 0x0
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_INIT_ENUM                       DIRECTDC
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_DIRECTDC                        _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_RANGE                     4:4
#define PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_INIT_ENUM                 PASSTHROUGH
#define PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_PASSTHROUGH                       _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_SHIFT                     _MK_SHIFT_CONST(13)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_FIELD                     _MK_FIELD_CONST(0x3, PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_SHIFT)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_RANGE                     14:13
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_WOFFSET                   0x0
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_INIT_ENUM                 DRIVE_2X
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_DRIVE_1X                  _MK_ENUM_CONST(0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_DRIVE_2X                  _MK_ENUM_CONST(1)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_DRIVE_3X                  _MK_ENUM_CONST(2)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_DRV_TYPE_DRIVE_4X                  _MK_ENUM_CONST(3)

#define PADCTL_DEBUG_DIRECTDC_COMP_0_RFU_IN_SHIFT                       _MK_SHIFT_CONST(20)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_RFU_IN_FIELD                       _MK_FIELD_CONST(0xf, PADCTL_DEBUG_DIRECTDC_COMP_0_RFU_IN_SHIFT)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_RFU_IN_RANGE                       23:20
#define PADCTL_DEBUG_DIRECTDC_COMP_0_RFU_IN_WOFFSET                     0x0
#define PADCTL_DEBUG_DIRECTDC_COMP_0_RFU_IN_DEFAULT                     _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_RFU_IN_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_RFU_IN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PADCTL_DEBUG_DIRECTDC_COMP_0_RFU_IN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARPADCTL_DEBUG_REGS(_op_) \
_op_(PADCTL_DEBUG_UART1_CTS_0) \
_op_(PADCTL_DEBUG_CFG2TMC_UART1_CTS_0) \
_op_(PADCTL_DEBUG_UART1_RTS_0) \
_op_(PADCTL_DEBUG_CFG2TMC_UART1_RTS_0) \
_op_(PADCTL_DEBUG_UART1_RX_0) \
_op_(PADCTL_DEBUG_CFG2TMC_UART1_RX_0) \
_op_(PADCTL_DEBUG_UART1_TX_0) \
_op_(PADCTL_DEBUG_CFG2TMC_UART1_TX_0) \
_op_(PADCTL_DEBUG_DIRECTDC1_OUT3_0) \
_op_(PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT3_0) \
_op_(PADCTL_DEBUG_DIRECTDC1_OUT2_0) \
_op_(PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT2_0) \
_op_(PADCTL_DEBUG_DIRECTDC1_OUT1_0) \
_op_(PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT1_0) \
_op_(PADCTL_DEBUG_DIRECTDC1_OUT0_0) \
_op_(PADCTL_DEBUG_CFG2TMC_DIRECTDC1_OUT0_0) \
_op_(PADCTL_DEBUG_DIRECTDC1_IN_0) \
_op_(PADCTL_DEBUG_CFG2TMC_DIRECTDC1_IN_0) \
_op_(PADCTL_DEBUG_DIRECTDC1_CLK_0) \
_op_(PADCTL_DEBUG_CFG2TMC_DIRECTDC1_CLK_0) \
_op_(PADCTL_DEBUG_DIRECTDC_COMP_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_PADCTL_DEBUG       0x00000000

//
// ARPADCTL_DEBUG REGISTER BANKS
//

#define PADCTL_DEBUG0_FIRST_REG 0x0000 // PADCTL_DEBUG_UART1_CTS_0
#define PADCTL_DEBUG0_LAST_REG 0x001c // PADCTL_DEBUG_CFG2TMC_UART1_TX_0
#define PADCTL_DEBUG1_FIRST_REG 0x0028 // PADCTL_DEBUG_DIRECTDC1_OUT3_0
#define PADCTL_DEBUG1_LAST_REG 0x0058 // PADCTL_DEBUG_DIRECTDC_COMP_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARPADCTL_DEBUG_H_INC_
