
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setterm_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004016d8 <.init>:
  4016d8:	stp	x29, x30, [sp, #-16]!
  4016dc:	mov	x29, sp
  4016e0:	bl	403e80 <tigetstr@plt+0x2330>
  4016e4:	ldp	x29, x30, [sp], #16
  4016e8:	ret

Disassembly of section .plt:

00000000004016f0 <memcpy@plt-0x20>:
  4016f0:	stp	x16, x30, [sp, #-16]!
  4016f4:	adrp	x16, 418000 <tigetstr@plt+0x164b0>
  4016f8:	ldr	x17, [x16, #4088]
  4016fc:	add	x16, x16, #0xff8
  401700:	br	x17
  401704:	nop
  401708:	nop
  40170c:	nop

0000000000401710 <memcpy@plt>:
  401710:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401714:	ldr	x17, [x16]
  401718:	add	x16, x16, #0x0
  40171c:	br	x17

0000000000401720 <_exit@plt>:
  401720:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401724:	ldr	x17, [x16, #8]
  401728:	add	x16, x16, #0x8
  40172c:	br	x17

0000000000401730 <strtoul@plt>:
  401730:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401734:	ldr	x17, [x16, #16]
  401738:	add	x16, x16, #0x10
  40173c:	br	x17

0000000000401740 <strlen@plt>:
  401740:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401744:	ldr	x17, [x16, #24]
  401748:	add	x16, x16, #0x18
  40174c:	br	x17

0000000000401750 <fputs@plt>:
  401750:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401754:	ldr	x17, [x16, #32]
  401758:	add	x16, x16, #0x20
  40175c:	br	x17

0000000000401760 <exit@plt>:
  401760:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401764:	ldr	x17, [x16, #40]
  401768:	add	x16, x16, #0x28
  40176c:	br	x17

0000000000401770 <dup@plt>:
  401770:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401774:	ldr	x17, [x16, #48]
  401778:	add	x16, x16, #0x30
  40177c:	br	x17

0000000000401780 <setupterm@plt>:
  401780:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401784:	ldr	x17, [x16, #56]
  401788:	add	x16, x16, #0x38
  40178c:	br	x17

0000000000401790 <strtod@plt>:
  401790:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401794:	ldr	x17, [x16, #64]
  401798:	add	x16, x16, #0x40
  40179c:	br	x17

00000000004017a0 <putp@plt>:
  4017a0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017a4:	ldr	x17, [x16, #72]
  4017a8:	add	x16, x16, #0x48
  4017ac:	br	x17

00000000004017b0 <putc@plt>:
  4017b0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017b4:	ldr	x17, [x16, #80]
  4017b8:	add	x16, x16, #0x50
  4017bc:	br	x17

00000000004017c0 <__cxa_atexit@plt>:
  4017c0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017c4:	ldr	x17, [x16, #88]
  4017c8:	add	x16, x16, #0x58
  4017cc:	br	x17

00000000004017d0 <fputc@plt>:
  4017d0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017d4:	ldr	x17, [x16, #96]
  4017d8:	add	x16, x16, #0x60
  4017dc:	br	x17

00000000004017e0 <getopt_long_only@plt>:
  4017e0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017e4:	ldr	x17, [x16, #104]
  4017e8:	add	x16, x16, #0x68
  4017ec:	br	x17

00000000004017f0 <__fpending@plt>:
  4017f0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4017f4:	ldr	x17, [x16, #112]
  4017f8:	add	x16, x16, #0x70
  4017fc:	br	x17

0000000000401800 <snprintf@plt>:
  401800:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401804:	ldr	x17, [x16, #120]
  401808:	add	x16, x16, #0x78
  40180c:	br	x17

0000000000401810 <localeconv@plt>:
  401810:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401814:	ldr	x17, [x16, #128]
  401818:	add	x16, x16, #0x80
  40181c:	br	x17

0000000000401820 <tcgetattr@plt>:
  401820:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401824:	ldr	x17, [x16, #136]
  401828:	add	x16, x16, #0x88
  40182c:	br	x17

0000000000401830 <fileno@plt>:
  401830:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401834:	ldr	x17, [x16, #144]
  401838:	add	x16, x16, #0x90
  40183c:	br	x17

0000000000401840 <klogctl@plt>:
  401840:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401844:	ldr	x17, [x16, #152]
  401848:	add	x16, x16, #0x98
  40184c:	br	x17

0000000000401850 <fclose@plt>:
  401850:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401854:	ldr	x17, [x16, #160]
  401858:	add	x16, x16, #0xa0
  40185c:	br	x17

0000000000401860 <fopen@plt>:
  401860:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401864:	ldr	x17, [x16, #168]
  401868:	add	x16, x16, #0xa8
  40186c:	br	x17

0000000000401870 <malloc@plt>:
  401870:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401874:	ldr	x17, [x16, #176]
  401878:	add	x16, x16, #0xb0
  40187c:	br	x17

0000000000401880 <open@plt>:
  401880:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401884:	ldr	x17, [x16, #184]
  401888:	add	x16, x16, #0xb8
  40188c:	br	x17

0000000000401890 <__strtol_internal@plt>:
  401890:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401894:	ldr	x17, [x16, #192]
  401898:	add	x16, x16, #0xc0
  40189c:	br	x17

00000000004018a0 <strncmp@plt>:
  4018a0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018a4:	ldr	x17, [x16, #200]
  4018a8:	add	x16, x16, #0xc8
  4018ac:	br	x17

00000000004018b0 <bindtextdomain@plt>:
  4018b0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018b4:	ldr	x17, [x16, #208]
  4018b8:	add	x16, x16, #0xd0
  4018bc:	br	x17

00000000004018c0 <__libc_start_main@plt>:
  4018c0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018c4:	ldr	x17, [x16, #216]
  4018c8:	add	x16, x16, #0xd8
  4018cc:	br	x17

00000000004018d0 <fgetc@plt>:
  4018d0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018d4:	ldr	x17, [x16, #224]
  4018d8:	add	x16, x16, #0xe0
  4018dc:	br	x17

00000000004018e0 <memset@plt>:
  4018e0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018e4:	ldr	x17, [x16, #232]
  4018e8:	add	x16, x16, #0xe8
  4018ec:	br	x17

00000000004018f0 <__strtoul_internal@plt>:
  4018f0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4018f4:	ldr	x17, [x16, #240]
  4018f8:	add	x16, x16, #0xf0
  4018fc:	br	x17

0000000000401900 <strdup@plt>:
  401900:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401904:	ldr	x17, [x16, #248]
  401908:	add	x16, x16, #0xf8
  40190c:	br	x17

0000000000401910 <close@plt>:
  401910:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401914:	ldr	x17, [x16, #256]
  401918:	add	x16, x16, #0x100
  40191c:	br	x17

0000000000401920 <__gmon_start__@plt>:
  401920:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401924:	ldr	x17, [x16, #264]
  401928:	add	x16, x16, #0x108
  40192c:	br	x17

0000000000401930 <write@plt>:
  401930:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401934:	ldr	x17, [x16, #272]
  401938:	add	x16, x16, #0x110
  40193c:	br	x17

0000000000401940 <abort@plt>:
  401940:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401944:	ldr	x17, [x16, #280]
  401948:	add	x16, x16, #0x118
  40194c:	br	x17

0000000000401950 <textdomain@plt>:
  401950:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401954:	ldr	x17, [x16, #288]
  401958:	add	x16, x16, #0x120
  40195c:	br	x17

0000000000401960 <strcmp@plt>:
  401960:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401964:	ldr	x17, [x16, #296]
  401968:	add	x16, x16, #0x128
  40196c:	br	x17

0000000000401970 <warn@plt>:
  401970:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401974:	ldr	x17, [x16, #304]
  401978:	add	x16, x16, #0x130
  40197c:	br	x17

0000000000401980 <__ctype_b_loc@plt>:
  401980:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401984:	ldr	x17, [x16, #312]
  401988:	add	x16, x16, #0x138
  40198c:	br	x17

0000000000401990 <strtol@plt>:
  401990:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401994:	ldr	x17, [x16, #320]
  401998:	add	x16, x16, #0x140
  40199c:	br	x17

00000000004019a0 <free@plt>:
  4019a0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019a4:	ldr	x17, [x16, #328]
  4019a8:	add	x16, x16, #0x148
  4019ac:	br	x17

00000000004019b0 <nanosleep@plt>:
  4019b0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019b4:	ldr	x17, [x16, #336]
  4019b8:	add	x16, x16, #0x150
  4019bc:	br	x17

00000000004019c0 <vasprintf@plt>:
  4019c0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019c4:	ldr	x17, [x16, #344]
  4019c8:	add	x16, x16, #0x158
  4019cc:	br	x17

00000000004019d0 <strndup@plt>:
  4019d0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019d4:	ldr	x17, [x16, #352]
  4019d8:	add	x16, x16, #0x160
  4019dc:	br	x17

00000000004019e0 <strspn@plt>:
  4019e0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019e4:	ldr	x17, [x16, #360]
  4019e8:	add	x16, x16, #0x168
  4019ec:	br	x17

00000000004019f0 <strchr@plt>:
  4019f0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  4019f4:	ldr	x17, [x16, #368]
  4019f8:	add	x16, x16, #0x170
  4019fc:	br	x17

0000000000401a00 <fwrite@plt>:
  401a00:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a04:	ldr	x17, [x16, #376]
  401a08:	add	x16, x16, #0x178
  401a0c:	br	x17

0000000000401a10 <fcntl@plt>:
  401a10:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a14:	ldr	x17, [x16, #384]
  401a18:	add	x16, x16, #0x180
  401a1c:	br	x17

0000000000401a20 <fflush@plt>:
  401a20:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a24:	ldr	x17, [x16, #392]
  401a28:	add	x16, x16, #0x188
  401a2c:	br	x17

0000000000401a30 <warnx@plt>:
  401a30:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a34:	ldr	x17, [x16, #400]
  401a38:	add	x16, x16, #0x190
  401a3c:	br	x17

0000000000401a40 <read@plt>:
  401a40:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a44:	ldr	x17, [x16, #408]
  401a48:	add	x16, x16, #0x198
  401a4c:	br	x17

0000000000401a50 <tcsetattr@plt>:
  401a50:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a54:	ldr	x17, [x16, #416]
  401a58:	add	x16, x16, #0x1a0
  401a5c:	br	x17

0000000000401a60 <isatty@plt>:
  401a60:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a64:	ldr	x17, [x16, #424]
  401a68:	add	x16, x16, #0x1a8
  401a6c:	br	x17

0000000000401a70 <select@plt>:
  401a70:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a74:	ldr	x17, [x16, #432]
  401a78:	add	x16, x16, #0x1b0
  401a7c:	br	x17

0000000000401a80 <dcgettext@plt>:
  401a80:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a84:	ldr	x17, [x16, #440]
  401a88:	add	x16, x16, #0x1b8
  401a8c:	br	x17

0000000000401a90 <__isoc99_sscanf@plt>:
  401a90:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401a94:	ldr	x17, [x16, #448]
  401a98:	add	x16, x16, #0x1c0
  401a9c:	br	x17

0000000000401aa0 <errx@plt>:
  401aa0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401aa4:	ldr	x17, [x16, #456]
  401aa8:	add	x16, x16, #0x1c8
  401aac:	br	x17

0000000000401ab0 <strcspn@plt>:
  401ab0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ab4:	ldr	x17, [x16, #464]
  401ab8:	add	x16, x16, #0x1d0
  401abc:	br	x17

0000000000401ac0 <printf@plt>:
  401ac0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ac4:	ldr	x17, [x16, #472]
  401ac8:	add	x16, x16, #0x1d8
  401acc:	br	x17

0000000000401ad0 <__errno_location@plt>:
  401ad0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ad4:	ldr	x17, [x16, #480]
  401ad8:	add	x16, x16, #0x1e0
  401adc:	br	x17

0000000000401ae0 <getenv@plt>:
  401ae0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401ae4:	ldr	x17, [x16, #488]
  401ae8:	add	x16, x16, #0x1e8
  401aec:	br	x17

0000000000401af0 <tigetnum@plt>:
  401af0:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401af4:	ldr	x17, [x16, #496]
  401af8:	add	x16, x16, #0x1f0
  401afc:	br	x17

0000000000401b00 <fprintf@plt>:
  401b00:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b04:	ldr	x17, [x16, #504]
  401b08:	add	x16, x16, #0x1f8
  401b0c:	br	x17

0000000000401b10 <err@plt>:
  401b10:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b14:	ldr	x17, [x16, #512]
  401b18:	add	x16, x16, #0x200
  401b1c:	br	x17

0000000000401b20 <ioctl@plt>:
  401b20:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b24:	ldr	x17, [x16, #520]
  401b28:	add	x16, x16, #0x208
  401b2c:	br	x17

0000000000401b30 <setlocale@plt>:
  401b30:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b34:	ldr	x17, [x16, #528]
  401b38:	add	x16, x16, #0x210
  401b3c:	br	x17

0000000000401b40 <ferror@plt>:
  401b40:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b44:	ldr	x17, [x16, #536]
  401b48:	add	x16, x16, #0x218
  401b4c:	br	x17

0000000000401b50 <tigetstr@plt>:
  401b50:	adrp	x16, 419000 <tigetstr@plt+0x174b0>
  401b54:	ldr	x17, [x16, #544]
  401b58:	add	x16, x16, #0x220
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	sub	sp, sp, #0x420
  401b64:	mov	x2, #0x2c8                 	// #712
  401b68:	stp	x29, x30, [sp]
  401b6c:	mov	x29, sp
  401b70:	stp	x19, x20, [sp, #16]
  401b74:	adrp	x19, 406000 <tigetstr@plt+0x44b0>
  401b78:	add	x19, x19, #0x990
  401b7c:	stp	x21, x22, [sp, #32]
  401b80:	mov	x21, x1
  401b84:	mov	w1, #0x0                   	// #0
  401b88:	stp	x23, x24, [sp, #48]
  401b8c:	mov	w23, w0
  401b90:	adrp	x24, 406000 <tigetstr@plt+0x44b0>
  401b94:	add	x0, sp, #0x158
  401b98:	add	x24, x24, #0xa70
  401b9c:	stp	x25, x26, [sp, #64]
  401ba0:	bl	4018e0 <memset@plt>
  401ba4:	mov	x1, x24
  401ba8:	mov	w0, #0x6                   	// #6
  401bac:	bl	401b30 <setlocale@plt>
  401bb0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401bb4:	add	x1, x1, #0x978
  401bb8:	mov	x0, x19
  401bbc:	bl	4018b0 <bindtextdomain@plt>
  401bc0:	mov	x0, x19
  401bc4:	bl	401950 <textdomain@plt>
  401bc8:	adrp	x0, 404000 <tigetstr@plt+0x24b0>
  401bcc:	add	x0, x0, #0x650
  401bd0:	bl	406768 <tigetstr@plt+0x4c18>
  401bd4:	cmp	w23, #0x1
  401bd8:	b.le	403d58 <tigetstr@plt+0x2208>
  401bdc:	adrp	x22, 407000 <tigetstr@plt+0x54b0>
  401be0:	adrp	x25, 407000 <tigetstr@plt+0x54b0>
  401be4:	adrp	x20, 406000 <tigetstr@plt+0x44b0>
  401be8:	add	x22, x22, #0x9d0
  401bec:	add	x25, x25, #0x980
  401bf0:	add	x20, x20, #0x870
  401bf4:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  401bf8:	stp	xzr, xzr, [sp, #208]
  401bfc:	nop
  401c00:	mov	x3, x22
  401c04:	mov	x2, x24
  401c08:	mov	x1, x21
  401c0c:	mov	w0, w23
  401c10:	mov	x4, #0x0                   	// #0
  401c14:	bl	4017e0 <getopt_long_only@plt>
  401c18:	cmn	w0, #0x1
  401c1c:	b.eq	402004 <tigetstr@plt+0x4b4>  // b.none
  401c20:	cmp	w0, #0x87
  401c24:	b.le	401c74 <tigetstr@plt+0x124>
  401c28:	add	x2, sp, #0xd0
  401c2c:	add	x26, x22, #0x4a0
  401c30:	ldr	w1, [x26]
  401c34:	mov	x3, x26
  401c38:	cmp	w1, #0x0
  401c3c:	ccmp	w0, w1, #0x1, ne  // ne = any
  401c40:	b.lt	401c60 <tigetstr@plt+0x110>  // b.tstop
  401c44:	cmp	w0, w1
  401c48:	b.eq	401cb8 <tigetstr@plt+0x168>  // b.none
  401c4c:	ldr	w1, [x3, #4]!
  401c50:	cmp	w1, #0x0
  401c54:	ccmp	w0, w1, #0x1, ne  // ne = any
  401c58:	b.ge	401c44 <tigetstr@plt+0xf4>  // b.tcont
  401c5c:	nop
  401c60:	ldr	w1, [x26, #64]!
  401c64:	add	x2, x2, #0x4
  401c68:	cmp	w1, #0x0
  401c6c:	ccmp	w0, w1, #0x1, ne  // ne = any
  401c70:	b.ge	401c30 <tigetstr@plt+0xe0>  // b.tcont
  401c74:	sub	w2, w0, #0x80
  401c78:	cmp	w2, #0x23
  401c7c:	b.ls	401cdc <tigetstr@plt+0x18c>  // b.plast
  401c80:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  401c84:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401c88:	add	x1, x1, #0x9b0
  401c8c:	mov	w2, #0x5                   	// #5
  401c90:	ldr	x19, [x0, #576]
  401c94:	mov	x0, #0x0                   	// #0
  401c98:	bl	401a80 <dcgettext@plt>
  401c9c:	mov	x1, x0
  401ca0:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  401ca4:	mov	x0, x19
  401ca8:	ldr	x2, [x2, #608]
  401cac:	bl	401b00 <fprintf@plt>
  401cb0:	mov	w0, #0x1                   	// #1
  401cb4:	bl	401760 <exit@plt>
  401cb8:	ldr	w1, [x2]
  401cbc:	cbnz	w1, 4027f0 <tigetstr@plt+0xca0>
  401cc0:	ldr	w1, [x26, #64]!
  401cc4:	add	x2, x2, #0x4
  401cc8:	stur	w0, [x2, #-4]
  401ccc:	cmp	w1, #0x0
  401cd0:	ccmp	w0, w1, #0x1, ne  // ne = any
  401cd4:	b.ge	401c30 <tigetstr@plt+0xe0>  // b.tcont
  401cd8:	b	401c74 <tigetstr@plt+0x124>
  401cdc:	ldrh	w0, [x25, w2, uxtw #1]
  401ce0:	adr	x1, 401cec <tigetstr@plt+0x19c>
  401ce4:	add	x0, x1, w0, sxth #2
  401ce8:	br	x0
  401cec:	mov	w2, #0x5                   	// #5
  401cf0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401cf4:	mov	x0, #0x0                   	// #0
  401cf8:	add	x1, x1, #0xa40
  401cfc:	bl	401a80 <dcgettext@plt>
  401d00:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  401d04:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  401d08:	add	x2, x2, #0xa50
  401d0c:	ldr	x1, [x1, #608]
  401d10:	bl	401ac0 <printf@plt>
  401d14:	mov	w0, #0x0                   	// #0
  401d18:	bl	401760 <exit@plt>
  401d1c:	ldrb	w0, [sp, #1051]
  401d20:	tbnz	w0, #6, 403cfc <tigetstr@plt+0x21ac>
  401d24:	ldr	x26, [x19, #584]
  401d28:	orr	w0, w0, #0x40
  401d2c:	strb	w0, [sp, #1051]
  401d30:	cbz	x26, 4028f4 <tigetstr@plt+0xda4>
  401d34:	mov	w2, #0x5                   	// #5
  401d38:	mov	x1, x20
  401d3c:	mov	x0, #0x0                   	// #0
  401d40:	bl	401a80 <dcgettext@plt>
  401d44:	mov	x1, x0
  401d48:	mov	x0, x26
  401d4c:	bl	405300 <tigetstr@plt+0x37b0>
  401d50:	str	w0, [sp, #360]
  401d54:	b	401c00 <tigetstr@plt+0xb0>
  401d58:	ldrb	w0, [sp, #1051]
  401d5c:	tbnz	w0, #5, 403cfc <tigetstr@plt+0x21ac>
  401d60:	ldr	x26, [x19, #584]
  401d64:	orr	w0, w0, #0x20
  401d68:	strb	w0, [sp, #1051]
  401d6c:	cbz	x26, 4028cc <tigetstr@plt+0xd7c>
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	mov	x1, x20
  401d78:	mov	x0, #0x0                   	// #0
  401d7c:	bl	401a80 <dcgettext@plt>
  401d80:	mov	x1, x0
  401d84:	mov	x0, x26
  401d88:	bl	405300 <tigetstr@plt+0x37b0>
  401d8c:	cmp	w0, #0x7d0
  401d90:	b.hi	403a7c <tigetstr@plt+0x1f2c>  // b.pmore
  401d94:	str	w0, [sp, #356]
  401d98:	b	401c00 <tigetstr@plt+0xb0>
  401d9c:	ldrb	w0, [sp, #1051]
  401da0:	tbnz	w0, #4, 403cfc <tigetstr@plt+0x21ac>
  401da4:	ldr	x1, [x19, #584]
  401da8:	orr	w2, w0, #0x10
  401dac:	mov	x0, x21
  401db0:	strb	w2, [sp, #1051]
  401db4:	bl	404758 <tigetstr@plt+0x2c08>
  401db8:	str	w0, [sp, #392]
  401dbc:	b	401c00 <tigetstr@plt+0xb0>
  401dc0:	ldrb	w0, [sp, #1051]
  401dc4:	tbnz	w0, #3, 403cfc <tigetstr@plt+0x21ac>
  401dc8:	orr	w2, w0, #0x8
  401dcc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401dd0:	ldr	x26, [x19, #584]
  401dd4:	add	x1, x1, #0x818
  401dd8:	strb	w2, [sp, #1051]
  401ddc:	mov	x0, x26
  401de0:	bl	401960 <strcmp@plt>
  401de4:	cbz	w0, 40291c <tigetstr@plt+0xdcc>
  401de8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401dec:	mov	x0, x26
  401df0:	add	x1, x1, #0xa20
  401df4:	bl	401960 <strcmp@plt>
  401df8:	cbz	w0, 40291c <tigetstr@plt+0xdcc>
  401dfc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401e00:	mov	x0, x26
  401e04:	add	x1, x1, #0xa28
  401e08:	bl	401960 <strcmp@plt>
  401e0c:	cbz	w0, 403994 <tigetstr@plt+0x1e44>
  401e10:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401e14:	mov	x0, x26
  401e18:	add	x1, x1, #0xa30
  401e1c:	bl	401960 <strcmp@plt>
  401e20:	cbz	w0, 403b10 <tigetstr@plt+0x1fc0>
  401e24:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  401e28:	mov	x0, x26
  401e2c:	add	x1, x1, #0xa08
  401e30:	bl	401960 <strcmp@plt>
  401e34:	cbnz	w0, 403ac4 <tigetstr@plt+0x1f74>
  401e38:	str	w0, [sp, #388]
  401e3c:	b	401c00 <tigetstr@plt+0xb0>
  401e40:	ldrb	w0, [sp, #1051]
  401e44:	tbnz	w0, #2, 403cfc <tigetstr@plt+0x21ac>
  401e48:	orr	w3, w0, #0x4
  401e4c:	mov	w2, #0x5                   	// #5
  401e50:	ldr	x26, [x19, #584]
  401e54:	mov	x1, x20
  401e58:	mov	x0, #0x0                   	// #0
  401e5c:	strb	w3, [sp, #1051]
  401e60:	bl	401a80 <dcgettext@plt>
  401e64:	mov	x1, x0
  401e68:	mov	x0, x26
  401e6c:	bl	405300 <tigetstr@plt+0x37b0>
  401e70:	cmp	w0, #0x8
  401e74:	b.hi	403a7c <tigetstr@plt+0x1f2c>  // b.pmore
  401e78:	str	w0, [sp, #384]
  401e7c:	cbnz	w0, 401c00 <tigetstr@plt+0xb0>
  401e80:	ldrb	w0, [sp, #1051]
  401e84:	tbnz	w0, #1, 403cfc <tigetstr@plt+0x21ac>
  401e88:	ldrb	w1, [sp, #1047]
  401e8c:	orr	w0, w0, #0x2
  401e90:	strb	w0, [sp, #1051]
  401e94:	orr	w0, w1, #0x4
  401e98:	strb	w0, [sp, #1047]
  401e9c:	b	401c00 <tigetstr@plt+0xb0>
  401ea0:	ldrb	w0, [sp, #1051]
  401ea4:	tbnz	w0, #1, 403cfc <tigetstr@plt+0x21ac>
  401ea8:	orr	w3, w0, #0x2
  401eac:	mov	x1, x20
  401eb0:	ldr	x26, [x19, #584]
  401eb4:	mov	w2, #0x5                   	// #5
  401eb8:	mov	x0, #0x0                   	// #0
  401ebc:	strb	w3, [sp, #1051]
  401ec0:	bl	401a80 <dcgettext@plt>
  401ec4:	mov	x1, x0
  401ec8:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  401ecc:	mov	x0, x26
  401ed0:	add	x3, x3, #0xa08
  401ed4:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  401ed8:	mov	x4, #0x0                   	// #0
  401edc:	add	x2, x2, #0x818
  401ee0:	bl	404d90 <tigetstr@plt+0x3240>
  401ee4:	ldrb	w1, [sp, #1047]
  401ee8:	bfi	w1, w0, #2, #1
  401eec:	strb	w1, [sp, #1047]
  401ef0:	b	401c00 <tigetstr@plt+0xb0>
  401ef4:	ldrb	w0, [sp, #1049]
  401ef8:	tbnz	w0, #6, 403cfc <tigetstr@plt+0x21ac>
  401efc:	ldr	x1, [x19, #584]
  401f00:	orr	w0, w0, #0x40
  401f04:	str	x1, [sp, #368]
  401f08:	strb	w0, [sp, #1049]
  401f0c:	b	401c00 <tigetstr@plt+0xb0>
  401f10:	ldrb	w0, [sp, #1049]
  401f14:	tbnz	w0, #7, 403cfc <tigetstr@plt+0x21ac>
  401f18:	ldr	x1, [x19, #584]
  401f1c:	orr	w2, w0, #0xffffff80
  401f20:	mov	x0, x21
  401f24:	strb	w2, [sp, #1049]
  401f28:	bl	4045a8 <tigetstr@plt+0x2a58>
  401f2c:	str	w0, [sp, #364]
  401f30:	b	401c00 <tigetstr@plt+0xb0>
  401f34:	ldrb	w0, [sp, #1049]
  401f38:	tbnz	w0, #5, 403cfc <tigetstr@plt+0x21ac>
  401f3c:	ldr	x1, [x19, #584]
  401f40:	orr	w2, w0, #0x20
  401f44:	mov	x0, x21
  401f48:	strb	w2, [sp, #1049]
  401f4c:	bl	4045a8 <tigetstr@plt+0x2a58>
  401f50:	str	w0, [sp, #364]
  401f54:	b	401c00 <tigetstr@plt+0xb0>
  401f58:	ldrb	w0, [sp, #1049]
  401f5c:	tbnz	w0, #4, 403cfc <tigetstr@plt+0x21ac>
  401f60:	ldr	x1, [x19, #584]
  401f64:	orr	w2, w0, #0x10
  401f68:	mov	x0, x21
  401f6c:	strb	w2, [sp, #1049]
  401f70:	bl	404758 <tigetstr@plt+0x2c08>
  401f74:	str	w0, [sp, #352]
  401f78:	b	401c00 <tigetstr@plt+0xb0>
  401f7c:	ldrb	w0, [sp, #1050]
  401f80:	tbnz	w0, #6, 403cfc <tigetstr@plt+0x21ac>
  401f84:	ldr	x26, [x19, #584]
  401f88:	orr	w0, w0, #0x40
  401f8c:	strb	w0, [sp, #1050]
  401f90:	cbz	x26, 4028a4 <tigetstr@plt+0xd54>
  401f94:	mov	x1, x20
  401f98:	mov	w2, #0x5                   	// #5
  401f9c:	mov	x0, #0x0                   	// #0
  401fa0:	bl	401a80 <dcgettext@plt>
  401fa4:	mov	x1, x0
  401fa8:	mov	x0, x26
  401fac:	bl	405300 <tigetstr@plt+0x37b0>
  401fb0:	sub	w1, w0, #0x1
  401fb4:	cmp	w1, #0x9f
  401fb8:	b.hi	403a7c <tigetstr@plt+0x1f2c>  // b.pmore
  401fbc:	str	w0, [sp, #396]
  401fc0:	b	401c00 <tigetstr@plt+0xb0>
  401fc4:	ldrb	w0, [sp, #1050]
  401fc8:	tbnz	w0, #5, 403cfc <tigetstr@plt+0x21ac>
  401fcc:	ldr	x1, [x19, #584]
  401fd0:	orr	w3, w0, #0x20
  401fd4:	add	x2, sp, #0x190
  401fd8:	mov	x0, x21
  401fdc:	strb	w3, [sp, #1050]
  401fe0:	bl	404248 <tigetstr@plt+0x26f8>
  401fe4:	mov	x3, x22
  401fe8:	mov	x2, x24
  401fec:	mov	x1, x21
  401ff0:	mov	w0, w23
  401ff4:	mov	x4, #0x0                   	// #0
  401ff8:	bl	4017e0 <getopt_long_only@plt>
  401ffc:	cmn	w0, #0x1
  402000:	b.ne	401c20 <tigetstr@plt+0xd0>  // b.any
  402004:	ldr	x0, [sp, #344]
  402008:	cbz	x0, 403010 <tigetstr@plt+0x14c0>
  40200c:	ldr	x0, [sp, #344]
  402010:	add	x2, sp, #0xd0
  402014:	mov	w1, #0x1                   	// #1
  402018:	bl	401780 <setupterm@plt>
  40201c:	cbz	w0, 402038 <tigetstr@plt+0x4e8>
  402020:	ldr	w19, [sp, #208]
  402024:	cbz	w19, 403dcc <tigetstr@plt+0x227c>
  402028:	cmp	w19, #0x1
  40202c:	b.eq	403dac <tigetstr@plt+0x225c>  // b.none
  402030:	cmn	w19, #0x1
  402034:	b.eq	403aa4 <tigetstr@plt+0x1f54>  // b.none
  402038:	ldr	x19, [sp, #344]
  40203c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402040:	mov	x2, #0x3                   	// #3
  402044:	add	x1, x1, #0x4f0
  402048:	mov	x0, x19
  40204c:	bl	4018a0 <strncmp@plt>
  402050:	cbnz	w0, 402928 <tigetstr@plt+0xdd8>
  402054:	mov	w1, #0x1                   	// #1
  402058:	ldrb	w0, [sp, #1047]
  40205c:	bfi	w0, w1, #4, #1
  402060:	strb	w0, [sp, #1047]
  402064:	tbnz	w0, #6, 402b88 <tigetstr@plt+0x1038>
  402068:	ldrsb	w0, [sp, #1047]
  40206c:	tbnz	w0, #31, 403040 <tigetstr@plt+0x14f0>
  402070:	ldrb	w0, [sp, #1048]
  402074:	tbnz	w0, #0, 402948 <tigetstr@plt+0xdf8>
  402078:	tbz	w0, #1, 4020a0 <tigetstr@plt+0x550>
  40207c:	ldrb	w0, [sp, #1046]
  402080:	tbz	w0, #0, 4032e4 <tigetstr@plt+0x1794>
  402084:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  402088:	add	x0, x0, #0x598
  40208c:	bl	401b50 <tigetstr@plt>
  402090:	cmn	x0, #0x1
  402094:	b.eq	4032f8 <tigetstr@plt+0x17a8>  // b.none
  402098:	bl	4017a0 <putp@plt>
  40209c:	ldrb	w0, [sp, #1048]
  4020a0:	tbz	w0, #2, 4020d4 <tigetstr@plt+0x584>
  4020a4:	ldrb	w2, [sp, #1046]
  4020a8:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  4020ac:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4020b0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4020b4:	ldr	x3, [x19, #600]
  4020b8:	tst	x2, #0x2
  4020bc:	add	x1, x1, #0x920
  4020c0:	add	x0, x0, #0x918
  4020c4:	csel	x0, x0, x1, ne  // ne = any
  4020c8:	mov	x2, #0x5                   	// #5
  4020cc:	mov	x1, #0x1                   	// #1
  4020d0:	bl	401a00 <fwrite@plt>
  4020d4:	ldrb	w0, [sp, #1050]
  4020d8:	tbnz	w0, #3, 402ba4 <tigetstr@plt+0x1054>
  4020dc:	ldrsb	w0, [sp, #1050]
  4020e0:	tbnz	w0, #31, 40329c <tigetstr@plt+0x174c>
  4020e4:	ldrb	w0, [sp, #1048]
  4020e8:	tbz	w0, #3, 402104 <tigetstr@plt+0x5b4>
  4020ec:	ldrb	w0, [sp, #1047]
  4020f0:	tbz	w0, #4, 403300 <tigetstr@plt+0x17b0>
  4020f4:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4020f8:	add	x0, x0, #0x5c8
  4020fc:	bl	401ac0 <printf@plt>
  402100:	ldrb	w0, [sp, #1048]
  402104:	tbnz	w0, #4, 40299c <tigetstr@plt+0xe4c>
  402108:	tbnz	w0, #5, 4029c4 <tigetstr@plt+0xe74>
  40210c:	ldrb	w0, [sp, #1050]
  402110:	tbnz	w0, #0, 402968 <tigetstr@plt+0xe18>
  402114:	tbnz	w0, #1, 402984 <tigetstr@plt+0xe34>
  402118:	ldrb	w0, [sp, #1051]
  40211c:	tbz	w0, #0, 402150 <tigetstr@plt+0x600>
  402120:	ldrb	w2, [sp, #1047]
  402124:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402128:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40212c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402130:	ldr	x3, [x19, #600]
  402134:	tst	x2, #0x2
  402138:	add	x1, x1, #0x950
  40213c:	add	x0, x0, #0x948
  402140:	csel	x0, x0, x1, ne  // ne = any
  402144:	mov	x2, #0x5                   	// #5
  402148:	mov	x1, #0x1                   	// #1
  40214c:	bl	401a00 <fwrite@plt>
  402150:	ldrb	w0, [sp, #1048]
  402154:	tbz	w0, #6, 402184 <tigetstr@plt+0x634>
  402158:	ldrb	w0, [sp, #1046]
  40215c:	tbnz	w0, #2, 40338c <tigetstr@plt+0x183c>
  402160:	ldrb	w0, [sp, #1047]
  402164:	tbz	w0, #4, 403354 <tigetstr@plt+0x1804>
  402168:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  40216c:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  402170:	mov	x2, #0x5                   	// #5
  402174:	add	x0, x0, #0x618
  402178:	ldr	x3, [x19, #600]
  40217c:	mov	x1, #0x1                   	// #1
  402180:	bl	401a00 <fwrite@plt>
  402184:	ldrb	w0, [sp, #1050]
  402188:	tbz	w0, #2, 4021b8 <tigetstr@plt+0x668>
  40218c:	ldrb	w0, [sp, #1046]
  402190:	tbnz	w0, #3, 4033ac <tigetstr@plt+0x185c>
  402194:	ldrb	w0, [sp, #1047]
  402198:	tbz	w0, #4, 403370 <tigetstr@plt+0x1820>
  40219c:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  4021a0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4021a4:	mov	x2, #0x5                   	// #5
  4021a8:	add	x0, x0, #0x618
  4021ac:	ldr	x3, [x19, #600]
  4021b0:	mov	x1, #0x1                   	// #1
  4021b4:	bl	401a00 <fwrite@plt>
  4021b8:	ldrsb	w0, [sp, #1048]
  4021bc:	tbnz	w0, #31, 402b58 <tigetstr@plt+0x1008>
  4021c0:	ldrb	w0, [sp, #1049]
  4021c4:	tbz	w0, #0, 4021f8 <tigetstr@plt+0x6a8>
  4021c8:	ldrb	w0, [sp, #1046]
  4021cc:	tbnz	w0, #5, 4033e0 <tigetstr@plt+0x1890>
  4021d0:	ldrb	w0, [sp, #1047]
  4021d4:	tbz	w0, #4, 403334 <tigetstr@plt+0x17e4>
  4021d8:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  4021dc:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4021e0:	mov	x2, #0x5                   	// #5
  4021e4:	add	x0, x0, #0x640
  4021e8:	ldr	x3, [x19, #600]
  4021ec:	mov	x1, #0x1                   	// #1
  4021f0:	bl	401a00 <fwrite@plt>
  4021f4:	ldrb	w0, [sp, #1049]
  4021f8:	tbz	w0, #1, 40222c <tigetstr@plt+0x6dc>
  4021fc:	ldrb	w2, [sp, #1046]
  402200:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402204:	add	x1, x1, #0x960
  402208:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40220c:	add	x0, x0, #0x958
  402210:	tst	x2, #0x40
  402214:	csel	x0, x0, x1, ne  // ne = any
  402218:	bl	401b50 <tigetstr@plt>
  40221c:	cmn	x0, #0x1
  402220:	b.eq	403c18 <tigetstr@plt+0x20c8>  // b.none
  402224:	bl	4017a0 <putp@plt>
  402228:	ldrb	w0, [sp, #1049]
  40222c:	tbnz	w0, #2, 402af8 <tigetstr@plt+0xfa8>
  402230:	tbz	w0, #3, 402260 <tigetstr@plt+0x710>
  402234:	ldrb	w2, [sp, #1047]
  402238:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40223c:	add	x1, x1, #0x8c8
  402240:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402244:	add	x0, x0, #0x968
  402248:	tst	x2, #0x8
  40224c:	csel	x0, x0, x1, ne  // ne = any
  402250:	bl	401b50 <tigetstr@plt>
  402254:	cmn	x0, #0x1
  402258:	b.eq	403a24 <tigetstr@plt+0x1ed4>  // b.none
  40225c:	bl	4017a0 <putp@plt>
  402260:	ldrb	w0, [sp, #1050]
  402264:	tbz	w0, #4, 4022b4 <tigetstr@plt+0x764>
  402268:	ldr	w1, [sp, #400]
  40226c:	cmn	w1, #0x1
  402270:	b.eq	403b1c <tigetstr@plt+0x1fcc>  // b.none
  402274:	cmp	w1, #0x0
  402278:	b.le	4022a0 <tigetstr@plt+0x750>
  40227c:	adrp	x20, 407000 <tigetstr@plt+0x54b0>
  402280:	add	x19, sp, #0x158
  402284:	add	x20, x20, #0x680
  402288:	add	x19, x19, #0x4
  40228c:	mov	x0, x20
  402290:	bl	401ac0 <printf@plt>
  402294:	ldr	w1, [x19, #56]
  402298:	cmp	w1, #0x0
  40229c:	b.gt	402288 <tigetstr@plt+0x738>
  4022a0:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  4022a4:	mov	w0, #0xd                   	// #13
  4022a8:	ldr	x1, [x19, #600]
  4022ac:	bl	4017b0 <putc@plt>
  4022b0:	ldrb	w0, [sp, #1050]
  4022b4:	tbnz	w0, #5, 402a28 <tigetstr@plt+0xed8>
  4022b8:	tbnz	w0, #6, 402a88 <tigetstr@plt+0xf38>
  4022bc:	ldrb	w0, [sp, #1049]
  4022c0:	tbnz	w0, #4, 402f1c <tigetstr@plt+0x13cc>
  4022c4:	ldrb	w0, [sp, #1051]
  4022c8:	tbnz	w0, #3, 4029e8 <tigetstr@plt+0xe98>
  4022cc:	tbnz	w0, #4, 402a14 <tigetstr@plt+0xec4>
  4022d0:	ldrb	w0, [sp, #1049]
  4022d4:	mov	w1, #0xa0                  	// #160
  4022d8:	tst	w1, w0
  4022dc:	b.ne	402bec <tigetstr@plt+0x109c>  // b.any
  4022e0:	ldrb	w0, [sp, #1051]
  4022e4:	tbnz	w0, #1, 402fc4 <tigetstr@plt+0x1474>
  4022e8:	ldr	w0, [sp, #384]
  4022ec:	cbnz	w0, 402f80 <tigetstr@plt+0x1430>
  4022f0:	ldrb	w0, [sp, #1051]
  4022f4:	tbnz	w0, #5, 402b14 <tigetstr@plt+0xfc4>
  4022f8:	tbnz	w0, #6, 402b30 <tigetstr@plt+0xfe0>
  4022fc:	mov	w0, #0x0                   	// #0
  402300:	ldp	x29, x30, [sp]
  402304:	ldp	x19, x20, [sp, #16]
  402308:	ldp	x21, x22, [sp, #32]
  40230c:	ldp	x23, x24, [sp, #48]
  402310:	ldp	x25, x26, [sp, #64]
  402314:	add	sp, sp, #0x420
  402318:	ret
  40231c:	ldrb	w0, [sp, #1050]
  402320:	tbnz	w0, #4, 403cfc <tigetstr@plt+0x21ac>
  402324:	ldr	x1, [x19, #584]
  402328:	orr	w3, w0, #0x10
  40232c:	b	401fd4 <tigetstr@plt+0x484>
  402330:	ldrb	w0, [sp, #1049]
  402334:	tbnz	w0, #3, 403cfc <tigetstr@plt+0x21ac>
  402338:	ldr	x26, [x19, #584]
  40233c:	orr	w0, w0, #0x8
  402340:	strb	w0, [sp, #1049]
  402344:	cbz	x26, 402894 <tigetstr@plt+0xd44>
  402348:	mov	x1, x20
  40234c:	mov	w2, #0x5                   	// #5
  402350:	mov	x0, #0x0                   	// #0
  402354:	bl	401a80 <dcgettext@plt>
  402358:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  40235c:	mov	x1, x0
  402360:	add	x3, x3, #0xa10
  402364:	mov	x0, x26
  402368:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  40236c:	mov	x4, #0x0                   	// #0
  402370:	add	x2, x2, #0xa18
  402374:	bl	404d90 <tigetstr@plt+0x3240>
  402378:	ldrb	w1, [sp, #1047]
  40237c:	bfi	w1, w0, #3, #1
  402380:	strb	w1, [sp, #1047]
  402384:	b	401c00 <tigetstr@plt+0xb0>
  402388:	ldrb	w0, [sp, #1049]
  40238c:	tbnz	w0, #2, 403cfc <tigetstr@plt+0x21ac>
  402390:	orr	w0, w0, #0x4
  402394:	strb	w0, [sp, #1049]
  402398:	b	401c00 <tigetstr@plt+0xb0>
  40239c:	ldrb	w0, [sp, #1049]
  4023a0:	tbnz	w0, #1, 403cfc <tigetstr@plt+0x21ac>
  4023a4:	orr	w3, w0, #0x2
  4023a8:	mov	x1, x20
  4023ac:	ldr	x26, [x19, #584]
  4023b0:	mov	w2, #0x5                   	// #5
  4023b4:	mov	x0, #0x0                   	// #0
  4023b8:	strb	w3, [sp, #1049]
  4023bc:	bl	401a80 <dcgettext@plt>
  4023c0:	mov	x1, x0
  4023c4:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  4023c8:	mov	x0, x26
  4023cc:	add	x3, x3, #0xa08
  4023d0:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4023d4:	mov	x4, #0x0                   	// #0
  4023d8:	add	x2, x2, #0x818
  4023dc:	bl	404d90 <tigetstr@plt+0x3240>
  4023e0:	ldrb	w1, [sp, #1046]
  4023e4:	bfi	w1, w0, #6, #1
  4023e8:	strb	w1, [sp, #1046]
  4023ec:	b	401c00 <tigetstr@plt+0xb0>
  4023f0:	ldrb	w0, [sp, #1049]
  4023f4:	tbnz	w0, #0, 403cfc <tigetstr@plt+0x21ac>
  4023f8:	orr	w3, w0, #0x1
  4023fc:	mov	x1, x20
  402400:	ldr	x26, [x19, #584]
  402404:	mov	w2, #0x5                   	// #5
  402408:	mov	x0, #0x0                   	// #0
  40240c:	strb	w3, [sp, #1049]
  402410:	bl	401a80 <dcgettext@plt>
  402414:	mov	x1, x0
  402418:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  40241c:	mov	x0, x26
  402420:	add	x3, x3, #0xa08
  402424:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402428:	mov	x4, #0x0                   	// #0
  40242c:	add	x2, x2, #0x818
  402430:	bl	404d90 <tigetstr@plt+0x3240>
  402434:	ldrb	w1, [sp, #1046]
  402438:	bfi	w1, w0, #5, #1
  40243c:	strb	w1, [sp, #1046]
  402440:	b	401c00 <tigetstr@plt+0xb0>
  402444:	ldrb	w0, [sp, #1048]
  402448:	tbnz	w0, #7, 403cfc <tigetstr@plt+0x21ac>
  40244c:	orr	w3, w0, #0xffffff80
  402450:	mov	x1, x20
  402454:	ldr	x26, [x19, #584]
  402458:	mov	w2, #0x5                   	// #5
  40245c:	mov	x0, #0x0                   	// #0
  402460:	strb	w3, [sp, #1048]
  402464:	bl	401a80 <dcgettext@plt>
  402468:	mov	x1, x0
  40246c:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402470:	mov	x0, x26
  402474:	add	x3, x3, #0xa08
  402478:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  40247c:	mov	x4, #0x0                   	// #0
  402480:	add	x2, x2, #0x818
  402484:	bl	404d90 <tigetstr@plt+0x3240>
  402488:	ldrb	w1, [sp, #1046]
  40248c:	bfi	w1, w0, #4, #1
  402490:	strb	w1, [sp, #1046]
  402494:	b	401c00 <tigetstr@plt+0xb0>
  402498:	ldrb	w0, [sp, #1050]
  40249c:	tbnz	w0, #2, 403cfc <tigetstr@plt+0x21ac>
  4024a0:	orr	w3, w0, #0x4
  4024a4:	mov	x1, x20
  4024a8:	ldr	x26, [x19, #584]
  4024ac:	mov	w2, #0x5                   	// #5
  4024b0:	mov	x0, #0x0                   	// #0
  4024b4:	strb	w3, [sp, #1050]
  4024b8:	bl	401a80 <dcgettext@plt>
  4024bc:	mov	x1, x0
  4024c0:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  4024c4:	mov	x0, x26
  4024c8:	add	x3, x3, #0xa08
  4024cc:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4024d0:	mov	x4, #0x0                   	// #0
  4024d4:	add	x2, x2, #0x818
  4024d8:	bl	404d90 <tigetstr@plt+0x3240>
  4024dc:	ldrb	w1, [sp, #1046]
  4024e0:	bfi	w1, w0, #3, #1
  4024e4:	strb	w1, [sp, #1046]
  4024e8:	b	401c00 <tigetstr@plt+0xb0>
  4024ec:	ldrb	w0, [sp, #1048]
  4024f0:	tbnz	w0, #6, 403cfc <tigetstr@plt+0x21ac>
  4024f4:	orr	w3, w0, #0x40
  4024f8:	mov	x1, x20
  4024fc:	ldr	x26, [x19, #584]
  402500:	mov	w2, #0x5                   	// #5
  402504:	mov	x0, #0x0                   	// #0
  402508:	strb	w3, [sp, #1048]
  40250c:	bl	401a80 <dcgettext@plt>
  402510:	mov	x1, x0
  402514:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402518:	mov	x0, x26
  40251c:	add	x3, x3, #0xa08
  402520:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402524:	mov	x4, #0x0                   	// #0
  402528:	add	x2, x2, #0x818
  40252c:	bl	404d90 <tigetstr@plt+0x3240>
  402530:	ldrb	w1, [sp, #1046]
  402534:	bfi	w1, w0, #2, #1
  402538:	strb	w1, [sp, #1046]
  40253c:	b	401c00 <tigetstr@plt+0xb0>
  402540:	ldrb	w0, [sp, #1051]
  402544:	tbnz	w0, #0, 403cfc <tigetstr@plt+0x21ac>
  402548:	orr	w3, w0, #0x1
  40254c:	mov	x1, x20
  402550:	ldr	x26, [x19, #584]
  402554:	mov	w2, #0x5                   	// #5
  402558:	mov	x0, #0x0                   	// #0
  40255c:	strb	w3, [sp, #1051]
  402560:	bl	401a80 <dcgettext@plt>
  402564:	mov	x1, x0
  402568:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  40256c:	mov	x0, x26
  402570:	add	x3, x3, #0xa08
  402574:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402578:	mov	x4, #0x0                   	// #0
  40257c:	add	x2, x2, #0x818
  402580:	bl	404d90 <tigetstr@plt+0x3240>
  402584:	ldrb	w1, [sp, #1047]
  402588:	bfi	w1, w0, #1, #1
  40258c:	strb	w1, [sp, #1047]
  402590:	b	401c00 <tigetstr@plt+0xb0>
  402594:	ldrb	w0, [sp, #1050]
  402598:	tbnz	w0, #1, 403cfc <tigetstr@plt+0x21ac>
  40259c:	orr	w1, w0, #0x2
  4025a0:	mov	x0, x21
  4025a4:	strb	w1, [sp, #1050]
  4025a8:	bl	404398 <tigetstr@plt+0x2848>
  4025ac:	ldrb	w1, [sp, #1045]
  4025b0:	bfi	w1, w0, #4, #4
  4025b4:	strb	w1, [sp, #1045]
  4025b8:	b	401c00 <tigetstr@plt+0xb0>
  4025bc:	ldrb	w0, [sp, #1050]
  4025c0:	tbnz	w0, #0, 403cfc <tigetstr@plt+0x21ac>
  4025c4:	orr	w1, w0, #0x1
  4025c8:	mov	x0, x21
  4025cc:	strb	w1, [sp, #1050]
  4025d0:	bl	404398 <tigetstr@plt+0x2848>
  4025d4:	ldrb	w1, [sp, #1045]
  4025d8:	bfxil	w1, w0, #0, #4
  4025dc:	strb	w1, [sp, #1045]
  4025e0:	b	401c00 <tigetstr@plt+0xb0>
  4025e4:	ldrb	w1, [sp, #1048]
  4025e8:	tbnz	w1, #5, 403cfc <tigetstr@plt+0x21ac>
  4025ec:	ldr	x0, [x19, #584]
  4025f0:	orr	w1, w1, #0x20
  4025f4:	strb	w1, [sp, #1048]
  4025f8:	bl	404080 <tigetstr@plt+0x2530>
  4025fc:	ldrb	w1, [sp, #1044]
  402600:	bfi	w1, w0, #4, #4
  402604:	strb	w1, [sp, #1044]
  402608:	b	401c00 <tigetstr@plt+0xb0>
  40260c:	ldrb	w1, [sp, #1048]
  402610:	tbnz	w1, #4, 403cfc <tigetstr@plt+0x21ac>
  402614:	ldr	x0, [x19, #584]
  402618:	orr	w1, w1, #0x10
  40261c:	strb	w1, [sp, #1048]
  402620:	bl	404080 <tigetstr@plt+0x2530>
  402624:	ldrb	w1, [sp, #1044]
  402628:	bfxil	w1, w0, #0, #4
  40262c:	strb	w1, [sp, #1044]
  402630:	b	401c00 <tigetstr@plt+0xb0>
  402634:	ldrb	w0, [sp, #1048]
  402638:	tbnz	w0, #3, 403cfc <tigetstr@plt+0x21ac>
  40263c:	orr	w0, w0, #0x8
  402640:	strb	w0, [sp, #1048]
  402644:	b	401c00 <tigetstr@plt+0xb0>
  402648:	ldrb	w0, [sp, #1048]
  40264c:	tbnz	w0, #2, 403cfc <tigetstr@plt+0x21ac>
  402650:	orr	w3, w0, #0x4
  402654:	mov	x1, x20
  402658:	ldr	x26, [x19, #584]
  40265c:	mov	w2, #0x5                   	// #5
  402660:	mov	x0, #0x0                   	// #0
  402664:	strb	w3, [sp, #1048]
  402668:	bl	401a80 <dcgettext@plt>
  40266c:	mov	x1, x0
  402670:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402674:	mov	x0, x26
  402678:	add	x3, x3, #0xa08
  40267c:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402680:	mov	x4, #0x0                   	// #0
  402684:	add	x2, x2, #0x818
  402688:	bl	404d90 <tigetstr@plt+0x3240>
  40268c:	ldrb	w1, [sp, #1046]
  402690:	bfi	w1, w0, #1, #1
  402694:	strb	w1, [sp, #1046]
  402698:	b	401c00 <tigetstr@plt+0xb0>
  40269c:	ldrb	w0, [sp, #1050]
  4026a0:	tbnz	w0, #7, 403cfc <tigetstr@plt+0x21ac>
  4026a4:	orr	w3, w0, #0xffffff80
  4026a8:	mov	x1, x20
  4026ac:	ldr	x26, [x19, #584]
  4026b0:	mov	w2, #0x5                   	// #5
  4026b4:	mov	x0, #0x0                   	// #0
  4026b8:	strb	w3, [sp, #1050]
  4026bc:	bl	401a80 <dcgettext@plt>
  4026c0:	mov	x1, x0
  4026c4:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  4026c8:	mov	x0, x26
  4026cc:	add	x3, x3, #0xa08
  4026d0:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  4026d4:	mov	x4, #0x0                   	// #0
  4026d8:	add	x2, x2, #0x818
  4026dc:	bl	404d90 <tigetstr@plt+0x3240>
  4026e0:	ldrb	w1, [sp, #1047]
  4026e4:	bfxil	w1, w0, #0, #1
  4026e8:	strb	w1, [sp, #1047]
  4026ec:	b	401c00 <tigetstr@plt+0xb0>
  4026f0:	ldrb	w0, [sp, #1050]
  4026f4:	tbnz	w0, #3, 403cfc <tigetstr@plt+0x21ac>
  4026f8:	orr	w3, w0, #0x8
  4026fc:	mov	x1, x20
  402700:	ldr	x26, [x19, #584]
  402704:	mov	w2, #0x5                   	// #5
  402708:	mov	x0, #0x0                   	// #0
  40270c:	strb	w3, [sp, #1050]
  402710:	bl	401a80 <dcgettext@plt>
  402714:	mov	x1, x0
  402718:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  40271c:	mov	x0, x26
  402720:	add	x3, x3, #0xa08
  402724:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402728:	mov	x4, #0x0                   	// #0
  40272c:	add	x2, x2, #0x818
  402730:	bl	404d90 <tigetstr@plt+0x3240>
  402734:	ldrb	w1, [sp, #1046]
  402738:	bfi	w1, w0, #7, #1
  40273c:	strb	w1, [sp, #1046]
  402740:	b	401c00 <tigetstr@plt+0xb0>
  402744:	ldrb	w0, [sp, #1048]
  402748:	tbnz	w0, #1, 403cfc <tigetstr@plt+0x21ac>
  40274c:	orr	w3, w0, #0x2
  402750:	mov	x1, x20
  402754:	ldr	x26, [x19, #584]
  402758:	mov	w2, #0x5                   	// #5
  40275c:	mov	x0, #0x0                   	// #0
  402760:	strb	w3, [sp, #1048]
  402764:	bl	401a80 <dcgettext@plt>
  402768:	mov	x1, x0
  40276c:	adrp	x3, 406000 <tigetstr@plt+0x44b0>
  402770:	mov	x0, x26
  402774:	add	x3, x3, #0xa08
  402778:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  40277c:	mov	x4, #0x0                   	// #0
  402780:	add	x2, x2, #0x818
  402784:	bl	404d90 <tigetstr@plt+0x3240>
  402788:	ldrb	w1, [sp, #1046]
  40278c:	bfxil	w1, w0, #0, #1
  402790:	strb	w1, [sp, #1046]
  402794:	b	401c00 <tigetstr@plt+0xb0>
  402798:	ldrb	w0, [sp, #1048]
  40279c:	tbnz	w0, #0, 403cfc <tigetstr@plt+0x21ac>
  4027a0:	orr	w0, w0, #0x1
  4027a4:	strb	w0, [sp, #1048]
  4027a8:	b	401c00 <tigetstr@plt+0xb0>
  4027ac:	ldrb	w0, [sp, #1047]
  4027b0:	tbnz	w0, #7, 403cfc <tigetstr@plt+0x21ac>
  4027b4:	orr	w0, w0, #0xffffff80
  4027b8:	strb	w0, [sp, #1047]
  4027bc:	b	401c00 <tigetstr@plt+0xb0>
  4027c0:	ldrb	w0, [sp, #1047]
  4027c4:	tbnz	w0, #6, 403cfc <tigetstr@plt+0x21ac>
  4027c8:	orr	w0, w0, #0x40
  4027cc:	strb	w0, [sp, #1047]
  4027d0:	b	401c00 <tigetstr@plt+0xb0>
  4027d4:	ldrb	w0, [sp, #1047]
  4027d8:	tbnz	w0, #5, 403cfc <tigetstr@plt+0x21ac>
  4027dc:	ldr	x1, [x19, #584]
  4027e0:	orr	w0, w0, #0x20
  4027e4:	str	x1, [sp, #344]
  4027e8:	strb	w0, [sp, #1047]
  4027ec:	b	401c00 <tigetstr@plt+0xb0>
  4027f0:	cmp	w0, w1
  4027f4:	b.eq	401c60 <tigetstr@plt+0x110>  // b.none
  4027f8:	adrp	x20, 419000 <tigetstr@plt+0x174b0>
  4027fc:	mov	w2, #0x5                   	// #5
  402800:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402804:	mov	x0, #0x0                   	// #0
  402808:	ldr	x19, [x20, #576]
  40280c:	add	x1, x1, #0x9d8
  402810:	bl	401a80 <dcgettext@plt>
  402814:	adrp	x21, 407000 <tigetstr@plt+0x54b0>
  402818:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  40281c:	mov	x1, x0
  402820:	add	x21, x21, #0x828
  402824:	mov	x0, x19
  402828:	ldr	x2, [x2, #608]
  40282c:	adrp	x19, 406000 <tigetstr@plt+0x44b0>
  402830:	add	x19, x19, #0x8f0
  402834:	mov	x24, #0x0                   	// #0
  402838:	adrp	x23, 406000 <tigetstr@plt+0x44b0>
  40283c:	bl	401b00 <fprintf@plt>
  402840:	ldr	w3, [x26, x24]
  402844:	cbz	w3, 402880 <tigetstr@plt+0xd30>
  402848:	mov	x2, x19
  40284c:	mov	x0, x22
  402850:	b	40285c <tigetstr@plt+0xd0c>
  402854:	ldr	x2, [x0, #32]!
  402858:	cbz	x2, 403af0 <tigetstr@plt+0x1fa0>
  40285c:	ldr	w1, [x0, #24]
  402860:	cmp	w3, w1
  402864:	b.ne	402854 <tigetstr@plt+0xd04>  // b.any
  402868:	ldr	x0, [x20, #576]
  40286c:	mov	x1, x21
  402870:	bl	401b00 <fprintf@plt>
  402874:	add	x24, x24, #0x4
  402878:	cmp	x24, #0x3c
  40287c:	b.ne	402840 <tigetstr@plt+0xcf0>  // b.any
  402880:	ldr	x1, [x20, #576]
  402884:	mov	w0, #0xa                   	// #10
  402888:	bl	4017d0 <fputc@plt>
  40288c:	mov	w0, #0x1                   	// #1
  402890:	bl	401760 <exit@plt>
  402894:	ldrb	w0, [sp, #1047]
  402898:	orr	w0, w0, #0x8
  40289c:	strb	w0, [sp, #1047]
  4028a0:	b	401c00 <tigetstr@plt+0xb0>
  4028a4:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  4028a8:	ldr	w0, [x1, #592]
  4028ac:	ldr	x26, [x21, w0, sxtw #3]
  4028b0:	cbz	x26, 403a44 <tigetstr@plt+0x1ef4>
  4028b4:	ldrsb	w2, [x26]
  4028b8:	cmp	w2, #0x2d
  4028bc:	b.eq	403a44 <tigetstr@plt+0x1ef4>  // b.none
  4028c0:	add	w0, w0, #0x1
  4028c4:	str	w0, [x1, #592]
  4028c8:	b	401f94 <tigetstr@plt+0x444>
  4028cc:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  4028d0:	ldr	w0, [x1, #592]
  4028d4:	ldr	x26, [x21, w0, sxtw #3]
  4028d8:	cbz	x26, 403a2c <tigetstr@plt+0x1edc>
  4028dc:	ldrsb	w2, [x26]
  4028e0:	cmp	w2, #0x2d
  4028e4:	b.eq	403a2c <tigetstr@plt+0x1edc>  // b.none
  4028e8:	add	w0, w0, #0x1
  4028ec:	str	w0, [x1, #592]
  4028f0:	b	401d70 <tigetstr@plt+0x220>
  4028f4:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  4028f8:	ldr	w0, [x1, #592]
  4028fc:	ldr	x26, [x21, w0, sxtw #3]
  402900:	cbz	x26, 403a38 <tigetstr@plt+0x1ee8>
  402904:	ldrsb	w2, [x26]
  402908:	cmp	w2, #0x2d
  40290c:	b.eq	403a38 <tigetstr@plt+0x1ee8>  // b.none
  402910:	add	w0, w0, #0x1
  402914:	str	w0, [x1, #592]
  402918:	b	401d34 <tigetstr@plt+0x1e4>
  40291c:	mov	w0, #0x1                   	// #1
  402920:	str	w0, [sp, #388]
  402924:	b	401c00 <tigetstr@plt+0xb0>
  402928:	mov	x0, x19
  40292c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402930:	mov	x2, #0x5                   	// #5
  402934:	add	x1, x1, #0x4f8
  402938:	bl	4018a0 <strncmp@plt>
  40293c:	cmp	w0, #0x0
  402940:	cset	w1, eq  // eq = none
  402944:	b	402058 <tigetstr@plt+0x508>
  402948:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  40294c:	add	x0, x0, #0x590
  402950:	bl	401b50 <tigetstr@plt>
  402954:	cmn	x0, #0x1
  402958:	b.eq	403c20 <tigetstr@plt+0x20d0>  // b.none
  40295c:	bl	4017a0 <putp@plt>
  402960:	ldrb	w0, [sp, #1048]
  402964:	b	402078 <tigetstr@plt+0x528>
  402968:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40296c:	add	x0, sp, #0x158
  402970:	add	x1, x1, #0x5f0
  402974:	bl	403f40 <tigetstr@plt+0x23f0>
  402978:	cbnz	w0, 4039e4 <tigetstr@plt+0x1e94>
  40297c:	ldrb	w0, [sp, #1050]
  402980:	tbz	w0, #1, 402118 <tigetstr@plt+0x5c8>
  402984:	ldrb	w1, [sp, #1045]
  402988:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  40298c:	add	x0, x0, #0x608
  402990:	ubfx	x1, x1, #4, #4
  402994:	bl	401ac0 <printf@plt>
  402998:	b	402118 <tigetstr@plt+0x5c8>
  40299c:	ldrb	w1, [sp, #1044]
  4029a0:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  4029a4:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4029a8:	add	x2, x2, #0x5d8
  4029ac:	and	w1, w1, #0xf
  4029b0:	add	x0, x0, #0x5e0
  4029b4:	add	w1, w1, #0x30
  4029b8:	bl	401ac0 <printf@plt>
  4029bc:	ldrb	w0, [sp, #1048]
  4029c0:	tbz	w0, #5, 40210c <tigetstr@plt+0x5bc>
  4029c4:	ldrb	w1, [sp, #1044]
  4029c8:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  4029cc:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4029d0:	add	x2, x2, #0x5d8
  4029d4:	add	x0, x0, #0x5e8
  4029d8:	ubfx	x1, x1, #4, #4
  4029dc:	add	w1, w1, #0x30
  4029e0:	bl	401ac0 <printf@plt>
  4029e4:	b	40210c <tigetstr@plt+0x5bc>
  4029e8:	ldr	w3, [sp, #388]
  4029ec:	mov	w4, #0xa                   	// #10
  4029f0:	add	x2, sp, #0xd0
  4029f4:	mov	x1, #0x541c                	// #21532
  4029f8:	mov	w0, #0x0                   	// #0
  4029fc:	strb	w4, [sp, #208]
  402a00:	strb	w3, [sp, #209]
  402a04:	bl	401b20 <ioctl@plt>
  402a08:	cbnz	w0, 4039c4 <tigetstr@plt+0x1e74>
  402a0c:	ldrb	w0, [sp, #1051]
  402a10:	tbz	w0, #4, 4022d0 <tigetstr@plt+0x780>
  402a14:	ldr	w1, [sp, #392]
  402a18:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  402a1c:	add	x0, x0, #0x750
  402a20:	bl	401ac0 <printf@plt>
  402a24:	b	4022d0 <tigetstr@plt+0x780>
  402a28:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402a2c:	add	x0, sp, #0x158
  402a30:	add	x1, x1, #0x688
  402a34:	bl	403f40 <tigetstr@plt+0x23f0>
  402a38:	cbz	w0, 402a80 <tigetstr@plt+0xf30>
  402a3c:	ldr	w0, [sp, #400]
  402a40:	cmn	w0, #0x1
  402a44:	b.eq	403a5c <tigetstr@plt+0x1f0c>  // b.none
  402a48:	adrp	x20, 407000 <tigetstr@plt+0x54b0>
  402a4c:	add	x19, sp, #0x158
  402a50:	add	x20, x20, #0x6a0
  402a54:	b	402a60 <tigetstr@plt+0xf10>
  402a58:	mov	x0, x20
  402a5c:	bl	401ac0 <printf@plt>
  402a60:	ldr	w1, [x19, #56]
  402a64:	add	x19, x19, #0x4
  402a68:	cmp	w1, #0x0
  402a6c:	b.gt	402a58 <tigetstr@plt+0xf08>
  402a70:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402a74:	ldr	x1, [x19, #600]
  402a78:	mov	w0, #0xd                   	// #13
  402a7c:	bl	4017b0 <putc@plt>
  402a80:	ldrb	w0, [sp, #1050]
  402a84:	tbz	w0, #6, 4022bc <tigetstr@plt+0x76c>
  402a88:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402a8c:	add	x0, sp, #0x158
  402a90:	add	x1, x1, #0x6b0
  402a94:	bl	403f40 <tigetstr@plt+0x23f0>
  402a98:	cbz	w0, 4022bc <tigetstr@plt+0x76c>
  402a9c:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402aa0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  402aa4:	mov	x2, #0x5                   	// #5
  402aa8:	add	x0, x0, #0x6c0
  402aac:	ldr	x3, [x19, #600]
  402ab0:	mov	x1, #0x1                   	// #1
  402ab4:	adrp	x21, 407000 <tigetstr@plt+0x54b0>
  402ab8:	add	x21, x21, #0x6c8
  402abc:	bl	401a00 <fwrite@plt>
  402ac0:	ldr	w20, [sp, #396]
  402ac4:	add	w20, w20, #0x1
  402ac8:	b	402ae0 <tigetstr@plt+0xf90>
  402acc:	ldr	w1, [sp, #396]
  402ad0:	mov	x0, x21
  402ad4:	bl	401ac0 <printf@plt>
  402ad8:	ldr	w0, [sp, #396]
  402adc:	add	w20, w20, w0
  402ae0:	cmp	w20, #0xa0
  402ae4:	b.le	402acc <tigetstr@plt+0xf7c>
  402ae8:	ldr	x1, [x19, #600]
  402aec:	mov	w0, #0xd                   	// #13
  402af0:	bl	4017b0 <putc@plt>
  402af4:	b	4022bc <tigetstr@plt+0x76c>
  402af8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402afc:	add	x0, sp, #0x158
  402b00:	add	x1, x1, #0x648
  402b04:	bl	403f40 <tigetstr@plt+0x23f0>
  402b08:	cbnz	w0, 4039a0 <tigetstr@plt+0x1e50>
  402b0c:	ldrb	w0, [sp, #1049]
  402b10:	b	402230 <tigetstr@plt+0x6e0>
  402b14:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402b18:	add	x0, sp, #0x158
  402b1c:	add	x1, x1, #0x7f0
  402b20:	bl	403f40 <tigetstr@plt+0x23f0>
  402b24:	cbnz	w0, 403a00 <tigetstr@plt+0x1eb0>
  402b28:	ldrb	w0, [sp, #1051]
  402b2c:	tbz	w0, #6, 4022fc <tigetstr@plt+0x7ac>
  402b30:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402b34:	add	x0, sp, #0x158
  402b38:	add	x1, x1, #0x810
  402b3c:	bl	403f40 <tigetstr@plt+0x23f0>
  402b40:	cbz	w0, 4022fc <tigetstr@plt+0x7ac>
  402b44:	ldr	w1, [sp, #360]
  402b48:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  402b4c:	add	x0, x0, #0x818
  402b50:	bl	401ac0 <printf@plt>
  402b54:	b	4022fc <tigetstr@plt+0x7ac>
  402b58:	ldrb	w0, [sp, #1046]
  402b5c:	tbnz	w0, #4, 403418 <tigetstr@plt+0x18c8>
  402b60:	ldrb	w0, [sp, #1047]
  402b64:	tbz	w0, #4, 4033fc <tigetstr@plt+0x18ac>
  402b68:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402b6c:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  402b70:	mov	x2, #0x5                   	// #5
  402b74:	mov	x1, #0x1                   	// #1
  402b78:	ldr	x3, [x19, #600]
  402b7c:	add	x0, x0, #0x630
  402b80:	bl	401a00 <fwrite@plt>
  402b84:	b	4021c0 <tigetstr@plt+0x670>
  402b88:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  402b8c:	add	x0, x0, #0x500
  402b90:	bl	401b50 <tigetstr@plt>
  402b94:	cmn	x0, #0x1
  402b98:	b.eq	403a50 <tigetstr@plt+0x1f00>  // b.none
  402b9c:	bl	4017a0 <putp@plt>
  402ba0:	b	402068 <tigetstr@plt+0x518>
  402ba4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402ba8:	add	x0, sp, #0x158
  402bac:	add	x1, x1, #0x5a8
  402bb0:	bl	403f40 <tigetstr@plt+0x23f0>
  402bb4:	cbz	w0, 4020dc <tigetstr@plt+0x58c>
  402bb8:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  402bbc:	ldrsb	w2, [sp, #1046]
  402bc0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  402bc4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402bc8:	ldr	x3, [x19, #600]
  402bcc:	cmp	w2, #0x0
  402bd0:	add	x1, x1, #0x928
  402bd4:	add	x0, x0, #0x930
  402bd8:	csel	x0, x1, x0, lt  // lt = tstop
  402bdc:	mov	x2, #0x5                   	// #5
  402be0:	mov	x1, #0x1                   	// #1
  402be4:	bl	401a00 <fwrite@plt>
  402be8:	b	4020dc <tigetstr@plt+0x58c>
  402bec:	ldr	w2, [sp, #364]
  402bf0:	cbz	w2, 4033cc <tigetstr@plt+0x187c>
  402bf4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402bf8:	add	x0, sp, #0x178
  402bfc:	add	x1, x1, #0x760
  402c00:	bl	403f90 <tigetstr@plt+0x2440>
  402c04:	ldr	x0, [sp, #376]
  402c08:	mov	w1, #0x0                   	// #0
  402c0c:	bl	401880 <open@plt>
  402c10:	mov	w20, w0
  402c14:	tbnz	w0, #31, 403d88 <tigetstr@plt+0x2238>
  402c18:	ldr	x0, [sp, #368]
  402c1c:	cbz	x0, 403bf8 <tigetstr@plt+0x20a8>
  402c20:	ldrb	w3, [sp, #1049]
  402c24:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  402c28:	add	x2, x2, #0x970
  402c2c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402c30:	add	x1, x1, #0x778
  402c34:	tst	x3, #0x20
  402c38:	csel	x1, x2, x1, ne  // ne = any
  402c3c:	bl	401860 <fopen@plt>
  402c40:	mov	x19, x0
  402c44:	cbz	x0, 403df0 <tigetstr@plt+0x22a0>
  402c48:	add	x1, sp, #0xd0
  402c4c:	mov	w0, w20
  402c50:	mov	x2, #0x4                   	// #4
  402c54:	bl	401a40 <read@plt>
  402c58:	cmp	x0, #0x4
  402c5c:	b.ne	403d88 <tigetstr@plt+0x2238>  // b.any
  402c60:	ldrb	w23, [sp, #208]
  402c64:	ldrb	w25, [sp, #209]
  402c68:	mul	w22, w25, w23
  402c6c:	cbz	w22, 403d88 <tigetstr@plt+0x2238>
  402c70:	ubfiz	x24, x22, #1, #16
  402c74:	add	w22, w23, w22
  402c78:	mov	x0, x24
  402c7c:	bl	404018 <tigetstr@plt+0x24c8>
  402c80:	mov	x21, x0
  402c84:	and	x0, x22, #0x1ffff
  402c88:	bl	404018 <tigetstr@plt+0x24c8>
  402c8c:	mov	x22, x0
  402c90:	mov	x1, x21
  402c94:	mov	x2, x24
  402c98:	mov	w0, w20
  402c9c:	bl	401a40 <read@plt>
  402ca0:	tbnz	x0, #63, 403d88 <tigetstr@plt+0x2238>
  402ca4:	cmp	x24, x0
  402ca8:	b.ne	403d88 <tigetstr@plt+0x2238>  // b.any
  402cac:	and	x11, x23, #0xff
  402cb0:	cbz	w23, 403c3c <tigetstr@plt+0x20ec>
  402cb4:	and	x1, x25, #0xff
  402cb8:	ubfiz	x9, x25, #1, #8
  402cbc:	sub	x10, x1, #0x1
  402cc0:	mov	x2, x22
  402cc4:	and	x0, x10, #0xfffffffffffffff0
  402cc8:	mov	x6, x21
  402ccc:	mov	x14, x0
  402cd0:	mov	x8, #0x0                   	// #0
  402cd4:	lsl	x13, x0, #1
  402cd8:	mov	w12, #0xa                   	// #10
  402cdc:	nop
  402ce0:	mov	x3, x2
  402ce4:	cbz	x1, 402e78 <tigetstr@plt+0x1328>
  402ce8:	cmp	x10, #0xf
  402cec:	b.ls	403324 <tigetstr@plt+0x17d4>  // b.plast
  402cf0:	mov	x3, x2
  402cf4:	mov	x4, x6
  402cf8:	add	x5, x2, x14
  402cfc:	nop
  402d00:	ld2	{v0.16b, v1.16b}, [x4], #32
  402d04:	str	q0, [x3], #16
  402d08:	cmp	x3, x5
  402d0c:	b.ne	402d00 <tigetstr@plt+0x11b0>  // b.any
  402d10:	add	x4, x2, x0
  402d14:	add	x5, x6, x13
  402d18:	mov	x3, x0
  402d1c:	ldrsb	w15, [x5]
  402d20:	add	x7, x3, #0x1
  402d24:	strb	w15, [x4]
  402d28:	cmp	x7, x1
  402d2c:	b.cs	402e50 <tigetstr@plt+0x1300>  // b.hs, b.nlast
  402d30:	ldrsb	w15, [x5, #2]
  402d34:	add	x7, x3, #0x2
  402d38:	strb	w15, [x4, #1]
  402d3c:	cmp	x1, x7
  402d40:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402d44:	ldrsb	w15, [x5, #4]
  402d48:	add	x7, x3, #0x3
  402d4c:	strb	w15, [x4, #2]
  402d50:	cmp	x1, x7
  402d54:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402d58:	ldrsb	w15, [x5, #6]
  402d5c:	add	x7, x3, #0x4
  402d60:	strb	w15, [x4, #3]
  402d64:	cmp	x1, x7
  402d68:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402d6c:	ldrsb	w15, [x5, #8]
  402d70:	add	x7, x3, #0x5
  402d74:	strb	w15, [x4, #4]
  402d78:	cmp	x1, x7
  402d7c:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402d80:	ldrsb	w15, [x5, #10]
  402d84:	add	x7, x3, #0x6
  402d88:	strb	w15, [x4, #5]
  402d8c:	cmp	x1, x7
  402d90:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402d94:	ldrsb	w15, [x5, #12]
  402d98:	add	x7, x3, #0x7
  402d9c:	strb	w15, [x4, #6]
  402da0:	cmp	x1, x7
  402da4:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402da8:	ldrsb	w15, [x5, #14]
  402dac:	add	x7, x3, #0x8
  402db0:	strb	w15, [x4, #7]
  402db4:	cmp	x1, x7
  402db8:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402dbc:	ldrsb	w15, [x5, #16]
  402dc0:	add	x7, x3, #0x9
  402dc4:	strb	w15, [x4, #8]
  402dc8:	cmp	x1, x7
  402dcc:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402dd0:	ldrsb	w15, [x5, #18]
  402dd4:	add	x7, x3, #0xa
  402dd8:	strb	w15, [x4, #9]
  402ddc:	cmp	x1, x7
  402de0:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402de4:	ldrsb	w15, [x5, #20]
  402de8:	add	x7, x3, #0xb
  402dec:	strb	w15, [x4, #10]
  402df0:	cmp	x1, x7
  402df4:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402df8:	ldrsb	w15, [x5, #22]
  402dfc:	add	x7, x3, #0xc
  402e00:	strb	w15, [x4, #11]
  402e04:	cmp	x1, x7
  402e08:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402e0c:	ldrsb	w15, [x5, #24]
  402e10:	add	x7, x3, #0xd
  402e14:	strb	w15, [x4, #12]
  402e18:	cmp	x1, x7
  402e1c:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402e20:	ldrsb	w15, [x5, #26]
  402e24:	add	x7, x3, #0xe
  402e28:	strb	w15, [x4, #13]
  402e2c:	cmp	x1, x7
  402e30:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402e34:	ldrsb	w7, [x5, #28]
  402e38:	add	x3, x3, #0xf
  402e3c:	strb	w7, [x4, #14]
  402e40:	cmp	x1, x3
  402e44:	b.ls	402e50 <tigetstr@plt+0x1300>  // b.plast
  402e48:	ldrsb	w3, [x5, #30]
  402e4c:	strb	w3, [x4, #15]
  402e50:	add	x3, x2, x1
  402e54:	add	x6, x6, x9
  402e58:	neg	x2, x2
  402e5c:	b	402e6c <tigetstr@plt+0x131c>
  402e60:	sub	x3, x3, #0x1
  402e64:	cmn	x3, x2
  402e68:	b.eq	402e78 <tigetstr@plt+0x1328>  // b.none
  402e6c:	ldursb	w4, [x3, #-1]
  402e70:	cmp	w4, #0x20
  402e74:	b.eq	402e60 <tigetstr@plt+0x1310>  // b.none
  402e78:	mov	x2, x3
  402e7c:	add	x8, x8, #0x1
  402e80:	cmp	x8, x11
  402e84:	strb	w12, [x2], #1
  402e88:	b.ne	402ce0 <tigetstr@plt+0x1190>  // b.any
  402e8c:	sub	x2, x2, x22
  402e90:	mov	x3, x19
  402e94:	mov	x1, #0x1                   	// #1
  402e98:	mov	x0, x22
  402e9c:	bl	401a00 <fwrite@plt>
  402ea0:	mov	w0, w20
  402ea4:	bl	401910 <close@plt>
  402ea8:	mov	x0, x21
  402eac:	bl	4019a0 <free@plt>
  402eb0:	mov	x0, x22
  402eb4:	bl	4019a0 <free@plt>
  402eb8:	ldr	x0, [sp, #376]
  402ebc:	bl	4019a0 <free@plt>
  402ec0:	mov	x0, x19
  402ec4:	bl	4017f0 <__fpending@plt>
  402ec8:	mov	x21, x0
  402ecc:	mov	x0, x19
  402ed0:	bl	401b40 <ferror@plt>
  402ed4:	mov	w20, w0
  402ed8:	mov	x0, x19
  402edc:	bl	401850 <fclose@plt>
  402ee0:	cbnz	w20, 403d3c <tigetstr@plt+0x21ec>
  402ee4:	cbz	w0, 4022e0 <tigetstr@plt+0x790>
  402ee8:	cbnz	x21, 402efc <tigetstr@plt+0x13ac>
  402eec:	bl	401ad0 <__errno_location@plt>
  402ef0:	ldr	w0, [x0]
  402ef4:	cmp	w0, #0x9
  402ef8:	b.eq	4022e0 <tigetstr@plt+0x790>  // b.none
  402efc:	mov	w2, #0x5                   	// #5
  402f00:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  402f04:	mov	x0, #0x0                   	// #0
  402f08:	add	x1, x1, #0x8d0
  402f0c:	bl	401a80 <dcgettext@plt>
  402f10:	mov	x1, x0
  402f14:	mov	w0, #0x1                   	// #1
  402f18:	bl	401aa0 <errx@plt>
  402f1c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402f20:	add	x0, sp, #0x158
  402f24:	add	x1, x1, #0x6d0
  402f28:	bl	403f40 <tigetstr@plt+0x23f0>
  402f2c:	cbz	w0, 4022c4 <tigetstr@plt+0x774>
  402f30:	ldr	w1, [sp, #352]
  402f34:	tbz	w1, #31, 403c44 <tigetstr@plt+0x20f4>
  402f38:	cmn	w1, #0x2
  402f3c:	b.eq	403c8c <tigetstr@plt+0x213c>  // b.none
  402f40:	cmn	w1, #0x1
  402f44:	b.ne	403c0c <tigetstr@plt+0x20bc>  // b.any
  402f48:	mov	w3, #0xe                   	// #14
  402f4c:	add	x2, sp, #0xd0
  402f50:	mov	x1, #0x541c                	// #21532
  402f54:	mov	w0, #0x0                   	// #0
  402f58:	strb	w3, [sp, #208]
  402f5c:	bl	401b20 <ioctl@plt>
  402f60:	cbz	w0, 4022c4 <tigetstr@plt+0x774>
  402f64:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402f68:	add	x1, x1, #0x6e0
  402f6c:	mov	w2, #0x5                   	// #5
  402f70:	mov	x0, #0x0                   	// #0
  402f74:	bl	401a80 <dcgettext@plt>
  402f78:	bl	401970 <warn@plt>
  402f7c:	b	4022c4 <tigetstr@plt+0x774>
  402f80:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402f84:	add	x0, sp, #0x158
  402f88:	add	x1, x1, #0x7e0
  402f8c:	bl	403f40 <tigetstr@plt+0x23f0>
  402f90:	cbz	w0, 4022f0 <tigetstr@plt+0x7a0>
  402f94:	ldr	w2, [sp, #384]
  402f98:	mov	x1, #0x0                   	// #0
  402f9c:	mov	w0, #0x8                   	// #8
  402fa0:	bl	401840 <klogctl@plt>
  402fa4:	cbz	w0, 4022f0 <tigetstr@plt+0x7a0>
  402fa8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402fac:	add	x1, x1, #0x7d0
  402fb0:	mov	w2, #0x5                   	// #5
  402fb4:	mov	x0, #0x0                   	// #0
  402fb8:	bl	401a80 <dcgettext@plt>
  402fbc:	bl	401970 <warn@plt>
  402fc0:	b	4022f0 <tigetstr@plt+0x7a0>
  402fc4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402fc8:	add	x0, sp, #0x158
  402fcc:	add	x1, x1, #0x7c8
  402fd0:	bl	403f40 <tigetstr@plt+0x23f0>
  402fd4:	cbz	w0, 4022e8 <tigetstr@plt+0x798>
  402fd8:	ldrb	w0, [sp, #1047]
  402fdc:	mov	w2, #0x0                   	// #0
  402fe0:	mov	x1, #0x0                   	// #0
  402fe4:	tbz	w0, #2, 403a18 <tigetstr@plt+0x1ec8>
  402fe8:	mov	w0, #0x7                   	// #7
  402fec:	bl	401840 <klogctl@plt>
  402ff0:	cbz	w0, 4022e8 <tigetstr@plt+0x798>
  402ff4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  402ff8:	add	x1, x1, #0x7d0
  402ffc:	mov	w2, #0x5                   	// #5
  403000:	mov	x0, #0x0                   	// #0
  403004:	bl	401a80 <dcgettext@plt>
  403008:	bl	401970 <warn@plt>
  40300c:	b	4022e8 <tigetstr@plt+0x798>
  403010:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403014:	add	x0, x0, #0x470
  403018:	bl	401ae0 <getenv@plt>
  40301c:	str	x0, [sp, #344]
  403020:	cbnz	x0, 40200c <tigetstr@plt+0x4bc>
  403024:	mov	w2, #0x5                   	// #5
  403028:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40302c:	add	x1, x1, #0x478
  403030:	bl	401a80 <dcgettext@plt>
  403034:	mov	x1, x0
  403038:	mov	w0, #0x1                   	// #1
  40303c:	bl	401aa0 <errx@plt>
  403040:	mov	w0, #0x0                   	// #0
  403044:	bl	401a60 <isatty@plt>
  403048:	cbz	w0, 403e10 <tigetstr@plt+0x22c0>
  40304c:	add	x2, sp, #0x5c
  403050:	mov	w1, #0x3                   	// #3
  403054:	mov	w0, #0x0                   	// #0
  403058:	bl	401a10 <fcntl@plt>
  40305c:	add	x1, sp, #0x90
  403060:	mov	w0, #0x0                   	// #0
  403064:	bl	401820 <tcgetattr@plt>
  403068:	adrp	x21, 406000 <tigetstr@plt+0x44b0>
  40306c:	mov	w2, #0x800                 	// #2048
  403070:	mov	w1, #0x4                   	// #4
  403074:	mov	w0, #0x0                   	// #0
  403078:	bl	401a10 <fcntl@plt>
  40307c:	ldp	x0, x1, [sp, #144]
  403080:	stp	x0, x1, [sp, #208]
  403084:	mov	w8, #0x100                 	// #256
  403088:	ldp	x4, x5, [sp, #160]
  40308c:	stp	x4, x5, [sp, #224]
  403090:	ldr	w3, [sp, #220]
  403094:	ldp	x6, x7, [sp, #176]
  403098:	mov	w0, #0xfffffff5            	// #-11
  40309c:	ldr	w4, [sp, #200]
  4030a0:	and	w3, w3, w0
  4030a4:	ldr	x5, [sp, #192]
  4030a8:	add	x2, sp, #0xd0
  4030ac:	mov	w1, #0x2                   	// #2
  4030b0:	mov	w0, #0x0                   	// #0
  4030b4:	str	w3, [sp, #220]
  4030b8:	add	x21, x21, #0x8f8
  4030bc:	strh	w8, [sp, #230]
  4030c0:	mov	x19, #0x1b                  	// #27
  4030c4:	stp	x6, x7, [sp, #240]
  4030c8:	str	x5, [sp, #256]
  4030cc:	str	w4, [sp, #264]
  4030d0:	bl	401a50 <tcsetattr@plt>
  4030d4:	bl	401ad0 <__errno_location@plt>
  4030d8:	mov	x20, x0
  4030dc:	nop
  4030e0:	str	wzr, [x20]
  4030e4:	mov	x2, x19
  4030e8:	mov	x1, x21
  4030ec:	mov	w0, #0x0                   	// #0
  4030f0:	bl	401930 <write@plt>
  4030f4:	cmp	x0, #0x0
  4030f8:	b.le	403224 <tigetstr@plt+0x16d4>
  4030fc:	subs	x19, x19, x0
  403100:	b.eq	403240 <tigetstr@plt+0x16f0>  // b.none
  403104:	ldr	w1, [x20]
  403108:	add	x21, x21, x0
  40310c:	cmp	w1, #0xb
  403110:	b.ne	4030e0 <tigetstr@plt+0x1590>  // b.any
  403114:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  403118:	add	x0, sp, #0xd0
  40311c:	mov	x1, #0x0                   	// #0
  403120:	ldr	q0, [x2, #3952]
  403124:	str	q0, [sp, #208]
  403128:	bl	4019b0 <nanosleep@plt>
  40312c:	cbnz	x19, 4030e0 <tigetstr@plt+0x1590>
  403130:	add	x22, sp, #0x6f
  403134:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403138:	stp	xzr, xzr, [sp, #224]
  40313c:	ldr	q0, [x0, #3968]
  403140:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403144:	stp	xzr, xzr, [sp, #240]
  403148:	str	q0, [sp, #96]
  40314c:	ldr	q0, [x0, #3984]
  403150:	stp	xzr, xzr, [sp, #256]
  403154:	stp	xzr, xzr, [sp, #272]
  403158:	str	q0, [sp, #208]
  40315c:	stp	xzr, xzr, [sp, #288]
  403160:	stp	xzr, xzr, [sp, #304]
  403164:	stp	xzr, xzr, [sp, #320]
  403168:	b	403178 <tigetstr@plt+0x1628>
  40316c:	ldr	w0, [x20]
  403170:	cmp	w0, #0x4
  403174:	b.ne	403d1c <tigetstr@plt+0x21cc>  // b.any
  403178:	add	x4, sp, #0x60
  40317c:	add	x1, sp, #0xd0
  403180:	mov	x3, #0x0                   	// #0
  403184:	mov	x2, #0x0                   	// #0
  403188:	mov	w0, #0x1                   	// #1
  40318c:	bl	401a70 <select@plt>
  403190:	cmp	w0, #0x0
  403194:	b.lt	40316c <tigetstr@plt+0x161c>  // b.tstop
  403198:	b.eq	403cf4 <tigetstr@plt+0x21a4>  // b.none
  40319c:	add	x0, sp, #0x70
  4031a0:	mov	x2, #0x1f                  	// #31
  4031a4:	add	x1, x0, x19
  4031a8:	sub	x2, x2, x19
  4031ac:	mov	w0, #0x0                   	// #0
  4031b0:	add	x21, sp, #0x70
  4031b4:	bl	401a40 <read@plt>
  4031b8:	tbnz	x0, #63, 403250 <tigetstr@plt+0x1700>
  4031bc:	add	x19, x19, x0
  4031c0:	ldrsb	w0, [x22, x19]
  4031c4:	cmp	w0, #0x52
  4031c8:	b.eq	4031d4 <tigetstr@plt+0x1684>  // b.none
  4031cc:	cmp	x19, #0x1e
  4031d0:	b.ls	403134 <tigetstr@plt+0x15e4>  // b.plast
  4031d4:	ldr	w1, [sp, #92]
  4031d8:	add	x0, sp, #0x90
  4031dc:	strb	wzr, [x21, x19]
  4031e0:	bl	404210 <tigetstr@plt+0x26c0>
  4031e4:	add	x3, sp, #0x60
  4031e8:	add	x2, sp, #0x58
  4031ec:	mov	x0, x21
  4031f0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4031f4:	add	x1, x1, #0x550
  4031f8:	bl	401a90 <__isoc99_sscanf@plt>
  4031fc:	cmp	w0, #0x2
  403200:	b.eq	403c54 <tigetstr@plt+0x2104>  // b.none
  403204:	mov	w2, #0x5                   	// #5
  403208:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40320c:	mov	x0, #0x0                   	// #0
  403210:	add	x1, x1, #0x560
  403214:	bl	401a80 <dcgettext@plt>
  403218:	mov	x1, x21
  40321c:	bl	401a30 <warnx@plt>
  403220:	b	403280 <tigetstr@plt+0x1730>
  403224:	ldr	w0, [x20]
  403228:	cmp	w0, #0x4
  40322c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  403230:	b.ne	403c28 <tigetstr@plt+0x20d8>  // b.any
  403234:	cmp	w0, #0xb
  403238:	b.ne	4030e0 <tigetstr@plt+0x1590>  // b.any
  40323c:	b	403114 <tigetstr@plt+0x15c4>
  403240:	ldr	w0, [x20]
  403244:	cmp	w0, #0xb
  403248:	b.ne	403130 <tigetstr@plt+0x15e0>  // b.any
  40324c:	b	403114 <tigetstr@plt+0x15c4>
  403250:	ldr	w0, [x20]
  403254:	cmp	w0, #0x4
  403258:	b.eq	403134 <tigetstr@plt+0x15e4>  // b.none
  40325c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403260:	add	x1, x1, #0x540
  403264:	mov	w2, #0x5                   	// #5
  403268:	mov	x0, #0x0                   	// #0
  40326c:	bl	401a80 <dcgettext@plt>
  403270:	bl	401970 <warn@plt>
  403274:	ldr	w1, [sp, #92]
  403278:	add	x0, sp, #0x90
  40327c:	bl	404210 <tigetstr@plt+0x26c0>
  403280:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403284:	add	x1, x1, #0x580
  403288:	mov	w2, #0x5                   	// #5
  40328c:	mov	x0, #0x0                   	// #0
  403290:	bl	401a80 <dcgettext@plt>
  403294:	bl	401a30 <warnx@plt>
  403298:	b	402070 <tigetstr@plt+0x520>
  40329c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4032a0:	add	x0, sp, #0x158
  4032a4:	add	x1, x1, #0x5b8
  4032a8:	bl	403f40 <tigetstr@plt+0x23f0>
  4032ac:	cbz	w0, 4020e4 <tigetstr@plt+0x594>
  4032b0:	ldrb	w2, [sp, #1047]
  4032b4:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  4032b8:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4032bc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4032c0:	ldr	x3, [x19, #600]
  4032c4:	tst	x2, #0x1
  4032c8:	add	x1, x1, #0x938
  4032cc:	add	x0, x0, #0x940
  4032d0:	csel	x0, x1, x0, ne  // ne = any
  4032d4:	mov	x2, #0x5                   	// #5
  4032d8:	mov	x1, #0x1                   	// #1
  4032dc:	bl	401a00 <fwrite@plt>
  4032e0:	b	4020e4 <tigetstr@plt+0x594>
  4032e4:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4032e8:	add	x0, x0, #0x5a0
  4032ec:	bl	401b50 <tigetstr@plt>
  4032f0:	cmn	x0, #0x1
  4032f4:	b.ne	402098 <tigetstr@plt+0x548>  // b.any
  4032f8:	mov	x0, #0x0                   	// #0
  4032fc:	b	402098 <tigetstr@plt+0x548>
  403300:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403304:	add	x0, x0, #0x5d0
  403308:	bl	401b50 <tigetstr@plt>
  40330c:	cmn	x0, #0x1
  403310:	b.eq	403c34 <tigetstr@plt+0x20e4>  // b.none
  403314:	bl	4017a0 <putp@plt>
  403318:	ldrb	w0, [sp, #1048]
  40331c:	tbz	w0, #4, 402108 <tigetstr@plt+0x5b8>
  403320:	b	40299c <tigetstr@plt+0xe4c>
  403324:	mov	x5, x6
  403328:	mov	x4, x2
  40332c:	mov	x3, #0x0                   	// #0
  403330:	b	402d1c <tigetstr@plt+0x11cc>
  403334:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403338:	add	x0, x0, #0x5d0
  40333c:	bl	401b50 <tigetstr@plt>
  403340:	cmn	x0, #0x1
  403344:	b.eq	4033f4 <tigetstr@plt+0x18a4>  // b.none
  403348:	bl	4017a0 <putp@plt>
  40334c:	ldrb	w0, [sp, #1049]
  403350:	b	4021f8 <tigetstr@plt+0x6a8>
  403354:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403358:	add	x0, x0, #0x5d0
  40335c:	bl	401b50 <tigetstr@plt>
  403360:	cmn	x0, #0x1
  403364:	b.eq	4033a0 <tigetstr@plt+0x1850>  // b.none
  403368:	bl	4017a0 <putp@plt>
  40336c:	b	402184 <tigetstr@plt+0x634>
  403370:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403374:	add	x0, x0, #0x5d0
  403378:	bl	401b50 <tigetstr@plt>
  40337c:	cmn	x0, #0x1
  403380:	b.eq	4033c0 <tigetstr@plt+0x1870>  // b.none
  403384:	bl	4017a0 <putp@plt>
  403388:	b	4021b8 <tigetstr@plt+0x668>
  40338c:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403390:	add	x0, x0, #0x610
  403394:	bl	401b50 <tigetstr@plt>
  403398:	cmn	x0, #0x1
  40339c:	b.ne	403368 <tigetstr@plt+0x1818>  // b.any
  4033a0:	mov	x0, #0x0                   	// #0
  4033a4:	bl	4017a0 <putp@plt>
  4033a8:	b	402184 <tigetstr@plt+0x634>
  4033ac:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4033b0:	add	x0, x0, #0x620
  4033b4:	bl	401b50 <tigetstr@plt>
  4033b8:	cmn	x0, #0x1
  4033bc:	b.ne	403384 <tigetstr@plt+0x1834>  // b.any
  4033c0:	mov	x0, #0x0                   	// #0
  4033c4:	bl	4017a0 <putp@plt>
  4033c8:	b	4021b8 <tigetstr@plt+0x668>
  4033cc:	add	x0, sp, #0x178
  4033d0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4033d4:	add	x1, x1, #0x770
  4033d8:	bl	403f90 <tigetstr@plt+0x2440>
  4033dc:	b	402c04 <tigetstr@plt+0x10b4>
  4033e0:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4033e4:	add	x0, x0, #0x638
  4033e8:	bl	401b50 <tigetstr@plt>
  4033ec:	cmn	x0, #0x1
  4033f0:	b.ne	403348 <tigetstr@plt+0x17f8>  // b.any
  4033f4:	mov	x0, #0x0                   	// #0
  4033f8:	b	403348 <tigetstr@plt+0x17f8>
  4033fc:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403400:	add	x0, x0, #0x5d0
  403404:	bl	401b50 <tigetstr@plt>
  403408:	cmn	x0, #0x1
  40340c:	b.eq	40342c <tigetstr@plt+0x18dc>  // b.none
  403410:	bl	4017a0 <putp@plt>
  403414:	b	4021c0 <tigetstr@plt+0x670>
  403418:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  40341c:	add	x0, x0, #0x628
  403420:	bl	401b50 <tigetstr@plt>
  403424:	cmn	x0, #0x1
  403428:	b.ne	403410 <tigetstr@plt+0x18c0>  // b.any
  40342c:	mov	x0, #0x0                   	// #0
  403430:	bl	4017a0 <putp@plt>
  403434:	b	4021c0 <tigetstr@plt+0x670>
  403438:	adrp	x3, 419000 <tigetstr@plt+0x174b0>
  40343c:	mov	w2, #0x5                   	// #5
  403440:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403444:	mov	x0, #0x0                   	// #0
  403448:	ldr	x19, [x3, #600]
  40344c:	add	x1, x1, #0xa68
  403450:	bl	401a80 <dcgettext@plt>
  403454:	mov	x1, x19
  403458:	bl	401750 <fputs@plt>
  40345c:	mov	w2, #0x5                   	// #5
  403460:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403464:	mov	x0, #0x0                   	// #0
  403468:	add	x1, x1, #0xa78
  40346c:	bl	401a80 <dcgettext@plt>
  403470:	mov	x1, x0
  403474:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  403478:	mov	x0, x19
  40347c:	ldr	x2, [x2, #608]
  403480:	bl	401b00 <fprintf@plt>
  403484:	mov	x1, x19
  403488:	mov	w0, #0xa                   	// #10
  40348c:	bl	4017d0 <fputc@plt>
  403490:	mov	w2, #0x5                   	// #5
  403494:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403498:	mov	x0, #0x0                   	// #0
  40349c:	add	x1, x1, #0xa88
  4034a0:	bl	401a80 <dcgettext@plt>
  4034a4:	mov	x1, x19
  4034a8:	bl	401750 <fputs@plt>
  4034ac:	mov	w2, #0x5                   	// #5
  4034b0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4034b4:	mov	x0, #0x0                   	// #0
  4034b8:	add	x1, x1, #0xab0
  4034bc:	bl	401a80 <dcgettext@plt>
  4034c0:	mov	x1, x19
  4034c4:	bl	401750 <fputs@plt>
  4034c8:	mov	w2, #0x5                   	// #5
  4034cc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4034d0:	mov	x0, #0x0                   	// #0
  4034d4:	add	x1, x1, #0xac0
  4034d8:	bl	401a80 <dcgettext@plt>
  4034dc:	mov	x1, x19
  4034e0:	bl	401750 <fputs@plt>
  4034e4:	mov	w2, #0x5                   	// #5
  4034e8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4034ec:	mov	x0, #0x0                   	// #0
  4034f0:	add	x1, x1, #0xb08
  4034f4:	bl	401a80 <dcgettext@plt>
  4034f8:	mov	x1, x19
  4034fc:	bl	401750 <fputs@plt>
  403500:	mov	w2, #0x5                   	// #5
  403504:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403508:	mov	x0, #0x0                   	// #0
  40350c:	add	x1, x1, #0xb50
  403510:	bl	401a80 <dcgettext@plt>
  403514:	mov	x1, x19
  403518:	bl	401750 <fputs@plt>
  40351c:	mov	w2, #0x5                   	// #5
  403520:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403524:	mov	x0, #0x0                   	// #0
  403528:	add	x1, x1, #0xb90
  40352c:	bl	401a80 <dcgettext@plt>
  403530:	mov	x1, x19
  403534:	bl	401750 <fputs@plt>
  403538:	mov	w2, #0x5                   	// #5
  40353c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403540:	mov	x0, #0x0                   	// #0
  403544:	add	x1, x1, #0xbe0
  403548:	bl	401a80 <dcgettext@plt>
  40354c:	mov	x1, x19
  403550:	bl	401750 <fputs@plt>
  403554:	mov	w2, #0x5                   	// #5
  403558:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40355c:	mov	x0, #0x0                   	// #0
  403560:	add	x1, x1, #0xc20
  403564:	bl	401a80 <dcgettext@plt>
  403568:	mov	x1, x19
  40356c:	bl	401750 <fputs@plt>
  403570:	mov	x1, x19
  403574:	mov	w0, #0xa                   	// #10
  403578:	bl	4017d0 <fputc@plt>
  40357c:	mov	w2, #0x5                   	// #5
  403580:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403584:	mov	x0, #0x0                   	// #0
  403588:	add	x1, x1, #0xc70
  40358c:	bl	401a80 <dcgettext@plt>
  403590:	mov	x1, x19
  403594:	bl	401750 <fputs@plt>
  403598:	mov	w2, #0x5                   	// #5
  40359c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035a0:	mov	x0, #0x0                   	// #0
  4035a4:	add	x1, x1, #0xca0
  4035a8:	bl	401a80 <dcgettext@plt>
  4035ac:	mov	x1, x19
  4035b0:	bl	401750 <fputs@plt>
  4035b4:	mov	w2, #0x5                   	// #5
  4035b8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035bc:	mov	x0, #0x0                   	// #0
  4035c0:	add	x1, x1, #0xcd0
  4035c4:	bl	401a80 <dcgettext@plt>
  4035c8:	mov	x1, x19
  4035cc:	bl	401750 <fputs@plt>
  4035d0:	mov	w2, #0x5                   	// #5
  4035d4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035d8:	mov	x0, #0x0                   	// #0
  4035dc:	add	x1, x1, #0xd10
  4035e0:	bl	401a80 <dcgettext@plt>
  4035e4:	mov	x1, x19
  4035e8:	bl	401750 <fputs@plt>
  4035ec:	mov	w2, #0x5                   	// #5
  4035f0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4035f4:	mov	x0, #0x0                   	// #0
  4035f8:	add	x1, x1, #0xd60
  4035fc:	bl	401a80 <dcgettext@plt>
  403600:	mov	x1, x19
  403604:	bl	401750 <fputs@plt>
  403608:	mov	x1, x19
  40360c:	mov	w0, #0xa                   	// #10
  403610:	bl	4017d0 <fputc@plt>
  403614:	mov	w2, #0x5                   	// #5
  403618:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40361c:	mov	x0, #0x0                   	// #0
  403620:	add	x1, x1, #0xda8
  403624:	bl	401a80 <dcgettext@plt>
  403628:	mov	x1, x19
  40362c:	bl	401750 <fputs@plt>
  403630:	mov	w2, #0x5                   	// #5
  403634:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403638:	mov	x0, #0x0                   	// #0
  40363c:	add	x1, x1, #0xde8
  403640:	bl	401a80 <dcgettext@plt>
  403644:	mov	x1, x19
  403648:	bl	401750 <fputs@plt>
  40364c:	mov	x1, x19
  403650:	mov	w0, #0xa                   	// #10
  403654:	bl	4017d0 <fputc@plt>
  403658:	mov	w2, #0x5                   	// #5
  40365c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403660:	mov	x0, #0x0                   	// #0
  403664:	add	x1, x1, #0xe28
  403668:	bl	401a80 <dcgettext@plt>
  40366c:	mov	x1, x19
  403670:	bl	401750 <fputs@plt>
  403674:	mov	w2, #0x5                   	// #5
  403678:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40367c:	mov	x0, #0x0                   	// #0
  403680:	add	x1, x1, #0xe60
  403684:	bl	401a80 <dcgettext@plt>
  403688:	mov	x1, x19
  40368c:	bl	401750 <fputs@plt>
  403690:	mov	w2, #0x5                   	// #5
  403694:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403698:	mov	x0, #0x0                   	// #0
  40369c:	add	x1, x1, #0xe98
  4036a0:	bl	401a80 <dcgettext@plt>
  4036a4:	mov	x1, x19
  4036a8:	bl	401750 <fputs@plt>
  4036ac:	mov	w2, #0x5                   	// #5
  4036b0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4036b4:	mov	x0, #0x0                   	// #0
  4036b8:	add	x1, x1, #0xed8
  4036bc:	bl	401a80 <dcgettext@plt>
  4036c0:	mov	x1, x19
  4036c4:	bl	401750 <fputs@plt>
  4036c8:	mov	w2, #0x5                   	// #5
  4036cc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4036d0:	mov	x0, #0x0                   	// #0
  4036d4:	add	x1, x1, #0xf18
  4036d8:	bl	401a80 <dcgettext@plt>
  4036dc:	mov	x1, x19
  4036e0:	bl	401750 <fputs@plt>
  4036e4:	mov	x1, x19
  4036e8:	mov	w0, #0xa                   	// #10
  4036ec:	bl	4017d0 <fputc@plt>
  4036f0:	mov	w2, #0x5                   	// #5
  4036f4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4036f8:	mov	x0, #0x0                   	// #0
  4036fc:	add	x1, x1, #0xf60
  403700:	bl	401a80 <dcgettext@plt>
  403704:	mov	x1, x19
  403708:	bl	401750 <fputs@plt>
  40370c:	mov	w2, #0x5                   	// #5
  403710:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403714:	mov	x0, #0x0                   	// #0
  403718:	add	x1, x1, #0xf88
  40371c:	bl	401a80 <dcgettext@plt>
  403720:	mov	x1, x19
  403724:	bl	401750 <fputs@plt>
  403728:	mov	w2, #0x5                   	// #5
  40372c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403730:	mov	x0, #0x0                   	// #0
  403734:	add	x1, x1, #0xfb0
  403738:	bl	401a80 <dcgettext@plt>
  40373c:	mov	x1, x19
  403740:	bl	401750 <fputs@plt>
  403744:	mov	w2, #0x5                   	// #5
  403748:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40374c:	mov	x0, #0x0                   	// #0
  403750:	add	x1, x1, #0xfd8
  403754:	bl	401a80 <dcgettext@plt>
  403758:	mov	x1, x19
  40375c:	bl	401750 <fputs@plt>
  403760:	mov	w2, #0x5                   	// #5
  403764:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403768:	mov	x0, #0x0                   	// #0
  40376c:	add	x1, x1, #0x8
  403770:	bl	401a80 <dcgettext@plt>
  403774:	mov	x1, x19
  403778:	bl	401750 <fputs@plt>
  40377c:	mov	x1, x19
  403780:	mov	w0, #0xa                   	// #10
  403784:	bl	4017d0 <fputc@plt>
  403788:	mov	w2, #0x5                   	// #5
  40378c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403790:	mov	x0, #0x0                   	// #0
  403794:	add	x1, x1, #0x50
  403798:	bl	401a80 <dcgettext@plt>
  40379c:	mov	x1, x19
  4037a0:	bl	401750 <fputs@plt>
  4037a4:	mov	w2, #0x5                   	// #5
  4037a8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4037ac:	mov	x0, #0x0                   	// #0
  4037b0:	add	x1, x1, #0x98
  4037b4:	bl	401a80 <dcgettext@plt>
  4037b8:	mov	x1, x19
  4037bc:	bl	401750 <fputs@plt>
  4037c0:	mov	w2, #0x5                   	// #5
  4037c4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4037c8:	mov	x0, #0x0                   	// #0
  4037cc:	add	x1, x1, #0xe8
  4037d0:	bl	401a80 <dcgettext@plt>
  4037d4:	mov	x1, x19
  4037d8:	bl	401750 <fputs@plt>
  4037dc:	mov	w2, #0x5                   	// #5
  4037e0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4037e4:	mov	x0, #0x0                   	// #0
  4037e8:	add	x1, x1, #0x130
  4037ec:	bl	401a80 <dcgettext@plt>
  4037f0:	mov	x1, x19
  4037f4:	bl	401750 <fputs@plt>
  4037f8:	mov	w2, #0x5                   	// #5
  4037fc:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403800:	mov	x0, #0x0                   	// #0
  403804:	add	x1, x1, #0x170
  403808:	bl	401a80 <dcgettext@plt>
  40380c:	mov	x1, x19
  403810:	bl	401750 <fputs@plt>
  403814:	mov	x1, x19
  403818:	mov	w0, #0xa                   	// #10
  40381c:	bl	4017d0 <fputc@plt>
  403820:	mov	w2, #0x5                   	// #5
  403824:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403828:	mov	x0, #0x0                   	// #0
  40382c:	add	x1, x1, #0x1c0
  403830:	bl	401a80 <dcgettext@plt>
  403834:	mov	x1, x19
  403838:	bl	401750 <fputs@plt>
  40383c:	mov	w2, #0x5                   	// #5
  403840:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403844:	mov	x0, #0x0                   	// #0
  403848:	add	x1, x1, #0x208
  40384c:	bl	401a80 <dcgettext@plt>
  403850:	mov	x1, x19
  403854:	bl	401750 <fputs@plt>
  403858:	mov	w2, #0x5                   	// #5
  40385c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403860:	mov	x0, #0x0                   	// #0
  403864:	add	x1, x1, #0x258
  403868:	bl	401a80 <dcgettext@plt>
  40386c:	mov	x1, x19
  403870:	bl	401750 <fputs@plt>
  403874:	mov	x1, x19
  403878:	mov	w0, #0xa                   	// #10
  40387c:	bl	4017d0 <fputc@plt>
  403880:	mov	w2, #0x5                   	// #5
  403884:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403888:	mov	x0, #0x0                   	// #0
  40388c:	add	x1, x1, #0x290
  403890:	bl	401a80 <dcgettext@plt>
  403894:	mov	x1, x19
  403898:	bl	401750 <fputs@plt>
  40389c:	mov	w2, #0x5                   	// #5
  4038a0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4038a4:	mov	x0, #0x0                   	// #0
  4038a8:	add	x1, x1, #0x2c0
  4038ac:	bl	401a80 <dcgettext@plt>
  4038b0:	mov	x1, x19
  4038b4:	bl	401750 <fputs@plt>
  4038b8:	mov	w2, #0x5                   	// #5
  4038bc:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4038c0:	mov	x0, #0x0                   	// #0
  4038c4:	add	x1, x1, #0x300
  4038c8:	bl	401a80 <dcgettext@plt>
  4038cc:	mov	x1, x19
  4038d0:	bl	401750 <fputs@plt>
  4038d4:	mov	x1, x19
  4038d8:	mov	w0, #0xa                   	// #10
  4038dc:	bl	4017d0 <fputc@plt>
  4038e0:	mov	w2, #0x5                   	// #5
  4038e4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4038e8:	mov	x0, #0x0                   	// #0
  4038ec:	add	x1, x1, #0x348
  4038f0:	bl	401a80 <dcgettext@plt>
  4038f4:	mov	x1, x19
  4038f8:	bl	401750 <fputs@plt>
  4038fc:	mov	w2, #0x5                   	// #5
  403900:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403904:	mov	x0, #0x0                   	// #0
  403908:	add	x1, x1, #0x390
  40390c:	bl	401a80 <dcgettext@plt>
  403910:	mov	x1, x19
  403914:	bl	401750 <fputs@plt>
  403918:	mov	x1, x19
  40391c:	mov	w0, #0xa                   	// #10
  403920:	bl	4017d0 <fputc@plt>
  403924:	mov	w2, #0x5                   	// #5
  403928:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40392c:	mov	x0, #0x0                   	// #0
  403930:	add	x1, x1, #0x3c8
  403934:	bl	401a80 <dcgettext@plt>
  403938:	mov	x1, x0
  40393c:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  403940:	add	x0, x2, #0x3e0
  403944:	bl	401ac0 <printf@plt>
  403948:	mov	w2, #0x5                   	// #5
  40394c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403950:	mov	x0, #0x0                   	// #0
  403954:	add	x1, x1, #0x408
  403958:	bl	401a80 <dcgettext@plt>
  40395c:	mov	x1, x0
  403960:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  403964:	add	x0, x2, #0x418
  403968:	bl	401ac0 <printf@plt>
  40396c:	mov	w2, #0x5                   	// #5
  403970:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403974:	mov	x0, #0x0                   	// #0
  403978:	add	x1, x1, #0x440
  40397c:	bl	401a80 <dcgettext@plt>
  403980:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403984:	add	x1, x1, #0x460
  403988:	bl	401ac0 <printf@plt>
  40398c:	mov	w0, #0x0                   	// #0
  403990:	bl	401760 <exit@plt>
  403994:	mov	w0, #0x2                   	// #2
  403998:	str	w0, [sp, #388]
  40399c:	b	401c00 <tigetstr@plt+0xb0>
  4039a0:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  4039a4:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4039a8:	mov	x2, #0x4                   	// #4
  4039ac:	add	x0, x0, #0x650
  4039b0:	ldr	x3, [x19, #600]
  4039b4:	mov	x1, #0x1                   	// #1
  4039b8:	bl	401a00 <fwrite@plt>
  4039bc:	ldrb	w0, [sp, #1049]
  4039c0:	b	402230 <tigetstr@plt+0x6e0>
  4039c4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4039c8:	add	x1, x1, #0x730
  4039cc:	mov	w2, #0x5                   	// #5
  4039d0:	mov	x0, #0x0                   	// #0
  4039d4:	bl	401a80 <dcgettext@plt>
  4039d8:	bl	401970 <warn@plt>
  4039dc:	ldrb	w0, [sp, #1051]
  4039e0:	b	402a10 <tigetstr@plt+0xec0>
  4039e4:	ldrb	w1, [sp, #1045]
  4039e8:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  4039ec:	add	x0, x0, #0x600
  4039f0:	and	w1, w1, #0xf
  4039f4:	bl	401ac0 <printf@plt>
  4039f8:	ldrb	w0, [sp, #1050]
  4039fc:	b	402980 <tigetstr@plt+0xe30>
  403a00:	ldr	w1, [sp, #356]
  403a04:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403a08:	add	x0, x0, #0x800
  403a0c:	bl	401ac0 <printf@plt>
  403a10:	ldrb	w0, [sp, #1051]
  403a14:	b	402b2c <tigetstr@plt+0xfdc>
  403a18:	mov	w0, #0x6                   	// #6
  403a1c:	bl	401840 <klogctl@plt>
  403a20:	b	402ff0 <tigetstr@plt+0x14a0>
  403a24:	mov	x0, #0x0                   	// #0
  403a28:	b	40225c <tigetstr@plt+0x70c>
  403a2c:	mov	w0, #0x0                   	// #0
  403a30:	str	w0, [sp, #356]
  403a34:	b	401c00 <tigetstr@plt+0xb0>
  403a38:	mov	w0, #0x0                   	// #0
  403a3c:	str	w0, [sp, #360]
  403a40:	b	401c00 <tigetstr@plt+0xb0>
  403a44:	mov	w0, #0x8                   	// #8
  403a48:	str	w0, [sp, #396]
  403a4c:	b	401c00 <tigetstr@plt+0xb0>
  403a50:	mov	x0, #0x0                   	// #0
  403a54:	bl	4017a0 <putp@plt>
  403a58:	b	402068 <tigetstr@plt+0x518>
  403a5c:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  403a60:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403a64:	mov	x2, #0x4                   	// #4
  403a68:	mov	x1, #0x1                   	// #1
  403a6c:	ldr	x3, [x19, #600]
  403a70:	add	x0, x0, #0x698
  403a74:	bl	401a00 <fwrite@plt>
  403a78:	b	402a74 <tigetstr@plt+0xf24>
  403a7c:	mov	x1, x20
  403a80:	mov	w2, #0x5                   	// #5
  403a84:	mov	x0, #0x0                   	// #0
  403a88:	bl	401a80 <dcgettext@plt>
  403a8c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403a90:	mov	x2, x0
  403a94:	mov	x3, x26
  403a98:	add	x1, x1, #0x880
  403a9c:	mov	w0, #0x1                   	// #1
  403aa0:	bl	401aa0 <errx@plt>
  403aa4:	mov	w2, #0x5                   	// #5
  403aa8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403aac:	mov	x0, #0x0                   	// #0
  403ab0:	add	x1, x1, #0x490
  403ab4:	bl	401a80 <dcgettext@plt>
  403ab8:	mov	x1, x0
  403abc:	mov	w0, #0x1                   	// #1
  403ac0:	bl	401aa0 <errx@plt>
  403ac4:	mov	w2, #0x5                   	// #5
  403ac8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403acc:	mov	x0, #0x0                   	// #0
  403ad0:	add	x1, x1, #0x870
  403ad4:	bl	401a80 <dcgettext@plt>
  403ad8:	mov	x2, x0
  403adc:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403ae0:	mov	x3, x26
  403ae4:	add	x1, x1, #0x880
  403ae8:	mov	w0, #0x1                   	// #1
  403aec:	bl	401aa0 <errx@plt>
  403af0:	sub	w0, w3, #0x21
  403af4:	cmp	w0, #0x5d
  403af8:	b.hi	402874 <tigetstr@plt+0xd24>  // b.pmore
  403afc:	ldr	x0, [x20, #576]
  403b00:	mov	w2, w3
  403b04:	add	x1, x23, #0xa00
  403b08:	bl	401b00 <fprintf@plt>
  403b0c:	b	402874 <tigetstr@plt+0xd24>
  403b10:	mov	w0, #0x3                   	// #3
  403b14:	str	w0, [sp, #388]
  403b18:	b	401c00 <tigetstr@plt+0xb0>
  403b1c:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403b20:	add	x0, x0, #0x658
  403b24:	bl	401af0 <tigetnum@plt>
  403b28:	mov	w21, w0
  403b2c:	cmp	w0, #0x0
  403b30:	b.gt	403b40 <tigetstr@plt+0x1ff0>
  403b34:	ldrb	w0, [sp, #1050]
  403b38:	tbz	w0, #5, 4022b8 <tigetstr@plt+0x768>
  403b3c:	b	402a28 <tigetstr@plt+0xed8>
  403b40:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403b44:	adrp	x20, 407000 <tigetstr@plt+0x54b0>
  403b48:	add	x0, x0, #0x660
  403b4c:	sub	w22, w21, #0x2
  403b50:	add	x20, x20, #0x670
  403b54:	mov	w19, #0xa                   	// #10
  403b58:	bl	401ac0 <printf@plt>
  403b5c:	b	403b70 <tigetstr@plt+0x2020>
  403b60:	mov	w1, w19
  403b64:	mov	x0, x20
  403b68:	add	w19, w19, #0xa
  403b6c:	bl	401ac0 <printf@plt>
  403b70:	cmp	w19, w22
  403b74:	b.lt	403b60 <tigetstr@plt+0x2010>  // b.tstop
  403b78:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  403b7c:	mov	w22, #0xa                   	// #10
  403b80:	add	x23, x19, #0x258
  403b84:	mov	w0, w22
  403b88:	ldr	x1, [x19, #600]
  403b8c:	mov	w20, #0x1                   	// #1
  403b90:	bl	4017b0 <putc@plt>
  403b94:	udiv	w0, w20, w22
  403b98:	ldr	x1, [x23]
  403b9c:	msub	w0, w0, w22, w20
  403ba0:	add	w20, w20, #0x1
  403ba4:	add	w0, w0, #0x30
  403ba8:	bl	4017b0 <putc@plt>
  403bac:	cmp	w21, w20
  403bb0:	b.ge	403b94 <tigetstr@plt+0x2044>  // b.tcont
  403bb4:	ldr	x1, [x23]
  403bb8:	mov	w20, #0x1                   	// #1
  403bbc:	adrp	x22, 407000 <tigetstr@plt+0x54b0>
  403bc0:	mov	w0, #0xa                   	// #10
  403bc4:	add	x22, x22, #0x678
  403bc8:	bl	4017b0 <putc@plt>
  403bcc:	b	403bdc <tigetstr@plt+0x208c>
  403bd0:	add	w20, w20, #0x1
  403bd4:	mov	x0, x22
  403bd8:	bl	401ac0 <printf@plt>
  403bdc:	cmp	w21, w20
  403be0:	b.ne	403bd0 <tigetstr@plt+0x2080>  // b.any
  403be4:	ldr	x1, [x19, #600]
  403be8:	mov	w0, #0xa                   	// #10
  403bec:	bl	4017b0 <putc@plt>
  403bf0:	ldrb	w0, [sp, #1050]
  403bf4:	b	403b38 <tigetstr@plt+0x1fe8>
  403bf8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403bfc:	add	x1, x1, #0x790
  403c00:	mov	x0, x1
  403c04:	str	x1, [sp, #368]
  403c08:	b	402c20 <tigetstr@plt+0x10d0>
  403c0c:	cmn	w1, #0x3
  403c10:	b.eq	403cc4 <tigetstr@plt+0x2174>  // b.none
  403c14:	bl	401940 <abort@plt>
  403c18:	mov	x0, #0x0                   	// #0
  403c1c:	b	402224 <tigetstr@plt+0x6d4>
  403c20:	mov	x0, #0x0                   	// #0
  403c24:	b	40295c <tigetstr@plt+0xe0c>
  403c28:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403c2c:	add	x1, x1, #0x830
  403c30:	b	403264 <tigetstr@plt+0x1714>
  403c34:	mov	x0, #0x0                   	// #0
  403c38:	b	403314 <tigetstr@plt+0x17c4>
  403c3c:	mov	x2, x22
  403c40:	b	402e8c <tigetstr@plt+0x133c>
  403c44:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403c48:	add	x0, x0, #0x6d8
  403c4c:	bl	401ac0 <printf@plt>
  403c50:	b	4022c4 <tigetstr@plt+0x774>
  403c54:	add	x2, sp, #0xd0
  403c58:	mov	x1, #0x5413                	// #21523
  403c5c:	mov	w0, #0x0                   	// #0
  403c60:	str	xzr, [sp, #208]
  403c64:	bl	401b20 <ioctl@plt>
  403c68:	ldr	w4, [sp, #88]
  403c6c:	add	x2, sp, #0xd0
  403c70:	ldr	w3, [sp, #96]
  403c74:	mov	x1, #0x5414                	// #21524
  403c78:	mov	w0, #0x0                   	// #0
  403c7c:	strh	w4, [sp, #208]
  403c80:	strh	w3, [sp, #210]
  403c84:	bl	401b20 <ioctl@plt>
  403c88:	b	402070 <tigetstr@plt+0x520>
  403c8c:	mov	w3, #0x4                   	// #4
  403c90:	add	x2, sp, #0xd0
  403c94:	mov	x1, #0x541c                	// #21532
  403c98:	mov	w0, #0x0                   	// #0
  403c9c:	strb	w3, [sp, #208]
  403ca0:	bl	401b20 <ioctl@plt>
  403ca4:	cbz	w0, 4022c4 <tigetstr@plt+0x774>
  403ca8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403cac:	add	x1, x1, #0x6f8
  403cb0:	mov	w2, #0x5                   	// #5
  403cb4:	mov	x0, #0x0                   	// #0
  403cb8:	bl	401a80 <dcgettext@plt>
  403cbc:	bl	401970 <warn@plt>
  403cc0:	b	4022c4 <tigetstr@plt+0x774>
  403cc4:	mov	w3, #0xf                   	// #15
  403cc8:	mov	x1, #0x541c                	// #21532
  403ccc:	add	x2, sp, #0xd0
  403cd0:	mov	w0, #0x0                   	// #0
  403cd4:	strb	w3, [sp, #208]
  403cd8:	bl	401b20 <ioctl@plt>
  403cdc:	mov	w1, w0
  403ce0:	tbnz	w0, #31, 403d00 <tigetstr@plt+0x21b0>
  403ce4:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  403ce8:	add	x0, x0, #0x728
  403cec:	bl	401ac0 <printf@plt>
  403cf0:	b	4022c4 <tigetstr@plt+0x774>
  403cf4:	add	x21, sp, #0x70
  403cf8:	b	4031d4 <tigetstr@plt+0x1684>
  403cfc:	bl	404058 <tigetstr@plt+0x2508>
  403d00:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403d04:	add	x1, x1, #0x710
  403d08:	mov	w2, #0x5                   	// #5
  403d0c:	mov	x0, #0x0                   	// #0
  403d10:	bl	401a80 <dcgettext@plt>
  403d14:	bl	401970 <warn@plt>
  403d18:	b	4022c4 <tigetstr@plt+0x774>
  403d1c:	mov	w2, #0x5                   	// #5
  403d20:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403d24:	mov	x0, #0x0                   	// #0
  403d28:	add	x1, x1, #0x530
  403d2c:	bl	401a80 <dcgettext@plt>
  403d30:	mov	x1, x0
  403d34:	mov	w0, #0x1                   	// #1
  403d38:	bl	401b10 <err@plt>
  403d3c:	cbnz	w0, 402efc <tigetstr@plt+0x13ac>
  403d40:	bl	401ad0 <__errno_location@plt>
  403d44:	ldr	w1, [x0]
  403d48:	cmp	w1, #0x20
  403d4c:	b.eq	402efc <tigetstr@plt+0x13ac>  // b.none
  403d50:	str	wzr, [x0]
  403d54:	b	402efc <tigetstr@plt+0x13ac>
  403d58:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403d5c:	add	x1, x1, #0x9a0
  403d60:	mov	w2, #0x5                   	// #5
  403d64:	mov	x0, #0x0                   	// #0
  403d68:	bl	401a80 <dcgettext@plt>
  403d6c:	bl	401a30 <warnx@plt>
  403d70:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403d74:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403d78:	mov	w2, #0x5                   	// #5
  403d7c:	add	x1, x1, #0x9b0
  403d80:	ldr	x19, [x0, #576]
  403d84:	b	401c94 <tigetstr@plt+0x144>
  403d88:	mov	w2, #0x5                   	// #5
  403d8c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403d90:	mov	x0, #0x0                   	// #0
  403d94:	add	x1, x1, #0x780
  403d98:	bl	401a80 <dcgettext@plt>
  403d9c:	mov	x1, x0
  403da0:	ldr	x2, [sp, #376]
  403da4:	mov	w0, #0xffffffff            	// #-1
  403da8:	bl	401b10 <err@plt>
  403dac:	mov	w2, #0x5                   	// #5
  403db0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403db4:	mov	x0, #0x0                   	// #0
  403db8:	add	x1, x1, #0x4d8
  403dbc:	bl	401a80 <dcgettext@plt>
  403dc0:	mov	x1, x0
  403dc4:	mov	w0, w19
  403dc8:	bl	401aa0 <errx@plt>
  403dcc:	mov	w2, #0x5                   	// #5
  403dd0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403dd4:	mov	x0, #0x0                   	// #0
  403dd8:	add	x1, x1, #0x4b8
  403ddc:	bl	401a80 <dcgettext@plt>
  403de0:	mov	x1, x0
  403de4:	ldr	x2, [sp, #344]
  403de8:	mov	w0, #0x1                   	// #1
  403dec:	bl	401aa0 <errx@plt>
  403df0:	mov	w2, #0x5                   	// #5
  403df4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403df8:	add	x1, x1, #0x7a0
  403dfc:	bl	401a80 <dcgettext@plt>
  403e00:	ldr	x2, [sp, #368]
  403e04:	mov	x1, x0
  403e08:	mov	w0, #0xffffffff            	// #-1
  403e0c:	bl	401b10 <err@plt>
  403e10:	mov	w2, #0x5                   	// #5
  403e14:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  403e18:	mov	x0, #0x0                   	// #0
  403e1c:	add	x1, x1, #0x508
  403e20:	bl	401a80 <dcgettext@plt>
  403e24:	mov	x1, x0
  403e28:	mov	w0, #0x1                   	// #1
  403e2c:	bl	401aa0 <errx@plt>
  403e30:	mov	x29, #0x0                   	// #0
  403e34:	mov	x30, #0x0                   	// #0
  403e38:	mov	x5, x0
  403e3c:	ldr	x1, [sp]
  403e40:	add	x2, sp, #0x8
  403e44:	mov	x6, sp
  403e48:	movz	x0, #0x0, lsl #48
  403e4c:	movk	x0, #0x0, lsl #32
  403e50:	movk	x0, #0x40, lsl #16
  403e54:	movk	x0, #0x1b60
  403e58:	movz	x3, #0x0, lsl #48
  403e5c:	movk	x3, #0x0, lsl #32
  403e60:	movk	x3, #0x40, lsl #16
  403e64:	movk	x3, #0x66e0
  403e68:	movz	x4, #0x0, lsl #48
  403e6c:	movk	x4, #0x0, lsl #32
  403e70:	movk	x4, #0x40, lsl #16
  403e74:	movk	x4, #0x6760
  403e78:	bl	4018c0 <__libc_start_main@plt>
  403e7c:	bl	401940 <abort@plt>
  403e80:	adrp	x0, 418000 <tigetstr@plt+0x164b0>
  403e84:	ldr	x0, [x0, #4064]
  403e88:	cbz	x0, 403e90 <tigetstr@plt+0x2340>
  403e8c:	b	401920 <__gmon_start__@plt>
  403e90:	ret
  403e94:	nop
  403e98:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403e9c:	add	x0, x0, #0x240
  403ea0:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  403ea4:	add	x1, x1, #0x240
  403ea8:	cmp	x1, x0
  403eac:	b.eq	403ec4 <tigetstr@plt+0x2374>  // b.none
  403eb0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403eb4:	ldr	x1, [x1, #1944]
  403eb8:	cbz	x1, 403ec4 <tigetstr@plt+0x2374>
  403ebc:	mov	x16, x1
  403ec0:	br	x16
  403ec4:	ret
  403ec8:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  403ecc:	add	x0, x0, #0x240
  403ed0:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  403ed4:	add	x1, x1, #0x240
  403ed8:	sub	x1, x1, x0
  403edc:	lsr	x2, x1, #63
  403ee0:	add	x1, x2, x1, asr #3
  403ee4:	cmp	xzr, x1, asr #1
  403ee8:	asr	x1, x1, #1
  403eec:	b.eq	403f04 <tigetstr@plt+0x23b4>  // b.none
  403ef0:	adrp	x2, 406000 <tigetstr@plt+0x44b0>
  403ef4:	ldr	x2, [x2, #1952]
  403ef8:	cbz	x2, 403f04 <tigetstr@plt+0x23b4>
  403efc:	mov	x16, x2
  403f00:	br	x16
  403f04:	ret
  403f08:	stp	x29, x30, [sp, #-32]!
  403f0c:	mov	x29, sp
  403f10:	str	x19, [sp, #16]
  403f14:	adrp	x19, 419000 <tigetstr@plt+0x174b0>
  403f18:	ldrb	w0, [x19, #616]
  403f1c:	cbnz	w0, 403f2c <tigetstr@plt+0x23dc>
  403f20:	bl	403e98 <tigetstr@plt+0x2348>
  403f24:	mov	w0, #0x1                   	// #1
  403f28:	strb	w0, [x19, #616]
  403f2c:	ldr	x19, [sp, #16]
  403f30:	ldp	x29, x30, [sp], #32
  403f34:	ret
  403f38:	b	403ec8 <tigetstr@plt+0x2378>
  403f3c:	nop
  403f40:	stp	x29, x30, [sp, #-32]!
  403f44:	mov	x29, sp
  403f48:	stp	x19, x20, [sp, #16]
  403f4c:	mov	x19, x0
  403f50:	ldrb	w0, [x0, #703]
  403f54:	tbnz	w0, #4, 403f80 <tigetstr@plt+0x2430>
  403f58:	mov	x20, x1
  403f5c:	mov	w2, #0x5                   	// #5
  403f60:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  403f64:	mov	x0, #0x0                   	// #0
  403f68:	add	x1, x1, #0x7a8
  403f6c:	bl	401a80 <dcgettext@plt>
  403f70:	ldr	x1, [x19]
  403f74:	mov	x2, x20
  403f78:	bl	401a30 <warnx@plt>
  403f7c:	ldrb	w0, [x19, #703]
  403f80:	ubfx	x0, x0, #4, #1
  403f84:	ldp	x19, x20, [sp, #16]
  403f88:	ldp	x29, x30, [sp], #32
  403f8c:	ret
  403f90:	stp	x29, x30, [sp, #-256]!
  403f94:	mov	w9, #0xffffffd0            	// #-48
  403f98:	mov	w8, #0xffffff80            	// #-128
  403f9c:	mov	x29, sp
  403fa0:	add	x10, sp, #0xd0
  403fa4:	add	x11, sp, #0x100
  403fa8:	stp	x11, x11, [sp, #48]
  403fac:	str	x10, [sp, #64]
  403fb0:	stp	w9, w8, [sp, #72]
  403fb4:	ldp	x10, x11, [sp, #48]
  403fb8:	stp	x10, x11, [sp, #16]
  403fbc:	ldp	x8, x9, [sp, #64]
  403fc0:	stp	x8, x9, [sp, #32]
  403fc4:	str	q0, [sp, #80]
  403fc8:	str	q1, [sp, #96]
  403fcc:	str	q2, [sp, #112]
  403fd0:	str	q3, [sp, #128]
  403fd4:	str	q4, [sp, #144]
  403fd8:	str	q5, [sp, #160]
  403fdc:	str	q6, [sp, #176]
  403fe0:	str	q7, [sp, #192]
  403fe4:	stp	x2, x3, [sp, #208]
  403fe8:	add	x2, sp, #0x10
  403fec:	stp	x4, x5, [sp, #224]
  403ff0:	stp	x6, x7, [sp, #240]
  403ff4:	bl	4019c0 <vasprintf@plt>
  403ff8:	tbnz	w0, #31, 404004 <tigetstr@plt+0x24b4>
  403ffc:	ldp	x29, x30, [sp], #256
  404000:	ret
  404004:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404008:	mov	w0, #0x1                   	// #1
  40400c:	add	x1, x1, #0x7c8
  404010:	bl	401b10 <err@plt>
  404014:	nop
  404018:	stp	x29, x30, [sp, #-32]!
  40401c:	mov	x29, sp
  404020:	str	x19, [sp, #16]
  404024:	mov	x19, x0
  404028:	bl	401870 <malloc@plt>
  40402c:	cmp	x0, #0x0
  404030:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404034:	b.ne	404044 <tigetstr@plt+0x24f4>  // b.any
  404038:	ldr	x19, [sp, #16]
  40403c:	ldp	x29, x30, [sp], #32
  404040:	ret
  404044:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404048:	mov	x2, x19
  40404c:	add	x1, x1, #0x7e0
  404050:	mov	w0, #0x1                   	// #1
  404054:	bl	401b10 <err@plt>
  404058:	stp	x29, x30, [sp, #-16]!
  40405c:	mov	w2, #0x5                   	// #5
  404060:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404064:	mov	x29, sp
  404068:	add	x1, x1, #0x800
  40406c:	mov	x0, #0x0                   	// #0
  404070:	bl	401a80 <dcgettext@plt>
  404074:	mov	x1, x0
  404078:	mov	w0, #0x1                   	// #1
  40407c:	bl	401aa0 <errx@plt>
  404080:	stp	x29, x30, [sp, #-32]!
  404084:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404088:	mov	x29, sp
  40408c:	str	x19, [sp, #16]
  404090:	mov	x19, x0
  404094:	add	x0, x1, #0x820
  404098:	mov	x1, x19
  40409c:	bl	401960 <strcmp@plt>
  4040a0:	cbz	w0, 404190 <tigetstr@plt+0x2640>
  4040a4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4040a8:	mov	x1, x19
  4040ac:	add	x0, x0, #0x828
  4040b0:	bl	401960 <strcmp@plt>
  4040b4:	cbz	w0, 404198 <tigetstr@plt+0x2648>
  4040b8:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4040bc:	mov	x1, x19
  4040c0:	add	x0, x0, #0x830
  4040c4:	bl	401960 <strcmp@plt>
  4040c8:	cbz	w0, 4041a0 <tigetstr@plt+0x2650>
  4040cc:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4040d0:	mov	x1, x19
  4040d4:	add	x0, x0, #0x838
  4040d8:	bl	401960 <strcmp@plt>
  4040dc:	cbz	w0, 4041a8 <tigetstr@plt+0x2658>
  4040e0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4040e4:	mov	x1, x19
  4040e8:	add	x0, x0, #0x840
  4040ec:	bl	401960 <strcmp@plt>
  4040f0:	cbz	w0, 4041b0 <tigetstr@plt+0x2660>
  4040f4:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4040f8:	mov	x1, x19
  4040fc:	add	x0, x0, #0x848
  404100:	bl	401960 <strcmp@plt>
  404104:	cbz	w0, 4041b8 <tigetstr@plt+0x2668>
  404108:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40410c:	mov	x1, x19
  404110:	add	x0, x0, #0x850
  404114:	bl	401960 <strcmp@plt>
  404118:	cbz	w0, 4041c0 <tigetstr@plt+0x2670>
  40411c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  404120:	mov	x1, x19
  404124:	add	x0, x0, #0x858
  404128:	bl	401960 <strcmp@plt>
  40412c:	cbz	w0, 4041c8 <tigetstr@plt+0x2678>
  404130:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  404134:	mov	x1, x19
  404138:	add	x0, x0, #0x860
  40413c:	bl	401960 <strcmp@plt>
  404140:	cbz	w0, 4041d0 <tigetstr@plt+0x2680>
  404144:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  404148:	mov	x1, x19
  40414c:	add	x0, x0, #0x868
  404150:	bl	401960 <strcmp@plt>
  404154:	cbz	w0, 4041d8 <tigetstr@plt+0x2688>
  404158:	mov	w2, #0x5                   	// #5
  40415c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404160:	mov	x0, #0x0                   	// #0
  404164:	add	x1, x1, #0x870
  404168:	bl	401a80 <dcgettext@plt>
  40416c:	mov	x1, x0
  404170:	mov	x0, x19
  404174:	bl	405300 <tigetstr@plt+0x37b0>
  404178:	cmp	w0, #0x9
  40417c:	ccmp	w0, #0x8, #0x4, ls  // ls = plast
  404180:	b.eq	4041e0 <tigetstr@plt+0x2690>  // b.none
  404184:	ldr	x19, [sp, #16]
  404188:	ldp	x29, x30, [sp], #32
  40418c:	ret
  404190:	mov	x0, #0x0                   	// #0
  404194:	b	404178 <tigetstr@plt+0x2628>
  404198:	mov	x0, #0x1                   	// #1
  40419c:	b	404178 <tigetstr@plt+0x2628>
  4041a0:	mov	x0, #0x2                   	// #2
  4041a4:	b	404178 <tigetstr@plt+0x2628>
  4041a8:	mov	x0, #0x3                   	// #3
  4041ac:	b	404178 <tigetstr@plt+0x2628>
  4041b0:	mov	x0, #0x4                   	// #4
  4041b4:	b	404178 <tigetstr@plt+0x2628>
  4041b8:	mov	x0, #0x5                   	// #5
  4041bc:	b	404178 <tigetstr@plt+0x2628>
  4041c0:	mov	x0, #0x6                   	// #6
  4041c4:	b	404178 <tigetstr@plt+0x2628>
  4041c8:	mov	x0, #0x7                   	// #7
  4041cc:	b	404178 <tigetstr@plt+0x2628>
  4041d0:	mov	x0, #0x8                   	// #8
  4041d4:	b	404178 <tigetstr@plt+0x2628>
  4041d8:	mov	x0, #0x9                   	// #9
  4041dc:	b	404178 <tigetstr@plt+0x2628>
  4041e0:	mov	w2, #0x5                   	// #5
  4041e4:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4041e8:	mov	x0, #0x0                   	// #0
  4041ec:	add	x1, x1, #0x870
  4041f0:	bl	401a80 <dcgettext@plt>
  4041f4:	mov	x2, x0
  4041f8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4041fc:	mov	x3, x19
  404200:	add	x1, x1, #0x880
  404204:	mov	w0, #0x1                   	// #1
  404208:	bl	401aa0 <errx@plt>
  40420c:	nop
  404210:	stp	x29, x30, [sp, #-32]!
  404214:	mov	w2, w1
  404218:	mov	w1, #0x4                   	// #4
  40421c:	mov	x29, sp
  404220:	str	x19, [sp, #16]
  404224:	mov	x19, x0
  404228:	mov	w0, #0x0                   	// #0
  40422c:	bl	401a10 <fcntl@plt>
  404230:	mov	x2, x19
  404234:	mov	w1, #0x0                   	// #0
  404238:	ldr	x19, [sp, #16]
  40423c:	mov	w0, #0x0                   	// #0
  404240:	ldp	x29, x30, [sp], #32
  404244:	b	401a50 <tcsetattr@plt>
  404248:	stp	x29, x30, [sp, #-80]!
  40424c:	mov	x29, sp
  404250:	stp	x19, x20, [sp, #16]
  404254:	stp	x21, x22, [sp, #32]
  404258:	stp	x23, x24, [sp, #48]
  40425c:	mov	x23, x0
  404260:	mov	x24, x2
  404264:	cbz	x1, 404358 <tigetstr@plt+0x2808>
  404268:	mov	w2, #0x5                   	// #5
  40426c:	mov	x19, x1
  404270:	mov	x0, #0x0                   	// #0
  404274:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404278:	add	x1, x1, #0x870
  40427c:	bl	401a80 <dcgettext@plt>
  404280:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  404284:	mov	x1, x0
  404288:	mov	x0, x19
  40428c:	bl	405300 <tigetstr@plt+0x37b0>
  404290:	str	w0, [x24]
  404294:	mov	w21, #0x1                   	// #1
  404298:	ldrsw	x0, [x22, #592]
  40429c:	ldr	x19, [x23, x0, lsl #3]
  4042a0:	add	x0, x24, #0x4
  4042a4:	cbz	x19, 404318 <tigetstr@plt+0x27c8>
  4042a8:	add	x22, x22, #0x250
  4042ac:	add	x20, x24, w21, sxtw #2
  4042b0:	str	x25, [sp, #64]
  4042b4:	adrp	x25, 406000 <tigetstr@plt+0x44b0>
  4042b8:	add	x25, x25, #0x870
  4042bc:	b	404304 <tigetstr@plt+0x27b4>
  4042c0:	mov	w2, #0x5                   	// #5
  4042c4:	mov	x1, x25
  4042c8:	mov	x0, #0x0                   	// #0
  4042cc:	bl	401a80 <dcgettext@plt>
  4042d0:	mov	x1, x0
  4042d4:	mov	x0, x19
  4042d8:	bl	405300 <tigetstr@plt+0x37b0>
  4042dc:	str	w0, [x20]
  4042e0:	add	w21, w21, #0x1
  4042e4:	ldr	w1, [x22]
  4042e8:	add	w1, w1, #0x1
  4042ec:	ldr	x19, [x23, w1, sxtw #3]
  4042f0:	str	w1, [x22]
  4042f4:	cbz	x19, 404334 <tigetstr@plt+0x27e4>
  4042f8:	add	x20, x20, #0x4
  4042fc:	cmp	w21, #0xa1
  404300:	b.eq	404374 <tigetstr@plt+0x2824>  // b.none
  404304:	ldrsb	w1, [x19]
  404308:	mov	x0, x20
  40430c:	cmp	w1, #0x2d
  404310:	b.ne	4042c0 <tigetstr@plt+0x2770>  // b.any
  404314:	ldr	x25, [sp, #64]
  404318:	mov	w1, #0xffffffff            	// #-1
  40431c:	ldp	x19, x20, [sp, #16]
  404320:	ldp	x21, x22, [sp, #32]
  404324:	ldp	x23, x24, [sp, #48]
  404328:	str	w1, [x0]
  40432c:	ldp	x29, x30, [sp], #80
  404330:	ret
  404334:	add	x0, x24, w21, sxtw #2
  404338:	mov	w1, #0xffffffff            	// #-1
  40433c:	ldp	x19, x20, [sp, #16]
  404340:	ldp	x21, x22, [sp, #32]
  404344:	ldp	x23, x24, [sp, #48]
  404348:	ldr	x25, [sp, #64]
  40434c:	str	w1, [x0]
  404350:	ldp	x29, x30, [sp], #80
  404354:	ret
  404358:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  40435c:	mov	w21, #0x0                   	// #0
  404360:	ldrsw	x0, [x22, #592]
  404364:	ldr	x19, [x23, x0, lsl #3]
  404368:	mov	x0, x2
  40436c:	cbnz	x19, 4042a8 <tigetstr@plt+0x2758>
  404370:	b	404318 <tigetstr@plt+0x27c8>
  404374:	mov	w2, #0x5                   	// #5
  404378:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40437c:	mov	x0, #0x0                   	// #0
  404380:	add	x1, x1, #0x888
  404384:	bl	401a80 <dcgettext@plt>
  404388:	mov	x1, x0
  40438c:	mov	w0, #0x1                   	// #1
  404390:	bl	401aa0 <errx@plt>
  404394:	nop
  404398:	stp	x29, x30, [sp, #-64]!
  40439c:	mov	x29, sp
  4043a0:	stp	x21, x22, [sp, #32]
  4043a4:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  4043a8:	mov	w21, #0x0                   	// #0
  4043ac:	stp	x19, x20, [sp, #16]
  4043b0:	ldr	w20, [x22, #592]
  4043b4:	add	x1, x0, w20, sxtw #3
  4043b8:	ldur	x19, [x1, #-8]
  4043bc:	str	x23, [sp, #48]
  4043c0:	ldr	x23, [x0, w20, sxtw #3]
  4043c4:	cbz	x23, 4043dc <tigetstr@plt+0x288c>
  4043c8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4043cc:	mov	x0, x19
  4043d0:	add	x1, x1, #0x898
  4043d4:	bl	401960 <strcmp@plt>
  4043d8:	cbz	w0, 4044f0 <tigetstr@plt+0x29a0>
  4043dc:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4043e0:	mov	x1, x19
  4043e4:	add	x0, x0, #0x820
  4043e8:	bl	401960 <strcmp@plt>
  4043ec:	cbz	w0, 404504 <tigetstr@plt+0x29b4>
  4043f0:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  4043f4:	mov	x1, x19
  4043f8:	add	x0, x0, #0x828
  4043fc:	bl	401960 <strcmp@plt>
  404400:	cbz	w0, 40450c <tigetstr@plt+0x29bc>
  404404:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  404408:	mov	x1, x19
  40440c:	add	x0, x0, #0x830
  404410:	bl	401960 <strcmp@plt>
  404414:	cbz	w0, 404514 <tigetstr@plt+0x29c4>
  404418:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40441c:	mov	x1, x19
  404420:	add	x0, x0, #0x838
  404424:	bl	401960 <strcmp@plt>
  404428:	cbz	w0, 40451c <tigetstr@plt+0x29cc>
  40442c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  404430:	mov	x1, x19
  404434:	add	x0, x0, #0x840
  404438:	bl	401960 <strcmp@plt>
  40443c:	cbz	w0, 404524 <tigetstr@plt+0x29d4>
  404440:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  404444:	mov	x1, x19
  404448:	add	x0, x0, #0x848
  40444c:	bl	401960 <strcmp@plt>
  404450:	cbz	w0, 40452c <tigetstr@plt+0x29dc>
  404454:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  404458:	mov	x1, x19
  40445c:	add	x0, x0, #0x850
  404460:	bl	401960 <strcmp@plt>
  404464:	cbz	w0, 404534 <tigetstr@plt+0x29e4>
  404468:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40446c:	mov	x1, x19
  404470:	add	x0, x0, #0x858
  404474:	bl	401960 <strcmp@plt>
  404478:	cbz	w0, 40453c <tigetstr@plt+0x29ec>
  40447c:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  404480:	mov	x1, x19
  404484:	add	x0, x0, #0x860
  404488:	bl	401960 <strcmp@plt>
  40448c:	cbz	w0, 404544 <tigetstr@plt+0x29f4>
  404490:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  404494:	mov	x1, x19
  404498:	add	x0, x0, #0x868
  40449c:	bl	401960 <strcmp@plt>
  4044a0:	cbz	w0, 40454c <tigetstr@plt+0x29fc>
  4044a4:	mov	w2, #0x5                   	// #5
  4044a8:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4044ac:	mov	x0, #0x0                   	// #0
  4044b0:	add	x1, x1, #0x870
  4044b4:	bl	401a80 <dcgettext@plt>
  4044b8:	mov	x1, x0
  4044bc:	mov	x0, x19
  4044c0:	bl	405300 <tigetstr@plt+0x37b0>
  4044c4:	cmp	w0, #0x8
  4044c8:	b.hi	404554 <tigetstr@plt+0x2a04>  // b.pmore
  4044cc:	cbz	w21, 4044dc <tigetstr@plt+0x298c>
  4044d0:	and	w1, w0, #0xfffffff7
  4044d4:	orr	w0, w0, #0x8
  4044d8:	cbz	w1, 404580 <tigetstr@plt+0x2a30>
  4044dc:	ldp	x19, x20, [sp, #16]
  4044e0:	ldp	x21, x22, [sp, #32]
  4044e4:	ldr	x23, [sp, #48]
  4044e8:	ldp	x29, x30, [sp], #64
  4044ec:	ret
  4044f0:	add	w20, w20, #0x1
  4044f4:	mov	x19, x23
  4044f8:	mov	w21, #0x1                   	// #1
  4044fc:	str	w20, [x22, #592]
  404500:	b	4043dc <tigetstr@plt+0x288c>
  404504:	mov	x0, #0x0                   	// #0
  404508:	b	4044c4 <tigetstr@plt+0x2974>
  40450c:	mov	x0, #0x1                   	// #1
  404510:	b	4044c4 <tigetstr@plt+0x2974>
  404514:	mov	x0, #0x2                   	// #2
  404518:	b	4044c4 <tigetstr@plt+0x2974>
  40451c:	mov	x0, #0x3                   	// #3
  404520:	b	4044c4 <tigetstr@plt+0x2974>
  404524:	mov	x0, #0x4                   	// #4
  404528:	b	4044c4 <tigetstr@plt+0x2974>
  40452c:	mov	x0, #0x5                   	// #5
  404530:	b	4044c4 <tigetstr@plt+0x2974>
  404534:	mov	x0, #0x6                   	// #6
  404538:	b	4044c4 <tigetstr@plt+0x2974>
  40453c:	mov	x0, #0x7                   	// #7
  404540:	b	4044c4 <tigetstr@plt+0x2974>
  404544:	mov	x0, #0x8                   	// #8
  404548:	b	4044c4 <tigetstr@plt+0x2974>
  40454c:	mov	x0, #0x9                   	// #9
  404550:	b	4044c4 <tigetstr@plt+0x2974>
  404554:	mov	w2, #0x5                   	// #5
  404558:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  40455c:	mov	x0, #0x0                   	// #0
  404560:	add	x1, x1, #0x870
  404564:	bl	401a80 <dcgettext@plt>
  404568:	mov	x2, x0
  40456c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404570:	mov	x3, x19
  404574:	add	x1, x1, #0x880
  404578:	mov	w0, #0x1                   	// #1
  40457c:	bl	401aa0 <errx@plt>
  404580:	mov	w2, #0x5                   	// #5
  404584:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404588:	mov	x0, #0x0                   	// #0
  40458c:	add	x1, x1, #0x8a0
  404590:	bl	401a80 <dcgettext@plt>
  404594:	mov	x1, x0
  404598:	mov	x2, x19
  40459c:	mov	w0, #0x1                   	// #1
  4045a0:	bl	401aa0 <errx@plt>
  4045a4:	nop
  4045a8:	stp	x29, x30, [sp, #-32]!
  4045ac:	mov	x29, sp
  4045b0:	stp	x19, x20, [sp, #16]
  4045b4:	mov	x19, x1
  4045b8:	cbz	x1, 4045f4 <tigetstr@plt+0x2aa4>
  4045bc:	mov	w2, #0x5                   	// #5
  4045c0:	adrp	x20, 406000 <tigetstr@plt+0x44b0>
  4045c4:	add	x20, x20, #0x870
  4045c8:	mov	x0, #0x0                   	// #0
  4045cc:	mov	x1, x20
  4045d0:	bl	401a80 <dcgettext@plt>
  4045d4:	mov	x1, x0
  4045d8:	mov	x0, x19
  4045dc:	bl	405300 <tigetstr@plt+0x37b0>
  4045e0:	cmp	w0, #0x0
  4045e4:	b.le	404624 <tigetstr@plt+0x2ad4>
  4045e8:	ldp	x19, x20, [sp, #16]
  4045ec:	ldp	x29, x30, [sp], #32
  4045f0:	ret
  4045f4:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  4045f8:	ldr	w1, [x2, #592]
  4045fc:	ldr	x19, [x0, w1, sxtw #3]
  404600:	cbz	x19, 40461c <tigetstr@plt+0x2acc>
  404604:	ldrsb	w0, [x19]
  404608:	cmp	w0, #0x2d
  40460c:	b.eq	40461c <tigetstr@plt+0x2acc>  // b.none
  404610:	add	w1, w1, #0x1
  404614:	str	w1, [x2, #592]
  404618:	b	4045bc <tigetstr@plt+0x2a6c>
  40461c:	mov	w0, #0x0                   	// #0
  404620:	b	4045e8 <tigetstr@plt+0x2a98>
  404624:	mov	x1, x20
  404628:	mov	w2, #0x5                   	// #5
  40462c:	mov	x0, #0x0                   	// #0
  404630:	bl	401a80 <dcgettext@plt>
  404634:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404638:	mov	x2, x0
  40463c:	mov	x3, x19
  404640:	add	x1, x1, #0x880
  404644:	mov	w0, #0x1                   	// #1
  404648:	bl	401aa0 <errx@plt>
  40464c:	nop
  404650:	stp	x29, x30, [sp, #-32]!
  404654:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404658:	mov	x29, sp
  40465c:	stp	x19, x20, [sp, #16]
  404660:	ldr	x20, [x0, #600]
  404664:	bl	401ad0 <__errno_location@plt>
  404668:	mov	x19, x0
  40466c:	mov	x0, x20
  404670:	str	wzr, [x19]
  404674:	bl	401b40 <ferror@plt>
  404678:	cbz	w0, 404718 <tigetstr@plt+0x2bc8>
  40467c:	ldr	w0, [x19]
  404680:	cmp	w0, #0x9
  404684:	b.ne	4046c8 <tigetstr@plt+0x2b78>  // b.any
  404688:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  40468c:	ldr	x20, [x0, #576]
  404690:	str	wzr, [x19]
  404694:	mov	x0, x20
  404698:	bl	401b40 <ferror@plt>
  40469c:	cbnz	w0, 4046b0 <tigetstr@plt+0x2b60>
  4046a0:	mov	x0, x20
  4046a4:	bl	401a20 <fflush@plt>
  4046a8:	cbz	w0, 4046f8 <tigetstr@plt+0x2ba8>
  4046ac:	nop
  4046b0:	ldr	w0, [x19]
  4046b4:	cmp	w0, #0x9
  4046b8:	b.ne	4046f0 <tigetstr@plt+0x2ba0>  // b.any
  4046bc:	ldp	x19, x20, [sp, #16]
  4046c0:	ldp	x29, x30, [sp], #32
  4046c4:	ret
  4046c8:	cmp	w0, #0x20
  4046cc:	b.eq	404688 <tigetstr@plt+0x2b38>  // b.none
  4046d0:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  4046d4:	mov	w2, #0x5                   	// #5
  4046d8:	add	x1, x1, #0x8d0
  4046dc:	cbz	w0, 404744 <tigetstr@plt+0x2bf4>
  4046e0:	mov	x0, #0x0                   	// #0
  4046e4:	bl	401a80 <dcgettext@plt>
  4046e8:	bl	401970 <warn@plt>
  4046ec:	nop
  4046f0:	mov	w0, #0x1                   	// #1
  4046f4:	bl	401720 <_exit@plt>
  4046f8:	mov	x0, x20
  4046fc:	bl	401830 <fileno@plt>
  404700:	tbnz	w0, #31, 4046b0 <tigetstr@plt+0x2b60>
  404704:	bl	401770 <dup@plt>
  404708:	tbnz	w0, #31, 4046b0 <tigetstr@plt+0x2b60>
  40470c:	bl	401910 <close@plt>
  404710:	cbz	w0, 4046bc <tigetstr@plt+0x2b6c>
  404714:	b	4046b0 <tigetstr@plt+0x2b60>
  404718:	mov	x0, x20
  40471c:	bl	401a20 <fflush@plt>
  404720:	cbnz	w0, 40467c <tigetstr@plt+0x2b2c>
  404724:	mov	x0, x20
  404728:	bl	401830 <fileno@plt>
  40472c:	tbnz	w0, #31, 40467c <tigetstr@plt+0x2b2c>
  404730:	bl	401770 <dup@plt>
  404734:	tbnz	w0, #31, 40467c <tigetstr@plt+0x2b2c>
  404738:	bl	401910 <close@plt>
  40473c:	cbz	w0, 404688 <tigetstr@plt+0x2b38>
  404740:	b	40467c <tigetstr@plt+0x2b2c>
  404744:	mov	x0, #0x0                   	// #0
  404748:	bl	401a80 <dcgettext@plt>
  40474c:	bl	401a30 <warnx@plt>
  404750:	b	4046f0 <tigetstr@plt+0x2ba0>
  404754:	nop
  404758:	stp	x29, x30, [sp, #-32]!
  40475c:	mov	x29, sp
  404760:	stp	x19, x20, [sp, #16]
  404764:	mov	x19, x1
  404768:	cbz	x1, 4047cc <tigetstr@plt+0x2c7c>
  40476c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404770:	mov	x0, x19
  404774:	add	x1, x1, #0x8e8
  404778:	bl	401960 <strcmp@plt>
  40477c:	cbz	w0, 404804 <tigetstr@plt+0x2cb4>
  404780:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404784:	mov	x0, x19
  404788:	add	x1, x1, #0x8e0
  40478c:	bl	401960 <strcmp@plt>
  404790:	cbz	w0, 4047fc <tigetstr@plt+0x2cac>
  404794:	mov	w2, #0x5                   	// #5
  404798:	adrp	x20, 406000 <tigetstr@plt+0x44b0>
  40479c:	add	x20, x20, #0x870
  4047a0:	mov	x0, #0x0                   	// #0
  4047a4:	mov	x1, x20
  4047a8:	bl	401a80 <dcgettext@plt>
  4047ac:	mov	x1, x0
  4047b0:	mov	x0, x19
  4047b4:	bl	405300 <tigetstr@plt+0x37b0>
  4047b8:	cmp	w0, #0x3c
  4047bc:	b.hi	40480c <tigetstr@plt+0x2cbc>  // b.pmore
  4047c0:	ldp	x19, x20, [sp, #16]
  4047c4:	ldp	x29, x30, [sp], #32
  4047c8:	ret
  4047cc:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  4047d0:	ldr	w1, [x2, #592]
  4047d4:	ldr	x19, [x0, w1, sxtw #3]
  4047d8:	cbz	x19, 4047f4 <tigetstr@plt+0x2ca4>
  4047dc:	ldrsb	w0, [x19]
  4047e0:	cmp	w0, #0x2d
  4047e4:	b.eq	4047f4 <tigetstr@plt+0x2ca4>  // b.none
  4047e8:	add	w1, w1, #0x1
  4047ec:	str	w1, [x2, #592]
  4047f0:	b	40476c <tigetstr@plt+0x2c1c>
  4047f4:	mov	w0, #0xfffffffd            	// #-3
  4047f8:	b	4047c0 <tigetstr@plt+0x2c70>
  4047fc:	mov	w0, #0xfffffffe            	// #-2
  404800:	b	4047c0 <tigetstr@plt+0x2c70>
  404804:	mov	w0, #0xffffffff            	// #-1
  404808:	b	4047c0 <tigetstr@plt+0x2c70>
  40480c:	mov	x1, x20
  404810:	mov	w2, #0x5                   	// #5
  404814:	mov	x0, #0x0                   	// #0
  404818:	bl	401a80 <dcgettext@plt>
  40481c:	adrp	x1, 406000 <tigetstr@plt+0x44b0>
  404820:	mov	x2, x0
  404824:	mov	x3, x19
  404828:	add	x1, x1, #0x880
  40482c:	mov	w0, #0x1                   	// #1
  404830:	bl	401aa0 <errx@plt>
  404834:	nop
  404838:	stp	x29, x30, [sp, #-32]!
  40483c:	mov	x29, sp
  404840:	stp	x19, x20, [sp, #16]
  404844:	mov	x19, x1
  404848:	mov	x20, x0
  40484c:	bl	401ad0 <__errno_location@plt>
  404850:	mov	x4, x0
  404854:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404858:	mov	w5, #0x22                  	// #34
  40485c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404860:	mov	x3, x20
  404864:	ldr	w0, [x0, #568]
  404868:	mov	x2, x19
  40486c:	str	w5, [x4]
  404870:	add	x1, x1, #0xfa0
  404874:	bl	401b10 <err@plt>
  404878:	adrp	x1, 419000 <tigetstr@plt+0x174b0>
  40487c:	str	w0, [x1, #568]
  404880:	ret
  404884:	nop
  404888:	stp	x29, x30, [sp, #-128]!
  40488c:	mov	x29, sp
  404890:	stp	x19, x20, [sp, #16]
  404894:	mov	x20, x0
  404898:	stp	x21, x22, [sp, #32]
  40489c:	mov	x22, x1
  4048a0:	stp	x23, x24, [sp, #48]
  4048a4:	mov	x23, x2
  4048a8:	str	xzr, [x1]
  4048ac:	bl	401ad0 <__errno_location@plt>
  4048b0:	mov	x21, x0
  4048b4:	cbz	x20, 404b50 <tigetstr@plt+0x3000>
  4048b8:	ldrsb	w19, [x20]
  4048bc:	cbz	w19, 404b50 <tigetstr@plt+0x3000>
  4048c0:	bl	401980 <__ctype_b_loc@plt>
  4048c4:	mov	x24, x0
  4048c8:	ldr	x0, [x0]
  4048cc:	ubfiz	x1, x19, #1, #8
  4048d0:	ldrh	w1, [x0, x1]
  4048d4:	tbz	w1, #13, 4048f0 <tigetstr@plt+0x2da0>
  4048d8:	mov	x1, x20
  4048dc:	nop
  4048e0:	ldrsb	w19, [x1, #1]!
  4048e4:	ubfiz	x2, x19, #1, #8
  4048e8:	ldrh	w2, [x0, x2]
  4048ec:	tbnz	w2, #13, 4048e0 <tigetstr@plt+0x2d90>
  4048f0:	cmp	w19, #0x2d
  4048f4:	b.eq	404b50 <tigetstr@plt+0x3000>  // b.none
  4048f8:	stp	x25, x26, [sp, #64]
  4048fc:	mov	x0, x20
  404900:	mov	w3, #0x0                   	// #0
  404904:	stp	x27, x28, [sp, #80]
  404908:	add	x27, sp, #0x78
  40490c:	mov	x1, x27
  404910:	str	wzr, [x21]
  404914:	mov	w2, #0x0                   	// #0
  404918:	str	xzr, [sp, #120]
  40491c:	bl	4018f0 <__strtoul_internal@plt>
  404920:	mov	x25, x0
  404924:	ldr	x28, [sp, #120]
  404928:	ldr	w0, [x21]
  40492c:	cmp	x28, x20
  404930:	b.eq	404b40 <tigetstr@plt+0x2ff0>  // b.none
  404934:	cbnz	w0, 404b70 <tigetstr@plt+0x3020>
  404938:	cbz	x28, 404be4 <tigetstr@plt+0x3094>
  40493c:	ldrsb	w0, [x28]
  404940:	mov	w20, #0x0                   	// #0
  404944:	mov	x26, #0x0                   	// #0
  404948:	cbz	w0, 404be4 <tigetstr@plt+0x3094>
  40494c:	nop
  404950:	ldrsb	w0, [x28, #1]
  404954:	cmp	w0, #0x69
  404958:	b.eq	404a04 <tigetstr@plt+0x2eb4>  // b.none
  40495c:	and	w1, w0, #0xffffffdf
  404960:	cmp	w1, #0x42
  404964:	b.ne	404bd4 <tigetstr@plt+0x3084>  // b.any
  404968:	ldrsb	w0, [x28, #2]
  40496c:	cbz	w0, 404c1c <tigetstr@plt+0x30cc>
  404970:	bl	401810 <localeconv@plt>
  404974:	cbz	x0, 404b48 <tigetstr@plt+0x2ff8>
  404978:	ldr	x1, [x0]
  40497c:	cbz	x1, 404b48 <tigetstr@plt+0x2ff8>
  404980:	mov	x0, x1
  404984:	str	x1, [sp, #104]
  404988:	bl	401740 <strlen@plt>
  40498c:	mov	x19, x0
  404990:	cbnz	x26, 404b48 <tigetstr@plt+0x2ff8>
  404994:	ldrsb	w0, [x28]
  404998:	cbz	w0, 404b48 <tigetstr@plt+0x2ff8>
  40499c:	ldr	x1, [sp, #104]
  4049a0:	mov	x2, x19
  4049a4:	mov	x0, x1
  4049a8:	mov	x1, x28
  4049ac:	bl	4018a0 <strncmp@plt>
  4049b0:	cbnz	w0, 404b48 <tigetstr@plt+0x2ff8>
  4049b4:	ldrsb	w4, [x28, x19]
  4049b8:	add	x1, x28, x19
  4049bc:	cmp	w4, #0x30
  4049c0:	b.ne	404bf8 <tigetstr@plt+0x30a8>  // b.any
  4049c4:	add	w0, w20, #0x1
  4049c8:	mov	x19, x1
  4049cc:	nop
  4049d0:	sub	w3, w19, w1
  4049d4:	ldrsb	w4, [x19, #1]!
  4049d8:	add	w20, w3, w0
  4049dc:	cmp	w4, #0x30
  4049e0:	b.eq	4049d0 <tigetstr@plt+0x2e80>  // b.none
  4049e4:	ldr	x0, [x24]
  4049e8:	ldrh	w0, [x0, w4, sxtw #1]
  4049ec:	tbnz	w0, #11, 404b84 <tigetstr@plt+0x3034>
  4049f0:	mov	x28, x19
  4049f4:	str	x19, [sp, #120]
  4049f8:	ldrsb	w0, [x28, #1]
  4049fc:	cmp	w0, #0x69
  404a00:	b.ne	40495c <tigetstr@plt+0x2e0c>  // b.any
  404a04:	ldrsb	w0, [x28, #2]
  404a08:	and	w0, w0, #0xffffffdf
  404a0c:	cmp	w0, #0x42
  404a10:	b.ne	404970 <tigetstr@plt+0x2e20>  // b.any
  404a14:	ldrsb	w0, [x28, #3]
  404a18:	cbnz	w0, 404970 <tigetstr@plt+0x2e20>
  404a1c:	mov	x19, #0x400                 	// #1024
  404a20:	ldrsb	w27, [x28]
  404a24:	adrp	x24, 407000 <tigetstr@plt+0x54b0>
  404a28:	add	x24, x24, #0xfb0
  404a2c:	mov	x0, x24
  404a30:	mov	w1, w27
  404a34:	bl	4019f0 <strchr@plt>
  404a38:	cbz	x0, 404c24 <tigetstr@plt+0x30d4>
  404a3c:	sub	x1, x0, x24
  404a40:	add	w1, w1, #0x1
  404a44:	cbz	w1, 404c40 <tigetstr@plt+0x30f0>
  404a48:	umulh	x0, x25, x19
  404a4c:	cbnz	x0, 404c10 <tigetstr@plt+0x30c0>
  404a50:	sub	w0, w1, #0x2
  404a54:	b	404a64 <tigetstr@plt+0x2f14>
  404a58:	umulh	x2, x25, x19
  404a5c:	sub	w0, w0, #0x1
  404a60:	cbnz	x2, 404c10 <tigetstr@plt+0x30c0>
  404a64:	mul	x25, x25, x19
  404a68:	cmn	w0, #0x1
  404a6c:	b.ne	404a58 <tigetstr@plt+0x2f08>  // b.any
  404a70:	mov	w0, #0x0                   	// #0
  404a74:	cbz	x23, 404a7c <tigetstr@plt+0x2f2c>
  404a78:	str	w1, [x23]
  404a7c:	cmp	x26, #0x0
  404a80:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404a84:	b.eq	404b2c <tigetstr@plt+0x2fdc>  // b.none
  404a88:	sub	w1, w1, #0x2
  404a8c:	mov	x5, #0x1                   	// #1
  404a90:	b	404aa0 <tigetstr@plt+0x2f50>
  404a94:	umulh	x2, x5, x19
  404a98:	sub	w1, w1, #0x1
  404a9c:	cbnz	x2, 404aac <tigetstr@plt+0x2f5c>
  404aa0:	mul	x5, x5, x19
  404aa4:	cmn	w1, #0x1
  404aa8:	b.ne	404a94 <tigetstr@plt+0x2f44>  // b.any
  404aac:	cmp	x26, #0xa
  404ab0:	mov	x1, #0xa                   	// #10
  404ab4:	b.ls	404ac8 <tigetstr@plt+0x2f78>  // b.plast
  404ab8:	add	x1, x1, x1, lsl #2
  404abc:	cmp	x26, x1, lsl #1
  404ac0:	lsl	x1, x1, #1
  404ac4:	b.hi	404ab8 <tigetstr@plt+0x2f68>  // b.pmore
  404ac8:	cbz	w20, 404ae4 <tigetstr@plt+0x2f94>
  404acc:	mov	w2, #0x0                   	// #0
  404ad0:	add	x1, x1, x1, lsl #2
  404ad4:	add	w2, w2, #0x1
  404ad8:	cmp	w20, w2
  404adc:	lsl	x1, x1, #1
  404ae0:	b.ne	404ad0 <tigetstr@plt+0x2f80>  // b.any
  404ae4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  404ae8:	mov	x4, #0x1                   	// #1
  404aec:	movk	x8, #0xcccd
  404af0:	umulh	x6, x26, x8
  404af4:	add	x7, x4, x4, lsl #2
  404af8:	mov	x3, x4
  404afc:	cmp	x26, #0x9
  404b00:	lsl	x4, x7, #1
  404b04:	lsr	x2, x6, #3
  404b08:	add	x2, x2, x2, lsl #2
  404b0c:	sub	x2, x26, x2, lsl #1
  404b10:	lsr	x26, x6, #3
  404b14:	cbz	x2, 404b28 <tigetstr@plt+0x2fd8>
  404b18:	udiv	x3, x1, x3
  404b1c:	udiv	x2, x3, x2
  404b20:	udiv	x2, x5, x2
  404b24:	add	x25, x25, x2
  404b28:	b.hi	404af0 <tigetstr@plt+0x2fa0>  // b.pmore
  404b2c:	str	x25, [x22]
  404b30:	tbnz	w0, #31, 404c00 <tigetstr@plt+0x30b0>
  404b34:	ldp	x25, x26, [sp, #64]
  404b38:	ldp	x27, x28, [sp, #80]
  404b3c:	b	404b5c <tigetstr@plt+0x300c>
  404b40:	cbnz	w0, 404b7c <tigetstr@plt+0x302c>
  404b44:	nop
  404b48:	ldp	x25, x26, [sp, #64]
  404b4c:	ldp	x27, x28, [sp, #80]
  404b50:	mov	w1, #0x16                  	// #22
  404b54:	mov	w0, #0xffffffea            	// #-22
  404b58:	str	w1, [x21]
  404b5c:	ldp	x19, x20, [sp, #16]
  404b60:	ldp	x21, x22, [sp, #32]
  404b64:	ldp	x23, x24, [sp, #48]
  404b68:	ldp	x29, x30, [sp], #128
  404b6c:	ret
  404b70:	sub	x1, x25, #0x1
  404b74:	cmn	x1, #0x3
  404b78:	b.ls	404938 <tigetstr@plt+0x2de8>  // b.plast
  404b7c:	neg	w0, w0
  404b80:	b	404b30 <tigetstr@plt+0x2fe0>
  404b84:	str	wzr, [x21]
  404b88:	mov	x1, x27
  404b8c:	mov	x0, x19
  404b90:	mov	w3, #0x0                   	// #0
  404b94:	mov	w2, #0x0                   	// #0
  404b98:	str	xzr, [sp, #120]
  404b9c:	bl	4018f0 <__strtoul_internal@plt>
  404ba0:	mov	x26, x0
  404ba4:	ldr	x28, [sp, #120]
  404ba8:	ldr	w0, [x21]
  404bac:	cmp	x28, x19
  404bb0:	b.eq	404b40 <tigetstr@plt+0x2ff0>  // b.none
  404bb4:	cbz	w0, 404bdc <tigetstr@plt+0x308c>
  404bb8:	sub	x1, x26, #0x1
  404bbc:	cmn	x1, #0x3
  404bc0:	b.hi	404b7c <tigetstr@plt+0x302c>  // b.pmore
  404bc4:	cbz	x28, 404b48 <tigetstr@plt+0x2ff8>
  404bc8:	ldrsb	w0, [x28]
  404bcc:	cbnz	w0, 404950 <tigetstr@plt+0x2e00>
  404bd0:	b	404b48 <tigetstr@plt+0x2ff8>
  404bd4:	cbnz	w0, 404970 <tigetstr@plt+0x2e20>
  404bd8:	b	404a1c <tigetstr@plt+0x2ecc>
  404bdc:	cbnz	x26, 404bc4 <tigetstr@plt+0x3074>
  404be0:	b	404950 <tigetstr@plt+0x2e00>
  404be4:	mov	w0, #0x0                   	// #0
  404be8:	ldp	x27, x28, [sp, #80]
  404bec:	str	x25, [x22]
  404bf0:	ldp	x25, x26, [sp, #64]
  404bf4:	b	404b5c <tigetstr@plt+0x300c>
  404bf8:	mov	x19, x1
  404bfc:	b	4049e4 <tigetstr@plt+0x2e94>
  404c00:	neg	w1, w0
  404c04:	ldp	x25, x26, [sp, #64]
  404c08:	ldp	x27, x28, [sp, #80]
  404c0c:	b	404b58 <tigetstr@plt+0x3008>
  404c10:	mov	w0, #0xffffffde            	// #-34
  404c14:	cbnz	x23, 404a78 <tigetstr@plt+0x2f28>
  404c18:	b	404a7c <tigetstr@plt+0x2f2c>
  404c1c:	mov	x19, #0x3e8                 	// #1000
  404c20:	b	404a20 <tigetstr@plt+0x2ed0>
  404c24:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404c28:	add	x24, x1, #0xfc0
  404c2c:	mov	x0, x24
  404c30:	mov	w1, w27
  404c34:	bl	4019f0 <strchr@plt>
  404c38:	cbnz	x0, 404a3c <tigetstr@plt+0x2eec>
  404c3c:	b	404b48 <tigetstr@plt+0x2ff8>
  404c40:	mov	w0, #0x0                   	// #0
  404c44:	cbnz	x23, 404a78 <tigetstr@plt+0x2f28>
  404c48:	ldp	x27, x28, [sp, #80]
  404c4c:	str	x25, [x22]
  404c50:	ldp	x25, x26, [sp, #64]
  404c54:	b	404b5c <tigetstr@plt+0x300c>
  404c58:	mov	x2, #0x0                   	// #0
  404c5c:	b	404888 <tigetstr@plt+0x2d38>
  404c60:	stp	x29, x30, [sp, #-48]!
  404c64:	mov	x29, sp
  404c68:	stp	x21, x22, [sp, #32]
  404c6c:	mov	x22, x1
  404c70:	cbz	x0, 404cd0 <tigetstr@plt+0x3180>
  404c74:	mov	x21, x0
  404c78:	stp	x19, x20, [sp, #16]
  404c7c:	mov	x20, x0
  404c80:	b	404c9c <tigetstr@plt+0x314c>
  404c84:	bl	401980 <__ctype_b_loc@plt>
  404c88:	ubfiz	x19, x19, #1, #8
  404c8c:	ldr	x2, [x0]
  404c90:	ldrh	w2, [x2, x19]
  404c94:	tbz	w2, #11, 404ca4 <tigetstr@plt+0x3154>
  404c98:	add	x20, x20, #0x1
  404c9c:	ldrsb	w19, [x20]
  404ca0:	cbnz	w19, 404c84 <tigetstr@plt+0x3134>
  404ca4:	cbz	x22, 404cac <tigetstr@plt+0x315c>
  404ca8:	str	x20, [x22]
  404cac:	cmp	x20, x21
  404cb0:	b.ls	404ce8 <tigetstr@plt+0x3198>  // b.plast
  404cb4:	ldrsb	w1, [x20]
  404cb8:	mov	w0, #0x1                   	// #1
  404cbc:	ldp	x19, x20, [sp, #16]
  404cc0:	cbnz	w1, 404cd8 <tigetstr@plt+0x3188>
  404cc4:	ldp	x21, x22, [sp, #32]
  404cc8:	ldp	x29, x30, [sp], #48
  404ccc:	ret
  404cd0:	cbz	x1, 404cd8 <tigetstr@plt+0x3188>
  404cd4:	str	xzr, [x1]
  404cd8:	mov	w0, #0x0                   	// #0
  404cdc:	ldp	x21, x22, [sp, #32]
  404ce0:	ldp	x29, x30, [sp], #48
  404ce4:	ret
  404ce8:	mov	w0, #0x0                   	// #0
  404cec:	ldp	x19, x20, [sp, #16]
  404cf0:	b	404cdc <tigetstr@plt+0x318c>
  404cf4:	nop
  404cf8:	stp	x29, x30, [sp, #-48]!
  404cfc:	mov	x29, sp
  404d00:	stp	x21, x22, [sp, #32]
  404d04:	mov	x22, x1
  404d08:	cbz	x0, 404d68 <tigetstr@plt+0x3218>
  404d0c:	mov	x21, x0
  404d10:	stp	x19, x20, [sp, #16]
  404d14:	mov	x20, x0
  404d18:	b	404d34 <tigetstr@plt+0x31e4>
  404d1c:	bl	401980 <__ctype_b_loc@plt>
  404d20:	ubfiz	x19, x19, #1, #8
  404d24:	ldr	x2, [x0]
  404d28:	ldrh	w2, [x2, x19]
  404d2c:	tbz	w2, #12, 404d3c <tigetstr@plt+0x31ec>
  404d30:	add	x20, x20, #0x1
  404d34:	ldrsb	w19, [x20]
  404d38:	cbnz	w19, 404d1c <tigetstr@plt+0x31cc>
  404d3c:	cbz	x22, 404d44 <tigetstr@plt+0x31f4>
  404d40:	str	x20, [x22]
  404d44:	cmp	x20, x21
  404d48:	b.ls	404d80 <tigetstr@plt+0x3230>  // b.plast
  404d4c:	ldrsb	w1, [x20]
  404d50:	mov	w0, #0x1                   	// #1
  404d54:	ldp	x19, x20, [sp, #16]
  404d58:	cbnz	w1, 404d70 <tigetstr@plt+0x3220>
  404d5c:	ldp	x21, x22, [sp, #32]
  404d60:	ldp	x29, x30, [sp], #48
  404d64:	ret
  404d68:	cbz	x1, 404d70 <tigetstr@plt+0x3220>
  404d6c:	str	xzr, [x1]
  404d70:	mov	w0, #0x0                   	// #0
  404d74:	ldp	x21, x22, [sp, #32]
  404d78:	ldp	x29, x30, [sp], #48
  404d7c:	ret
  404d80:	mov	w0, #0x0                   	// #0
  404d84:	ldp	x19, x20, [sp, #16]
  404d88:	b	404d74 <tigetstr@plt+0x3224>
  404d8c:	nop
  404d90:	stp	x29, x30, [sp, #-128]!
  404d94:	mov	x29, sp
  404d98:	stp	x19, x20, [sp, #16]
  404d9c:	mov	x19, x0
  404da0:	mov	x20, x1
  404da4:	mov	w0, #0xffffffd0            	// #-48
  404da8:	add	x1, sp, #0x50
  404dac:	stp	x21, x22, [sp, #32]
  404db0:	add	x21, sp, #0x80
  404db4:	stp	x21, x21, [sp, #48]
  404db8:	str	x1, [sp, #64]
  404dbc:	stp	w0, wzr, [sp, #72]
  404dc0:	stp	x2, x3, [sp, #80]
  404dc4:	stp	x4, x5, [sp, #96]
  404dc8:	stp	x6, x7, [sp, #112]
  404dcc:	b	404e14 <tigetstr@plt+0x32c4>
  404dd0:	ldr	x1, [x0]
  404dd4:	add	x2, x0, #0xf
  404dd8:	and	x2, x2, #0xfffffffffffffff8
  404ddc:	str	x2, [sp, #48]
  404de0:	cbz	x1, 404e60 <tigetstr@plt+0x3310>
  404de4:	add	x0, x2, #0xf
  404de8:	and	x0, x0, #0xfffffffffffffff8
  404dec:	str	x0, [sp, #48]
  404df0:	ldr	x22, [x2]
  404df4:	cbz	x22, 404e60 <tigetstr@plt+0x3310>
  404df8:	mov	x0, x19
  404dfc:	bl	401960 <strcmp@plt>
  404e00:	cbz	w0, 404e84 <tigetstr@plt+0x3334>
  404e04:	mov	x1, x22
  404e08:	mov	x0, x19
  404e0c:	bl	401960 <strcmp@plt>
  404e10:	cbz	w0, 404e88 <tigetstr@plt+0x3338>
  404e14:	ldr	w3, [sp, #72]
  404e18:	ldr	x0, [sp, #48]
  404e1c:	tbz	w3, #31, 404dd0 <tigetstr@plt+0x3280>
  404e20:	add	w2, w3, #0x8
  404e24:	str	w2, [sp, #72]
  404e28:	cmp	w2, #0x0
  404e2c:	b.gt	404dd0 <tigetstr@plt+0x3280>
  404e30:	ldr	x1, [x21, w3, sxtw]
  404e34:	cbz	x1, 404e60 <tigetstr@plt+0x3310>
  404e38:	cbz	w2, 404e98 <tigetstr@plt+0x3348>
  404e3c:	add	w3, w3, #0x10
  404e40:	str	w3, [sp, #72]
  404e44:	cmp	w3, #0x0
  404e48:	b.le	404e7c <tigetstr@plt+0x332c>
  404e4c:	add	x3, x0, #0xf
  404e50:	mov	x2, x0
  404e54:	and	x0, x3, #0xfffffffffffffff8
  404e58:	str	x0, [sp, #48]
  404e5c:	b	404df0 <tigetstr@plt+0x32a0>
  404e60:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  404e64:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404e68:	mov	x3, x19
  404e6c:	mov	x2, x20
  404e70:	ldr	w0, [x0, #568]
  404e74:	add	x1, x1, #0xfa0
  404e78:	bl	401aa0 <errx@plt>
  404e7c:	add	x2, x21, w2, sxtw
  404e80:	b	404df0 <tigetstr@plt+0x32a0>
  404e84:	mov	w0, #0x1                   	// #1
  404e88:	ldp	x19, x20, [sp, #16]
  404e8c:	ldp	x21, x22, [sp, #32]
  404e90:	ldp	x29, x30, [sp], #128
  404e94:	ret
  404e98:	mov	x2, x0
  404e9c:	b	404de4 <tigetstr@plt+0x3294>
  404ea0:	cbz	x1, 404ecc <tigetstr@plt+0x337c>
  404ea4:	add	x3, x0, x1
  404ea8:	sxtb	w2, w2
  404eac:	b	404ec0 <tigetstr@plt+0x3370>
  404eb0:	b.eq	404ed0 <tigetstr@plt+0x3380>  // b.none
  404eb4:	add	x0, x0, #0x1
  404eb8:	cmp	x3, x0
  404ebc:	b.eq	404ecc <tigetstr@plt+0x337c>  // b.none
  404ec0:	ldrsb	w1, [x0]
  404ec4:	cmp	w2, w1
  404ec8:	cbnz	w1, 404eb0 <tigetstr@plt+0x3360>
  404ecc:	mov	x0, #0x0                   	// #0
  404ed0:	ret
  404ed4:	nop
  404ed8:	stp	x29, x30, [sp, #-64]!
  404edc:	mov	x29, sp
  404ee0:	stp	x19, x20, [sp, #16]
  404ee4:	mov	x19, x0
  404ee8:	stp	x21, x22, [sp, #32]
  404eec:	mov	x21, x1
  404ef0:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  404ef4:	str	xzr, [sp, #56]
  404ef8:	bl	401ad0 <__errno_location@plt>
  404efc:	str	wzr, [x0]
  404f00:	cbz	x19, 404f14 <tigetstr@plt+0x33c4>
  404f04:	mov	x20, x0
  404f08:	ldrsb	w0, [x19]
  404f0c:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  404f10:	cbnz	w0, 404f2c <tigetstr@plt+0x33dc>
  404f14:	ldr	w0, [x22, #568]
  404f18:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404f1c:	mov	x3, x19
  404f20:	mov	x2, x21
  404f24:	add	x1, x1, #0xfa0
  404f28:	bl	401aa0 <errx@plt>
  404f2c:	add	x1, sp, #0x38
  404f30:	mov	x0, x19
  404f34:	mov	w3, #0x0                   	// #0
  404f38:	mov	w2, #0xa                   	// #10
  404f3c:	bl	4018f0 <__strtoul_internal@plt>
  404f40:	ldr	w1, [x20]
  404f44:	cbnz	w1, 404f88 <tigetstr@plt+0x3438>
  404f48:	ldr	x1, [sp, #56]
  404f4c:	cmp	x19, x1
  404f50:	b.eq	404f14 <tigetstr@plt+0x33c4>  // b.none
  404f54:	cbz	x1, 404f60 <tigetstr@plt+0x3410>
  404f58:	ldrsb	w1, [x1]
  404f5c:	cbnz	w1, 404f14 <tigetstr@plt+0x33c4>
  404f60:	mov	x1, #0xffffffff            	// #4294967295
  404f64:	cmp	x0, x1
  404f68:	b.hi	404fa8 <tigetstr@plt+0x3458>  // b.pmore
  404f6c:	mov	x1, #0xffff                	// #65535
  404f70:	cmp	x0, x1
  404f74:	b.hi	404fb4 <tigetstr@plt+0x3464>  // b.pmore
  404f78:	ldp	x19, x20, [sp, #16]
  404f7c:	ldp	x21, x22, [sp, #32]
  404f80:	ldp	x29, x30, [sp], #64
  404f84:	ret
  404f88:	ldr	w0, [x22, #568]
  404f8c:	cmp	w1, #0x22
  404f90:	b.ne	404f14 <tigetstr@plt+0x33c4>  // b.any
  404f94:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  404f98:	mov	x3, x19
  404f9c:	mov	x2, x21
  404fa0:	add	x1, x1, #0xfa0
  404fa4:	bl	401b10 <err@plt>
  404fa8:	mov	x1, x21
  404fac:	mov	x0, x19
  404fb0:	bl	404838 <tigetstr@plt+0x2ce8>
  404fb4:	mov	x1, x21
  404fb8:	mov	x0, x19
  404fbc:	bl	404838 <tigetstr@plt+0x2ce8>
  404fc0:	stp	x29, x30, [sp, #-64]!
  404fc4:	mov	x29, sp
  404fc8:	stp	x19, x20, [sp, #16]
  404fcc:	mov	x19, x0
  404fd0:	stp	x21, x22, [sp, #32]
  404fd4:	mov	x21, x1
  404fd8:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  404fdc:	str	xzr, [sp, #56]
  404fe0:	bl	401ad0 <__errno_location@plt>
  404fe4:	str	wzr, [x0]
  404fe8:	cbz	x19, 404ffc <tigetstr@plt+0x34ac>
  404fec:	mov	x20, x0
  404ff0:	ldrsb	w0, [x19]
  404ff4:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  404ff8:	cbnz	w0, 405014 <tigetstr@plt+0x34c4>
  404ffc:	ldr	w0, [x22, #568]
  405000:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405004:	mov	x3, x19
  405008:	mov	x2, x21
  40500c:	add	x1, x1, #0xfa0
  405010:	bl	401aa0 <errx@plt>
  405014:	add	x1, sp, #0x38
  405018:	mov	x0, x19
  40501c:	mov	w3, #0x0                   	// #0
  405020:	mov	w2, #0x10                  	// #16
  405024:	bl	4018f0 <__strtoul_internal@plt>
  405028:	ldr	w1, [x20]
  40502c:	cbnz	w1, 405070 <tigetstr@plt+0x3520>
  405030:	ldr	x1, [sp, #56]
  405034:	cmp	x19, x1
  405038:	b.eq	404ffc <tigetstr@plt+0x34ac>  // b.none
  40503c:	cbz	x1, 405048 <tigetstr@plt+0x34f8>
  405040:	ldrsb	w1, [x1]
  405044:	cbnz	w1, 404ffc <tigetstr@plt+0x34ac>
  405048:	mov	x1, #0xffffffff            	// #4294967295
  40504c:	cmp	x0, x1
  405050:	b.hi	405090 <tigetstr@plt+0x3540>  // b.pmore
  405054:	mov	x1, #0xffff                	// #65535
  405058:	cmp	x0, x1
  40505c:	b.hi	40509c <tigetstr@plt+0x354c>  // b.pmore
  405060:	ldp	x19, x20, [sp, #16]
  405064:	ldp	x21, x22, [sp, #32]
  405068:	ldp	x29, x30, [sp], #64
  40506c:	ret
  405070:	ldr	w0, [x22, #568]
  405074:	cmp	w1, #0x22
  405078:	b.ne	404ffc <tigetstr@plt+0x34ac>  // b.any
  40507c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405080:	mov	x3, x19
  405084:	mov	x2, x21
  405088:	add	x1, x1, #0xfa0
  40508c:	bl	401b10 <err@plt>
  405090:	mov	x1, x21
  405094:	mov	x0, x19
  405098:	bl	404838 <tigetstr@plt+0x2ce8>
  40509c:	mov	x1, x21
  4050a0:	mov	x0, x19
  4050a4:	bl	404838 <tigetstr@plt+0x2ce8>
  4050a8:	stp	x29, x30, [sp, #-64]!
  4050ac:	mov	x29, sp
  4050b0:	stp	x19, x20, [sp, #16]
  4050b4:	mov	x19, x0
  4050b8:	stp	x21, x22, [sp, #32]
  4050bc:	mov	x21, x1
  4050c0:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  4050c4:	str	xzr, [sp, #56]
  4050c8:	bl	401ad0 <__errno_location@plt>
  4050cc:	str	wzr, [x0]
  4050d0:	cbz	x19, 4050e4 <tigetstr@plt+0x3594>
  4050d4:	mov	x20, x0
  4050d8:	ldrsb	w0, [x19]
  4050dc:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  4050e0:	cbnz	w0, 4050fc <tigetstr@plt+0x35ac>
  4050e4:	ldr	w0, [x22, #568]
  4050e8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4050ec:	mov	x3, x19
  4050f0:	mov	x2, x21
  4050f4:	add	x1, x1, #0xfa0
  4050f8:	bl	401aa0 <errx@plt>
  4050fc:	add	x1, sp, #0x38
  405100:	mov	x0, x19
  405104:	mov	w3, #0x0                   	// #0
  405108:	mov	w2, #0xa                   	// #10
  40510c:	bl	4018f0 <__strtoul_internal@plt>
  405110:	ldr	w1, [x20]
  405114:	cbnz	w1, 40514c <tigetstr@plt+0x35fc>
  405118:	ldr	x1, [sp, #56]
  40511c:	cmp	x19, x1
  405120:	b.eq	4050e4 <tigetstr@plt+0x3594>  // b.none
  405124:	cbz	x1, 405130 <tigetstr@plt+0x35e0>
  405128:	ldrsb	w1, [x1]
  40512c:	cbnz	w1, 4050e4 <tigetstr@plt+0x3594>
  405130:	mov	x1, #0xffffffff            	// #4294967295
  405134:	cmp	x0, x1
  405138:	b.hi	40516c <tigetstr@plt+0x361c>  // b.pmore
  40513c:	ldp	x19, x20, [sp, #16]
  405140:	ldp	x21, x22, [sp, #32]
  405144:	ldp	x29, x30, [sp], #64
  405148:	ret
  40514c:	ldr	w0, [x22, #568]
  405150:	cmp	w1, #0x22
  405154:	b.ne	4050e4 <tigetstr@plt+0x3594>  // b.any
  405158:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40515c:	mov	x3, x19
  405160:	mov	x2, x21
  405164:	add	x1, x1, #0xfa0
  405168:	bl	401b10 <err@plt>
  40516c:	mov	x1, x21
  405170:	mov	x0, x19
  405174:	bl	404838 <tigetstr@plt+0x2ce8>
  405178:	stp	x29, x30, [sp, #-64]!
  40517c:	mov	x29, sp
  405180:	stp	x19, x20, [sp, #16]
  405184:	mov	x19, x0
  405188:	stp	x21, x22, [sp, #32]
  40518c:	mov	x21, x1
  405190:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  405194:	str	xzr, [sp, #56]
  405198:	bl	401ad0 <__errno_location@plt>
  40519c:	str	wzr, [x0]
  4051a0:	cbz	x19, 4051b4 <tigetstr@plt+0x3664>
  4051a4:	mov	x20, x0
  4051a8:	ldrsb	w0, [x19]
  4051ac:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  4051b0:	cbnz	w0, 4051cc <tigetstr@plt+0x367c>
  4051b4:	ldr	w0, [x22, #568]
  4051b8:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4051bc:	mov	x3, x19
  4051c0:	mov	x2, x21
  4051c4:	add	x1, x1, #0xfa0
  4051c8:	bl	401aa0 <errx@plt>
  4051cc:	add	x1, sp, #0x38
  4051d0:	mov	x0, x19
  4051d4:	mov	w3, #0x0                   	// #0
  4051d8:	mov	w2, #0x10                  	// #16
  4051dc:	bl	4018f0 <__strtoul_internal@plt>
  4051e0:	ldr	w1, [x20]
  4051e4:	cbnz	w1, 40521c <tigetstr@plt+0x36cc>
  4051e8:	ldr	x1, [sp, #56]
  4051ec:	cmp	x19, x1
  4051f0:	b.eq	4051b4 <tigetstr@plt+0x3664>  // b.none
  4051f4:	cbz	x1, 405200 <tigetstr@plt+0x36b0>
  4051f8:	ldrsb	w1, [x1]
  4051fc:	cbnz	w1, 4051b4 <tigetstr@plt+0x3664>
  405200:	mov	x1, #0xffffffff            	// #4294967295
  405204:	cmp	x0, x1
  405208:	b.hi	40523c <tigetstr@plt+0x36ec>  // b.pmore
  40520c:	ldp	x19, x20, [sp, #16]
  405210:	ldp	x21, x22, [sp, #32]
  405214:	ldp	x29, x30, [sp], #64
  405218:	ret
  40521c:	ldr	w0, [x22, #568]
  405220:	cmp	w1, #0x22
  405224:	b.ne	4051b4 <tigetstr@plt+0x3664>  // b.any
  405228:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40522c:	mov	x3, x19
  405230:	mov	x2, x21
  405234:	add	x1, x1, #0xfa0
  405238:	bl	401b10 <err@plt>
  40523c:	mov	x1, x21
  405240:	mov	x0, x19
  405244:	bl	404838 <tigetstr@plt+0x2ce8>
  405248:	stp	x29, x30, [sp, #-64]!
  40524c:	mov	x29, sp
  405250:	stp	x19, x20, [sp, #16]
  405254:	mov	x19, x0
  405258:	stp	x21, x22, [sp, #32]
  40525c:	mov	x21, x1
  405260:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  405264:	str	xzr, [sp, #56]
  405268:	bl	401ad0 <__errno_location@plt>
  40526c:	str	wzr, [x0]
  405270:	cbz	x19, 405284 <tigetstr@plt+0x3734>
  405274:	mov	x20, x0
  405278:	ldrsb	w0, [x19]
  40527c:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  405280:	cbnz	w0, 40529c <tigetstr@plt+0x374c>
  405284:	ldr	w0, [x22, #568]
  405288:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40528c:	mov	x3, x19
  405290:	mov	x2, x21
  405294:	add	x1, x1, #0xfa0
  405298:	bl	401aa0 <errx@plt>
  40529c:	add	x1, sp, #0x38
  4052a0:	mov	x0, x19
  4052a4:	mov	w3, #0x0                   	// #0
  4052a8:	mov	w2, #0xa                   	// #10
  4052ac:	bl	401890 <__strtol_internal@plt>
  4052b0:	ldr	w1, [x20]
  4052b4:	cbnz	w1, 4052e0 <tigetstr@plt+0x3790>
  4052b8:	ldr	x1, [sp, #56]
  4052bc:	cmp	x1, x19
  4052c0:	b.eq	405284 <tigetstr@plt+0x3734>  // b.none
  4052c4:	cbz	x1, 4052d0 <tigetstr@plt+0x3780>
  4052c8:	ldrsb	w1, [x1]
  4052cc:	cbnz	w1, 405284 <tigetstr@plt+0x3734>
  4052d0:	ldp	x19, x20, [sp, #16]
  4052d4:	ldp	x21, x22, [sp, #32]
  4052d8:	ldp	x29, x30, [sp], #64
  4052dc:	ret
  4052e0:	ldr	w0, [x22, #568]
  4052e4:	cmp	w1, #0x22
  4052e8:	b.ne	405284 <tigetstr@plt+0x3734>  // b.any
  4052ec:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4052f0:	mov	x3, x19
  4052f4:	mov	x2, x21
  4052f8:	add	x1, x1, #0xfa0
  4052fc:	bl	401b10 <err@plt>
  405300:	stp	x29, x30, [sp, #-32]!
  405304:	mov	x29, sp
  405308:	stp	x19, x20, [sp, #16]
  40530c:	mov	x19, x1
  405310:	mov	x20, x0
  405314:	bl	405248 <tigetstr@plt+0x36f8>
  405318:	mov	x2, #0x80000000            	// #2147483648
  40531c:	add	x2, x0, x2
  405320:	mov	x1, #0xffffffff            	// #4294967295
  405324:	cmp	x2, x1
  405328:	b.hi	405338 <tigetstr@plt+0x37e8>  // b.pmore
  40532c:	ldp	x19, x20, [sp, #16]
  405330:	ldp	x29, x30, [sp], #32
  405334:	ret
  405338:	bl	401ad0 <__errno_location@plt>
  40533c:	mov	x4, x0
  405340:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  405344:	mov	w5, #0x22                  	// #34
  405348:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40534c:	mov	x3, x20
  405350:	ldr	w0, [x0, #568]
  405354:	mov	x2, x19
  405358:	str	w5, [x4]
  40535c:	add	x1, x1, #0xfa0
  405360:	bl	401b10 <err@plt>
  405364:	nop
  405368:	stp	x29, x30, [sp, #-32]!
  40536c:	mov	x29, sp
  405370:	stp	x19, x20, [sp, #16]
  405374:	mov	x19, x1
  405378:	mov	x20, x0
  40537c:	bl	405300 <tigetstr@plt+0x37b0>
  405380:	add	w2, w0, #0x8, lsl #12
  405384:	mov	w1, #0xffff                	// #65535
  405388:	cmp	w2, w1
  40538c:	b.hi	40539c <tigetstr@plt+0x384c>  // b.pmore
  405390:	ldp	x19, x20, [sp, #16]
  405394:	ldp	x29, x30, [sp], #32
  405398:	ret
  40539c:	bl	401ad0 <__errno_location@plt>
  4053a0:	mov	x4, x0
  4053a4:	adrp	x0, 419000 <tigetstr@plt+0x174b0>
  4053a8:	mov	w5, #0x22                  	// #34
  4053ac:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4053b0:	mov	x3, x20
  4053b4:	ldr	w0, [x0, #568]
  4053b8:	mov	x2, x19
  4053bc:	str	w5, [x4]
  4053c0:	add	x1, x1, #0xfa0
  4053c4:	bl	401b10 <err@plt>
  4053c8:	stp	x29, x30, [sp, #-64]!
  4053cc:	mov	x29, sp
  4053d0:	stp	x19, x20, [sp, #16]
  4053d4:	mov	x19, x0
  4053d8:	stp	x21, x22, [sp, #32]
  4053dc:	mov	x21, x1
  4053e0:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  4053e4:	str	xzr, [sp, #56]
  4053e8:	bl	401ad0 <__errno_location@plt>
  4053ec:	str	wzr, [x0]
  4053f0:	cbz	x19, 405404 <tigetstr@plt+0x38b4>
  4053f4:	mov	x20, x0
  4053f8:	ldrsb	w0, [x19]
  4053fc:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  405400:	cbnz	w0, 40541c <tigetstr@plt+0x38cc>
  405404:	ldr	w0, [x22, #568]
  405408:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40540c:	mov	x3, x19
  405410:	mov	x2, x21
  405414:	add	x1, x1, #0xfa0
  405418:	bl	401aa0 <errx@plt>
  40541c:	add	x1, sp, #0x38
  405420:	mov	x0, x19
  405424:	mov	w3, #0x0                   	// #0
  405428:	mov	w2, #0xa                   	// #10
  40542c:	bl	4018f0 <__strtoul_internal@plt>
  405430:	ldr	w1, [x20]
  405434:	cbnz	w1, 405460 <tigetstr@plt+0x3910>
  405438:	ldr	x1, [sp, #56]
  40543c:	cmp	x19, x1
  405440:	b.eq	405404 <tigetstr@plt+0x38b4>  // b.none
  405444:	cbz	x1, 405450 <tigetstr@plt+0x3900>
  405448:	ldrsb	w1, [x1]
  40544c:	cbnz	w1, 405404 <tigetstr@plt+0x38b4>
  405450:	ldp	x19, x20, [sp, #16]
  405454:	ldp	x21, x22, [sp, #32]
  405458:	ldp	x29, x30, [sp], #64
  40545c:	ret
  405460:	ldr	w0, [x22, #568]
  405464:	cmp	w1, #0x22
  405468:	b.ne	405404 <tigetstr@plt+0x38b4>  // b.any
  40546c:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405470:	mov	x3, x19
  405474:	mov	x2, x21
  405478:	add	x1, x1, #0xfa0
  40547c:	bl	401b10 <err@plt>
  405480:	stp	x29, x30, [sp, #-64]!
  405484:	mov	x29, sp
  405488:	stp	x19, x20, [sp, #16]
  40548c:	mov	x19, x0
  405490:	stp	x21, x22, [sp, #32]
  405494:	mov	x21, x1
  405498:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  40549c:	str	xzr, [sp, #56]
  4054a0:	bl	401ad0 <__errno_location@plt>
  4054a4:	str	wzr, [x0]
  4054a8:	cbz	x19, 4054bc <tigetstr@plt+0x396c>
  4054ac:	mov	x20, x0
  4054b0:	ldrsb	w0, [x19]
  4054b4:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  4054b8:	cbnz	w0, 4054d4 <tigetstr@plt+0x3984>
  4054bc:	ldr	w0, [x22, #568]
  4054c0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4054c4:	mov	x3, x19
  4054c8:	mov	x2, x21
  4054cc:	add	x1, x1, #0xfa0
  4054d0:	bl	401aa0 <errx@plt>
  4054d4:	add	x1, sp, #0x38
  4054d8:	mov	x0, x19
  4054dc:	mov	w3, #0x0                   	// #0
  4054e0:	mov	w2, #0x10                  	// #16
  4054e4:	bl	4018f0 <__strtoul_internal@plt>
  4054e8:	ldr	w1, [x20]
  4054ec:	cbnz	w1, 405518 <tigetstr@plt+0x39c8>
  4054f0:	ldr	x1, [sp, #56]
  4054f4:	cmp	x19, x1
  4054f8:	b.eq	4054bc <tigetstr@plt+0x396c>  // b.none
  4054fc:	cbz	x1, 405508 <tigetstr@plt+0x39b8>
  405500:	ldrsb	w1, [x1]
  405504:	cbnz	w1, 4054bc <tigetstr@plt+0x396c>
  405508:	ldp	x19, x20, [sp, #16]
  40550c:	ldp	x21, x22, [sp, #32]
  405510:	ldp	x29, x30, [sp], #64
  405514:	ret
  405518:	ldr	w0, [x22, #568]
  40551c:	cmp	w1, #0x22
  405520:	b.ne	4054bc <tigetstr@plt+0x396c>  // b.any
  405524:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405528:	mov	x3, x19
  40552c:	mov	x2, x21
  405530:	add	x1, x1, #0xfa0
  405534:	bl	401b10 <err@plt>
  405538:	stp	x29, x30, [sp, #-64]!
  40553c:	mov	x29, sp
  405540:	stp	x19, x20, [sp, #16]
  405544:	mov	x19, x0
  405548:	stp	x21, x22, [sp, #32]
  40554c:	mov	x21, x1
  405550:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  405554:	str	xzr, [sp, #56]
  405558:	bl	401ad0 <__errno_location@plt>
  40555c:	str	wzr, [x0]
  405560:	cbz	x19, 405574 <tigetstr@plt+0x3a24>
  405564:	mov	x20, x0
  405568:	ldrsb	w0, [x19]
  40556c:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  405570:	cbnz	w0, 40558c <tigetstr@plt+0x3a3c>
  405574:	ldr	w0, [x22, #568]
  405578:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40557c:	mov	x3, x19
  405580:	mov	x2, x21
  405584:	add	x1, x1, #0xfa0
  405588:	bl	401aa0 <errx@plt>
  40558c:	mov	x0, x19
  405590:	add	x1, sp, #0x38
  405594:	bl	401790 <strtod@plt>
  405598:	ldr	w0, [x20]
  40559c:	cbnz	w0, 4055c8 <tigetstr@plt+0x3a78>
  4055a0:	ldr	x0, [sp, #56]
  4055a4:	cmp	x0, x19
  4055a8:	b.eq	405574 <tigetstr@plt+0x3a24>  // b.none
  4055ac:	cbz	x0, 4055b8 <tigetstr@plt+0x3a68>
  4055b0:	ldrsb	w0, [x0]
  4055b4:	cbnz	w0, 405574 <tigetstr@plt+0x3a24>
  4055b8:	ldp	x19, x20, [sp, #16]
  4055bc:	ldp	x21, x22, [sp, #32]
  4055c0:	ldp	x29, x30, [sp], #64
  4055c4:	ret
  4055c8:	cmp	w0, #0x22
  4055cc:	ldr	w0, [x22, #568]
  4055d0:	b.ne	405574 <tigetstr@plt+0x3a24>  // b.any
  4055d4:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4055d8:	mov	x3, x19
  4055dc:	mov	x2, x21
  4055e0:	add	x1, x1, #0xfa0
  4055e4:	bl	401b10 <err@plt>
  4055e8:	stp	x29, x30, [sp, #-64]!
  4055ec:	mov	x29, sp
  4055f0:	stp	x19, x20, [sp, #16]
  4055f4:	mov	x19, x0
  4055f8:	stp	x21, x22, [sp, #32]
  4055fc:	mov	x21, x1
  405600:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  405604:	str	xzr, [sp, #56]
  405608:	bl	401ad0 <__errno_location@plt>
  40560c:	str	wzr, [x0]
  405610:	cbz	x19, 405624 <tigetstr@plt+0x3ad4>
  405614:	mov	x20, x0
  405618:	ldrsb	w0, [x19]
  40561c:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  405620:	cbnz	w0, 40563c <tigetstr@plt+0x3aec>
  405624:	ldr	w0, [x22, #568]
  405628:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40562c:	mov	x3, x19
  405630:	mov	x2, x21
  405634:	add	x1, x1, #0xfa0
  405638:	bl	401aa0 <errx@plt>
  40563c:	add	x1, sp, #0x38
  405640:	mov	x0, x19
  405644:	mov	w2, #0xa                   	// #10
  405648:	bl	401990 <strtol@plt>
  40564c:	ldr	w1, [x20]
  405650:	cbnz	w1, 40567c <tigetstr@plt+0x3b2c>
  405654:	ldr	x1, [sp, #56]
  405658:	cmp	x1, x19
  40565c:	b.eq	405624 <tigetstr@plt+0x3ad4>  // b.none
  405660:	cbz	x1, 40566c <tigetstr@plt+0x3b1c>
  405664:	ldrsb	w1, [x1]
  405668:	cbnz	w1, 405624 <tigetstr@plt+0x3ad4>
  40566c:	ldp	x19, x20, [sp, #16]
  405670:	ldp	x21, x22, [sp, #32]
  405674:	ldp	x29, x30, [sp], #64
  405678:	ret
  40567c:	ldr	w0, [x22, #568]
  405680:	cmp	w1, #0x22
  405684:	b.ne	405624 <tigetstr@plt+0x3ad4>  // b.any
  405688:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  40568c:	mov	x3, x19
  405690:	mov	x2, x21
  405694:	add	x1, x1, #0xfa0
  405698:	bl	401b10 <err@plt>
  40569c:	nop
  4056a0:	stp	x29, x30, [sp, #-64]!
  4056a4:	mov	x29, sp
  4056a8:	stp	x19, x20, [sp, #16]
  4056ac:	mov	x19, x0
  4056b0:	stp	x21, x22, [sp, #32]
  4056b4:	mov	x21, x1
  4056b8:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  4056bc:	str	xzr, [sp, #56]
  4056c0:	bl	401ad0 <__errno_location@plt>
  4056c4:	str	wzr, [x0]
  4056c8:	cbz	x19, 4056dc <tigetstr@plt+0x3b8c>
  4056cc:	mov	x20, x0
  4056d0:	ldrsb	w0, [x19]
  4056d4:	adrp	x22, 419000 <tigetstr@plt+0x174b0>
  4056d8:	cbnz	w0, 4056f4 <tigetstr@plt+0x3ba4>
  4056dc:	ldr	w0, [x22, #568]
  4056e0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4056e4:	mov	x3, x19
  4056e8:	mov	x2, x21
  4056ec:	add	x1, x1, #0xfa0
  4056f0:	bl	401aa0 <errx@plt>
  4056f4:	add	x1, sp, #0x38
  4056f8:	mov	x0, x19
  4056fc:	mov	w2, #0xa                   	// #10
  405700:	bl	401730 <strtoul@plt>
  405704:	ldr	w1, [x20]
  405708:	cbnz	w1, 405734 <tigetstr@plt+0x3be4>
  40570c:	ldr	x1, [sp, #56]
  405710:	cmp	x1, x19
  405714:	b.eq	4056dc <tigetstr@plt+0x3b8c>  // b.none
  405718:	cbz	x1, 405724 <tigetstr@plt+0x3bd4>
  40571c:	ldrsb	w1, [x1]
  405720:	cbnz	w1, 4056dc <tigetstr@plt+0x3b8c>
  405724:	ldp	x19, x20, [sp, #16]
  405728:	ldp	x21, x22, [sp, #32]
  40572c:	ldp	x29, x30, [sp], #64
  405730:	ret
  405734:	ldr	w0, [x22, #568]
  405738:	cmp	w1, #0x22
  40573c:	b.ne	4056dc <tigetstr@plt+0x3b8c>  // b.any
  405740:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405744:	mov	x3, x19
  405748:	mov	x2, x21
  40574c:	add	x1, x1, #0xfa0
  405750:	bl	401b10 <err@plt>
  405754:	nop
  405758:	stp	x29, x30, [sp, #-48]!
  40575c:	mov	x29, sp
  405760:	stp	x19, x20, [sp, #16]
  405764:	mov	x19, x1
  405768:	mov	x20, x0
  40576c:	add	x1, sp, #0x28
  405770:	bl	404c58 <tigetstr@plt+0x3108>
  405774:	cbz	w0, 4057ac <tigetstr@plt+0x3c5c>
  405778:	bl	401ad0 <__errno_location@plt>
  40577c:	ldr	w1, [x0]
  405780:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  405784:	mov	x3, x20
  405788:	ldr	w0, [x2, #568]
  40578c:	mov	x2, x19
  405790:	cbz	w1, 4057a0 <tigetstr@plt+0x3c50>
  405794:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  405798:	add	x1, x1, #0xfa0
  40579c:	bl	401b10 <err@plt>
  4057a0:	adrp	x1, 407000 <tigetstr@plt+0x54b0>
  4057a4:	add	x1, x1, #0xfa0
  4057a8:	bl	401aa0 <errx@plt>
  4057ac:	ldp	x19, x20, [sp, #16]
  4057b0:	ldr	x0, [sp, #40]
  4057b4:	ldp	x29, x30, [sp], #48
  4057b8:	ret
  4057bc:	nop
  4057c0:	stp	x29, x30, [sp, #-32]!
  4057c4:	mov	x29, sp
  4057c8:	str	x19, [sp, #16]
  4057cc:	mov	x19, x1
  4057d0:	mov	x1, x2
  4057d4:	bl	405538 <tigetstr@plt+0x39e8>
  4057d8:	fcvtzs	d2, d0
  4057dc:	mov	x0, #0x848000000000        	// #145685290680320
  4057e0:	movk	x0, #0x412e, lsl #48
  4057e4:	fmov	d1, x0
  4057e8:	scvtf	d3, d2
  4057ec:	fsub	d0, d0, d3
  4057f0:	fmul	d0, d0, d1
  4057f4:	fcvtzs	d0, d0
  4057f8:	stp	d2, d0, [x19]
  4057fc:	ldr	x19, [sp, #16]
  405800:	ldp	x29, x30, [sp], #32
  405804:	ret
  405808:	mov	w2, w0
  40580c:	mov	x0, x1
  405810:	and	w1, w2, #0xf000
  405814:	add	x14, x0, #0x1
  405818:	cmp	w1, #0x4, lsl #12
  40581c:	add	x13, x0, #0x2
  405820:	add	x12, x0, #0x3
  405824:	add	x11, x0, #0x4
  405828:	add	x10, x0, #0x5
  40582c:	add	x9, x0, #0x6
  405830:	add	x8, x0, #0x7
  405834:	add	x7, x0, #0x8
  405838:	add	x6, x0, #0x9
  40583c:	b.eq	4059a8 <tigetstr@plt+0x3e58>  // b.none
  405840:	cmp	w1, #0xa, lsl #12
  405844:	b.eq	40589c <tigetstr@plt+0x3d4c>  // b.none
  405848:	cmp	w1, #0x2, lsl #12
  40584c:	b.eq	4059c8 <tigetstr@plt+0x3e78>  // b.none
  405850:	cmp	w1, #0x6, lsl #12
  405854:	b.eq	4059b8 <tigetstr@plt+0x3e68>  // b.none
  405858:	cmp	w1, #0xc, lsl #12
  40585c:	b.eq	4059d8 <tigetstr@plt+0x3e88>  // b.none
  405860:	cmp	w1, #0x1, lsl #12
  405864:	b.eq	4059e8 <tigetstr@plt+0x3e98>  // b.none
  405868:	cmp	w1, #0x8, lsl #12
  40586c:	b.eq	4059f8 <tigetstr@plt+0x3ea8>  // b.none
  405870:	mov	x4, x6
  405874:	mov	x6, x7
  405878:	mov	x7, x8
  40587c:	mov	x8, x9
  405880:	mov	x9, x10
  405884:	mov	x10, x11
  405888:	mov	x11, x12
  40588c:	mov	x12, x13
  405890:	mov	x13, x14
  405894:	mov	x14, x0
  405898:	b	4058a8 <tigetstr@plt+0x3d58>
  40589c:	mov	x4, x0
  4058a0:	mov	w1, #0x6c                  	// #108
  4058a4:	strb	w1, [x4], #10
  4058a8:	tst	x2, #0x100
  4058ac:	mov	w5, #0x2d                  	// #45
  4058b0:	mov	w3, #0x72                  	// #114
  4058b4:	csel	w3, w3, w5, ne  // ne = any
  4058b8:	tst	x2, #0x80
  4058bc:	strb	w3, [x14]
  4058c0:	mov	w3, #0x77                  	// #119
  4058c4:	csel	w3, w3, w5, ne  // ne = any
  4058c8:	strb	w3, [x13]
  4058cc:	and	w1, w2, #0x40
  4058d0:	tbz	w2, #11, 405970 <tigetstr@plt+0x3e20>
  4058d4:	cmp	w1, #0x0
  4058d8:	mov	w3, #0x53                  	// #83
  4058dc:	mov	w1, #0x73                  	// #115
  4058e0:	csel	w1, w1, w3, ne  // ne = any
  4058e4:	tst	x2, #0x20
  4058e8:	strb	w1, [x12]
  4058ec:	mov	w5, #0x2d                  	// #45
  4058f0:	mov	w3, #0x72                  	// #114
  4058f4:	csel	w3, w3, w5, ne  // ne = any
  4058f8:	tst	x2, #0x10
  4058fc:	strb	w3, [x11]
  405900:	mov	w3, #0x77                  	// #119
  405904:	csel	w3, w3, w5, ne  // ne = any
  405908:	strb	w3, [x10]
  40590c:	and	w1, w2, #0x8
  405910:	tbz	w2, #10, 405998 <tigetstr@plt+0x3e48>
  405914:	cmp	w1, #0x0
  405918:	mov	w3, #0x53                  	// #83
  40591c:	mov	w1, #0x73                  	// #115
  405920:	csel	w1, w1, w3, ne  // ne = any
  405924:	tst	x2, #0x4
  405928:	strb	w1, [x9]
  40592c:	mov	w5, #0x2d                  	// #45
  405930:	mov	w3, #0x72                  	// #114
  405934:	csel	w3, w3, w5, ne  // ne = any
  405938:	tst	x2, #0x2
  40593c:	strb	w3, [x8]
  405940:	mov	w3, #0x77                  	// #119
  405944:	csel	w3, w3, w5, ne  // ne = any
  405948:	strb	w3, [x7]
  40594c:	and	w1, w2, #0x1
  405950:	tbz	w2, #9, 405980 <tigetstr@plt+0x3e30>
  405954:	cmp	w1, #0x0
  405958:	mov	w2, #0x54                  	// #84
  40595c:	mov	w1, #0x74                  	// #116
  405960:	csel	w1, w1, w2, ne  // ne = any
  405964:	strb	w1, [x6]
  405968:	strb	wzr, [x4]
  40596c:	ret
  405970:	cmp	w1, #0x0
  405974:	mov	w1, #0x78                  	// #120
  405978:	csel	w1, w1, w5, ne  // ne = any
  40597c:	b	4058e4 <tigetstr@plt+0x3d94>
  405980:	cmp	w1, #0x0
  405984:	mov	w1, #0x78                  	// #120
  405988:	csel	w1, w1, w5, ne  // ne = any
  40598c:	strb	w1, [x6]
  405990:	strb	wzr, [x4]
  405994:	ret
  405998:	cmp	w1, #0x0
  40599c:	mov	w1, #0x78                  	// #120
  4059a0:	csel	w1, w1, w5, ne  // ne = any
  4059a4:	b	405924 <tigetstr@plt+0x3dd4>
  4059a8:	mov	x4, x0
  4059ac:	mov	w1, #0x64                  	// #100
  4059b0:	strb	w1, [x4], #10
  4059b4:	b	4058a8 <tigetstr@plt+0x3d58>
  4059b8:	mov	x4, x0
  4059bc:	mov	w1, #0x62                  	// #98
  4059c0:	strb	w1, [x4], #10
  4059c4:	b	4058a8 <tigetstr@plt+0x3d58>
  4059c8:	mov	x4, x0
  4059cc:	mov	w1, #0x63                  	// #99
  4059d0:	strb	w1, [x4], #10
  4059d4:	b	4058a8 <tigetstr@plt+0x3d58>
  4059d8:	mov	x4, x0
  4059dc:	mov	w1, #0x73                  	// #115
  4059e0:	strb	w1, [x4], #10
  4059e4:	b	4058a8 <tigetstr@plt+0x3d58>
  4059e8:	mov	x4, x0
  4059ec:	mov	w1, #0x70                  	// #112
  4059f0:	strb	w1, [x4], #10
  4059f4:	b	4058a8 <tigetstr@plt+0x3d58>
  4059f8:	mov	x4, x0
  4059fc:	mov	w1, #0x2d                  	// #45
  405a00:	strb	w1, [x4], #10
  405a04:	b	4058a8 <tigetstr@plt+0x3d58>
  405a08:	stp	x29, x30, [sp, #-96]!
  405a0c:	mov	x29, sp
  405a10:	stp	x19, x20, [sp, #16]
  405a14:	add	x20, sp, #0x38
  405a18:	mov	x4, x20
  405a1c:	stp	x21, x22, [sp, #32]
  405a20:	tbz	w0, #1, 405a30 <tigetstr@plt+0x3ee0>
  405a24:	add	x4, x20, #0x1
  405a28:	mov	w2, #0x20                  	// #32
  405a2c:	strb	w2, [sp, #56]
  405a30:	cmp	x1, #0x3ff
  405a34:	b.ls	405b7c <tigetstr@plt+0x402c>  // b.plast
  405a38:	mov	x2, #0xfffff               	// #1048575
  405a3c:	cmp	x1, x2
  405a40:	b.ls	405bf8 <tigetstr@plt+0x40a8>  // b.plast
  405a44:	mov	x2, #0x3fffffff            	// #1073741823
  405a48:	cmp	x1, x2
  405a4c:	b.ls	405c04 <tigetstr@plt+0x40b4>  // b.plast
  405a50:	mov	x2, #0xffffffffff          	// #1099511627775
  405a54:	cmp	x1, x2
  405a58:	b.ls	405c10 <tigetstr@plt+0x40c0>  // b.plast
  405a5c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  405a60:	cmp	x1, x2
  405a64:	b.ls	405c1c <tigetstr@plt+0x40cc>  // b.plast
  405a68:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  405a6c:	cmp	x1, x2
  405a70:	b.ls	405c28 <tigetstr@plt+0x40d8>  // b.plast
  405a74:	mov	w3, #0x3c                  	// #60
  405a78:	mov	w6, #0x46                  	// #70
  405a7c:	mov	w7, #0xcccd                	// #52429
  405a80:	adrp	x8, 407000 <tigetstr@plt+0x54b0>
  405a84:	movk	w7, #0xcccc, lsl #16
  405a88:	add	x8, x8, #0xfd8
  405a8c:	mov	x2, #0xffffffffffffffff    	// #-1
  405a90:	lsr	x22, x1, x3
  405a94:	umull	x7, w3, w7
  405a98:	lsl	x2, x2, x3
  405a9c:	bic	x2, x1, x2
  405aa0:	and	w5, w0, #0x1
  405aa4:	mov	w3, w22
  405aa8:	lsr	x7, x7, #35
  405aac:	ldrsb	w1, [x8, w7, sxtw]
  405ab0:	strb	w1, [x4]
  405ab4:	cmp	w1, #0x42
  405ab8:	add	x1, x4, #0x1
  405abc:	csel	w5, w5, wzr, ne  // ne = any
  405ac0:	cbz	w5, 405ad0 <tigetstr@plt+0x3f80>
  405ac4:	add	x1, x4, #0x3
  405ac8:	mov	w5, #0x4269                	// #17001
  405acc:	sturh	w5, [x4, #1]
  405ad0:	strb	wzr, [x1]
  405ad4:	cbz	x2, 405b88 <tigetstr@plt+0x4038>
  405ad8:	sub	w6, w6, #0x14
  405adc:	lsr	x2, x2, x6
  405ae0:	tbz	w0, #2, 405bbc <tigetstr@plt+0x406c>
  405ae4:	add	x2, x2, #0x5
  405ae8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405aec:	movk	x0, #0xcccd
  405af0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  405af4:	movk	x4, #0x1999, lsl #48
  405af8:	umulh	x19, x2, x0
  405afc:	lsr	x19, x19, #3
  405b00:	mul	x1, x19, x0
  405b04:	umulh	x0, x19, x0
  405b08:	ror	x1, x1, #1
  405b0c:	lsr	x0, x0, #3
  405b10:	cmp	x1, x4
  405b14:	csel	x19, x19, x0, hi  // hi = pmore
  405b18:	cbz	x19, 405b88 <tigetstr@plt+0x4038>
  405b1c:	bl	401810 <localeconv@plt>
  405b20:	cbz	x0, 405bec <tigetstr@plt+0x409c>
  405b24:	ldr	x4, [x0]
  405b28:	cbz	x4, 405bec <tigetstr@plt+0x409c>
  405b2c:	ldrsb	w1, [x4]
  405b30:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  405b34:	add	x0, x0, #0xfd0
  405b38:	cmp	w1, #0x0
  405b3c:	csel	x4, x0, x4, eq  // eq = none
  405b40:	mov	x6, x20
  405b44:	mov	x5, x19
  405b48:	mov	w3, w22
  405b4c:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  405b50:	add	x2, x2, #0xfe0
  405b54:	add	x21, sp, #0x40
  405b58:	mov	x1, #0x20                  	// #32
  405b5c:	mov	x0, x21
  405b60:	bl	401800 <snprintf@plt>
  405b64:	mov	x0, x21
  405b68:	bl	401900 <strdup@plt>
  405b6c:	ldp	x19, x20, [sp, #16]
  405b70:	ldp	x21, x22, [sp, #32]
  405b74:	ldp	x29, x30, [sp], #96
  405b78:	ret
  405b7c:	mov	w3, w1
  405b80:	mov	w0, #0x42                  	// #66
  405b84:	strh	w0, [x4]
  405b88:	mov	x4, x20
  405b8c:	adrp	x2, 407000 <tigetstr@plt+0x54b0>
  405b90:	add	x2, x2, #0xff0
  405b94:	add	x21, sp, #0x40
  405b98:	mov	x1, #0x20                  	// #32
  405b9c:	mov	x0, x21
  405ba0:	bl	401800 <snprintf@plt>
  405ba4:	mov	x0, x21
  405ba8:	bl	401900 <strdup@plt>
  405bac:	ldp	x19, x20, [sp, #16]
  405bb0:	ldp	x21, x22, [sp, #32]
  405bb4:	ldp	x29, x30, [sp], #96
  405bb8:	ret
  405bbc:	add	x2, x2, #0x32
  405bc0:	mov	x5, #0xf5c3                	// #62915
  405bc4:	movk	x5, #0x5c28, lsl #16
  405bc8:	lsr	x19, x2, #2
  405bcc:	movk	x5, #0xc28f, lsl #32
  405bd0:	movk	x5, #0x28f5, lsl #48
  405bd4:	umulh	x19, x19, x5
  405bd8:	lsr	x19, x19, #2
  405bdc:	cmp	x19, #0xa
  405be0:	b.ne	405b18 <tigetstr@plt+0x3fc8>  // b.any
  405be4:	add	w3, w22, #0x1
  405be8:	b	405b88 <tigetstr@plt+0x4038>
  405bec:	adrp	x4, 407000 <tigetstr@plt+0x54b0>
  405bf0:	add	x4, x4, #0xfd0
  405bf4:	b	405b40 <tigetstr@plt+0x3ff0>
  405bf8:	mov	w6, #0x14                  	// #20
  405bfc:	sub	w3, w6, #0xa
  405c00:	b	405a7c <tigetstr@plt+0x3f2c>
  405c04:	mov	w6, #0x1e                  	// #30
  405c08:	sub	w3, w6, #0xa
  405c0c:	b	405a7c <tigetstr@plt+0x3f2c>
  405c10:	mov	w6, #0x28                  	// #40
  405c14:	sub	w3, w6, #0xa
  405c18:	b	405a7c <tigetstr@plt+0x3f2c>
  405c1c:	mov	w6, #0x32                  	// #50
  405c20:	sub	w3, w6, #0xa
  405c24:	b	405a7c <tigetstr@plt+0x3f2c>
  405c28:	mov	w6, #0x3c                  	// #60
  405c2c:	sub	w3, w6, #0xa
  405c30:	b	405a7c <tigetstr@plt+0x3f2c>
  405c34:	nop
  405c38:	cbz	x0, 405d34 <tigetstr@plt+0x41e4>
  405c3c:	stp	x29, x30, [sp, #-64]!
  405c40:	mov	x29, sp
  405c44:	stp	x19, x20, [sp, #16]
  405c48:	mov	x20, x0
  405c4c:	ldrsb	w4, [x0]
  405c50:	cbz	w4, 405d24 <tigetstr@plt+0x41d4>
  405c54:	cmp	x1, #0x0
  405c58:	stp	x21, x22, [sp, #32]
  405c5c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405c60:	stp	x23, x24, [sp, #48]
  405c64:	mov	x21, x2
  405c68:	mov	x23, x1
  405c6c:	mov	x22, x3
  405c70:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405c74:	b.eq	405d1c <tigetstr@plt+0x41cc>  // b.none
  405c78:	mov	x19, #0x0                   	// #0
  405c7c:	nop
  405c80:	cmp	w4, #0x2c
  405c84:	ldrsb	w4, [x20, #1]
  405c88:	b.eq	405cb4 <tigetstr@plt+0x4164>  // b.none
  405c8c:	cbz	w4, 405cbc <tigetstr@plt+0x416c>
  405c90:	add	x20, x20, #0x1
  405c94:	cmp	x21, x19
  405c98:	b.hi	405c80 <tigetstr@plt+0x4130>  // b.pmore
  405c9c:	mov	w0, #0xfffffffe            	// #-2
  405ca0:	ldp	x19, x20, [sp, #16]
  405ca4:	ldp	x21, x22, [sp, #32]
  405ca8:	ldp	x23, x24, [sp, #48]
  405cac:	ldp	x29, x30, [sp], #64
  405cb0:	ret
  405cb4:	mov	x24, x20
  405cb8:	cbnz	w4, 405cc0 <tigetstr@plt+0x4170>
  405cbc:	add	x24, x20, #0x1
  405cc0:	cmp	x0, x24
  405cc4:	b.cs	405d1c <tigetstr@plt+0x41cc>  // b.hs, b.nlast
  405cc8:	sub	x1, x24, x0
  405ccc:	blr	x22
  405cd0:	cmn	w0, #0x1
  405cd4:	b.eq	405d1c <tigetstr@plt+0x41cc>  // b.none
  405cd8:	str	w0, [x23, x19, lsl #2]
  405cdc:	add	x19, x19, #0x1
  405ce0:	ldrsb	w0, [x24]
  405ce4:	cbz	w0, 405d04 <tigetstr@plt+0x41b4>
  405ce8:	mov	x0, x20
  405cec:	ldrsb	w4, [x0, #1]!
  405cf0:	cbz	w4, 405d04 <tigetstr@plt+0x41b4>
  405cf4:	cmp	x21, x19
  405cf8:	b.ls	405c9c <tigetstr@plt+0x414c>  // b.plast
  405cfc:	mov	x20, x0
  405d00:	b	405c80 <tigetstr@plt+0x4130>
  405d04:	mov	w0, w19
  405d08:	ldp	x19, x20, [sp, #16]
  405d0c:	ldp	x21, x22, [sp, #32]
  405d10:	ldp	x23, x24, [sp, #48]
  405d14:	ldp	x29, x30, [sp], #64
  405d18:	ret
  405d1c:	ldp	x21, x22, [sp, #32]
  405d20:	ldp	x23, x24, [sp, #48]
  405d24:	mov	w0, #0xffffffff            	// #-1
  405d28:	ldp	x19, x20, [sp, #16]
  405d2c:	ldp	x29, x30, [sp], #64
  405d30:	ret
  405d34:	mov	w0, #0xffffffff            	// #-1
  405d38:	ret
  405d3c:	nop
  405d40:	cbz	x0, 405dbc <tigetstr@plt+0x426c>
  405d44:	stp	x29, x30, [sp, #-32]!
  405d48:	mov	x29, sp
  405d4c:	str	x19, [sp, #16]
  405d50:	mov	x19, x3
  405d54:	mov	x3, x4
  405d58:	cmp	x19, #0x0
  405d5c:	ldrsb	w4, [x0]
  405d60:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  405d64:	b.eq	405db4 <tigetstr@plt+0x4264>  // b.none
  405d68:	ldr	x5, [x19]
  405d6c:	cmp	x5, x2
  405d70:	b.hi	405db4 <tigetstr@plt+0x4264>  // b.pmore
  405d74:	cmp	w4, #0x2b
  405d78:	b.eq	405da4 <tigetstr@plt+0x4254>  // b.none
  405d7c:	str	xzr, [x19]
  405d80:	bl	405c38 <tigetstr@plt+0x40e8>
  405d84:	cmp	w0, #0x0
  405d88:	b.le	405d98 <tigetstr@plt+0x4248>
  405d8c:	ldr	x1, [x19]
  405d90:	add	x1, x1, w0, sxtw
  405d94:	str	x1, [x19]
  405d98:	ldr	x19, [sp, #16]
  405d9c:	ldp	x29, x30, [sp], #32
  405da0:	ret
  405da4:	add	x0, x0, #0x1
  405da8:	add	x1, x1, x5, lsl #2
  405dac:	sub	x2, x2, x5
  405db0:	b	405d80 <tigetstr@plt+0x4230>
  405db4:	mov	w0, #0xffffffff            	// #-1
  405db8:	b	405d98 <tigetstr@plt+0x4248>
  405dbc:	mov	w0, #0xffffffff            	// #-1
  405dc0:	ret
  405dc4:	nop
  405dc8:	cmp	x2, #0x0
  405dcc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405dd0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405dd4:	b.eq	405eb0 <tigetstr@plt+0x4360>  // b.none
  405dd8:	stp	x29, x30, [sp, #-64]!
  405ddc:	mov	x29, sp
  405de0:	stp	x19, x20, [sp, #16]
  405de4:	mov	x20, x2
  405de8:	mov	x19, x0
  405dec:	stp	x21, x22, [sp, #32]
  405df0:	mov	w21, #0x1                   	// #1
  405df4:	str	x23, [sp, #48]
  405df8:	mov	x23, x1
  405dfc:	ldrsb	w3, [x0]
  405e00:	cbz	w3, 405e98 <tigetstr@plt+0x4348>
  405e04:	nop
  405e08:	cmp	w3, #0x2c
  405e0c:	ldrsb	w3, [x19, #1]
  405e10:	b.eq	405e28 <tigetstr@plt+0x42d8>  // b.none
  405e14:	cbz	w3, 405e74 <tigetstr@plt+0x4324>
  405e18:	add	x19, x19, #0x1
  405e1c:	cmp	w3, #0x2c
  405e20:	ldrsb	w3, [x19, #1]
  405e24:	b.ne	405e14 <tigetstr@plt+0x42c4>  // b.any
  405e28:	mov	x22, x19
  405e2c:	cbz	w3, 405e74 <tigetstr@plt+0x4324>
  405e30:	cmp	x0, x22
  405e34:	b.cs	405e80 <tigetstr@plt+0x4330>  // b.hs, b.nlast
  405e38:	sub	x1, x22, x0
  405e3c:	blr	x20
  405e40:	tbnz	w0, #31, 405e84 <tigetstr@plt+0x4334>
  405e44:	asr	w2, w0, #3
  405e48:	and	w0, w0, #0x7
  405e4c:	lsl	w0, w21, w0
  405e50:	ldrb	w1, [x23, w2, sxtw]
  405e54:	orr	w0, w0, w1
  405e58:	strb	w0, [x23, w2, sxtw]
  405e5c:	ldrsb	w0, [x22]
  405e60:	cbz	w0, 405e98 <tigetstr@plt+0x4348>
  405e64:	ldrsb	w3, [x19, #1]!
  405e68:	cbz	w3, 405e98 <tigetstr@plt+0x4348>
  405e6c:	mov	x0, x19
  405e70:	b	405e08 <tigetstr@plt+0x42b8>
  405e74:	add	x22, x19, #0x1
  405e78:	cmp	x0, x22
  405e7c:	b.cc	405e38 <tigetstr@plt+0x42e8>  // b.lo, b.ul, b.last
  405e80:	mov	w0, #0xffffffff            	// #-1
  405e84:	ldp	x19, x20, [sp, #16]
  405e88:	ldp	x21, x22, [sp, #32]
  405e8c:	ldr	x23, [sp, #48]
  405e90:	ldp	x29, x30, [sp], #64
  405e94:	ret
  405e98:	mov	w0, #0x0                   	// #0
  405e9c:	ldp	x19, x20, [sp, #16]
  405ea0:	ldp	x21, x22, [sp, #32]
  405ea4:	ldr	x23, [sp, #48]
  405ea8:	ldp	x29, x30, [sp], #64
  405eac:	ret
  405eb0:	mov	w0, #0xffffffea            	// #-22
  405eb4:	ret
  405eb8:	cmp	x2, #0x0
  405ebc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405ec0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405ec4:	b.eq	405f84 <tigetstr@plt+0x4434>  // b.none
  405ec8:	stp	x29, x30, [sp, #-48]!
  405ecc:	mov	x29, sp
  405ed0:	stp	x19, x20, [sp, #16]
  405ed4:	mov	x19, x0
  405ed8:	stp	x21, x22, [sp, #32]
  405edc:	mov	x21, x2
  405ee0:	mov	x22, x1
  405ee4:	ldrsb	w3, [x0]
  405ee8:	cbz	w3, 405f70 <tigetstr@plt+0x4420>
  405eec:	nop
  405ef0:	cmp	w3, #0x2c
  405ef4:	ldrsb	w3, [x19, #1]
  405ef8:	b.eq	405f10 <tigetstr@plt+0x43c0>  // b.none
  405efc:	cbz	w3, 405f50 <tigetstr@plt+0x4400>
  405f00:	add	x19, x19, #0x1
  405f04:	cmp	w3, #0x2c
  405f08:	ldrsb	w3, [x19, #1]
  405f0c:	b.ne	405efc <tigetstr@plt+0x43ac>  // b.any
  405f10:	mov	x20, x19
  405f14:	cbz	w3, 405f50 <tigetstr@plt+0x4400>
  405f18:	cmp	x0, x20
  405f1c:	b.cs	405f5c <tigetstr@plt+0x440c>  // b.hs, b.nlast
  405f20:	sub	x1, x20, x0
  405f24:	blr	x21
  405f28:	tbnz	x0, #63, 405f60 <tigetstr@plt+0x4410>
  405f2c:	ldr	x2, [x22]
  405f30:	orr	x0, x2, x0
  405f34:	str	x0, [x22]
  405f38:	ldrsb	w0, [x20]
  405f3c:	cbz	w0, 405f70 <tigetstr@plt+0x4420>
  405f40:	ldrsb	w3, [x19, #1]!
  405f44:	cbz	w3, 405f70 <tigetstr@plt+0x4420>
  405f48:	mov	x0, x19
  405f4c:	b	405ef0 <tigetstr@plt+0x43a0>
  405f50:	add	x20, x19, #0x1
  405f54:	cmp	x0, x20
  405f58:	b.cc	405f20 <tigetstr@plt+0x43d0>  // b.lo, b.ul, b.last
  405f5c:	mov	w0, #0xffffffff            	// #-1
  405f60:	ldp	x19, x20, [sp, #16]
  405f64:	ldp	x21, x22, [sp, #32]
  405f68:	ldp	x29, x30, [sp], #48
  405f6c:	ret
  405f70:	mov	w0, #0x0                   	// #0
  405f74:	ldp	x19, x20, [sp, #16]
  405f78:	ldp	x21, x22, [sp, #32]
  405f7c:	ldp	x29, x30, [sp], #48
  405f80:	ret
  405f84:	mov	w0, #0xffffffea            	// #-22
  405f88:	ret
  405f8c:	nop
  405f90:	stp	x29, x30, [sp, #-80]!
  405f94:	mov	x29, sp
  405f98:	str	xzr, [sp, #72]
  405f9c:	cbz	x0, 406030 <tigetstr@plt+0x44e0>
  405fa0:	stp	x19, x20, [sp, #16]
  405fa4:	mov	x19, x0
  405fa8:	mov	x20, x2
  405fac:	stp	x21, x22, [sp, #32]
  405fb0:	mov	w21, w3
  405fb4:	stp	x23, x24, [sp, #48]
  405fb8:	mov	x23, x1
  405fbc:	str	w3, [x1]
  405fc0:	str	w3, [x2]
  405fc4:	bl	401ad0 <__errno_location@plt>
  405fc8:	str	wzr, [x0]
  405fcc:	mov	x22, x0
  405fd0:	ldrsb	w0, [x19]
  405fd4:	cmp	w0, #0x3a
  405fd8:	b.eq	40603c <tigetstr@plt+0x44ec>  // b.none
  405fdc:	add	x24, sp, #0x48
  405fe0:	mov	x0, x19
  405fe4:	mov	x1, x24
  405fe8:	mov	w2, #0xa                   	// #10
  405fec:	bl	401990 <strtol@plt>
  405ff0:	str	w0, [x23]
  405ff4:	str	w0, [x20]
  405ff8:	ldr	w0, [x22]
  405ffc:	cbnz	w0, 406074 <tigetstr@plt+0x4524>
  406000:	ldr	x2, [sp, #72]
  406004:	cmp	x2, #0x0
  406008:	ccmp	x2, x19, #0x4, ne  // ne = any
  40600c:	b.eq	406074 <tigetstr@plt+0x4524>  // b.none
  406010:	ldrsb	w3, [x2]
  406014:	cmp	w3, #0x3a
  406018:	b.eq	406088 <tigetstr@plt+0x4538>  // b.none
  40601c:	cmp	w3, #0x2d
  406020:	b.eq	4060a4 <tigetstr@plt+0x4554>  // b.none
  406024:	ldp	x19, x20, [sp, #16]
  406028:	ldp	x21, x22, [sp, #32]
  40602c:	ldp	x23, x24, [sp, #48]
  406030:	mov	w0, #0x0                   	// #0
  406034:	ldp	x29, x30, [sp], #80
  406038:	ret
  40603c:	add	x19, x19, #0x1
  406040:	add	x1, sp, #0x48
  406044:	mov	x0, x19
  406048:	mov	w2, #0xa                   	// #10
  40604c:	bl	401990 <strtol@plt>
  406050:	str	w0, [x20]
  406054:	ldr	w0, [x22]
  406058:	cbnz	w0, 406074 <tigetstr@plt+0x4524>
  40605c:	ldr	x0, [sp, #72]
  406060:	cbz	x0, 406074 <tigetstr@plt+0x4524>
  406064:	ldrsb	w1, [x0]
  406068:	cmp	w1, #0x0
  40606c:	ccmp	x0, x19, #0x4, eq  // eq = none
  406070:	b.ne	406024 <tigetstr@plt+0x44d4>  // b.any
  406074:	mov	w0, #0xffffffff            	// #-1
  406078:	ldp	x19, x20, [sp, #16]
  40607c:	ldp	x21, x22, [sp, #32]
  406080:	ldp	x23, x24, [sp, #48]
  406084:	b	406034 <tigetstr@plt+0x44e4>
  406088:	ldrsb	w1, [x2, #1]
  40608c:	cbnz	w1, 4060a4 <tigetstr@plt+0x4554>
  406090:	ldp	x23, x24, [sp, #48]
  406094:	str	w21, [x20]
  406098:	ldp	x19, x20, [sp, #16]
  40609c:	ldp	x21, x22, [sp, #32]
  4060a0:	b	406034 <tigetstr@plt+0x44e4>
  4060a4:	str	wzr, [x22]
  4060a8:	add	x19, x2, #0x1
  4060ac:	mov	x1, x24
  4060b0:	mov	x0, x19
  4060b4:	mov	w2, #0xa                   	// #10
  4060b8:	str	xzr, [sp, #72]
  4060bc:	bl	401990 <strtol@plt>
  4060c0:	str	w0, [x20]
  4060c4:	ldr	w0, [x22]
  4060c8:	cbz	w0, 40605c <tigetstr@plt+0x450c>
  4060cc:	b	406074 <tigetstr@plt+0x4524>
  4060d0:	cmp	x1, #0x0
  4060d4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4060d8:	b.eq	406264 <tigetstr@plt+0x4714>  // b.none
  4060dc:	stp	x29, x30, [sp, #-48]!
  4060e0:	mov	x29, sp
  4060e4:	stp	x19, x20, [sp, #16]
  4060e8:	mov	x19, x0
  4060ec:	mov	x20, x1
  4060f0:	stp	x21, x22, [sp, #32]
  4060f4:	ldrsb	w0, [x19]
  4060f8:	cmp	w0, #0x2f
  4060fc:	b.eq	406108 <tigetstr@plt+0x45b8>  // b.none
  406100:	b	4061cc <tigetstr@plt+0x467c>
  406104:	add	x19, x19, #0x1
  406108:	ldrsb	w0, [x19, #1]
  40610c:	cmp	w0, #0x2f
  406110:	b.eq	406104 <tigetstr@plt+0x45b4>  // b.none
  406114:	ldrsb	w0, [x19, #1]
  406118:	mov	x21, #0x1                   	// #1
  40611c:	cmp	w0, #0x2f
  406120:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406124:	b.eq	40613c <tigetstr@plt+0x45ec>  // b.none
  406128:	add	x21, x21, #0x1
  40612c:	ldrsb	w0, [x19, x21]
  406130:	cmp	w0, #0x2f
  406134:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406138:	b.ne	406128 <tigetstr@plt+0x45d8>  // b.any
  40613c:	ldrsb	w0, [x20]
  406140:	cmp	w0, #0x2f
  406144:	b.eq	406150 <tigetstr@plt+0x4600>  // b.none
  406148:	b	4061e8 <tigetstr@plt+0x4698>
  40614c:	add	x20, x20, #0x1
  406150:	ldrsb	w0, [x20, #1]
  406154:	cmp	w0, #0x2f
  406158:	b.eq	40614c <tigetstr@plt+0x45fc>  // b.none
  40615c:	ldrsb	w0, [x20, #1]
  406160:	cmp	w0, #0x2f
  406164:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406168:	b.eq	406258 <tigetstr@plt+0x4708>  // b.none
  40616c:	mov	x22, #0x1                   	// #1
  406170:	add	x22, x22, #0x1
  406174:	ldrsb	w0, [x20, x22]
  406178:	cmp	w0, #0x2f
  40617c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406180:	b.ne	406170 <tigetstr@plt+0x4620>  // b.any
  406184:	add	x0, x22, x21
  406188:	cbz	x0, 406200 <tigetstr@plt+0x46b0>
  40618c:	cmp	x0, #0x1
  406190:	b.eq	406214 <tigetstr@plt+0x46c4>  // b.none
  406194:	cmp	x20, #0x0
  406198:	ccmp	x21, x22, #0x0, ne  // ne = any
  40619c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4061a0:	b.eq	406244 <tigetstr@plt+0x46f4>  // b.none
  4061a4:	mov	x2, x21
  4061a8:	mov	x1, x20
  4061ac:	mov	x0, x19
  4061b0:	bl	4018a0 <strncmp@plt>
  4061b4:	cbnz	w0, 406244 <tigetstr@plt+0x46f4>
  4061b8:	add	x19, x19, x21
  4061bc:	add	x20, x20, x22
  4061c0:	ldrsb	w0, [x19]
  4061c4:	cmp	w0, #0x2f
  4061c8:	b.eq	406108 <tigetstr@plt+0x45b8>  // b.none
  4061cc:	cbnz	w0, 406114 <tigetstr@plt+0x45c4>
  4061d0:	ldrsb	w0, [x20]
  4061d4:	mov	x21, #0x0                   	// #0
  4061d8:	mov	x19, #0x0                   	// #0
  4061dc:	cmp	w0, #0x2f
  4061e0:	b.eq	406150 <tigetstr@plt+0x4600>  // b.none
  4061e4:	nop
  4061e8:	cbnz	w0, 40615c <tigetstr@plt+0x460c>
  4061ec:	mov	x0, x21
  4061f0:	mov	x22, #0x0                   	// #0
  4061f4:	mov	x20, #0x0                   	// #0
  4061f8:	cbnz	x0, 40618c <tigetstr@plt+0x463c>
  4061fc:	nop
  406200:	mov	w0, #0x1                   	// #1
  406204:	ldp	x19, x20, [sp, #16]
  406208:	ldp	x21, x22, [sp, #32]
  40620c:	ldp	x29, x30, [sp], #48
  406210:	ret
  406214:	cbz	x19, 406224 <tigetstr@plt+0x46d4>
  406218:	ldrsb	w1, [x19]
  40621c:	cmp	w1, #0x2f
  406220:	b.eq	406204 <tigetstr@plt+0x46b4>  // b.none
  406224:	cbz	x20, 406244 <tigetstr@plt+0x46f4>
  406228:	ldrsb	w0, [x20]
  40622c:	cmp	w0, #0x2f
  406230:	b.eq	406200 <tigetstr@plt+0x46b0>  // b.none
  406234:	cmp	x20, #0x0
  406238:	ccmp	x21, x22, #0x0, ne  // ne = any
  40623c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406240:	b.ne	4061a4 <tigetstr@plt+0x4654>  // b.any
  406244:	mov	w0, #0x0                   	// #0
  406248:	ldp	x19, x20, [sp, #16]
  40624c:	ldp	x21, x22, [sp, #32]
  406250:	ldp	x29, x30, [sp], #48
  406254:	ret
  406258:	add	x0, x21, #0x1
  40625c:	mov	x22, #0x1                   	// #1
  406260:	b	406188 <tigetstr@plt+0x4638>
  406264:	mov	w0, #0x0                   	// #0
  406268:	ret
  40626c:	nop
  406270:	stp	x29, x30, [sp, #-64]!
  406274:	mov	x29, sp
  406278:	stp	x19, x20, [sp, #16]
  40627c:	mov	x19, x1
  406280:	orr	x1, x0, x1
  406284:	cbz	x1, 406304 <tigetstr@plt+0x47b4>
  406288:	stp	x21, x22, [sp, #32]
  40628c:	mov	x20, x0
  406290:	mov	x21, x2
  406294:	cbz	x0, 406318 <tigetstr@plt+0x47c8>
  406298:	cbz	x19, 406330 <tigetstr@plt+0x47e0>
  40629c:	stp	x23, x24, [sp, #48]
  4062a0:	bl	401740 <strlen@plt>
  4062a4:	mov	x23, x0
  4062a8:	mvn	x0, x0
  4062ac:	mov	x22, #0x0                   	// #0
  4062b0:	cmp	x21, x0
  4062b4:	b.hi	4062ec <tigetstr@plt+0x479c>  // b.pmore
  4062b8:	add	x24, x21, x23
  4062bc:	add	x0, x24, #0x1
  4062c0:	bl	401870 <malloc@plt>
  4062c4:	mov	x22, x0
  4062c8:	cbz	x0, 4062ec <tigetstr@plt+0x479c>
  4062cc:	mov	x1, x20
  4062d0:	mov	x2, x23
  4062d4:	bl	401710 <memcpy@plt>
  4062d8:	mov	x2, x21
  4062dc:	mov	x1, x19
  4062e0:	add	x0, x22, x23
  4062e4:	bl	401710 <memcpy@plt>
  4062e8:	strb	wzr, [x22, x24]
  4062ec:	mov	x0, x22
  4062f0:	ldp	x19, x20, [sp, #16]
  4062f4:	ldp	x21, x22, [sp, #32]
  4062f8:	ldp	x23, x24, [sp, #48]
  4062fc:	ldp	x29, x30, [sp], #64
  406300:	ret
  406304:	ldp	x19, x20, [sp, #16]
  406308:	adrp	x0, 406000 <tigetstr@plt+0x44b0>
  40630c:	ldp	x29, x30, [sp], #64
  406310:	add	x0, x0, #0xa70
  406314:	b	401900 <strdup@plt>
  406318:	mov	x0, x19
  40631c:	mov	x1, x2
  406320:	ldp	x19, x20, [sp, #16]
  406324:	ldp	x21, x22, [sp, #32]
  406328:	ldp	x29, x30, [sp], #64
  40632c:	b	4019d0 <strndup@plt>
  406330:	ldp	x19, x20, [sp, #16]
  406334:	ldp	x21, x22, [sp, #32]
  406338:	ldp	x29, x30, [sp], #64
  40633c:	b	401900 <strdup@plt>
  406340:	stp	x29, x30, [sp, #-32]!
  406344:	mov	x2, #0x0                   	// #0
  406348:	mov	x29, sp
  40634c:	stp	x19, x20, [sp, #16]
  406350:	mov	x20, x0
  406354:	mov	x19, x1
  406358:	cbz	x1, 406368 <tigetstr@plt+0x4818>
  40635c:	mov	x0, x1
  406360:	bl	401740 <strlen@plt>
  406364:	mov	x2, x0
  406368:	mov	x1, x19
  40636c:	mov	x0, x20
  406370:	ldp	x19, x20, [sp, #16]
  406374:	ldp	x29, x30, [sp], #32
  406378:	b	406270 <tigetstr@plt+0x4720>
  40637c:	nop
  406380:	stp	x29, x30, [sp, #-288]!
  406384:	mov	w9, #0xffffffd0            	// #-48
  406388:	mov	w8, #0xffffff80            	// #-128
  40638c:	mov	x29, sp
  406390:	add	x10, sp, #0xf0
  406394:	add	x11, sp, #0x120
  406398:	stp	x11, x11, [sp, #80]
  40639c:	str	x10, [sp, #96]
  4063a0:	stp	w9, w8, [sp, #104]
  4063a4:	ldp	x10, x11, [sp, #80]
  4063a8:	str	x19, [sp, #16]
  4063ac:	ldp	x8, x9, [sp, #96]
  4063b0:	mov	x19, x0
  4063b4:	add	x0, sp, #0x48
  4063b8:	stp	x10, x11, [sp, #32]
  4063bc:	stp	x8, x9, [sp, #48]
  4063c0:	str	q0, [sp, #112]
  4063c4:	str	q1, [sp, #128]
  4063c8:	str	q2, [sp, #144]
  4063cc:	str	q3, [sp, #160]
  4063d0:	str	q4, [sp, #176]
  4063d4:	str	q5, [sp, #192]
  4063d8:	str	q6, [sp, #208]
  4063dc:	str	q7, [sp, #224]
  4063e0:	stp	x2, x3, [sp, #240]
  4063e4:	add	x2, sp, #0x20
  4063e8:	stp	x4, x5, [sp, #256]
  4063ec:	stp	x6, x7, [sp, #272]
  4063f0:	bl	4019c0 <vasprintf@plt>
  4063f4:	tbnz	w0, #31, 406424 <tigetstr@plt+0x48d4>
  4063f8:	ldr	x1, [sp, #72]
  4063fc:	sxtw	x2, w0
  406400:	mov	x0, x19
  406404:	bl	406270 <tigetstr@plt+0x4720>
  406408:	mov	x19, x0
  40640c:	ldr	x0, [sp, #72]
  406410:	bl	4019a0 <free@plt>
  406414:	mov	x0, x19
  406418:	ldr	x19, [sp, #16]
  40641c:	ldp	x29, x30, [sp], #288
  406420:	ret
  406424:	mov	x19, #0x0                   	// #0
  406428:	mov	x0, x19
  40642c:	ldr	x19, [sp, #16]
  406430:	ldp	x29, x30, [sp], #288
  406434:	ret
  406438:	stp	x29, x30, [sp, #-96]!
  40643c:	mov	x29, sp
  406440:	stp	x19, x20, [sp, #16]
  406444:	ldr	x19, [x0]
  406448:	stp	x21, x22, [sp, #32]
  40644c:	stp	x23, x24, [sp, #48]
  406450:	mov	x23, x0
  406454:	ldrsb	w0, [x19]
  406458:	cbz	w0, 4065b0 <tigetstr@plt+0x4a60>
  40645c:	mov	x24, x1
  406460:	mov	x22, x2
  406464:	mov	x1, x2
  406468:	mov	x0, x19
  40646c:	stp	x25, x26, [sp, #64]
  406470:	mov	w25, w3
  406474:	bl	4019e0 <strspn@plt>
  406478:	ldrsb	w20, [x19, x0]
  40647c:	add	x21, x19, x0
  406480:	cbz	w20, 40656c <tigetstr@plt+0x4a1c>
  406484:	cbz	w25, 406538 <tigetstr@plt+0x49e8>
  406488:	adrp	x0, 407000 <tigetstr@plt+0x54b0>
  40648c:	mov	w1, w20
  406490:	add	x0, x0, #0xff8
  406494:	bl	4019f0 <strchr@plt>
  406498:	cbz	x0, 4065cc <tigetstr@plt+0x4a7c>
  40649c:	ldrsb	w1, [x21, #1]
  4064a0:	add	x25, x21, #0x1
  4064a4:	strb	w20, [sp, #88]
  4064a8:	add	x26, sp, #0x58
  4064ac:	strb	wzr, [sp, #89]
  4064b0:	mov	w19, #0x0                   	// #0
  4064b4:	cbz	w1, 406684 <tigetstr@plt+0x4b34>
  4064b8:	cmp	w1, #0x5c
  4064bc:	b.eq	406590 <tigetstr@plt+0x4a40>  // b.none
  4064c0:	mov	x0, x26
  4064c4:	bl	4019f0 <strchr@plt>
  4064c8:	cbnz	x0, 406670 <tigetstr@plt+0x4b20>
  4064cc:	add	w19, w19, #0x1
  4064d0:	sxtw	x0, w19
  4064d4:	ldrsb	w1, [x25, w19, sxtw]
  4064d8:	cbnz	w1, 4064b8 <tigetstr@plt+0x4968>
  4064dc:	add	x1, x0, #0x1
  4064e0:	add	x1, x21, x1
  4064e4:	str	x0, [x24]
  4064e8:	ldrsb	w1, [x1]
  4064ec:	cmp	w1, #0x0
  4064f0:	ccmp	w20, w1, #0x0, ne  // ne = any
  4064f4:	b.ne	40656c <tigetstr@plt+0x4a1c>  // b.any
  4064f8:	add	x0, x0, #0x2
  4064fc:	add	x19, x21, x0
  406500:	ldrsb	w1, [x21, x0]
  406504:	cbz	w1, 406514 <tigetstr@plt+0x49c4>
  406508:	mov	x0, x22
  40650c:	bl	4019f0 <strchr@plt>
  406510:	cbz	x0, 40656c <tigetstr@plt+0x4a1c>
  406514:	mov	x21, x25
  406518:	ldp	x25, x26, [sp, #64]
  40651c:	str	x19, [x23]
  406520:	mov	x0, x21
  406524:	ldp	x19, x20, [sp, #16]
  406528:	ldp	x21, x22, [sp, #32]
  40652c:	ldp	x23, x24, [sp, #48]
  406530:	ldp	x29, x30, [sp], #96
  406534:	ret
  406538:	mov	x1, x22
  40653c:	mov	x0, x21
  406540:	bl	401ab0 <strcspn@plt>
  406544:	ldp	x25, x26, [sp, #64]
  406548:	str	x0, [x24]
  40654c:	add	x0, x21, x0
  406550:	str	x0, [x23]
  406554:	mov	x0, x21
  406558:	ldp	x19, x20, [sp, #16]
  40655c:	ldp	x21, x22, [sp, #32]
  406560:	ldp	x23, x24, [sp, #48]
  406564:	ldp	x29, x30, [sp], #96
  406568:	ret
  40656c:	ldp	x25, x26, [sp, #64]
  406570:	str	x21, [x23]
  406574:	mov	x21, #0x0                   	// #0
  406578:	mov	x0, x21
  40657c:	ldp	x19, x20, [sp, #16]
  406580:	ldp	x21, x22, [sp, #32]
  406584:	ldp	x23, x24, [sp, #48]
  406588:	ldp	x29, x30, [sp], #96
  40658c:	ret
  406590:	add	w0, w19, #0x1
  406594:	ldrsb	w0, [x25, w0, sxtw]
  406598:	cbz	w0, 406670 <tigetstr@plt+0x4b20>
  40659c:	add	w19, w19, #0x2
  4065a0:	sxtw	x0, w19
  4065a4:	ldrsb	w1, [x25, w19, sxtw]
  4065a8:	cbnz	w1, 4064b8 <tigetstr@plt+0x4968>
  4065ac:	b	4064dc <tigetstr@plt+0x498c>
  4065b0:	mov	x21, #0x0                   	// #0
  4065b4:	mov	x0, x21
  4065b8:	ldp	x19, x20, [sp, #16]
  4065bc:	ldp	x21, x22, [sp, #32]
  4065c0:	ldp	x23, x24, [sp, #48]
  4065c4:	ldp	x29, x30, [sp], #96
  4065c8:	ret
  4065cc:	sub	x25, x21, #0x1
  4065d0:	mov	w0, #0x0                   	// #0
  4065d4:	add	w19, w0, #0x1
  4065d8:	cmp	w20, #0x5c
  4065dc:	sxtw	x19, w19
  4065e0:	sub	w26, w19, #0x1
  4065e4:	b.eq	406618 <tigetstr@plt+0x4ac8>  // b.none
  4065e8:	mov	w1, w20
  4065ec:	mov	x0, x22
  4065f0:	bl	4019f0 <strchr@plt>
  4065f4:	add	x1, x19, #0x1
  4065f8:	cbnz	x0, 406678 <tigetstr@plt+0x4b28>
  4065fc:	ldrsb	w20, [x25, x1]
  406600:	add	x26, x21, x19
  406604:	cbz	w20, 406638 <tigetstr@plt+0x4ae8>
  406608:	mov	x19, x1
  40660c:	cmp	w20, #0x5c
  406610:	sub	w26, w19, #0x1
  406614:	b.ne	4065e8 <tigetstr@plt+0x4a98>  // b.any
  406618:	ldrsb	w1, [x21, w19, sxtw]
  40661c:	cbz	w1, 406678 <tigetstr@plt+0x4b28>
  406620:	add	w0, w19, #0x1
  406624:	sxtw	x19, w0
  406628:	ldrsb	w20, [x21, w0, sxtw]
  40662c:	add	x26, x21, x19
  406630:	cbnz	w20, 4065d4 <tigetstr@plt+0x4a84>
  406634:	nop
  406638:	str	x19, [x24]
  40663c:	ldrsb	w1, [x26]
  406640:	cbz	w1, 406650 <tigetstr@plt+0x4b00>
  406644:	mov	x0, x22
  406648:	bl	4019f0 <strchr@plt>
  40664c:	cbz	x0, 40656c <tigetstr@plt+0x4a1c>
  406650:	str	x26, [x23]
  406654:	mov	x0, x21
  406658:	ldp	x19, x20, [sp, #16]
  40665c:	ldp	x21, x22, [sp, #32]
  406660:	ldp	x23, x24, [sp, #48]
  406664:	ldp	x25, x26, [sp, #64]
  406668:	ldp	x29, x30, [sp], #96
  40666c:	ret
  406670:	sxtw	x0, w19
  406674:	b	4064dc <tigetstr@plt+0x498c>
  406678:	sxtw	x19, w26
  40667c:	add	x26, x21, x19
  406680:	b	406638 <tigetstr@plt+0x4ae8>
  406684:	mov	x1, x25
  406688:	mov	x0, #0x0                   	// #0
  40668c:	b	4064e4 <tigetstr@plt+0x4994>
  406690:	stp	x29, x30, [sp, #-32]!
  406694:	mov	x29, sp
  406698:	str	x19, [sp, #16]
  40669c:	mov	x19, x0
  4066a0:	b	4066ac <tigetstr@plt+0x4b5c>
  4066a4:	cmp	w0, #0xa
  4066a8:	b.eq	4066cc <tigetstr@plt+0x4b7c>  // b.none
  4066ac:	mov	x0, x19
  4066b0:	bl	4018d0 <fgetc@plt>
  4066b4:	cmn	w0, #0x1
  4066b8:	b.ne	4066a4 <tigetstr@plt+0x4b54>  // b.any
  4066bc:	mov	w0, #0x1                   	// #1
  4066c0:	ldr	x19, [sp, #16]
  4066c4:	ldp	x29, x30, [sp], #32
  4066c8:	ret
  4066cc:	mov	w0, #0x0                   	// #0
  4066d0:	ldr	x19, [sp, #16]
  4066d4:	ldp	x29, x30, [sp], #32
  4066d8:	ret
  4066dc:	nop
  4066e0:	stp	x29, x30, [sp, #-64]!
  4066e4:	mov	x29, sp
  4066e8:	stp	x19, x20, [sp, #16]
  4066ec:	adrp	x20, 418000 <tigetstr@plt+0x164b0>
  4066f0:	add	x20, x20, #0xde0
  4066f4:	stp	x21, x22, [sp, #32]
  4066f8:	adrp	x21, 418000 <tigetstr@plt+0x164b0>
  4066fc:	add	x21, x21, #0xdd8
  406700:	sub	x20, x20, x21
  406704:	mov	w22, w0
  406708:	stp	x23, x24, [sp, #48]
  40670c:	mov	x23, x1
  406710:	mov	x24, x2
  406714:	bl	4016d8 <memcpy@plt-0x38>
  406718:	cmp	xzr, x20, asr #3
  40671c:	b.eq	406748 <tigetstr@plt+0x4bf8>  // b.none
  406720:	asr	x20, x20, #3
  406724:	mov	x19, #0x0                   	// #0
  406728:	ldr	x3, [x21, x19, lsl #3]
  40672c:	mov	x2, x24
  406730:	add	x19, x19, #0x1
  406734:	mov	x1, x23
  406738:	mov	w0, w22
  40673c:	blr	x3
  406740:	cmp	x20, x19
  406744:	b.ne	406728 <tigetstr@plt+0x4bd8>  // b.any
  406748:	ldp	x19, x20, [sp, #16]
  40674c:	ldp	x21, x22, [sp, #32]
  406750:	ldp	x23, x24, [sp, #48]
  406754:	ldp	x29, x30, [sp], #64
  406758:	ret
  40675c:	nop
  406760:	ret
  406764:	nop
  406768:	adrp	x2, 419000 <tigetstr@plt+0x174b0>
  40676c:	mov	x1, #0x0                   	// #0
  406770:	ldr	x2, [x2, #560]
  406774:	b	4017c0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406778 <.fini>:
  406778:	stp	x29, x30, [sp, #-16]!
  40677c:	mov	x29, sp
  406780:	ldp	x29, x30, [sp], #16
  406784:	ret
