GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\src\main.sv'
Compiling module 'main'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\src\main.sv":1)
Compiling module 'uart_selector'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\src\main.sv":40)
Compiling module 'mux_triState'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\src\main.sv":26)
Compiling module 'triState'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\src\main.sv":20)
Compiling module 'demux'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\src\main.sv":33)
NOTE  (EX0101) : Current top module is "main"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk is unused("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\src\main.sv":1)
WARN  (CV0016) : Input Rx_Pc_17 is unused("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\src\main.sv":6)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "triState" instantiated to "tri_2" is swept in optimizing("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\src\main.sv":29)
[95%] Generate netlist file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\impl\gwsynthesis\UART_selector.vg" completed
[100%] Generate report file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\UartSelector\SystemVerilog\UART_selector\impl\gwsynthesis\UART_selector_syn.rpt.html" completed
GowinSynthesis finish
