// Seed: 2047899567
module module_0 ();
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_1 = 32'd40
) (
    input  tri0 _id_0,
    output tri0 _id_1
);
  static
  logic [-1 : id_0  #  (
      .  id_1(  -1  ),
      .  id_1(  -1  ),
      .  id_0( "" )
)]
  id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    input supply1 id_6,
    output wor id_7,
    input wire id_8,
    input uwire id_9,
    input uwire id_10,
    output tri id_11,
    input tri id_12,
    output tri0 id_13,
    output tri1 id_14
);
  assign id_7 = id_9;
  module_0 modCall_1 ();
endmodule
