<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>Kactus2: VhdlComponentInstance Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.6 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>VhdlComponentInstance Class Reference</h1><!-- doxytag: class="VhdlComponentInstance" -->Represents one vhdl component instantiation.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="vhdlcomponentinstance_8h-source.html">vhdlcomponentinstance.h</a>&gt;</code>
<p>
<div class="dynheader">
Collaboration diagram for VhdlComponentInstance:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance__coll__graph.png" border="0" usemap="#_vhdl_component_instance__coll__map" alt="Collaboration graph"></center>
<center><font size="2">[<a target="top" href="graph_legend.html">legend</a>]</font></center></div>

<p>
<a href="class_vhdl_component_instance-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Signals</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#645136e7ac1231568a96af7133e73c9c">noticeMessage</a> (const QString &amp;noticeMessage)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send a notification to user.  <a href="#645136e7ac1231568a96af7133e73c9c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#a9e4543fb726b147c37a415feba1cc61">errorMessage</a> (const QString &amp;errorMessage)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send an error message to user.  <a href="#a9e4543fb726b147c37a415feba1cc61"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#36de219706d083730291b63bb250ef06">VhdlComponentInstance</a> (<a class="el" href="class_vhdl_generator2.html">VhdlGenerator2</a> *parent, <a class="el" href="class_vhdl_component_declaration.html">VhdlComponentDeclaration</a> *compDeclaration, const QString &amp;instanceName, const QString &amp;viewName=QString(), const QString &amp;description=QString())</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The constructor.  <a href="#36de219706d083730291b63bb250ef06"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#90532135ece50a8decb49df2f0570267">~VhdlComponentInstance</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The destructor.  <a href="#90532135ece50a8decb49df2f0570267"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#37e4251ef922e906a85b76bccf35123b">write</a> (QTextStream &amp;stream) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write the instance to the text stream.  <a href="#37e4251ef922e906a85b76bccf35123b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QString&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#4fe4339a66092b82bbc5b97c440d2c34">name</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the name of the component instance.  <a href="#4fe4339a66092b82bbc5b97c440d2c34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QString&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#54a82d198ae6d2690a181e73e24917b8">typeName</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the type name of the instance.  <a href="#54a82d198ae6d2690a181e73e24917b8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#e9c197ab54d188e61316e79263e7e39b">addPortMap</a> (const <a class="el" href="class_vhdl_connection_end_point.html">VhdlConnectionEndPoint</a> &amp;endPoint, const QString &amp;signalName)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Add a new port map for the instance.  <a href="#e9c197ab54d188e61316e79263e7e39b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#af05e4a9fec95b1a265fff91dd3567d1">addPortMap</a> (const QString &amp;portName, int portLeft, int portRight, const QString &amp;signalName, int signalLeft, int signalRight)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Add a new port map for the instance.  <a href="#af05e4a9fec95b1a265fff91dd3567d1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#5902499c9a465ea11c7c43dda76239ba">addGenericMap</a> (const QString &amp;genericName, const QString &amp;genericValue)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Add a new generic map to the instance.  <a href="#5902499c9a465ea11c7c43dda76239ba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#af9bf2b355c3fb355d977ad70020d19b">hasConnection</a> (const QString &amp;portName)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Check if the specified port is connected within this instance.  <a href="#af9bf2b355c3fb355d977ad70020d19b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#de159ac861de379b67426cfeab06f0d7">useDefaultsForOtherPorts</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Use default values for ports that don't have any connection.  <a href="#de159ac861de379b67426cfeab06f0d7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="class_bus_interface.html">BusInterface</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#f18e20c647e40e3ef82d869079bd3b40">interface</a> (const QString &amp;interfaceName) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the bus interface with given name.  <a href="#f18e20c647e40e3ef82d869079bd3b40"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="class_v_l_n_v.html">VLNV</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#470283a1c5bed3f86d65254e6e11eef2">vlnv</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the vlnv of the instance's IP-Xact model.  <a href="#470283a1c5bed3f86d65254e6e11eef2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QSharedPointer&lt; <a class="el" href="class_component.html">Component</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#3de944c5c480da73d60a376aeb8baba4">componentModel</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get pointer to the IP-Xact model of the component type.  <a href="#3de944c5c480da73d60a376aeb8baba4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QString&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#3f5f070c7d566112d7e9ced5db45f9d2">portType</a> (const QString &amp;portName) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the type of the specified port.  <a href="#3f5f070c7d566112d7e9ced5db45f9d2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#fbe19653acd79a7781f9cf642b729afc">hasPort</a> (const QString &amp;portName) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Check if the instance has a specified port.  <a href="#fbe19653acd79a7781f9cf642b729afc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#c993f80c6e19e1fbe60b8cf3178eea3f">isScalarPort</a> (const QString &amp;portName) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Check if the type of the port is scalar.  <a href="#c993f80c6e19e1fbe60b8cf3178eea3f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="namespace_general.html#dc50f03c6a2d4aa1ea0eabf3143b79e9">General::Direction</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#a8ffaae08f7626b018b57e82b0b31b91">portDirection</a> (const QString &amp;portName) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the direction of the specified port on this instance.  <a href="#a8ffaae08f7626b018b57e82b0b31b91"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#c1a8539d22eb4376ab750540d35b0c20">VhdlComponentInstance</a> (const <a class="el" href="class_vhdl_component_instance.html">VhdlComponentInstance</a> &amp;other)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No copying.  <a href="#c1a8539d22eb4376ab750540d35b0c20"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="class_vhdl_component_instance.html">VhdlComponentInstance</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#9d78e177175193c45b5594603a902b5f">operator=</a> (const <a class="el" href="class_vhdl_component_instance.html">VhdlComponentInstance</a> &amp;other)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No assignment.  <a href="#9d78e177175193c45b5594603a902b5f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#635917748a547dd0ff9ef8513f32fe39">addMapping</a> (const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;instancePort, const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;signalMapping)</td></tr>

<tr><td colspan="2"><br><h2>Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="class_vhdl_component_declaration.html">VhdlComponentDeclaration</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#bfa09f588aec7116bad6cf72beb56f52">compDeclaration_</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">QString&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#12a5e944f3f78426f2a0b7d13593ca36">instanceName_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The name of the component instance.  <a href="#12a5e944f3f78426f2a0b7d13593ca36"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QString&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#4450412bce706fe6bb6fe5bc758b847b">typeName_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The name of the type that is is an instantiation of.  <a href="#4450412bce706fe6bb6fe5bc758b847b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QString&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#85b56b827f073283992923e8cfd6bf5b">architecture_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The name of the architecture used in this instance.  <a href="#85b56b827f073283992923e8cfd6bf5b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QString&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#d3ebf3243bb55953fa81772ee2aff10a">description_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The description of the instance.  <a href="#d3ebf3243bb55953fa81772ee2aff10a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QMap&lt; QString, QString &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#e4000e69da8dd22e11beb4ef65ec8fa9">defaultPortConnections_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Contains the default values for the ports of this instance.  <a href="#e4000e69da8dd22e11beb4ef65ec8fa9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QMap&lt; QString, QString &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#a1a3225e42a7fe2863ef4ea2e6d03633">genericMap_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Contains the generic mappings for this instance.  <a href="#a1a3225e42a7fe2863ef4ea2e6d03633"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">QMap&lt; <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a>, <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_component_instance.html#e546e83cd183553d558f2bbf7bc1f1d6">portMap_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Contains the port mappings for this instance.  <a href="#e546e83cd183553d558f2bbf7bc1f1d6"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Represents one vhdl component instantiation. 
<p>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8h-source.html#l00031">31</a> of file <a class="el" href="vhdlcomponentinstance_8h-source.html">vhdlcomponentinstance.h</a>.</p>
<hr><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" name="36de219706d083730291b63bb250ef06"></a><!-- doxytag: member="VhdlComponentInstance::VhdlComponentInstance" ref="36de219706d083730291b63bb250ef06" args="(VhdlGenerator2 *parent, VhdlComponentDeclaration *compDeclaration, const QString &amp;instanceName, const QString &amp;viewName=QString(), const QString &amp;description=QString())" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlComponentInstance::VhdlComponentInstance           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_vhdl_generator2.html">VhdlGenerator2</a> *&nbsp;</td>
          <td class="paramname"> <em>parent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_vhdl_component_declaration.html">VhdlComponentDeclaration</a> *&nbsp;</td>
          <td class="paramname"> <em>compDeclaration</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>instanceName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>viewName</em> = <code>QString()</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>description</em> = <code>QString()</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The constructor. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>parent</em>&nbsp;</td><td>Pointer to the owner of this component instance. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>compDeclaration</em>&nbsp;</td><td>Pointer to the component declaration of this instance. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>instanceName</em>&nbsp;</td><td>The name of the instance. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>viewName</em>&nbsp;</td><td>The active view used for this instance. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>description</em>&nbsp;</td><td>The description for the instance. </td></tr>
  </table>
</dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00025">25</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vlnv_8h-source.html#l00030">VLNV::ABSTRACTIONDEFINITION</a>, <a class="el" href="vhdlcomponentinstance_8h-source.html#l00197">architecture_</a>, <a class="el" href="vhdlcomponentinstance_8h-source.html#l00188">compDeclaration_</a>, <a class="el" href="vhdlcomponentdeclaration_8cpp-source.html#l00159">VhdlComponentDeclaration::componentModel()</a>, <a class="el" href="vhdlcomponentinstance_8h-source.html#l00207">defaultPortConnections_</a>, <a class="el" href="class_vhdl_component_instance.html#a9e4543fb726b147c37a415feba1cc61">errorMessage()</a>, <a class="el" href="class_library_interface.html#55d33e9e99760ae1a12725681c034b43">LibraryInterface::getDocumentType()</a>, <a class="el" href="class_library_interface.html#92798f5c6f5e72c8f4da87e872812c4f">LibraryInterface::getModel()</a>, <a class="el" href="vhdlgenerator2_8cpp-source.html#l00090">VhdlGenerator2::handler()</a>, <a class="el" href="class_vhdl_component_instance.html#645136e7ac1231568a96af7133e73c9c">noticeMessage()</a>, <a class="el" href="vhdlcomponentdeclaration_8cpp-source.html#l00226">VhdlComponentDeclaration::setEntityName()</a>, and <a class="el" href="vhdlcomponentinstance_8h-source.html#l00194">typeName_</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_36de219706d083730291b63bb250ef06_cgraph.png" border="0" usemap="#class_vhdl_component_instance_36de219706d083730291b63bb250ef06_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_36de219706d083730291b63bb250ef06_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_component_declaration.html#82fcc2679a7b708befb9416c703b125c" title="Get pointer to the IP&#45;Xact model of the component declaration." alt="" coords="397,5,715,32"><area shape="rect" id="node5" href="class_library_interface.html#55d33e9e99760ae1a12725681c034b43" title="Get the document type of given vlnv." alt="" coords="433,56,679,83"><area shape="rect" id="node7" href="class_library_interface.html#92798f5c6f5e72c8f4da87e872812c4f" title="Get a model that matches given VLNV." alt="" coords="462,107,650,133"><area shape="rect" id="node9" href="class_vhdl_generator2.html#103af6d8e4c702bfc86382175b7ece3d" title="Get pointer to the instance that manages the library." alt="" coords="467,157,645,184"><area shape="rect" id="node11" href="class_vhdl_component_declaration.html#9bb3fae580ca61a615f8d6638ea248e5" title="Set the name of the entity for the component." alt="" coords="405,208,707,235"></map>
</div>

</div>
</div><p>
<a class="anchor" name="90532135ece50a8decb49df2f0570267"></a><!-- doxytag: member="VhdlComponentInstance::~VhdlComponentInstance" ref="90532135ece50a8decb49df2f0570267" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlComponentInstance::~VhdlComponentInstance           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The destructor. 
<p>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00098">98</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="c1a8539d22eb4376ab750540d35b0c20"></a><!-- doxytag: member="VhdlComponentInstance::VhdlComponentInstance" ref="c1a8539d22eb4376ab750540d35b0c20" args="(const VhdlComponentInstance &amp;other)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlComponentInstance::VhdlComponentInstance           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_component_instance.html">VhdlComponentInstance</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>other</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No copying. 
<p>

</div>
</div><p>
<hr><h2>Member Function Documentation</h2>
<a class="anchor" name="37e4251ef922e906a85b76bccf35123b"></a><!-- doxytag: member="VhdlComponentInstance::write" ref="37e4251ef922e906a85b76bccf35123b" args="(QTextStream &amp;stream) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void VhdlComponentInstance::write           </td>
          <td>(</td>
          <td class="paramtype">QTextStream &amp;&nbsp;</td>
          <td class="paramname"> <em>stream</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write the instance to the text stream. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>stream</em>&nbsp;</td><td>The text stream to write the instance into. </td></tr>
  </table>
</dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00101">101</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00197">architecture_</a>, <a class="el" href="vhdlcomponentinstance_8h-source.html#l00200">description_</a>, <a class="el" href="vhdlcomponentinstance_8h-source.html#l00214">genericMap_</a>, <a class="el" href="vhdlcomponentinstance_8h-source.html#l00191">instanceName_</a>, <a class="el" href="vhdlcomponentinstance_8h-source.html#l00221">portMap_</a>, <a class="el" href="vhdlcomponentinstance_8h-source.html#l00194">typeName_</a>, and <a class="el" href="vhdlgeneral_8cpp-source.html#l00094">VhdlGeneral::writeDescription()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_37e4251ef922e906a85b76bccf35123b_cgraph.png" border="0" usemap="#class_vhdl_component_instance_37e4251ef922e906a85b76bccf35123b_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_37e4251ef922e906a85b76bccf35123b_cgraph_map">
<area shape="rect" id="node3" href="namespace_vhdl_general.html#c2beef5d689337704d4a3627fd8a7738" title="Write a description of some element to the stream." alt="" coords="272,5,483,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="4fe4339a66092b82bbc5b97c440d2c34"></a><!-- doxytag: member="VhdlComponentInstance::name" ref="4fe4339a66092b82bbc5b97c440d2c34" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QString VhdlComponentInstance::name           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the name of the component instance. 
<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>QString contains the name of the instance. </dd></dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00151">151</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00191">instanceName_</a>.</p>

</div>
</div><p>
<a class="anchor" name="54a82d198ae6d2690a181e73e24917b8"></a><!-- doxytag: member="VhdlComponentInstance::typeName" ref="54a82d198ae6d2690a181e73e24917b8" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QString VhdlComponentInstance::typeName           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the type name of the instance. 
<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>QString contains the type name. </dd></dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00290">290</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00194">typeName_</a>.</p>

</div>
</div><p>
<a class="anchor" name="e9c197ab54d188e61316e79263e7e39b"></a><!-- doxytag: member="VhdlComponentInstance::addPortMap" ref="e9c197ab54d188e61316e79263e7e39b" args="(const VhdlConnectionEndPoint &amp;endPoint, const QString &amp;signalName)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void VhdlComponentInstance::addPortMap           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_connection_end_point.html">VhdlConnectionEndPoint</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>endPoint</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>signalName</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Add a new port map for the instance. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>endPoint</em>&nbsp;</td><td>The end point that specifies the port and signal bounds. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>signalName</em>&nbsp;</td><td>The name of the signal/top port to map the port to. </td></tr>
  </table>
</dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00155">155</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00183">addMapping()</a>, <a class="el" href="vhdlconnectionendpoint_8cpp-source.html#l00138">VhdlConnectionEndPoint::portLeft()</a>, <a class="el" href="vhdlconnectionendpoint_8cpp-source.html#l00126">VhdlConnectionEndPoint::portName()</a>, <a class="el" href="vhdlconnectionendpoint_8cpp-source.html#l00142">VhdlConnectionEndPoint::portRight()</a>, <a class="el" href="vhdlconnectionendpoint_8cpp-source.html#l00130">VhdlConnectionEndPoint::signalLeft()</a>, and <a class="el" href="vhdlconnectionendpoint_8cpp-source.html#l00134">VhdlConnectionEndPoint::signalRight()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_e9c197ab54d188e61316e79263e7e39b_cgraph.png" border="0" usemap="#class_vhdl_component_instance_e9c197ab54d188e61316e79263e7e39b_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_e9c197ab54d188e61316e79263e7e39b_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_component_instance.html#635917748a547dd0ff9ef8513f32fe39" title="VhdlComponentInstance::addMapping" alt="" coords="318,5,583,32"><area shape="rect" id="node7" href="class_vhdl_connection_end_point.html#8f83c4ee9311e895937eecb6775ce976" title="Get the left bound of the port." alt="" coords="333,56,569,83"><area shape="rect" id="node9" href="class_vhdl_connection_end_point.html#903d634f77625620a8b5f1175f54fac1" title="Get the port name of the end point." alt="" coords="325,107,576,133"><area shape="rect" id="node11" href="class_vhdl_connection_end_point.html#546568238726bd7ea24772b7a0580ebd" title="Get the right bound of the port." alt="" coords="329,157,573,184"><area shape="rect" id="node13" href="class_vhdl_connection_end_point.html#dac048560433fec1d9c35aa627176d82" title="Get the left bound of the signal." alt="" coords="327,208,574,235"><area shape="rect" id="node15" href="class_vhdl_connection_end_point.html#fd1b37449a3175ca52226ca53eaab790" title="Get the right bound of the signal." alt="" coords="323,259,578,285"><area shape="rect" id="node5" href="class_vhdl_port_map.html#a0bf81c9899c23739f715ebe296ab88c" title="Convert the port map into string." alt="" coords="632,5,795,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="af05e4a9fec95b1a265fff91dd3567d1"></a><!-- doxytag: member="VhdlComponentInstance::addPortMap" ref="af05e4a9fec95b1a265fff91dd3567d1" args="(const QString &amp;portName, int portLeft, int portRight, const QString &amp;signalName, int signalLeft, int signalRight)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void VhdlComponentInstance::addPortMap           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>portName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>portLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>portRight</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>signalName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>signalLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>signalRight</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Add a new port map for the instance. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>portName</em>&nbsp;</td><td>The name of the port on this instance. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>portLeft</em>&nbsp;</td><td>The left bound of this instance's port. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>portRight</em>&nbsp;</td><td>The right bound of this instance's port. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>signalName</em>&nbsp;</td><td>The name of the signal/top port to connect the instance to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>signalLeft</em>&nbsp;</td><td>The left bound of the signal/top port. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>signalRight</em>&nbsp;</td><td>The right bound of the signal/top port. </td></tr>
  </table>
</dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00167">167</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00183">addMapping()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_af05e4a9fec95b1a265fff91dd3567d1_cgraph.png" border="0" usemap="#class_vhdl_component_instance_af05e4a9fec95b1a265fff91dd3567d1_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_af05e4a9fec95b1a265fff91dd3567d1_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_component_instance.html#635917748a547dd0ff9ef8513f32fe39" title="VhdlComponentInstance::addMapping" alt="" coords="318,5,583,32"><area shape="rect" id="node5" href="class_vhdl_port_map.html#a0bf81c9899c23739f715ebe296ab88c" title="Convert the port map into string." alt="" coords="632,5,795,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="5902499c9a465ea11c7c43dda76239ba"></a><!-- doxytag: member="VhdlComponentInstance::addGenericMap" ref="5902499c9a465ea11c7c43dda76239ba" args="(const QString &amp;genericName, const QString &amp;genericValue)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void VhdlComponentInstance::addGenericMap           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>genericName</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>genericValue</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Add a new generic map to the instance. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>genericName</em>&nbsp;</td><td>The name of the generic on this instance. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>genericValue</em>&nbsp;</td><td>The value to map the generic to. </td></tr>
  </table>
</dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00209">209</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00214">genericMap_</a>, <a class="el" href="vhdlcomponentinstance_8h-source.html#l00191">instanceName_</a>, <a class="el" href="class_vhdl_component_instance.html#645136e7ac1231568a96af7133e73c9c">noticeMessage()</a>, and <a class="el" href="vhdlcomponentinstance_8h-source.html#l00194">typeName_</a>.</p>

</div>
</div><p>
<a class="anchor" name="af9bf2b355c3fb355d977ad70020d19b"></a><!-- doxytag: member="VhdlComponentInstance::hasConnection" ref="af9bf2b355c3fb355d977ad70020d19b" args="(const QString &amp;portName)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool VhdlComponentInstance::hasConnection           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>portName</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Check if the specified port is connected within this instance. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>portName</em>&nbsp;</td><td>The name of the port to check to connection for.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>bool True if connection is found. </dd></dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00230">230</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00221">portMap_</a>.</p>

</div>
</div><p>
<a class="anchor" name="de159ac861de379b67426cfeab06f0d7"></a><!-- doxytag: member="VhdlComponentInstance::useDefaultsForOtherPorts" ref="de159ac861de379b67426cfeab06f0d7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void VhdlComponentInstance::useDefaultsForOtherPorts           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Use default values for ports that don't have any connection. 
<p>
If at least one bit of the port is connected then the default value is not used. 
<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00244">244</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00183">addMapping()</a>, <a class="el" href="vhdlcomponentinstance_8h-source.html#l00207">defaultPortConnections_</a>, and <a class="el" href="vhdlcomponentinstance_8h-source.html#l00221">portMap_</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_de159ac861de379b67426cfeab06f0d7_cgraph.png" border="0" usemap="#class_vhdl_component_instance_de159ac861de379b67426cfeab06f0d7_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_de159ac861de379b67426cfeab06f0d7_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_component_instance.html#635917748a547dd0ff9ef8513f32fe39" title="VhdlComponentInstance::addMapping" alt="" coords="406,5,671,32"><area shape="rect" id="node5" href="class_vhdl_port_map.html#a0bf81c9899c23739f715ebe296ab88c" title="Convert the port map into string." alt="" coords="720,5,883,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="f18e20c647e40e3ef82d869079bd3b40"></a><!-- doxytag: member="VhdlComponentInstance::interface" ref="f18e20c647e40e3ef82d869079bd3b40" args="(const QString &amp;interfaceName) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_bus_interface.html">BusInterface</a> * VhdlComponentInstance::interface           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>interfaceName</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the bus interface with given name. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>interfaceName</em>&nbsp;</td><td>The name of the bus interface on the IP-Xact component model.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>BusInterface* Pointer to the bus interface. </dd></dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00264">264</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00188">compDeclaration_</a>, and <a class="el" href="vhdlcomponentdeclaration_8cpp-source.html#l00159">VhdlComponentDeclaration::componentModel()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_f18e20c647e40e3ef82d869079bd3b40_cgraph.png" border="0" usemap="#class_vhdl_component_instance_f18e20c647e40e3ef82d869079bd3b40_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_f18e20c647e40e3ef82d869079bd3b40_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_component_declaration.html#82fcc2679a7b708befb9416c703b125c" title="Get pointer to the IP&#45;Xact model of the component declaration." alt="" coords="296,5,613,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="470283a1c5bed3f86d65254e6e11eef2"></a><!-- doxytag: member="VhdlComponentInstance::vlnv" ref="470283a1c5bed3f86d65254e6e11eef2" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_v_l_n_v.html">VLNV</a> VhdlComponentInstance::vlnv           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the vlnv of the instance's IP-Xact model. 
<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd><a class="el" href="class_v_l_n_v.html" title="The class to hold VLNV information of a single IP-XACT document.">VLNV</a> Identifies the IP-Xact model of the instance's type. </dd></dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00268">268</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00188">compDeclaration_</a>, and <a class="el" href="vhdlcomponentdeclaration_8cpp-source.html#l00159">VhdlComponentDeclaration::componentModel()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_470283a1c5bed3f86d65254e6e11eef2_cgraph.png" border="0" usemap="#class_vhdl_component_instance_470283a1c5bed3f86d65254e6e11eef2_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_470283a1c5bed3f86d65254e6e11eef2_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_component_declaration.html#82fcc2679a7b708befb9416c703b125c" title="Get pointer to the IP&#45;Xact model of the component declaration." alt="" coords="267,5,584,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="3de944c5c480da73d60a376aeb8baba4"></a><!-- doxytag: member="VhdlComponentInstance::componentModel" ref="3de944c5c480da73d60a376aeb8baba4" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QSharedPointer&lt; <a class="el" href="class_component.html">Component</a> &gt; VhdlComponentInstance::componentModel           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get pointer to the IP-Xact model of the component type. 
<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>QSharedPointer&lt;Component&gt; Pointer to the IP-Xact model. </dd></dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00274">274</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00188">compDeclaration_</a>, and <a class="el" href="vhdlcomponentdeclaration_8cpp-source.html#l00159">VhdlComponentDeclaration::componentModel()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_3de944c5c480da73d60a376aeb8baba4_cgraph.png" border="0" usemap="#class_vhdl_component_instance_3de944c5c480da73d60a376aeb8baba4_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_3de944c5c480da73d60a376aeb8baba4_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_component_declaration.html#82fcc2679a7b708befb9416c703b125c" title="Get pointer to the IP&#45;Xact model of the component declaration." alt="" coords="352,5,669,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="3f5f070c7d566112d7e9ced5db45f9d2"></a><!-- doxytag: member="VhdlComponentInstance::portType" ref="3f5f070c7d566112d7e9ced5db45f9d2" args="(const QString &amp;portName) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QString VhdlComponentInstance::portType           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>portName</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the type of the specified port. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>portName</em>&nbsp;</td><td>The name of the port on the component.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>QString The type of the port. </dd></dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00279">279</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00188">compDeclaration_</a>, and <a class="el" href="vhdlcomponentdeclaration_8cpp-source.html#l00194">VhdlComponentDeclaration::portType()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_3f5f070c7d566112d7e9ced5db45f9d2_cgraph.png" border="0" usemap="#class_vhdl_component_instance_3f5f070c7d566112d7e9ced5db45f9d2_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_3f5f070c7d566112d7e9ced5db45f9d2_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_component_declaration.html#18ec276c3bb009fe868fe12b4fdd3baf" title="Get the type of specified port." alt="" coords="297,5,559,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="fbe19653acd79a7781f9cf642b729afc"></a><!-- doxytag: member="VhdlComponentInstance::hasPort" ref="fbe19653acd79a7781f9cf642b729afc" args="(const QString &amp;portName) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool VhdlComponentInstance::hasPort           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>portName</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Check if the instance has a specified port. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>portName</em>&nbsp;</td><td>The name of the port to check.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>bool True if the port is found. </dd></dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00284">284</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00188">compDeclaration_</a>, and <a class="el" href="vhdlcomponentdeclaration_8cpp-source.html#l00159">VhdlComponentDeclaration::componentModel()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_fbe19653acd79a7781f9cf642b729afc_cgraph.png" border="0" usemap="#class_vhdl_component_instance_fbe19653acd79a7781f9cf642b729afc_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_fbe19653acd79a7781f9cf642b729afc_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_component_declaration.html#82fcc2679a7b708befb9416c703b125c" title="Get pointer to the IP&#45;Xact model of the component declaration." alt="" coords="291,5,608,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="c993f80c6e19e1fbe60b8cf3178eea3f"></a><!-- doxytag: member="VhdlComponentInstance::isScalarPort" ref="c993f80c6e19e1fbe60b8cf3178eea3f" args="(const QString &amp;portName) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool VhdlComponentInstance::isScalarPort           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>portName</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Check if the type of the port is scalar. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>portName</em>&nbsp;</td><td>Specifies the port to check.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>bool True if port is scalar. </dd></dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00294">294</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00188">compDeclaration_</a>, and <a class="el" href="vhdlcomponentdeclaration_8cpp-source.html#l00209">VhdlComponentDeclaration::isScalarPort()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_c993f80c6e19e1fbe60b8cf3178eea3f_cgraph.png" border="0" usemap="#class_vhdl_component_instance_c993f80c6e19e1fbe60b8cf3178eea3f_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_c993f80c6e19e1fbe60b8cf3178eea3f_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_component_declaration.html#2f273855b11d048a97196747d273e3de" title="Check if the type of the port is scalar." alt="" coords="317,5,600,32"><area shape="rect" id="node5" href="namespace_vhdl_general.html#35ae117e8a6c0ca051b39f272ca17482" title="Check if the port type is scalar." alt="" coords="649,5,837,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="a8ffaae08f7626b018b57e82b0b31b91"></a><!-- doxytag: member="VhdlComponentInstance::portDirection" ref="a8ffaae08f7626b018b57e82b0b31b91" args="(const QString &amp;portName) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespace_general.html#dc50f03c6a2d4aa1ea0eabf3143b79e9">General::Direction</a> VhdlComponentInstance::portDirection           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>portName</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the direction of the specified port on this instance. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>portName</em>&nbsp;</td><td>The name of the port that's direction is requested.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd><a class="el" href="namespace_general.html#dc50f03c6a2d4aa1ea0eabf3143b79e9">General::Direction</a> Specifies the direction of the port. </dd></dl>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00299">299</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00188">compDeclaration_</a>, and <a class="el" href="vhdlcomponentdeclaration_8cpp-source.html#l00230">VhdlComponentDeclaration::portDirection()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_a8ffaae08f7626b018b57e82b0b31b91_cgraph.png" border="0" usemap="#class_vhdl_component_instance_a8ffaae08f7626b018b57e82b0b31b91_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_a8ffaae08f7626b018b57e82b0b31b91_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_component_declaration.html#b222d7e0c7e9c2e29f35c42daf44142b" title="Get the direction of the specified port on this component." alt="" coords="326,5,615,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="645136e7ac1231568a96af7133e73c9c"></a><!-- doxytag: member="VhdlComponentInstance::noticeMessage" ref="645136e7ac1231568a96af7133e73c9c" args="(const QString &amp;noticeMessage)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void VhdlComponentInstance::noticeMessage           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>noticeMessage</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [signal]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Send a notification to user. 
<p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00209">addGenericMap()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00183">addMapping()</a>, and <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00025">VhdlComponentInstance()</a>.</p>

</div>
</div><p>
<a class="anchor" name="a9e4543fb726b147c37a415feba1cc61"></a><!-- doxytag: member="VhdlComponentInstance::errorMessage" ref="a9e4543fb726b147c37a415feba1cc61" args="(const QString &amp;errorMessage)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void VhdlComponentInstance::errorMessage           </td>
          <td>(</td>
          <td class="paramtype">const QString &amp;&nbsp;</td>
          <td class="paramname"> <em>errorMessage</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [signal]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Send an error message to user. 
<p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00025">VhdlComponentInstance()</a>.</p>

</div>
</div><p>
<a class="anchor" name="9d78e177175193c45b5594603a902b5f"></a><!-- doxytag: member="VhdlComponentInstance::operator=" ref="9d78e177175193c45b5594603a902b5f" args="(const VhdlComponentInstance &amp;other)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_vhdl_component_instance.html">VhdlComponentInstance</a>&amp; VhdlComponentInstance::operator=           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_component_instance.html">VhdlComponentInstance</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>other</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No assignment. 
<p>

</div>
</div><p>
<a class="anchor" name="635917748a547dd0ff9ef8513f32fe39"></a><!-- doxytag: member="VhdlComponentInstance::addMapping" ref="635917748a547dd0ff9ef8513f32fe39" args="(const VhdlPortMap &amp;instancePort, const VhdlPortMap &amp;signalMapping)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void VhdlComponentInstance::addMapping           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>instancePort</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>signalMapping</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00183">183</a> of file <a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a>.</p>

<p>References <a class="el" href="vhdlcomponentinstance_8h-source.html#l00191">instanceName_</a>, <a class="el" href="class_vhdl_component_instance.html#645136e7ac1231568a96af7133e73c9c">noticeMessage()</a>, <a class="el" href="vhdlcomponentinstance_8h-source.html#l00221">portMap_</a>, <a class="el" href="vhdlportmap_8cpp-source.html#l00109">VhdlPortMap::toString()</a>, and <a class="el" href="vhdlcomponentinstance_8h-source.html#l00194">typeName_</a>.</p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00155">addPortMap()</a>, and <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00244">useDefaultsForOtherPorts()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_component_instance_635917748a547dd0ff9ef8513f32fe39_cgraph.png" border="0" usemap="#class_vhdl_component_instance_635917748a547dd0ff9ef8513f32fe39_cgraph_map" alt=""></center>
<map name="class_vhdl_component_instance_635917748a547dd0ff9ef8513f32fe39_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_port_map.html#a0bf81c9899c23739f715ebe296ab88c" title="Convert the port map into string." alt="" coords="320,5,483,32"></map>
</div>

</div>
</div><p>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="bfa09f588aec7116bad6cf72beb56f52"></a><!-- doxytag: member="VhdlComponentInstance::compDeclaration_" ref="bfa09f588aec7116bad6cf72beb56f52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_vhdl_component_declaration.html">VhdlComponentDeclaration</a>* <a class="el" href="class_vhdl_component_instance.html#bfa09f588aec7116bad6cf72beb56f52">VhdlComponentInstance::compDeclaration_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8h-source.html#l00188">188</a> of file <a class="el" href="vhdlcomponentinstance_8h-source.html">vhdlcomponentinstance.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00274">componentModel()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00284">hasPort()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00264">interface()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00294">isScalarPort()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00299">portDirection()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00279">portType()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00025">VhdlComponentInstance()</a>, and <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00268">vlnv()</a>.</p>

</div>
</div><p>
<a class="anchor" name="12a5e944f3f78426f2a0b7d13593ca36"></a><!-- doxytag: member="VhdlComponentInstance::instanceName_" ref="12a5e944f3f78426f2a0b7d13593ca36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QString <a class="el" href="class_vhdl_component_instance.html#12a5e944f3f78426f2a0b7d13593ca36">VhdlComponentInstance::instanceName_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The name of the component instance. 
<p>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8h-source.html#l00191">191</a> of file <a class="el" href="vhdlcomponentinstance_8h-source.html">vhdlcomponentinstance.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00209">addGenericMap()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00183">addMapping()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00151">name()</a>, and <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00101">write()</a>.</p>

</div>
</div><p>
<a class="anchor" name="4450412bce706fe6bb6fe5bc758b847b"></a><!-- doxytag: member="VhdlComponentInstance::typeName_" ref="4450412bce706fe6bb6fe5bc758b847b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QString <a class="el" href="class_vhdl_component_instance.html#4450412bce706fe6bb6fe5bc758b847b">VhdlComponentInstance::typeName_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The name of the type that is is an instantiation of. 
<p>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8h-source.html#l00194">194</a> of file <a class="el" href="vhdlcomponentinstance_8h-source.html">vhdlcomponentinstance.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00209">addGenericMap()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00183">addMapping()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00290">typeName()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00025">VhdlComponentInstance()</a>, and <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00101">write()</a>.</p>

</div>
</div><p>
<a class="anchor" name="85b56b827f073283992923e8cfd6bf5b"></a><!-- doxytag: member="VhdlComponentInstance::architecture_" ref="85b56b827f073283992923e8cfd6bf5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QString <a class="el" href="class_vhdl_component_instance.html#85b56b827f073283992923e8cfd6bf5b">VhdlComponentInstance::architecture_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The name of the architecture used in this instance. 
<p>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8h-source.html#l00197">197</a> of file <a class="el" href="vhdlcomponentinstance_8h-source.html">vhdlcomponentinstance.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00025">VhdlComponentInstance()</a>, and <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00101">write()</a>.</p>

</div>
</div><p>
<a class="anchor" name="d3ebf3243bb55953fa81772ee2aff10a"></a><!-- doxytag: member="VhdlComponentInstance::description_" ref="d3ebf3243bb55953fa81772ee2aff10a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QString <a class="el" href="class_vhdl_component_instance.html#d3ebf3243bb55953fa81772ee2aff10a">VhdlComponentInstance::description_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The description of the instance. 
<p>

<p>Definition at line <a class="el" href="vhdlcomponentinstance_8h-source.html#l00200">200</a> of file <a class="el" href="vhdlcomponentinstance_8h-source.html">vhdlcomponentinstance.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00101">write()</a>.</p>

</div>
</div><p>
<a class="anchor" name="e4000e69da8dd22e11beb4ef65ec8fa9"></a><!-- doxytag: member="VhdlComponentInstance::defaultPortConnections_" ref="e4000e69da8dd22e11beb4ef65ec8fa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QMap&lt;QString, QString&gt; <a class="el" href="class_vhdl_component_instance.html#e4000e69da8dd22e11beb4ef65ec8fa9">VhdlComponentInstance::defaultPortConnections_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Contains the default values for the ports of this instance. 
<p>
Key: The name of the port. Value: The default value for the port. 
<p>Definition at line <a class="el" href="vhdlcomponentinstance_8h-source.html#l00207">207</a> of file <a class="el" href="vhdlcomponentinstance_8h-source.html">vhdlcomponentinstance.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00244">useDefaultsForOtherPorts()</a>, and <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00025">VhdlComponentInstance()</a>.</p>

</div>
</div><p>
<a class="anchor" name="a1a3225e42a7fe2863ef4ea2e6d03633"></a><!-- doxytag: member="VhdlComponentInstance::genericMap_" ref="a1a3225e42a7fe2863ef4ea2e6d03633" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QMap&lt;QString, QString&gt; <a class="el" href="class_vhdl_component_instance.html#a1a3225e42a7fe2863ef4ea2e6d03633">VhdlComponentInstance::genericMap_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Contains the generic mappings for this instance. 
<p>
Key: The name of the generic. Value: The value mapped for the generic. 
<p>Definition at line <a class="el" href="vhdlcomponentinstance_8h-source.html#l00214">214</a> of file <a class="el" href="vhdlcomponentinstance_8h-source.html">vhdlcomponentinstance.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00209">addGenericMap()</a>, and <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00101">write()</a>.</p>

</div>
</div><p>
<a class="anchor" name="e546e83cd183553d558f2bbf7bc1f1d6"></a><!-- doxytag: member="VhdlComponentInstance::portMap_" ref="e546e83cd183553d558f2bbf7bc1f1d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">QMap&lt;<a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a>, <a class="el" href="class_vhdl_port_map.html">VhdlPortMap</a>&gt; <a class="el" href="class_vhdl_component_instance.html#e546e83cd183553d558f2bbf7bc1f1d6">VhdlComponentInstance::portMap_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Contains the port mappings for this instance. 
<p>
Key: The port name and bounds of this instance. Value: The name of the signal/top port and it's bounds the port is connected to. 
<p>Definition at line <a class="el" href="vhdlcomponentinstance_8h-source.html#l00221">221</a> of file <a class="el" href="vhdlcomponentinstance_8h-source.html">vhdlcomponentinstance.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00183">addMapping()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00230">hasConnection()</a>, <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00244">useDefaultsForOtherPorts()</a>, and <a class="el" href="vhdlcomponentinstance_8cpp-source.html#l00101">write()</a>.</p>

</div>
</div><p>
<hr>The documentation for this class was generated from the following files:<ul>
<li>D:/user/kamppia/SVNwork/Kactus2 SourceForge/vhdlGenerator/<a class="el" href="vhdlcomponentinstance_8h-source.html">vhdlcomponentinstance.h</a><li>D:/user/kamppia/SVNwork/Kactus2 SourceForge/vhdlGenerator/<a class="el" href="vhdlcomponentinstance_8cpp-source.html">vhdlcomponentinstance.cpp</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Wed Nov 30 12:15:04 2011 for Kactus2 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.6 </small></address>
</body>
</html>
