// Seed: 1568275078
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4, id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0
);
  initial if (1'd0) @(1'd0) id_2 = 1;
  module_0(
      id_2, id_2, id_2
  );
  wire id_3;
endmodule
module module_2;
  integer id_1 (
      1,
      id_2
  );
endmodule
module module_3 (
    output logic id_0,
    input  logic id_1
);
  assign id_0 = 1;
  always begin
    id_0 = id_1;
    id_0 <= ~1'b0;
  end
  module_2();
  always return 1'b0;
endmodule
