Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[11:46:00.499043] Configured Lic search path (21.01-s002): 5280@license-srv.eecs.berkeley.edu:2100@license-srv.eecs.berkeley.edu:1717@license-srv.eecs.berkeley.edu

Version: 21.17-s066_1, built Wed Mar 15 09:43:30 PDT 2023
Options: -files /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/syn.tcl 
Date:    Fri Aug 22 11:46:00 2025
Host:    eda-4.EECS.Berkeley.EDU (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (48cores*96cpus*1physical cpu*AMD EPYC 9454 48-Core Processor 1024KB) (791773120KB)
PID:     637072
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)


[11:46:00.207568] Periodic Lic check successful
[11:46:00.207586] Feature usage summary:
[11:46:00.207587] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (5 seconds elapsed).

#@ Processing -files option
@genus 1> source /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/syn.tcl
#@ Begin verbose source /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/syn.tcl
@file(syn.tcl) 1: set_db super_thread_debug_directory super_thread_debug
  Setting attribute of root '/': 'super_thread_debug_directory' = super_thread_debug
@file(syn.tcl) 3:             set_db hdl_error_on_blackbox true
  Setting attribute of root '/': 'hdl_error_on_blackbox' = true
@file(syn.tcl) 4:             set_db max_cpus_per_server 12
  Setting attribute of root '/': 'max_cpus_per_server' = 12
@file(syn.tcl) 5:             set_multi_cpu_usage -local_cpu 12
@file(syn.tcl) 6:             set_db super_thread_debug_jobs true
  Setting attribute of root '/': 'super_thread_debug_jobs' = true
@file(syn.tcl) 7:             set_db super_thread_debug_directory super_thread_debug
  Setting attribute of root '/': 'super_thread_debug_directory' = super_thread_debug
@file(syn.tcl) 8:             set_db lp_clock_gating_infer_enable  true
  Setting attribute of root '/': 'lp_clock_gating_infer_enable' = true
@file(syn.tcl) 9:             set_db lp_clock_gating_prefix  {CLKGATE}
  Setting attribute of root '/': 'lp_clock_gating_prefix' = CLKGATE
@file(syn.tcl) 10:             set_db lp_insert_clock_gating  true
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(syn.tcl) 11:             set_db lp_clock_gating_register_aware true
  Setting attribute of root '/': 'lp_clock_gating_register_aware' = true
@file(syn.tcl) 12:             set_db root: .auto_ungroup none
  Setting attribute of root '/': 'auto_ungroup' = none
@file(syn.tcl) 14: set_db [get_db lib_cells -if {.base_name == ICGX1}] .avoid false
@file(syn.tcl) 15: create_constraint_mode -name my_constraint_mode -sdc_files [list "/scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/clock_pin_constraints.sdc"]
@file(syn.tcl) 16: create_library_set -name ss_100C_1v60.setup_set -timing [list "/home/ff/eecs251b/sky130/sky130_cds/sky130_scl_9T_0.0.5/lib/sky130_ss_1.62_125_nldm.lib"]
@file(syn.tcl) 17: create_timing_condition -name ss_100C_1v60.setup_cond -library_sets [list ss_100C_1v60.setup_set]
@file(syn.tcl) 18: create_rc_corner -name ss_100C_1v60.setup_rc -temperature 100.0
@file(syn.tcl) 19: create_delay_corner -name ss_100C_1v60.setup_delay -timing_condition ss_100C_1v60.setup_cond -rc_corner ss_100C_1v60.setup_rc
@file(syn.tcl) 20: create_analysis_view -name ss_100C_1v60.setup_view -delay_corner ss_100C_1v60.setup_delay -constraint_mode my_constraint_mode
@file(syn.tcl) 21: create_library_set -name ff_n40C_1v95.hold_set -timing [list "/home/ff/eecs251b/sky130/sky130_cds/sky130_scl_9T_0.0.5/lib/sky130_ff_1.98_0_nldm.lib"]
@file(syn.tcl) 22: create_timing_condition -name ff_n40C_1v95.hold_cond -library_sets [list ff_n40C_1v95.hold_set]
@file(syn.tcl) 23: create_rc_corner -name ff_n40C_1v95.hold_rc -temperature -40.0
@file(syn.tcl) 24: create_delay_corner -name ff_n40C_1v95.hold_delay -timing_condition ff_n40C_1v95.hold_cond -rc_corner ff_n40C_1v95.hold_rc
@file(syn.tcl) 25: create_analysis_view -name ff_n40C_1v95.hold_view -delay_corner ff_n40C_1v95.hold_delay -constraint_mode my_constraint_mode
@file(syn.tcl) 26: create_library_set -name tt_025C_1v80.extra_set -timing [list "/home/ff/eecs251b/sky130/sky130_cds/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib"]
@file(syn.tcl) 27: create_timing_condition -name tt_025C_1v80.extra_cond -library_sets [list tt_025C_1v80.extra_set]
@file(syn.tcl) 28: create_rc_corner -name tt_025C_1v80.extra_rc -temperature 25.0
@file(syn.tcl) 29: create_delay_corner -name tt_025C_1v80.extra_delay -timing_condition tt_025C_1v80.extra_cond -rc_corner tt_025C_1v80.extra_rc
@file(syn.tcl) 30: create_analysis_view -name tt_025C_1v80.extra_view -delay_corner tt_025C_1v80.extra_delay -constraint_mode my_constraint_mode
@file(syn.tcl) 31: set_analysis_view -setup { ss_100C_1v60.setup_view } -hold { ff_n40C_1v95.hold_view tt_025C_1v80.extra_view } -dynamic tt_025C_1v80.extra_view -leakage tt_025C_1v80.extra_view

Threads Configured:3
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'sky130_ss_1.62_125_nldm.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'ICGX1'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:ss_100C_1v60.setup_cond'.
@file(syn.tcl) 33: read_physical -lef { /scratch/cs199-cbc/labs/sp25-chipyard/vlsi/build/lab4/tech-sky130-cache/sky130_scl_9T.tlef /home/ff/eecs251b/sky130/sky130_cds/sky130_scl_9T_0.0.5/lef/sky130_scl_9T.lef }

  According to lef_library, there are total 5 routing layers [ V(2) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'WIDTH' for layers 'met1' and 'met5' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.14, 1.6) of 'MINSPACING' for layers 'met2' and 'met5' is too large.
  Library has 88 usable logic and 18 usable sequential lib-cells.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ANTENNA cannot be found in library.
@file(syn.tcl) 34: read_hdl -sv /scratch/cs199-cbc/rivet/examples/decoder/src/decoder.v
@file(syn.tcl) 37: elaborate decoder
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'decoder' from file '/scratch/cs199-cbc/rivet/examples/decoder/src/decoder.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'decoder'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: decoder, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: decoder, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(syn.tcl) 38: init_design -top decoder

Threads Configured:3
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'sky130_tt_1.8_25_nldm.lib'.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'ICGX1'
  Library has 88 usable logic and 18 usable sequential lib-cells.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell ANTENNA cannot be found in library.
Warning : Inconsistency detected among the units specified in the timing libraries being used. [LBR-714]
        : Libraries with inconsistent time/capacitance units were loaded.
        : Default system time/capacitance unit will be used.
Started checking and loading power intent for design decoder...
===============================================================
No power intent for design 'decoder'.
Completed checking and loading power intent for design decoder (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
====================================================================================================================
#
# Reading SDC /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/clock_pin_constraints.sdc for view:ss_100C_1v60.setup_view (constraint_mode:my_constraint_mode)
#
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:decoder/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.07)
 "get_clocks"               - successful      1 , failed      0 (runtime  0.00)
 "set_clock_groups"         - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(syn.tcl) 39: write_db -to_file /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/checkpoints/power_intent.cpf
Finished exporting design database to file '/scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/checkpoints/power_intent.cpf' for 'decoder' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(syn.tcl) 41: read_power_intent -cpf /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/power_spec.cpf

[11:46:06.404649] Periodic Lic check successful
[11:46:06.404672] Feature usage summary:
[11:46:06.404673] Genus_Synthesis
[11:46:06.404674] Genus_Low_Power_Opt
Checking out license: Genus_Low_Power_Opt
Started reading power intent file(s) '/scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/power_spec.cpf'...
=================================================================================================================
Checking file(s) '/scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/power_spec.cpf' with CPF linter (version: 18.10-d331 dated:10.09.2018).
Completed lint check of files (runtime 0.00).
Completed reading power intent file(s) '/scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/power_spec.cpf' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
======================================================================================================================================================================
Started loading library commands in CPF file(s)...
==================================================
Completed loading library commands in CPF file(s) (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=======================================================================================================
@file(syn.tcl) 42: apply_power_intent -summary
Started checking and loading power intent for design decoder...
===============================================================
Checking and loading file : /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/power_spec.cpf
Completed checking and loading power intent for design decoder (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
====================================================================================================================
Started applying power intent constraints on design 'design:decoder'...
=======================================================================
Completed applying power intent constraints on design 'design:decoder' (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
============================================================================================================================
Started analyzing power domain boundaries...
============================================
Completed analyzing power domain boundaries (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=================================================================================================
Tagging rules on existing low power cells...
===========================================
Completed tagging rules on low power cells (runtime  0.00).
==============================================================
Started setting up virtual pg network...
========================================
Completed setting up virtual pg network (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=============================================================================================
Started identifying always on net segments...
=============================================
Completed identifying always on net segments (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
==================================================================================================
Power Intent
================================================================================
Format : CPF                                                                    
File   : /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/power_spec.cpf
================================================================================
Summary
===================================
Number of Power Domains         : 1
Number of Isolation Rules       : 0
Number of Level Shifter Rules   : 0
Number of State Retention Rules : 0
Number of Power Modes           : 1
===================================
@file(syn.tcl) 43: commit_power_intent
Started inserting low power cells...
====================================
Info    : No isolation rules defined. [CPI-502]
        : Design: 'design:decoder'.
==========================================
Started inserting isolation cell on zero pin SRPG instances...
====================================
Completed inserting 0 isolation cell(s) on Zero-Pin-SRPG cells.
=================================================
Info    : No level shifter rules defined. [CPI-503]
        : Design: 'design:decoder'.
Info    : Completed isolation cell insertion. [CPI-517]
        : 0 isolation cells inserted.
Info    : Completed level shifter insertion. [CPI-518]
        : 0 level shifter cells inserted.
Merge cell summary: 0
  ls_followed_by_iso_merge 0
  iso_followed_by_ls_merge 0
Completed inserting low power cells (runtime  0.00).
====================================================
@file(syn.tcl) 45: write_db -to_file /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/checkpoints/syn_generic.cpf
Finished exporting design database to file '/scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/checkpoints/syn_generic.cpf' for 'decoder' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(syn.tcl) 47: syn_generic

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: ss_100C_1v60.setup_cond typical gate delay: 184.5 ps std_slew: 22.7 ps std_load: 6.4 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: decoder, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 3.955 ohm (from lef_library)
Site size           : 4.600 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
met1            H         0.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
met1            H         0.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.018125  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
met1            H         0.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'decoder' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:06 (Aug22) |  456.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 12 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: decoder, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: decoder, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 3.955 ohm (from lef_library)
Site size           : 4.600 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
met1            H         0.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
met1            H         0.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.018125  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
met1            H         0.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: decoder, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         1.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         0.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         1.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 1
mux_21_13 
SOP DEBUG : Module= decoder, Cluster= ctl_21_13, ctl= 1, Non-ctl= 1
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_21_13.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'decoder':
          sop(1) 
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'decoder'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: decoder, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: decoder, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: decoder, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.004s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |         4.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                                Message Text                                                                                  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-500 |Info    |    1 |Unused module input port.                                                                                                                                                     |
|          |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.                            |
| CDFG-769 |Info    |    1 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                                          |
| CPI-502  |Info    |    1 |No isolation rules defined.                                                                                                                                                   |
| CPI-503  |Info    |    1 |No level shifter rules defined.                                                                                                                                               |
| CPI-517  |Info    |    1 |Completed isolation cell insertion.                                                                                                                                           |
| CPI-518  |Info    |    1 |Completed level shifter insertion.                                                                                                                                            |
| DPOPT-5  |Info    |    1 |Skipping datapath optimization.                                                                                                                                               |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                 |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                                                           |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                                                      |
| LBR-101  |Warning |    2 |Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as                            |
|          |        |      | 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use'       |
|          |        |      | attribute should be set to false.                                                                                                                                            |
|          |        |      |To make the cell usable, change the value of 'dont_use' attribute to false.                                                                                                   |
| LBR-109  |Info    |    1 |Set default library domain.                                                                                                                                                   |
| LBR-162  |Info    |   52 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                                       |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                                      |
| LBR-412  |Info    |    2 |Created nominal operating condition.                                                                                                                                          |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                                              |
|          |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                                                  |
| LBR-714  |Warning |    1 |Inconsistency detected among the units specified in the timing libraries being used.                                                                                          |
|          |        |      |Default system time/capacitance unit will be used.                                                                                                                            |
| PHYS-12  |Warning |    2 |The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc.                         |
|          |        |      |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.                                     |
| PHYS-279 |Warning |   16 |Physical cell not defined in library.                                                                                                                                         |
|          |        |      |Ensure that the proper library files are available and have been imported.                                                                                                    |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                  |
| SDC-201  |Warning |    1 |Unsupported SDC command option.                                                                                                                                               |
|          |        |      |The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.                                               |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                                                 |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 3.955 ohm (from lef_library)
Site size           : 4.600 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
met1            H         0.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
met1            H         0.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.018125  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
met1            H         0.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Mapper: Libraries have:
	domain ss_100C_1v60.setup_cond: 88 combo usable cells and 18 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        0		100%
Total CG Modules                        0
Multi-threaded Virtual Mapping    (8 threads, 8 of 96 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    39 ps
Target path end-point (Port: decoder/Z[3])

PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 0.9897260000000001
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:06 (Aug22) |  456.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) | 100.0(100.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 12 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:06 (Aug22) |  456.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) | 100.0(100.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 12 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -        44      3523       456
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -        24       283       456
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'decoder' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(syn.tcl) 48: write_db -to_file /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/checkpoints/syn_map.cpf
Finished exporting design database to file '/scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/checkpoints/syn_map.cpf' for 'decoder' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(syn.tcl) 50: syn_map
##Generic Timing Info for library domain: ss_100C_1v60.setup_cond typical gate delay: 184.5 ps std_slew: 22.7 ps std_load: 6.4 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 3.955 ohm (from lef_library)
Site size           : 4.600 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
met1            H         0.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
met1            H         0.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.018125  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
met1            H         0.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'decoder' using 'high' effort.
Mapper: Libraries have:
	domain ss_100C_1v60.setup_cond: 88 combo usable cells and 18 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:06 (Aug22) |  456.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) | 100.0( 50.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:01) |   0.0( 50.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 12 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:06 (Aug22) |  456.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) | 100.0( 50.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:01) |   0.0( 50.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 12 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 3.955 ohm (from lef_library)
Site size           : 4.600 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
met1            H         0.00        0.000085  
met2            V         1.00        0.000078  
met3            H         1.00        0.000086  
met4            V         1.00        0.000076  
met5            H         1.00        0.000088  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
met1            H         0.00         0.892857  
met2            V         1.00         0.892857  
met3            H         1.00         0.156667  
met4            V         1.00         0.156667  
met5            H         1.00         0.018125  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
met1            H         0.00         0.140000  
met2            V         1.00         0.140000  
met3            H         1.00         0.300000  
met4            V         1.00         0.300000  
met5            H         1.00         1.600000  

Mapper: Libraries have:
	domain ss_100C_1v60.setup_cond: 88 combo usable cells and 18 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 96 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:    39 ps
Target path end-point (Port: decoder/Z[3])

Multi-threaded Virtual Mapping    (8 threads, 8 of 96 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 96 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1659        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                39      772              2000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:    30 ps
Target path end-point (Port: decoder/Z[15])

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1659        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                30      772              2000 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 0, CPU_Time 0.9388199999999998
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:06 (Aug22) |  456.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) |  51.3( 50.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:01) |   0.0( 50.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |  48.7(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 12 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/decoder/fv_map.fv.json' for netlist 'fv/decoder/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/decoder/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:06 (Aug22) |  456.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) |  51.3( 50.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:01) |   0.0( 50.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |  48.7(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 12 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:06 (Aug22) |  456.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) |  51.3( 50.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:01) |   0.0( 50.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |  48.7(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 12 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:decoder ... 

  Decloning clock-gating logic from design:decoder
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:06 (Aug22) |  456.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) |  51.3( 50.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:01) |   0.0( 50.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |  48.7(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 12 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1659        0         0       844     2723

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1659        0         0       844     2723

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   1659        0         0       844     2723

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0011820000000000164
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:06 (Aug22) |  456.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) |  51.4( 50.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:01) |   0.0( 50.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |  48.7(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |  -0.1(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 12 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:06 (Aug22) |  456.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:01) |  51.4( 50.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:04) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:07 (Aug22) |  456.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:01) |   0.0( 50.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |  48.7(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |  -0.1(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:05) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:46:08 (Aug22) |  456.4 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 12 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -        24       283       456
##>M:Pre Cleanup                        0         -         -        24       283       456
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -        46       776       456
##>M:Const Prop                         0       772         0        46       776       456
##>M:Cleanup                            0       772         0        46       776       456
##>M:MBCI                               0         -         -        46       776       456
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               0
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'decoder'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(syn.tcl) 51: write_db -to_file /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/checkpoints/add_tieoffs.cpf
Finished exporting design database to file '/scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/checkpoints/add_tieoffs.cpf' for 'decoder' (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(syn.tcl) 53: set_db message:WSDF-201 .max_print 20
  Setting attribute of message 'WSDF-201': 'max_print' = 20
@file(syn.tcl) 54: set_db use_tiehilo_for_const duplicate
  Setting attribute of root '/': 'use_tiehilo_for_const' = duplicate
@file(syn.tcl) 55: set ACTIVE_SET [string map { .setup_view .setup_set .hold_view .hold_set .extra_view .extra_set } [get_db [get_analysis_views] .name]]
@file(syn.tcl) 56: set HI_TIEOFF [get_db base_cell:TIEHI .lib_cells -if { .library.library_set.name == $ACTIVE_SET }]
@file(syn.tcl) 57: set LO_TIEOFF [get_db base_cell:TIELO .lib_cells -if { .library.library_set.name == $ACTIVE_SET }]
@file(syn.tcl) 58: add_tieoffs -high $HI_TIEOFF -low $LO_TIEOFF -max_fanout 1 -verbose
@file(syn.tcl) 60: write_db -to_file /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/checkpoints/write_design.cpf
Finished exporting design database to file '/scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/checkpoints/write_design.cpf' for 'decoder' (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(syn.tcl) 62: set write_cells_ir "./find_regs_cells.json"
@file(syn.tcl) 63: set write_cells_ir [open $write_cells_ir "w"]
@file(syn.tcl) 64: puts $write_cells_ir "\["
@file(syn.tcl) 66: set refs [get_db [get_db lib_cells -if .is_sequential==true] .base_name]
@file(syn.tcl) 68: set len [llength $refs]
@file(syn.tcl) 70: for {set i 0} {$i < [llength $refs]} {incr i} {
    if {$i == $len - 1} {
        puts $write_cells_ir "    \"[lindex $refs $i]\""
    } else {
        puts $write_cells_ir "    \"[lindex $refs $i]\","
    }
}
@file(syn.tcl) 78: puts $write_cells_ir "\]"
@file(syn.tcl) 79: close $write_cells_ir
@file(syn.tcl) 80: set write_regs_ir "./find_regs_paths.json"
@file(syn.tcl) 81: set write_regs_ir [open $write_regs_ir "w"]
@file(syn.tcl) 82: puts $write_regs_ir "\["
@file(syn.tcl) 84: set regs [get_db [get_db [all_registers -edge_triggered -output_pins] -if .direction==out] .name]
@file(syn.tcl) 86: set len [llength $regs]
@file(syn.tcl) 88: for {set i 0} {$i < [llength $regs]} {incr i} {
    #regsub -all {/} [lindex $regs $i] . myreg
    set myreg [lindex $regs $i]
    if {$i == $len - 1} {
        puts $write_regs_ir "    \"$myreg\""
    } else {
        puts $write_regs_ir "    \"$myreg\","
    }
}
@file(syn.tcl) 98: puts $write_regs_ir "\]"
@file(syn.tcl) 100: close $write_regs_ir
@file(syn.tcl) 101: puts "write_reports -directory reports -tag final"
write_reports -directory reports -tag final
@file(syn.tcl) 102: write_reports -directory reports -tag final
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : decoder
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   2%   4%   6%   8%  10%  13%  15%  17%  19%  21%  23%  26%  28%  30%  32%  34%  36%  39%  41%  43%  45%  47%  50%  52%  54%  56%  58%  60%  63%  65%  67%  69%  71%  73%  76%  78%  80%  82%  84%  86%  89%  91%  93%  95%  97% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Warning : Violating paths are less than num_paths/max_paths. [CHKTIM-19]
        : Only 16 violating paths found
        : The timing query has number of violating paths less than requested num_paths/max_paths.


Working Directory = /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir
QoS Summary for decoder
================================================================================
Metric                          final          
================================================================================
Slack (ps):                       772
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                       772
  CG  (ps):                  no_value
TNS (ps):                           0
  R2R (ps):                  no_value
  I2R (ps):                  no_value
  R2O (ps):                  no_value
  I2O (ps):                         0
  CG  (ps):                  no_value
Failing Paths:                      0
Cell Area:                        777
Total Cell Area:                  777
Leaf Instances:                    46
Total Instances:                   46
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:06
Real Runtime (h:m:s):        00:00:06
CPU  Elapsed (h:m:s):        00:00:08
Real Elapsed (h:m:s):        00:00:07
Memory (MB):                  1294.88
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:06
Total Memory (MB):     1294.88
Executable Version:    21.17-s066_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(syn.tcl) 103: puts "report_timing -unconstrained -max_paths 50 > reports/final_unconstrained.rpt"
report_timing -unconstrained -max_paths 50 > reports/final_unconstrained.rpt
@file(syn.tcl) 104: report_timing -unconstrained -max_paths 50 > reports/final_unconstrained.rpt
@file(syn.tcl) 106: puts "write_hdl > decoder.mapped.v"
write_hdl > decoder.mapped.v
@file(syn.tcl) 107: write_hdl > decoder.mapped.v
@file(syn.tcl) 108: puts "write_template -full -outfile decoder.mapped.scr"
write_template -full -outfile decoder.mapped.scr
@file(syn.tcl) 109: write_template -full -outfile decoder.mapped.scr
@file(syn.tcl) 110: puts "write_sdc -view ss_100C_1v60.setup_view > decoder.mapped.sdc"
write_sdc -view ss_100C_1v60.setup_view > decoder.mapped.sdc
@file(syn.tcl) 111: write_sdc -view ss_100C_1v60.setup_view > decoder.mapped.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn.tcl) 112: puts "write_sdf > decoder.mapped.sdf"
write_sdf > decoder.mapped.sdf
@file(syn.tcl) 113: write_sdf > decoder.mapped.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(syn.tcl) 114: puts "write_design -gzip_files decoder"
write_design -gzip_files decoder
@file(syn.tcl) 115: write_design -gzip_files decoder
(write_design): Writing Genus content. Constraint interface is 'mmmc2'
Exporting design data for 'decoder' to genus_invs_des/genus...
%# Begin write_design (08/22 11:46:09, mem=1352.88M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Written power intent information in genus_invs_des/genus.cpf (runtime 0.00).
File genus_invs_des/genus.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info: file genus_invs_des/genus.my_constraint_mode.sdc has been written
Info: file genus_invs_des/genus.my_constraint_mode.sdc has been written
  Setting attribute of design 'decoder': 'wlec_original_cpf_files' = /scratch/cs199-cbc/rivet/examples/decoder/src/syn-rundir/power_spec.cpf
Warning : Recommended data is not found. [PHYS-61]
        : No power domain bounding box information found.
        : The recommended data is not given and the tool uses the default value. Although the data is not mandatory, it is highly recommended to provide it in order to achieve the best result. Rerun the command after supplying the data.
** To load the database source genus_invs_des/genus.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'decoder' (command execution time mm:ss cpu = 00:00, real = 00:00).
.
%# End write_design (08/22 11:46:09, total cpu=00:00:00, real=00:00:00, peak res=456.40M, current mem=1360.88M)
@file(syn.tcl) 117: quit

Lic Summary:
[11:46:09.294795] Cdslmd servers:5280@license-srv.eecs.berkeley.edu:2100@license-srv.eecs.berkeley.edu:1717@license-srv.eecs.berkeley.edu
[11:46:09.294817] Feature usage summary:
[11:46:09.294817] Genus_Synthesis
[11:46:09.294818] Genus_Low_Power_Opt

