[{"DBLP title": "Process defect trends and strategic test gaps.", "DBLP authors": ["Paul G. Ryan", "Irfan Aziz", "William B. Howell", "Teresa K. Janczak", "Davia J. Lu"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035276", "OA papers": [{"PaperId": "https://openalex.org/W2072478086", "PaperTitle": "Process defect trends and strategic test gaps", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Paul Ryan", "Irfan Aziz", "William G. Howell", "Teresa K Janczak", "Davia J Lu"]}]}, {"DBLP title": "On the testing of hazard activated open defects.", "DBLP authors": ["Chao Han", "Adit D. Singh"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035277", "OA papers": [{"PaperId": "https://openalex.org/W2046775479", "PaperTitle": "On the testing of hazard activated open defects", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Chao Han", "Adit D. Singh"]}]}, {"DBLP title": "Protecting against emerging vmin failures in advanced technology nodes.", "DBLP authors": ["J. K. Jerry Lee", "Amr Haggag", "William Eklow"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035278", "OA papers": [{"PaperId": "https://openalex.org/W2046722603", "PaperTitle": "Protecting against emerging vmin failures in advanced technology nodes", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Cisco Systems (United States)": 2.0, "Freescale Semiconductor Inc., USA": 1.0}, "Authors": ["J. S. H. Lee", "A. Haggag", "William Eklow"]}]}, {"DBLP title": "Low cost back end signal processing driven bandwidth interleaved signal acquisition using free running undersampling clocks and mixing signals.", "DBLP authors": ["Nicholas Tzou", "Debesh Bhatta", "Abhijit Chatterjee"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035279", "OA papers": [{"PaperId": "https://openalex.org/W2086410153", "PaperTitle": "Low cost back end signal processing driven bandwidth interleaved signal acquisition using free running undersampling clocks and mixing signals", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Nicholas Tzou", "Debesh Bhatta", "Abhijit Chatterjee"]}]}, {"DBLP title": "Practical random sampling of potential defects for analog fault simulation.", "DBLP authors": ["Stephen Sunter", "Krzysztof Jurga", "Peter Dingenen", "Ronny Vanhooren"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035281", "OA papers": [{"PaperId": "https://openalex.org/W2088797164", "PaperTitle": "Practical random sampling of potential defects for analog fault simulation", "Year": 2014, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"[Mentor Graphics, Ottawa, Canada]": 1.0, "Mentor Graphics, Poznan, Poland": 1.0, "ON Semiconductor (Belgium)": 2.0}, "Authors": ["Stephen Sunter", "Krzysztof Jurga", "P.J Dingenen", "Ronny Vanhooren"]}]}, {"DBLP title": "Efficient testing of hierarchical core-based SOCs.", "DBLP authors": ["Brion L. Keller", "Krishna Chakravadhanula", "Brian Foutz", "Vivek Chickermane", "Akhil Garg", "Richard Schoonover", "James Sage", "Don Pearl", "Thomas J. Snethen"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035292", "OA papers": [{"PaperId": "https://openalex.org/W2011616113", "PaperTitle": "Efficient testing of hierarchical core-based SOCs", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Cadence Design Systems (United States)": 8.0, "Cadence Design Systems (India)": 1.0}, "Authors": ["Bernd Keller", "Krishna Chakravadhanula", "Brian Edward Foutz", "Vivek Chickermane", "A. N. Garg", "Richard Schoonover", "Julien Sage", "Dennis K. Pearl", "T. Snethen"]}]}, {"DBLP title": "Isometric test compression with low toggling activity.", "DBLP authors": ["Amit Kumar", "Mark Kassab", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Sudhakar M. Reddy", "Jerzy Tyszer", "Chen Wang"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035293", "OA papers": [{"PaperId": "https://openalex.org/W2050224073", "PaperTitle": "Isometric test compression with low toggling activity", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Iowa": 2.0, "Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 5.0, "Pozna\u0144 University of Technology": 1.0}, "Authors": ["Ashok Kumar", "Kassab M", "E. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Sudhakar M. Reddy", "Jerzy Tyszer", "C. H. Wang"]}]}, {"DBLP title": "Achieving extreme scan compression for SoC Designs.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Jonathon E. Colburn", "Milind Sonawane"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035294", "OA papers": [{"PaperId": "https://openalex.org/W2015184298", "PaperTitle": "Achieving extreme scan compression for SoC Designs", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Synopsys (Switzerland)": 2.0, "NVIDIA Corp.": 2.0}, "Authors": ["Peter Wohl", "John A. Waicukauski", "Jonathon E. Colburn", "Milind Sonawane"]}]}, {"DBLP title": "Mitigating voltage droop during scan with variable shift frequency.", "DBLP authors": ["John Schulze", "Ryan Tally"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035295", "OA papers": [{"PaperId": "https://openalex.org/W2023991496", "PaperTitle": "Mitigating voltage droop during scan with variable shift frequency", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"AMD, Inc. Austin, USA": 2.0}, "Authors": ["John Schulze", "Ryan Tally"]}]}, {"DBLP title": "At-speed capture power reduction using layout-aware granular clock gate enable controls.", "DBLP authors": ["Raashid Shaikh", "Pradeep Wilson", "Khushboo Agarwal", "H. V. Sanjay", "Rajesh Tiwari", "Kaushik Lath", "Srivaths Ravi"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035296", "OA papers": [{"PaperId": "https://openalex.org/W2003272148", "PaperTitle": "At-speed capture power reduction using layout-aware granular clock gate enable controls", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas Instruments (India)": 7.0}, "Authors": ["Raashid Moin Shaikh", "Peter R. Wilson", "Kosh Agarwal", "H. V. Sanjay", "R. S. Tiwari", "K. Lath", "Srivaths Ravi"]}]}, {"DBLP title": "Fast BIST of I/O Pin AC specifications and inter-chip delays.", "DBLP authors": ["Stephen Sunter", "Saghir A. Shaikh", "Qing Lin"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035297", "OA papers": [{"PaperId": "https://openalex.org/W2040040963", "PaperTitle": "Fast BIST of I/O Pin AC specifications and inter-chip delays", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"[Mentor Graphics, Ottawa, Canada]": 1.0, "Broadcom (United States)": 2.0}, "Authors": ["Stephen Sunter", "S.A. Shaikh", "Qing Lin"]}]}, {"DBLP title": "Latent defect detection in microcontroller embedded flash test using device stress and wordline outlier screening.", "DBLP authors": ["Andreas Kux", "Rudolf Ullmann", "Thomas Kern", "Roland Strunz", "Hanno Melzner", "Stephan Beuven", "Andreas Haase"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035298", "OA papers": [{"PaperId": "https://openalex.org/W2071355104", "PaperTitle": "Latent defect detection in microcontroller embedded flash test using device stress and wordline outlier screening", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Infineon Technologies (Germany)": 7.0}, "Authors": ["Andreas Kux", "Rudolf Ullmann", "Thomas Kern", "Roland Strunz", "Hanno Melzner", "S. Beuven", "Andreas Haase"]}]}, {"DBLP title": "Statistical silicon results of dynamic power integrity control of ATE for eliminating overkills and underkills.", "DBLP authors": ["Masahiro Ishida", "Takashi Kusaka", "Toru Nakura", "Satoshi Komatsu", "Kunihiro Asada"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035299", "OA papers": [{"PaperId": "https://openalex.org/W2071783517", "PaperTitle": "Statistical silicon results of dynamic power integrity control of ATE for eliminating overkills and underkills", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Advantest (Singapore)": 2.0, "The University of Tokyo": 3.0}, "Authors": ["Masahiro Ishida", "Takashi Kusaka", "Toru Nakura", "Satoshi Komatsu", "Kunihiro Asada"]}]}, {"DBLP title": "Low-cost phase noise testing of complex RF ICs using standard digital ATE.", "DBLP authors": ["Stephane David-Grignot", "Florence Aza\u00efs", "Laurent Latorre", "Francois Lefevre"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035301", "OA papers": [{"PaperId": "https://openalex.org/W2083029834", "PaperTitle": "Low-cost phase noise testing of complex RF ICs using standard digital ATE", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "NXP Semiconductors - Caen, 2 Esplanade Anton Phillips, 14000, France": 1.0}, "Authors": ["Stephane David-Grignot", "Florence Aza\u00efs", "Laurent Latorre", "Fran\u00e7ois Lef\u00e8vre"]}]}, {"DBLP title": "A novel RF self test for a combo SoC on digital ATE with multi-site applications.", "DBLP authors": ["Chun-Hsien Peng", "ChiaYu Yang", "Adonis Tsu", "Chung-Jin Tsai", "Yosen Chen", "C.-Y. Lin", "Kai Hong", "Kaipon Kao", "Paul C. P. Liang", "Chao Long Tsai", "Charles Chien", "H. C. Hwang"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035303", "OA papers": [{"PaperId": "https://openalex.org/W2056652357", "PaperTitle": "A novel RF self test for a combo SoC on digital ATE with multi-site applications", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"MediaTek (Taiwan)": 12.0}, "Authors": ["Chun-Hsien Peng", "Chia-Yu Yang", "Adonis Tsu", "Chung-Jin Tsai", "Yi Chen", "Chi Lin", "Kai Hong", "Kaipon Kao", "Paul Pu Liang", "Chuang-Chuang Tsai", "Charles S. Chien", "H. C. Hwang"]}]}, {"DBLP title": "Low-distortion signal generation for ADC testing.", "DBLP authors": ["Fumitaka Abe", "Yutaro Kobayashi", "Kenji Sawada", "Keisuke Kato", "Osamu Kobayashi", "Haruo Kobayashi"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035304", "OA papers": [{"PaperId": "https://openalex.org/W2074971209", "PaperTitle": "Low-distortion signal generation for ADC testing", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Gunma University": 5.0, "Semiconductor Technology Academic Research Center (STARC), Yokohama 222-0033 Japan": 1.0}, "Authors": ["Fumitaka Abe", "Yutaro Kobayashi", "Kenji Sawada", "Keisuke Kato", "Osamu Kobayashi", "Haruo Kobayashi"]}]}, {"DBLP title": "A built-in self-test circuit for jitter tolerance measurement in high-speed wireline receivers.", "DBLP authors": ["Myeong-Jae Park", "Jaeha Kim"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035305", "OA papers": [{"PaperId": "https://openalex.org/W2001439518", "PaperTitle": "A built-in self-test circuit for jitter tolerance measurement in high-speed wireline receivers", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Myeong-Jae Park", "Jaeha Kim"]}]}, {"DBLP title": "Software in a hardware view: New models for HW-dependent software in SoC verification and test.", "DBLP authors": ["Carlos Villarraga", "Bernard Schmidt", "Binghao Bao", "Rakesh Raman", "Christian Bartsch", "Thomas Fehmel", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035308", "OA papers": [{"PaperId": "https://openalex.org/W2045787134", "PaperTitle": "Software in a hardware view: New models for HW-dependent software in SoC verification and test", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Kaiserslautern": 8.0}, "Authors": ["Carlos Villarraga", "Bernard Schmidt", "Binghao Bao", "Rakesh Raman", "Christian Bartsch", "Thomas Fehmel", "Dominik Stoffel", "Wolfgang G. Kunz"]}]}, {"DBLP title": "The importance of DFX, a foundry perspective.", "DBLP authors": ["Saman Adham", "Jonathan Chang", "Hung-Jen Liao", "John Hung", "Ting-Hua Hsieh"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035311", "OA papers": [{"PaperId": "https://openalex.org/W2034064774", "PaperTitle": "The importance of DFX, a foundry perspective", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"TSMC Canada, Ottawa, Ontario, Canada": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 4.0}, "Authors": ["Saman M. I. Adham", "Jonathan S. Chang", "Hongbo Liao", "John Y. Hung", "Ting-Hua Hsieh"]}]}, {"DBLP title": "Direct probing on large-array fine-pitch micro-bumps of a wide-I/O logic-memory interface.", "DBLP authors": ["Erik Jan Marinissen", "Bart De Wachter", "Ken Smith", "Jorg Kiesewetter", "Mottaqiallah Taouil", "Said Hamdioui"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035314", "OA papers": [{"PaperId": "https://openalex.org/W2075687306", "PaperTitle": "Direct probing on large-array fine-pitch micro-bumps of a wide-I/O logic-memory interface", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Imec": 2.0, "Cascade Microtech (United States)": 1.0, "Cascade Microtech GmbH, S\u00fcss Stra\u00dfe 1, Thiendorf 01561, Germany": 1.0, "Delft University of Technology": 2.0}, "Authors": ["Erik Jan Marinissen", "B. De Wachter", "Ken R. Smith", "J. Kiesewetter", "Mottaqiallah Taouil", "Said Hamdioui"]}]}, {"DBLP title": "Wafer Level Chip Scale Package copper pillar probing.", "DBLP authors": ["Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035315", "OA papers": [{"PaperId": "https://openalex.org/W1998432272", "PaperTitle": "Wafer Level Chip Scale Package copper pillar probing", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Taiwan Semiconductor Manufacturing Company (Taiwan)": 4.0}, "Authors": ["Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"]}]}, {"DBLP title": "Soft error resiliency characterization and improvement on IBM BlueGene/Q processor using accelerated proton irradiation.", "DBLP authors": ["Chen-Yong Cher", "K. Paul Muller", "Ruud A. Haring", "David L. Satterfield", "Thomas E. Musta", "Thomas Gooding", "Kristan D. Davis", "Marc Boris Dombrowa", "Gerard V. Kopcsay", "Robert M. Senger", "Yutaka Sugawara", "Krishnan Sugavanam"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035317", "OA papers": [{"PaperId": "https://openalex.org/W2037176263", "PaperTitle": "Soft error resiliency characterization and improvement on IBM BlueGene/Q processor using accelerated proton irradiation", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"IBM Research - Austin": 12.0}, "Authors": ["Chen-Yong Cher", "K. Paul Muller", "R. A. Haring", "David L. Satterfield", "Thomas E. Musta", "Thomas M. Gooding", "Kristan D. Davis", "M. B. Dombrowa", "G.V. Kopcsay", "Robert M. Senger", "Yutaka Sugawara", "Krishnan Sugavanam"]}]}, {"DBLP title": "Efficient RAS support for die-stacked DRAM.", "DBLP authors": ["Hyeran Jeon", "Gabriel H. Loh", "Murali Annavaram"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035318", "OA papers": [{"PaperId": "https://openalex.org/W2069273723", "PaperTitle": "Efficient RAS support for die-stacked DRAM", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Southern California": 2.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Hyeran Jeon", "Gabriel H. Loh", "Murali Annavaram"]}]}, {"DBLP title": "A Tag based solution for efficient utilization of efuse for memory repair.", "DBLP authors": ["Harsharaj Ellur", "Kalpesh Shah"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035324", "OA papers": [{"PaperId": "https://openalex.org/W1994359746", "PaperTitle": "A Tag based solution for efficient utilization of efuse for memory repair", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Texas Instruments (India)": 2.0}, "Authors": ["Harsharaj Ellur", "Kalpesh Amruthlal Shah"]}]}, {"DBLP title": "Spatio-temporal wafer-level correlation modeling with progressive sampling: A pathway to HVM yield estimation.", "DBLP authors": ["Ali Ahmadi", "Ke Huang", "Suriyaprakash Natarajan", "John M. Carulli Jr.", "Yiorgos Makris"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035325", "OA papers": [{"PaperId": "https://openalex.org/W2032087312", "PaperTitle": "Spatio-temporal wafer-level correlation modeling with progressive sampling: A pathway to HVM yield estimation", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Texas at Dallas": 2.0, "San Diego State University": 1.0, "Mission College": 0.5, "Intel (United States)": 0.5, "Texas Instruments (United States)": 1.0}, "Authors": ["Ali Ahmadi", "Ke Huang", "Suriyaprakash Natarajan", "John P. Carulli", "Yiorgos Makris"]}]}, {"DBLP title": "Yield optimization using advanced statistical correlation methods.", "DBLP authors": ["Jeff Tikkanen", "Sebastian Siatkowski", "Nik Sumikawa", "Li-C. Wang", "Magdy S. Abadir"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035326", "OA papers": [{"PaperId": "https://openalex.org/W2075350166", "PaperTitle": "Yield optimization using advanced statistical correlation methods", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of California, Santa Barbara": 4.0, "Freescale Semiconductor (USA)": 1.0}, "Authors": ["Jeff Tikkanen", "Sebastian Siatkowski", "Nik Sumikawa", "Li-C. Wang", "Magdy S. Abadir"]}]}, {"DBLP title": "IC laser trimming speed-up through wafer-level spatial correlation modeling.", "DBLP authors": ["Constantinos Xanthopoulos", "Ke Huang", "Abbas Poonawala", "Amit Nahar", "Bob Orr", "John M. Carulli Jr.", "Yiorgos Makris"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035329", "OA papers": [{"PaperId": "https://openalex.org/W2053130521", "PaperTitle": "IC laser trimming speed-up through wafer-level spatial correlation modeling", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"The University of Texas at Dallas": 2.0, "San Diego State University": 1.0, "Texas Instruments (United States)": 4.0}, "Authors": ["Constantinos Xanthopoulos", "Ke Huang", "Abbas Poonawala", "Amit Nahar", "Bob Orr", "John P. Carulli", "Yiorgos Makris"]}]}, {"DBLP title": "Redundancy architectures for channel-based 3D DRAM yield improvement.", "DBLP authors": ["Bing-Yang Lin", "Wan-Ting Chiang", "Cheng-Wen Wu", "Mincent Lee", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035331", "OA papers": [{"PaperId": "https://openalex.org/W2006740779", "PaperTitle": "Redundancy architectures for channel-based 3D DRAM yield improvement", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 3.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 4.0}, "Authors": ["Bing-Yang Lin", "Wan-Ting Chiang", "Cheng-Wen Wu", "Mincent Lee", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"]}]}, {"DBLP title": "Vesuvius-3D: A 3D-DfT demonstrator.", "DBLP authors": ["Erik Jan Marinissen", "Bart De Wachter", "Stephen O'Loughlin", "Sergej Deutsch", "Christos Papameletis", "Tobias Burgherr"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035332", "OA papers": [{"PaperId": "https://openalex.org/W2024112964", "PaperTitle": "Vesuvius-3D: A 3D-DfT demonstrator", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Imec": 3.0, "Cadence Design Systems (Germany)": 3.0}, "Authors": ["Erik Jan Marinissen", "B. De Wachter", "Stephen O'Loughlin", "Sergej Deutsch", "Christos Papameletis", "Tobias Burgherr"]}]}, {"DBLP title": "A distributed, reconfigurable, and reusable bist infrastructure for 3D-stacked ICs.", "DBLP authors": ["Mukesh Agrawal", "Krishnendu Chakrabarty", "Bill Eklow"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035333", "OA papers": [{"PaperId": "https://openalex.org/W2045083188", "PaperTitle": "A distributed, reconfigurable, and reusable bist infrastructure for 3D-stacked ICs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Duke University": 2.0, "Cisco Systems (United States)": 1.0}, "Authors": ["Mukesh Agrawal", "Krishnendu Chakrabarty", "Bill Eklow"]}]}, {"DBLP title": "Knowledge discovery and knowledge transfer in board-level functional fault diagnosis.", "DBLP authors": ["Fangming Ye", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035335", "OA papers": [{"PaperId": "https://openalex.org/W1988117229", "PaperTitle": "Knowledge discovery and knowledge transfer in board-level functional fault diagnosis", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Duke University": 2.0, "Huawei Technologies (United States)": 2.0}, "Authors": ["Fangming Ye", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "Board manufacturing test correlation to IC manufacturing test.", "DBLP authors": ["C. Glenn Shirley", "W. Robert Daasch", "Phil Nigh", "Zoe Conroy"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035336", "OA papers": [{"PaperId": "https://openalex.org/W2027761894", "PaperTitle": "Board manufacturing test correlation to IC manufacturing test", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Portland State University": 2.0, "IBM (United States)": 1.0, "Cisco Systems (United States)": 1.0}, "Authors": ["C. Glenn Shirley", "W. Robert Daasch", "Phil Nigh", "Zoe Conroy"]}]}, {"DBLP title": "On-chip constrained random stimuli generation for post-silicon validation using compact masks.", "DBLP authors": ["Xiaobing Shi", "Nicola Nicolici"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035337", "OA papers": [{"PaperId": "https://openalex.org/W1997526146", "PaperTitle": "On-chip constrained random stimuli generation for post-silicon validation using compact masks", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"McMaster University": 2.0}, "Authors": ["Xiaobing Shi", "Nicola Nicolici"]}]}, {"DBLP title": "Clustering-based failure triage for RTL regression debugging.", "DBLP authors": ["Zissis Poulos", "Andreas G. Veneris"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035339", "OA papers": [{"PaperId": "https://openalex.org/W1992813097", "PaperTitle": "Clustering-based failure triage for RTL regression debugging", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Zissis Poulos", "Andreas Veneris"]}]}, {"DBLP title": "A reusable BIST with software assisted repair technology for improved memory and IO debug, validation and test time.", "DBLP authors": ["Bruce Querbach", "Rahul Khanna", "David Blankenbeckler", "Yulan Zhang", "Ronald T. Anderson", "David G. Ellis", "Zale T. Schoenborn", "Sabyasachi Deyati", "Patrick Chiang"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035340", "OA papers": [{"PaperId": "https://openalex.org/W2042667731", "PaperTitle": "A reusable BIST with software assisted repair technology for improved memory and IO debug, validation and test time", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Intel (United Kingdom)": 7.0, "Georgia Institute of Technology": 1.0, "Oregon State University": 1.0}, "Authors": ["Bruce Querbach", "Rahul Khanna", "David L. Blankenbeckler", "Yulan Zhang", "Ronald Anderson", "David Ellis", "Zale T. Schoenborn", "Sabyasachi Deyati", "Patrick Chiang"]}]}, {"DBLP title": "Analytical MRAM test.", "DBLP authors": ["Raphael Robertazzi", "Janusz Nowak", "Jonathan Sun"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035341", "OA papers": [{"PaperId": "https://openalex.org/W2020613016", "PaperTitle": "Analytical MRAM test", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"IBM T. J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY 10598, USA": 3.0}, "Authors": ["R. P. Robertazzi", "Janusz J. Nowak", "Jonathan Z. Sun"]}]}, {"DBLP title": "Read disturb fault detection in STT-MRAM.", "DBLP authors": ["Rajendra Bishnoi", "Mojtaba Ebrahimi", "Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035342", "OA papers": [{"PaperId": "https://openalex.org/W2016073777", "PaperTitle": "Read disturb fault detection in STT-MRAM", "Year": 2014, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Rajendra Bishnoi", "Mojtaba Ebrahimi", "Fabian Oboril", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Intra-die process variation aware anomaly detection in FPGAs.", "DBLP authors": ["Youngok K. Pino", "Vinayaka Jyothi", "Matthew French"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035343", "OA papers": [{"PaperId": "https://openalex.org/W2066396735", "PaperTitle": "Intra-die process variation aware anomaly detection in FPGAs", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Youngok Pino", "Vinayaka Jyothi", "Matthew French"]}]}, {"DBLP title": "Feature engineering with canonical analysis for effective statistical tests screening test escapes.", "DBLP authors": ["Fan Lin", "Chun-Kai Hsu", "Kwang-Ting Cheng"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035344", "OA papers": [{"PaperId": "https://openalex.org/W2022100940", "PaperTitle": "Feature engineering with canonical analysis for effective statistical tests screening test escapes", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Fan Lin", "Chun-Kai Hsu", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Logic characterization vehicle design for maximal information extraction for yield learning.", "DBLP authors": ["Ronald D. Blanton", "Ben Niewenhuis", "Carl Taylor"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035345", "OA papers": [{"PaperId": "https://openalex.org/W2004516571", "PaperTitle": "Logic characterization vehicle design for maximal information extraction for yield learning", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Ronald E. Blanton", "Ben Niewenhuis", "Carl Taylor"]}]}, {"DBLP title": "EAGLE: A regression model for fault coverage estimation using a simulation based metric.", "DBLP authors": ["Shahrzad Mirkhani", "Jacob A. Abraham"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035347", "OA papers": [{"PaperId": "https://openalex.org/W2011396059", "PaperTitle": "EAGLE: A regression model for fault coverage estimation using a simulation based metric", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Shahrzad Mirkhani", "Jacob A. Abraham"]}]}, {"DBLP title": "Comparing the effectiveness of cache-resident tests against cycleaccurate deterministic functional patterns.", "DBLP authors": ["Sankar Gurumurthy", "Mustansir Pratapgarhwala", "Curtis Gilgan", "Jeff Rearick"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035348", "OA papers": [{"PaperId": "https://openalex.org/W2059740885", "PaperTitle": "Comparing the effectiveness of cache-resident tests against cycleaccurate deterministic functional patterns", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Advanced Micro Devices (United States)": 3.0, "Advanced Micro Devices, Inc., Fort Collins, Colo., USA": 1.0}, "Authors": ["Sankar Gurumurthy", "Pratapgarhwala Mustansir M", "Curtis Alan Gilgan", "Jeff Rearick"]}]}, {"DBLP title": "Fault sharing in a copy-on-write based ATPG system.", "DBLP authors": ["X. Cai", "Peter Wohl", "Daniel Martin"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035349", "OA papers": [{"PaperId": "https://openalex.org/W2061411509", "PaperTitle": "Fault sharing in a copy-on-write based ATPG system", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["Ximing Cai", "Peter Wohl", "Daniel Martin"]}]}, {"DBLP title": "Test pattern generation in presence of unknown values based on restricted symbolic logic.", "DBLP authors": ["Dominik Erb", "Karsten Scheibler", "Michael A. Kochte", "Matthias Sauer", "Hans-Joachim Wunderlich", "Bernd Becker"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035350", "OA papers": [{"PaperId": "https://openalex.org/W2044427141", "PaperTitle": "Test pattern generation in presence of unknown values based on restricted symbolic logic", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Freiburg, Georges-K\u00f6hler-Allee 51, 79110, Germany": 5.0, "University of Stuttgart": 1.0}, "Authors": ["Dominik Erb", "Karsten Scheibler", "Michael A. Kochte", "Matthias Sauer", "Hans-Joachim Wunderlich", "Bernd Becker"]}]}, {"DBLP title": "Efficient SAT-based ATPG techniques for all multiple stuck-at faults.", "DBLP authors": ["Masahiro Fujita", "Alan Mishchenko"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035351", "OA papers": [{"PaperId": "https://openalex.org/W2047503989", "PaperTitle": "Efficient SAT-based ATPG techniques for all multiple stuck-at faults", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"The University of Tokyo": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Masahiro Fujita", "Alan Mishchenko"]}]}, {"DBLP title": "Testing silicon TV tuners on ATE without TV signal generator.", "DBLP authors": ["Y. Fan", "A. Verma", "J. Janney", "S. Kumar"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035352", "OA papers": [{"PaperId": "https://openalex.org/W2082331807", "PaperTitle": "Testing silicon TV tuners on ATE without TV signal generator", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Silicon Labs (United States)": 4.0}, "Authors": ["Yi-Zhong Fan", "A. K. Verma", "J. Janney", "Sanjay Kumar"]}]}, {"DBLP title": "A self-tuning architecture for buck converters based on alternative test.", "DBLP authors": ["Xian Wang", "Blanchard Kenfack", "Estella Silva", "Abhijit Chatterjee"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035353", "OA papers": [{"PaperId": "https://openalex.org/W2018073483", "PaperTitle": "A self-tuning architecture for buck converters based on alternative test", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Georgia Institute of Technology": 2.0, "Texas Instruments (United States)": 2.0}, "Authors": ["X. F. Wang", "Kelly Blanchard", "S. Estella", "Avishek Chatterjee"]}]}, {"DBLP title": "Fast co-test of linearity and spectral performance with non-coherent sampled and amplitude clipped data.", "DBLP authors": ["Li Xu", "Degang Chen"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035354", "OA papers": [{"PaperId": "https://openalex.org/W1971610331", "PaperTitle": "Fast co-test of linearity and spectral performance with non-coherent sampled and amplitude clipped data", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Li Xu", "Degang Chen"]}]}, {"DBLP title": "Board security enhancement using new locking SIB-based architectures.", "DBLP authors": ["Jennifer Dworak", "Zoe Conroy", "Alfred L. Crouch", "John C. Potter"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035355", "OA papers": [{"PaperId": "https://openalex.org/W2055678210", "PaperTitle": "Board security enhancement using new locking SIB-based architectures", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Southern Methodist University": 1.0, "Cisco College": 1.0, "ASSET InterTech, Inc., Richardson, Texas, USA": 2.0}, "Authors": ["Jennifer Dworak", "Zoe Conroy", "Al Crouch", "John D. Potter"]}]}, {"DBLP title": "Counterfeit IC detection using light emission.", "DBLP authors": ["Peilin Song", "Franco Stellari", "Alan J. Weger"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035356", "OA papers": [{"PaperId": "https://openalex.org/W2077447828", "PaperTitle": "Counterfeit IC detection using light emission", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"IBM T. J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY 10598, USA": 3.0}, "Authors": ["Peilin Song", "Franco Stellari", "Alan J. Weger"]}]}, {"DBLP title": "Test-mode-only scan attack and countermeasure for contemporary scan architectures.", "DBLP authors": ["Samah Mohamed Saeed", "Sk Subidh Ali", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035357", "OA papers": [{"PaperId": "https://openalex.org/W2005090156", "PaperTitle": "Test-mode-only scan attack and countermeasure for contemporary scan architectures", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"SUNY Polytechnic Institute": 1.0, "New York University": 3.0}, "Authors": ["Samah Mohamed Saeed", "Sk. Musharaf Ali", "Ozgur Sinanoglu", "Ramesh Karri"]}]}, {"DBLP title": "Improving test compression with scan feedforward techniques.", "DBLP authors": ["Sreenivaas S. Muthyala", "Nur A. Touba"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035358", "OA papers": [{"PaperId": "https://openalex.org/W2013301215", "PaperTitle": "Improving test compression with scan feedforward techniques", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Sreenivaas S. Muthyala", "Nur A. Touba"]}]}, {"DBLP title": "A diagnosis-friendly LBIST architecture with property checking.", "DBLP authors": ["Sarvesh Prabhu", "Vineeth V. Acharya", "Sharad Bagri", "Michael S. Hsiao"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035359", "OA papers": [{"PaperId": "https://openalex.org/W2058678173", "PaperTitle": "A diagnosis-friendly LBIST architecture with property checking", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Virginia Tech": 4.0}, "Authors": ["Sarvesh Prabhu", "Vineeth V. Acharya", "Sharad Bagri", "Michael Hsiao"]}]}, {"DBLP title": "FAST-BIST: Faster-than-at-Speed BIST targeting hidden delay defects.", "DBLP authors": ["Sybille Hellebrand", "Thomas Indlekofer", "Matthias Kampmann", "Michael A. Kochte", "Chang Liu", "Hans-Joachim Wunderlich"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035360", "OA papers": [{"PaperId": "https://openalex.org/W2067701383", "PaperTitle": "FAST-BIST: Faster-than-at-Speed BIST targeting hidden delay defects", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Paderbom, Paderbom, Germany": 3.0, "University of Stuttgart": 3.0}, "Authors": ["Sybille Hellebrand", "Thomas Indlekofer", "Matthias Kampmann", "Michael A. Kochte", "Chang Liu", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "An efficient diagnosis-aware pattern generation procedure for transition faults.", "DBLP authors": ["Kuen-Jong Lee", "Cheng-Hung Wu"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035361", "OA papers": [{"PaperId": "https://openalex.org/W2065847128", "PaperTitle": "An efficient diagnosis-aware pattern generation procedure for transition faults", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Kuen-Jong Lee", "Cheng-Hung Wu"]}]}, {"DBLP title": "Divide and conquer diagnosis for multiple defects.", "DBLP authors": ["Shih-Min Chao", "Po-Juei Chen", "Jing-Yu Chen", "Po-Hao Chen", "Ang-Feng Lin", "James Chien-Mo Li", "Pei-Ying Hsueh", "Chun-Yi Kuo", "Ying-Yen Chen", "Jih-Nung Li"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035362", "OA papers": [{"PaperId": "https://openalex.org/W2005741296", "PaperTitle": "Divide and conquer diagnosis for multiple defects", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 6.0, "Realtek (Taiwan)": 4.0}, "Authors": ["Shih-Min Chao", "Po-Juei Chen", "Jingyu Chen", "Po-Hao Chen", "Ang-Feng Lin", "James T. Li", "Pei-Ying Hsueh", "Chun-Yi Kuo", "Ying-Yen Chen", "Jih-Nung Li"]}]}, {"DBLP title": "Massive signal tracing using on-chip DRAM for in-system silicon debug.", "DBLP authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"], "year": 2014, "doi": "https://doi.org/10.1109/TEST.2014.7035363", "OA papers": [{"PaperId": "https://openalex.org/W2062677539", "PaperTitle": "Massive signal tracing using on-chip DRAM for in-system silicon debug", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Duke University": 2.0}, "Authors": ["Sergej Deutsch", "Krishnendu Chakrabarty"]}]}]