Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: pcie_dma_ep_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pcie_dma_ep_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pcie_dma_ep_top"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : pcie_dma_ep_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : NO
ROM Style                          : Auto
Resource Sharing                   : NO
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 0
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : NO

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\SBox.v" into library work
Parsing module <SBox>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_rxeq_scan.v" into library work
Parsing module <pcie_7x_v1_10_rxeq_scan>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\SubBytes.v" into library work
Parsing module <SubBytes>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_wrapper.v" into library work
Parsing module <pcie_7x_v1_10_qpll_wrapper>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_reset.v" into library work
Parsing module <pcie_7x_v1_10_qpll_reset>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_drp.v" into library work
Parsing module <pcie_7x_v1_10_qpll_drp>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_user.v" into library work
Parsing module <pcie_7x_v1_10_pipe_user>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_sync.v" into library work
Parsing module <pcie_7x_v1_10_pipe_sync>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_reset.v" into library work
Parsing module <pcie_7x_v1_10_pipe_reset>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" into library work
Parsing module <pcie_7x_v1_10_pipe_rate>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_eq.v" into library work
Parsing module <pcie_7x_v1_10_pipe_eq>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_drp.v" into library work
Parsing module <pcie_7x_v1_10_pipe_drp>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_clock.v" into library work
Parsing module <pcie_7x_v1_10_pipe_clock>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_wrapper.v" into library work
Parsing module <pcie_7x_v1_10_gt_wrapper>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gtp_pipe_reset.v" into library work
Parsing module <pcie_7x_v1_10_gtp_pipe_reset>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gtp_pipe_rate.v" into library work
Parsing module <pcie_7x_v1_10_gtp_pipe_rate>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gtp_pipe_drp.v" into library work
Parsing module <pcie_7x_v1_10_gtp_pipe_drp>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\ShiftRows.v" into library work
Parsing module <ShiftRows>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\RoundKeyGen.v" into library work
Parsing module <RoundKeyGen>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\MixColumns.v" into library work
Parsing module <MixColumns>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\AddRoundKey.v" into library work
Parsing module <AddRoundKey>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" into library work
Parsing module <pcie_7x_v1_10_pipe_wrapper>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\Round.v" into library work
Parsing module <Round>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\KeyExpantion.v" into library work
Parsing module <KeyExpantion>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\Top_PipelinedCipher.v" into library work
Parsing module <Top_PipelinedCipher>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_wr_ram.v" into library work
Parsing module <pcie_wr_ram>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_rd_ram.v" into library work
Parsing module <pcie_rd_ram>.
Analyzing Verilog file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" into library work
Parsing module <cmd_pcie_dvb>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_bram_7x.vhd" into library work
Parsing entity <pcie_7x_v1_10_pcie_bram_7x>.
Parsing architecture <v7_pcie> of entity <pcie_7x_v1_10_pcie_bram_7x>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_brams_7x.vhd" into library work
Parsing entity <pcie_7x_v1_10_pcie_brams_7x>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_10_pcie_brams_7x>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.vhd" into library work
Parsing entity <pcie_7x_v1_10_axi_basic_tx_thrtl_ctl>.
Parsing architecture <trans> of entity <pcie_7x_v1_10_axi_basic_tx_thrtl_ctl>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_tx_pipeline.vhd" into library work
Parsing entity <pcie_7x_v1_10_axi_basic_tx_pipeline>.
Parsing architecture <trans> of entity <pcie_7x_v1_10_axi_basic_tx_pipeline>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_rx_pipeline.vhd" into library work
Parsing entity <pcie_7x_v1_10_axi_basic_rx_pipeline>.
Parsing architecture <trans> of entity <pcie_7x_v1_10_axi_basic_rx_pipeline>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_rx_null_gen.vhd" into library work
Parsing entity <pcie_7x_v1_10_axi_basic_rx_null_gen>.
Parsing architecture <TRANS> of entity <pcie_7x_v1_10_axi_basic_rx_null_gen>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_pipe_misc.vhd" into library work
Parsing entity <pcie_7x_v1_10_pcie_pipe_misc>.
Parsing architecture <rtl> of entity <pcie_7x_v1_10_pcie_pipe_misc>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_pipe_lane.vhd" into library work
Parsing entity <pcie_7x_v1_10_pcie_pipe_lane>.
Parsing architecture <rtl> of entity <pcie_7x_v1_10_pcie_pipe_lane>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_bram_top_7x.vhd" into library work
Parsing entity <pcie_7x_v1_10_pcie_bram_top_7x>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_10_pcie_bram_top_7x>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_tx.vhd" into library work
Parsing entity <pcie_7x_v1_10_axi_basic_tx>.
Parsing architecture <trans> of entity <pcie_7x_v1_10_axi_basic_tx>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_rx.vhd" into library work
Parsing entity <pcie_7x_v1_10_axi_basic_rx>.
Parsing architecture <TRANS> of entity <pcie_7x_v1_10_axi_basic_rx>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_pipe_pipeline.vhd" into library work
Parsing entity <pcie_7x_v1_10_pcie_pipe_pipeline>.
Parsing architecture <rtl> of entity <pcie_7x_v1_10_pcie_pipe_pipeline>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_7x.vhd" into library work
Parsing entity <pcie_7x_v1_10_pcie_7x>.
Parsing architecture <rtl> of entity <pcie_7x_v1_10_pcie_7x>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_rx_valid_filter_7x.vhd" into library work
Parsing entity <pcie_7x_v1_10_gt_rx_valid_filter_7x>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_10_gt_rx_valid_filter_7x>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_top.vhd" into library work
Parsing entity <pcie_7x_v1_10_axi_basic_top>.
Parsing architecture <trans> of entity <pcie_7x_v1_10_axi_basic_top>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" into library work
Parsing entity <pcie_7x_v1_10_pcie_top>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_10_pcie_top>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" into library work
Parsing entity <pcie_7x_v1_10_gt_top>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_10_gt_top>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\dma_engine.vhd" into library work
Parsing entity <dma_engine>.
Parsing architecture <rtl> of entity <dma_engine>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\fifo_addr.vhd" into library work
Parsing entity <fifo_addr>.
Parsing architecture <fifo_addr_a> of entity <fifo_addr>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\data_fifo.vhd" into library work
Parsing entity <data_fifo>.
Parsing architecture <data_fifo_a> of entity <data_fifo>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_fifo.vhd" into library work
Parsing entity <cmd_fifo>.
Parsing architecture <cmd_fifo_a> of entity <cmd_fifo>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\v7_pcie_conv.vhd" into library work
Parsing entity <v7_pcie_conv>.
Parsing architecture <rtl> of entity <v7_pcie_conv>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" into library work
Parsing entity <pcie_7x_v1_10>.
Parsing architecture <pcie_7x> of entity <pcie_7x_v1_10>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\pcie_app_v6.vhd" into library work
Parsing entity <pcie_app_v6>.
Parsing architecture <v6_pcie> of entity <pcie_app_v6>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\ott_ts_ram.vhd" into library work
Parsing entity <ott_ts_ram>.
Parsing architecture <ott_ts_ram_a> of entity <ott_ts_ram>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\dvb_cmd_ram.vhd" into library work
Parsing entity <dvb_cmd_ram>.
Parsing architecture <dvb_cmd_ram_a> of entity <dvb_cmd_ram>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" into library work
Parsing entity <pcie_dma_core_ep>.
Parsing architecture <rtl> of entity <pcie_dma_core_ep>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\user_generators_ep.vhd" into library work
Parsing entity <user_generators_ep>.
Parsing architecture <rtl> of entity <user_generators_ep>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\mailbox_buffer.vhd" into library work
Parsing entity <mailbox_buffer>.
Parsing architecture <mailbox_buffer_a> of entity <mailbox_buffer>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\ep_rp_cmd_pcie.vhd" into library work
Parsing entity <ep_rp_cmd_pcie>.
Parsing architecture <structure> of entity <ep_rp_cmd_pcie>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\descriptors_buffers.vhd" into library work
Parsing entity <descriptors_buffers>.
Parsing architecture <descriptors_buffers_a> of entity <descriptors_buffers>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\data_generators.vhd" into library work
Parsing entity <data_generators>.
Parsing architecture <rtl> of entity <data_generators>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\data_check.vhd" into library work
Parsing entity <data_check>.
Parsing architecture <rtl> of entity <data_check>.
Parsing VHDL file "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" into library work
Parsing entity <pcie_dma_ep_top>.
Parsing architecture <rtl> of entity <pcie_dma_ep_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <pcie_dma_ep_top> (architecture <rtl>) with generics from library <work>.

Elaborating entity <pcie_dma_core_ep> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" Line 1079: Using initial value '1' for v7_pipe_mmcm_rst_n since it is never assigned

Elaborating entity <v7_pcie_conv> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:321 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\v7_pcie_conv.vhd" Line 373: Comparison between arrays of unequal length always returns FALSE.
Going to verilog side to elaborate module pcie_7x_v1_10_pipe_clock
WARNING:HDLCompiler:1016 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_clock.v" Line 229: Port CLKIN2 is not connected to this instance

Elaborating module <pcie_7x_v1_10_pipe_clock(PCIE_ASYNC_EN="FALSE",PCIE_TXBUF_EN="FALSE",PCIE_LANE=4,PCIE_LINK_SPEED=3,PCIE_REFCLK_FREQ=0,PCIE_USERCLK1_FREQ=4,PCIE_USERCLK2_FREQ=4,PCIE_OOBCLK_MODE=1,PCIE_DEBUG_MODE=0)>.

Elaborating module <BUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=10,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=8,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=4,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=4,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKOUT3_DIVIDE=4,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_USE_FINE_PS="FALSE",CLKOUT4_DIVIDE=20,CLKOUT4_PHASE=0.0,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10,REF_JITTER1=0.01)>.

Elaborating module <BUFGCTRL>.
Back to vhdl to continue elaboration

Elaborating entity <pcie_7x_v1_10> (architecture <pcie_7x>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_pcie_top> (architecture <pcie_7x>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_axi_basic_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_axi_basic_rx> (architecture <TRANS>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_axi_basic_rx_pipeline> (architecture <trans>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_axi_basic_rx_null_gen> (architecture <TRANS>) with generics from library <work>.
INFO:HDLCompiler:679 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_rx_null_gen.vhd" Line 245. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_rx_null_gen.vhd" Line 332. Case statement is complete. others clause is never selected

Elaborating entity <pcie_7x_v1_10_axi_basic_tx> (architecture <trans>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_axi_basic_tx_pipeline> (architecture <trans>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_axi_basic_tx_thrtl_ctl> (architecture <trans>) with generics from library <work>.
INFO:HDLCompiler:679 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.vhd" Line 667. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.vhd" Line 677: Assignment to reg_tlast ignored, since the identifier is never used

Elaborating entity <pcie_7x_v1_10_pcie_7x> (architecture <rtl>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_pcie_bram_top_7x> (architecture <pcie_7x>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_pcie_brams_7x> (architecture <pcie_7x>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_pcie_bram_7x> (architecture <v7_pcie>) with generics from library <work>.

Elaborating entity <BRAM_TDP_MACRO> (architecture <bram_V>) with generics from library <unimacro>.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 878: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 904: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 926: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 234: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 303: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 577: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 374: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 376: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 465: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 467: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 553: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 628: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 651: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1111: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1238: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 740: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 741: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 763: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 792: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 821: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1430: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1431: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1432: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1433: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1434: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1451: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1452: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1453: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1454: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1455: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1570: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1588: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 2262: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1409: Net <dia_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1410: Net <dib_pattern[31]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1411: Net <dipa_pattern[3]> does not have a driver.
WARNING:HDLCompiler:634 - "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1412: Net <dipb_pattern[3]> does not have a driver.

Elaborating entity <pcie_7x_v1_10_pcie_pipe_pipeline> (architecture <rtl>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_pcie_pipe_misc> (architecture <rtl>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_pcie_pipe_lane> (architecture <rtl>) with generics from library <work>.

Elaborating entity <pcie_7x_v1_10_gt_top> (architecture <pcie_7x>) with generics from library <work>.
WARNING:HDLCompiler:321 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" Line 438: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" Line 456: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" Line 480: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" Line 468: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" Line 492: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" Line 565: Assignment to plm_in_rl ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" Line 566: Assignment to plm_in_dt ignored, since the identifier is never used

Elaborating entity <pcie_7x_v1_10_gt_rx_valid_filter_7x> (architecture <pcie_7x>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_rx_valid_filter_7x.vhd" Line 135: Assignment to gt_rx_is_skp0_q ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_rx_valid_filter_7x.vhd" Line 250: Assignment to eios_detected ignored, since the identifier is never used
Going to verilog side to elaborate module pcie_7x_v1_10_pipe_wrapper

Elaborating module <pcie_7x_v1_10_pipe_wrapper(PCIE_SIM_MODE="FALSE",PCIE_SIM_SPEEDUP="FALSE",PCIE_SIM_TX_EIDLE_DRIVE_LEVEL="1",PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_AUX_CDR_GEN3_EN="TRUE",PCIE_LPM_DFE="LPM",PCIE_LPM_DFE_GEN3="DFE",PCIE_EXT_CLK="TRUE",PCIE_POWER_SAVING="TRUE",PCIE_ASYNC_EN="FALSE",PCIE_TXBUF_EN="FALSE",PCIE_RXBUF_EN="TRUE",PCIE_TXSYNC_MODE=0,PCIE_RXSYNC_MODE=0,PCIE_CHAN_BOND=0,PCIE_CHAN_BOND_EN="TRUE",PCIE_LANE=4,PCIE_LINK_SPEED=3,PCIE_REFCLK_FREQ=0,PCIE_USERCLK1_FREQ=4,PCIE_USERCLK2_FREQ=4,PCIE_TX_EIDLE_ASSERT_DELAY=2,PCIE_RXEQ_MODE_GEN3=1,PCIE_OOBCLK_MODE=1,PCIE_JTAG_MODE=0,PCIE_DEBUG_MODE=0)>.

Elaborating module <pcie_7x_v1_10_pipe_reset(PCIE_SIM_SPEEDUP="FALSE",PCIE_GT_DEVICE="GTX",PCIE_PLL_SEL="CPLL",PCIE_POWER_SAVING="TRUE",PCIE_TXBUF_EN="FALSE",PCIE_LANE=4)>.

Elaborating module <pcie_7x_v1_10_qpll_reset(PCIE_PLL_SEL="CPLL",PCIE_POWER_SAVING="TRUE",PCIE_LANE=4)>.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_reset.v" Line 225: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_reset.v" Line 235: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_reset.v" Line 245: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_reset.v" Line 255: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_reset.v" Line 265: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_reset.v" Line 275: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_reset.v" Line 305: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_reset.v" Line 315: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <pcie_7x_v1_10_pipe_user(PCIE_USE_MODE="3.0",PCIE_OOBCLK_MODE=1)>.
WARNING:HDLCompiler:1127 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_user.v" Line 556: Assignment to gen3_rdy ignored, since the identifier is never used

Elaborating module <pcie_7x_v1_10_pipe_rate(PCIE_SIM_SPEEDUP="FALSE",PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_POWER_SAVING="TRUE",PCIE_ASYNC_EN="FALSE",PCIE_TXBUF_EN="FALSE",PCIE_RXBUF_EN="TRUE")>.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 436: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 518: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 539: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 560: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 631: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 652: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 673: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 715: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 736: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 782: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 803: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 845: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 866: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 887: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 936: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 957: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 1020: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 1041: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 1083: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v" Line 1104: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <pcie_7x_v1_10_pipe_sync(PCIE_GT_DEVICE="GTX",PCIE_TXBUF_EN="FALSE",PCIE_RXBUF_EN="TRUE",PCIE_TXSYNC_MODE=0,PCIE_RXSYNC_MODE=0,PCIE_LANE=4,PCIE_LINK_SPEED=3)>.
WARNING:HDLCompiler:1127 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_sync.v" Line 208: Assignment to rxsyncdone_reg2 ignored, since the identifier is never used

Elaborating module <pcie_7x_v1_10_pipe_drp(PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_AUX_CDR_GEN3_EN="TRUE",PCIE_ASYNC_EN="FALSE",PCIE_TXBUF_EN="FALSE",PCIE_RXBUF_EN="TRUE",PCIE_TXSYNC_MODE=0,PCIE_RXSYNC_MODE=0)>.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_drp.v" Line 687: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_drp.v" Line 707: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_drp.v" Line 728: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <pcie_7x_v1_10_pipe_eq(PCIE_SIM_MODE="FALSE",PCIE_GT_DEVICE="GTX",PCIE_RXEQ_MODE_GEN3=1)>.

Elaborating module <pcie_7x_v1_10_rxeq_scan(PCIE_SIM_MODE="FALSE",PCIE_GT_DEVICE="GTX",PCIE_RXEQ_MODE_GEN3=1)>.
WARNING:HDLCompiler:1127 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_rxeq_scan.v" Line 145: Assignment to preset_reg2 ignored, since the identifier is never used

Elaborating module <pcie_7x_v1_10_qpll_drp(PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_REFCLK_FREQ=0)>.

Elaborating module <pcie_7x_v1_10_qpll_wrapper(PCIE_SIM_MODE="FALSE",PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_REFCLK_FREQ=0)>.

Elaborating module <GTXE2_COMMON(SIM_QPLLREFCLK_SEL=3'b01,SIM_RESET_SPEEDUP="FALSE",SIM_VERSION="3.0",QPLL_CFG=27'b011010000000000111000001,QPLL_COARSE_FREQ_OVRD=6'b010000,QPLL_COARSE_FREQ_OVRD_EN=1'b0,QPLL_CP=10'b011111,QPLL_CP_MONITOR_EN=1'b0,QPLL_DMONITOR_SEL=1'b0,QPLL_FBDIV=10'b0100100000,QPLL_FBDIV_MONITOR_EN=1'b0,QPLL_FBDIV_RATIO=1'b1,QPLL_LOCK_CFG=16'b010000111101000,QPLL_LPF=4'b1101,QPLL_REFCLK_DIV=1,BIAS_CFG=64'b01000000000000000000000000000001000000000000)>.

Elaborating module <pcie_7x_v1_10_gt_wrapper(PCIE_SIM_MODE="FALSE",PCIE_SIM_SPEEDUP="FALSE",PCIE_SIM_TX_EIDLE_DRIVE_LEVEL="1",PCIE_GT_DEVICE="GTX",PCIE_USE_MODE="3.0",PCIE_PLL_SEL="CPLL",PCIE_LPM_DFE="LPM",PCIE_LPM_DFE_GEN3="DFE",PCIE_ASYNC_EN="FALSE",PCIE_TXBUF_EN="FALSE",PCIE_TXSYNC_MODE=0,PCIE_RXSYNC_MODE=0,PCIE_CHAN_BOND=0,PCIE_CHAN_BOND_EN="TRUE",PCIE_LANE=4,PCIE_REFCLK_FREQ=0,PCIE_TX_EIDLE_ASSERT_DELAY=2,PCIE_OOBCLK_MODE=1,PCIE_DEBUG_MODE=0)>.

Elaborating module
<GTXE2_CHANNEL(SIM_CPLLREFCLK_SEL=3'b01,SIM_RESET_SPEEDUP="FALSE",SIM_RECEIVER_DETECT_PASS="TRUE",SIM_TX_EIDLE_DRIVE_LEVEL="1",SIM_VERSION="3.0",CPLL_REFCLK_DIV=1,CPLL_FBDIV_45=5,CPLL_FBDIV=5,TXOUT_DIV=2,RXOUT_DIV=2,TX_CLK25_DIV=4,RX_CLK25_DIV=4,TX_CLKMUX_PD=1'b1,RX_CLKMUX_PD=1'b1,TX_XCLK_SEL="TXUSR",RX_XCLK_SEL="RXREC",OUTREFCLK_SEL_INV=2'b11,CPLL_CFG=24'b101001000000011111001100,TXPCSRESET_TIME=5'b01,RXPCSRESET_TIME=5'b01,TXPMARESET_TIME=5'b011,RXPMARESET_TIME=5'b011,TX_DATA_WIDTH=20,TX_INT_DATAWIDTH=0,RX_DATA_WIDTH=20,RX_INT_DATAWIDTH=0,TX_RXDETECT_CFG=14'b01100100,TX_RXDETECT_REF=3'b011,RX_CM_SEL=2'b11,RX_CM_TRIM=3'b010,TX_EIDLE_ASSERT_DELAY=2,TX_EIDLE_DEASSERT_DELAY=3'b100,PD_TRANS_TIME_NONE_P2=8'b01001,TX_DRIVE_MODE="PIPE",TX_DEEMPH0=5'b10100,TX_DEEMPH1=5'b01011,TX_MARGIN_FULL_0=7'b1001111,TX_MARGIN_FULL_1=7'b1001110,TX_MARGIN_FULL_2=7'b1001101,TX_MARGIN_FULL_3=7'b1001100,TX_MARGIN_FULL_4=7'b1000011,TX_MARGIN_LOW_0=7'b1000101,TX_MARGIN_LOW_1=7'b1000110,TX_MARGIN_LOW_2=7'b1000011,TX_MARGIN_LOW_3=7'b10000
10,TX_MARGIN_LOW_4=7'b1000000,TX_MAINCURSOR_SEL=1'b0,TX_PREDRIVER_MODE=1'b0,TX_QPI_STATUS_EN=1'b0,RX_SIG_VALID_DLY=4,PCS_PCIE_EN="TRUE",PCS_RSVD_ATTR=48'b0111001111,PMA_RSV=32'b011000010010000000,PMA_RSV2=16'b010000001110000,RX_BIAS_CFG=12'b0100,RXCDR_CFG=72'b0110000000000000000001000111111111100010000001000000000000000100000,RXCDR_LOCK_CFG=6'b010101,RXCDR_HOLD_DURING_EIDLE=1'b1,RXCDR_FR_RESET_ON_EIDLE=1'b0,RXCDR_PH_RESET_ON_EIDLE=1'b0,RXLPM_HF_CFG=14'b011110000,RXLPM_LF_CFG=14'b011110000,RX_DFE_GAIN_CFG=23'b0100000111111101010,RX_DFE_H2_CFG=12'b0,RX_DFE_H3_CFG=12'b01000000,RX_DFE_H4_CFG=11'b011110000,RX_DFE_H5_CFG=11'b011100000,RX_DFE_KL_CFG=13'b011111110,RX_DFE_KL_CFG2=32'b0110010100100001101100001101100,RX_DFE_LPM_CFG=16'b0100101010100,RX_DFE_LPM_HOLD_DURING_EIDLE=1'b1,RX_DFE_UT_CFG=17'b10001111000000000,RX_DFE_VP_CFG=17'b011111100000011,RX_DFE_XYD_CFG=13'b0,RX_OS_CFG=13'b010000000,ES_EYE_SCAN_EN="TRUE",ES_HORZ_OFFSET=12'b0,TXBUF_EN="FALSE",TXBUF_RESET_ON_RATE_CHANGE="TRUE",RXBUF_EN="TRUE",RX_DEFER_RESET_B
UF_EN="TRUE",RXBUF_ADDR_MODE="FULL",RXBUF_EIDLE_HI_CNT=4'b0100,RXBUF_EIDLE_LO_CNT=4'b0,RXBUF_RESET_ON_CB_CHANGE="TRUE",RXBUF_RESET_ON_COMMAALIGN="FALSE",RXBUF_RESET_ON_EIDLE="TRUE",RXBUF_RESET_ON_RATE_CHANGE="TRUE",RXBUF_THRESH_OVRD="FALSE",RXBUF_THRESH_OVFLW=61,RXBUF_THRESH_UNDFLW=4,TXPH_MONITOR_SEL=5'b0,RXPH_MONITOR_SEL=5'b0,RXPHDLY_CFG=24'b0100000000100000,RX_DDI_SEL=6'b0,ALIGN_COMMA_DOUBLE="FALSE",ALIGN_COMMA_ENABLE=10'b1111111111,ALIGN_COMMA_WORD=1,ALIGN_MCOMMA_DET="TRUE",ALIGN_MCOMMA_VALUE=10'b1010000011,ALIGN_PCOMMA_DET="TRUE",ALIGN_PCOMMA_VALUE=10'b0101111100,DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="FALSE",SHOW_REALIGN_COMMA="FALSE",RXSLIDE_AUTO_WAIT=7,RXSLIDE_MODE="PMA",CHAN_BOND_KEEP_ALIGN="TRUE",CHAN_BOND_MAX_SKEW=7,CHAN_BOND_SEQ_LEN=4,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_1_1=10'b01001010,CHAN_BOND_SEQ_1_2=10'b01001010,CHAN_BOND_SEQ_1_3=10'b01001010,CHAN_BOND_SEQ_1_4=10'b0110111100,CHAN_BOND_SEQ_2_USE="TRUE",CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'
b01000101,CHAN_BOND_SEQ_2_2=10'b01000101,CHAN_BOND_SEQ_2_3=10'b01000101,CHAN_BOND_SEQ_2_4=10'b0110111100,FTS_DESKEW_SEQ_ENABLE=4'b1111,FTS_LANE_DESKEW_EN="TRUE",FTS_LANE_DESKEW_CFG=4'b1111,CBCC_DATA_SOURCE_SEL="DECODED",CLK_CORRECT_USE="TRUE",CLK_COR_KEEP_IDLE="TRUE",CLK_COR_MAX_LAT=20,CLK_COR_MIN_LAT=18,CLK_COR_PRECEDENCE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_LEN=1,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_1_1=10'b0100011100,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b0,CLK_COR_SEQ_2_USE="FALSE",CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,RX_DISPERR_SEQ_MATCH="TRUE",GEARBOX_MODE=3'b0,TXGEARBOX_EN="FALSE",RXGEARBOX_EN="FALSE",RXPRBS_ERR_LOOPBACK=1'b0,TX_LOOPBACK_DRIVE_HIZ="FALSE",DMONITOR_CFG=24'b0101100000001,RX_DEBUG_CFG=12'b0)>.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" Line 1805: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" Line 1805: Assignment to PIPE_RXEQ_CONVERGE ignored, since the identifier is never used
Back to vhdl to continue elaboration
WARNING:HDLCompiler:92 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" Line 1001: reg_clock_locked should be on the sensitivity list of the process

Elaborating entity <pcie_app_v6> (architecture <v6_pcie>) with generics from library <work>.

Elaborating entity <dma_engine> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:1127 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" Line 1986: Assignment to dma_reset_int ignored, since the identifier is never used

Elaborating entity <mailbox_buffer> (architecture <mailbox_buffer_a>) from library <work>.

Elaborating entity <descriptors_buffers> (architecture <descriptors_buffers_a>) from library <work>.
WARNING:HDLCompiler:1127 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" Line 614: Assignment to sys_reset ignored, since the identifier is never used
Going to verilog side to elaborate module pcie_wr_ram

Elaborating module <pcie_wr_ram(IDLE=0,TS_CMD_DIFF=1,TS_AES_DO=2,CMD_SEND=3)>.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_wr_ram.v" Line 160: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_wr_ram.v" Line 172: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <Top_PipelinedCipher>.

Elaborating module <KeyExpantion(DATA_W=128,KEY_L=128,NO_ROUNDS=10)>.

Elaborating module <RoundKeyGen(KEY_L=128)>.

Elaborating module <SubBytes(DATA_W=32)>.

Elaborating module <SBox>.

Elaborating module <AddRoundKey(DATA_W=128)>.

Elaborating module <Round(DATA_W=128)>.

Elaborating module <SubBytes(DATA_W=128)>.

Elaborating module <ShiftRows(DATA_W=128)>.

Elaborating module <MixColumns(DATA_W=128)>.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_wr_ram.v" Line 289: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_wr_ram.v" Line 297: Result of 14-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_wr_ram.v" Line 323: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_wr_ram.v" Line 341: Result of 11-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_wr_ram.v" Line 343: Result of 11-bit expression is truncated to fit in 9-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module cmd_pcie_dvb

Elaborating module <cmd_pcie_dvb(RD_IDLE=0,RD_CMD=1,RD_CMD_OUT=2,WR_IDLE=0,WR_CMD=1,WR_CMD_OUT=2,WR_LENGTH=3,WR_VALID=4)>.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" Line 249: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" Line 251: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" Line 330: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" Line 340: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" Line 361: Result of 66-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" Line 483: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" Line 493: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" Line 505: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" Line 516: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" Line 581: Result of 10-bit expression is truncated to fit in 9-bit target.
Going to vhdl side to elaborate module cmd_fifo

Elaborating entity <cmd_fifo> (architecture <cmd_fifo_a>) from library <work>.
Back to verilog to continue elaboration
Back to vhdl to continue elaboration
Going to verilog side to elaborate module pcie_rd_ram

Elaborating module <pcie_rd_ram(IDLE=0,RD_ADDR=1,WR_DATA=2,RD_IDLE=0,SEND_DATA=1)>.
Going to vhdl side to elaborate module fifo_addr

Elaborating entity <fifo_addr> (architecture <fifo_addr_a>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module data_fifo

Elaborating entity <data_fifo> (architecture <data_fifo_a>) from library <work>.
Back to verilog to continue elaboration
Back to vhdl to continue elaboration

Elaborating entity <ott_ts_ram> (architecture <ott_ts_ram_a>) from library <work>.

Elaborating entity <dvb_cmd_ram> (architecture <dvb_cmd_ram_a>) from library <work>.

Elaborating entity <data_generators> (architecture <rtl>) from library <work>.

Elaborating entity <data_check> (architecture <rtl>) from library <work>.

Elaborating entity <user_generators_ep> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ep_rp_cmd_pcie> (architecture <structure>) with generics from library <work>.
WARNING:HDLCompiler:634 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" Line 352: Net <clk200> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <pcie_dma_ep_top>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd".
        SIM_BYPASS_INIT_CAL = "OFF"
        PL_FAST_TRAIN = "FALSE"
        EP_ID = 0
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <debug> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <dma_waddr> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <user_cmd_from_rp_addr> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <user_cmd_from_rp_wdata> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <user_cmd_to_rp_rdata> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <dma_write_start> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <dma_write_end> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <dma_read_end> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <dma_waddr_en> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <dma_rdata_en> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <dma_end> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <user_cmd_from_rp_wen> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <user_cmd_from_rp_ren> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <user_cmd_to_rp_wack> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 490: Output port <user_cmd_to_rp_rdy> of the instance <xpcie_dma_core_ep> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 595: Output port <douta> of the instance <xdescriptors_buffers> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_ep_top.vhd" line 685: Output port <douta> of the instance <dvb_cmd> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <clk200> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <logic_int_en>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pcie_dma_ep_top> synthesized.

Synthesizing Unit <pcie_dma_core_ep>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd".
        SIM_BYPASS_INIT_CAL = "OFF"
        PL_FAST_TRAIN = "FALSE"
        BRAM_MODE = 0
        PCIE_EXT_CLK = "TRUE"
        C_DATA_WIDTH = 64
        EP_ID = 0
WARNING:Xst:647 - Input <user_waddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_raddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk200> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_waddr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_wdata_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_raddr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_rdata_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1282: Output port <v6_trn_tbuf_av> of the instance <xv7_pcie_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1282: Output port <v6_cfg_pmcsr_powerstate> of the instance <xv7_pcie_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1282: Output port <v7_cfg_ds_bus_number> of the instance <xv7_pcie_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1282: Output port <v7_cfg_ds_device_number> of the instance <xv7_pcie_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1282: Output port <v7_cfg_ds_function_number> of the instance <xv7_pcie_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1282: Output port <v6_cfg_pmcsr_pme_en> of the instance <xv7_pcie_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1282: Output port <v6_cfg_pmcsr_pme_status> of the instance <xv7_pcie_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1282: Output port <v7_cfg_pm_send_pme_to> of the instance <xv7_pcie_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1282: Output port <v7_cfg_mgmt_wr_rw1c_as_rw> of the instance <xv7_pcie_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1282: Output port <v7_pl_transmit_hot_rst> of the instance <xv7_pcie_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1282: Output port <v7_pl_downstream_deemph_source> of the instance <xv7_pcie_conv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_data> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <pl_tx_pm_state> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <pl_rx_pm_state> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_vc_tcvc_map> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_received_func_lvl_rst> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_bridge_serr_en> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_slot_control_electromech_il_ctl_pulse> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_root_control_syserr_corr_err_en> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_root_control_syserr_non_fatal_err_en> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_root_control_syserr_fatal_err_en> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_root_control_pme_int_en> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_aer_rooterr_corr_err_reporting_en> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_aer_rooterr_non_fatal_err_reporting_en> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_aer_rooterr_fatal_err_reporting_en> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_aer_rooterr_corr_err_received> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_aer_rooterr_non_fatal_err_received> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_aer_rooterr_fatal_err_received> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_err_cor> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_err_non_fatal> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_err_fatal> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_pm_as_nak> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_pm_pme> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_pme_to_ack> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_assert_int_a> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_assert_int_b> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_assert_int_c> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_assert_int_d> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_deassert_int_a> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_deassert_int_b> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_deassert_int_c> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_deassert_int_d> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <cfg_msg_received_setslotpowerlimit> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <pl_phy_lnk_up> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl_bram\pcie_dma_core_ep.vhd" line 1574: Output port <pl_directed_change_done> of the instance <pcie_7x_v1_10_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <user_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_wdata_rdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_rdata_busy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <user_rdata_rdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pcie_dma_core_ep> synthesized.

Synthesizing Unit <v7_pcie_conv>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\v7_pcie_conv.vhd".
        C_DATA_WIDTH = 64
        PL_FAST_TRAIN = "FALSE"
        PCIE_EXT_CLK = "TRUE"
WARNING:Xst:647 - Input <v7_m_axis_rx_tuser<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <v7_m_axis_rx_tuser<21:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <v6_trn_tsof_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <v7_cfg_err_aer_headerlog_set> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <v7_cfg_aer_ecrc_check_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <v7_cfg_aer_ecrc_gen_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <tx_tready_start>.
    Found 1-bit register for signal <v6_trn_tdst_rdy_n_int>.
    Found 1-bit register for signal <v7_m_axis_rx_tvalid_check>.
    Found 1-bit register for signal <v7_s_axis_tx_tready_del>.
    Found 6-bit comparator greater for signal <GND_10_o_v7_tx_buf_av[5]_LessThan_2_o> created at line 471
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <v7_pcie_conv> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pipe_clock>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_clock.v".
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_LANE = 4
        PCIE_LINK_SPEED = 3
        PCIE_REFCLK_FREQ = 0
        PCIE_USERCLK1_FREQ = 4
        PCIE_USERCLK2_FREQ = 4
        PCIE_OOBCLK_MODE = 1
        PCIE_DEBUG_MODE = 0
    Set property "ASYNC_REG = TRUE" for signal <pclk_sel_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <pclk_sel_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <pclk_sel_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <pclk_sel_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg2>.
WARNING:Xst:647 - Input <CLK_RXOUTCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <gen3_reg1>.
    Found 4-bit register for signal <pclk_sel_reg2>.
    Found 1-bit register for signal <gen3_reg2>.
    Found 1-bit register for signal <pclk_sel>.
    Found 4-bit register for signal <pclk_sel_reg1>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal CLK_GEN3 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG, KEEP properties attached to signal pclk_sel_reg1 may hinder XST clustering optimizations.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <pcie_7x_v1_10_pipe_clock> synthesized.

Synthesizing Unit <pcie_7x_v1_10>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd".
        CFG_VEND_ID = "0001000011101110"
        CFG_DEV_ID = "0110000000100100"
        CFG_REV_ID = "00000000"
        CFG_SUBSYS_VEND_ID = "0001000011101110"
        CFG_SUBSYS_ID = "0000000000000111"
        ALLOW_X8_GEN2 = "FALSE"
        PIPE_PIPELINE_STAGES = 1
        AER_BASE_PTR = "000000000000"
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_MULTIHEADER = "FALSE"
        AER_CAP_NEXTPTR = "000000000000"
        AER_CAP_OPTIONAL_ERR_SUPPORT = "000000000000000000000000"
        AER_CAP_ON = "FALSE"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "FALSE"
        BAR0 = "11111111111111110000000000000000"
        BAR1 = "00000000000000000000000000000000"
        BAR2 = "00000000000000000000000000000000"
        BAR3 = "00000000000000000000000000000000"
        BAR4 = "00000000000000000000000000000000"
        BAR5 = "00000000000000000000000000000000"
        C_DATA_WIDTH = 64
        CARDBUS_CIS_POINTER = "00000000000000000000000000000000"
        CLASS_CODE = "000001010000000000000000"
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = "0010"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEV_CAP2_ARI_FORWARDING_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED = "FALSE"
        DEV_CAP2_CAS128_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_TPH_COMPLETER_SUPPORTED = "00000000"
        DEV_CONTROL_EXT_TAG_DEFAULT = "FALSE"
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_RX_POISONED_RESP = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DSN_BASE_PTR = "000100000000"
        DSN_CAP_NEXTPTR = "000000000000"
        DSN_CAP_ON = "TRUE"
        ENABLE_MSG_ROUTE = "00000000000"
        ENABLE_RX_TD_ECRC_TRIM = "TRUE"
        EXPANSION_ROM = "00000000000000000000000000000000"
        EXT_CFG_CAP_PTR = "00111111"
        EXT_CFG_XP_CAP_PTR = "001111111111"
        HEADER_TYPE = "00000000"
        INTERRUPT_PIN = "0001"
        LAST_CONFIG_DWORD = "001111111111"
        LINK_CAP_ASPM_OPTIONALITY = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = "0010"
        LINK_CAP_MAX_LINK_SPEED_int = 2
        LINK_CAP_MAX_LINK_WIDTH = "00000100"
        LINK_CAP_MAX_LINK_WIDTH_int = 4
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = "0010"
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = "0000000000000000"
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = "0000000000000000"
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = "00000100"
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = "0000"
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = "0000"
        MSIX_CAP_TABLE_SIZE = "0000"
        PCIE_CAP_DEVICE_PORT_TYPE = "0000"
        PCIE_CAP_NEXTPTR = "00000000"
        PM_CAP_DSI = "FALSE"
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_NEXTPTR = "01001000"
        PM_CAP_PMESUPPORT = "00001111"
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA_SCALE0 = "0000"
        PM_DATA_SCALE1 = "0000"
        PM_DATA_SCALE2 = "0000"
        PM_DATA_SCALE3 = "0000"
        PM_DATA_SCALE4 = "0000"
        PM_DATA_SCALE5 = "0000"
        PM_DATA_SCALE6 = "0000"
        PM_DATA_SCALE7 = "0000"
        PM_DATA0 = "00000000"
        PM_DATA1 = "00000000"
        PM_DATA2 = "00000000"
        PM_DATA3 = "00000000"
        PM_DATA4 = "00000000"
        PM_DATA5 = "00000000"
        PM_DATA6 = "00000000"
        PM_DATA7 = "00000000"
        RBAR_BASE_PTR = "000000000000"
        RBAR_CAP_CONTROL_ENCODEDBAR0 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR1 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR2 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR3 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR4 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR5 = "00000000"
        RBAR_CAP_INDEX0 = "0000"
        RBAR_CAP_INDEX1 = "0000"
        RBAR_CAP_INDEX2 = "0000"
        RBAR_CAP_INDEX3 = "0000"
        RBAR_CAP_INDEX4 = "0000"
        RBAR_CAP_INDEX5 = "0000"
        RBAR_CAP_ON = "FALSE"
        RBAR_CAP_SUP0 = "00000000000000000001"
        RBAR_CAP_SUP1 = "00000000000000000001"
        RBAR_CAP_SUP2 = "00000000000000000001"
        RBAR_CAP_SUP3 = "00000000000000000001"
        RBAR_CAP_SUP4 = "00000000000000000001"
        RBAR_CAP_SUP5 = "00000000000000000001"
        RBAR_NUM = "0000"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        REF_CLK_FREQ = 0
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        TRN_NP_FC = "TRUE"
        TRN_DW = "FALSE"
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_ATOMIC = "FALSE"
        UR_INV_REQ = "TRUE"
        UR_PRS_RESPONSE = "TRUE"
        USER_CLK_FREQ = 3
        USER_CLK2_DIV2 = "FALSE"
        VC_BASE_PTR = "000000000000"
        VC_CAP_NEXTPTR = "000000000000"
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = "111111111111"
        VC0_TOTAL_CREDITS_CD = 973
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_NPD = 24
        VC0_TOTAL_CREDITS_PD = 949
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 30
        VSEC_BASE_PTR = "000000000000"
        VSEC_CAP_NEXTPTR = "000000000000"
        VSEC_CAP_ON = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DNSTREAM_LINK_NUM = "00000000"
        DSN_CAP_ID = "0000000000000011"
        DSN_CAP_VERSION = "0001"
        ENTER_RVRY_EI_L0 = "TRUE"
        INFER_EI = "00000000"
        IS_SWITCH = "FALSE"
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_RSVD_23 = 0
        LINK_CONTROL_RCB = 0
        MSI_BASE_PTR = "01001000"
        MSI_CAP_ID = "00000101"
        MSI_CAP_NEXTPTR = "01100000"
        MSIX_BASE_PTR = "10011100"
        MSIX_CAP_ID = "00010001"
        MSIX_CAP_NEXTPTR = "00000000"
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 255
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = "01100000"
        PCIE_CAP_CAPABILITY_ID = "00010000"
        PCIE_CAP_CAPABILITY_VERSION = "0010"
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PCIE_EXT_CLK = "TRUE"
        PM_BASE_PTR = "01000000"
        PM_CAP_AUXCURRENT = 0
        PM_CAP_ID = "00000001"
        PM_CAP_ON = "TRUE"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_B2B3 = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        SELECT_DLL_IF = "FALSE"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = "0000000000000000"
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = "00000000"
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = "00000000"
        SPARE_BYTE1 = "00000000"
        SPARE_BYTE2 = "00000000"
        SPARE_BYTE3 = "00000000"
        SPARE_WORD0 = "00000000000000000000000000000000"
        SPARE_WORD1 = "00000000000000000000000000000000"
        SPARE_WORD2 = "00000000000000000000000000000000"
        SPARE_WORD3 = "00000000000000000000000000000000"
        TL_RBYPASS = "FALSE"
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        CFG_ECRC_ERR_CPLSTAT = 0
        CAPABILITIES_PTR = "01000000"
        CRM_MODULE_RSTS = "00000000"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        VC_CAP_ID = "0000000000000010"
        VC_CAP_VERSION = "0001"
        VSEC_CAP_HDR_ID = "0001001000110100"
        VSEC_CAP_HDR_LENGTH = "000000011000"
        VSEC_CAP_HDR_REVISION = "0001"
        VSEC_CAP_ID = "0000000000001011"
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_VERSION = "0001"
        DISABLE_ERR_MSG = "FALSE"
        DISABLE_LOCKED_FILTER = "FALSE"
        DISABLE_PPM_FILTER = "FALSE"
        ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED = "FALSE"
        INTERRUPT_STAT_AUTO = "TRUE"
        MPS_FORCE = "FALSE"
        PM_ASPML0S_TIMEOUT = "0000000000000000"
        PM_ASPML0S_TIMEOUT_EN = "FALSE"
        PM_ASPML0S_TIMEOUT_FUNC = 0
        PM_ASPM_FASTEXIT = "FALSE"
        PM_MF = "FALSE"
        RP_AUTO_SPD = "0001"
        RP_AUTO_SPD_LOOPCNT = "00011111"
        SIM_VERSION = "1.0"
        SSL_MESSAGE_AUTO = "FALSE"
        TECRC_EP_INV = "FALSE"
        UR_CFG1 = "TRUE"
        USE_RID_PINS = "FALSE"
        DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED = "FALSE"
        DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED = "FALSE"
        DEV_CAP2_LTR_MECHANISM_SUPPORTED = "FALSE"
        DEV_CAP2_MAX_ENDEND_TLP_PREFIXES = "0000"
        DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING = "FALSE"
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        AER_CAP_ID = "0000000000000001"
        AER_CAP_VERSION = "0001"
        RBAR_CAP_ID = "0000000000010101"
        RBAR_CAP_NEXTPTR = "000000000000"
        RBAR_CAP_VERSION = "0001"
        PCIE_USE_MODE = "3.0"
        PCIE_GT_DEVICE = "GTX"
        PCIE_CHAN_BOND = 0
        PCIE_PLL_SEL = "CPLL"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
WARNING:Xst:647 - Input <cfg_err_acs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_pm_send_pme_to> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <drp_do> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_transaction_addr> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control_max_payload> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control_max_read_req> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_status_current_speed> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_status_negotiated_width> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_control_aspm_control> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control2_cpl_timeout_val> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_vec_a> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_vec_b> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_vec_c> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <trn_rdllp_data> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <trn_rdllp_src_rdy> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <pl_dbg_vec> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <drp_rdy> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <lnk_clk_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_msg_received_pme_to> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_msg_received_unlock> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_pm_rcv_as_req_l1_n> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_pm_rcv_enter_l1_n> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_pm_rcv_enter_l23_n> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_pm_rcv_req_ack_n> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_transaction> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_transaction_type> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_command_io_enable> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_command_mem_enable> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_command_bus_master_enable> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_command_interrupt_disable> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_command_serr_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_status_corr_err_detected> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_status_non_fatal_err_detected> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_status_fatal_err_detected> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_status_ur_detected> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control_corr_err_reporting_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control_non_fatal_reporting_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control_fatal_err_reporting_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control_ur_err_reporting_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control_enable_ro> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control_ext_tag_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control_phantom_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control_aux_power_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control_no_snoop_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_status_link_training> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_status_dll_active> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_status_bandwidth_status> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_status_auto_bandwidth_status> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_control_rcb> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_control_link_disable> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_control_retrain_link> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_control_common_clock> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_control_extended_sync> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_control_clock_pm_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_control_hw_auto_width_dis> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_control_bandwidth_int_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_link_control_auto_bandwidth_int_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control2_cpl_timeout_dis> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control2_ari_forward_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control2_atomic_requester_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control2_atomic_egress_block> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control2_ido_req_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control2_ido_cpl_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control2_ltr_en> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <cfg_dev_control2_tlp_prefix_block> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_sclr_a> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_sclr_b> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_sclr_c> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_sclr_d> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_sclr_e> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_sclr_f> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_sclr_g> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_sclr_h> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_sclr_i> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_sclr_j> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10.vhd" line 1856: Output port <dbg_sclr_k> of the instance <pcie_top_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <pl_received_hot_rst_q>.
    Found 1-bit register for signal <user_lnk_up_int>.
    Found 1-bit register for signal <user_lnk_up_d>.
    Found 1-bit register for signal <user_reset_out>.
    Found 1-bit register for signal <bridge_reset_int>.
    Found 1-bit register for signal <bridge_reset_d>.
    Found 1-bit register for signal <pl_phy_lnk_up_q>.
    Found 1-bit register for signal <user_reset_int>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pcie_7x_v1_10> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pcie_top>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd".
        C_DATA_WIDTH = 64
        C_REM_WIDTH = 1
        PIPE_PIPELINE_STAGES = 1
        AER_BASE_PTR = "000000000000"
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = "0000000000000001"
        AER_CAP_MULTIHEADER = "FALSE"
        AER_CAP_NEXTPTR = "000000000000"
        AER_CAP_ON = "FALSE"
        AER_CAP_OPTIONAL_ERR_SUPPORT = "000000000000000000000000"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "FALSE"
        AER_CAP_VERSION = "0001"
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = "11111111111111110000000000000000"
        BAR1 = "00000000000000000000000000000000"
        BAR2 = "00000000000000000000000000000000"
        BAR3 = "00000000000000000000000000000000"
        BAR4 = "00000000000000000000000000000000"
        BAR5 = "00000000000000000000000000000000"
        CAPABILITIES_PTR = "01000000"
        CARDBUS_CIS_POINTER = "00000000000000000000000000000000"
        CFG_ECRC_ERR_CPLSTAT = 0
        CLASS_CODE = "000001010000000000000000"
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = "0010"
        CRM_MODULE_RSTS = "00000000"
        DEV_CAP2_ARI_FORWARDING_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED = "FALSE"
        DEV_CAP2_CAS128_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED = "FALSE"
        DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED = "FALSE"
        DEV_CAP2_LTR_MECHANISM_SUPPORTED = "FALSE"
        DEV_CAP2_MAX_ENDEND_TLP_PREFIXES = "0000"
        DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING = "FALSE"
        DEV_CAP2_TPH_COMPLETER_SUPPORTED = "00000000"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DEV_CONTROL_EXT_TAG_DEFAULT = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ERR_MSG = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_LOCKED_FILTER = "FALSE"
        DISABLE_PPM_FILTER = "FALSE"
        DISABLE_RX_POISONED_RESP = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DNSTREAM_LINK_NUM = "00000000"
        DSN_BASE_PTR = "000100000000"
        DSN_CAP_ID = "0000000000000011"
        DSN_CAP_NEXTPTR = "000000000000"
        DSN_CAP_ON = "TRUE"
        DSN_CAP_VERSION = "0001"
        ENABLE_MSG_ROUTE = "00000000000"
        ENABLE_RX_TD_ECRC_TRIM = "TRUE"
        ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED = "FALSE"
        ENTER_RVRY_EI_L0 = "TRUE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        EXPANSION_ROM = "00000000000000000000000000000000"
        EXT_CFG_CAP_PTR = "00111111"
        EXT_CFG_XP_CAP_PTR = "001111111111"
        HEADER_TYPE = "00000000"
        INFER_EI = "00000000"
        INTERRUPT_PIN = "00000001"
        INTERRUPT_STAT_AUTO = "TRUE"
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = "001111111111"
        LINK_CAP_ASPM_OPTIONALITY = "FALSE"
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = "0010"
        LINK_CAP_MAX_LINK_SPEED_int = 2
        LINK_CAP_MAX_LINK_WIDTH = "00000100"
        LINK_CAP_MAX_LINK_WIDTH_int = 4
        LINK_CAP_RSVD_23 = 0
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CONTROL_RCB = 0
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = "0010"
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = "0000000000000000"
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = "0000000000000000"
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = "00000100"
        MPS_FORCE = "FALSE"
        MSIX_BASE_PTR = "10011100"
        MSIX_CAP_ID = "00010001"
        MSIX_CAP_NEXTPTR = "00000000"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = "00000000000000000000000000000"
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = "00000000000000000000000000000"
        MSIX_CAP_TABLE_SIZE = "00000000000"
        MSI_BASE_PTR = "01001000"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSI_CAP_ID = "00000101"
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_NEXTPTR = "01100000"
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 255
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = "01100000"
        PCIE_CAP_CAPABILITY_ID = "00010000"
        PCIE_CAP_CAPABILITY_VERSION = "0010"
        PCIE_CAP_DEVICE_PORT_TYPE = "0000"
        PCIE_CAP_NEXTPTR = "00000000"
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_ASPML0S_TIMEOUT = "0000000000000000"
        PM_ASPML0S_TIMEOUT_EN = "FALSE"
        PM_ASPML0S_TIMEOUT_FUNC = 0
        PM_ASPM_FASTEXIT = "FALSE"
        PM_BASE_PTR = "01000000"
        PM_CAP_AUXCURRENT = 0
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_DSI = "FALSE"
        PM_CAP_ID = "00000001"
        PM_CAP_NEXTPTR = "01001000"
        PM_CAP_ON = "TRUE"
        PM_CAP_PMESUPPORT = "00001111"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_B2B3 = "FALSE"
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA0 = "00000000"
        PM_DATA1 = "00000000"
        PM_DATA2 = "00000000"
        PM_DATA3 = "00000000"
        PM_DATA4 = "00000000"
        PM_DATA5 = "00000000"
        PM_DATA6 = "00000000"
        PM_DATA7 = "00000000"
        PM_DATA_SCALE0 = "0000"
        PM_DATA_SCALE1 = "0000"
        PM_DATA_SCALE2 = "0000"
        PM_DATA_SCALE3 = "0000"
        PM_DATA_SCALE4 = "0000"
        PM_DATA_SCALE5 = "0000"
        PM_DATA_SCALE6 = "0000"
        PM_DATA_SCALE7 = "0000"
        PM_MF = "FALSE"
        RBAR_BASE_PTR = "000000000000"
        RBAR_CAP_CONTROL_ENCODEDBAR0 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR1 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR2 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR3 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR4 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR5 = "00000000"
        RBAR_CAP_ID = "0000000000010101"
        RBAR_CAP_INDEX0 = "0000"
        RBAR_CAP_INDEX1 = "0000"
        RBAR_CAP_INDEX2 = "0000"
        RBAR_CAP_INDEX3 = "0000"
        RBAR_CAP_INDEX4 = "0000"
        RBAR_CAP_INDEX5 = "0000"
        RBAR_CAP_NEXTPTR = "000000000000"
        RBAR_CAP_ON = "FALSE"
        RBAR_CAP_SUP0 = "00000000000000000000000000000001"
        RBAR_CAP_SUP1 = "00000000000000000000000000000001"
        RBAR_CAP_SUP2 = "00000000000000000000000000000001"
        RBAR_CAP_SUP3 = "00000000000000000000000000000001"
        RBAR_CAP_SUP4 = "00000000000000000000000000000001"
        RBAR_CAP_SUP5 = "00000000000000000000000000000001"
        RBAR_CAP_VERSION = "0001"
        RBAR_NUM = "0000"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        RP_AUTO_SPD = "0001"
        RP_AUTO_SPD_LOOPCNT = "00011111"
        SELECT_DLL_IF = "FALSE"
        SIM_VERSION = "1.0"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = "0000000000000000"
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = "00000000"
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = "00000000"
        SPARE_BYTE1 = "00000000"
        SPARE_BYTE2 = "00000000"
        SPARE_BYTE3 = "00000000"
        SPARE_WORD0 = "00000000000000000000000000000000"
        SPARE_WORD1 = "00000000000000000000000000000000"
        SPARE_WORD2 = "00000000000000000000000000000000"
        SPARE_WORD3 = "00000000000000000000000000000000"
        SSL_MESSAGE_AUTO = "FALSE"
        TECRC_EP_INV = "FALSE"
        TL_RBYPASS = "FALSE"
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        TRN_DW = "FALSE"
        TRN_NP_FC = "TRUE"
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_ATOMIC = "FALSE"
        UR_CFG1 = "TRUE"
        UR_INV_REQ = "TRUE"
        UR_PRS_RESPONSE = "TRUE"
        USER_CLK2_DIV2 = "FALSE"
        USER_CLK_FREQ = 3
        USE_RID_PINS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = "0111111111111"
        VC0_TOTAL_CREDITS_CD = 973
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPD = 24
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 949
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 30
        VC_BASE_PTR = "000000000000"
        VC_CAP_ID = "0000000000000010"
        VC_CAP_NEXTPTR = "000000000000"
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC_CAP_VERSION = "0001"
        VSEC_BASE_PTR = "000000000000"
        VSEC_CAP_HDR_ID = "0001001000110100"
        VSEC_CAP_HDR_LENGTH = "000000011000"
        VSEC_CAP_HDR_REVISION = "0001"
        VSEC_CAP_ID = "0000000000001011"
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_NEXTPTR = "000000000000"
        VSEC_CAP_ON = "FALSE"
        VSEC_CAP_VERSION = "0001"
WARNING:Xst:647 - Input <cfg_err_acs_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2248: Output port <np_counter> of the instance <axi_basic_top_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <pl2_rx_pm_state> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <ll2_link_status> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <tl2_err_hdr> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <xil_unconn_out> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <trn_tdllp_dst_rdy> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <ll2_tfc_init1_seq> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <ll2_tfc_init2_seq> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <pl2_suspend_ok> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <pl2_recovery> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <pl2_rx_elec_idle> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <pl2_l0_req> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <ll2_suspend_ok> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <ll2_tx_idle> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <tl2_ppm_suspend_ok> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <tl2_aspm_suspend_req> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <tl2_aspm_suspend_credit_check_ok> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <pl2_link_up> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <pl2_receiver_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <ll2_receiver_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <ll2_protocol_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <ll2_bad_tlp_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <ll2_bad_dllp_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <ll2_replay_ro_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <ll2_replay_to_err> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <tl2_err_malformed> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <tl2_err_rxoverflow> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <tl2_err_fcpe> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <pipe_tx_reset> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 2352: Output port <pmv_out> of the instance <pcie_7x_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 3088: Output port <pipe_tx_reset_o> of the instance <pcie_pipe_pipeline_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_top.vhd" line 3088: Output port <pipe_tx_swing_o> of the instance <pcie_pipe_pipeline_i> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <cfg_device_number_d>.
    Found 3-bit register for signal <cfg_function_number_d>.
    Found 8-bit register for signal <cfg_bus_number_d>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <pcie_7x_v1_10_pcie_top> synthesized.

Synthesizing Unit <pcie_7x_v1_10_axi_basic_top>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_top.vhd".
        C_DATA_WIDTH = 64
        C_FAMILY = "X7"
        C_ROOT_PORT = false
        C_PM_PRIORITY = false
        TCQ = 1
        C_REM_WIDTH = 1
    Summary:
	no macro.
Unit <pcie_7x_v1_10_axi_basic_top> synthesized.

Synthesizing Unit <pcie_7x_v1_10_axi_basic_rx>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_rx.vhd".
        C_DATA_WIDTH = 64
        C_FAMILY = "X7"
        C_ROOT_PORT = false
        C_PM_PRIORITY = false
        TCQ = 1
        C_REM_WIDTH = 1
    Summary:
	no macro.
Unit <pcie_7x_v1_10_axi_basic_rx> synthesized.

Synthesizing Unit <pcie_7x_v1_10_axi_basic_rx_pipeline>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_rx_pipeline.vhd".
        C_DATA_WIDTH = 64
        C_FAMILY = "X7"
        TCQ = 1
        C_REM_WIDTH = 1
    Found 1-bit register for signal <trn_rsof_prev>.
    Found 1-bit register for signal <trn_rrem_prev>.
    Found 1-bit register for signal <trn_rsrc_rdy_prev>.
    Found 7-bit register for signal <trn_rbar_hit_prev>.
    Found 1-bit register for signal <trn_rerrfwd_prev>.
    Found 1-bit register for signal <trn_recrc_err_prev>.
    Found 1-bit register for signal <trn_reof_prev>.
    Found 1-bit register for signal <trn_rsrc_dsc_prev>.
    Found 64-bit register for signal <m_axis_rx_tdata_xhdl0>.
    Found 1-bit register for signal <data_prev>.
    Found 1-bit register for signal <m_axis_rx_tvalid_xhdl2>.
    Found 1-bit register for signal <reg_tlast>.
    Found 8-bit register for signal <reg_tkeep>.
    Found 22-bit register for signal <m_axis_rx_tuser_xhdl1>.
    Found 1-bit register for signal <trn_rdst_rdy_xhdl4>.
    Found 1-bit register for signal <null_mux_sel>.
    Found 1-bit register for signal <trn_in_packet>.
    Found 1-bit register for signal <reg_dsc_detect>.
    Found 1-bit register for signal <trn_rsrc_dsc_d>.
    Found 64-bit register for signal <trn_rd_prev>.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <pcie_7x_v1_10_axi_basic_rx_pipeline> synthesized.

Synthesizing Unit <pcie_7x_v1_10_axi_basic_rx_null_gen>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_rx_null_gen.vhd".
        C_DATA_WIDTH = 64
        TCQ = 1
WARNING:Xst:647 - Input <M_AXIS_RX_TDATA<14:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXIS_RX_TDATA<28:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXIS_RX_TDATA<63:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXIS_RX_TUSER<20:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_AXIS_RX_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <reg_pkt_len_counter>.
    Found 1-bit register for signal <cur_state>.
    Found 12-bit adder for signal <new_pkt_len> created at line 279.
    Found 12-bit subtractor for signal <pkt_len_counter_dec> created at line 132.
    Found 12-bit comparator lessequal for signal <n0009> created at line 287
    Found 12-bit comparator lessequal for signal <n0032> created at line 412
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <pcie_7x_v1_10_axi_basic_rx_null_gen> synthesized.

Synthesizing Unit <pcie_7x_v1_10_axi_basic_tx>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_tx.vhd".
        C_DATA_WIDTH = 64
        C_FAMILY = "X7"
        C_ROOT_PORT = false
        C_PM_PRIORITY = false
        TCQ = 1
        C_REM_WIDTH = 1
    Summary:
	no macro.
Unit <pcie_7x_v1_10_axi_basic_tx> synthesized.

Synthesizing Unit <pcie_7x_v1_10_axi_basic_tx_pipeline>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_tx_pipeline.vhd".
        C_DATA_WIDTH = 64
        C_PM_PRIORITY = false
        TCQ = 1
        C_REM_WIDTH = 1
    Found 1-bit register for signal <axi_in_packet>.
    Found 1-bit register for signal <reg_disable_trn>.
    Found 64-bit register for signal <reg_tdata>.
    Found 1-bit register for signal <reg_tvalid>.
    Found 1-bit register for signal <reg_tkeep<7>>.
    Found 1-bit register for signal <reg_tlast>.
    Found 4-bit register for signal <reg_tuser>.
    Found 1-bit register for signal <reg_tsrc_rdy>.
    Found 1-bit register for signal <trn_in_packet>.
    Summary:
	inferred  75 D-type flip-flop(s).
Unit <pcie_7x_v1_10_axi_basic_tx_pipeline> synthesized.

Synthesizing Unit <pcie_7x_v1_10_axi_basic_tx_thrtl_ctl>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_axi_basic_tx_thrtl_ctl.vhd".
        C_DATA_WIDTH = 64
        C_FAMILY = "X7"
        C_ROOT_PORT = false
        TCQ = 1
WARNING:Xst:647 - Input <S_AXIS_TX_TDATA<14:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXIS_TX_TDATA<28:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXIS_TX_TDATA<63:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXIS_TX_TUSER<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CFG_PMCSR_POWERSTATE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TRN_RDLLP_DATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CFG_PM_SEND_PME_TO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TRN_RDLLP_SRC_RDY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <tbuf_av_min_thrtl>.
    Found 1-bit register for signal <tbuf_av_gap_thrtl>.
    Found 3-bit register for signal <tbuf_gap_cnt>.
    Found 6-bit register for signal <tbuf_av_d>.
    Found 1-bit register for signal <tcfg_req_thrtl>.
    Found 1-bit register for signal <trn_tcfg_req_d>.
    Found 1-bit register for signal <trn_tdst_rdy_d>.
    Found 1-bit register for signal <reg_tcfg_gnt>.
    Found 2-bit register for signal <tcfg_req_cnt>.
    Found 1-bit register for signal <tcfg_gnt_pending>.
    Found 1-bit register for signal <ppm_L1_thrtl>.
    Found 3-bit register for signal <cfg_pcie_link_state_d>.
    Found 1-bit register for signal <reg_to_turnoff>.
    Found 1-bit register for signal <reg_turnoff_ok>.
    Found 1-bit register for signal <ppm_L23_thrtl>.
    Found 1-bit register for signal <cfg_turnoff_ok_pending>.
    Found 1-bit register for signal <reg_axi_in_pkt>.
    Found 1-bit register for signal <CUR_STATE_A>.
    Found 1-bit register for signal <tready_thrtl_xhdl1>.
    Found 1-bit register for signal <reg_tx_ecrc_pkt>.
    Found 1-bit register for signal <lnk_up_thrtl>.
    Found 14-bit adder for signal <packet_len> created at line 715.
    Found 3-bit subtractor for signal <GND_25_o_GND_25_o_sub_8_OUT<2:0>> created at line 355.
    Found 2-bit subtractor for signal <GND_25_o_GND_25_o_sub_17_OUT<1:0>> created at line 403.
    Found 6-bit comparator lessequal for signal <n0008> created at line 289
    Found 6-bit comparator lessequal for signal <n0012> created at line 321
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <pcie_7x_v1_10_axi_basic_tx_thrtl_ctl> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pcie_7x>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_7x.vhd".
        C_DATA_WIDTH = 64
        C_REM_WIDTH = 1
        AER_BASE_PTR = "000000000000"
        AER_CAP_ECRC_CHECK_CAPABLE = "FALSE"
        AER_CAP_ECRC_GEN_CAPABLE = "FALSE"
        AER_CAP_ID = "0000000000000001"
        AER_CAP_MULTIHEADER = "FALSE"
        AER_CAP_NEXTPTR = "000000000000"
        AER_CAP_ON = "FALSE"
        AER_CAP_OPTIONAL_ERR_SUPPORT = "000000000000000000000000"
        AER_CAP_PERMIT_ROOTERR_UPDATE = "FALSE"
        AER_CAP_VERSION = "0001"
        ALLOW_X8_GEN2 = "FALSE"
        BAR0 = "11111111111111110000000000000000"
        BAR1 = "00000000000000000000000000000000"
        BAR2 = "00000000000000000000000000000000"
        BAR3 = "00000000000000000000000000000000"
        BAR4 = "00000000000000000000000000000000"
        BAR5 = "00000000000000000000000000000000"
        CAPABILITIES_PTR = "01000000"
        CARDBUS_CIS_POINTER = "00000000000000000000000000000000"
        CFG_ECRC_ERR_CPLSTAT = 0
        CLASS_CODE = "000001010000000000000000"
        CMD_INTX_IMPLEMENTED = "TRUE"
        CPL_TIMEOUT_DISABLE_SUPPORTED = "FALSE"
        CPL_TIMEOUT_RANGES_SUPPORTED = "0010"
        CRM_MODULE_RSTS = "00000000"
        DEV_CAP2_ARI_FORWARDING_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED = "FALSE"
        DEV_CAP2_CAS128_COMPLETER_SUPPORTED = "FALSE"
        DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED = "FALSE"
        DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED = "FALSE"
        DEV_CAP2_LTR_MECHANISM_SUPPORTED = "FALSE"
        DEV_CAP2_MAX_ENDEND_TLP_PREFIXES = "0000"
        DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING = "FALSE"
        DEV_CAP2_TPH_COMPLETER_SUPPORTED = "00000000"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE = "TRUE"
        DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE = "TRUE"
        DEV_CAP_ENDPOINT_L0S_LATENCY = 0
        DEV_CAP_ENDPOINT_L1_LATENCY = 7
        DEV_CAP_EXT_TAG_SUPPORTED = "FALSE"
        DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT = 0
        DEV_CAP_ROLE_BASED_ERROR = "TRUE"
        DEV_CAP_RSVD_14_12 = 0
        DEV_CAP_RSVD_17_16 = 0
        DEV_CAP_RSVD_31_29 = 0
        DEV_CONTROL_AUX_POWER_SUPPORTED = "FALSE"
        DEV_CONTROL_EXT_TAG_DEFAULT = "FALSE"
        DISABLE_ASPM_L1_TIMER = "FALSE"
        DISABLE_BAR_FILTERING = "FALSE"
        DISABLE_ERR_MSG = "FALSE"
        DISABLE_ID_CHECK = "FALSE"
        DISABLE_LANE_REVERSAL = "TRUE"
        DISABLE_LOCKED_FILTER = "FALSE"
        DISABLE_PPM_FILTER = "FALSE"
        DISABLE_RX_POISONED_RESP = "FALSE"
        DISABLE_RX_TC_FILTER = "FALSE"
        DISABLE_SCRAMBLING = "FALSE"
        DNSTREAM_LINK_NUM = "00000000"
        DSN_BASE_PTR = "000100000000"
        DSN_CAP_ID = "0000000000000011"
        DSN_CAP_NEXTPTR = "000000000000"
        DSN_CAP_ON = "TRUE"
        DSN_CAP_VERSION = "0001"
        ENABLE_MSG_ROUTE = "00000000000"
        ENABLE_RX_TD_ECRC_TRIM = "TRUE"
        ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED = "FALSE"
        ENTER_RVRY_EI_L0 = "TRUE"
        EXIT_LOOPBACK_ON_EI = "TRUE"
        EXPANSION_ROM = "00000000000000000000000000000000"
        EXT_CFG_CAP_PTR = "00111111"
        EXT_CFG_XP_CAP_PTR = "001111111111"
        HEADER_TYPE = "00000000"
        INFER_EI = "00000000"
        INTERRUPT_PIN = "00000001"
        INTERRUPT_STAT_AUTO = "TRUE"
        IS_SWITCH = "FALSE"
        LAST_CONFIG_DWORD = "001111111111"
        LINK_CAP_ASPM_OPTIONALITY = "FALSE"
        LINK_CAP_ASPM_SUPPORT = 1
        LINK_CAP_CLOCK_POWER_MANAGEMENT = "FALSE"
        LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP = "FALSE"
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L0S_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN1 = 7
        LINK_CAP_L1_EXIT_LATENCY_GEN2 = 7
        LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP = "FALSE"
        LINK_CAP_MAX_LINK_SPEED = "0010"
        LINK_CAP_MAX_LINK_SPEED_int = 2
        LINK_CAP_MAX_LINK_WIDTH = "00000100"
        LINK_CAP_MAX_LINK_WIDTH_int = 4
        LINK_CAP_RSVD_23 = 0
        LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE = "FALSE"
        LINK_CONTROL_RCB = 0
        LINK_CTRL2_DEEMPHASIS = "FALSE"
        LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE = "FALSE"
        LINK_CTRL2_TARGET_LINK_SPEED = "0010"
        LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE"
        LL_ACK_TIMEOUT = "0000000000000000"
        LL_ACK_TIMEOUT_EN = "FALSE"
        LL_ACK_TIMEOUT_FUNC = 0
        LL_REPLAY_TIMEOUT = "0000000000000000"
        LL_REPLAY_TIMEOUT_EN = "FALSE"
        LL_REPLAY_TIMEOUT_FUNC = 1
        LTSSM_MAX_LINK_WIDTH = "00000100"
        MPS_FORCE = "FALSE"
        MSIX_BASE_PTR = "10011100"
        MSIX_CAP_ID = "00010001"
        MSIX_CAP_NEXTPTR = "00000000"
        MSIX_CAP_ON = "FALSE"
        MSIX_CAP_PBA_BIR = 0
        MSIX_CAP_PBA_OFFSET = "00000000000000000000000000000"
        MSIX_CAP_TABLE_BIR = 0
        MSIX_CAP_TABLE_OFFSET = "00000000000000000000000000000"
        MSIX_CAP_TABLE_SIZE = "00000000000"
        MSI_BASE_PTR = "01001000"
        MSI_CAP_64_BIT_ADDR_CAPABLE = "TRUE"
        MSI_CAP_ID = "00000101"
        MSI_CAP_MULTIMSGCAP = 0
        MSI_CAP_MULTIMSG_EXTENSION = 0
        MSI_CAP_NEXTPTR = "01100000"
        MSI_CAP_ON = "TRUE"
        MSI_CAP_PER_VECTOR_MASKING_CAPABLE = "FALSE"
        N_FTS_COMCLK_GEN1 = 255
        N_FTS_COMCLK_GEN2 = 255
        N_FTS_GEN1 = 255
        N_FTS_GEN2 = 255
        PCIE_BASE_PTR = "01100000"
        PCIE_CAP_CAPABILITY_ID = "00010000"
        PCIE_CAP_CAPABILITY_VERSION = "0010"
        PCIE_CAP_DEVICE_PORT_TYPE = "0000"
        PCIE_CAP_NEXTPTR = "00000000"
        PCIE_CAP_ON = "TRUE"
        PCIE_CAP_RSVD_15_14 = 0
        PCIE_CAP_SLOT_IMPLEMENTED = "FALSE"
        PCIE_REVISION = 2
        PL_AUTO_CONFIG = 0
        PL_FAST_TRAIN = "FALSE"
        PM_ASPML0S_TIMEOUT = "0000000000000000"
        PM_ASPML0S_TIMEOUT_EN = "FALSE"
        PM_ASPML0S_TIMEOUT_FUNC = 0
        PM_ASPM_FASTEXIT = "FALSE"
        PM_BASE_PTR = "01000000"
        PM_CAP_AUXCURRENT = 0
        PM_CAP_D1SUPPORT = "FALSE"
        PM_CAP_D2SUPPORT = "FALSE"
        PM_CAP_DSI = "FALSE"
        PM_CAP_ID = "00000001"
        PM_CAP_NEXTPTR = "01001000"
        PM_CAP_ON = "TRUE"
        PM_CAP_PMESUPPORT = "00001111"
        PM_CAP_PME_CLOCK = "FALSE"
        PM_CAP_RSVD_04 = 0
        PM_CAP_VERSION = 3
        PM_CSR_B2B3 = "FALSE"
        PM_CSR_BPCCEN = "FALSE"
        PM_CSR_NOSOFTRST = "TRUE"
        PM_DATA0 = "00000000"
        PM_DATA1 = "00000000"
        PM_DATA2 = "00000000"
        PM_DATA3 = "00000000"
        PM_DATA4 = "00000000"
        PM_DATA5 = "00000000"
        PM_DATA6 = "00000000"
        PM_DATA7 = "00000000"
        PM_DATA_SCALE0 = "0000"
        PM_DATA_SCALE1 = "0000"
        PM_DATA_SCALE2 = "0000"
        PM_DATA_SCALE3 = "0000"
        PM_DATA_SCALE4 = "0000"
        PM_DATA_SCALE5 = "0000"
        PM_DATA_SCALE6 = "0000"
        PM_DATA_SCALE7 = "0000"
        PM_MF = "FALSE"
        RBAR_BASE_PTR = "000000000000"
        RBAR_CAP_CONTROL_ENCODEDBAR0 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR1 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR2 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR3 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR4 = "00000000"
        RBAR_CAP_CONTROL_ENCODEDBAR5 = "00000000"
        RBAR_CAP_ID = "0000000000010101"
        RBAR_CAP_INDEX0 = "0000"
        RBAR_CAP_INDEX1 = "0000"
        RBAR_CAP_INDEX2 = "0000"
        RBAR_CAP_INDEX3 = "0000"
        RBAR_CAP_INDEX4 = "0000"
        RBAR_CAP_INDEX5 = "0000"
        RBAR_CAP_NEXTPTR = "000000000000"
        RBAR_CAP_ON = "FALSE"
        RBAR_CAP_SUP0 = "00000000000000000000000000000001"
        RBAR_CAP_SUP1 = "00000000000000000000000000000001"
        RBAR_CAP_SUP2 = "00000000000000000000000000000001"
        RBAR_CAP_SUP3 = "00000000000000000000000000000001"
        RBAR_CAP_SUP4 = "00000000000000000000000000000001"
        RBAR_CAP_SUP5 = "00000000000000000000000000000001"
        RBAR_CAP_VERSION = "0001"
        RBAR_NUM = "0000"
        RECRC_CHK = 0
        RECRC_CHK_TRIM = "FALSE"
        ROOT_CAP_CRS_SW_VISIBILITY = "FALSE"
        RP_AUTO_SPD = "0001"
        RP_AUTO_SPD_LOOPCNT = "00011111"
        SELECT_DLL_IF = "FALSE"
        SIM_VERSION = "1.0"
        SLOT_CAP_ATT_BUTTON_PRESENT = "FALSE"
        SLOT_CAP_ATT_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_ELEC_INTERLOCK_PRESENT = "FALSE"
        SLOT_CAP_HOTPLUG_CAPABLE = "FALSE"
        SLOT_CAP_HOTPLUG_SURPRISE = "FALSE"
        SLOT_CAP_MRL_SENSOR_PRESENT = "FALSE"
        SLOT_CAP_NO_CMD_COMPLETED_SUPPORT = "FALSE"
        SLOT_CAP_PHYSICAL_SLOT_NUM = "0000000000000000"
        SLOT_CAP_POWER_CONTROLLER_PRESENT = "FALSE"
        SLOT_CAP_POWER_INDICATOR_PRESENT = "FALSE"
        SLOT_CAP_SLOT_POWER_LIMIT_SCALE = 0
        SLOT_CAP_SLOT_POWER_LIMIT_VALUE = "00000000"
        SPARE_BIT0 = 0
        SPARE_BIT1 = 0
        SPARE_BIT2 = 0
        SPARE_BIT3 = 0
        SPARE_BIT4 = 0
        SPARE_BIT5 = 0
        SPARE_BIT6 = 0
        SPARE_BIT7 = 0
        SPARE_BIT8 = 0
        SPARE_BYTE0 = "00000000"
        SPARE_BYTE1 = "00000000"
        SPARE_BYTE2 = "00000000"
        SPARE_BYTE3 = "00000000"
        SPARE_WORD0 = "00000000000000000000000000000000"
        SPARE_WORD1 = "00000000000000000000000000000000"
        SPARE_WORD2 = "00000000000000000000000000000000"
        SPARE_WORD3 = "00000000000000000000000000000000"
        SSL_MESSAGE_AUTO = "FALSE"
        TECRC_EP_INV = "FALSE"
        TL_RBYPASS = "FALSE"
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
        TL_TFC_DISABLE = "FALSE"
        TL_TX_CHECKS_DISABLE = "FALSE"
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        TRN_DW = "FALSE"
        TRN_NP_FC = "TRUE"
        UPCONFIG_CAPABLE = "TRUE"
        UPSTREAM_FACING = "TRUE"
        UR_ATOMIC = "FALSE"
        UR_CFG1 = "TRUE"
        UR_INV_REQ = "TRUE"
        UR_PRS_RESPONSE = "TRUE"
        USER_CLK2_DIV2 = "FALSE"
        USER_CLK_FREQ = 3
        USE_RID_PINS = "FALSE"
        VC0_CPL_INFINITE = "TRUE"
        VC0_RX_RAM_LIMIT = "0111111111111"
        VC0_TOTAL_CREDITS_CD = 973
        VC0_TOTAL_CREDITS_CH = 36
        VC0_TOTAL_CREDITS_NPD = 24
        VC0_TOTAL_CREDITS_NPH = 12
        VC0_TOTAL_CREDITS_PD = 949
        VC0_TOTAL_CREDITS_PH = 32
        VC0_TX_LASTPACKET = 30
        VC_BASE_PTR = "000000000000"
        VC_CAP_ID = "0000000000000010"
        VC_CAP_NEXTPTR = "000000000000"
        VC_CAP_ON = "FALSE"
        VC_CAP_REJECT_SNOOP_TRANSACTIONS = "FALSE"
        VC_CAP_VERSION = "0001"
        VSEC_BASE_PTR = "000000000000"
        VSEC_CAP_HDR_ID = "0001001000110100"
        VSEC_CAP_HDR_LENGTH = "000000011000"
        VSEC_CAP_HDR_REVISION = "0001"
        VSEC_CAP_ID = "0000000000001011"
        VSEC_CAP_IS_LINK_VISIBLE = "TRUE"
        VSEC_CAP_NEXTPTR = "000000000000"
        VSEC_CAP_ON = "FALSE"
        VSEC_CAP_VERSION = "0001"
WARNING:Xst:647 - Input <pmv_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pmv_divide> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drp_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drp_di> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_clk_prebuf> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_clk_prebuf_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scanmode_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <scanenable_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_bypass> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_configuration> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_single_bypass_chain> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in7> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <edt_channels_in8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pmv_enable_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gwe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <grestore> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ghigh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drp_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drp_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drp_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <drp_do> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <xil_unconn_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <drp_rdy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pmv_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pcie_7x_v1_10_pcie_7x> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pcie_bram_top_7x>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_bram_top_7x.vhd".
        IMPL_TARGET = "HARD"
        DEV_CAP_MAX_PAYLOAD_SUPPORTED = 3
        LINK_CAP_MAX_LINK_SPEED = 2
        LINK_CAP_MAX_LINK_WIDTH = 4
        VC0_TX_LASTPACKET = 30
        TLM_TX_OVERHEAD = 24
        TL_TX_RAM_RADDR_LATENCY = 0
        TL_TX_RAM_RDATA_LATENCY = 2
        TL_TX_RAM_WRITE_LATENCY = 0
        VC0_RX_RAM_LIMIT = "0111111111111"
        TL_RX_RAM_RADDR_LATENCY = 0
        TL_RX_RAM_RDATA_LATENCY = 2
        TL_RX_RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_7x_v1_10_pcie_bram_top_7x> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pcie_brams_7x>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_brams_7x.vhd".
        LINK_CAP_MAX_LINK_SPEED = 2
        LINK_CAP_MAX_LINK_WIDTH = 4
        IMPL_TARGET = "HARD"
        NUM_BRAMS = 8
        RAM_RADDR_LATENCY = 0
        RAM_RDATA_LATENCY = 2
        RAM_WRITE_LATENCY = 0
    Summary:
	no macro.
Unit <pcie_7x_v1_10_pcie_brams_7x> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pcie_bram_7x>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_bram_7x.vhd".
        LINK_CAP_MAX_LINK_SPEED = 2
        LINK_CAP_MAX_LINK_WIDTH = 4
        IMPL_TARGET = "HARD"
        DOB_REG = 1
        WIDTH = 9
WARNING:Xst:647 - Input <waddr_i<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <raddr_i<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_bram_7x.vhd" line 325: Output port <DOA> of the instance <use_tdp.ramb36> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pcie_7x_v1_10_pcie_bram_7x> synthesized.

Synthesizing Unit <BRAM_TDP_MACRO>.
    Related source file is "N:/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd".
        BRAM_SIZE = "36Kb"
        DEVICE = "7SERIES"
        DOA_REG = 0
        DOB_REG = 1
        INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_A = "000000000000000000000000000000000000"
        INIT_B = "000000000000000000000000000000000000"
        INIT_FILE = "NONE"
        READ_WIDTH_A = 9
        READ_WIDTH_B = 9
        SIM_COLLISION_CHECK = "ALL"
        SIM_MODE = "SAFE"
        SRVAL_A = "000000000000000000000000000000000000"
        SRVAL_B = "000000000000000000000000000000000000"
        WRITE_MODE_A = "NO_CHANGE"
        WRITE_MODE_B = "WRITE_FIRST"
        WRITE_WIDTH_A = 9
        WRITE_WIDTH_B = 9
WARNING:Xst:2935 - Signal 'dia_pattern<31:8>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000000000000000000000000).
WARNING:Xst:2935 - Signal 'dib_pattern<31:8>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000000000000000000000000).
WARNING:Xst:2935 - Signal 'dipa_pattern<3:1>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'dipb_pattern<3:1>', unconnected in block 'BRAM_TDP_MACRO', is tied to its initial value (000).
    Summary:
	no macro.
Unit <BRAM_TDP_MACRO> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pcie_pipe_pipeline>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_pipe_pipeline.vhd".
        LINK_CAP_MAX_LINK_WIDTH_int = 4
        PIPE_PIPELINE_STAGES = 1
WARNING:Xst:647 - Input <pipe_tx4_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_powerdown_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_char_is_k_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx4_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_polarity_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_compliance_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_valid_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_chanisaligned_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_phy_status_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_elec_idle_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_7x_v1_10_pcie_pipe_pipeline> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pcie_pipe_misc>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_pipe_misc.vhd".
        PIPE_PIPELINE_STAGES = 1
    Found 1-bit register for signal <pipe_tx_reset_q>.
    Found 1-bit register for signal <pipe_tx_rate_q>.
    Found 1-bit register for signal <pipe_tx_deemph_q>.
    Found 3-bit register for signal <pipe_tx_margin_q>.
    Found 1-bit register for signal <pipe_tx_rcvr_det_q>.
    WARNING:Xst:2404 -  FFs/Latches <pipe_tx_swing_q<0:0>> (without init value) have a constant value of 0 in block <pcie_7x_v1_10_pcie_pipe_misc>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <pcie_7x_v1_10_pcie_pipe_misc> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pcie_pipe_lane>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pcie_pipe_lane.vhd".
        PIPE_PIPELINE_STAGES = 1
    Found 16-bit register for signal <pipe_rx_data_q>.
    Found 1-bit register for signal <pipe_rx_valid_q>.
    Found 1-bit register for signal <pipe_rx_chanisaligned_q>.
    Found 3-bit register for signal <pipe_rx_status_q>.
    Found 1-bit register for signal <pipe_rx_phy_status_q>.
    Found 1-bit register for signal <pipe_rx_elec_idle_q>.
    Found 1-bit register for signal <pipe_rx_polarity_q>.
    Found 1-bit register for signal <pipe_tx_compliance_q>.
    Found 2-bit register for signal <pipe_tx_char_is_k_q>.
    Found 16-bit register for signal <pipe_tx_data_q>.
    Found 1-bit register for signal <pipe_tx_elec_idle_q>.
    Found 2-bit register for signal <pipe_tx_powerdown_q>.
    Found 2-bit register for signal <pipe_rx_char_is_k_q>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <pcie_7x_v1_10_pcie_pipe_lane> synthesized.

Synthesizing Unit <pcie_7x_v1_10_gt_top>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd".
        LINK_CAP_MAX_LINK_WIDTH_int = 4
        REF_CLK_FREQ = 0
        USER_CLK2_DIV2 = "FALSE"
        USER_CLK_FREQ = 3
        PL_FAST_TRAIN = "FALSE"
        PCIE_EXT_CLK = "TRUE"
        PCIE_USE_MODE = "3.0"
        PCIE_GT_DEVICE = "GTX"
        PCIE_PLL_SEL = "CPLL"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_CHAN_BOND = 0
WARNING:Xst:647 - Input <pipe_tx4_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx5_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx6_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx7_powerdown> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_tx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx4_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx5_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx6_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pipe_rx7_polarity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_TXEQ_FS> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_TXEQ_LF> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_TXEQ_COEFF> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_TXEQ_DONE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RXEQ_NEW_TXCOEFF> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RXEQ_LFFS_SEL> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RXEQ_ADAPT_DONE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RXEQ_DONE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RXBUFSTATUS> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_CPLL_LOCK> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_QPLL_LOCK> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RXCDRLOCK> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RXOUTCLK> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_TXSYNC_DONE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RXSYNC_DONE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_GEN3_RDY> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_ACTIVE_LANE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RXPRBSERR> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RST_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_QRST_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RATE_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_SYNC_FSM_TX> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_SYNC_FSM_RX> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DRP_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_TXEQ_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RXEQ_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_QDRP_FSM> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_JTAG_RDY> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DEBUG_0> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DEBUG_1> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DEBUG_2> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DEBUG_3> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DEBUG_4> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DEBUG_5> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DEBUG_6> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DEBUG_7> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DEBUG_8> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DEBUG_9> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DEBUG> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_DMONITOROUT> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RXUSRCLK> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RST_IDLE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_QRST_IDLE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_top.vhd" line 624: Output port <PIPE_RATE_IDLE> of the instance <pipe_wrapper_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <reg_clock_locked>.
    Found 6-bit register for signal <pl_ltssm_state_q>.
    Found 1-bit register for signal <phy_rdy_n_int>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pcie_7x_v1_10_gt_top> synthesized.

Synthesizing Unit <pcie_7x_v1_10_gt_rx_valid_filter_7x>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_rx_valid_filter_7x.vhd".
        CLK_COR_MIN_LAT = 28
        TCQ = 1
WARNING:Xst:647 - Input <PLM_IN_RS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <reg_state_eios_det>.
    Found 1-bit register for signal <reg_symbol_after_eios>.
    Found 2-bit register for signal <gt_rxcharisk_q>.
    Found 16-bit register for signal <USER_RXDATA>.
    Found 1-bit register for signal <gt_rxvalid_q>.
    Found 1-bit register for signal <gt_rxelecidle_q>.
    Found 3-bit register for signal <gt_rx_status_q>.
    Found 1-bit register for signal <gt_rx_phy_status_q>.
    Found finite state machine <FSM_0> for signal <reg_state_eios_det>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 20                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | USER_CLK (rising_edge)                         |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_7x_v1_10_gt_rx_valid_filter_7x> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pipe_wrapper>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_SIM_SPEEDUP = "FALSE"
        PCIE_SIM_TX_EIDLE_DRIVE_LEVEL = "1"
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_PLL_SEL = "CPLL"
        PCIE_AUX_CDR_GEN3_EN = "TRUE"
        PCIE_LPM_DFE = "LPM"
        PCIE_LPM_DFE_GEN3 = "DFE"
        PCIE_EXT_CLK = "TRUE"
        PCIE_POWER_SAVING = "TRUE"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_RXBUF_EN = "TRUE"
        PCIE_TXSYNC_MODE = 0
        PCIE_RXSYNC_MODE = 0
        PCIE_CHAN_BOND = 0
        PCIE_CHAN_BOND_EN = "TRUE"
        PCIE_LANE = 4
        PCIE_LINK_SPEED = 3
        PCIE_REFCLK_FREQ = 0
        PCIE_USERCLK1_FREQ = 4
        PCIE_USERCLK2_FREQ = 4
        PCIE_TX_EIDLE_ASSERT_DELAY = 2
        PCIE_RXEQ_MODE_GEN3 = 1
        PCIE_OOBCLK_MODE = 1
        PCIE_JTAG_MODE = 0
        PCIE_DEBUG_MODE = 0
    Set property "syn_keep = 1" for signal <user_resetdone<3>>.
    Set property "syn_keep = 1" for signal <user_resetdone<2>>.
    Set property "syn_keep = 1" for signal <user_resetdone<1>>.
    Set property "syn_keep = 1" for signal <user_resetdone<0>>.
    Set property "ASYNC_REG = TRUE" for signal <reset_n_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <reset_n_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <reset_n_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <reset_n_reg2>.
WARNING:Xst:647 - Input <PIPE_RXOUTCLK_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIPE_MMCM_RST_N> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 716: Output port <RST_FSM> of the instance <pipe_reset.pipe_reset_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 776: Output port <QRST_FSM> of the instance <qpll_reset.qpll_reset_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[0].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[0].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[0].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[0].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1375: Output port <DRP_CRSCODE> of the instance <pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1375: Output port <DRP_FSM> of the instance <pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[0].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[0].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[0].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[0].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[0].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[1].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[1].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[1].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1078: Output port <SYNC_RXSYNC_DONEM_OUT> of the instance <pipe_lane[1].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[1].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXCHBONDO> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_TXOUTCLK> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_TXSYNCOUT> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXSYNCOUT> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[1].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[2].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[2].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[2].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1078: Output port <SYNC_RXSYNC_DONEM_OUT> of the instance <pipe_lane[2].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[2].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXCHBONDO> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_TXOUTCLK> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_TXSYNCOUT> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXSYNCOUT> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[2].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1014: Output port <RATE_FSM> of the instance <pipe_lane[3].pipe_rate.pipe_rate_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_TX> of the instance <pipe_lane[3].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1078: Output port <SYNC_FSM_RX> of the instance <pipe_lane[3].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1078: Output port <SYNC_RXSYNC_DONEM_OUT> of the instance <pipe_lane[3].pipe_sync_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1294: Output port <EQ_TXEQ_DEEMPH> of the instance <pipe_lane[3].pipe_eq.pipe_eq_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBUFSTATUS> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXCHARISCOMMA> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXCHBONDO> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_TXOUTCLK> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_TXSYNCOUT> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXSYNCOUT> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXCOMMADET> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEISALIGNED> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_wrapper.v" line 1496: Output port <GT_RXBYTEREALIGN> of the instance <pipe_lane[3].gt_wrapper_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <reset_n_reg2>.
    Found 1-bit register for signal <reset_n_reg1>.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal reset_n_reg1 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal user_resetdone<3> may hinder XST clustering optimizations.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pcie_7x_v1_10_pipe_wrapper> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pipe_reset>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_reset.v".
        PCIE_SIM_SPEEDUP = "FALSE"
        PCIE_GT_DEVICE = "GTX"
        PCIE_PLL_SEL = "CPLL"
        PCIE_POWER_SAVING = "TRUE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_LANE = 4
        CFG_WAIT_MAX = 6'b111111
        BYPASS_RXCDRLOCK = 1
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxpmaresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxpmaresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <resetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <phystatus_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <phystatus_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxpmaresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxpmaresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <resetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <phystatus_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <phystatus_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qpll_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpll_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qpll_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpll_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxusrclk_rst_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxusrclk_rst_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxusrclk_rst_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxusrclk_rst_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <dclk_rst_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <dclk_rst_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <dclk_rst_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <dclk_rst_reg2>.
    Found 4-bit register for signal <rxpmaresetdone_reg1>.
    Found 4-bit register for signal <cplllock_reg1>.
    Found 1-bit register for signal <qpll_idle_reg1>.
    Found 4-bit register for signal <rate_idle_reg1>.
    Found 4-bit register for signal <rxcdrlock_reg1>.
    Found 1-bit register for signal <mmcm_lock_reg1>.
    Found 4-bit register for signal <resetdone_reg1>.
    Found 4-bit register for signal <phystatus_reg1>.
    Found 4-bit register for signal <txsync_done_reg1>.
    Found 4-bit register for signal <drp_done_reg2>.
    Found 4-bit register for signal <rxpmaresetdone_reg2>.
    Found 4-bit register for signal <cplllock_reg2>.
    Found 1-bit register for signal <qpll_idle_reg2>.
    Found 4-bit register for signal <rate_idle_reg2>.
    Found 4-bit register for signal <rxcdrlock_reg2>.
    Found 1-bit register for signal <mmcm_lock_reg2>.
    Found 4-bit register for signal <resetdone_reg2>.
    Found 4-bit register for signal <phystatus_reg2>.
    Found 4-bit register for signal <txsync_done_reg2>.
    Found 6-bit register for signal <cfg_wait_cnt>.
    Found 5-bit register for signal <fsm>.
    Found 1-bit register for signal <cpllreset>.
    Found 1-bit register for signal <cpllpd>.
    Found 1-bit register for signal <gtreset>.
    Found 1-bit register for signal <userrdy>.
    Found 1-bit register for signal <rxusrclk_rst_reg1>.
    Found 1-bit register for signal <rxusrclk_rst_reg2>.
    Found 1-bit register for signal <dclk_rst_reg1>.
    Found 1-bit register for signal <dclk_rst_reg2>.
    Found 1-bit register for signal <RST_DRP_START>.
    Found 1-bit register for signal <RST_DRP_X16X20_MODE>.
    Found 1-bit register for signal <RST_DRP_X16>.
    Found 4-bit register for signal <drp_done_reg1>.
INFO:Xst:1799 - State 00011 is never reached in FSM <fsm>.
INFO:Xst:1799 - State 00100 is never reached in FSM <fsm>.
INFO:Xst:1799 - State 01000 is never reached in FSM <fsm>.
INFO:Xst:1799 - State 01001 is never reached in FSM <fsm>.
INFO:Xst:1799 - State 01010 is never reached in FSM <fsm>.
INFO:Xst:1799 - State 01011 is never reached in FSM <fsm>.
    Found finite state machine <FSM_1> for signal <fsm>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 32                                             |
    | Inputs             | 15                                             |
    | Outputs            | 10                                             |
    | Clock              | RST_CLK (rising_edge)                          |
    | Reset              | RST_RST_N (negative)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00010                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <cfg_wait_cnt[5]_GND_235_o_add_36_OUT> created at line 243.
    Found 6-bit comparator greater for signal <cfg_wait_cnt[5]_PWR_54_o_LessThan_36_o> created at line 242
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  24 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_7x_v1_10_pipe_reset> synthesized.

Synthesizing Unit <pcie_7x_v1_10_qpll_reset>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_reset.v".
        PCIE_PLL_SEL = "CPLL"
        PCIE_POWER_SAVING = "TRUE"
        PCIE_LANE = 4
        BYPASS_COARSE_OVRD = 1
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qpllreset_in_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpllreset_in_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qpllpd_in_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpllpd_in_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qpllreset_in_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpllreset_in_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qpllpd_in_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qpllpd_in_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg2>.
    Found 4-bit register for signal <cplllock_reg1>.
    Found 1-bit register for signal <drp_done_reg1>.
    Found 1-bit register for signal <qplllock_reg1>.
    Found 2-bit register for signal <rate_reg1>.
    Found 4-bit register for signal <qpllreset_in_reg1>.
    Found 4-bit register for signal <qpllpd_in_reg1>.
    Found 1-bit register for signal <mmcm_lock_reg2>.
    Found 4-bit register for signal <cplllock_reg2>.
    Found 1-bit register for signal <drp_done_reg2>.
    Found 1-bit register for signal <qplllock_reg2>.
    Found 2-bit register for signal <rate_reg2>.
    Found 4-bit register for signal <qpllreset_in_reg2>.
    Found 4-bit register for signal <qpllpd_in_reg2>.
    Found 4-bit register for signal <fsm>.
    Found 1-bit register for signal <ovrd>.
    Found 1-bit register for signal <qpllreset>.
    Found 1-bit register for signal <qpllpd>.
    Found 1-bit register for signal <mmcm_lock_reg1>.
    Found 4-bit 15-to-1 multiplexer for signal <fsm[3]_GND_236_o_wide_mux_35_OUT> created at line 199.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal QRST_CPLLLOCK[3]_PWR_55_o_mux_1_OUT may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal QRST_DRP_DONE[0]_GND_236_o_MUX_378_o may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal QRST_QPLLLOCK[0]_GND_236_o_MUX_379_o may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal QRST_RATE[1]_GND_236_o_mux_2_OUT may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal mmcm_lock_reg1_GND_236_o_MUX_380_o may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal qplllock_reg1[0]_GND_236_o_MUX_382_o may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rate_reg1[1]_GND_236_o_mux_6_OUT may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal rate_reg2 may hinder XST clustering optimizations.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred  30 Multiplexer(s).
Unit <pcie_7x_v1_10_qpll_reset> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pipe_user>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_user.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_USE_MODE = "3.0"
        PCIE_OOBCLK_MODE = 1
        RXCDRLOCK_MAX = 4'b1111
        RXVALID_MAX = 4'b1111
        CONVERGE_MAX = 22'b1011111010111100001000
    Set property "ASYNC_REG = TRUE" for signal <pclk_sel_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <pclk_sel_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <resetovrd_start_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetovrd_start_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txelecidle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txelecidle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txcompliance_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txcompliance_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxvalid_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxvalid_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxstatus_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxstatus_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rst_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rst_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_rxsync_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_rxsync_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_gen3_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_gen3_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_adapt_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_adapt_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <pclk_sel_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <pclk_sel_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <resetovrd_start_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetovrd_start_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txelecidle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txelecidle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txcompliance_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txcompliance_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxvalid_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxvalid_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxstatus_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxstatus_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rst_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rst_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_rxsync_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_rxsync_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_gen3_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_gen3_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_adapt_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_adapt_done_reg2>.
    Found 1-bit register for signal <resetovrd_start_reg1>.
    Found 1-bit register for signal <txresetdone_reg1>.
    Found 1-bit register for signal <rxresetdone_reg1>.
    Found 1-bit register for signal <txelecidle_reg1>.
    Found 1-bit register for signal <txcompliance_reg1>.
    Found 1-bit register for signal <rxcdrlock_reg1>.
    Found 1-bit register for signal <rxeq_adapt_done_reg1>.
    Found 1-bit register for signal <pclk_sel_reg2>.
    Found 1-bit register for signal <resetovrd_start_reg2>.
    Found 1-bit register for signal <txresetdone_reg2>.
    Found 1-bit register for signal <rxresetdone_reg2>.
    Found 1-bit register for signal <txelecidle_reg2>.
    Found 1-bit register for signal <txcompliance_reg2>.
    Found 1-bit register for signal <rxcdrlock_reg2>.
    Found 1-bit register for signal <rxeq_adapt_done_reg2>.
    Found 1-bit register for signal <rxvalid_reg1>.
    Found 1-bit register for signal <rxstatus_reg1>.
    Found 1-bit register for signal <rst_idle_reg1>.
    Found 1-bit register for signal <rate_done_reg1>.
    Found 1-bit register for signal <rate_rxsync_reg1>.
    Found 1-bit register for signal <rate_idle_reg1>.
    Found 1-bit register for signal <rate_gen3_reg1>.
    Found 1-bit register for signal <rxvalid_reg2>.
    Found 1-bit register for signal <rxstatus_reg2>.
    Found 1-bit register for signal <rst_idle_reg2>.
    Found 1-bit register for signal <rate_done_reg2>.
    Found 1-bit register for signal <rate_rxsync_reg2>.
    Found 1-bit register for signal <rate_idle_reg2>.
    Found 1-bit register for signal <rate_gen3_reg2>.
    Found 2-bit register for signal <oobclk_cnt>.
    Found 1-bit register for signal <oobclk>.
    Found 4-bit register for signal <rxcdrlock_cnt>.
    Found 4-bit register for signal <rxvalid_cnt>.
    Found 22-bit register for signal <converge_cnt>.
    Found 1-bit register for signal <converge_gen3>.
    Found 1-bit register for signal <pclk_sel_reg1>.
    Found 2-bit adder for signal <oobclk_cnt[1]_GND_237_o_add_7_OUT> created at line 418.
    Found 4-bit adder for signal <rxcdrlock_cnt[3]_GND_237_o_add_12_OUT> created at line 461.
    Found 4-bit adder for signal <rxvalid_cnt[3]_GND_237_o_add_20_OUT> created at line 485.
    Found 22-bit adder for signal <converge_cnt[21]_GND_237_o_add_28_OUT> created at line 513.
    Found 22-bit comparator lessequal for signal <converge_cnt[21]_PWR_56_o_LessThan_28_o> created at line 512
    WARNING:Xst:2404 -  FFs/Latches <reset<1:7>> (without init value) have a constant value of 0 in block <pcie_7x_v1_10_pipe_user>.
    WARNING:Xst:2404 -  FFs/Latches <fsm<1:2>> (without init value) have a constant value of 0 in block <pcie_7x_v1_10_pipe_user>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <pcie_7x_v1_10_pipe_user> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pipe_rate>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_rate.v".
        PCIE_SIM_SPEEDUP = "FALSE"
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_PLL_SEL = "CPLL"
        PCIE_POWER_SAVING = "TRUE"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_RXBUF_EN = "TRUE"
        TXDATA_WAIT_MAX = 4'b1111
    Set property "ASYNC_REG = TRUE" for signal <rate_in_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_in_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_in_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_in_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rst_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rst_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxpmaresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxpmaresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txratedone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txratedone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxratedone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxratedone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <phystatus_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <phystatus_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <resetovrd_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetovrd_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_done_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_done_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rst_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rst_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <cplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <cplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <drp_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <drp_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxpmaresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxpmaresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txratedone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txratedone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxratedone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxratedone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <phystatus_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <phystatus_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <resetovrd_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <resetovrd_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_done_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_done_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_done_reg2>.
    Found 2-bit register for signal <rate_in_reg1>.
    Found 1-bit register for signal <cplllock_reg1>.
    Found 1-bit register for signal <qplllock_reg1>.
    Found 1-bit register for signal <mmcm_lock_reg1>.
    Found 1-bit register for signal <drp_done_reg1>.
    Found 1-bit register for signal <rxpmaresetdone_reg1>.
    Found 1-bit register for signal <txresetdone_reg1>.
    Found 1-bit register for signal <rxresetdone_reg1>.
    Found 1-bit register for signal <txratedone_reg1>.
    Found 1-bit register for signal <rxratedone_reg1>.
    Found 1-bit register for signal <phystatus_reg1>.
    Found 1-bit register for signal <resetovrd_done_reg1>.
    Found 1-bit register for signal <txsync_done_reg1>.
    Found 1-bit register for signal <rxsync_done_reg1>.
    Found 1-bit register for signal <rst_idle_reg2>.
    Found 2-bit register for signal <rate_in_reg2>.
    Found 1-bit register for signal <cplllock_reg2>.
    Found 1-bit register for signal <qplllock_reg2>.
    Found 1-bit register for signal <mmcm_lock_reg2>.
    Found 1-bit register for signal <drp_done_reg2>.
    Found 1-bit register for signal <rxpmaresetdone_reg2>.
    Found 1-bit register for signal <txresetdone_reg2>.
    Found 1-bit register for signal <rxresetdone_reg2>.
    Found 1-bit register for signal <txratedone_reg2>.
    Found 1-bit register for signal <rxratedone_reg2>.
    Found 1-bit register for signal <phystatus_reg2>.
    Found 1-bit register for signal <resetovrd_done_reg2>.
    Found 1-bit register for signal <txsync_done_reg2>.
    Found 1-bit register for signal <rxsync_done_reg2>.
    Found 4-bit register for signal <txdata_wait_cnt>.
    Found 1-bit register for signal <txratedone>.
    Found 1-bit register for signal <rxratedone>.
    Found 1-bit register for signal <phystatus>.
    Found 1-bit register for signal <ratedone>.
    Found 5-bit register for signal <fsm>.
    Found 1-bit register for signal <gen3_exit>.
    Found 1-bit register for signal <cpllpd>.
    Found 1-bit register for signal <qpllpd>.
    Found 1-bit register for signal <cpllreset>.
    Found 1-bit register for signal <qpllreset>.
    Found 1-bit register for signal <txpmareset>.
    Found 1-bit register for signal <rxpmareset>.
    Found 2-bit register for signal <sysclksel>.
    Found 1-bit register for signal <pclk_sel>.
    Found 1-bit register for signal <gen3>.
    Found 3-bit register for signal <rate_out>.
    Found 1-bit register for signal <drp_start>.
    Found 1-bit register for signal <drp_x16x20_mode>.
    Found 1-bit register for signal <drp_x16>.
    Found 1-bit register for signal <rst_idle_reg1>.
    Found 4-bit adder for signal <txdata_wait_cnt[3]_GND_238_o_add_12_OUT> created at line 329.
    Found 32x3-bit Read Only RAM for signal <_n0782>
    Found 5-bit 32-to-1 multiplexer for signal <fsm[4]_GND_238_o_wide_mux_75_OUT> created at line 427.
    Found 4-bit comparator greater for signal <txdata_wait_cnt[3]_PWR_57_o_LessThan_12_o> created at line 328
    Found 2-bit comparator equal for signal <n0092> created at line 434
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  55 Multiplexer(s).
Unit <pcie_7x_v1_10_pipe_rate> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pipe_sync>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_sync.v".
        PCIE_GT_DEVICE = "GTX"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_RXBUF_EN = "TRUE"
        PCIE_TXSYNC_MODE = 0
        PCIE_RXSYNC_MODE = 0
        PCIE_LANE = 4
        PCIE_LINK_SPEED = 3
        BYPASS_TXDELAY_ALIGN = 0
        BYPASS_RXDELAY_ALIGN = 0
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxelecidle_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxelecidle_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rate_idle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_idle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <mmcm_lock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <mmcm_lock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxelecidle_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxelecidle_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxcdrlock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxcdrlock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_start_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_start_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txphinitdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphinitdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txdlysresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txdlysresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txphaligndone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphaligndone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txsyncdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsyncdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_start_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_start_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txphinitdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphinitdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txdlysresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txdlysresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txphaligndone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphaligndone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txsyncdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsyncdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txsync_start_reg3>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsync_start_reg3>.
    Set property "ASYNC_REG = TRUE" for signal <txphinitdone_reg3>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphinitdone_reg3>.
    Set property "ASYNC_REG = TRUE" for signal <txdlysresetdone_reg3>.
    Set property "SHIFT_EXTRACT = NO" for signal <txdlysresetdone_reg3>.
    Set property "ASYNC_REG = TRUE" for signal <txphaligndone_reg3>.
    Set property "SHIFT_EXTRACT = NO" for signal <txphaligndone_reg3>.
    Set property "ASYNC_REG = TRUE" for signal <txsyncdone_reg3>.
    Set property "SHIFT_EXTRACT = NO" for signal <txsyncdone_reg3>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_start_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_start_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxdlysresetdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxdlysresetdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxphaligndone_m_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxphaligndone_m_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxphaligndone_s_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxphaligndone_s_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_donem_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_donem_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxsyncdone_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsyncdone_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_start_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_start_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxdlysresetdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxdlysresetdone_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxphaligndone_m_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxphaligndone_m_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxphaligndone_s_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxphaligndone_s_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxsync_donem_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsync_donem_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxsyncdone_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxsyncdone_reg2>.
    Found 1-bit register for signal <rate_idle_reg1>.
    Found 1-bit register for signal <mmcm_lock_reg1>.
    Found 1-bit register for signal <rxelecidle_reg1>.
    Found 1-bit register for signal <rxcdrlock_reg1>.
    Found 1-bit register for signal <txsync_start_reg1>.
    Found 1-bit register for signal <txphinitdone_reg1>.
    Found 1-bit register for signal <txdlysresetdone_reg1>.
    Found 1-bit register for signal <txphaligndone_reg1>.
    Found 1-bit register for signal <txsyncdone_reg1>.
    Found 1-bit register for signal <rxsync_start_reg1>.
    Found 1-bit register for signal <rxdlysresetdone_reg1>.
    Found 1-bit register for signal <rxphaligndone_m_reg1>.
    Found 1-bit register for signal <rxphaligndone_s_reg1>.
    Found 1-bit register for signal <rxsync_donem_reg1>.
    Found 1-bit register for signal <rxsyncdone_reg1>.
    Found 1-bit register for signal <gen3_reg2>.
    Found 1-bit register for signal <rate_idle_reg2>.
    Found 1-bit register for signal <mmcm_lock_reg2>.
    Found 1-bit register for signal <rxelecidle_reg2>.
    Found 1-bit register for signal <rxcdrlock_reg2>.
    Found 1-bit register for signal <txsync_start_reg2>.
    Found 1-bit register for signal <txphinitdone_reg2>.
    Found 1-bit register for signal <txdlysresetdone_reg2>.
    Found 1-bit register for signal <txphaligndone_reg2>.
    Found 1-bit register for signal <txsyncdone_reg2>.
    Found 1-bit register for signal <rxsync_start_reg2>.
    Found 1-bit register for signal <rxdlysresetdone_reg2>.
    Found 1-bit register for signal <rxphaligndone_m_reg2>.
    Found 1-bit register for signal <rxphaligndone_s_reg2>.
    Found 1-bit register for signal <rxsync_donem_reg2>.
    Found 1-bit register for signal <txphinitdone_reg3>.
    Found 1-bit register for signal <txdlysresetdone_reg3>.
    Found 1-bit register for signal <txphaligndone_reg3>.
    Found 1-bit register for signal <txsyncdone_reg3>.
    Found 6-bit register for signal <fsm_tx>.
    Found 1-bit register for signal <txdlyen>.
    Found 1-bit register for signal <txsync_done>.
    Found 1-bit register for signal <gen3_reg1>.
    Found 1-bit register for signal <fsm_rx>.
    Found finite state machine <FSM_2> for signal <fsm_tx>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 12                                             |
    | Clock              | SYNC_CLK (rising_edge)                         |
    | Reset              | SYNC_RST_N (negative)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    WARNING:Xst:2404 -  FFs/Latches <fsm_rx<1:6>> (without init value) have a constant value of 0 in block <pcie_7x_v1_10_pipe_sync>.
    WARNING:Xst:2404 -  FFs/Latches <rxdlyen<0:0>> (without init value) have a constant value of 0 in block <pcie_7x_v1_10_pipe_sync>.
    WARNING:Xst:2404 -  FFs/Latches <rxsync_done<0:0>> (without init value) have a constant value of 0 in block <pcie_7x_v1_10_pipe_sync>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred  37 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_7x_v1_10_pipe_sync> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pipe_drp>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_drp.v".
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_PLL_SEL = "CPLL"
        PCIE_AUX_CDR_GEN3_EN = "TRUE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_RXBUF_EN = "TRUE"
        PCIE_TXSYNC_MODE = 0
        PCIE_RXSYNC_MODE = 0
        LOAD_CNT_MAX = 2'b01
        INDEX_MAX = 5'b10101
    Set property "ASYNC_REG = TRUE" for signal <rate_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <do_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <do_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rate_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rate_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <do_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <do_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <gtxreset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <gtxreset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <x16x20_mode_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <x16x20_mode_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <x16_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <x16_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <start_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <start_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rdy_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rdy_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <gtxreset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <gtxreset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <x16x20_mode_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <x16x20_mode_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <x16_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <x16_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <start_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <start_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rdy_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rdy_reg2>.
    Found 2-bit register for signal <rate_reg1>.
    Found 1-bit register for signal <x16x20_mode_reg1>.
    Found 1-bit register for signal <x16_reg1>.
    Found 16-bit register for signal <do_reg1>.
    Found 1-bit register for signal <rdy_reg1>.
    Found 1-bit register for signal <start_reg1>.
    Found 1-bit register for signal <gtxreset_reg2>.
    Found 2-bit register for signal <rate_reg2>.
    Found 1-bit register for signal <x16x20_mode_reg2>.
    Found 1-bit register for signal <x16_reg2>.
    Found 16-bit register for signal <do_reg2>.
    Found 1-bit register for signal <rdy_reg2>.
    Found 1-bit register for signal <start_reg2>.
    Found 2-bit register for signal <load_cnt>.
    Found 9-bit register for signal <addr_reg>.
    Found 16-bit register for signal <di_reg>.
    Found 3-bit register for signal <fsm>.
    Found 5-bit register for signal <index>.
    Found 1-bit register for signal <mode>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <gtxreset_reg1>.
    Found 2-bit adder for signal <load_cnt[1]_GND_240_o_add_61_OUT> created at line 436.
    Found 5-bit adder for signal <index[4]_GND_240_o_add_140_OUT> created at line 748.
    Found 16-bit 24-to-1 multiplexer for signal <index[4]_GND_240_o_wide_mux_126_OUT> created at line 462.
    Found 3-bit 8-to-1 multiplexer for signal <fsm[2]_GND_240_o_wide_mux_143_OUT> created at line 651.
    Found 2-bit comparator greater for signal <load_cnt[1]_GND_240_o_LessThan_61_o> created at line 435
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <pcie_7x_v1_10_pipe_drp> synthesized.

Synthesizing Unit <pcie_7x_v1_10_pipe_eq>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_pipe_eq.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_GT_DEVICE = "GTX"
        PCIE_RXEQ_MODE_GEN3 = 1
    Set property "ASYNC_REG = TRUE" for signal <txeq_control_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_control_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txeq_preset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_preset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txeq_deemph_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_deemph_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txeq_control_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_control_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txeq_preset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_preset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txeq_deemph_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txeq_deemph_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_control_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_control_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_preset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_preset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_lffs_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_lffs_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_txpreset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_txpreset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_txcoeff_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_txcoeff_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_control_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_control_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_preset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_preset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_lffs_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_lffs_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_txpreset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_txpreset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_txcoeff_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_txcoeff_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_en_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_en_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_mode_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_mode_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_en_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_en_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rxeq_user_mode_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rxeq_user_mode_reg2>.
    Found 2-bit register for signal <txeq_control_reg1>.
    Found 4-bit register for signal <txeq_preset_reg1>.
    Found 6-bit register for signal <txeq_deemph_reg1>.
    Found 2-bit register for signal <rxeq_control_reg1>.
    Found 3-bit register for signal <rxeq_preset_reg1>.
    Found 6-bit register for signal <rxeq_lffs_reg1>.
    Found 4-bit register for signal <rxeq_txpreset_reg1>.
    Found 1-bit register for signal <rxeq_user_en_reg1>.
    Found 18-bit register for signal <rxeq_user_txcoeff_reg1>.
    Found 1-bit register for signal <rxeq_user_mode_reg1>.
    Found 1-bit register for signal <gen3_reg2>.
    Found 2-bit register for signal <txeq_control_reg2>.
    Found 4-bit register for signal <txeq_preset_reg2>.
    Found 6-bit register for signal <txeq_deemph_reg2>.
    Found 2-bit register for signal <rxeq_control_reg2>.
    Found 3-bit register for signal <rxeq_preset_reg2>.
    Found 6-bit register for signal <rxeq_lffs_reg2>.
    Found 4-bit register for signal <rxeq_txpreset_reg2>.
    Found 1-bit register for signal <rxeq_user_en_reg2>.
    Found 18-bit register for signal <rxeq_user_txcoeff_reg2>.
    Found 1-bit register for signal <rxeq_user_mode_reg2>.
    Found 19-bit register for signal <txeq_preset>.
    Found 1-bit register for signal <txeq_preset_done>.
    Found 6-bit register for signal <fsm_tx>.
    Found 19-bit register for signal <txeq_txcoeff>.
    Found 2-bit register for signal <txeq_txcoeff_cnt>.
    Found 1-bit register for signal <txeq_done>.
    Found 6-bit register for signal <fsm_rx>.
    Found 3-bit register for signal <rxeq_preset>.
    Found 1-bit register for signal <rxeq_preset_valid>.
    Found 4-bit register for signal <rxeq_txpreset>.
    Found 18-bit register for signal <rxeq_txcoeff>.
    Found 3-bit register for signal <rxeq_cnt>.
    Found 6-bit register for signal <rxeq_fs>.
    Found 6-bit register for signal <rxeq_lf>.
    Found 1-bit register for signal <rxeq_new_txcoeff_req>.
    Found 18-bit register for signal <rxeq_new_txcoeff>.
    Found 1-bit register for signal <rxeq_lffs_sel>.
    Found 1-bit register for signal <rxeq_adapt_done_reg>.
    Found 1-bit register for signal <rxeq_adapt_done>.
    Found 1-bit register for signal <rxeq_done>.
    Found 1-bit register for signal <gen3_reg1>.
    Found finite state machine <FSM_3> for signal <fsm_tx>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 12                                             |
    | Clock              | EQ_CLK (rising_edge)                           |
    | Reset              | EQ_RST_N (negative)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <fsm_rx>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 12                                             |
    | Clock              | EQ_CLK (rising_edge)                           |
    | Reset              | EQ_RST_N (negative)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000001                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <txeq_txcoeff_cnt[1]_GND_241_o_add_49_OUT> created at line 473.
    Found 3-bit adder for signal <rxeq_cnt[2]_GND_241_o_add_80_OUT> created at line 666.
    Found 16x19-bit Read Only RAM for signal <txeq_preset_reg2[3]_GND_241_o_wide_mux_36_OUT>
    Found 4x2-bit Read Only RAM for signal <txeq_control_reg2[1]_GND_241_o_wide_mux_43_OUT>
    Found 4x3-bit Read Only RAM for signal <rxeq_control_reg2[1]_GND_241_o_wide_mux_74_OUT>
    Summary:
	inferred   3 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 202 D-type flip-flop(s).
	inferred  55 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <pcie_7x_v1_10_pipe_eq> synthesized.

Synthesizing Unit <pcie_7x_v1_10_rxeq_scan>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_rxeq_scan.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_GT_DEVICE = "GTX"
        PCIE_RXEQ_MODE_GEN3 = 1
        CONVERGE_MAX = 22'b1011111010111100001000
        CONVERGE_MAX_BYPASS = 22'b0111111100101000000101
    Set property "ASYNC_REG = TRUE" for signal <preset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <preset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txpreset_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txpreset_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <txcoeff_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <txcoeff_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <fs_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <fs_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <lf_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <lf_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <preset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <preset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txpreset_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txpreset_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <txcoeff_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <txcoeff_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <fs_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <fs_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <lf_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <lf_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <preset_valid_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <preset_valid_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <new_txcoeff_req_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <new_txcoeff_req_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <preset_valid_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <preset_valid_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <new_txcoeff_req_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <new_txcoeff_req_reg2>.
    Found 1-bit register for signal <preset_valid_reg1>.
    Found 4-bit register for signal <txpreset_reg1>.
    Found 18-bit register for signal <txcoeff_reg1>.
    Found 1-bit register for signal <new_txcoeff_req_reg1>.
    Found 6-bit register for signal <fs_reg1>.
    Found 6-bit register for signal <lf_reg1>.
    Found 1-bit register for signal <preset_valid_reg2>.
    Found 18-bit register for signal <txcoeff_reg2>.
    Found 1-bit register for signal <new_txcoeff_req_reg2>.
    Found 4-bit register for signal <fsm>.
    Found 1-bit register for signal <preset_done>.
    Found 22-bit register for signal <converge_cnt>.
    Found 18-bit register for signal <new_txcoeff>.
    Found 1-bit register for signal <new_txcoeff_done>.
    Found 1-bit register for signal <lffs_sel>.
    Found 1-bit register for signal <adapt_done>.
    Found 1-bit register for signal <adapt_done_cnt>.
    Found 3-bit register for signal <preset_reg1>.
    Found finite state machine <FSM_5> for signal <fsm>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | RXEQSCAN_CLK (rising_edge)                     |
    | Reset              | RXEQSCAN_RST_N (negative)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit adder for signal <converge_cnt[21]_GND_242_o_add_35_OUT> created at line 297.
    Found 1-bit adder for signal <adapt_done_cnt_PWR_61_o_add_39_OUT<0>> created at line 319.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal RXEQSCAN_PRESET_VALID_GND_242_o_MUX_697_o may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal RXEQSCAN_TXPRESET[3]_GND_242_o_mux_2_OUT may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal preset_valid_reg1_GND_242_o_MUX_699_o may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal txcoeff_reg1[17]_GND_242_o_mux_8_OUT may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 104 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_7x_v1_10_rxeq_scan> synthesized.

Synthesizing Unit <pcie_7x_v1_10_qpll_drp>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_drp.v".
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_PLL_SEL = "CPLL"
        PCIE_REFCLK_FREQ = 0
        LOAD_CNT_MAX = 2'b11
        INDEX_MAX = 3'b110
    Set property "ASYNC_REG = TRUE" for signal <do_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <do_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <do_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <do_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <ovrd_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <ovrd_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <start_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <start_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <rdy_reg1>.
    Set property "SHIFT_EXTRACT = NO" for signal <rdy_reg1>.
    Set property "ASYNC_REG = TRUE" for signal <ovrd_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <ovrd_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <gen3_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <gen3_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <qplllock_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <qplllock_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <start_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <start_reg2>.
    Set property "ASYNC_REG = TRUE" for signal <rdy_reg2>.
    Set property "SHIFT_EXTRACT = NO" for signal <rdy_reg2>.
    Found 1-bit register for signal <gen3_reg1>.
    Found 1-bit register for signal <qplllock_reg1>.
    Found 1-bit register for signal <start_reg1>.
    Found 16-bit register for signal <do_reg1>.
    Found 1-bit register for signal <rdy_reg1>.
    Found 1-bit register for signal <ovrd_reg2>.
    Found 1-bit register for signal <gen3_reg2>.
    Found 1-bit register for signal <qplllock_reg2>.
    Found 1-bit register for signal <start_reg2>.
    Found 16-bit register for signal <do_reg2>.
    Found 1-bit register for signal <rdy_reg2>.
    Found 2-bit register for signal <load_cnt>.
    Found 8-bit register for signal <addr>.
    Found 16-bit register for signal <di>.
    Found 6-bit register for signal <crscode>.
    Found 9-bit register for signal <fsm>.
    Found 3-bit register for signal <index>.
    Found 1-bit register for signal <mode>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <ovrd_reg1>.
    Found finite state machine <FSM_6> for signal <fsm>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 26                                             |
    | Inputs             | 8                                              |
    | Outputs            | 18                                             |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | DRP_RST_N (negative)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000001                                      |
    | Power Up State     | 000000001                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <crscode[5]_GND_243_o_sub_32_OUT> created at line 350.
    Found 2-bit adder for signal <load_cnt[1]_GND_243_o_add_14_OUT> created at line 274.
    Found 3-bit adder for signal <index[2]_GND_243_o_add_56_OUT> created at line 493.
    Found 8x8-bit Read Only RAM for signal <index[2]_GND_243_o_wide_mux_37_OUT>
    Found 16-bit 8-to-1 multiplexer for signal <index[2]_GND_243_o_wide_mux_38_OUT> created at line 301.
    Found 2-bit comparator greater for signal <load_cnt[1]_PWR_62_o_LessThan_14_o> created at line 273
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_7x_v1_10_qpll_drp> synthesized.

Synthesizing Unit <pcie_7x_v1_10_qpll_wrapper>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_qpll_wrapper.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_PLL_SEL = "CPLL"
        PCIE_REFCLK_FREQ = 0
    Summary:
	no macro.
Unit <pcie_7x_v1_10_qpll_wrapper> synthesized.

Synthesizing Unit <pcie_7x_v1_10_gt_wrapper>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\source\pcie_7x_v1_10_gt_wrapper.v".
        PCIE_SIM_MODE = "FALSE"
        PCIE_SIM_SPEEDUP = "FALSE"
        PCIE_SIM_TX_EIDLE_DRIVE_LEVEL = "1"
        PCIE_GT_DEVICE = "GTX"
        PCIE_USE_MODE = "3.0"
        PCIE_PLL_SEL = "CPLL"
        PCIE_LPM_DFE = "LPM"
        PCIE_LPM_DFE_GEN3 = "DFE"
        PCIE_ASYNC_EN = "FALSE"
        PCIE_TXBUF_EN = "FALSE"
        PCIE_TXSYNC_MODE = 0
        PCIE_RXSYNC_MODE = 0
        PCIE_CHAN_BOND = 0
        PCIE_CHAN_BOND_EN = "TRUE"
        PCIE_LANE = 4
        PCIE_REFCLK_FREQ = 0
        PCIE_TX_EIDLE_ASSERT_DELAY = 2
        PCIE_OOBCLK_MODE = 1
        PCIE_DEBUG_MODE = 0
WARNING:Xst:647 - Input <GT_TXPHDLYRESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_TXSYNCMODE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_TXSYNCIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_TXSYNCALLIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_RXSYNCMODE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_RXSYNCIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT_RXSYNCALLIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_7x_v1_10_gt_wrapper> synthesized.

Synthesizing Unit <pcie_app_v6>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\pcie_app_v6.vhd".
        EP_ID = 0
WARNING:Xst:647 - Input <trn_fc_nph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_npd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_ph> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_pd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_cplh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_fc_cpld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_do> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_pcie_link_state_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_status> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_command<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dstatus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lstatus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_lcommand> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_dcommand2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_ltssm_state> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_link_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_initial_link_width> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_lane_reversal_mode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_tcfg_req_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_terr_drop_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <trn_rerrfwd_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_rd_wr_done_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_err_cpl_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msixenable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cfg_interrupt_msixfm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_sel_link_rate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_gen2_capable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_partner_gen2_supported> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_link_upcfg_capable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pl_received_hot_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pcie_app_v6> synthesized.

Synthesizing Unit <pcie_wr_ram>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_wr_ram.v".
        IDLE = 0
        TS_CMD_DIFF = 1
        TS_AES_DO = 2
        CMD_SEND = 3
    Found 15-bit register for signal <dma_len>.
    Found 15-bit register for signal <dma_cnt>.
    Found 1-bit register for signal <key<127>>.
    Found 1-bit register for signal <key<126>>.
    Found 1-bit register for signal <key<125>>.
    Found 1-bit register for signal <key<124>>.
    Found 1-bit register for signal <key<123>>.
    Found 1-bit register for signal <key<122>>.
    Found 1-bit register for signal <key<121>>.
    Found 1-bit register for signal <key<120>>.
    Found 1-bit register for signal <key<119>>.
    Found 1-bit register for signal <key<118>>.
    Found 1-bit register for signal <key<117>>.
    Found 1-bit register for signal <key<116>>.
    Found 1-bit register for signal <key<115>>.
    Found 1-bit register for signal <key<114>>.
    Found 1-bit register for signal <key<113>>.
    Found 1-bit register for signal <key<112>>.
    Found 1-bit register for signal <key<111>>.
    Found 1-bit register for signal <key<110>>.
    Found 1-bit register for signal <key<109>>.
    Found 1-bit register for signal <key<108>>.
    Found 1-bit register for signal <key<107>>.
    Found 1-bit register for signal <key<106>>.
    Found 1-bit register for signal <key<105>>.
    Found 1-bit register for signal <key<104>>.
    Found 1-bit register for signal <key<103>>.
    Found 1-bit register for signal <key<102>>.
    Found 1-bit register for signal <key<101>>.
    Found 1-bit register for signal <key<100>>.
    Found 1-bit register for signal <key<99>>.
    Found 1-bit register for signal <key<98>>.
    Found 1-bit register for signal <key<97>>.
    Found 1-bit register for signal <key<96>>.
    Found 1-bit register for signal <key<95>>.
    Found 1-bit register for signal <key<94>>.
    Found 1-bit register for signal <key<93>>.
    Found 1-bit register for signal <key<92>>.
    Found 1-bit register for signal <key<91>>.
    Found 1-bit register for signal <key<90>>.
    Found 1-bit register for signal <key<89>>.
    Found 1-bit register for signal <key<88>>.
    Found 1-bit register for signal <key<87>>.
    Found 1-bit register for signal <key<86>>.
    Found 1-bit register for signal <key<85>>.
    Found 1-bit register for signal <key<84>>.
    Found 1-bit register for signal <key<83>>.
    Found 1-bit register for signal <key<82>>.
    Found 1-bit register for signal <key<81>>.
    Found 1-bit register for signal <key<80>>.
    Found 1-bit register for signal <key<79>>.
    Found 1-bit register for signal <key<78>>.
    Found 1-bit register for signal <key<77>>.
    Found 1-bit register for signal <key<76>>.
    Found 1-bit register for signal <key<75>>.
    Found 1-bit register for signal <key<74>>.
    Found 1-bit register for signal <key<73>>.
    Found 1-bit register for signal <key<72>>.
    Found 1-bit register for signal <key<71>>.
    Found 1-bit register for signal <key<70>>.
    Found 1-bit register for signal <key<69>>.
    Found 1-bit register for signal <key<68>>.
    Found 1-bit register for signal <key<67>>.
    Found 1-bit register for signal <key<66>>.
    Found 1-bit register for signal <key<65>>.
    Found 1-bit register for signal <key<64>>.
    Found 1-bit register for signal <key<63>>.
    Found 1-bit register for signal <key<62>>.
    Found 1-bit register for signal <key<61>>.
    Found 1-bit register for signal <key<60>>.
    Found 1-bit register for signal <key<59>>.
    Found 1-bit register for signal <key<58>>.
    Found 1-bit register for signal <key<57>>.
    Found 1-bit register for signal <key<56>>.
    Found 1-bit register for signal <key<55>>.
    Found 1-bit register for signal <key<54>>.
    Found 1-bit register for signal <key<53>>.
    Found 1-bit register for signal <key<52>>.
    Found 1-bit register for signal <key<51>>.
    Found 1-bit register for signal <key<50>>.
    Found 1-bit register for signal <key<49>>.
    Found 1-bit register for signal <key<48>>.
    Found 1-bit register for signal <key<47>>.
    Found 1-bit register for signal <key<46>>.
    Found 1-bit register for signal <key<45>>.
    Found 1-bit register for signal <key<44>>.
    Found 1-bit register for signal <key<43>>.
    Found 1-bit register for signal <key<42>>.
    Found 1-bit register for signal <key<41>>.
    Found 1-bit register for signal <key<40>>.
    Found 1-bit register for signal <key<39>>.
    Found 1-bit register for signal <key<38>>.
    Found 1-bit register for signal <key<37>>.
    Found 1-bit register for signal <key<36>>.
    Found 1-bit register for signal <key<35>>.
    Found 1-bit register for signal <key<34>>.
    Found 1-bit register for signal <key<33>>.
    Found 1-bit register for signal <key<32>>.
    Found 1-bit register for signal <key<31>>.
    Found 1-bit register for signal <key<30>>.
    Found 1-bit register for signal <key<29>>.
    Found 1-bit register for signal <key<28>>.
    Found 1-bit register for signal <key<27>>.
    Found 1-bit register for signal <key<26>>.
    Found 1-bit register for signal <key<25>>.
    Found 1-bit register for signal <key<24>>.
    Found 1-bit register for signal <key<23>>.
    Found 1-bit register for signal <key<22>>.
    Found 1-bit register for signal <key<21>>.
    Found 1-bit register for signal <key<20>>.
    Found 1-bit register for signal <key<19>>.
    Found 1-bit register for signal <key<18>>.
    Found 1-bit register for signal <key<17>>.
    Found 1-bit register for signal <key<16>>.
    Found 1-bit register for signal <key<15>>.
    Found 1-bit register for signal <key<14>>.
    Found 1-bit register for signal <key<13>>.
    Found 1-bit register for signal <key<12>>.
    Found 1-bit register for signal <key<11>>.
    Found 1-bit register for signal <key<10>>.
    Found 1-bit register for signal <key<9>>.
    Found 1-bit register for signal <key<8>>.
    Found 1-bit register for signal <key<7>>.
    Found 1-bit register for signal <key<6>>.
    Found 1-bit register for signal <key<5>>.
    Found 1-bit register for signal <key<4>>.
    Found 1-bit register for signal <key<3>>.
    Found 1-bit register for signal <key<2>>.
    Found 1-bit register for signal <key<1>>.
    Found 1-bit register for signal <key<0>>.
    Found 1-bit register for signal <aes_in_en>.
    Found 1-bit register for signal <aes_in<127>>.
    Found 1-bit register for signal <aes_in<126>>.
    Found 1-bit register for signal <aes_in<125>>.
    Found 1-bit register for signal <aes_in<124>>.
    Found 1-bit register for signal <aes_in<123>>.
    Found 1-bit register for signal <aes_in<122>>.
    Found 1-bit register for signal <aes_in<121>>.
    Found 1-bit register for signal <aes_in<120>>.
    Found 1-bit register for signal <aes_in<119>>.
    Found 1-bit register for signal <aes_in<118>>.
    Found 1-bit register for signal <aes_in<117>>.
    Found 1-bit register for signal <aes_in<116>>.
    Found 1-bit register for signal <aes_in<115>>.
    Found 1-bit register for signal <aes_in<114>>.
    Found 1-bit register for signal <aes_in<113>>.
    Found 1-bit register for signal <aes_in<112>>.
    Found 1-bit register for signal <aes_in<111>>.
    Found 1-bit register for signal <aes_in<110>>.
    Found 1-bit register for signal <aes_in<109>>.
    Found 1-bit register for signal <aes_in<108>>.
    Found 1-bit register for signal <aes_in<107>>.
    Found 1-bit register for signal <aes_in<106>>.
    Found 1-bit register for signal <aes_in<105>>.
    Found 1-bit register for signal <aes_in<104>>.
    Found 1-bit register for signal <aes_in<103>>.
    Found 1-bit register for signal <aes_in<102>>.
    Found 1-bit register for signal <aes_in<101>>.
    Found 1-bit register for signal <aes_in<100>>.
    Found 1-bit register for signal <aes_in<99>>.
    Found 1-bit register for signal <aes_in<98>>.
    Found 1-bit register for signal <aes_in<97>>.
    Found 1-bit register for signal <aes_in<96>>.
    Found 1-bit register for signal <aes_in<95>>.
    Found 1-bit register for signal <aes_in<94>>.
    Found 1-bit register for signal <aes_in<93>>.
    Found 1-bit register for signal <aes_in<92>>.
    Found 1-bit register for signal <aes_in<91>>.
    Found 1-bit register for signal <aes_in<90>>.
    Found 1-bit register for signal <aes_in<89>>.
    Found 1-bit register for signal <aes_in<88>>.
    Found 1-bit register for signal <aes_in<87>>.
    Found 1-bit register for signal <aes_in<86>>.
    Found 1-bit register for signal <aes_in<85>>.
    Found 1-bit register for signal <aes_in<84>>.
    Found 1-bit register for signal <aes_in<83>>.
    Found 1-bit register for signal <aes_in<82>>.
    Found 1-bit register for signal <aes_in<81>>.
    Found 1-bit register for signal <aes_in<80>>.
    Found 1-bit register for signal <aes_in<79>>.
    Found 1-bit register for signal <aes_in<78>>.
    Found 1-bit register for signal <aes_in<77>>.
    Found 1-bit register for signal <aes_in<76>>.
    Found 1-bit register for signal <aes_in<75>>.
    Found 1-bit register for signal <aes_in<74>>.
    Found 1-bit register for signal <aes_in<73>>.
    Found 1-bit register for signal <aes_in<72>>.
    Found 1-bit register for signal <aes_in<71>>.
    Found 1-bit register for signal <aes_in<70>>.
    Found 1-bit register for signal <aes_in<69>>.
    Found 1-bit register for signal <aes_in<68>>.
    Found 1-bit register for signal <aes_in<67>>.
    Found 1-bit register for signal <aes_in<66>>.
    Found 1-bit register for signal <aes_in<65>>.
    Found 1-bit register for signal <aes_in<64>>.
    Found 1-bit register for signal <aes_in<63>>.
    Found 1-bit register for signal <aes_in<62>>.
    Found 1-bit register for signal <aes_in<61>>.
    Found 1-bit register for signal <aes_in<60>>.
    Found 1-bit register for signal <aes_in<59>>.
    Found 1-bit register for signal <aes_in<58>>.
    Found 1-bit register for signal <aes_in<57>>.
    Found 1-bit register for signal <aes_in<56>>.
    Found 1-bit register for signal <aes_in<55>>.
    Found 1-bit register for signal <aes_in<54>>.
    Found 1-bit register for signal <aes_in<53>>.
    Found 1-bit register for signal <aes_in<52>>.
    Found 1-bit register for signal <aes_in<51>>.
    Found 1-bit register for signal <aes_in<50>>.
    Found 1-bit register for signal <aes_in<49>>.
    Found 1-bit register for signal <aes_in<48>>.
    Found 1-bit register for signal <aes_in<47>>.
    Found 1-bit register for signal <aes_in<46>>.
    Found 1-bit register for signal <aes_in<45>>.
    Found 1-bit register for signal <aes_in<44>>.
    Found 1-bit register for signal <aes_in<43>>.
    Found 1-bit register for signal <aes_in<42>>.
    Found 1-bit register for signal <aes_in<41>>.
    Found 1-bit register for signal <aes_in<40>>.
    Found 1-bit register for signal <aes_in<39>>.
    Found 1-bit register for signal <aes_in<38>>.
    Found 1-bit register for signal <aes_in<37>>.
    Found 1-bit register for signal <aes_in<36>>.
    Found 1-bit register for signal <aes_in<35>>.
    Found 1-bit register for signal <aes_in<34>>.
    Found 1-bit register for signal <aes_in<33>>.
    Found 1-bit register for signal <aes_in<32>>.
    Found 1-bit register for signal <aes_in<31>>.
    Found 1-bit register for signal <aes_in<30>>.
    Found 1-bit register for signal <aes_in<29>>.
    Found 1-bit register for signal <aes_in<28>>.
    Found 1-bit register for signal <aes_in<27>>.
    Found 1-bit register for signal <aes_in<26>>.
    Found 1-bit register for signal <aes_in<25>>.
    Found 1-bit register for signal <aes_in<24>>.
    Found 1-bit register for signal <aes_in<23>>.
    Found 1-bit register for signal <aes_in<22>>.
    Found 1-bit register for signal <aes_in<21>>.
    Found 1-bit register for signal <aes_in<20>>.
    Found 1-bit register for signal <aes_in<19>>.
    Found 1-bit register for signal <aes_in<18>>.
    Found 1-bit register for signal <aes_in<17>>.
    Found 1-bit register for signal <aes_in<16>>.
    Found 1-bit register for signal <aes_in<15>>.
    Found 1-bit register for signal <aes_in<14>>.
    Found 1-bit register for signal <aes_in<13>>.
    Found 1-bit register for signal <aes_in<12>>.
    Found 1-bit register for signal <aes_in<11>>.
    Found 1-bit register for signal <aes_in<10>>.
    Found 1-bit register for signal <aes_in<9>>.
    Found 1-bit register for signal <aes_in<8>>.
    Found 1-bit register for signal <aes_in<7>>.
    Found 1-bit register for signal <aes_in<6>>.
    Found 1-bit register for signal <aes_in<5>>.
    Found 1-bit register for signal <aes_in<4>>.
    Found 1-bit register for signal <aes_in<3>>.
    Found 1-bit register for signal <aes_in<2>>.
    Found 1-bit register for signal <aes_in<1>>.
    Found 1-bit register for signal <aes_in<0>>.
    Found 1-bit register for signal <ott_ram_wr>.
    Found 13-bit register for signal <ott_ram_waddr>.
    Found 1-bit register for signal <ott_ram_dina<127>>.
    Found 1-bit register for signal <ott_ram_dina<126>>.
    Found 1-bit register for signal <ott_ram_dina<125>>.
    Found 1-bit register for signal <ott_ram_dina<124>>.
    Found 1-bit register for signal <ott_ram_dina<123>>.
    Found 1-bit register for signal <ott_ram_dina<122>>.
    Found 1-bit register for signal <ott_ram_dina<121>>.
    Found 1-bit register for signal <ott_ram_dina<120>>.
    Found 1-bit register for signal <ott_ram_dina<119>>.
    Found 1-bit register for signal <ott_ram_dina<118>>.
    Found 1-bit register for signal <ott_ram_dina<117>>.
    Found 1-bit register for signal <ott_ram_dina<116>>.
    Found 1-bit register for signal <ott_ram_dina<115>>.
    Found 1-bit register for signal <ott_ram_dina<114>>.
    Found 1-bit register for signal <ott_ram_dina<113>>.
    Found 1-bit register for signal <ott_ram_dina<112>>.
    Found 1-bit register for signal <ott_ram_dina<111>>.
    Found 1-bit register for signal <ott_ram_dina<110>>.
    Found 1-bit register for signal <ott_ram_dina<109>>.
    Found 1-bit register for signal <ott_ram_dina<108>>.
    Found 1-bit register for signal <ott_ram_dina<107>>.
    Found 1-bit register for signal <ott_ram_dina<106>>.
    Found 1-bit register for signal <ott_ram_dina<105>>.
    Found 1-bit register for signal <ott_ram_dina<104>>.
    Found 1-bit register for signal <ott_ram_dina<103>>.
    Found 1-bit register for signal <ott_ram_dina<102>>.
    Found 1-bit register for signal <ott_ram_dina<101>>.
    Found 1-bit register for signal <ott_ram_dina<100>>.
    Found 1-bit register for signal <ott_ram_dina<99>>.
    Found 1-bit register for signal <ott_ram_dina<98>>.
    Found 1-bit register for signal <ott_ram_dina<97>>.
    Found 1-bit register for signal <ott_ram_dina<96>>.
    Found 1-bit register for signal <ott_ram_dina<95>>.
    Found 1-bit register for signal <ott_ram_dina<94>>.
    Found 1-bit register for signal <ott_ram_dina<93>>.
    Found 1-bit register for signal <ott_ram_dina<92>>.
    Found 1-bit register for signal <ott_ram_dina<91>>.
    Found 1-bit register for signal <ott_ram_dina<90>>.
    Found 1-bit register for signal <ott_ram_dina<89>>.
    Found 1-bit register for signal <ott_ram_dina<88>>.
    Found 1-bit register for signal <ott_ram_dina<87>>.
    Found 1-bit register for signal <ott_ram_dina<86>>.
    Found 1-bit register for signal <ott_ram_dina<85>>.
    Found 1-bit register for signal <ott_ram_dina<84>>.
    Found 1-bit register for signal <ott_ram_dina<83>>.
    Found 1-bit register for signal <ott_ram_dina<82>>.
    Found 1-bit register for signal <ott_ram_dina<81>>.
    Found 1-bit register for signal <ott_ram_dina<80>>.
    Found 1-bit register for signal <ott_ram_dina<79>>.
    Found 1-bit register for signal <ott_ram_dina<78>>.
    Found 1-bit register for signal <ott_ram_dina<77>>.
    Found 1-bit register for signal <ott_ram_dina<76>>.
    Found 1-bit register for signal <ott_ram_dina<75>>.
    Found 1-bit register for signal <ott_ram_dina<74>>.
    Found 1-bit register for signal <ott_ram_dina<73>>.
    Found 1-bit register for signal <ott_ram_dina<72>>.
    Found 1-bit register for signal <ott_ram_dina<71>>.
    Found 1-bit register for signal <ott_ram_dina<70>>.
    Found 1-bit register for signal <ott_ram_dina<69>>.
    Found 1-bit register for signal <ott_ram_dina<68>>.
    Found 1-bit register for signal <ott_ram_dina<67>>.
    Found 1-bit register for signal <ott_ram_dina<66>>.
    Found 1-bit register for signal <ott_ram_dina<65>>.
    Found 1-bit register for signal <ott_ram_dina<64>>.
    Found 1-bit register for signal <ott_ram_dina<63>>.
    Found 1-bit register for signal <ott_ram_dina<62>>.
    Found 1-bit register for signal <ott_ram_dina<61>>.
    Found 1-bit register for signal <ott_ram_dina<60>>.
    Found 1-bit register for signal <ott_ram_dina<59>>.
    Found 1-bit register for signal <ott_ram_dina<58>>.
    Found 1-bit register for signal <ott_ram_dina<57>>.
    Found 1-bit register for signal <ott_ram_dina<56>>.
    Found 1-bit register for signal <ott_ram_dina<55>>.
    Found 1-bit register for signal <ott_ram_dina<54>>.
    Found 1-bit register for signal <ott_ram_dina<53>>.
    Found 1-bit register for signal <ott_ram_dina<52>>.
    Found 1-bit register for signal <ott_ram_dina<51>>.
    Found 1-bit register for signal <ott_ram_dina<50>>.
    Found 1-bit register for signal <ott_ram_dina<49>>.
    Found 1-bit register for signal <ott_ram_dina<48>>.
    Found 1-bit register for signal <ott_ram_dina<47>>.
    Found 1-bit register for signal <ott_ram_dina<46>>.
    Found 1-bit register for signal <ott_ram_dina<45>>.
    Found 1-bit register for signal <ott_ram_dina<44>>.
    Found 1-bit register for signal <ott_ram_dina<43>>.
    Found 1-bit register for signal <ott_ram_dina<42>>.
    Found 1-bit register for signal <ott_ram_dina<41>>.
    Found 1-bit register for signal <ott_ram_dina<40>>.
    Found 1-bit register for signal <ott_ram_dina<39>>.
    Found 1-bit register for signal <ott_ram_dina<38>>.
    Found 1-bit register for signal <ott_ram_dina<37>>.
    Found 1-bit register for signal <ott_ram_dina<36>>.
    Found 1-bit register for signal <ott_ram_dina<35>>.
    Found 1-bit register for signal <ott_ram_dina<34>>.
    Found 1-bit register for signal <ott_ram_dina<33>>.
    Found 1-bit register for signal <ott_ram_dina<32>>.
    Found 1-bit register for signal <ott_ram_dina<31>>.
    Found 1-bit register for signal <ott_ram_dina<30>>.
    Found 1-bit register for signal <ott_ram_dina<29>>.
    Found 1-bit register for signal <ott_ram_dina<28>>.
    Found 1-bit register for signal <ott_ram_dina<27>>.
    Found 1-bit register for signal <ott_ram_dina<26>>.
    Found 1-bit register for signal <ott_ram_dina<25>>.
    Found 1-bit register for signal <ott_ram_dina<24>>.
    Found 1-bit register for signal <ott_ram_dina<23>>.
    Found 1-bit register for signal <ott_ram_dina<22>>.
    Found 1-bit register for signal <ott_ram_dina<21>>.
    Found 1-bit register for signal <ott_ram_dina<20>>.
    Found 1-bit register for signal <ott_ram_dina<19>>.
    Found 1-bit register for signal <ott_ram_dina<18>>.
    Found 1-bit register for signal <ott_ram_dina<17>>.
    Found 1-bit register for signal <ott_ram_dina<16>>.
    Found 1-bit register for signal <ott_ram_dina<15>>.
    Found 1-bit register for signal <ott_ram_dina<14>>.
    Found 1-bit register for signal <ott_ram_dina<13>>.
    Found 1-bit register for signal <ott_ram_dina<12>>.
    Found 1-bit register for signal <ott_ram_dina<11>>.
    Found 1-bit register for signal <ott_ram_dina<10>>.
    Found 1-bit register for signal <ott_ram_dina<9>>.
    Found 1-bit register for signal <ott_ram_dina<8>>.
    Found 1-bit register for signal <ott_ram_dina<7>>.
    Found 1-bit register for signal <ott_ram_dina<6>>.
    Found 1-bit register for signal <ott_ram_dina<5>>.
    Found 1-bit register for signal <ott_ram_dina<4>>.
    Found 1-bit register for signal <ott_ram_dina<3>>.
    Found 1-bit register for signal <ott_ram_dina<2>>.
    Found 1-bit register for signal <ott_ram_dina<1>>.
    Found 1-bit register for signal <ott_ram_dina<0>>.
    Found 9-bit register for signal <cmd_cnt>.
    Found 9-bit register for signal <cmd_len>.
    Found 64-bit register for signal <dvb_cmd_dout>.
    Found 1-bit register for signal <dvb_cmd_dout_en>.
    Found 1-bit register for signal <dvb_cmd_sof>.
    Found 1-bit register for signal <dvb_cmd_eof>.
    Found 2-bit register for signal <cstate>.
    Found finite state machine <FSM_7> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <dma_cnt[14]_GND_600_o_add_22_OUT> created at line 172.
    Found 13-bit adder for signal <ott_ram_waddr[12]_GND_600_o_add_46_OUT> created at line 297.
    Found 13-bit adder for signal <len_tmp> created at line 331.
    Found 10-bit adder for signal <n0594> created at line 341.
    Found 10-bit adder for signal <n0595> created at line 343.
    Found 10-bit adder for signal <_n0915> created at line 371.
    Found 15-bit comparator equal for signal <dma_cnt[14]_dma_len[14]_equal_10_o> created at line 140
    Found 15-bit comparator equal for signal <GND_600_o_dma_len[14]_equal_12_o> created at line 145
    Found 15-bit comparator greater for signal <GND_600_o_dma_cnt[14]_LessThan_35_o> created at line 203
    Found 9-bit comparator greater for signal <GND_600_o_cmd_cnt[8]_LessThan_81_o> created at line 358
    Found 9-bit comparator greater for signal <cmd_cnt[8]_cmd_len[8]_LessThan_83_o> created at line 363
    Found 10-bit comparator equal for signal <GND_600_o_GND_600_o_equal_86_o> created at line 371
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 514 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 653 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_wr_ram> synthesized.

Synthesizing Unit <Top_PipelinedCipher>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\Top_PipelinedCipher.v".
        DATA_W = 128
        KEY_L = 128
        NO_ROUNDS = 10
    Found 128-bit register for signal <data_shift2key_delayed>.
    Found 1-bit register for signal <valid_shift2key_delayed>.
    Summary:
	inferred 129 D-type flip-flop(s).
Unit <Top_PipelinedCipher> synthesized.

Synthesizing Unit <KeyExpantion>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\KeyExpantion.v".
        DATA_W = 128
        KEY_L = 128
        NO_ROUNDS = 10
    Summary:
	no macro.
Unit <KeyExpantion> synthesized.

Synthesizing Unit <RoundKeyGen>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\RoundKeyGen.v".
        KEY_L = 128
        WORD = 32
    Found 128-bit register for signal <Key_FirstStage>.
    Found 128-bit register for signal <Key_SecondStage>.
    Found 128-bit register for signal <round_key_delayed>.
    Found 128-bit register for signal <round_key>.
    Found 1-bit register for signal <valid_round_key>.
    Found 1-bit register for signal <valid_out>.
    Found 1-bit register for signal <valid_FirstStage>.
    Summary:
	inferred 515 D-type flip-flop(s).
Unit <RoundKeyGen> synthesized.

Synthesizing Unit <SubBytes_1>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\SubBytes.v".
        DATA_W = 32
        NO_BYTES = 4
    Found 1-bit register for signal <valid_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SubBytes_1> synthesized.

Synthesizing Unit <SBox>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\SBox.v".
    Found 8-bit register for signal <dout>.
    Found 256x8-bit Read Only RAM for signal <addr[7]_GND_605_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <SBox> synthesized.

Synthesizing Unit <AddRoundKey>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\AddRoundKey.v".
        DATA_W = 128
    Found 128-bit register for signal <data_out>.
    Found 1-bit register for signal <valid_out>.
    Summary:
	inferred 129 D-type flip-flop(s).
Unit <AddRoundKey> synthesized.

Synthesizing Unit <Round>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\Round.v".
        DATA_W = 128
    Summary:
	no macro.
Unit <Round> synthesized.

Synthesizing Unit <SubBytes_2>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\SubBytes.v".
        DATA_W = 128
        NO_BYTES = 16
    Found 1-bit register for signal <valid_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SubBytes_2> synthesized.

Synthesizing Unit <ShiftRows>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\ShiftRows.v".
        DATA_W = 128
    Found 128-bit register for signal <data_out>.
    Found 1-bit register for signal <valid_out>.
    Summary:
	inferred 129 D-type flip-flop(s).
Unit <ShiftRows> synthesized.

Synthesizing Unit <MixColumns>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\MixColumns.v".
        DATA_W = 128
    Found 128-bit register for signal <data_out>.
    Found 1-bit register for signal <valid_out>.
    Summary:
	inferred 129 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <MixColumns> synthesized.

Synthesizing Unit <cmd_pcie_dvb>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v".
        RD_IDLE = 0
        RD_CMD = 1
        RD_CMD_OUT = 2
        WR_IDLE = 0
        WR_CMD = 1
        WR_CMD_OUT = 2
        WR_LENGTH = 3
        WR_VALID = 4
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\cmd_pcie_dvb.v" line 596: Output port <full> of the instance <uut> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sof_oc_r>.
    Found 1-bit register for signal <sof_oc_rr>.
    Found 1-bit register for signal <sof_oc_rrr>.
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <eof_oc>.
    Found 1-bit register for signal <eof_oc_r>.
    Found 1-bit register for signal <eof_oc_rr>.
    Found 1-bit register for signal <eof_oc_rrr>.
    Found 1-bit register for signal <eof>.
    Found 1-bit register for signal <cmd_dec>.
    Found 1-bit register for signal <cmd_inc>.
    Found 4-bit register for signal <cmd_cnt>.
    Found 1-bit register for signal <cmd_in_fifo>.
    Found 2-bit register for signal <rd_cstate>.
    Found 16-bit register for signal <rd_length>.
    Found 1-bit register for signal <cmd_valid_en>.
    Found 3-bit register for signal <rd_cnt_blk>.
    Found 16-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <rd_en>.
    Found 64-bit register for signal <cmd_valid>.
    Found 1-bit register for signal <cmd_dvb_dout_en>.
    Found 8-bit register for signal <cmd_dvb_dout>.
    Found 3-bit register for signal <wr_cstate>.
    Found 1-bit register for signal <cmd_dvb_din_en_r1>.
    Found 1-bit register for signal <cmd_dvb_din_en_r2>.
    Found 8-bit register for signal <cmd_dvb_din_r1>.
    Found 8-bit register for signal <cmd_dvb_din_r2>.
    Found 8-bit register for signal <cmd_dvb_din_r3>.
    Found 16-bit register for signal <wr_cnt>.
    Found 3-bit register for signal <wr_cnt_blk>.
    Found 7-bit register for signal <length_cnt>.
    Found 16-bit register for signal <length>.
    Found 64-bit register for signal <length_dvb>.
    Found 64-bit register for signal <cmd_dma_dout>.
    Found 1-bit register for signal <cmd_dma_dout_en>.
    Found 9-bit register for signal <cmd_dma_addr>.
    Found 1-bit register for signal <sof_oc>.
    Found finite state machine <FSM_8> for signal <rd_cstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_main (rising_edge)                         |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <wr_cstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 11                                             |
    | Clock              | clk_main (rising_edge)                         |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <cmd_cnt[3]_GND_611_o_add_13_OUT> created at line 249.
    Found 17-bit adder for signal <_n0302> created at line 289.
    Found 3-bit adder for signal <rd_cnt_blk[2]_GND_611_o_add_41_OUT> created at line 330.
    Found 16-bit adder for signal <rd_cnt[15]_GND_611_o_add_46_OUT> created at line 340.
    Found 17-bit adder for signal <n0246> created at line 367.
    Found 16-bit adder for signal <wr_cnt[15]_GND_611_o_add_80_OUT> created at line 483.
    Found 3-bit adder for signal <wr_cnt_blk[2]_GND_611_o_add_87_OUT> created at line 493.
    Found 7-bit adder for signal <length_cnt[6]_GND_611_o_add_94_OUT> created at line 505.
    Found 9-bit adder for signal <cmd_dma_addr[8]_GND_611_o_add_134_OUT> created at line 581.
    Found 4-bit subtractor for signal <GND_611_o_GND_611_o_sub_15_OUT<3:0>> created at line 251.
    Found 16-bit subtractor for signal <GND_611_o_GND_611_o_sub_103_OUT<15:0>> created at line 516.
    Found 8-bit 8-to-1 multiplexer for signal <rd_cnt_blk[2]_cmd_valid[39]_wide_mux_62_OUT> created at line 379.
    Found 1-bit comparator not equal for signal <n0010> created at line 144
    Found 1-bit comparator not equal for signal <n0024> created at line 182
    Found 3-bit comparator greater for signal <GND_611_o_rd_cnt_blk[2]_LessThan_26_o> created at line 284
    Found 16-bit comparator greater for signal <GND_611_o_rd_cnt[15]_LessThan_57_o> created at line 367
    Found 17-bit comparator greater for signal <GND_611_o_BUS_0005_LessThan_59_o> created at line 367
    Found 17-bit comparator equal for signal <GND_611_o_GND_611_o_equal_29_o> created at line 289
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 333 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <cmd_pcie_dvb> synthesized.

Synthesizing Unit <pcie_rd_ram>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_rd_ram.v".
        IDLE = 0
        RD_ADDR = 1
        WR_DATA = 2
        RD_IDLE = 0
        SEND_DATA = 1
WARNING:Xst:647 - Input <dma_raddr<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dma_raddr<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_rd_ram.v" line 193: Output port <full> of the instance <addr_buffer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_rd_ram.v" line 193: Output port <prog_empty> of the instance <addr_buffer> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\modify\pcie_rd_ram.v" line 207: Output port <full> of the instance <fifo_data> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ott_dvb_en>.
    Found 1-bit register for signal <data_wr>.
    Found 512-bit register for signal <data_din>.
    Found 1-bit register for signal <rd_cstate>.
    Found 2-bit register for signal <cstate>.
    Found finite state machine <FSM_10> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 515 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <pcie_rd_ram> synthesized.

Synthesizing Unit <data_generators>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\data_generators.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_wdata_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <data_generators> synthesized.

Synthesizing Unit <data_check>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\data_check.vhd".
WARNING:Xst:647 - Input <user_rdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_rdata_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <user_rdata_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <data_check> synthesized.

Synthesizing Unit <user_generators_ep>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\user_generators_ep.vhd".
        EP_ID = 0
WARNING:Xst:647 - Input <dma_cmd_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dma_cmd_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <user_generators_ep> synthesized.

Synthesizing Unit <ep_rp_cmd_pcie>.
    Related source file is "G:\pcie_server\HKADS-13-05B-IP-0208_taixin\hdl\ep_rp_cmd_pcie.vhd".
        EP_ID = 0
WARNING:Xst:647 - Input <mailbox_wen_dout_porta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ep_rp_cmd_pcie> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 217
 16x19-bit single-port Read Only RAM                   : 4
 256x8-bit single-port Read Only RAM                   : 200
 32x3-bit single-port Read Only RAM                    : 4
 4x2-bit single-port Read Only RAM                     : 4
 4x3-bit single-port Read Only RAM                     : 4
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 69
 1-bit adder                                           : 4
 10-bit adder                                          : 3
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
 13-bit adder                                          : 2
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 17-bit adder                                          : 2
 2-bit adder                                           : 13
 2-bit subtractor                                      : 1
 22-bit adder                                          : 8
 3-bit adder                                           : 7
 3-bit subtractor                                      : 1
 4-bit adder                                           : 12
 4-bit addsub                                          : 1
 5-bit adder                                           : 4
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 1809
 1-bit register                                        : 1211
 12-bit register                                       : 1
 128-bit register                                      : 71
 13-bit register                                       : 1
 15-bit register                                       : 2
 16-bit register                                       : 31
 18-bit register                                       : 28
 19-bit register                                       : 8
 2-bit register                                        : 68
 22-bit register                                       : 9
 3-bit register                                        : 47
 4-bit register                                        : 63
 5-bit register                                        : 9
 512-bit register                                      : 1
 6-bit register                                        : 36
 64-bit register                                       : 7
 7-bit register                                        : 2
 8-bit register                                        : 207
 9-bit register                                        : 7
# Comparators                                          : 35
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 12-bit comparator lessequal                           : 2
 15-bit comparator equal                               : 2
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 17-bit comparator equal                               : 1
 17-bit comparator greater                             : 1
 2-bit comparator equal                                : 4
 2-bit comparator greater                              : 5
 22-bit comparator lessequal                           : 4
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 4
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 2
# Multiplexers                                         : 1847
 1-bit 2-to-1 multiplexer                              : 1375
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 16
 16-bit 24-to-1 multiplexer                            : 4
 16-bit 8-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 36
 19-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 43
 22-bit 2-to-1 multiplexer                             : 14
 3-bit 2-to-1 multiplexer                              : 35
 3-bit 8-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 15-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 59
 5-bit 2-to-1 multiplexer                              : 28
 5-bit 32-to-1 multiplexer                             : 4
 6-bit 2-to-1 multiplexer                              : 35
 64-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 148
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 26
# Xors                                                 : 349
 128-bit xor2                                          : 11
 32-bit xor2                                           : 50
 8-bit xor2                                            : 144
 8-bit xor5                                            : 144

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <descriptors_buffers.ngc>.
Reading core <mailbox_buffer.ngc>.
Reading core <dma_engine.ngc>.
Reading core <req_compl_tx_buffer.ngc>.
Reading core <completion_buffer.ngc>.
Reading core <dma_to_ddr_rbuffer.ngc>.
Loading core <descriptors_buffers> for timing and area information for instance <xdescriptors_buffers>.
Loading core <mailbox_buffer> for timing and area information for instance <xmailbox_buffer>.
Loading core <req_compl_tx_buffer> for timing and area information for instance <PCIE_DMA_ENGINE/xdma_controller_ep/xcompletion_controller_ep/xreq_compl_tx_buffer>.
Loading core <req_compl_tx_buffer> for timing and area information for instance <PCIE_DMA_ENGINE/xdma_controller_ep/xreq_twr>.
Loading core <completion_buffer> for timing and area information for instance <PCIE_DMA_ENGINE/xdma_controller_ep/xcompletion_controller_ep/xcompletion_buffer>.
Loading core <dma_to_ddr_rbuffer> for timing and area information for instance <PCIE_DMA_ENGINE/xdma_to_ddr/xdma_to_ddr_rbuffer>.
Loading core <dma_engine> for timing and area information for instance <PCIE_DMA>.
WARNING:Xst:1290 - Hierarchical block <xdata_check> is unconnected in block <pcie_dma_ep_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <xdata_generators> is unconnected in block <pcie_dma_ep_top>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[0].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[1].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[2].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pipe_lane[3].pipe_drp.pipe_drp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tuser_0> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tuser_1> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tx_ecrc_pkt> (without init value) has a constant value of 0 in block <xhdl12.tx_thrl_ctl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_0> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_1> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_9> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_10> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_11> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_12> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_13> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_14> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_15> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_16> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_17> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_18> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_19> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_20> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <length_dvb_0> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_1> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_2> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_3> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_4> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_5> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_6> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_7> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_8> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_9> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_10> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_11> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_12> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_13> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_14> of sequential type is unconnected in block <u_cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_15> of sequential type is unconnected in block <u_cmd_pcie_dvb>.

Synthesizing (advanced) Unit <SBox>.
INFO:Xst:3217 - HDL ADVISOR - Register <dout> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_addr[7]_GND_605_o_wide_mux_0_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_addr[7]_GND_605_o_wide_mux_0_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <SBox> synthesized (advanced).

Synthesizing (advanced) Unit <cmd_pcie_dvb>.
The following registers are absorbed into counter <cmd_cnt>: 1 register on signal <cmd_cnt>.
The following registers are absorbed into counter <rd_cnt_blk>: 1 register on signal <rd_cnt_blk>.
The following registers are absorbed into counter <rd_cnt>: 1 register on signal <rd_cnt>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
The following registers are absorbed into counter <wr_cnt_blk>: 1 register on signal <wr_cnt_blk>.
The following registers are absorbed into counter <length_cnt>: 1 register on signal <length_cnt>.
Unit <cmd_pcie_dvb> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_10_axi_basic_tx_thrtl_ctl>.
The following registers are absorbed into counter <tbuf_gap_cnt>: 1 register on signal <tbuf_gap_cnt>.
The following registers are absorbed into counter <tcfg_req_cnt>: 1 register on signal <tcfg_req_cnt>.
Unit <pcie_7x_v1_10_axi_basic_tx_thrtl_ctl> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_10_pipe_drp>.
The following registers are absorbed into counter <load_cnt>: 1 register on signal <load_cnt>.
Unit <pcie_7x_v1_10_pipe_drp> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_10_pipe_eq>.
INFO:Xst:3231 - The small RAM <Mram_txeq_preset_reg2[3]_GND_241_o_wide_mux_36_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 19-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <txeq_preset_reg2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_txeq_control_reg2[1]_GND_241_o_wide_mux_43_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <txeq_control_reg2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rxeq_control_reg2[1]_GND_241_o_wide_mux_74_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rxeq_control_reg2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pcie_7x_v1_10_pipe_eq> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_10_pipe_rate>.
The following registers are absorbed into counter <txdata_wait_cnt>: 1 register on signal <txdata_wait_cnt>.
INFO:Xst:3231 - The small RAM <Mram__n0782> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <fsm>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pcie_7x_v1_10_pipe_rate> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_10_pipe_reset>.
The following registers are absorbed into counter <cfg_wait_cnt>: 1 register on signal <cfg_wait_cnt>.
Unit <pcie_7x_v1_10_pipe_reset> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_10_pipe_user>.
The following registers are absorbed into counter <rxcdrlock_cnt>: 1 register on signal <rxcdrlock_cnt>.
The following registers are absorbed into counter <converge_cnt>: 1 register on signal <converge_cnt>.
The following registers are absorbed into counter <rxvalid_cnt>: 1 register on signal <rxvalid_cnt>.
The following registers are absorbed into counter <oobclk_cnt>: 1 register on signal <oobclk_cnt>.
Unit <pcie_7x_v1_10_pipe_user> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_7x_v1_10_qpll_drp>.
The following registers are absorbed into counter <load_cnt>: 1 register on signal <load_cnt>.
INFO:Xst:3231 - The small RAM <Mram_index[2]_GND_243_o_wide_mux_37_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <index>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <pcie_7x_v1_10_qpll_drp> synthesized (advanced).

Synthesizing (advanced) Unit <pcie_wr_ram>.
The following registers are absorbed into counter <dma_cnt>: 1 register on signal <dma_cnt>.
Unit <pcie_wr_ram> synthesized (advanced).
WARNING:Xst:2677 - Node <length_dvb_0> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_1> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_2> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_3> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_4> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_5> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_6> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_7> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_8> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_9> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_10> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_11> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_12> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_13> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_14> of sequential type is unconnected in block <cmd_pcie_dvb>.
WARNING:Xst:2677 - Node <length_dvb_15> of sequential type is unconnected in block <cmd_pcie_dvb>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 217
 16x19-bit single-port distributed Read Only RAM       : 4
 256x8-bit single-port distributed Read Only RAM       : 200
 32x3-bit single-port distributed Read Only RAM        : 4
 4x2-bit single-port distributed Read Only RAM         : 4
 4x3-bit single-port distributed Read Only RAM         : 4
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 34
 1-bit adder                                           : 5
 10-bit adder                                          : 1
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 13-bit adder                                          : 1
 16-bit subtractor                                     : 1
 17-bit adder                                          : 2
 2-bit adder                                           : 4
 22-bit adder                                          : 4
 3-bit adder                                           : 5
 5-bit adder                                           : 4
 6-bit subtractor                                      : 1
 9-bit adder                                           : 3
# Counters                                             : 35
 15-bit up counter                                     : 1
 16-bit up counter                                     : 2
 2-bit down counter                                    : 1
 2-bit up counter                                      : 9
 22-bit up counter                                     : 4
 3-bit down counter                                    : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 12
 4-bit updown counter                                  : 1
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 14944
 Flip-Flops                                            : 14944
# Comparators                                          : 35
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 1
 12-bit comparator lessequal                           : 2
 15-bit comparator equal                               : 2
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 17-bit comparator equal                               : 1
 17-bit comparator greater                             : 1
 2-bit comparator equal                                : 4
 2-bit comparator greater                              : 5
 22-bit comparator lessequal                           : 4
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 4
 6-bit comparator greater                              : 2
 6-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 2
# Multiplexers                                         : 1873
 1-bit 2-to-1 multiplexer                              : 1446
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 14
 16-bit 24-to-1 multiplexer                            : 4
 16-bit 8-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 36
 19-bit 2-to-1 multiplexer                             : 12
 2-bit 2-to-1 multiplexer                              : 38
 22-bit 2-to-1 multiplexer                             : 10
 3-bit 2-to-1 multiplexer                              : 29
 3-bit 8-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 15-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 43
 5-bit 2-to-1 multiplexer                              : 28
 5-bit 32-to-1 multiplexer                             : 4
 6-bit 2-to-1 multiplexer                              : 26
 64-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 147
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 26
# Xors                                                 : 349
 128-bit xor2                                          : 11
 32-bit xor2                                           : 50
 8-bit xor2                                            : 144
 8-bit xor5                                            : 144

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <addr_reg_8> has a constant value of 0 in block <pcie_7x_v1_10_pipe_drp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch fsm_rx hinder the constant cleaning in the block pcie_7x_v1_10_pipe_sync.
   You should achieve better results by setting this init to 1.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_1> on signal <fsm[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00010 | 0000
 00000 | 0001
 00001 | 0011
 00101 | 0010
 00011 | unreached
 00100 | unreached
 00111 | 0110
 00110 | 0111
 01100 | 0101
 01000 | unreached
 01001 | unreached
 01010 | unreached
 01011 | unreached
 01101 | 0100
 01110 | 1100
 01111 | 1101
 10000 | 1111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i/FSM_2> on signal <fsm_tx[1:6]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/FSM_2> on signal <fsm_tx[1:6]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i/FSM_2> on signal <fsm_tx[1:6]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_2> on signal <fsm_tx[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:6]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:6]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:6]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_3> on signal <fsm_tx[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:6]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:6]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:6]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_4> on signal <fsm_rx[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:4]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:4]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:4]> with user encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_5> on signal <fsm[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0100  | 0100
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/FSM_6> on signal <fsm[1:9]> with user encoding.
------------------------
 State     | Encoding
------------------------
 000000001 | 000000001
 000000010 | 000000010
 000000100 | 000000100
 000001000 | 000001000
 000010000 | 000010000
 000100000 | 000100000
 001000000 | 001000000
 010000000 | 010000000
 100000000 | 100000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:3]> with sequential encoding.
Optimizing FSM <xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/FSM_0> on signal <reg_state_eios_det[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00100 | 001
 00010 | 010
 10000 | 011
 01000 | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_pcie_wr_ram/FSM_7> on signal <cstate[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 10
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_pcie_rd_ram/FSM_10> on signal <cstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_cmd_pcie_dvb/FSM_9> on signal <wr_cstate[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00001
 001   | 00010
 010   | 00100
 011   | 01000
 100   | 10000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_cmd_pcie_dvb/FSM_8> on signal <rd_cstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1293 - FF/Latch <addr_6> has a constant value of 0 in block <pcie_7x_v1_10_qpll_drp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sysclksel_1> has a constant value of 0 in block <pcie_7x_v1_10_pipe_rate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rate_out_1> has a constant value of 0 in block <pcie_7x_v1_10_pipe_rate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rate_out_2> has a constant value of 0 in block <pcie_7x_v1_10_pipe_rate>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <txeq_preset_4> has a constant value of 0 in block <pcie_7x_v1_10_pipe_eq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txeq_preset_5> has a constant value of 0 in block <pcie_7x_v1_10_pipe_eq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txeq_preset_6> has a constant value of 0 in block <pcie_7x_v1_10_pipe_eq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <txeq_preset_18> has a constant value of 0 in block <pcie_7x_v1_10_pipe_eq>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsm_FSM_FFd2> has a constant value of 0 in block <pcie_7x_v1_10_qpll_drp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fsm_FSM_FFd1> has a constant value of 0 in block <pcie_7x_v1_10_qpll_drp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m_axis_rx_tuser_xhdl1_9> (without init value) has a constant value of 0 in block <pcie_7x_v1_10_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_10> (without init value) has a constant value of 0 in block <pcie_7x_v1_10_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_11> (without init value) has a constant value of 0 in block <pcie_7x_v1_10_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_12> (without init value) has a constant value of 0 in block <pcie_7x_v1_10_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_13> (without init value) has a constant value of 0 in block <pcie_7x_v1_10_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_15> (without init value) has a constant value of 0 in block <pcie_7x_v1_10_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m_axis_rx_tuser_xhdl1_16> (without init value) has a constant value of 0 in block <pcie_7x_v1_10_axi_basic_rx_pipeline>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pcie_7x_v1_10_qpll_wrapper> ...

Optimizing unit <pcie_7x_v1_10_axi_basic_top> ...

Optimizing unit <pcie_7x_v1_10_axi_basic_tx> ...

Optimizing unit <pcie_7x_v1_10_axi_basic_rx> ...

Optimizing unit <pcie_7x_v1_10_pcie_7x> ...

Optimizing unit <pcie_7x_v1_10_pcie_bram_top_7x> ...

Optimizing unit <pcie_7x_v1_10_pcie_brams_7x> ...

Optimizing unit <pcie_7x_v1_10_pcie_bram_7x> ...

Optimizing unit <BRAM_TDP_MACRO> ...

Optimizing unit <pcie_7x_v1_10_pcie_pipe_pipeline> ...

Optimizing unit <pcie_7x_v1_10_pcie_pipe_lane> ...

Optimizing unit <data_check> ...

Optimizing unit <KeyExpantion> ...

Optimizing unit <Round> ...

Optimizing unit <user_generators_ep> ...

Optimizing unit <data_generators> ...

Optimizing unit <ep_rp_cmd_pcie> ...

Optimizing unit <pcie_dma_ep_top> ...

Optimizing unit <pcie_dma_core_ep> ...

Optimizing unit <pcie_7x_v1_10> ...

Optimizing unit <pcie_7x_v1_10_gt_top> ...

Optimizing unit <pcie_7x_v1_10_pipe_wrapper> ...

Optimizing unit <pcie_7x_v1_10_qpll_reset> ...

Optimizing unit <pcie_7x_v1_10_pipe_rate> ...

Optimizing unit <pcie_7x_v1_10_pipe_drp> ...
WARNING:Xst:1293 - FF/Latch <load_cnt_1> has a constant value of 0 in block <pcie_7x_v1_10_pipe_drp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <load_cnt_1> has a constant value of 0 in block <pcie_7x_v1_10_pipe_drp>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pcie_7x_v1_10_gt_wrapper> ...

Optimizing unit <pcie_7x_v1_10_pipe_reset> ...

Optimizing unit <pcie_7x_v1_10_pipe_user> ...

Optimizing unit <pcie_7x_v1_10_pipe_sync> ...

Optimizing unit <pcie_7x_v1_10_pipe_eq> ...

Optimizing unit <pcie_7x_v1_10_rxeq_scan> ...
WARNING:Xst:1293 - FF/Latch <new_txcoeff_1> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_3> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_4> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_5> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_6> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_7> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_8> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_9> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_10> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_11> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_12> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_13> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_14> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_15> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_16> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_17> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <new_txcoeff_1> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_3> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_4> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_5> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_6> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_7> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_8> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_9> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_10> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_11> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_12> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_13> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_14> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_15> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_16> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <new_txcoeff_17> has a constant value of 0 in block <pcie_7x_v1_10_rxeq_scan>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pcie_7x_v1_10_qpll_drp> ...

Optimizing unit <pcie_7x_v1_10_gt_rx_valid_filter_7x> ...

Optimizing unit <pcie_7x_v1_10_pcie_top> ...

Optimizing unit <pcie_7x_v1_10_axi_basic_tx_pipeline> ...

Optimizing unit <pcie_7x_v1_10_axi_basic_tx_thrtl_ctl> ...

Optimizing unit <pcie_7x_v1_10_axi_basic_rx_pipeline> ...

Optimizing unit <pcie_7x_v1_10_axi_basic_rx_null_gen> ...
WARNING:Xst:1710 - FF/Latch <reg_pkt_len_counter_11> (without init value) has a constant value of 0 in block <pcie_7x_v1_10_axi_basic_rx_null_gen>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <pcie_7x_v1_10_pcie_pipe_misc> ...

Optimizing unit <pcie_app_v6> ...

Optimizing unit <v7_pcie_conv> ...

Optimizing unit <pcie_7x_v1_10_pipe_clock> ...

Optimizing unit <pcie_wr_ram> ...

Optimizing unit <Top_PipelinedCipher> ...

Optimizing unit <RoundKeyGen> ...

Optimizing unit <SubBytes_1> ...

Optimizing unit <SBox> ...

Optimizing unit <AddRoundKey> ...

Optimizing unit <SubBytes_2> ...

Optimizing unit <ShiftRows> ...

Optimizing unit <MixColumns> ...

Optimizing unit <pcie_rd_ram> ...

Optimizing unit <cmd_pcie_dvb> ...
WARNING:Xst:1293 - FF/Latch <txdlyen> has a constant value of 0 in block <pipe_lane[3].pipe_sync_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <txdlyen> has a constant value of 0 in block <pipe_lane[2].pipe_sync_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <txdlyen> has a constant value of 0 in block <pipe_lane[1].pipe_sync_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tuser_0> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tuser_1> (without init value) has a constant value of 0 in block <tx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tx_ecrc_pkt> (without init value) has a constant value of 0 in block <xhdl12.tx_thrl_ctl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tkeep_0> (without init value) has a constant value of 1 in block <rx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tkeep_1> (without init value) has a constant value of 1 in block <rx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tkeep_2> (without init value) has a constant value of 1 in block <rx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_tkeep_3> (without init value) has a constant value of 1 in block <rx_pipeline_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fsm_rx> of sequential type is unconnected in block <pipe_lane[3].pipe_sync_i>.
WARNING:Xst:2677 - Node <fsm_rx> of sequential type is unconnected in block <pipe_lane[2].pipe_sync_i>.
WARNING:Xst:2677 - Node <fsm_rx> of sequential type is unconnected in block <pipe_lane[1].pipe_sync_i>.
WARNING:Xst:2677 - Node <fsm_rx> of sequential type is unconnected in block <pipe_lane[0].pipe_sync_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_0> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_1> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_2> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_3> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_4> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_5> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_6> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_7> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_8> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_9> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_10> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_11> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_12> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_13> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_14> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_15> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_16> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_17> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_lffs_sel> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_done> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <txeq_done> of sequential type is unconnected in block <pipe_lane[3].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <new_txcoeff_0> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <new_txcoeff_2> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <lffs_sel> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_0> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_1> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_2> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_3> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_4> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_5> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_6> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_7> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_8> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_9> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_10> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_11> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_12> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_13> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_14> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_15> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_16> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_17> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_lffs_sel> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_done> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <txeq_done> of sequential type is unconnected in block <pipe_lane[2].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <new_txcoeff_0> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <new_txcoeff_2> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <lffs_sel> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_0> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_1> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_2> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_3> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_4> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_5> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_6> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_7> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_8> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_9> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_10> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_11> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_12> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_13> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_14> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_15> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_16> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_17> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_lffs_sel> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_done> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <txeq_done> of sequential type is unconnected in block <pipe_lane[1].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <new_txcoeff_0> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <new_txcoeff_2> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <lffs_sel> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_0> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_1> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_2> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_3> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_4> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_5> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_6> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_7> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_8> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_9> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_10> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_11> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_12> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_13> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_14> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_15> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_16> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_new_txcoeff_17> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_lffs_sel> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <rxeq_done> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <txeq_done> of sequential type is unconnected in block <pipe_lane[0].pipe_eq.pipe_eq_i>.
WARNING:Xst:2677 - Node <new_txcoeff_0> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <new_txcoeff_2> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <lffs_sel> of sequential type is unconnected in block <rxeq_scan_i>.
WARNING:Xst:2677 - Node <trn_rsof_prev> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <trn_rerrfwd_prev> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <trn_recrc_err_prev> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <trn_rsrc_dsc_prev> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_0> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_1> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_14> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_17> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_18> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_19> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <m_axis_rx_tuser_xhdl1_20> of sequential type is unconnected in block <rx_pipeline_inst>.
WARNING:Xst:2677 - Node <pipe_tx_reset_q> of sequential type is unconnected in block <pipe_misc_i>.
WARNING:Xst:1290 - Hierarchical block <xdata_check> is unconnected in block <pcie_dma_ep_top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <xdata_generators> is unconnected in block <pcie_dma_ep_top>.
   It will be removed from the design.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i Conflict on KEEP property on signal RATE_RATE_IN[1]_GND_238_o_mux_1_OUT<1> and RATE_RXPMARESETDONE_GND_238_o_MUX_500_o RATE_RXPMARESETDONE_GND_238_o_MUX_500_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i Conflict on KEEP property on signal RATE_RATE_IN[1]_GND_238_o_mux_1_OUT<1> and RATE_RXSYNC_DONE_GND_238_o_MUX_508_o RATE_RXSYNC_DONE_GND_238_o_MUX_508_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i Conflict on KEEP property on signal RATE_RATE_IN[1]_GND_238_o_mux_1_OUT<1> and RATE_RXPMARESETDONE_GND_238_o_MUX_500_o RATE_RXPMARESETDONE_GND_238_o_MUX_500_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i Conflict on KEEP property on signal RATE_RATE_IN[1]_GND_238_o_mux_1_OUT<1> and RATE_RXSYNC_DONE_GND_238_o_MUX_508_o RATE_RXSYNC_DONE_GND_238_o_MUX_508_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i Conflict on KEEP property on signal RATE_RATE_IN[1]_GND_238_o_mux_1_OUT<1> and RATE_RXPMARESETDONE_GND_238_o_MUX_500_o RATE_RXPMARESETDONE_GND_238_o_MUX_500_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i Conflict on KEEP property on signal RATE_RATE_IN[1]_GND_238_o_mux_1_OUT<1> and RATE_RXSYNC_DONE_GND_238_o_MUX_508_o RATE_RXSYNC_DONE_GND_238_o_MUX_508_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i Conflict on KEEP property on signal RATE_RATE_IN[1]_GND_238_o_mux_1_OUT<1> and RATE_RXPMARESETDONE_GND_238_o_MUX_500_o RATE_RXPMARESETDONE_GND_238_o_MUX_500_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i Conflict on KEEP property on signal RATE_RATE_IN[1]_GND_238_o_mux_1_OUT<1> and RATE_RXSYNC_DONE_GND_238_o_MUX_508_o RATE_RXSYNC_DONE_GND_238_o_MUX_508_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i Conflict on KEEP property on signal RST_RXPMARESETDONE[3]_GND_235_o_mux_2_OUT<3> and RST_RXPMARESETDONE[3]_GND_235_o_mux_2_OUT<2> RST_RXPMARESETDONE[3]_GND_235_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i Conflict on KEEP property on signal RST_RXPMARESETDONE[3]_GND_235_o_mux_2_OUT<2> and RST_RXPMARESETDONE[3]_GND_235_o_mux_2_OUT<1> RST_RXPMARESETDONE[3]_GND_235_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i Conflict on KEEP property on signal RST_RXPMARESETDONE[3]_GND_235_o_mux_2_OUT<1> and RST_RXPMARESETDONE[3]_GND_235_o_mux_2_OUT<0> RST_RXPMARESETDONE[3]_GND_235_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i Conflict on KEEP property on signal SYNC_TXSYNCDONE_GND_239_o_MUX_562_o and SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i Conflict on KEEP property on signal SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o and SYNC_RXSYNCDONE_GND_239_o_MUX_568_o SYNC_RXSYNCDONE_GND_239_o_MUX_568_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i Conflict on KEEP property on signal SYNC_TXSYNCDONE_GND_239_o_MUX_562_o and SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_sync_i Conflict on KEEP property on signal SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o and SYNC_RXSYNCDONE_GND_239_o_MUX_568_o SYNC_RXSYNCDONE_GND_239_o_MUX_568_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i Conflict on KEEP property on signal SYNC_TXSYNCDONE_GND_239_o_MUX_562_o and SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i Conflict on KEEP property on signal SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o and SYNC_RXSYNCDONE_GND_239_o_MUX_568_o SYNC_RXSYNCDONE_GND_239_o_MUX_568_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i Conflict on KEEP property on signal SYNC_TXSYNCDONE_GND_239_o_MUX_562_o and SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_sync_i Conflict on KEEP property on signal SYNC_RXSYNC_DONEM_IN_GND_239_o_MUX_567_o and SYNC_RXSYNCDONE_GND_239_o_MUX_568_o SYNC_RXSYNCDONE_GND_239_o_MUX_568_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<5> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> and EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> and EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<3> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<2> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<1> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<0> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> and EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<2> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<1> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<0> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<9> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<8> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<7> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<6> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<5> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<4> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<3> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<2> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<1> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<17> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<16> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<15> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<14> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<13> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<12> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<11> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<10> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<0> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<5> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<4> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<3> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<2> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<1> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<0> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<3> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<2> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<1> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<0> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_EN_GND_241_o_MUX_629_o EQ_RXEQ_USER_EN_GND_241_o_MUX_629_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_MODE_GND_241_o_MUX_648_o EQ_RXEQ_USER_MODE_GND_241_o_MUX_648_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<5> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> and EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> and EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<3> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<2> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<1> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<0> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> and EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<2> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<1> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<0> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<9> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<8> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<7> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<6> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<5> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<4> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<3> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<2> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<1> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<17> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<16> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<15> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<14> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<13> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<12> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<11> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<10> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<0> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<5> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<4> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<3> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<2> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<1> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<0> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<3> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<2> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<1> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<0> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_EN_GND_241_o_MUX_629_o EQ_RXEQ_USER_EN_GND_241_o_MUX_629_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_MODE_GND_241_o_MUX_648_o EQ_RXEQ_USER_MODE_GND_241_o_MUX_648_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<5> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> and EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> and EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<3> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<2> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<1> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<0> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> and EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<2> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<1> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<0> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<9> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<8> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<7> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<6> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<5> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<4> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<3> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<2> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<1> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<17> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<16> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<15> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<14> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<13> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<12> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<11> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<10> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<0> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<5> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<4> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<3> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<2> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<1> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<0> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<3> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<2> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<1> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<0> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_EN_GND_241_o_MUX_629_o EQ_RXEQ_USER_EN_GND_241_o_MUX_629_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_MODE_GND_241_o_MUX_648_o EQ_RXEQ_USER_MODE_GND_241_o_MUX_648_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<5> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<4> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<3> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<2> and EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_DEEMPH_IN[5]_GND_241_o_mux_3_OUT<1> and EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<1> and EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<3> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<2> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<1> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<0> EQ_TXEQ_PRESET[3]_GND_241_o_mux_2_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_TXEQ_CONTROL[1]_GND_241_o_mux_1_OUT<0> and EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<1> and EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<2> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<1> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<0> EQ_RXEQ_PRESET[2]_GND_241_o_mux_5_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<9> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<9> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<8> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<8> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<7> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<7> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<6> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<6> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<5> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<4> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<3> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<2> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<1> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<17> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<17> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<16> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<16> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<15> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<15> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<14> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<14> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<13> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<13> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<12> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<12> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<11> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<11> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<10> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<10> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<0> EQ_RXEQ_USER_TXCOEFF[17]_GND_241_o_mux_8_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<5> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<5> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<4> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<4> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<3> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<2> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<1> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<0> EQ_RXEQ_LFFS[5]_GND_241_o_mux_6_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<3> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<3> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<2> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<2> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<1> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<1> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<0> EQ_RXEQ_TXPRESET[3]_GND_241_o_mux_7_OUT<0> signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_EN_GND_241_o_MUX_629_o EQ_RXEQ_USER_EN_GND_241_o_MUX_629_o signal will be lost.
WARNING:Xst:638 - in unit xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i Conflict on KEEP property on signal EQ_RXEQ_CONTROL[1]_GND_241_o_mux_4_OUT<0> and EQ_RXEQ_USER_MODE_GND_241_o_MUX_648_o EQ_RXEQ_USER_MODE_GND_241_o_MUX_648_o signal will be lost.
WARNING:Xst:1293 - FF/Latch <ovrd> has a constant value of 0 in block <qpll_reset.qpll_reset_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tbuf_gap_cnt_1> (without init value) has a constant value of 0 in block <xhdl12.tx_thrl_ctl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tbuf_gap_cnt_2> (without init value) has a constant value of 0 in block <xhdl12.tx_thrl_ctl_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reg_pkt_len_counter_11> (without init value) has a constant value of 0 in block <rx_null_gen_inst>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pcie_dma_ep_top, actual ratio is 1.
FlipFlop u_pcie_rd_ram/ott_dvb_en has been replicated 5 time(s)
FlipFlop u_pcie_wr_ram/dma_cnt_0 has been replicated 2 time(s)
FlipFlop u_pcie_wr_ram/dma_cnt_1 has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/RKGEN_U0/valid_FirstStage has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/RKGEN_U0/valid_round_key has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[1].RKGEN_U/valid_FirstStage has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[1].RKGEN_U/valid_round_key has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[2].RKGEN_U/valid_FirstStage has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[2].RKGEN_U/valid_round_key has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[3].RKGEN_U/valid_FirstStage has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[3].RKGEN_U/valid_round_key has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[4].RKGEN_U/valid_FirstStage has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[4].RKGEN_U/valid_round_key has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[5].RKGEN_U/valid_FirstStage has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[5].RKGEN_U/valid_round_key has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[6].RKGEN_U/valid_FirstStage has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[6].RKGEN_U/valid_round_key has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[7].RKGEN_U/valid_FirstStage has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[7].RKGEN_U/valid_round_key has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[8].RKGEN_U/valid_FirstStage has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[8].RKGEN_U/valid_round_key has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[9].RKGEN_U/valid_FirstStage has been replicated 1 time(s)
FlipFlop u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[9].RKGEN_U/valid_round_key has been replicated 1 time(s)
FlipFlop xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15091
 Flip-Flops                                            : 15091

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pcie_dma_ep_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 28611
#      BUF                         : 125
#      GND                         : 76
#      INV                         : 567
#      LUT1                        : 741
#      LUT2                        : 4228
#      LUT3                        : 1914
#      LUT4                        : 1559
#      LUT5                        : 2294
#      LUT6                        : 9309
#      MUXCY                       : 1537
#      MUXF7                       : 3253
#      MUXF8                       : 1600
#      VCC                         : 51
#      XORCY                       : 1357
# FlipFlops/Latches                : 17745
#      FD                          : 1526
#      FDC                         : 165
#      FDCE                        : 10836
#      FDCP                        : 1
#      FDE                         : 124
#      FDP                         : 54
#      FDPE                        : 6
#      FDR                         : 2410
#      FDRE                        : 2574
#      FDS                         : 42
#      FDSE                        : 7
# RAMS                             : 25
#      RAMB18E1                    : 3
#      RAMB36E1                    : 22
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGCTRL                    : 1
# IO Buffers                       : 20
#      IBUF                        : 11
#      IBUFDS_GTE2                 : 1
#      OBUF                        : 8
# GigabitIOs                       : 5
#      GTXE2_CHANNEL               : 4
#      GTXE2_COMMON                : 1
# Others                           : 7
#      cmd_fifo                    : 1
#      data_fifo                   : 1
#      dvb_cmd_ram                 : 1
#      fifo_addr                   : 1
#      MMCME2_ADV                  : 1
#      ott_ts_ram                  : 1
#      PCIE_2_1                    : 1

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 
 Number of Slice Registers:           17745  out of  407600     4%  
 Number of Slice LUTs:                20612  out of  203800    10%  
    Number used as Logic:             20612  out of  203800    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  29587
   Number with an unused Flip Flop:   11842  out of  29587    40%  
   Number with an unused LUT:          8975  out of  29587    30%  
   Number of fully used LUT-FF pairs:  8770  out of  29587    29%  
   Number of unique control sets:       804

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    500     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               24  out of    445     5%  
    Number using Block RAM only:         24
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------+------------------------+-------+
xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk2  | BUFG                   | 15119 |
xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/clk_125mhz| BUFGCTRL               | 2635  |
xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk1  | BUFG                   | 16    |
---------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | Buffer(FF name)                                                                                                                                                                                                                                                                                            | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
xmailbox_buffer/N1(xmailbox_buffer/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | NONE(xmailbox_buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                               | 4     |
xpcie_dma_core_ep/app/PCIE_DMA/PCIE_DMA_ENGINE/xdma_to_ddr/xdma_to_ddr_rbuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(xpcie_dma_core_ep/app/PCIE_DMA/PCIE_DMA_ENGINE/xdma_to_ddr/xdma_to_ddr_rbuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                | NONE(xpcie_dma_core_ep/app/PCIE_DMA/PCIE_DMA_ENGINE/xdma_to_ddr/xdma_to_ddr_rbuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                | 4     |
xdescriptors_buffers/N1(xdescriptors_buffers/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                             | NONE(xdescriptors_buffers/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)                                                                                                                                          | 2     |
xpcie_dma_core_ep/app/PCIE_DMA/PCIE_DMA_ENGINE/xdma_controller_ep/xcompletion_controller_ep/xcompletion_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(xpcie_dma_core_ep/app/PCIE_DMA/PCIE_DMA_ENGINE/xdma_controller_ep/xcompletion_controller_ep/xcompletion_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(xpcie_dma_core_ep/app/PCIE_DMA/PCIE_DMA_ENGINE/xdma_controller_ep/xcompletion_controller_ep/xcompletion_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)| 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[4].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[6].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[6].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[4].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[4].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[4].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[5].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[6].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/dipb_pattern<0>(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/XST_GND:G)                                                                                                                                                                                                                                                            | NONE(xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                         | 2     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.541ns (Maximum Frequency: 220.198MHz)
   Minimum input arrival time before clock: 1.895ns
   Maximum output required time after clock: 2.437ns
   Maximum combinational path delay: 0.877ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk2'
  Clock period: 4.541ns (frequency: 220.198MHz)
  Total number of paths / destination ports: 401011 / 42735
-------------------------------------------------------------------------
Delay:               4.541ns (Levels of Logic = 10)
  Source:            xpcie_dma_core_ep/trn_lnk_up_n_int_i (FF)
  Destination:       u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[9].RKGEN_U/valid_FirstStage (FF)
  Source Clock:      xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk2 rising
  Destination Clock: xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk2 rising

  Data Path: xpcie_dma_core_ep/trn_lnk_up_n_int_i to u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[9].RKGEN_U/valid_FirstStage
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.236   0.455  trn_lnk_up_n_int_i (trn_lnk_up_n)
     BUF:I->O              2   0.054   0.344  trn_lnk_up_n_int_i_1 (trn_lnk_up_n_int_i_1)
     end scope: 'xpcie_dma_core_ep:dma_resetout'
     BUF:I->O             87   0.054   0.479  xpcie_dma_core_ep_dma_resetout_1 (xpcie_dma_core_ep_dma_resetout_1)
     begin scope: 'u_pcie_wr_ram:rst'
     BUF:I->O             87   0.054   0.479  rst_1 (rst_1)
     INV:I->O             74   0.054   0.477  rst_INV_352_o1_INV_0 (rst_INV_352_o)
     begin scope: 'u_pcie_wr_ram/u_aes:reset'
     BUF:I->O             79   0.054   0.478  reset_1 (reset_1)
     begin scope: 'u_pcie_wr_ram/u_aes/U_KEYEXP:reset'
     BUF:I->O             55   0.054   0.473  reset_1 (reset_1)
     begin scope: 'u_pcie_wr_ram/u_aes/U_KEYEXP/ROUND_KEY_GEN[8].RKGEN_U:reset'
     INV:I->O             86   0.054   0.479  reset_inv1_INV_0 (reset_inv)
     FDCE:CLR                  0.264          Key_FirstStage_0
    ----------------------------------------
    Total                      4.541ns (0.878ns logic, 3.663ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/clk_125mhz'
  Clock period: 2.885ns (frequency: 346.656MHz)
  Total number of paths / destination ports: 20931 / 3660
-------------------------------------------------------------------------
Delay:               2.885ns (Levels of Logic = 6)
  Source:            xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txelecidle_reg2 (FF)
  Destination:       xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_0 (FF)
  Source Clock:      xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/clk_125mhz rising
  Destination Clock: xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/clk_125mhz rising

  Data Path: xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txelecidle_reg2 to xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.405  txelecidle_reg2 (txelecidle_reg2)
     LUT2:I0->O            9   0.043   0.395  USER_ACTIVE_LANE1 (USER_ACTIVE_LANE)
     end scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i:USER_ACTIVE_LANE'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i:RATE_ACTIVE_LANE'
     LUT6:I5->O            3   0.043   0.417  fsm[4]_GND_238_o_mux_90_OUT<0>61 (fsm[4]_GND_238_o_mux_90_OUT<0>_bdd11)
     LUT6:I4->O            1   0.043   0.603  fsm[4]_GND_238_o_mux_90_OUT<0>2 (fsm[4]_GND_238_o_mux_90_OUT<0>2)
     LUT6:I1->O            1   0.043   0.613  fsm[4]_GND_238_o_mux_90_OUT<0>4 (fsm[4]_GND_238_o_mux_90_OUT<0>4)
     LUT6:I0->O            1   0.043   0.000  fsm[4]_GND_238_o_mux_90_OUT<0>13 (fsm[4]_GND_238_o_mux_90_OUT<0>)
     FD:D                     -0.000          fsm_0
    ----------------------------------------
    Total                      2.885ns (0.451ns logic, 2.434ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk2'
  Total number of paths / destination ports: 1485 / 916
-------------------------------------------------------------------------
Offset:              1.895ns (Levels of Logic = 5)
  Source:            xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i:TRNTBUFAV4 (PAD)
  Destination:       xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst/tready_thrtl_xhdl1 (FF)
  Destination Clock: xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk2 rising

  Data Path: xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i:TRNTBUFAV4 to xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst/tready_thrtl_xhdl1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PCIE_2_1:TRNTBUFAV4    5   0.000   0.000  pcie_block_i (trn_tbuf_av<4>)
     end scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i:trn_tbuf_av<4>'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top_i:trn_tbuf_av<4>'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top_i/tx_inst:TRN_TBUF_AV<4>'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst:TRN_TBUF_AV<4>'
     LUT4:I0->O            1   0.043   0.613  tbuf_av_gap_trig1 (tbuf_av_gap_trig1)
     LUT6:I0->O            2   0.043   0.608  tbuf_av_gap_trig3 (tbuf_av_gap_trig4)
     LUT6:I1->O            1   0.043   0.000  Mmux_tready_thrtl_mux13 (tready_thrtl_mux)
     FDR:D                    -0.000          tready_thrtl_xhdl1
    ----------------------------------------
    Total                      1.895ns (0.674ns logic, 1.221ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/clk_125mhz'
  Total number of paths / destination ports: 123 / 123
-------------------------------------------------------------------------
Offset:              1.800ns (Levels of Logic = 7)
  Source:            sys_reset_n (PAD)
  Destination:       xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/reset_n_reg1 (FF)
  Destination Clock: xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/clk_125mhz rising

  Data Path: sys_reset_n to xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/reset_n_reg1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.339  sys_reset_n_ibuf (sys_reset_n_c)
     begin scope: 'xpcie_dma_core_ep:sys_reset_n'
     begin scope: 'xpcie_dma_core_ep/xv7_pcie_conv:v6_sys_reset_n'
     INV:I->O              1   0.054   0.339  v7_sys_reset1_INV_0 (v7_sys_reset)
     end scope: 'xpcie_dma_core_ep/xv7_pcie_conv:v7_sys_reset'
     INV:I->O              3   0.054   0.351  v7_sys_reset_n1_INV_0 (v7_sys_reset_n)
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i:sys_rst_n'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i:sys_rst_n'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i:PIPE_RESET_N'
     INV:I->O              2   0.054   0.344  PIPE_RESET_N_inv1_INV_0 (PIPE_RESET_N_inv)
     FDC:CLR                   0.264          reset_n_reg1
    ----------------------------------------
    Total                      1.800ns (0.426ns logic, 1.374ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk1'
  Total number of paths / destination ports: 137 / 137
-------------------------------------------------------------------------
Offset:              0.882ns (Levels of Logic = 2)
  Source:            xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i:MIMRXWDATA67 (PAD)
  Destination:       xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl (RAM)
  Destination Clock: xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk1 rising

  Data Path: xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i:MIMRXWDATA67 to xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram/use_tdp.ramb36/ramb_bl.ramb36_dp_bl.ram36_bl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PCIE_2_1:MIMRXWDATA67    1   0.000   0.000  pcie_block_i (mim_rx_wdata<67>)
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top:mim_rx_wdata<67>'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx:wdata<67>'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram:wdata_i<4>'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[7].ram/use_tdp.ramb36:DIA<4>'
     RAMB36E1:DIADI4           0.543          ramb_bl.ramb36_dp_bl.ram36_bl
    ----------------------------------------
    Total                      0.882ns (0.882ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk2'
  Total number of paths / destination ports: 906 / 887
-------------------------------------------------------------------------
Offset:              2.437ns (Levels of Logic = 11)
  Source:            xpcie_dma_core_ep/app/PCIE_DMA/PCIE_DMA_ENGINE/EP_TX/trn_tsrc_rdy_n (FF)
  Destination:       xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i:CFGPMTURNOFFOKN (PAD)
  Source Clock:      xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk2 rising

  Data Path: xpcie_dma_core_ep/app/PCIE_DMA/PCIE_DMA_ENGINE/EP_TX/trn_tsrc_rdy_n to xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i:CFGPMTURNOFFOKN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.236   0.339  PCIE_DMA_ENGINE/EP_TX/trn_tsrc_rdy_n (trn_tsrc_rdy_n)
     end scope: 'xpcie_dma_core_ep/app/PCIE_DMA:trn_tsrc_rdy_n'
     end scope: 'xpcie_dma_core_ep/app:trn_tsrc_rdy_n'
     begin scope: 'xpcie_dma_core_ep/xv7_pcie_conv:v6_trn_tsrc_rdy_n'
     INV:I->O              7   0.054   0.556  v7_s_axis_tx_tvalid1_INV_0 (v7_s_axis_tx_tvalid)
     end scope: 'xpcie_dma_core_ep/xv7_pcie_conv:v7_s_axis_tx_tvalid'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i:s_axis_tx_tvalid'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i:s_axis_tx_tvalid'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top_i:s_axis_tx_tvalid'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top_i/tx_inst:S_AXIS_TX_TVALID'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst:S_AXIS_TX_TVALID'
     LUT4:I0->O            5   0.043   0.428  axi_thrtl_ok1 (axi_thrtl_ok)
     LUT6:I4->O            2   0.043   0.344  Mmux_cfg_turnoff_ok_xhdl011 (CFG_TURNOFF_OK)
     end scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst:CFG_TURNOFF_OK'
     end scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top_i/tx_inst:CFG_TURNOFF_OK'
     end scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top_i:cfg_turnoff_ok'
     INV:I->O              1   0.054   0.339  cfg_turnoff_ok_int_n1_INV_0 (cfg_turnoff_ok_int_n)
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i:cfg_pm_turnoff_ok_n'
    PCIE_2_1:CFGPMTURNOFFOKN        0.000          pcie_block_i
    ----------------------------------------
    Total                      2.437ns (0.430ns logic, 2.007ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/clk_125mhz'
  Total number of paths / destination ports: 101 / 101
-------------------------------------------------------------------------
Offset:              0.763ns (Levels of Logic = 3)
  Source:            xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int_1 (FF)
  Destination:       xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i:SYSRSTN (PAD)
  Source Clock:      xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/clk_125mhz rising

  Data Path: xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int_1 to xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i:SYSRSTN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             57   0.236   0.473  phy_rdy_n_int_1 (phy_rdy_n_int_1)
     end scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/gt_top_i:phy_rdy_n'
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i:phy_rdy_n'
     INV:I->O              0   0.054   0.000  phy_rdy1_INV_0 (phy_rdy)
     begin scope: 'xpcie_dma_core_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i:sys_rst_n'
    PCIE_2_1:SYSRSTN           0.000          pcie_block_i
    ----------------------------------------
    Total                      0.763ns (0.290ns logic, 0.473ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 54 / 28
-------------------------------------------------------------------------
Delay:               0.877ns (Levels of Logic = 1)
  Source:            u_pcie_rd_ram/addr_buffer:empty (PAD)
  Destination:       u_pcie_rd_ram/addr_buffer:rd_en (PAD)

  Data Path: u_pcie_rd_ram/addr_buffer:empty to u_pcie_rd_ram/addr_buffer:rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    fifo_addr:empty        1   0.000   0.495  addr_buffer (empty)
     LUT3:I0->O            1   0.043   0.339  cstate_FSM_FFd2-In1 (rd_en)
    fifo_addr:rd_en            0.000          addr_buffer
    ----------------------------------------
    Total                      0.877ns (0.043ns logic, 0.834ns route)
                                       (4.9% logic, 95.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/clk_125mhz
---------------------------------------------------------------+---------+---------+---------+---------+
                                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------+---------+---------+---------+---------+
xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/clk_125mhz|    2.885|         |         |         |
---------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk2
-------------------------------------------------------------+---------+---------+---------+---------+
                                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------+---------+---------+---------+---------+
xpcie_dma_core_ep/xv7_pcie_conv/ext_clk.pipe_clock_i/userclk2|    4.541|         |         |         |
-------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 204.00 secs
Total CPU time to Xst completion: 204.08 secs
 
--> 

Total memory usage is 301532 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  747 (   0 filtered)
Number of infos    :  302 (   0 filtered)

