#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Mon Jan 16 23:58:22 2017
# Process ID: 7244
# Current directory: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/synth_1/system_wrapper.vds
# Journal file: C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/minit/git/zybo-toolbox'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/general_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top system_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 364.551 ; gain = 154.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:45]
INFO: [Synth 8-3491] module 'system' declared at 'C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.vhd:14' bound to instance 'system_i' of component 'system' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:77]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.vhd:49]
INFO: [Synth 8-3491] module 'system_clk_wiz_0_0' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:70' bound to instance 'clk_wiz_0' of component 'system_clk_wiz_0_0' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.vhd:250]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0_clk_wiz' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0_clk_wiz' (4#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (5#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:70]
INFO: [Synth 8-3491] module 'system_inverter_0_0' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_inverter_0_0/synth/system_inverter_0_0.vhd:56' bound to instance 'inverter_0' of component 'system_inverter_0_0' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.vhd:257]
INFO: [Synth 8-638] synthesizing module 'system_inverter_0_0' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_inverter_0_0/synth/system_inverter_0_0.vhd:63]
INFO: [Synth 8-3491] module 'inverter' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/1d6f/inverter.vhd:13' bound to instance 'U0' of component 'inverter' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_inverter_0_0/synth/system_inverter_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'inverter' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/1d6f/inverter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'inverter' (6#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/1d6f/inverter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'system_inverter_0_0' (7#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_inverter_0_0/synth/system_inverter_0_0.vhd:63]
INFO: [Synth 8-3491] module 'system_processing_system7_0_0' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'system_processing_system7_0_0' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.vhd:262]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (8#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (9#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (10#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:324]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (11#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-3491] module 'system_rgb888_to_rgb565_0_0' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_rgb888_to_rgb565_0_0/synth/system_rgb888_to_rgb565_0_0.vhd:56' bound to instance 'rgb888_to_rgb565_0' of component 'system_rgb888_to_rgb565_0_0' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.vhd:334]
INFO: [Synth 8-638] synthesizing module 'system_rgb888_to_rgb565_0_0' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_rgb888_to_rgb565_0_0/synth/system_rgb888_to_rgb565_0_0.vhd:63]
INFO: [Synth 8-3491] module 'rgb888_to_rgb565' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/57d5/rgb888_to_rgb565.vhd:20' bound to instance 'U0' of component 'rgb888_to_rgb565' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_rgb888_to_rgb565_0_0/synth/system_rgb888_to_rgb565_0_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'rgb888_to_rgb565' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/57d5/rgb888_to_rgb565.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'rgb888_to_rgb565' (12#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/57d5/rgb888_to_rgb565.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'system_rgb888_to_rgb565_0_0' (13#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_rgb888_to_rgb565_0_0/synth/system_rgb888_to_rgb565_0_0.vhd:63]
INFO: [Synth 8-3491] module 'system_vga_color_test_0_0' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_vga_color_test_0_0/synth/system_vga_color_test_0_0.vhd:56' bound to instance 'vga_color_test_0' of component 'system_vga_color_test_0_0' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.vhd:339]
INFO: [Synth 8-638] synthesizing module 'system_vga_color_test_0_0' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_vga_color_test_0_0/synth/system_vga_color_test_0_0.vhd:65]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter V_SIZE bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'vga_color_test' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/92f0/vga_color_test.vhd:14' bound to instance 'U0' of component 'vga_color_test' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_vga_color_test_0_0/synth/system_vga_color_test_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'vga_color_test' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/92f0/vga_color_test.vhd:27]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter V_SIZE bound to: 480 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_color_test' (14#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/92f0/vga_color_test.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'system_vga_color_test_0_0' (15#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_vga_color_test_0_0/synth/system_vga_color_test_0_0.vhd:65]
INFO: [Synth 8-3491] module 'system_vga_sync_0_0' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_vga_sync_0_0/synth/system_vga_sync_0_0.vhd:56' bound to instance 'vga_sync_0' of component 'system_vga_sync_0_0' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.vhd:346]
INFO: [Synth 8-638] synthesizing module 'system_vga_sync_0_0' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_vga_sync_0_0/synth/system_vga_sync_0_0.vhd:68]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter H_FRONT_DELAY bound to: 16 - type: integer 
	Parameter H_BACK_DELAY bound to: 48 - type: integer 
	Parameter H_RETRACE_DELAY bound to: 96 - type: integer 
	Parameter V_SIZE bound to: 480 - type: integer 
	Parameter V_FRONT_DELAY bound to: 10 - type: integer 
	Parameter V_BACK_DELAY bound to: 33 - type: integer 
	Parameter V_RETRACE_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'vga_sync' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/6c11/vga_sync.vhd:14' bound to instance 'U0' of component 'vga_sync' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_vga_sync_0_0/synth/system_vga_sync_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/6c11/vga_sync.vhd:37]
	Parameter H_SIZE bound to: 640 - type: integer 
	Parameter H_FRONT_DELAY bound to: 16 - type: integer 
	Parameter H_BACK_DELAY bound to: 48 - type: integer 
	Parameter H_RETRACE_DELAY bound to: 96 - type: integer 
	Parameter V_SIZE bound to: 480 - type: integer 
	Parameter V_FRONT_DELAY bound to: 10 - type: integer 
	Parameter V_BACK_DELAY bound to: 33 - type: integer 
	Parameter V_RETRACE_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (16#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/6c11/vga_sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'system_vga_sync_0_0' (17#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_vga_sync_0_0/synth/system_vga_sync_0_0.vhd:68]
INFO: [Synth 8-3491] module 'system_zybo_vga_0_0' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_zybo_vga_0_0/synth/system_zybo_vga_0_0.vhd:56' bound to instance 'zybo_vga_0' of component 'system_zybo_vga_0_0' [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.vhd:356]
INFO: [Synth 8-638] synthesizing module 'system_zybo_vga_0_0' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_zybo_vga_0_0/synth/system_zybo_vga_0_0.vhd:69]
INFO: [Synth 8-3491] module 'zybo_vga' declared at 'c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/52b6/zybo_vga.vhd:13' bound to instance 'U0' of component 'zybo_vga' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_zybo_vga_0_0/synth/system_zybo_vga_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'zybo_vga' [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/52b6/zybo_vga.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'zybo_vga' (18#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ipshared/52b6/zybo_vga.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'system_zybo_vga_0_0' (19#1) [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_zybo_vga_0_0/synth/system_zybo_vga_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'system' (20#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (21#1) [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:45]
WARNING: [Synth 8-3331] design rgb888_to_rgb565 has unconnected port rgb_888[18]
WARNING: [Synth 8-3331] design rgb888_to_rgb565 has unconnected port rgb_888[17]
WARNING: [Synth 8-3331] design rgb888_to_rgb565 has unconnected port rgb_888[16]
WARNING: [Synth 8-3331] design rgb888_to_rgb565 has unconnected port rgb_888[9]
WARNING: [Synth 8-3331] design rgb888_to_rgb565 has unconnected port rgb_888[8]
WARNING: [Synth 8-3331] design rgb888_to_rgb565 has unconnected port rgb_888[2]
WARNING: [Synth 8-3331] design rgb888_to_rgb565 has unconnected port rgb_888[1]
WARNING: [Synth 8-3331] design rgb888_to_rgb565 has unconnected port rgb_888[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 402.832 ; gain = 192.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 402.832 ; gain = 192.551
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/constraints_1/ZYBO_Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '' is not supported in the xdc constraint file. [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/constraints_1/ZYBO_Master.xdc:1]
Finished Parsing XDC File [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/constraints_1/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.srcs/constraints_1/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 627.023 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:45 . Memory (MB): peak = 627.023 ; gain = 416.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:45 . Memory (MB): peak = 627.023 ; gain = 416.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0/inst. (constraint file  C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0/inst. (constraint file  C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/inverter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rgb888_to_rgb565_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/vga_color_test_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/vga_sync_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/zybo_vga_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 627.023 ; gain = 416.742
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rgb" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 627.023 ; gain = 416.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 2     
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_color_test 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   6 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   7 Input     24 Bit        Muxes := 2     
	   8 Input     24 Bit        Muxes := 1     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system_rgb888_to_rgb565_0_0 has unconnected port rgb_888[18]
WARNING: [Synth 8-3331] design system_rgb888_to_rgb565_0_0 has unconnected port rgb_888[17]
WARNING: [Synth 8-3331] design system_rgb888_to_rgb565_0_0 has unconnected port rgb_888[16]
WARNING: [Synth 8-3331] design system_rgb888_to_rgb565_0_0 has unconnected port rgb_888[9]
WARNING: [Synth 8-3331] design system_rgb888_to_rgb565_0_0 has unconnected port rgb_888[8]
WARNING: [Synth 8-3331] design system_rgb888_to_rgb565_0_0 has unconnected port rgb_888[2]
WARNING: [Synth 8-3331] design system_rgb888_to_rgb565_0_0 has unconnected port rgb_888[1]
WARNING: [Synth 8-3331] design system_rgb888_to_rgb565_0_0 has unconnected port rgb_888[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[0]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[1]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[2]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[3]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[8]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[9]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[10]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[11]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[12]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[16]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[17]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[18]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[19]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/vga_color_test_0/U0/rgb_reg[20]' (FDS) to 'system_i/vga_color_test_0/U0/rgb_reg[21]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 627.023 ; gain = 416.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/inst/clk_in1' to pin 'system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 830.227 ; gain = 619.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 852.535 ; gain = 642.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 861.168 ; gain = 650.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 861.168 ; gain = 650.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 861.168 ; gain = 650.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 861.168 ; gain = 650.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 861.168 ; gain = 650.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 861.168 ; gain = 650.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 861.168 ; gain = 650.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |LUT1       |   115|
|4     |LUT2       |     9|
|5     |LUT3       |     9|
|6     |LUT4       |    14|
|7     |LUT5       |    25|
|8     |LUT6       |    32|
|9     |MMCME2_ADV |     1|
|10    |PS7        |     1|
|11    |FDCE       |    20|
|12    |FDPE       |     2|
|13    |FDSE       |    10|
|14    |IBUF       |     1|
|15    |OBUF       |    18|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------+-------------------------------------------+------+
|      |Instance                 |Module                                     |Cells |
+------+-------------------------+-------------------------------------------+------+
|1     |top                      |                                           |   390|
|2     |  system_i               |system                                     |   372|
|3     |    clk_wiz_0            |system_clk_wiz_0_0                         |     5|
|4     |      inst               |system_clk_wiz_0_0_clk_wiz                 |     5|
|5     |    inverter_0           |system_inverter_0_0                        |     1|
|6     |    processing_system7_0 |system_processing_system7_0_0              |   244|
|7     |      inst               |processing_system7_v5_5_processing_system7 |   244|
|8     |    rgb888_to_rgb565_0   |system_rgb888_to_rgb565_0_0                |     0|
|9     |    vga_color_test_0     |system_vga_color_test_0_0                  |    68|
|10    |      U0                 |vga_color_test                             |    68|
|11    |    vga_sync_0           |system_vga_sync_0_0                        |    54|
|12    |      U0                 |vga_sync                                   |    54|
|13    |    zybo_vga_0           |system_zybo_vga_0_0                        |     0|
+------+-------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:01:01 . Memory (MB): peak = 861.168 ; gain = 650.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 87 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 861.168 ; gain = 344.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:01 . Memory (MB): peak = 861.168 ; gain = 650.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 103 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 863.461 ; gain = 583.172
INFO: [Common 17-1381] The checkpoint 'C:/Users/minit/git/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/video_passthrough_vga/video_passthrough_vga.runs/synth_1/system_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 863.461 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 16 23:59:25 2017...
