// Seed: 3787100116
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_5(
      .id_0(1'h0), .id_1(1), .id_2(1), .id_3(id_3), .id_4(1), .id_5(1), .id_6(1 && 1), .id_7(1)
  );
  wire id_6;
  wire id_7 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input tri1 id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
