// test bench
module halfadder_tb( );
reg a,b;
wire sum,carry;

half_adder uut (.a(a),.b(b),.sum(sum),.carry(carry));

initial begin 
     $monitor("Time=%0t  |  a=%b  b=%b | sum=%b carry=%b",$time,a,b,sum,carry);
      a=0; b=0; #10;
      a=0; b=1; #10;
      a=1; b=0; #10;
      a=1; b=1; #10;
           $stop;   

end
endmodule
