#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct 31 13:03:38 2022
# Process ID: 44291
# Current directory: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1
# Command line: vivado -log mtf7_core_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mtf7_core_top.tcl
# Log file: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/mtf7_core_top.vds
# Journal file: /home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mtf7_core_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/user_ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top mtf7_core_top -part xc7vx690tffg1927-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44352
WARNING: [Synth 8-6901] identifier 'bw_addr' is used before its declaration [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:18]
WARNING: [Synth 8-2507] parameter declaration becomes local in core_params_axi with formal parameter declaration list [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/../core/spbits.sv:65]
WARNING: [Synth 8-2507] parameter declaration becomes local in core_params_axi with formal parameter declaration list [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/../core/spbits.sv:66]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2414.156 ; gain = 151.715 ; free physical = 66453 ; free virtual = 133097
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mtf7_core_top' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:24]
	Parameter seg_ch bound to: 2 - type: integer 
	Parameter bw_ph bound to: 8 - type: integer 
	Parameter bw_th bound to: 7 - type: integer 
	Parameter bw_fph bound to: 13 - type: integer 
	Parameter bw_fth bound to: 8 - type: integer 
	Parameter bw_wg bound to: 7 - type: integer 
	Parameter bw_ds bound to: 7 - type: integer 
	Parameter bw_hs bound to: 8 - type: integer 
	Parameter pat_w_st3 bound to: 3 - type: integer 
	Parameter pat_w_st1 bound to: 4 - type: integer 
	Parameter full_pat_w_st3 bound to: 15 - type: integer 
	Parameter full_pat_w_st1 bound to: 31 - type: integer 
	Parameter padding_w_st1 bound to: 15 - type: integer 
	Parameter padding_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st1 bound to: 9 - type: integer 
	Parameter fold bound to: 4 - type: integer 
	Parameter th_ch11 bound to: 4 - type: integer 
	Parameter bw_q bound to: 4 - type: integer 
	Parameter bw_addr bound to: 7 - type: integer 
	Parameter ph_raw_w bound to: 160 - type: integer 
	Parameter max_drift bound to: 3 - type: integer 
	Parameter bw_phi bound to: 12 - type: integer 
	Parameter bw_eta bound to: 7 - type: integer 
	Parameter ph_hit_w bound to: 44 - type: integer 
	Parameter ph_hit_w20 bound to: 44 - type: integer 
	Parameter ph_hit_w10 bound to: 24 - type: integer 
	Parameter th_hit_w bound to: 64 - type: integer 
	Parameter station bound to: 1 - type: integer 
	Parameter cscid bound to: 1 - type: integer 
	Parameter n_strips bound to: 64 - type: integer 
	Parameter ph_coverage bound to: 20 - type: integer 
	Parameter th_ch bound to: 4 - type: integer 
	Parameter th_mem_sz bound to: 128 - type: integer 
	Parameter th_corr_mem_sz bound to: 128 - type: integer 
	Parameter mult_bw bound to: 24 - type: integer 
	Parameter ph_zone_bnd1 bound to: 41 - type: integer 
	Parameter ph_zone_bnd2 bound to: 127 - type: integer 
	Parameter zone_overlap bound to: 2 - type: integer 
	Parameter bwr bound to: 6 - type: integer 
	Parameter bpow bound to: 7 - type: integer 
	Parameter cnr bound to: 128 - type: integer 
	Parameter cnrex bound to: 160 - type: integer 
	Parameter CORE_LINK_MEM_OFF bound to: 524288 - type: integer 
	Parameter AP_BEG bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33444]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33444]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33131]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (3#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:33131]
INFO: [Synth 8-6157] synthesizing module 'axi_in' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:2]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_in' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:2]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_out' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
	Parameter DW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_out' (3#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/interfaces.sv:72]
INFO: [Synth 8-6157] synthesizing module 'axi_or_mux' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/axi_or_mux.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'axi_or_mux' (4#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/axi_or_mux.sv:2]
INFO: [Synth 8-6157] synthesizing module 'control_to_core_slave_axi' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/control_to_core_axi.sv:21]
	Parameter SB bound to: 5 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter RX_PHASE bound to: 57 - type: integer 
	Parameter RX_PH_CLK bound to: 912 - type: integer 
	Parameter BS_IDLE bound to: 2'b00 
	Parameter BS_CHECK bound to: 2'b01 
	Parameter BS_PAUSE bound to: 2'b10 
	Parameter BS_TO bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:38616]
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (5#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:38616]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (6#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
INFO: [Synth 8-638] synthesizing module 'ctoc_mmcm_in' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-44291-correlator2.fnal.gov/realtime/ctoc_mmcm_in_stub.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'ctoc_mmcm' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-44291-correlator2.fnal.gov/realtime/ctoc_mmcm_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'ctoc_ififo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-44291-correlator2.fnal.gov/realtime/ctoc_ififo_stub.vhdl:21]
INFO: [Synth 8-6155] done synthesizing module 'control_to_core_slave_axi' (7#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/control_to_core_axi.sv:21]
INFO: [Synth 8-6157] synthesizing module 'core_params_axi' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:4]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter BA bound to: 65536 - type: integer 
	Parameter seg_ch bound to: 2 - type: integer 
	Parameter bw_ph bound to: 8 - type: integer 
	Parameter bw_th bound to: 7 - type: integer 
	Parameter bw_fph bound to: 13 - type: integer 
	Parameter bw_fth bound to: 8 - type: integer 
	Parameter bw_wg bound to: 7 - type: integer 
	Parameter bw_ds bound to: 7 - type: integer 
	Parameter bw_hs bound to: 8 - type: integer 
	Parameter pat_w_st3 bound to: 3 - type: integer 
	Parameter pat_w_st1 bound to: 4 - type: integer 
	Parameter full_pat_w_st3 bound to: 15 - type: integer 
	Parameter full_pat_w_st1 bound to: 31 - type: integer 
	Parameter padding_w_st1 bound to: 15 - type: integer 
	Parameter padding_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st3 bound to: 7 - type: integer 
	Parameter red_pat_w_st1 bound to: 9 - type: integer 
	Parameter fold bound to: 4 - type: integer 
	Parameter th_ch11 bound to: 4 - type: integer 
	Parameter bw_q bound to: 4 - type: integer 
	Parameter bw_addr bound to: 7 - type: integer 
	Parameter ph_raw_w bound to: 160 - type: integer 
	Parameter max_drift bound to: 3 - type: integer 
	Parameter bw_phi bound to: 12 - type: integer 
	Parameter bw_eta bound to: 7 - type: integer 
	Parameter ph_hit_w bound to: 44 - type: integer 
	Parameter ph_hit_w20 bound to: 44 - type: integer 
	Parameter ph_hit_w10 bound to: 24 - type: integer 
	Parameter th_hit_w bound to: 64 - type: integer 
	Parameter station bound to: 1 - type: integer 
	Parameter cscid bound to: 1 - type: integer 
	Parameter n_strips bound to: 64 - type: integer 
	Parameter ph_coverage bound to: 20 - type: integer 
	Parameter th_ch bound to: 4 - type: integer 
	Parameter th_mem_sz bound to: 128 - type: integer 
	Parameter th_corr_mem_sz bound to: 128 - type: integer 
	Parameter mult_bw bound to: 24 - type: integer 
	Parameter ph_zone_bnd1 bound to: 41 - type: integer 
	Parameter ph_zone_bnd2 bound to: 127 - type: integer 
	Parameter zone_overlap bound to: 2 - type: integer 
	Parameter bwr bound to: 6 - type: integer 
	Parameter bpow bound to: 7 - type: integer 
	Parameter cnr bound to: 128 - type: integer 
	Parameter cnrex bound to: 160 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
	Parameter READ_PAUSE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'core_params_axi' (8#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/core_params_axi.sv:4]
INFO: [Synth 8-6157] synthesizing module 'inject_mem_axi_64' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:1]
	Parameter AW bound to: 15 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter BA bound to: 98304 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:53]
INFO: [Synth 8-638] synthesizing module 'inject_mem_64' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-44291-correlator2.fnal.gov/realtime/inject_mem_64_stub.vhdl:22]
INFO: [Synth 8-6155] done synthesizing module 'inject_mem_axi_64' (9#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/inject_mem_axi.sv:1]
INFO: [Synth 8-638] synthesizing module 'usrclk_mmcm' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-44291-correlator2.fnal.gov/realtime/usrclk_mmcm_stub.vhdl:24]
INFO: [Synth 8-6157] synthesizing module 'register_bank' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:53]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:68]
INFO: [Synth 8-6157] synthesizing module 'USR_ACCESSE2' [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:81704]
INFO: [Synth 8-6155] done synthesizing module 'USR_ACCESSE2' (10#1) [/data/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:81704]
INFO: [Synth 8-6155] done synthesizing module 'register_bank' (11#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/register_bank.sv:24]
INFO: [Synth 8-638] synthesizing module 'test_algo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:15]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-44291-correlator2.fnal.gov/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'my_bram_label' of component 'blk_mem_gen_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:321]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-44291-correlator2.fnal.gov/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'emtfptnn' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:12' bound to instance 'my_hls_label' of component 'emtfptnn' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:330]
INFO: [Synth 8-638] synthesizing module 'emtfptnn' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:58]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_322' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:654]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (12#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:69]
INFO: [Synth 8-3491] module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_355' of component 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:709]
INFO: [Synth 8-638] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' (13#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.vhd:55]
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s.vhd:12' bound to instance 'grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:750]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s.vhd:63]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:2342' bound to instance 'tanh_table1_U' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s.vhd:700]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:2412]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:9' bound to instance 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:2481]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:81]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom' (14#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb' (15#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb.vhd:2412]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s' (16#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s.vhd:63]
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s.vhd:12' bound to instance 'grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:799]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s.vhd:53]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:1863' bound to instance 'tanh_table3_U' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s.vhd:545]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:1918]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:9' bound to instance 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U' of component 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:1972]
INFO: [Synth 8-638] synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:66]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom' (17#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud' (18#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud.vhd:1918]
INFO: [Synth 8-256] done synthesizing module 'tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s' (19#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s.vhd:53]
INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_ap_fixed_ap_fixed_config11_0_0_0.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_ap_fixed_config11_0_0_0_fu_426' of component 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:838]
INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_ap_fixed_ap_fixed_config11_0_0_0.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config11_0_0_0' (20#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/dense_latency_ap_fixed_ap_fixed_config11_0_0_0.vhd:37]
INFO: [Synth 8-3491] module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:12' bound to instance 'call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445' of component 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:861]
INFO: [Synth 8-638] synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' (21#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.vhd:76]
INFO: [Synth 8-3491] module 'relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s.vhd:12' bound to instance 'call_ret_relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s_fu_507' of component 'relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:923]
INFO: [Synth 8-638] synthesizing module 'relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s' (22#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/relu_ap_fixed_24_8_5_3_0_ap_uint_8_relu_config12_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'emtfptnn' (23#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/vhdl/emtfptnn.vhd:58]
INFO: [Synth 8-3491] module 'eleven2nine_lut' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-44291-correlator2.fnal.gov/realtime/eleven2nine_lut_stub.vhdl:5' bound to instance 'my_11_9_lut' of component 'eleven2nine_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:437]
INFO: [Synth 8-638] synthesizing module 'eleven2nine_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-44291-correlator2.fnal.gov/realtime/eleven2nine_lut_stub.vhdl:14]
INFO: [Synth 8-3491] module 'eleven2two_lut' declared at '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-44291-correlator2.fnal.gov/realtime/eleven2two_lut_stub.vhdl:5' bound to instance 'my_11_2_lut' of component 'eleven2two_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:443]
INFO: [Synth 8-638] synthesizing module 'eleven2two_lut' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/.Xil/Vivado-44291-correlator2.fnal.gov/realtime/eleven2two_lut_stub.vhdl:14]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'my_hls_label'. This will prevent further optimization [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'test_algo' (24#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/test_algo.vhd:15]
WARNING: [Synth 8-689] width (1440) of port connection 'data_in' does not match port width (702) of module 'test_algo' [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'mtf7_core_top' (25#1) [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/emtf_core.src/services/mtf7_core_top.sv:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2581.066 ; gain = 318.625 ; free physical = 66386 ; free virtual = 133032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2589.969 ; gain = 327.527 ; free physical = 66407 ; free virtual = 133053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2589.969 ; gain = 327.527 ; free physical = 66407 ; free virtual = 133053
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2592.938 ; gain = 0.000 ; free physical = 66379 ; free virtual = 133025
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ctoc/ext_clk_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'pcie_clk_buff' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2two_lut/eleven2two_lut/eleven2two_lut_in_context.xdc] for cell 'my_test_algo/my_11_2_lut'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2two_lut/eleven2two_lut/eleven2two_lut_in_context.xdc] for cell 'my_test_algo/my_11_2_lut'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2nine_lut/eleven2nine_lut/eleven2nine_lut_in_context.xdc] for cell 'my_test_algo/my_11_9_lut'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.srcs/sources_1/ip/eleven2nine_lut/eleven2nine_lut/eleven2nine_lut_in_context.xdc] for cell 'my_test_algo/my_11_9_lut'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo/ctoc_ififo_in_context.xdc] for cell 'ctoc/ctoc_ififo_'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_ififo/ctoc_ififo/ctoc_ififo_in_context.xdc] for cell 'ctoc/ctoc_ififo_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/inject_mem_64/inject_mem_64/inject_mem_64_in_context.xdc] for cell 'imem/im64_0'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/inject_mem_64/inject_mem_64/inject_mem_64_in_context.xdc] for cell 'imem/im64_0'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc] for cell 'ctoc/ctoc_mmcm_in_'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc:4]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm_in/ctoc_mmcm_in/ctoc_mmcm_in_in_context.xdc] for cell 'ctoc/ctoc_mmcm_in_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc] for cell 'usrclk_mmcm_'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:8]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:10]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc:12]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/usrclk_mmcm/usrclk_mmcm/usrclk_mmcm_in_context.xdc] for cell 'usrclk_mmcm_'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/cgn/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_test_algo/my_bram_label'
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/cgn/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_test_algo/my_bram_label'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc] for cell 'ctoc/ctoc_mmcm_out'
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc:4]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/ctoc_mmcm/ctoc_mmcm/ctoc_mmcm_in_context.xdc] for cell 'ctoc/ctoc_mmcm_out'
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT1_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:60]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT1_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:61]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:61]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT2_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:63]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:63]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT2_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:64]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:64]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT4_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:66]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:66]
WARNING: [Vivado 12-627] No clocks matched 'CLK_OUT4_usrclk_mmcm'. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:67]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc:67]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mtf7_core_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_impl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mtf7_core_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mtf7_core_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
WARNING: [Constraints 18-619] A clock with name 'pcie_clk' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:1]
WARNING: [Constraints 18-619] A clock with name 'ext_clk_in' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:3]
WARNING: [Constraints 18-619] A clock with name 'clk40_in_p' already exists, overwriting the previous clock with the same name. [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc:5]
Finished Parsing XDC File [/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/hdl/emtf/mtf7_core_synth.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.469 ; gain = 0.000 ; free physical = 66219 ; free virtual = 132870
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2793.469 ; gain = 0.000 ; free physical = 66219 ; free virtual = 132870
WARNING: [Timing 38-316] Clock period '25.000' specified during out-of-context synthesis of instance 'usrclk_mmcm_' at clock pin 'CLK_IN1' is different from the actual clock period '24.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'imem/im64_0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_11_2_lut' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_11_9_lut' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_test_algo/my_bram_label' at clock pin 'clka' is different from the actual clock period '7.750', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2796.438 ; gain = 533.996 ; free physical = 66377 ; free virtual = 133027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2796.438 ; gain = 533.996 ; free physical = 66377 ; free virtual = 133027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_test_algo/my_11_2_lut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_test_algo/my_11_9_lut. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ctoc/ctoc_ififo_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for imem/im64_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ctoc/ctoc_mmcm_in_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usrclk_mmcm_. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_test_algo/my_bram_label. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ctoc/ctoc_mmcm_out. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2796.438 ; gain = 533.996 ; free physical = 66377 ; free virtual = 133027
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'bs_st_reg' in module 'control_to_core_slave_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'core_params_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'inject_mem_axi_64'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 BS_IDLE |                             0001 |                               00
                   BS_TO |                             0010 |                               11
                BS_CHECK |                             0100 |                               01
                BS_PAUSE |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bs_st_reg' using encoding 'one-hot' in module 'control_to_core_slave_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    READ |                              010 |                               10
                   WRITE |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'core_params_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    READ |                              010 |                               10
                   WRITE |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'inject_mem_axi_64'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 2796.438 ; gain = 533.996 ; free physical = 66212 ; free virtual = 132865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   39 Bit       Adders := 2     
	   3 Input   38 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 168   
	  13 Input   18 Bit       Adders := 7     
	   4 Input   18 Bit       Adders := 11    
	  11 Input   18 Bit       Adders := 26    
	   3 Input   18 Bit       Adders := 132   
	  12 Input   18 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 33    
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 83    
	   2 Input   15 Bit       Adders := 41    
	   2 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               70 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 719   
	               23 Bit    Registers := 6     
	               18 Bit    Registers := 413   
	               17 Bit    Registers := 34    
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 35    
	               10 Bit    Registers := 38    
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 75    
+---ROMs : 
	                    ROMs := 35    
+---Muxes : 
	   2 Input  377 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 37    
	   2 Input   18 Bit        Muxes := 37    
	   2 Input   15 Bit        Muxes := 2     
	   3 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 94    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln1118_48_fu_1748_p2, operation Mode is: A''*(B:0x3b2b6).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_48_fu_1748_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_48_fu_1748_p2.
DSP Report: operator mul_ln1118_48_fu_1748_p2 is absorbed into DSP mul_ln1118_48_fu_1748_p2.
DSP Report: Generating DSP mul_ln1118_206_fu_1806_p2, operation Mode is: A''*(B:0xb7d).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_206_fu_1806_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_206_fu_1806_p2.
DSP Report: operator mul_ln1118_206_fu_1806_p2 is absorbed into DSP mul_ln1118_206_fu_1806_p2.
DSP Report: Generating DSP mul_ln1118_187_fu_1649_p2, operation Mode is: A''*(B:0x3bf97).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_187_fu_1649_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_187_fu_1649_p2.
DSP Report: operator mul_ln1118_187_fu_1649_p2 is absorbed into DSP mul_ln1118_187_fu_1649_p2.
DSP Report: Generating DSP mul_ln1118_246_fu_1576_p2, operation Mode is: A''*(B:0x2296).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_246_fu_1576_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_246_fu_1576_p2.
DSP Report: operator mul_ln1118_246_fu_1576_p2 is absorbed into DSP mul_ln1118_246_fu_1576_p2.
DSP Report: Generating DSP mul_ln1118_226_fu_1877_p2, operation Mode is: A''*(B:0x2257).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_226_fu_1877_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_226_fu_1877_p2.
DSP Report: operator mul_ln1118_226_fu_1877_p2 is absorbed into DSP mul_ln1118_226_fu_1877_p2.
DSP Report: Generating DSP trunc_ln708_166_reg_1098338_reg, operation Mode is: (A''*(B:0x3dc16))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP trunc_ln708_166_reg_1098338_reg.
DSP Report: register data_21_V_read_2_reg_1097615_reg is absorbed into DSP trunc_ln708_166_reg_1098338_reg.
DSP Report: register trunc_ln708_166_reg_1098338_reg is absorbed into DSP trunc_ln708_166_reg_1098338_reg.
DSP Report: operator mul_ln1118_465_fu_1823_p2 is absorbed into DSP trunc_ln708_166_reg_1098338_reg.
DSP Report: Generating DSP mul_ln1118_503_fu_2046_p2, operation Mode is: A''*(B:0x3b450).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_503_fu_2046_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_503_fu_2046_p2.
DSP Report: operator mul_ln1118_503_fu_2046_p2 is absorbed into DSP mul_ln1118_503_fu_2046_p2.
DSP Report: Generating DSP mul_ln1118_485_fu_1956_p2, operation Mode is: A''*(B:0x3f8c).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_485_fu_1956_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_485_fu_1956_p2.
DSP Report: operator mul_ln1118_485_fu_1956_p2 is absorbed into DSP mul_ln1118_485_fu_1956_p2.
DSP Report: Generating DSP mul_ln1118_543_fu_1875_p2, operation Mode is: A''*(B:0x3016).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_543_fu_1875_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_543_fu_1875_p2.
DSP Report: operator mul_ln1118_543_fu_1875_p2 is absorbed into DSP mul_ln1118_543_fu_1875_p2.
DSP Report: Generating DSP mul_ln1118_523_fu_1673_p2, operation Mode is: A''*(B:0x3f350).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_523_fu_1673_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_523_fu_1673_p2.
DSP Report: operator mul_ln1118_523_fu_1673_p2 is absorbed into DSP mul_ln1118_523_fu_1673_p2.
DSP Report: Generating DSP trunc_ln708_160_reg_1098323_reg, operation Mode is: (A''*(B:0x3c925))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln708_160_reg_1098323_reg.
DSP Report: register sext_ln1118_130_reg_1097802_reg is absorbed into DSP trunc_ln708_160_reg_1098323_reg.
DSP Report: register trunc_ln708_160_reg_1098323_reg is absorbed into DSP trunc_ln708_160_reg_1098323_reg.
DSP Report: operator mul_ln1118_446_fu_1858_p2 is absorbed into DSP trunc_ln708_160_reg_1098323_reg.
DSP Report: Generating DSP mul_ln1118_582_fu_1837_p2, operation Mode is: A''*(B:0x3a5f2).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_582_fu_1837_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_582_fu_1837_p2.
DSP Report: operator mul_ln1118_582_fu_1837_p2 is absorbed into DSP mul_ln1118_582_fu_1837_p2.
DSP Report: Generating DSP mul_ln1118_563_fu_2094_p2, operation Mode is: A''*(B:0x4b1).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_563_fu_2094_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_563_fu_2094_p2.
DSP Report: operator mul_ln1118_563_fu_2094_p2 is absorbed into DSP mul_ln1118_563_fu_2094_p2.
DSP Report: Generating DSP mul_ln1118_602_fu_1620_p2, operation Mode is: A2*(B:0xbe7a).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_602_fu_1620_p2.
DSP Report: operator mul_ln1118_602_fu_1620_p2 is absorbed into DSP mul_ln1118_602_fu_1620_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_1888_p2, operation Mode is: A''*(B:0x7f78).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_39_fu_1888_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_39_fu_1888_p2.
DSP Report: operator mul_ln1118_39_fu_1888_p2 is absorbed into DSP mul_ln1118_39_fu_1888_p2.
DSP Report: Generating DSP mul_ln1118_495_fu_1676_p2, operation Mode is: A''*(B:0x5e85).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_495_fu_1676_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_495_fu_1676_p2.
DSP Report: operator mul_ln1118_495_fu_1676_p2 is absorbed into DSP mul_ln1118_495_fu_1676_p2.
DSP Report: Generating DSP mul_ln1118_476_fu_2014_p2, operation Mode is: A''*(B:0x38ea7).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_476_fu_2014_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_476_fu_2014_p2.
DSP Report: operator mul_ln1118_476_fu_2014_p2 is absorbed into DSP mul_ln1118_476_fu_2014_p2.
DSP Report: Generating DSP mul_ln1118_534_fu_1940_p2, operation Mode is: A''*(B:0x23d7).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_534_fu_1940_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_534_fu_1940_p2.
DSP Report: operator mul_ln1118_534_fu_1940_p2 is absorbed into DSP mul_ln1118_534_fu_1940_p2.
DSP Report: Generating DSP mul_ln1118_514_fu_1738_p2, operation Mode is: A''*(B:0x2878d).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_514_fu_1738_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_514_fu_1738_p2.
DSP Report: operator mul_ln1118_514_fu_1738_p2 is absorbed into DSP mul_ln1118_514_fu_1738_p2.
DSP Report: Generating DSP mul_ln1118_fu_1583_p2, operation Mode is: A''*(B:0x17dba).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_fu_1583_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_fu_1583_p2.
DSP Report: operator mul_ln1118_fu_1583_p2 is absorbed into DSP mul_ln1118_fu_1583_p2.
DSP Report: Generating DSP mul_ln1118_69_fu_1958_p2, operation Mode is: A''*(B:0x3b2cb).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_69_fu_1958_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_69_fu_1958_p2.
DSP Report: operator mul_ln1118_69_fu_1958_p2 is absorbed into DSP mul_ln1118_69_fu_1958_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_1882_p2, operation Mode is: A''*(B:0x3e1b3).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_49_fu_1882_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_49_fu_1882_p2.
DSP Report: operator mul_ln1118_49_fu_1882_p2 is absorbed into DSP mul_ln1118_49_fu_1882_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_1906_p2, operation Mode is: A''*(B:0x3fa81).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_227_fu_1906_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_227_fu_1906_p2.
DSP Report: operator mul_ln1118_227_fu_1906_p2 is absorbed into DSP mul_ln1118_227_fu_1906_p2.
DSP Report: Generating DSP mul_ln1118_207_fu_1742_p2, operation Mode is: A''*(B:0x3df7).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_207_fu_1742_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_207_fu_1742_p2.
DSP Report: operator mul_ln1118_207_fu_1742_p2 is absorbed into DSP mul_ln1118_207_fu_1742_p2.
DSP Report: Generating DSP mul_ln1118_524_fu_2087_p2, operation Mode is: A''*(B:0x383b4).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_524_fu_2087_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_524_fu_2087_p2.
DSP Report: operator mul_ln1118_524_fu_2087_p2 is absorbed into DSP mul_ln1118_524_fu_2087_p2.
DSP Report: Generating DSP mul_ln1118_504_fu_1819_p2, operation Mode is: A''*(B:0x2a7dd).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_504_fu_1819_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_504_fu_1819_p2.
DSP Report: operator mul_ln1118_504_fu_1819_p2 is absorbed into DSP mul_ln1118_504_fu_1819_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_1768_p2, operation Mode is: A''*(B:0x2e6c6).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_42_fu_1768_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_42_fu_1768_p2.
DSP Report: operator mul_ln1118_42_fu_1768_p2 is absorbed into DSP mul_ln1118_42_fu_1768_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_1768_p2, operation Mode is: C'+A''*(B:0x2e6c6).
DSP Report: register mul_ln1118_42_fu_1768_p2 is absorbed into DSP mul_ln1118_42_fu_1768_p2.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_42_fu_1768_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_42_fu_1768_p2.
DSP Report: operator mul_ln1118_42_fu_1768_p2 is absorbed into DSP mul_ln1118_42_fu_1768_p2.
DSP Report: operator mul_ln1118_42_fu_1768_p2 is absorbed into DSP mul_ln1118_42_fu_1768_p2.
DSP Report: Generating DSP mul_ln1118_200_fu_1689_p2, operation Mode is: A''*(B:0x385f8).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_200_fu_1689_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_200_fu_1689_p2.
DSP Report: operator mul_ln1118_200_fu_1689_p2 is absorbed into DSP mul_ln1118_200_fu_1689_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_1840_p2, operation Mode is: A''*(B:0x38132).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_181_fu_1840_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_181_fu_1840_p2.
DSP Report: operator mul_ln1118_181_fu_1840_p2 is absorbed into DSP mul_ln1118_181_fu_1840_p2.
DSP Report: Generating DSP mul_ln1118_240_fu_1726_p2, operation Mode is: A''*(B:0x3948).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_240_fu_1726_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_240_fu_1726_p2.
DSP Report: operator mul_ln1118_240_fu_1726_p2 is absorbed into DSP mul_ln1118_240_fu_1726_p2.
DSP Report: Generating DSP mul_ln1118_220_fu_1541_p2, operation Mode is: A''*(B:0x9f89).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_220_fu_1541_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_220_fu_1541_p2.
DSP Report: operator mul_ln1118_220_fu_1541_p2 is absorbed into DSP mul_ln1118_220_fu_1541_p2.
DSP Report: Generating DSP mul_ln1118_537_fu_1611_p2, operation Mode is: A''*(B:0x1aef).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_537_fu_1611_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_537_fu_1611_p2.
DSP Report: operator mul_ln1118_537_fu_1611_p2 is absorbed into DSP mul_ln1118_537_fu_1611_p2.
DSP Report: Generating DSP mul_ln1118_517_fu_1795_p2, operation Mode is: A''*(B:0x3c19c).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_517_fu_1795_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_517_fu_1795_p2.
DSP Report: operator mul_ln1118_517_fu_1795_p2 is absorbed into DSP mul_ln1118_517_fu_1795_p2.
DSP Report: Generating DSP trunc_ln708_158_reg_1097809_reg, operation Mode is: (A2*(B:0x3edac))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln708_158_reg_1097809_reg.
DSP Report: register trunc_ln708_158_reg_1097809_reg is absorbed into DSP trunc_ln708_158_reg_1097809_reg.
DSP Report: operator mul_ln1118_440_fu_1734_p2 is absorbed into DSP trunc_ln708_158_reg_1097809_reg.
DSP Report: Generating DSP mul_ln1118_576_fu_1570_p2, operation Mode is: A2*(B:0x3ebfa).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_576_fu_1570_p2.
DSP Report: operator mul_ln1118_576_fu_1570_p2 is absorbed into DSP mul_ln1118_576_fu_1570_p2.
DSP Report: Generating DSP mul_ln1118_557_fu_1571_p2, operation Mode is: A2*(B:0x3fd45).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_557_fu_1571_p2.
DSP Report: operator mul_ln1118_557_fu_1571_p2 is absorbed into DSP mul_ln1118_557_fu_1571_p2.
DSP Report: Generating DSP mul_ln1118_596_fu_1697_p2, operation Mode is: A2*(B:0x7143).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_596_fu_1697_p2.
DSP Report: operator mul_ln1118_596_fu_1697_p2 is absorbed into DSP mul_ln1118_596_fu_1697_p2.
DSP Report: Generating DSP trunc_ln_reg_1098253_reg, operation Mode is: (A''*(B:0x3ccd9))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln_reg_1098253_reg.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP trunc_ln_reg_1098253_reg.
DSP Report: register trunc_ln_reg_1098253_reg is absorbed into DSP trunc_ln_reg_1098253_reg.
DSP Report: operator mul_ln1118_30_fu_1714_p2 is absorbed into DSP trunc_ln_reg_1098253_reg.
DSP Report: Generating DSP mul_ln1118_70_fu_1951_p2, operation Mode is: A''*(B:0x18a2c).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_70_fu_1951_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_70_fu_1951_p2.
DSP Report: operator mul_ln1118_70_fu_1951_p2 is absorbed into DSP mul_ln1118_70_fu_1951_p2.
DSP Report: Generating DSP mul_ln1118_50_fu_1780_p2, operation Mode is: A''*(B:0x3f71c).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_50_fu_1780_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_50_fu_1780_p2.
DSP Report: operator mul_ln1118_50_fu_1780_p2 is absorbed into DSP mul_ln1118_50_fu_1780_p2.
DSP Report: Generating DSP mul_ln1118_189_fu_1597_p2, operation Mode is: A''*(B:0x3e3bc).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_189_fu_1597_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_189_fu_1597_p2.
DSP Report: operator mul_ln1118_189_fu_1597_p2 is absorbed into DSP mul_ln1118_189_fu_1597_p2.
DSP Report: Generating DSP mul_ln1118_170_fu_1935_p2, operation Mode is: A''*(B:0x3edd3).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_170_fu_1935_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_170_fu_1935_p2.
DSP Report: operator mul_ln1118_170_fu_1935_p2 is absorbed into DSP mul_ln1118_170_fu_1935_p2.
DSP Report: Generating DSP mul_ln1118_228_fu_1945_p2, operation Mode is: A''*(B:0x1a2e).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_228_fu_1945_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_228_fu_1945_p2.
DSP Report: operator mul_ln1118_228_fu_1945_p2 is absorbed into DSP mul_ln1118_228_fu_1945_p2.
DSP Report: Generating DSP mul_ln1118_208_fu_1744_p2, operation Mode is: A''*(B:0x150b).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_208_fu_1744_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_208_fu_1744_p2.
DSP Report: operator mul_ln1118_208_fu_1744_p2 is absorbed into DSP mul_ln1118_208_fu_1744_p2.
DSP Report: Generating DSP tmp_193_reg_1097819_reg, operation Mode is: (A2*(B:0x3f898))'.
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP tmp_193_reg_1097819_reg.
DSP Report: register tmp_193_reg_1097819_reg is absorbed into DSP tmp_193_reg_1097819_reg.
DSP Report: operator mul_ln1118_487_fu_2042_p2 is absorbed into DSP tmp_193_reg_1097819_reg.
DSP Report: Generating DSP mul_ln1118_467_fu_2102_p2, operation Mode is: A''*(B:0x3f75d).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_467_fu_2102_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_467_fu_2102_p2.
DSP Report: operator mul_ln1118_467_fu_2102_p2 is absorbed into DSP mul_ln1118_467_fu_2102_p2.
DSP Report: Generating DSP mul_ln1118_525_fu_2081_p2, operation Mode is: A''*(B:0x3f06f).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_525_fu_2081_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_525_fu_2081_p2.
DSP Report: operator mul_ln1118_525_fu_2081_p2 is absorbed into DSP mul_ln1118_525_fu_2081_p2.
DSP Report: Generating DSP mul_ln1118_505_fu_1610_p2, operation Mode is: A''*(B:0x3b6f6).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_505_fu_1610_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_505_fu_1610_p2.
DSP Report: operator mul_ln1118_505_fu_1610_p2 is absorbed into DSP mul_ln1118_505_fu_1610_p2.
DSP Report: Generating DSP mul_ln1118_565_fu_1717_p2, operation Mode is: A''*(B:0x3589a).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_565_fu_1717_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_565_fu_1717_p2.
DSP Report: operator mul_ln1118_565_fu_1717_p2 is absorbed into DSP mul_ln1118_565_fu_1717_p2.
DSP Report: Generating DSP mul_ln1118_545_fu_2074_p2, operation Mode is: A''*(B:0x3e6fb).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_545_fu_2074_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_545_fu_2074_p2.
DSP Report: operator mul_ln1118_545_fu_2074_p2 is absorbed into DSP mul_ln1118_545_fu_2074_p2.
DSP Report: Generating DSP tmp_205_reg_1097848_reg, operation Mode is: (A2*(B:0x8a))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_205_reg_1097848_reg.
DSP Report: register tmp_205_reg_1097848_reg is absorbed into DSP tmp_205_reg_1097848_reg.
DSP Report: operator mul_ln1118_584_fu_2090_p2 is absorbed into DSP tmp_205_reg_1097848_reg.
DSP Report: Generating DSP mul_ln1118_598_fu_1939_p2, operation Mode is: A2*(B:0x247b2).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_598_fu_1939_p2.
DSP Report: operator mul_ln1118_598_fu_1939_p2 is absorbed into DSP mul_ln1118_598_fu_1939_p2.
DSP Report: Generating DSP mul_ln1118_598_fu_1939_p2, operation Mode is: C'+A2*(B:0x247b2).
DSP Report: register mul_ln1118_598_fu_1939_p2 is absorbed into DSP mul_ln1118_598_fu_1939_p2.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_598_fu_1939_p2.
DSP Report: operator mul_ln1118_598_fu_1939_p2 is absorbed into DSP mul_ln1118_598_fu_1939_p2.
DSP Report: operator mul_ln1118_598_fu_1939_p2 is absorbed into DSP mul_ln1118_598_fu_1939_p2.
DSP Report: Generating DSP mul_ln1118_43_fu_1556_p2, operation Mode is: A''*(B:0x3b0d9).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_43_fu_1556_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_43_fu_1556_p2.
DSP Report: operator mul_ln1118_43_fu_1556_p2 is absorbed into DSP mul_ln1118_43_fu_1556_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_1535_p2, operation Mode is: A''*(B:0x344cd).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_83_fu_1535_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_83_fu_1535_p2.
DSP Report: operator mul_ln1118_83_fu_1535_p2 is absorbed into DSP mul_ln1118_83_fu_1535_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_1905_p2, operation Mode is: A''*(B:0x26d1f).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_63_fu_1905_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_63_fu_1905_p2.
DSP Report: operator mul_ln1118_63_fu_1905_p2 is absorbed into DSP mul_ln1118_63_fu_1905_p2.
DSP Report: Generating DSP mul_ln1118_201_fu_1530_p2, operation Mode is: A''*(B:0x15e7).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_201_fu_1530_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_201_fu_1530_p2.
DSP Report: operator mul_ln1118_201_fu_1530_p2 is absorbed into DSP mul_ln1118_201_fu_1530_p2.
DSP Report: Generating DSP mul_ln1118_182_fu_1834_p2, operation Mode is: A''*(B:0x35904).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_182_fu_1834_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_182_fu_1834_p2.
DSP Report: operator mul_ln1118_182_fu_1834_p2 is absorbed into DSP mul_ln1118_182_fu_1834_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_1716_p2, operation Mode is: A''*(B:0x3d40).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_241_fu_1716_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_241_fu_1716_p2.
DSP Report: operator mul_ln1118_241_fu_1716_p2 is absorbed into DSP mul_ln1118_241_fu_1716_p2.
DSP Report: Generating DSP mul_ln1118_221_fu_2005_p2, operation Mode is: A''*(B:0x4f95).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_221_fu_2005_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_221_fu_2005_p2.
DSP Report: operator mul_ln1118_221_fu_2005_p2 is absorbed into DSP mul_ln1118_221_fu_2005_p2.
DSP Report: Generating DSP mul_ln1118_499_fu_1642_p2, operation Mode is: A''*(B:0x6150).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_499_fu_1642_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_499_fu_1642_p2.
DSP Report: operator mul_ln1118_499_fu_1642_p2 is absorbed into DSP mul_ln1118_499_fu_1642_p2.
DSP Report: Generating DSP mul_ln1118_480_fu_1844_p2, operation Mode is: A''*(B:0x8474).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_480_fu_1844_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_480_fu_1844_p2.
DSP Report: operator mul_ln1118_480_fu_1844_p2 is absorbed into DSP mul_ln1118_480_fu_1844_p2.
DSP Report: Generating DSP mul_ln1118_538_fu_1856_p2, operation Mode is: A''*(B:0x4d5e).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_538_fu_1856_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_538_fu_1856_p2.
DSP Report: operator mul_ln1118_538_fu_1856_p2 is absorbed into DSP mul_ln1118_538_fu_1856_p2.
DSP Report: Generating DSP mul_ln1118_518_fu_1646_p2, operation Mode is: A''*(B:0x3e632).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_518_fu_1646_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_518_fu_1646_p2.
DSP Report: operator mul_ln1118_518_fu_1646_p2 is absorbed into DSP mul_ln1118_518_fu_1646_p2.
DSP Report: Generating DSP trunc_ln708_s_reg_1098258_reg, operation Mode is: (A''*(B:0x131b))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_s_reg_1098258_reg.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP trunc_ln708_s_reg_1098258_reg.
DSP Report: register trunc_ln708_s_reg_1098258_reg is absorbed into DSP trunc_ln708_s_reg_1098258_reg.
DSP Report: operator mul_ln1118_31_fu_1622_p2 is absorbed into DSP trunc_ln708_s_reg_1098258_reg.
DSP Report: Generating DSP mul_ln1118_71_fu_2106_p2, operation Mode is: A''*(B:0x30a9a).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_71_fu_2106_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_71_fu_2106_p2.
DSP Report: operator mul_ln1118_71_fu_2106_p2 is absorbed into DSP mul_ln1118_71_fu_2106_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_1892_p2, operation Mode is: A''*(B:0xd68).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_51_fu_1892_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_51_fu_1892_p2.
DSP Report: operator mul_ln1118_51_fu_1892_p2 is absorbed into DSP mul_ln1118_51_fu_1892_p2.
DSP Report: Generating DSP mul_ln1118_190_fu_1615_p2, operation Mode is: A''*(B:0x3ff63).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_190_fu_1615_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_190_fu_1615_p2.
DSP Report: operator mul_ln1118_190_fu_1615_p2 is absorbed into DSP mul_ln1118_190_fu_1615_p2.
DSP Report: Generating DSP mul_ln1118_229_fu_1711_p2, operation Mode is: A''*(B:0x3f499).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_229_fu_1711_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_229_fu_1711_p2.
DSP Report: operator mul_ln1118_229_fu_1711_p2 is absorbed into DSP mul_ln1118_229_fu_1711_p2.
DSP Report: Generating DSP mul_ln1118_209_fu_2055_p2, operation Mode is: A''*(B:0x3f46b).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_209_fu_2055_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_209_fu_2055_p2.
DSP Report: operator mul_ln1118_209_fu_2055_p2 is absorbed into DSP mul_ln1118_209_fu_2055_p2.
DSP Report: Generating DSP trunc_ln708_161_reg_1098328_reg, operation Mode is: (A''*(B:0x202a))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP trunc_ln708_161_reg_1098328_reg.
DSP Report: register data_21_V_read_2_reg_1097615_reg is absorbed into DSP trunc_ln708_161_reg_1098328_reg.
DSP Report: register trunc_ln708_161_reg_1098328_reg is absorbed into DSP trunc_ln708_161_reg_1098328_reg.
DSP Report: operator mul_ln1118_449_fu_1859_p2 is absorbed into DSP trunc_ln708_161_reg_1098328_reg.
DSP Report: Generating DSP mul_ln1118_566_fu_1685_p2, operation Mode is: A''*(B:0x3e45).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_566_fu_1685_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_566_fu_1685_p2.
DSP Report: operator mul_ln1118_566_fu_1685_p2 is absorbed into DSP mul_ln1118_566_fu_1685_p2.
DSP Report: Generating DSP mul_ln1118_546_fu_2105_p2, operation Mode is: A''*(B:0x98e).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_546_fu_2105_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_546_fu_2105_p2.
DSP Report: operator mul_ln1118_546_fu_2105_p2 is absorbed into DSP mul_ln1118_546_fu_2105_p2.
DSP Report: Generating DSP mul_ln1118_526_fu_1707_p2, operation Mode is: A''*(B:0x3df).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_526_fu_1707_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_526_fu_1707_p2.
DSP Report: operator mul_ln1118_526_fu_1707_p2 is absorbed into DSP mul_ln1118_526_fu_1707_p2.
DSP Report: Generating DSP mul_ln1118_488_fu_2043_p2, operation Mode is: A2*(B:0x5fe).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_488_fu_2043_p2.
DSP Report: operator mul_ln1118_488_fu_2043_p2 is absorbed into DSP mul_ln1118_488_fu_2043_p2.
DSP Report: Generating DSP mul_ln1118_506_fu_1547_p2, operation Mode is: A''*(B:0x19f0).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_506_fu_1547_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_506_fu_1547_p2.
DSP Report: operator mul_ln1118_506_fu_1547_p2 is absorbed into DSP mul_ln1118_506_fu_1547_p2.
DSP Report: Generating DSP trunc_ln708_154_reg_1098313_reg, operation Mode is: (A''*(B:0x2495))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln708_154_reg_1098313_reg.
DSP Report: register sext_ln1118_130_reg_1097802_reg is absorbed into DSP trunc_ln708_154_reg_1098313_reg.
DSP Report: register trunc_ln708_154_reg_1098313_reg is absorbed into DSP trunc_ln708_154_reg_1098313_reg.
DSP Report: operator mul_ln1118_429_fu_1817_p2 is absorbed into DSP trunc_ln708_154_reg_1098313_reg.
DSP Report: Generating DSP tmp_206_reg_1097853_reg, operation Mode is: (A2*(B:0x3f5a9))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_206_reg_1097853_reg.
DSP Report: register tmp_206_reg_1097853_reg is absorbed into DSP tmp_206_reg_1097853_reg.
DSP Report: operator mul_ln1118_585_fu_1559_p2 is absorbed into DSP tmp_206_reg_1097853_reg.
DSP Report: Generating DSP mul_ln1118_542_fu_1851_p2, operation Mode is: A''*(B:0x4aa3).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_542_fu_1851_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_542_fu_1851_p2.
DSP Report: operator mul_ln1118_542_fu_1851_p2 is absorbed into DSP mul_ln1118_542_fu_1851_p2.
DSP Report: Generating DSP mul_ln1118_522_fu_1884_p2, operation Mode is: A''*(B:0x3f0ec).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_522_fu_1884_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_522_fu_1884_p2.
DSP Report: operator mul_ln1118_522_fu_1884_p2 is absorbed into DSP mul_ln1118_522_fu_1884_p2.
DSP Report: Generating DSP trunc_ln708_4_reg_1098278_reg, operation Mode is: (A''*(B:0x1af1))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_4_reg_1098278_reg.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP trunc_ln708_4_reg_1098278_reg.
DSP Report: register trunc_ln708_4_reg_1098278_reg is absorbed into DSP trunc_ln708_4_reg_1098278_reg.
DSP Report: operator mul_ln1118_38_fu_1595_p2 is absorbed into DSP trunc_ln708_4_reg_1098278_reg.
DSP Report: Generating DSP mul_ln1118_78_fu_2048_p2, operation Mode is: A''*(B:0x318f6).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_78_fu_2048_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_78_fu_2048_p2.
DSP Report: operator mul_ln1118_78_fu_2048_p2 is absorbed into DSP mul_ln1118_78_fu_2048_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_2007_p2, operation Mode is: A''*(B:0x8a62).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_58_fu_2007_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_58_fu_2007_p2.
DSP Report: operator mul_ln1118_58_fu_2007_p2 is absorbed into DSP mul_ln1118_58_fu_2007_p2.
DSP Report: Generating DSP mul_ln1118_177_fu_2000_p2, operation Mode is: A''*(B:0x2362).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_177_fu_2000_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_177_fu_2000_p2.
DSP Report: operator mul_ln1118_177_fu_2000_p2 is absorbed into DSP mul_ln1118_177_fu_2000_p2.
DSP Report: Generating DSP mul_ln1118_236_fu_1873_p2, operation Mode is: A''*(B:0x20f3).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_236_fu_1873_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_236_fu_1873_p2.
DSP Report: operator mul_ln1118_236_fu_1873_p2 is absorbed into DSP mul_ln1118_236_fu_1873_p2.
DSP Report: Generating DSP mul_ln1118_216_fu_1980_p2, operation Mode is: A''*(B:0x3fb8e).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_216_fu_1980_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_216_fu_1980_p2.
DSP Report: operator mul_ln1118_216_fu_1980_p2 is absorbed into DSP mul_ln1118_216_fu_1980_p2.
DSP Report: Generating DSP trunc_ln703_221_reg_1097908_reg, operation Mode is: (A2*(B:0x32959))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP trunc_ln703_221_reg_1097908_reg.
DSP Report: register trunc_ln703_221_reg_1097908_reg is absorbed into DSP trunc_ln703_221_reg_1097908_reg.
DSP Report: operator mul_ln1118_456_fu_1842_p2 is absorbed into DSP trunc_ln703_221_reg_1097908_reg.
DSP Report: Generating DSP mul_ln1118_475_fu_2058_p2, operation Mode is: A''*(B:0x3f680).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_475_fu_2058_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_475_fu_2058_p2.
DSP Report: operator mul_ln1118_475_fu_2058_p2 is absorbed into DSP mul_ln1118_475_fu_2058_p2.
DSP Report: Generating DSP mul_ln1118_533_fu_1900_p2, operation Mode is: A''*(B:0x208a).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_533_fu_1900_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_533_fu_1900_p2.
DSP Report: operator mul_ln1118_533_fu_1900_p2 is absorbed into DSP mul_ln1118_533_fu_1900_p2.
DSP Report: Generating DSP mul_ln1118_513_fu_1736_p2, operation Mode is: A''*(B:0x6fb0).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_513_fu_1736_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_513_fu_1736_p2.
DSP Report: operator mul_ln1118_513_fu_1736_p2 is absorbed into DSP mul_ln1118_513_fu_1736_p2.
DSP Report: Generating DSP trunc_ln703_215_reg_1097898_reg, operation Mode is: (A2*(B:0x38cf8))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln703_215_reg_1097898_reg.
DSP Report: register trunc_ln703_215_reg_1097898_reg is absorbed into DSP trunc_ln703_215_reg_1097898_reg.
DSP Report: operator mul_ln1118_436_fu_1582_p2 is absorbed into DSP trunc_ln703_215_reg_1097898_reg.
DSP Report: Generating DSP mul_ln1118_573_fu_1759_p2, operation Mode is: A''*(B:0x2e9ee).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_573_fu_1759_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_573_fu_1759_p2.
DSP Report: operator mul_ln1118_573_fu_1759_p2 is absorbed into DSP mul_ln1118_573_fu_1759_p2.
DSP Report: Generating DSP mul_ln1118_553_fu_1849_p2, operation Mode is: A''*(B:0x16be4).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_553_fu_1849_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_553_fu_1849_p2.
DSP Report: operator mul_ln1118_553_fu_1849_p2 is absorbed into DSP mul_ln1118_553_fu_1849_p2.
DSP Report: operator mul_ln1118_553_fu_1849_p2 is absorbed into DSP mul_ln1118_553_fu_1849_p2.
DSP Report: Generating DSP mul_ln1118_592_fu_1743_p2, operation Mode is: A2*(B:0x3b29f).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_592_fu_1743_p2.
DSP Report: operator mul_ln1118_592_fu_1743_p2 is absorbed into DSP mul_ln1118_592_fu_1743_p2.
DSP Report: Generating DSP mul_ln1118_527_fu_1594_p2, operation Mode is: A''*(B:0x3d571).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_527_fu_1594_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_527_fu_1594_p2.
DSP Report: operator mul_ln1118_527_fu_1594_p2 is absorbed into DSP mul_ln1118_527_fu_1594_p2.
DSP Report: Generating DSP mul_ln1118_507_fu_1798_p2, operation Mode is: A''*(B:0x14aa7).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_507_fu_1798_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_507_fu_1798_p2.
DSP Report: operator mul_ln1118_507_fu_1798_p2 is absorbed into DSP mul_ln1118_507_fu_1798_p2.
DSP Report: Generating DSP mul_ln1118_502_fu_2051_p2, operation Mode is: A''*(B:0x3eef4).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_502_fu_2051_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_502_fu_2051_p2.
DSP Report: operator mul_ln1118_502_fu_2051_p2 is absorbed into DSP mul_ln1118_502_fu_2051_p2.
DSP Report: Generating DSP mul_ln1118_484_fu_1965_p2, operation Mode is: A''*(B:0x1ceb).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_484_fu_1965_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_484_fu_1965_p2.
DSP Report: operator mul_ln1118_484_fu_1965_p2 is absorbed into DSP mul_ln1118_484_fu_1965_p2.
DSP Report: Generating DSP trunc_ln708_5_reg_1098283_reg, operation Mode is: (A''*(B:0xfed))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_5_reg_1098283_reg.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP trunc_ln708_5_reg_1098283_reg.
DSP Report: register trunc_ln708_5_reg_1098283_reg is absorbed into DSP trunc_ln708_5_reg_1098283_reg.
DSP Report: operator mul_ln1118_44_fu_1763_p2 is absorbed into DSP trunc_ln708_5_reg_1098283_reg.
DSP Report: Generating DSP mul_ln1118_84_fu_1836_p2, operation Mode is: A''*(B:0x11080).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_84_fu_1836_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_84_fu_1836_p2.
DSP Report: operator mul_ln1118_84_fu_1836_p2 is absorbed into DSP mul_ln1118_84_fu_1836_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_1878_p2, operation Mode is: A''*(B:0x6a54).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_64_fu_1878_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_64_fu_1878_p2.
DSP Report: operator mul_ln1118_64_fu_1878_p2 is absorbed into DSP mul_ln1118_64_fu_1878_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_1588_p2, operation Mode is: A''*(B:0x18298).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_33_fu_1588_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_33_fu_1588_p2.
DSP Report: operator mul_ln1118_33_fu_1588_p2 is absorbed into DSP mul_ln1118_33_fu_1588_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_2095_p2, operation Mode is: A''*(B:0x3f632).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_73_fu_2095_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_73_fu_2095_p2.
DSP Report: operator mul_ln1118_73_fu_2095_p2 is absorbed into DSP mul_ln1118_73_fu_2095_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_1985_p2, operation Mode is: A''*(B:0x9122).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_53_fu_1985_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_53_fu_1985_p2.
DSP Report: operator mul_ln1118_53_fu_1985_p2 is absorbed into DSP mul_ln1118_53_fu_1985_p2.
DSP Report: Generating DSP mul_ln1118_192_fu_1618_p2, operation Mode is: A''*(B:0x17c2).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_192_fu_1618_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_192_fu_1618_p2.
DSP Report: operator mul_ln1118_192_fu_1618_p2 is absorbed into DSP mul_ln1118_192_fu_1618_p2.
DSP Report: Generating DSP mul_ln1118_172_fu_1923_p2, operation Mode is: A''*(B:0x2279).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_172_fu_1923_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_172_fu_1923_p2.
DSP Report: operator mul_ln1118_172_fu_1923_p2 is absorbed into DSP mul_ln1118_172_fu_1923_p2.
DSP Report: Generating DSP mul_ln1118_231_fu_2068_p2, operation Mode is: A''*(B:0x2aed).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_231_fu_2068_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_231_fu_2068_p2.
DSP Report: operator mul_ln1118_231_fu_2068_p2 is absorbed into DSP mul_ln1118_231_fu_2068_p2.
DSP Report: Generating DSP mul_ln1118_211_fu_1812_p2, operation Mode is: A''*(B:0x3fc7c).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_211_fu_1812_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_211_fu_1812_p2.
DSP Report: operator mul_ln1118_211_fu_1812_p2 is absorbed into DSP mul_ln1118_211_fu_1812_p2.
DSP Report: Generating DSP trunc_ln708_163_reg_1097814_reg, operation Mode is: (A2*(B:0x16be))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP trunc_ln708_163_reg_1097814_reg.
DSP Report: register trunc_ln708_163_reg_1097814_reg is absorbed into DSP trunc_ln708_163_reg_1097814_reg.
DSP Report: operator mul_ln1118_451_fu_1843_p2 is absorbed into DSP trunc_ln708_163_reg_1097814_reg.
DSP Report: Generating DSP mul_ln1118_490_fu_1729_p2, operation Mode is: A''*(B:0x6a3d).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_490_fu_1729_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_490_fu_1729_p2.
DSP Report: operator mul_ln1118_490_fu_1729_p2 is absorbed into DSP mul_ln1118_490_fu_1729_p2.
DSP Report: Generating DSP mul_ln1118_470_fu_2091_p2, operation Mode is: A''*(B:0x3aacb).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_470_fu_2091_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_470_fu_2091_p2.
DSP Report: operator mul_ln1118_470_fu_2091_p2 is absorbed into DSP mul_ln1118_470_fu_2091_p2.
DSP Report: Generating DSP mul_ln1118_528_fu_1596_p2, operation Mode is: A''*(B:0x34690).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_528_fu_1596_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_528_fu_1596_p2.
DSP Report: operator mul_ln1118_528_fu_1596_p2 is absorbed into DSP mul_ln1118_528_fu_1596_p2.
DSP Report: Generating DSP mul_ln1118_508_fu_1793_p2, operation Mode is: A''*(B:0x59ae).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_508_fu_1793_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_508_fu_1793_p2.
DSP Report: operator mul_ln1118_508_fu_1793_p2 is absorbed into DSP mul_ln1118_508_fu_1793_p2.
DSP Report: Generating DSP trunc_ln708_155_reg_1098318_reg, operation Mode is: (A''*(B:0x27ce))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln708_155_reg_1098318_reg.
DSP Report: register sext_ln1118_130_reg_1097802_reg is absorbed into DSP trunc_ln708_155_reg_1098318_reg.
DSP Report: register trunc_ln708_155_reg_1098318_reg is absorbed into DSP trunc_ln708_155_reg_1098318_reg.
DSP Report: operator mul_ln1118_431_fu_1787_p2 is absorbed into DSP trunc_ln708_155_reg_1098318_reg.
DSP Report: Generating DSP mul_ln1118_47_fu_1713_p2, operation Mode is: A''*(B:0x4802).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_47_fu_1713_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_47_fu_1713_p2.
DSP Report: operator mul_ln1118_47_fu_1713_p2 is absorbed into DSP mul_ln1118_47_fu_1713_p2.
DSP Report: Generating DSP trunc_ln708_7_reg_1098293_reg, operation Mode is: (A''*(B:0x3ff1f))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_7_reg_1098293_reg.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP trunc_ln708_7_reg_1098293_reg.
DSP Report: register trunc_ln708_7_reg_1098293_reg is absorbed into DSP trunc_ln708_7_reg_1098293_reg.
DSP Report: operator mul_ln1118_46_fu_1745_p2 is absorbed into DSP trunc_ln708_7_reg_1098293_reg.
DSP Report: Generating DSP mul_ln1118_204_fu_1867_p2, operation Mode is: A''*(B:0x1499).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_204_fu_1867_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_204_fu_1867_p2.
DSP Report: operator mul_ln1118_204_fu_1867_p2 is absorbed into DSP mul_ln1118_204_fu_1867_p2.
DSP Report: Generating DSP mul_ln1118_185_fu_2027_p2, operation Mode is: A''*(B:0x4dcb).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_185_fu_2027_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_185_fu_2027_p2.
DSP Report: operator mul_ln1118_185_fu_2027_p2 is absorbed into DSP mul_ln1118_185_fu_2027_p2.
DSP Report: Generating DSP mul_ln1118_244_fu_1533_p2, operation Mode is: A''*(B:0x3ecc1).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_244_fu_1533_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_244_fu_1533_p2.
DSP Report: operator mul_ln1118_244_fu_1533_p2 is absorbed into DSP mul_ln1118_244_fu_1533_p2.
DSP Report: Generating DSP mul_ln1118_224_fu_1941_p2, operation Mode is: A''*(B:0x3e4f8).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_224_fu_1941_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_224_fu_1941_p2.
DSP Report: operator mul_ln1118_224_fu_1941_p2 is absorbed into DSP mul_ln1118_224_fu_1941_p2.
DSP Report: Generating DSP trunc_ln708_124_reg_1098308_reg, operation Mode is: (A''*(B:0x66d))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP trunc_ln708_124_reg_1098308_reg.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP trunc_ln708_124_reg_1098308_reg.
DSP Report: register trunc_ln708_124_reg_1098308_reg is absorbed into DSP trunc_ln708_124_reg_1098308_reg.
DSP Report: operator mul_ln1118_344_fu_1624_p2 is absorbed into DSP trunc_ln708_124_reg_1098308_reg.
DSP Report: Generating DSP mul_ln1118_483_fu_1919_p2, operation Mode is: A''*(B:0x3d0b7).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_483_fu_1919_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_483_fu_1919_p2.
DSP Report: operator mul_ln1118_483_fu_1919_p2 is absorbed into DSP mul_ln1118_483_fu_1919_p2.
DSP Report: Generating DSP mul_ln1118_541_fu_1584_p2, operation Mode is: A''*(B:0xb403).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_541_fu_1584_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_541_fu_1584_p2.
DSP Report: operator mul_ln1118_541_fu_1584_p2 is absorbed into DSP mul_ln1118_541_fu_1584_p2.
DSP Report: Generating DSP mul_ln1118_521_fu_1531_p2, operation Mode is: A''*(B:0x33bf).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_521_fu_1531_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_521_fu_1531_p2.
DSP Report: operator mul_ln1118_521_fu_1531_p2 is absorbed into DSP mul_ln1118_521_fu_1531_p2.
DSP Report: Generating DSP mul_ln1118_580_fu_2092_p2, operation Mode is: A''*(B:0x1852).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_580_fu_2092_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_580_fu_2092_p2.
DSP Report: operator mul_ln1118_580_fu_2092_p2 is absorbed into DSP mul_ln1118_580_fu_2092_p2.
DSP Report: Generating DSP mul_ln1118_561_fu_1654_p2, operation Mode is: A''*(B:0x3a19f).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_561_fu_1654_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_561_fu_1654_p2.
DSP Report: operator mul_ln1118_561_fu_1654_p2 is absorbed into DSP mul_ln1118_561_fu_1654_p2.
DSP Report: Generating DSP mul_ln1118_600_fu_1614_p2, operation Mode is: A2*(B:0x3bf9e).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_600_fu_1614_p2.
DSP Report: operator mul_ln1118_600_fu_1614_p2 is absorbed into DSP mul_ln1118_600_fu_1614_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_1573_p2, operation Mode is: A''*(B:0x4f2b).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_41_fu_1573_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_41_fu_1573_p2.
DSP Report: operator mul_ln1118_41_fu_1573_p2 is absorbed into DSP mul_ln1118_41_fu_1573_p2.
DSP Report: Generating DSP mul_ln1118_536_fu_1619_p2, operation Mode is: A''*(B:0x3bdf0).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_536_fu_1619_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_536_fu_1619_p2.
DSP Report: operator mul_ln1118_536_fu_1619_p2 is absorbed into DSP mul_ln1118_536_fu_1619_p2.
DSP Report: Generating DSP mul_ln1118_516_fu_1740_p2, operation Mode is: A''*(B:0x3e88b).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_516_fu_1740_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_516_fu_1740_p2.
DSP Report: operator mul_ln1118_516_fu_1740_p2 is absorbed into DSP mul_ln1118_516_fu_1740_p2.
DSP Report: Generating DSP mul_ln1118_575_fu_1693_p2, operation Mode is: A''*(B:0x11df5).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_575_fu_1693_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_575_fu_1693_p2.
DSP Report: operator mul_ln1118_575_fu_1693_p2 is absorbed into DSP mul_ln1118_575_fu_1693_p2.
DSP Report: Generating DSP mul_ln1118_575_fu_1693_p2, operation Mode is: C'+A''*(B:0x11df5).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_575_fu_1693_p2.
DSP Report: register mul_ln1118_575_fu_1693_p2 is absorbed into DSP mul_ln1118_575_fu_1693_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_575_fu_1693_p2.
DSP Report: operator mul_ln1118_575_fu_1693_p2 is absorbed into DSP mul_ln1118_575_fu_1693_p2.
DSP Report: operator mul_ln1118_575_fu_1693_p2 is absorbed into DSP mul_ln1118_575_fu_1693_p2.
DSP Report: Generating DSP mul_ln1118_556_fu_1623_p2, operation Mode is: A''*(B:0x3d3a).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_556_fu_1623_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_556_fu_1623_p2.
DSP Report: operator mul_ln1118_556_fu_1623_p2 is absorbed into DSP mul_ln1118_556_fu_1623_p2.
DSP Report: Generating DSP trunc_ln708_224_reg_1097888_reg, operation Mode is: (A2*(B:0x33b3))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP trunc_ln708_224_reg_1097888_reg.
DSP Report: register trunc_ln708_224_reg_1097888_reg is absorbed into DSP trunc_ln708_224_reg_1097888_reg.
DSP Report: operator mul_ln1118_595_fu_1847_p2 is absorbed into DSP trunc_ln708_224_reg_1097888_reg.
DSP Report: Generating DSP mul_ln1118_34_fu_1590_p2, operation Mode is: A''*(B:0xd258).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_34_fu_1590_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_34_fu_1590_p2.
DSP Report: operator mul_ln1118_34_fu_1590_p2 is absorbed into DSP mul_ln1118_34_fu_1590_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_2030_p2, operation Mode is: A''*(B:0x3feae).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_74_fu_2030_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_74_fu_2030_p2.
DSP Report: operator mul_ln1118_74_fu_2030_p2 is absorbed into DSP mul_ln1118_74_fu_2030_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_2033_p2, operation Mode is: A''*(B:0x3f2c0).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_54_fu_2033_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_54_fu_2033_p2.
DSP Report: operator mul_ln1118_54_fu_2033_p2 is absorbed into DSP mul_ln1118_54_fu_2033_p2.
DSP Report: Generating DSP mul_ln1118_193_fu_1650_p2, operation Mode is: A''*(B:0x3feb8).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_193_fu_1650_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_193_fu_1650_p2.
DSP Report: operator mul_ln1118_193_fu_1650_p2 is absorbed into DSP mul_ln1118_193_fu_1650_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_2028_p2, operation Mode is: A''*(B:0x3bd4d).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_173_fu_2028_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_173_fu_2028_p2.
DSP Report: operator mul_ln1118_173_fu_2028_p2 is absorbed into DSP mul_ln1118_173_fu_2028_p2.
DSP Report: Generating DSP mul_ln1118_232_fu_1848_p2, operation Mode is: A''*(B:0x6373).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_232_fu_1848_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_232_fu_1848_p2.
DSP Report: operator mul_ln1118_232_fu_1848_p2 is absorbed into DSP mul_ln1118_232_fu_1848_p2.
DSP Report: Generating DSP mul_ln1118_212_fu_1749_p2, operation Mode is: A''*(B:0x473a).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_212_fu_1749_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_212_fu_1749_p2.
DSP Report: operator mul_ln1118_212_fu_1749_p2 is absorbed into DSP mul_ln1118_212_fu_1749_p2.
DSP Report: Generating DSP trunc_ln708_119_reg_1098303_reg, operation Mode is: (A''*(B:0x3c5ad))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP trunc_ln708_119_reg_1098303_reg.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP trunc_ln708_119_reg_1098303_reg.
DSP Report: register trunc_ln708_119_reg_1098303_reg is absorbed into DSP trunc_ln708_119_reg_1098303_reg.
DSP Report: operator mul_ln1118_332_fu_1549_p2 is absorbed into DSP trunc_ln708_119_reg_1098303_reg.
DSP Report: Generating DSP mul_ln1118_491_fu_1929_p2, operation Mode is: A''*(B:0x128a).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_491_fu_1929_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_491_fu_1929_p2.
DSP Report: operator mul_ln1118_491_fu_1929_p2 is absorbed into DSP mul_ln1118_491_fu_1929_p2.
DSP Report: Generating DSP mul_ln1118_471_fu_1869_p2, operation Mode is: A''*(B:0x3e674).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_471_fu_1869_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_471_fu_1869_p2.
DSP Report: operator mul_ln1118_471_fu_1869_p2 is absorbed into DSP mul_ln1118_471_fu_1869_p2.
DSP Report: Generating DSP mul_ln1118_529_fu_2041_p2, operation Mode is: A''*(B:0x3c45d).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_529_fu_2041_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_529_fu_2041_p2.
DSP Report: operator mul_ln1118_529_fu_2041_p2 is absorbed into DSP mul_ln1118_529_fu_2041_p2.
DSP Report: Generating DSP mul_ln1118_509_fu_1540_p2, operation Mode is: A''*(B:0xe7a).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_509_fu_1540_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_509_fu_1540_p2.
DSP Report: operator mul_ln1118_509_fu_1540_p2 is absorbed into DSP mul_ln1118_509_fu_1540_p2.
DSP Report: Generating DSP mul_ln1118_452_fu_1769_p2, operation Mode is: A2*(B:0x1c7b).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_452_fu_1769_p2.
DSP Report: operator mul_ln1118_452_fu_1769_p2 is absorbed into DSP mul_ln1118_452_fu_1769_p2.
DSP Report: Generating DSP mul_ln1118_432_fu_1566_p2, operation Mode is: A2*(B:0x3f4d9).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_432_fu_1566_p2.
DSP Report: operator mul_ln1118_432_fu_1566_p2 is absorbed into DSP mul_ln1118_432_fu_1566_p2.
DSP Report: Generating DSP tmp_207_reg_1097863_reg, operation Mode is: (A2*(B:0x3fb10))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_207_reg_1097863_reg.
DSP Report: register tmp_207_reg_1097863_reg is absorbed into DSP tmp_207_reg_1097863_reg.
DSP Report: operator mul_ln1118_588_fu_1830_p2 is absorbed into DSP tmp_207_reg_1097863_reg.
DSP Report: Generating DSP mul_ln1118_569_fu_1628_p2, operation Mode is: A''*(B:0x36b5).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_569_fu_1628_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_569_fu_1628_p2.
DSP Report: operator mul_ln1118_569_fu_1628_p2 is absorbed into DSP mul_ln1118_569_fu_1628_p2.
DSP Report: Generating DSP mul_ln1118_549_fu_2078_p2, operation Mode is: A''*(B:0x103b).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_549_fu_2078_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_549_fu_2078_p2.
DSP Report: operator mul_ln1118_549_fu_2078_p2 is absorbed into DSP mul_ln1118_549_fu_2078_p2.
DSP Report: Generating DSP mul_ln1118_242_fu_2082_p2, operation Mode is: A''*(B:0x62be).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_242_fu_2082_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_242_fu_2082_p2.
DSP Report: operator mul_ln1118_242_fu_2082_p2 is absorbed into DSP mul_ln1118_242_fu_2082_p2.
DSP Report: Generating DSP mul_ln1118_222_fu_2010_p2, operation Mode is: A''*(B:0x2ea1).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_222_fu_2010_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_222_fu_2010_p2.
DSP Report: operator mul_ln1118_222_fu_2010_p2 is absorbed into DSP mul_ln1118_222_fu_2010_p2.
DSP Report: Generating DSP trunc_ln708_1_reg_1098263_reg, operation Mode is: (A''*(B:0x3c2cd))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_1_reg_1098263_reg.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP trunc_ln708_1_reg_1098263_reg.
DSP Report: register trunc_ln708_1_reg_1098263_reg is absorbed into DSP trunc_ln708_1_reg_1098263_reg.
DSP Report: operator mul_ln1118_35_fu_1593_p2 is absorbed into DSP trunc_ln708_1_reg_1098263_reg.
DSP Report: Generating DSP mul_ln1118_75_fu_1712_p2, operation Mode is: A''*(B:0x3a5ee).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_75_fu_1712_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_75_fu_1712_p2.
DSP Report: operator mul_ln1118_75_fu_1712_p2 is absorbed into DSP mul_ln1118_75_fu_1712_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_1663_p2, operation Mode is: A''*(B:0x169e).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_55_fu_1663_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_55_fu_1663_p2.
DSP Report: operator mul_ln1118_55_fu_1663_p2 is absorbed into DSP mul_ln1118_55_fu_1663_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_1682_p2, operation Mode is: A''*(B:0x36617).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_194_fu_1682_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_194_fu_1682_p2.
DSP Report: operator mul_ln1118_194_fu_1682_p2 is absorbed into DSP mul_ln1118_194_fu_1682_p2.
DSP Report: Generating DSP mul_ln1118_174_fu_2066_p2, operation Mode is: A''*(B:0x61).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_174_fu_2066_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_174_fu_2066_p2.
DSP Report: operator mul_ln1118_174_fu_2066_p2 is absorbed into DSP mul_ln1118_174_fu_2066_p2.
DSP Report: Generating DSP mul_ln1118_492_fu_2086_p2, operation Mode is: A''*(B:0x3b6d1).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_492_fu_2086_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_492_fu_2086_p2.
DSP Report: operator mul_ln1118_492_fu_2086_p2 is absorbed into DSP mul_ln1118_492_fu_2086_p2.
DSP Report: Generating DSP mul_ln1118_472_fu_1656_p2, operation Mode is: A''*(B:0x2ca).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_472_fu_1656_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_472_fu_1656_p2.
DSP Report: operator mul_ln1118_472_fu_1656_p2 is absorbed into DSP mul_ln1118_472_fu_1656_p2.
DSP Report: Generating DSP mul_ln1118_530_fu_1897_p2, operation Mode is: A''*(B:0x29e5).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_530_fu_1897_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_530_fu_1897_p2.
DSP Report: operator mul_ln1118_530_fu_1897_p2 is absorbed into DSP mul_ln1118_530_fu_1897_p2.
DSP Report: Generating DSP mul_ln1118_510_fu_1631_p2, operation Mode is: A''*(B:0x3e0be).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_510_fu_1631_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_510_fu_1631_p2.
DSP Report: operator mul_ln1118_510_fu_1631_p2 is absorbed into DSP mul_ln1118_510_fu_1631_p2.
DSP Report: Generating DSP mul_ln1118_570_fu_1724_p2, operation Mode is: A''*(B:0x3e427).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_570_fu_1724_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_570_fu_1724_p2.
DSP Report: operator mul_ln1118_570_fu_1724_p2 is absorbed into DSP mul_ln1118_570_fu_1724_p2.
DSP Report: Generating DSP mul_ln1118_550_fu_1609_p2, operation Mode is: A''*(B:0x3bfca).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_550_fu_1609_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_550_fu_1609_p2.
DSP Report: operator mul_ln1118_550_fu_1609_p2 is absorbed into DSP mul_ln1118_550_fu_1609_p2.
DSP Report: Generating DSP tmp_208_reg_1097868_reg, operation Mode is: (A2*(B:0x3fe5a))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_208_reg_1097868_reg.
DSP Report: register tmp_208_reg_1097868_reg is absorbed into DSP tmp_208_reg_1097868_reg.
DSP Report: operator mul_ln1118_589_fu_1587_p2 is absorbed into DSP tmp_208_reg_1097868_reg.
DSP Report: Generating DSP trunc_ln708_3_reg_1098273_reg, operation Mode is: (A''*(B:0x3ef40))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_3_reg_1098273_reg.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP trunc_ln708_3_reg_1098273_reg.
DSP Report: register trunc_ln708_3_reg_1098273_reg is absorbed into DSP trunc_ln708_3_reg_1098273_reg.
DSP Report: operator mul_ln1118_37_fu_1804_p2 is absorbed into DSP trunc_ln708_3_reg_1098273_reg.
DSP Report: Generating DSP mul_ln1118_196_fu_1563_p2, operation Mode is: A''*(B:0x15ed).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_196_fu_1563_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_196_fu_1563_p2.
DSP Report: operator mul_ln1118_196_fu_1563_p2 is absorbed into DSP mul_ln1118_196_fu_1563_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_1997_p2, operation Mode is: A''*(B:0x3eb71).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_176_fu_1997_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_176_fu_1997_p2.
DSP Report: operator mul_ln1118_176_fu_1997_p2 is absorbed into DSP mul_ln1118_176_fu_1997_p2.
DSP Report: Generating DSP mul_ln1118_235_fu_1821_p2, operation Mode is: A''*(B:0x3f1ed).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_235_fu_1821_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_235_fu_1821_p2.
DSP Report: operator mul_ln1118_235_fu_1821_p2 is absorbed into DSP mul_ln1118_235_fu_1821_p2.
DSP Report: Generating DSP mul_ln1118_215_fu_1625_p2, operation Mode is: A''*(B:0x29cf).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_215_fu_1625_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_215_fu_1625_p2.
DSP Report: operator mul_ln1118_215_fu_1625_p2 is absorbed into DSP mul_ln1118_215_fu_1625_p2.
DSP Report: Generating DSP mul_ln1118_494_fu_1705_p2, operation Mode is: A''*(B:0x3e1f1).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_494_fu_1705_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_494_fu_1705_p2.
DSP Report: operator mul_ln1118_494_fu_1705_p2 is absorbed into DSP mul_ln1118_494_fu_1705_p2.
DSP Report: Generating DSP mul_ln1118_474_fu_2065_p2, operation Mode is: A''*(B:0x3f509).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_474_fu_2065_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_474_fu_2065_p2.
DSP Report: operator mul_ln1118_474_fu_2065_p2 is absorbed into DSP mul_ln1118_474_fu_2065_p2.
DSP Report: Generating DSP mul_ln1118_532_fu_1899_p2, operation Mode is: A''*(B:0x3c49e).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_532_fu_1899_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_532_fu_1899_p2.
DSP Report: operator mul_ln1118_532_fu_1899_p2 is absorbed into DSP mul_ln1118_532_fu_1899_p2.
DSP Report: Generating DSP mul_ln1118_512_fu_1764_p2, operation Mode is: A''*(B:0x3e8da).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_512_fu_1764_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_512_fu_1764_p2.
DSP Report: operator mul_ln1118_512_fu_1764_p2 is absorbed into DSP mul_ln1118_512_fu_1764_p2.
DSP Report: Generating DSP mul_ln1118_572_fu_1960_p2, operation Mode is: A2*(B:0x38b).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_572_fu_1960_p2.
DSP Report: operator mul_ln1118_572_fu_1960_p2 is absorbed into DSP mul_ln1118_572_fu_1960_p2.
DSP Report: Generating DSP mul_ln1118_552_fu_1967_p2, operation Mode is: A2*(B:0x13e5).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_552_fu_1967_p2.
DSP Report: operator mul_ln1118_552_fu_1967_p2 is absorbed into DSP mul_ln1118_552_fu_1967_p2.
DSP Report: Generating DSP trunc_ln708_222_reg_1097878_reg, operation Mode is: (A2*(B:0x3e2a))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP trunc_ln708_222_reg_1097878_reg.
DSP Report: register trunc_ln708_222_reg_1097878_reg is absorbed into DSP trunc_ln708_222_reg_1097878_reg.
DSP Report: operator mul_ln1118_591_fu_1727_p2 is absorbed into DSP trunc_ln708_222_reg_1097878_reg.
DSP Report: Generating DSP mul_ln1118_234_fu_1678_p2, operation Mode is: A''*(B:0xf9c).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_234_fu_1678_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_234_fu_1678_p2.
DSP Report: operator mul_ln1118_234_fu_1678_p2 is absorbed into DSP mul_ln1118_234_fu_1678_p2.
DSP Report: Generating DSP mul_ln1118_214_fu_1776_p2, operation Mode is: A''*(B:0x37cd3).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_214_fu_1776_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_214_fu_1776_p2.
DSP Report: operator mul_ln1118_214_fu_1776_p2 is absorbed into DSP mul_ln1118_214_fu_1776_p2.
DSP Report: Generating DSP mul_ln1118_493_fu_2080_p2, operation Mode is: A''*(B:0xe605).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_493_fu_2080_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_493_fu_2080_p2.
DSP Report: operator mul_ln1118_493_fu_2080_p2 is absorbed into DSP mul_ln1118_493_fu_2080_p2.
DSP Report: Generating DSP mul_ln1118_473_fu_1797_p2, operation Mode is: A''*(B:0x3e9c7).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_473_fu_1797_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_473_fu_1797_p2.
DSP Report: operator mul_ln1118_473_fu_1797_p2 is absorbed into DSP mul_ln1118_473_fu_1797_p2.
DSP Report: Generating DSP mul_ln1118_531_fu_1973_p2, operation Mode is: A''*(B:0x3aff4).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_531_fu_1973_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_531_fu_1973_p2.
DSP Report: operator mul_ln1118_531_fu_1973_p2 is absorbed into DSP mul_ln1118_531_fu_1973_p2.
DSP Report: Generating DSP mul_ln1118_511_fu_1891_p2, operation Mode is: A''*(B:0x12f37).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_511_fu_1891_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_511_fu_1891_p2.
DSP Report: operator mul_ln1118_511_fu_1891_p2 is absorbed into DSP mul_ln1118_511_fu_1891_p2.
DSP Report: Generating DSP mul_ln1118_511_fu_1891_p2, operation Mode is: C'+A''*(B:0x12f37).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_511_fu_1891_p2.
DSP Report: register mul_ln1118_511_fu_1891_p2 is absorbed into DSP mul_ln1118_511_fu_1891_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_511_fu_1891_p2.
DSP Report: operator mul_ln1118_511_fu_1891_p2 is absorbed into DSP mul_ln1118_511_fu_1891_p2.
DSP Report: operator mul_ln1118_511_fu_1891_p2 is absorbed into DSP mul_ln1118_511_fu_1891_p2.
DSP Report: Generating DSP mul_ln1118_500_fu_1612_p2, operation Mode is: A''*(B:0x90e0).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_500_fu_1612_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_500_fu_1612_p2.
DSP Report: operator mul_ln1118_500_fu_1612_p2 is absorbed into DSP mul_ln1118_500_fu_1612_p2.
DSP Report: Generating DSP mul_ln1118_481_fu_2096_p2, operation Mode is: A''*(B:0x6525).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_481_fu_2096_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_481_fu_2096_p2.
DSP Report: operator mul_ln1118_481_fu_2096_p2 is absorbed into DSP mul_ln1118_481_fu_2096_p2.
DSP Report: Generating DSP mul_ln1118_539_fu_1802_p2, operation Mode is: A''*(B:0x3a788).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_539_fu_1802_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_539_fu_1802_p2.
DSP Report: operator mul_ln1118_539_fu_1802_p2 is absorbed into DSP mul_ln1118_539_fu_1802_p2.
DSP Report: Generating DSP mul_ln1118_40_fu_1986_p2, operation Mode is: A''*(B:0x2c95f).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_40_fu_1986_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_40_fu_1986_p2.
DSP Report: operator mul_ln1118_40_fu_1986_p2 is absorbed into DSP mul_ln1118_40_fu_1986_p2.
DSP Report: Generating DSP mul_ln1118_80_fu_1708_p2, operation Mode is: A''*(B:0x6c98).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_80_fu_1708_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_80_fu_1708_p2.
DSP Report: operator mul_ln1118_80_fu_1708_p2 is absorbed into DSP mul_ln1118_80_fu_1708_p2.
DSP Report: Generating DSP mul_ln1118_60_fu_2071_p2, operation Mode is: A''*(B:0x18c98).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_60_fu_2071_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_60_fu_2071_p2.
DSP Report: operator mul_ln1118_60_fu_2071_p2 is absorbed into DSP mul_ln1118_60_fu_2071_p2.
DSP Report: Generating DSP mul_ln1118_198_fu_1550_p2, operation Mode is: A''*(B:0x3ea5b).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_198_fu_1550_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_198_fu_1550_p2.
DSP Report: operator mul_ln1118_198_fu_1550_p2 is absorbed into DSP mul_ln1118_198_fu_1550_p2.
DSP Report: Generating DSP mul_ln1118_179_fu_2011_p2, operation Mode is: A''*(B:0x432d).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_179_fu_2011_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_179_fu_2011_p2.
DSP Report: operator mul_ln1118_179_fu_2011_p2 is absorbed into DSP mul_ln1118_179_fu_2011_p2.
DSP Report: Generating DSP mul_ln1118_238_fu_2108_p2, operation Mode is: A''*(B:0x3cd9b).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_238_fu_2108_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_238_fu_2108_p2.
DSP Report: operator mul_ln1118_238_fu_2108_p2 is absorbed into DSP mul_ln1118_238_fu_2108_p2.
DSP Report: Generating DSP mul_ln1118_218_fu_1961_p2, operation Mode is: A''*(B:0x3d7b6).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_218_fu_1961_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_218_fu_1961_p2.
DSP Report: operator mul_ln1118_218_fu_1961_p2 is absorbed into DSP mul_ln1118_218_fu_1961_p2.
DSP Report: Generating DSP mul_ln1118_496_fu_1767_p2, operation Mode is: A''*(B:0x147d).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_496_fu_1767_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_496_fu_1767_p2.
DSP Report: operator mul_ln1118_496_fu_1767_p2 is absorbed into DSP mul_ln1118_496_fu_1767_p2.
DSP Report: Generating DSP mul_ln1118_477_fu_2022_p2, operation Mode is: A''*(B:0x3c823).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_477_fu_2022_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_477_fu_2022_p2.
DSP Report: operator mul_ln1118_477_fu_2022_p2 is absorbed into DSP mul_ln1118_477_fu_2022_p2.
DSP Report: Generating DSP mul_ln1118_535_fu_1771_p2, operation Mode is: A''*(B:0x2d883).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_535_fu_1771_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_535_fu_1771_p2.
DSP Report: operator mul_ln1118_535_fu_1771_p2 is absorbed into DSP mul_ln1118_535_fu_1771_p2.
DSP Report: Generating DSP mul_ln1118_515_fu_1739_p2, operation Mode is: A''*(B:0x3f7d7).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_515_fu_1739_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_515_fu_1739_p2.
DSP Report: operator mul_ln1118_515_fu_1739_p2 is absorbed into DSP mul_ln1118_515_fu_1739_p2.
DSP Report: Generating DSP trunc_ln708_223_reg_1097883_reg, operation Mode is: (A2*(B:0x3d687))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP trunc_ln708_223_reg_1097883_reg.
DSP Report: register trunc_ln708_223_reg_1097883_reg is absorbed into DSP trunc_ln708_223_reg_1097883_reg.
DSP Report: operator mul_ln1118_594_fu_1846_p2 is absorbed into DSP trunc_ln708_223_reg_1097883_reg.
DSP Report: Generating DSP mul_ln1118_555_fu_2049_p2, operation Mode is: A''*(B:0x2f52).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_555_fu_2049_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_555_fu_2049_p2.
DSP Report: operator mul_ln1118_555_fu_2049_p2 is absorbed into DSP mul_ln1118_555_fu_2049_p2.
DSP Report: Generating DSP trunc_ln708_6_reg_1098288_reg, operation Mode is: (A''*(B:0x3eb94))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_6_reg_1098288_reg.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP trunc_ln708_6_reg_1098288_reg.
DSP Report: register trunc_ln708_6_reg_1098288_reg is absorbed into DSP trunc_ln708_6_reg_1098288_reg.
DSP Report: operator mul_ln1118_45_fu_1773_p2 is absorbed into DSP trunc_ln708_6_reg_1098288_reg.
DSP Report: Generating DSP mul_ln1118_85_fu_1626_p2, operation Mode is: A''*(B:0x3db02).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_85_fu_1626_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_85_fu_1626_p2.
DSP Report: operator mul_ln1118_85_fu_1626_p2 is absorbed into DSP mul_ln1118_85_fu_1626_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_1908_p2, operation Mode is: A''*(B:0x3dcb3).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_65_fu_1908_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_65_fu_1908_p2.
DSP Report: operator mul_ln1118_65_fu_1908_p2 is absorbed into DSP mul_ln1118_65_fu_1908_p2.
DSP Report: Generating DSP mul_ln1118_203_fu_1723_p2, operation Mode is: A''*(B:0x3d74b).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_203_fu_1723_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_203_fu_1723_p2.
DSP Report: operator mul_ln1118_203_fu_1723_p2 is absorbed into DSP mul_ln1118_203_fu_1723_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_2032_p2, operation Mode is: A''*(B:0x37e76).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_184_fu_2032_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_184_fu_2032_p2.
DSP Report: operator mul_ln1118_184_fu_2032_p2 is absorbed into DSP mul_ln1118_184_fu_2032_p2.
DSP Report: Generating DSP mul_ln1118_243_fu_1567_p2, operation Mode is: A''*(B:0x3fe19).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_243_fu_1567_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_243_fu_1567_p2.
DSP Report: operator mul_ln1118_243_fu_1567_p2 is absorbed into DSP mul_ln1118_243_fu_1567_p2.
DSP Report: Generating DSP mul_ln1118_223_fu_1925_p2, operation Mode is: A''*(B:0x6d7c).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_223_fu_1925_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_223_fu_1925_p2.
DSP Report: operator mul_ln1118_223_fu_1925_p2 is absorbed into DSP mul_ln1118_223_fu_1925_p2.
DSP Report: Generating DSP mul_ln1118_343_fu_1640_p2, operation Mode is: A''*(B:0x52b8).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_343_fu_1640_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_343_fu_1640_p2.
DSP Report: operator mul_ln1118_343_fu_1640_p2 is absorbed into DSP mul_ln1118_343_fu_1640_p2.
DSP Report: Generating DSP mul_ln1118_501_fu_1645_p2, operation Mode is: A''*(B:0x3ced9).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_501_fu_1645_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_501_fu_1645_p2.
DSP Report: operator mul_ln1118_501_fu_1645_p2 is absorbed into DSP mul_ln1118_501_fu_1645_p2.
DSP Report: Generating DSP mul_ln1118_482_fu_1992_p2, operation Mode is: A''*(B:0x1949).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_482_fu_1992_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_482_fu_1992_p2.
DSP Report: operator mul_ln1118_482_fu_1992_p2 is absorbed into DSP mul_ln1118_482_fu_1992_p2.
DSP Report: Generating DSP mul_ln1118_540_fu_1947_p2, operation Mode is: A''*(B:0x1a7c).
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP mul_ln1118_540_fu_1947_p2.
DSP Report: register data_25_V_read_2_reg_1097579_reg is absorbed into DSP mul_ln1118_540_fu_1947_p2.
DSP Report: operator mul_ln1118_540_fu_1947_p2 is absorbed into DSP mul_ln1118_540_fu_1947_p2.
DSP Report: Generating DSP mul_ln1118_520_fu_2062_p2, operation Mode is: A''*(B:0x3b7df).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_520_fu_2062_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_520_fu_2062_p2.
DSP Report: operator mul_ln1118_520_fu_2062_p2 is absorbed into DSP mul_ln1118_520_fu_2062_p2.
DSP Report: Generating DSP mul_ln1118_579_fu_1709_p2, operation Mode is: A''*(B:0x3da8e).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_579_fu_1709_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_579_fu_1709_p2.
DSP Report: operator mul_ln1118_579_fu_1709_p2 is absorbed into DSP mul_ln1118_579_fu_1709_p2.
DSP Report: Generating DSP trunc_ln708_208_reg_1097831_reg, operation Mode is: (A2*(B:0x3fd8a))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP trunc_ln708_208_reg_1097831_reg.
DSP Report: register trunc_ln708_208_reg_1097831_reg is absorbed into DSP trunc_ln708_208_reg_1097831_reg.
DSP Report: operator mul_ln1118_560_fu_2034_p2 is absorbed into DSP trunc_ln708_208_reg_1097831_reg.
DSP Report: Generating DSP mul_ln1118_599_fu_2045_p2, operation Mode is: A2*(B:0x8d7f).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_599_fu_2045_p2.
DSP Report: operator mul_ln1118_599_fu_2045_p2 is absorbed into DSP mul_ln1118_599_fu_2045_p2.
DSP Report: Generating DSP mul_ln1118_571_fu_1630_p2, operation Mode is: A''*(B:0x36ecf).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_571_fu_1630_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_571_fu_1630_p2.
DSP Report: operator mul_ln1118_571_fu_1630_p2 is absorbed into DSP mul_ln1118_571_fu_1630_p2.
DSP Report: Generating DSP mul_ln1118_551_fu_1562_p2, operation Mode is: A''*(B:0x3f089).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_551_fu_1562_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_551_fu_1562_p2.
DSP Report: operator mul_ln1118_551_fu_1562_p2 is absorbed into DSP mul_ln1118_551_fu_1562_p2.
DSP Report: Generating DSP trunc_ln708_221_reg_1097873_reg, operation Mode is: (A2*(B:0x3412))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP trunc_ln708_221_reg_1097873_reg.
DSP Report: register trunc_ln708_221_reg_1097873_reg is absorbed into DSP trunc_ln708_221_reg_1097873_reg.
DSP Report: operator mul_ln1118_590_fu_1832_p2 is absorbed into DSP trunc_ln708_221_reg_1097873_reg.
DSP Report: Generating DSP mul_ln1118_81_fu_2084_p2, operation Mode is: A''*(B:0xb87e).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_81_fu_2084_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_81_fu_2084_p2.
DSP Report: operator mul_ln1118_81_fu_2084_p2 is absorbed into DSP mul_ln1118_81_fu_2084_p2.
DSP Report: Generating DSP mul_ln1118_61_fu_1902_p2, operation Mode is: A''*(B:0x3e44e).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_61_fu_1902_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_61_fu_1902_p2.
DSP Report: operator mul_ln1118_61_fu_1902_p2 is absorbed into DSP mul_ln1118_61_fu_1902_p2.
DSP Report: Generating DSP mul_ln1118_199_fu_1545_p2, operation Mode is: A''*(B:0x2f9b4).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_199_fu_1545_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_199_fu_1545_p2.
DSP Report: operator mul_ln1118_199_fu_1545_p2 is absorbed into DSP mul_ln1118_199_fu_1545_p2.
DSP Report: Generating DSP mul_ln1118_199_fu_1545_p2, operation Mode is: C'+A''*(B:0x2f9b4).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_199_fu_1545_p2.
DSP Report: register mul_ln1118_199_fu_1545_p2 is absorbed into DSP mul_ln1118_199_fu_1545_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_199_fu_1545_p2.
DSP Report: operator mul_ln1118_199_fu_1545_p2 is absorbed into DSP mul_ln1118_199_fu_1545_p2.
DSP Report: operator mul_ln1118_199_fu_1545_p2 is absorbed into DSP mul_ln1118_199_fu_1545_p2.
DSP Report: Generating DSP mul_ln1118_180_fu_1692_p2, operation Mode is: A''*(B:0x2be8b).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_180_fu_1692_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_180_fu_1692_p2.
DSP Report: operator mul_ln1118_180_fu_1692_p2 is absorbed into DSP mul_ln1118_180_fu_1692_p2.
DSP Report: Generating DSP mul_ln1118_77_fu_1675_p2, operation Mode is: A''*(B:0x19b6).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_77_fu_1675_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_77_fu_1675_p2.
DSP Report: operator mul_ln1118_77_fu_1675_p2 is absorbed into DSP mul_ln1118_77_fu_1675_p2.
DSP Report: Generating DSP mul_ln1118_57_fu_2063_p2, operation Mode is: A''*(B:0xa917).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_57_fu_2063_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_57_fu_2063_p2.
DSP Report: operator mul_ln1118_57_fu_2063_p2 is absorbed into DSP mul_ln1118_57_fu_2063_p2.
DSP Report: Generating DSP trunc_ln708_2_reg_1098268_reg, operation Mode is: (A''*(B:0x3d450))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP trunc_ln708_2_reg_1098268_reg.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP trunc_ln708_2_reg_1098268_reg.
DSP Report: register trunc_ln708_2_reg_1098268_reg is absorbed into DSP trunc_ln708_2_reg_1098268_reg.
DSP Report: operator mul_ln1118_36_fu_1810_p2 is absorbed into DSP trunc_ln708_2_reg_1098268_reg.
DSP Report: Generating DSP mul_ln1118_76_fu_1747_p2, operation Mode is: A''*(B:0x3c01e).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_76_fu_1747_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_76_fu_1747_p2.
DSP Report: operator mul_ln1118_76_fu_1747_p2 is absorbed into DSP mul_ln1118_76_fu_1747_p2.
DSP Report: Generating DSP mul_ln1118_56_fu_1657_p2, operation Mode is: A''*(B:0xeaa8).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_56_fu_1657_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_56_fu_1657_p2.
DSP Report: operator mul_ln1118_56_fu_1657_p2 is absorbed into DSP mul_ln1118_56_fu_1657_p2.
DSP Report: Generating DSP mul_ln1118_195_fu_1551_p2, operation Mode is: A''*(B:0x35b03).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_195_fu_1551_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_195_fu_1551_p2.
DSP Report: operator mul_ln1118_195_fu_1551_p2 is absorbed into DSP mul_ln1118_195_fu_1551_p2.
DSP Report: Generating DSP mul_ln1118_175_fu_1996_p2, operation Mode is: A''*(B:0x45c4).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_175_fu_1996_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_175_fu_1996_p2.
DSP Report: operator mul_ln1118_175_fu_1996_p2 is absorbed into DSP mul_ln1118_175_fu_1996_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_2035_p2, operation Mode is: A''*(B:0x27a1).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_86_fu_2035_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_86_fu_2035_p2.
DSP Report: operator mul_ln1118_86_fu_2035_p2 is absorbed into DSP mul_ln1118_86_fu_2035_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_1912_p2, operation Mode is: A''*(B:0x15dbb).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_66_fu_1912_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_66_fu_1912_p2.
DSP Report: operator mul_ln1118_66_fu_1912_p2 is absorbed into DSP mul_ln1118_66_fu_1912_p2.
DSP Report: Generating DSP mul_ln1118_239_fu_2056_p2, operation Mode is: A''*(B:0x16377).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_239_fu_2056_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_239_fu_2056_p2.
DSP Report: operator mul_ln1118_239_fu_2056_p2 is absorbed into DSP mul_ln1118_239_fu_2056_p2.
DSP Report: Generating DSP mul_ln1118_219_fu_1952_p2, operation Mode is: A''*(B:0x369dc).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_219_fu_1952_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_219_fu_1952_p2.
DSP Report: operator mul_ln1118_219_fu_1952_p2 is absorbed into DSP mul_ln1118_219_fu_1952_p2.
DSP Report: Generating DSP mul_ln1118_497_fu_1574_p2, operation Mode is: A''*(B:0x2388).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_497_fu_1574_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_497_fu_1574_p2.
DSP Report: operator mul_ln1118_497_fu_1574_p2 is absorbed into DSP mul_ln1118_497_fu_1574_p2.
DSP Report: Generating DSP mul_ln1118_478_fu_2023_p2, operation Mode is: A''*(B:0x36b87).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_478_fu_2023_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_478_fu_2023_p2.
DSP Report: operator mul_ln1118_478_fu_2023_p2 is absorbed into DSP mul_ln1118_478_fu_2023_p2.
DSP Report: Generating DSP mul_ln1118_233_fu_1683_p2, operation Mode is: A''*(B:0x3617).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_233_fu_1683_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_233_fu_1683_p2.
DSP Report: operator mul_ln1118_233_fu_1683_p2 is absorbed into DSP mul_ln1118_233_fu_1683_p2.
DSP Report: Generating DSP mul_ln1118_213_fu_1635_p2, operation Mode is: A''*(B:0x1bf5e).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_213_fu_1635_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_213_fu_1635_p2.
DSP Report: operator mul_ln1118_213_fu_1635_p2 is absorbed into DSP mul_ln1118_213_fu_1635_p2.
DSP Report: Generating DSP mul_ln1118_568_fu_1627_p2, operation Mode is: A''*(B:0x3c932).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_568_fu_1627_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_568_fu_1627_p2.
DSP Report: operator mul_ln1118_568_fu_1627_p2 is absorbed into DSP mul_ln1118_568_fu_1627_p2.
DSP Report: Generating DSP mul_ln1118_548_fu_1789_p2, operation Mode is: A''*(B:0x3bebd).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_548_fu_1789_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_548_fu_1789_p2.
DSP Report: operator mul_ln1118_548_fu_1789_p2 is absorbed into DSP mul_ln1118_548_fu_1789_p2.
DSP Report: Generating DSP mul_ln1118_587_fu_2038_p2, operation Mode is: A2*(B:0x38060).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_587_fu_2038_p2.
DSP Report: operator mul_ln1118_587_fu_2038_p2 is absorbed into DSP mul_ln1118_587_fu_2038_p2.
DSP Report: Generating DSP mul_ln1118_87_fu_2004_p2, operation Mode is: A''*(B:0xa07a).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_87_fu_2004_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_87_fu_2004_p2.
DSP Report: operator mul_ln1118_87_fu_2004_p2 is absorbed into DSP mul_ln1118_87_fu_2004_p2.
DSP Report: Generating DSP mul_ln1118_67_fu_1913_p2, operation Mode is: A''*(B:0x350af).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_67_fu_1913_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_67_fu_1913_p2.
DSP Report: operator mul_ln1118_67_fu_1913_p2 is absorbed into DSP mul_ln1118_67_fu_1913_p2.
DSP Report: Generating DSP mul_ln1118_205_fu_1805_p2, operation Mode is: A''*(B:0x5b5e).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_205_fu_1805_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_205_fu_1805_p2.
DSP Report: operator mul_ln1118_205_fu_1805_p2 is absorbed into DSP mul_ln1118_205_fu_1805_p2.
DSP Report: Generating DSP mul_ln1118_186_fu_2020_p2, operation Mode is: A''*(B:0xafa3).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_186_fu_2020_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_186_fu_2020_p2.
DSP Report: operator mul_ln1118_186_fu_2020_p2 is absorbed into DSP mul_ln1118_186_fu_2020_p2.
DSP Report: Generating DSP mul_ln1118_82_fu_1636_p2, operation Mode is: A''*(B:0x5457).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_82_fu_1636_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_82_fu_1636_p2.
DSP Report: operator mul_ln1118_82_fu_1636_p2 is absorbed into DSP mul_ln1118_82_fu_1636_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_1603_p2, operation Mode is: A''*(B:0x23810).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_62_fu_1603_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_62_fu_1603_p2.
DSP Report: operator mul_ln1118_62_fu_1603_p2 is absorbed into DSP mul_ln1118_62_fu_1603_p2.
DSP Report: Generating DSP mul_ln1118_245_fu_1569_p2, operation Mode is: A''*(B:0x11529).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_245_fu_1569_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_245_fu_1569_p2.
DSP Report: operator mul_ln1118_245_fu_1569_p2 is absorbed into DSP mul_ln1118_245_fu_1569_p2.
DSP Report: Generating DSP mul_ln1118_225_fu_2036_p2, operation Mode is: A''*(B:0x2bf5a).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_225_fu_2036_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_225_fu_2036_p2.
DSP Report: operator mul_ln1118_225_fu_2036_p2 is absorbed into DSP mul_ln1118_225_fu_2036_p2.
DSP Report: Generating DSP mul_ln1118_32_fu_1586_p2, operation Mode is: A''*(B:0x35f39).
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP mul_ln1118_32_fu_1586_p2.
DSP Report: register data_0_V_read_6_reg_1097763_reg is absorbed into DSP mul_ln1118_32_fu_1586_p2.
DSP Report: operator mul_ln1118_32_fu_1586_p2 is absorbed into DSP mul_ln1118_32_fu_1586_p2.
DSP Report: Generating DSP mul_ln1118_72_fu_1730_p2, operation Mode is: A''*(B:0x6168).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_72_fu_1730_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_72_fu_1730_p2.
DSP Report: operator mul_ln1118_72_fu_1730_p2 is absorbed into DSP mul_ln1118_72_fu_1730_p2.
DSP Report: Generating DSP mul_ln1118_52_fu_1681_p2, operation Mode is: A''*(B:0x111ae).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_52_fu_1681_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_52_fu_1681_p2.
DSP Report: operator mul_ln1118_52_fu_1681_p2 is absorbed into DSP mul_ln1118_52_fu_1681_p2.
DSP Report: Generating DSP mul_ln1118_191_fu_1581_p2, operation Mode is: A''*(B:0x31470).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_191_fu_1581_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_191_fu_1581_p2.
DSP Report: operator mul_ln1118_191_fu_1581_p2 is absorbed into DSP mul_ln1118_191_fu_1581_p2.
DSP Report: Generating DSP mul_ln1118_171_fu_1721_p2, operation Mode is: A''*(B:0x3f1b6).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_171_fu_1721_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_171_fu_1721_p2.
DSP Report: operator mul_ln1118_171_fu_1721_p2 is absorbed into DSP mul_ln1118_171_fu_1721_p2.
DSP Report: Generating DSP mul_ln1118_230_fu_2075_p2, operation Mode is: A''*(B:0x18c5).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_230_fu_2075_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_230_fu_2075_p2.
DSP Report: operator mul_ln1118_230_fu_2075_p2 is absorbed into DSP mul_ln1118_230_fu_2075_p2.
DSP Report: Generating DSP mul_ln1118_210_fu_1811_p2, operation Mode is: A''*(B:0x3c051).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_210_fu_1811_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_210_fu_1811_p2.
DSP Report: operator mul_ln1118_210_fu_1811_p2 is absorbed into DSP mul_ln1118_210_fu_1811_p2.
DSP Report: Generating DSP mul_ln1118_489_fu_1944_p2, operation Mode is: A''*(B:0x167e5).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_489_fu_1944_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_489_fu_1944_p2.
DSP Report: operator mul_ln1118_489_fu_1944_p2 is absorbed into DSP mul_ln1118_489_fu_1944_p2.
DSP Report: Generating DSP mul_ln1118_469_fu_2044_p2, operation Mode is: A''*(B:0x18603).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_469_fu_2044_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_469_fu_2044_p2.
DSP Report: operator mul_ln1118_469_fu_2044_p2 is absorbed into DSP mul_ln1118_469_fu_2044_p2.
DSP Report: Generating DSP mul_ln1118_567_fu_1688_p2, operation Mode is: A''*(B:0x3c9d6).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_567_fu_1688_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_567_fu_1688_p2.
DSP Report: operator mul_ln1118_567_fu_1688_p2 is absorbed into DSP mul_ln1118_567_fu_1688_p2.
DSP Report: Generating DSP mul_ln1118_547_fu_2076_p2, operation Mode is: A''*(B:0x2dff).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_547_fu_2076_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_547_fu_2076_p2.
DSP Report: operator mul_ln1118_547_fu_2076_p2 is absorbed into DSP mul_ln1118_547_fu_2076_p2.
DSP Report: Generating DSP trunc_ln708_220_reg_1097858_reg, operation Mode is: (A2*(B:0x275f))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP trunc_ln708_220_reg_1097858_reg.
DSP Report: register trunc_ln708_220_reg_1097858_reg is absorbed into DSP trunc_ln708_220_reg_1097858_reg.
DSP Report: operator mul_ln1118_586_fu_1932_p2 is absorbed into DSP trunc_ln708_220_reg_1097858_reg.
DSP Report: Generating DSP mul_ln1118_498_fu_1641_p2, operation Mode is: A''*(B:0x395be).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_498_fu_1641_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_498_fu_1641_p2.
DSP Report: operator mul_ln1118_498_fu_1641_p2 is absorbed into DSP mul_ln1118_498_fu_1641_p2.
DSP Report: Generating DSP mul_ln1118_479_fu_1949_p2, operation Mode is: A''*(B:0x2a7a).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_479_fu_1949_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_479_fu_1949_p2.
DSP Report: operator mul_ln1118_479_fu_1949_p2 is absorbed into DSP mul_ln1118_479_fu_1949_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_2050_p2, operation Mode is: A''*(B:0x2fefc).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_79_fu_2050_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_79_fu_2050_p2.
DSP Report: operator mul_ln1118_79_fu_2050_p2 is absorbed into DSP mul_ln1118_79_fu_2050_p2.
DSP Report: Generating DSP mul_ln1118_59_fu_2088_p2, operation Mode is: A''*(B:0x23e2).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_59_fu_2088_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_59_fu_2088_p2.
DSP Report: operator mul_ln1118_59_fu_2088_p2 is absorbed into DSP mul_ln1118_59_fu_2088_p2.
DSP Report: Generating DSP mul_ln1118_197_fu_1710_p2, operation Mode is: A''*(B:0x35156).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_197_fu_1710_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_197_fu_1710_p2.
DSP Report: operator mul_ln1118_197_fu_1710_p2 is absorbed into DSP mul_ln1118_197_fu_1710_p2.
DSP Report: Generating DSP mul_ln1118_178_fu_2001_p2, operation Mode is: A''*(B:0x272b).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_178_fu_2001_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_178_fu_2001_p2.
DSP Report: operator mul_ln1118_178_fu_2001_p2 is absorbed into DSP mul_ln1118_178_fu_2001_p2.
DSP Report: Generating DSP mul_ln1118_237_fu_1779_p2, operation Mode is: A''*(B:0x416e).
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP mul_ln1118_237_fu_1779_p2.
DSP Report: register data_10_V_read11_reg_1097689_reg is absorbed into DSP mul_ln1118_237_fu_1779_p2.
DSP Report: operator mul_ln1118_237_fu_1779_p2 is absorbed into DSP mul_ln1118_237_fu_1779_p2.
DSP Report: Generating DSP mul_ln1118_217_fu_1757_p2, operation Mode is: A''*(B:0x3e510).
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP mul_ln1118_217_fu_1757_p2.
DSP Report: register data_9_V_read_5_reg_1097699_reg is absorbed into DSP mul_ln1118_217_fu_1757_p2.
DSP Report: operator mul_ln1118_217_fu_1757_p2 is absorbed into DSP mul_ln1118_217_fu_1757_p2.
DSP Report: Generating DSP tmp_209_reg_1097893_reg, operation Mode is: (A2*(B:0x1998))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP tmp_209_reg_1097893_reg.
DSP Report: register tmp_209_reg_1097893_reg is absorbed into DSP tmp_209_reg_1097893_reg.
DSP Report: operator mul_ln1118_601_fu_1863_p2 is absorbed into DSP tmp_209_reg_1097893_reg.
DSP Report: Generating DSP mul_ln1118_581_fu_1715_p2, operation Mode is: A''*(B:0x3d164).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_581_fu_1715_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_581_fu_1715_p2.
DSP Report: operator mul_ln1118_581_fu_1715_p2 is absorbed into DSP mul_ln1118_581_fu_1715_p2.
DSP Report: Generating DSP mul_ln1118_562_fu_1796_p2, operation Mode is: A''*(B:0x445c).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_562_fu_1796_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_562_fu_1796_p2.
DSP Report: operator mul_ln1118_562_fu_1796_p2 is absorbed into DSP mul_ln1118_562_fu_1796_p2.
DSP Report: Generating DSP mul_ln1118_577_fu_1841_p2, operation Mode is: A''*(B:0x32dfd).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_577_fu_1841_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_577_fu_1841_p2.
DSP Report: operator mul_ln1118_577_fu_1841_p2 is absorbed into DSP mul_ln1118_577_fu_1841_p2.
DSP Report: Generating DSP mul_ln1118_558_fu_1914_p2, operation Mode is: A''*(B:0x3e50e).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_558_fu_1914_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_558_fu_1914_p2.
DSP Report: operator mul_ln1118_558_fu_1914_p2 is absorbed into DSP mul_ln1118_558_fu_1914_p2.
DSP Report: Generating DSP mul_ln1118_597_fu_2013_p2, operation Mode is: A2*(B:0x18167).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_597_fu_2013_p2.
DSP Report: operator mul_ln1118_597_fu_2013_p2 is absorbed into DSP mul_ln1118_597_fu_2013_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_1606_p2, operation Mode is: A''*(B:0x13330).
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP mul_ln1118_88_fu_1606_p2.
DSP Report: register data_2_V_read_5_reg_1097746_reg is absorbed into DSP mul_ln1118_88_fu_1606_p2.
DSP Report: operator mul_ln1118_88_fu_1606_p2 is absorbed into DSP mul_ln1118_88_fu_1606_p2.
DSP Report: Generating DSP mul_ln1118_68_fu_1971_p2, operation Mode is: A''*(B:0x3ef62).
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP mul_ln1118_68_fu_1971_p2.
DSP Report: register data_1_V_read_6_reg_1097755_reg is absorbed into DSP mul_ln1118_68_fu_1971_p2.
DSP Report: operator mul_ln1118_68_fu_1971_p2 is absorbed into DSP mul_ln1118_68_fu_1971_p2.
DSP Report: Generating DSP mul_ln1118_202_fu_2099_p2, operation Mode is: A''*(B:0x35c21).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_202_fu_2099_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_202_fu_2099_p2.
DSP Report: operator mul_ln1118_202_fu_2099_p2 is absorbed into DSP mul_ln1118_202_fu_2099_p2.
DSP Report: Generating DSP mul_ln1118_183_fu_1565_p2, operation Mode is: A''*(B:0x3e46b).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_183_fu_1565_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_183_fu_1565_p2.
DSP Report: operator mul_ln1118_183_fu_1565_p2 is absorbed into DSP mul_ln1118_183_fu_1565_p2.
DSP Report: Generating DSP mul_ln1118_578_fu_1887_p2, operation Mode is: A''*(B:0x3937a).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_578_fu_1887_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_578_fu_1887_p2.
DSP Report: operator mul_ln1118_578_fu_1887_p2 is absorbed into DSP mul_ln1118_578_fu_1887_p2.
DSP Report: Generating DSP mul_ln1118_559_fu_1661_p2, operation Mode is: A''*(B:0x3bd42).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_559_fu_1661_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_559_fu_1661_p2.
DSP Report: operator mul_ln1118_559_fu_1661_p2 is absorbed into DSP mul_ln1118_559_fu_1661_p2.
DSP Report: Generating DSP mul_ln1118_574_fu_1700_p2, operation Mode is: A''*(B:0x6abe).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_574_fu_1700_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_574_fu_1700_p2.
DSP Report: operator mul_ln1118_574_fu_1700_p2 is absorbed into DSP mul_ln1118_574_fu_1700_p2.
DSP Report: Generating DSP mul_ln1118_554_fu_1890_p2, operation Mode is: A''*(B:0x3fad6).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_554_fu_1890_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_554_fu_1890_p2.
DSP Report: operator mul_ln1118_554_fu_1890_p2 is absorbed into DSP mul_ln1118_554_fu_1890_p2.
DSP Report: Generating DSP mul_ln1118_593_fu_1818_p2, operation Mode is: A2*(B:0x34532).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_593_fu_1818_p2.
DSP Report: operator mul_ln1118_593_fu_1818_p2 is absorbed into DSP mul_ln1118_593_fu_1818_p2.
DSP Report: Generating DSP mul_ln1118_564_fu_1883_p2, operation Mode is: A''*(B:0x1b47).
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP mul_ln1118_564_fu_1883_p2.
DSP Report: register data_27_V_read_2_reg_1097565_reg is absorbed into DSP mul_ln1118_564_fu_1883_p2.
DSP Report: operator mul_ln1118_564_fu_1883_p2 is absorbed into DSP mul_ln1118_564_fu_1883_p2.
DSP Report: Generating DSP mul_ln1118_544_fu_1917_p2, operation Mode is: A''*(B:0x3a8c1).
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP mul_ln1118_544_fu_1917_p2.
DSP Report: register data_26_V_read_2_reg_1097571_reg is absorbed into DSP mul_ln1118_544_fu_1917_p2.
DSP Report: operator mul_ln1118_544_fu_1917_p2 is absorbed into DSP mul_ln1118_544_fu_1917_p2.
DSP Report: Generating DSP mul_ln1118_583_fu_2059_p2, operation Mode is: A2*(B:0x1c691).
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP mul_ln1118_583_fu_2059_p2.
DSP Report: operator mul_ln1118_583_fu_2059_p2 is absorbed into DSP mul_ln1118_583_fu_2059_p2.
DSP Report: Generating DSP mul_ln1118_486_fu_1652_p2, operation Mode is: A''*(B:0x30bd9).
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP mul_ln1118_486_fu_1652_p2.
DSP Report: register data_23_V_read_2_reg_1097596_reg is absorbed into DSP mul_ln1118_486_fu_1652_p2.
DSP Report: operator mul_ln1118_486_fu_1652_p2 is absorbed into DSP mul_ln1118_486_fu_1652_p2.
DSP Report: Generating DSP mul_ln1118_466_fu_1825_p2, operation Mode is: A''*(B:0x25f4).
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP mul_ln1118_466_fu_1825_p2.
DSP Report: register data_22_V_read_2_reg_1097606_reg is absorbed into DSP mul_ln1118_466_fu_1825_p2.
DSP Report: operator mul_ln1118_466_fu_1825_p2 is absorbed into DSP mul_ln1118_466_fu_1825_p2.
DSP Report: Generating DSP mul_ln1118_188_fu_1607_p2, operation Mode is: A''*(B:0x31227).
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP mul_ln1118_188_fu_1607_p2.
DSP Report: register data_8_V_read_5_reg_1097709_reg is absorbed into DSP mul_ln1118_188_fu_1607_p2.
DSP Report: operator mul_ln1118_188_fu_1607_p2 is absorbed into DSP mul_ln1118_188_fu_1607_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_2103_p2, operation Mode is: A''*(B:0x27b03).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_169_fu_2103_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_169_fu_2103_p2.
DSP Report: operator mul_ln1118_169_fu_2103_p2 is absorbed into DSP mul_ln1118_169_fu_2103_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_2103_p2, operation Mode is: C'+A''*(B:0x27b03).
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP mul_ln1118_169_fu_2103_p2.
DSP Report: register mul_ln1118_169_fu_2103_p2 is absorbed into DSP mul_ln1118_169_fu_2103_p2.
DSP Report: register data_7_V_read_5_reg_1097721_reg is absorbed into DSP mul_ln1118_169_fu_2103_p2.
DSP Report: operator mul_ln1118_169_fu_2103_p2 is absorbed into DSP mul_ln1118_169_fu_2103_p2.
DSP Report: operator mul_ln1118_169_fu_2103_p2 is absorbed into DSP mul_ln1118_169_fu_2103_p2.
DSP Report: Generating DSP mul_ln1118_417_fu_2024_p2, operation Mode is: A''*(B:0x1cca).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_417_fu_2024_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_417_fu_2024_p2.
DSP Report: operator mul_ln1118_417_fu_2024_p2 is absorbed into DSP mul_ln1118_417_fu_2024_p2.
DSP Report: Generating DSP mul_ln1118_397_fu_1758_p2, operation Mode is: A''*(B:0x1822e).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_397_fu_1758_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_397_fu_1758_p2.
DSP Report: operator mul_ln1118_397_fu_1758_p2 is absorbed into DSP mul_ln1118_397_fu_1758_p2.
DSP Report: Generating DSP mul_ln1118_457_fu_1564_p2, operation Mode is: A2*(B:0xa88).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_457_fu_1564_p2.
DSP Report: operator mul_ln1118_457_fu_1564_p2 is absorbed into DSP mul_ln1118_457_fu_1564_p2.
DSP Report: Generating DSP mul_ln1118_437_fu_1746_p2, operation Mode is: A2*(B:0x3eeae).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_437_fu_1746_p2.
DSP Report: operator mul_ln1118_437_fu_1746_p2 is absorbed into DSP mul_ln1118_437_fu_1746_p2.
DSP Report: Generating DSP mul_ln1118_422_fu_1572_p2, operation Mode is: A''*(B:0x3c01a).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_422_fu_1572_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_422_fu_1572_p2.
DSP Report: operator mul_ln1118_422_fu_1572_p2 is absorbed into DSP mul_ln1118_422_fu_1572_p2.
DSP Report: Generating DSP mul_ln1118_402_fu_1674_p2, operation Mode is: A''*(B:0x9c7).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_402_fu_1674_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_402_fu_1674_p2.
DSP Report: operator mul_ln1118_402_fu_1674_p2 is absorbed into DSP mul_ln1118_402_fu_1674_p2.
DSP Report: Generating DSP mul_ln1118_461_fu_1783_p2, operation Mode is: A2*(B:0x3f271).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_461_fu_1783_p2.
DSP Report: operator mul_ln1118_461_fu_1783_p2 is absorbed into DSP mul_ln1118_461_fu_1783_p2.
DSP Report: Generating DSP mul_ln1118_442_fu_1839_p2, operation Mode is: A2*(B:0x3f554).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_442_fu_1839_p2.
DSP Report: operator mul_ln1118_442_fu_1839_p2 is absorbed into DSP mul_ln1118_442_fu_1839_p2.
DSP Report: Generating DSP mul_ln1118_378_fu_2008_p2, operation Mode is: A''*(B:0x3f82e).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_378_fu_2008_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_378_fu_2008_p2.
DSP Report: operator mul_ln1118_378_fu_2008_p2 is absorbed into DSP mul_ln1118_378_fu_2008_p2.
DSP Report: Generating DSP mul_ln1118_338_fu_1672_p2, operation Mode is: A''*(B:0x3a79c).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_338_fu_1672_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_338_fu_1672_p2.
DSP Report: operator mul_ln1118_338_fu_1672_p2 is absorbed into DSP mul_ln1118_338_fu_1672_p2.
DSP Report: Generating DSP mul_ln1118_358_fu_2047_p2, operation Mode is: A''*(B:0x36574).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_358_fu_2047_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_358_fu_2047_p2.
DSP Report: operator mul_ln1118_358_fu_2047_p2 is absorbed into DSP mul_ln1118_358_fu_2047_p2.
DSP Report: Generating DSP mul_ln1118_377_fu_1934_p2, operation Mode is: A''*(B:0x1ee74).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_377_fu_1934_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_377_fu_1934_p2.
DSP Report: operator mul_ln1118_377_fu_1934_p2 is absorbed into DSP mul_ln1118_377_fu_1934_p2.
DSP Report: Generating DSP mul_ln1118_337_fu_1634_p2, operation Mode is: A''*(B:0x3409).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_337_fu_1634_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_337_fu_1634_p2.
DSP Report: operator mul_ln1118_337_fu_1634_p2 is absorbed into DSP mul_ln1118_337_fu_1634_p2.
DSP Report: Generating DSP mul_ln1118_357_fu_2052_p2, operation Mode is: A''*(B:0x183fc).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_357_fu_2052_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_357_fu_2052_p2.
DSP Report: operator mul_ln1118_357_fu_2052_p2 is absorbed into DSP mul_ln1118_357_fu_2052_p2.
DSP Report: Generating DSP mul_ln1118_376_fu_1568_p2, operation Mode is: A''*(B:0x139f2).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_376_fu_1568_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_376_fu_1568_p2.
DSP Report: operator mul_ln1118_376_fu_1568_p2 is absorbed into DSP mul_ln1118_376_fu_1568_p2.
DSP Report: Generating DSP mul_ln1118_336_fu_1790_p2, operation Mode is: A''*(B:0xe723).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_336_fu_1790_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_336_fu_1790_p2.
DSP Report: operator mul_ln1118_336_fu_1790_p2 is absorbed into DSP mul_ln1118_336_fu_1790_p2.
DSP Report: Generating DSP mul_ln1118_356_fu_2061_p2, operation Mode is: A''*(B:0x938d).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_356_fu_2061_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_356_fu_2061_p2.
DSP Report: operator mul_ln1118_356_fu_2061_p2 is absorbed into DSP mul_ln1118_356_fu_2061_p2.
DSP Report: Generating DSP mul_ln1118_418_fu_1599_p2, operation Mode is: A''*(B:0x77e).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_418_fu_1599_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_418_fu_1599_p2.
DSP Report: operator mul_ln1118_418_fu_1599_p2 is absorbed into DSP mul_ln1118_418_fu_1599_p2.
DSP Report: Generating DSP mul_ln1118_398_fu_1552_p2, operation Mode is: A''*(B:0x2f6d).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_398_fu_1552_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_398_fu_1552_p2.
DSP Report: operator mul_ln1118_398_fu_1552_p2 is absorbed into DSP mul_ln1118_398_fu_1552_p2.
DSP Report: Generating DSP mul_ln1118_458_fu_1580_p2, operation Mode is: A2*(B:0x3b90a).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_458_fu_1580_p2.
DSP Report: operator mul_ln1118_458_fu_1580_p2 is absorbed into DSP mul_ln1118_458_fu_1580_p2.
DSP Report: Generating DSP mul_ln1118_438_fu_1613_p2, operation Mode is: A2*(B:0x3efd2).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_438_fu_1613_p2.
DSP Report: operator mul_ln1118_438_fu_1613_p2 is absorbed into DSP mul_ln1118_438_fu_1613_p2.
DSP Report: Generating DSP mul_ln1118_519_fu_1695_p2, operation Mode is: A''*(B:0x1af5).
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP mul_ln1118_519_fu_1695_p2.
DSP Report: register data_24_V_read_2_reg_1097588_reg is absorbed into DSP mul_ln1118_519_fu_1695_p2.
DSP Report: operator mul_ln1118_519_fu_1695_p2 is absorbed into DSP mul_ln1118_519_fu_1695_p2.
DSP Report: operator mul_ln1118_519_fu_1695_p2 is absorbed into DSP mul_ln1118_519_fu_1695_p2.
DSP Report: Generating DSP mul_ln1118_416_fu_1815_p2, operation Mode is: A''*(B:0x3fd79).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_416_fu_1815_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_416_fu_1815_p2.
DSP Report: operator mul_ln1118_416_fu_1815_p2 is absorbed into DSP mul_ln1118_416_fu_1815_p2.
DSP Report: Generating DSP mul_ln1118_396_fu_2100_p2, operation Mode is: A''*(B:0x3f41c).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_396_fu_2100_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_396_fu_2100_p2.
DSP Report: operator mul_ln1118_396_fu_2100_p2 is absorbed into DSP mul_ln1118_396_fu_2100_p2.
DSP Report: Generating DSP mul_ln1118_383_fu_1981_p2, operation Mode is: A''*(B:0x3e8db).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_383_fu_1981_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_383_fu_1981_p2.
DSP Report: operator mul_ln1118_383_fu_1981_p2 is absorbed into DSP mul_ln1118_383_fu_1981_p2.
DSP Report: Generating DSP mul_ln1118_363_fu_1741_p2, operation Mode is: A''*(B:0x3e56f).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_363_fu_1741_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_363_fu_1741_p2.
DSP Report: operator mul_ln1118_363_fu_1741_p2 is absorbed into DSP mul_ln1118_363_fu_1741_p2.
DSP Report: Generating DSP mul_ln1118_455_fu_2104_p2, operation Mode is: A2*(B:0x3e7b3).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_455_fu_2104_p2.
DSP Report: operator mul_ln1118_455_fu_2104_p2 is absorbed into DSP mul_ln1118_455_fu_2104_p2.
DSP Report: Generating DSP mul_ln1118_435_fu_1719_p2, operation Mode is: A2*(B:0x6ee).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_435_fu_1719_p2.
DSP Report: operator mul_ln1118_435_fu_1719_p2 is absorbed into DSP mul_ln1118_435_fu_1719_p2.
DSP Report: Generating DSP mul_ln1118_375_fu_1539_p2, operation Mode is: A''*(B:0x3de29).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_375_fu_1539_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_375_fu_1539_p2.
DSP Report: operator mul_ln1118_375_fu_1539_p2 is absorbed into DSP mul_ln1118_375_fu_1539_p2.
DSP Report: Generating DSP mul_ln1118_335_fu_1893_p2, operation Mode is: A''*(B:0x3cacd).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_335_fu_1893_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_335_fu_1893_p2.
DSP Report: operator mul_ln1118_335_fu_1893_p2 is absorbed into DSP mul_ln1118_335_fu_1893_p2.
DSP Report: Generating DSP mul_ln1118_355_fu_1853_p2, operation Mode is: A''*(B:0x1879).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_355_fu_1853_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_355_fu_1853_p2.
DSP Report: operator mul_ln1118_355_fu_1853_p2 is absorbed into DSP mul_ln1118_355_fu_1853_p2.
DSP Report: Generating DSP mul_ln1118_415_fu_1972_p2, operation Mode is: A''*(B:0x10d8).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_415_fu_1972_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_415_fu_1972_p2.
DSP Report: operator mul_ln1118_415_fu_1972_p2 is absorbed into DSP mul_ln1118_415_fu_1972_p2.
DSP Report: Generating DSP mul_ln1118_395_fu_1921_p2, operation Mode is: A''*(B:0x3eda8).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_395_fu_1921_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_395_fu_1921_p2.
DSP Report: operator mul_ln1118_395_fu_1921_p2 is absorbed into DSP mul_ln1118_395_fu_1921_p2.
DSP Report: Generating DSP mul_ln1118_423_fu_1920_p2, operation Mode is: A''*(B:0x48a).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_423_fu_1920_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_423_fu_1920_p2.
DSP Report: operator mul_ln1118_423_fu_1920_p2 is absorbed into DSP mul_ln1118_423_fu_1920_p2.
DSP Report: Generating DSP mul_ln1118_403_fu_1976_p2, operation Mode is: A''*(B:0x3ebd6).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_403_fu_1976_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_403_fu_1976_p2.
DSP Report: operator mul_ln1118_403_fu_1976_p2 is absorbed into DSP mul_ln1118_403_fu_1976_p2.
DSP Report: Generating DSP mul_ln1118_462_fu_1784_p2, operation Mode is: A2*(B:0x3fac2).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_462_fu_1784_p2.
DSP Report: operator mul_ln1118_462_fu_1784_p2 is absorbed into DSP mul_ln1118_462_fu_1784_p2.
DSP Report: Generating DSP mul_ln1118_443_fu_1706_p2, operation Mode is: A2*(B:0x3ffa5).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_443_fu_1706_p2.
DSP Report: operator mul_ln1118_443_fu_1706_p2 is absorbed into DSP mul_ln1118_443_fu_1706_p2.
DSP Report: Generating DSP mul_ln1118_414_fu_1791_p2, operation Mode is: A''*(B:0x3fcc7).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_414_fu_1791_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_414_fu_1791_p2.
DSP Report: operator mul_ln1118_414_fu_1791_p2 is absorbed into DSP mul_ln1118_414_fu_1791_p2.
DSP Report: Generating DSP mul_ln1118_394_fu_1933_p2, operation Mode is: A''*(B:0x3498d).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_394_fu_1933_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_394_fu_1933_p2.
DSP Report: operator mul_ln1118_394_fu_1933_p2 is absorbed into DSP mul_ln1118_394_fu_1933_p2.
DSP Report: Generating DSP mul_ln1118_454_fu_1766_p2, operation Mode is: A2*(B:0xbfb4).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_454_fu_1766_p2.
DSP Report: operator mul_ln1118_454_fu_1766_p2 is absorbed into DSP mul_ln1118_454_fu_1766_p2.
DSP Report: Generating DSP mul_ln1118_434_fu_1962_p2, operation Mode is: A2*(B:0xb9b2).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_434_fu_1962_p2.
DSP Report: operator mul_ln1118_434_fu_1962_p2 is absorbed into DSP mul_ln1118_434_fu_1962_p2.
DSP Report: Generating DSP mul_ln1118_374_fu_1752_p2, operation Mode is: A''*(B:0x3fa0c).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_374_fu_1752_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_374_fu_1752_p2.
DSP Report: operator mul_ln1118_374_fu_1752_p2 is absorbed into DSP mul_ln1118_374_fu_1752_p2.
DSP Report: Generating DSP mul_ln1118_334_fu_2018_p2, operation Mode is: A''*(B:0x2f796).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_334_fu_2018_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_334_fu_2018_p2.
DSP Report: operator mul_ln1118_334_fu_2018_p2 is absorbed into DSP mul_ln1118_334_fu_2018_p2.
DSP Report: Generating DSP mul_ln1118_354_fu_1702_p2, operation Mode is: A''*(B:0x333ac).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_354_fu_1702_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_354_fu_1702_p2.
DSP Report: operator mul_ln1118_354_fu_1702_p2 is absorbed into DSP mul_ln1118_354_fu_1702_p2.
DSP Report: Generating DSP mul_ln1118_382_fu_1942_p2, operation Mode is: A''*(B:0x34a4c).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_382_fu_1942_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_382_fu_1942_p2.
DSP Report: operator mul_ln1118_382_fu_1942_p2 is absorbed into DSP mul_ln1118_382_fu_1942_p2.
DSP Report: Generating DSP mul_ln1118_342_fu_1751_p2, operation Mode is: A''*(B:0x1940e).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_342_fu_1751_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_342_fu_1751_p2.
DSP Report: operator mul_ln1118_342_fu_1751_p2 is absorbed into DSP mul_ln1118_342_fu_1751_p2.
DSP Report: Generating DSP mul_ln1118_362_fu_1770_p2, operation Mode is: A''*(B:0x33090).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_362_fu_1770_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_362_fu_1770_p2.
DSP Report: operator mul_ln1118_362_fu_1770_p2 is absorbed into DSP mul_ln1118_362_fu_1770_p2.
DSP Report: Generating DSP mul_ln1118_379_fu_1777_p2, operation Mode is: A''*(B:0x9c33).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_379_fu_1777_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_379_fu_1777_p2.
DSP Report: operator mul_ln1118_379_fu_1777_p2 is absorbed into DSP mul_ln1118_379_fu_1777_p2.
DSP Report: Generating DSP mul_ln1118_339_fu_1984_p2, operation Mode is: A''*(B:0x3e077).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_339_fu_1984_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_339_fu_1984_p2.
DSP Report: operator mul_ln1118_339_fu_1984_p2 is absorbed into DSP mul_ln1118_339_fu_1984_p2.
DSP Report: Generating DSP mul_ln1118_359_fu_1852_p2, operation Mode is: A''*(B:0x253e).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_359_fu_1852_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_359_fu_1852_p2.
DSP Report: operator mul_ln1118_359_fu_1852_p2 is absorbed into DSP mul_ln1118_359_fu_1852_p2.
DSP Report: Generating DSP mul_ln1118_384_fu_1813_p2, operation Mode is: A''*(B:0x3e4ab).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_384_fu_1813_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_384_fu_1813_p2.
DSP Report: operator mul_ln1118_384_fu_1813_p2 is absorbed into DSP mul_ln1118_384_fu_1813_p2.
DSP Report: Generating DSP mul_ln1118_364_fu_1772_p2, operation Mode is: A''*(B:0x3e21d).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_364_fu_1772_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_364_fu_1772_p2.
DSP Report: operator mul_ln1118_364_fu_1772_p2 is absorbed into DSP mul_ln1118_364_fu_1772_p2.
DSP Report: Generating DSP mul_ln1118_413_fu_1691_p2, operation Mode is: A''*(B:0xb31).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_413_fu_1691_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_413_fu_1691_p2.
DSP Report: operator mul_ln1118_413_fu_1691_p2 is absorbed into DSP mul_ln1118_413_fu_1691_p2.
DSP Report: Generating DSP mul_ln1118_393_fu_1733_p2, operation Mode is: A''*(B:0x50f9).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_393_fu_1733_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_393_fu_1733_p2.
DSP Report: operator mul_ln1118_393_fu_1733_p2 is absorbed into DSP mul_ln1118_393_fu_1733_p2.
DSP Report: Generating DSP mul_ln1118_453_fu_2009_p2, operation Mode is: A2*(B:0x3be50).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_453_fu_2009_p2.
DSP Report: operator mul_ln1118_453_fu_2009_p2 is absorbed into DSP mul_ln1118_453_fu_2009_p2.
DSP Report: Generating DSP mul_ln1118_433_fu_2054_p2, operation Mode is: A2*(B:0x3de63).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_433_fu_2054_p2.
DSP Report: operator mul_ln1118_433_fu_2054_p2 is absorbed into DSP mul_ln1118_433_fu_2054_p2.
DSP Report: Generating DSP mul_ln1118_419_fu_1948_p2, operation Mode is: A''*(B:0x2604).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_419_fu_1948_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_419_fu_1948_p2.
DSP Report: operator mul_ln1118_419_fu_1948_p2 is absorbed into DSP mul_ln1118_419_fu_1948_p2.
DSP Report: Generating DSP mul_ln1118_399_fu_1633_p2, operation Mode is: A''*(B:0x3e405).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_399_fu_1633_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_399_fu_1633_p2.
DSP Report: operator mul_ln1118_399_fu_1633_p2 is absorbed into DSP mul_ln1118_399_fu_1633_p2.
DSP Report: Generating DSP mul_ln1118_459_fu_2025_p2, operation Mode is: A2*(B:0x3e018).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_459_fu_2025_p2.
DSP Report: operator mul_ln1118_459_fu_2025_p2 is absorbed into DSP mul_ln1118_459_fu_2025_p2.
DSP Report: Generating DSP mul_ln1118_439_fu_2070_p2, operation Mode is: A2*(B:0x1949).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_439_fu_2070_p2.
DSP Report: operator mul_ln1118_439_fu_2070_p2 is absorbed into DSP mul_ln1118_439_fu_2070_p2.
DSP Report: Generating DSP mul_ln1118_373_fu_2017_p2, operation Mode is: A''*(B:0x39242).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_373_fu_2017_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_373_fu_2017_p2.
DSP Report: operator mul_ln1118_373_fu_2017_p2 is absorbed into DSP mul_ln1118_373_fu_2017_p2.
DSP Report: Generating DSP mul_ln1118_333_fu_2069_p2, operation Mode is: A''*(B:0x33e00).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_333_fu_2069_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_333_fu_2069_p2.
DSP Report: operator mul_ln1118_333_fu_2069_p2 is absorbed into DSP mul_ln1118_333_fu_2069_p2.
DSP Report: Generating DSP mul_ln1118_353_fu_1604_p2, operation Mode is: A''*(B:0xf4dc).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_353_fu_1604_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_353_fu_1604_p2.
DSP Report: operator mul_ln1118_353_fu_1604_p2 is absorbed into DSP mul_ln1118_353_fu_1604_p2.
DSP Report: Generating DSP mul_ln1118_424_fu_1555_p2, operation Mode is: A''*(B:0x3fc25).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_424_fu_1555_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_424_fu_1555_p2.
DSP Report: operator mul_ln1118_424_fu_1555_p2 is absorbed into DSP mul_ln1118_424_fu_1555_p2.
DSP Report: Generating DSP mul_ln1118_404_fu_1918_p2, operation Mode is: A''*(B:0x33fb).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_404_fu_1918_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_404_fu_1918_p2.
DSP Report: operator mul_ln1118_404_fu_1918_p2 is absorbed into DSP mul_ln1118_404_fu_1918_p2.
DSP Report: Generating DSP mul_ln1118_463_fu_1850_p2, operation Mode is: A2*(B:0x3f91e).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_463_fu_1850_p2.
DSP Report: operator mul_ln1118_463_fu_1850_p2 is absorbed into DSP mul_ln1118_463_fu_1850_p2.
DSP Report: Generating DSP mul_ln1118_444_fu_1930_p2, operation Mode is: A2*(B:0x14a9).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_444_fu_1930_p2.
DSP Report: operator mul_ln1118_444_fu_1930_p2 is absorbed into DSP mul_ln1118_444_fu_1930_p2.
DSP Report: Generating DSP mul_ln1118_372_fu_1557_p2, operation Mode is: A''*(B:0x1ad2).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_372_fu_1557_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_372_fu_1557_p2.
DSP Report: operator mul_ln1118_372_fu_1557_p2 is absorbed into DSP mul_ln1118_372_fu_1557_p2.
DSP Report: Generating DSP mul_ln1118_352_fu_1870_p2, operation Mode is: A''*(B:0x2e8).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_352_fu_1870_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_352_fu_1870_p2.
DSP Report: operator mul_ln1118_352_fu_1870_p2 is absorbed into DSP mul_ln1118_352_fu_1870_p2.
DSP Report: Generating DSP mul_ln1118_412_fu_1690_p2, operation Mode is: A''*(B:0x197).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_412_fu_1690_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_412_fu_1690_p2.
DSP Report: operator mul_ln1118_412_fu_1690_p2 is absorbed into DSP mul_ln1118_412_fu_1690_p2.
DSP Report: Generating DSP mul_ln1118_392_fu_1761_p2, operation Mode is: A''*(B:0x1884).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_392_fu_1761_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_392_fu_1761_p2.
DSP Report: operator mul_ln1118_392_fu_1761_p2 is absorbed into DSP mul_ln1118_392_fu_1761_p2.
DSP Report: Generating DSP mul_ln1118_371_fu_1922_p2, operation Mode is: A''*(B:0x1705).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_371_fu_1922_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_371_fu_1922_p2.
DSP Report: operator mul_ln1118_371_fu_1922_p2 is absorbed into DSP mul_ln1118_371_fu_1922_p2.
DSP Report: Generating DSP mul_ln1118_331_fu_1993_p2, operation Mode is: A''*(B:0x36020).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_331_fu_1993_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_331_fu_1993_p2.
DSP Report: operator mul_ln1118_331_fu_1993_p2 is absorbed into DSP mul_ln1118_331_fu_1993_p2.
DSP Report: Generating DSP mul_ln1118_351_fu_1876_p2, operation Mode is: A''*(B:0x37eb).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_351_fu_1876_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_351_fu_1876_p2.
DSP Report: operator mul_ln1118_351_fu_1876_p2 is absorbed into DSP mul_ln1118_351_fu_1876_p2.
DSP Report: Generating DSP mul_ln1118_411_fu_1658_p2, operation Mode is: A''*(B:0x80b).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_411_fu_1658_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_411_fu_1658_p2.
DSP Report: operator mul_ln1118_411_fu_1658_p2 is absorbed into DSP mul_ln1118_411_fu_1658_p2.
DSP Report: Generating DSP mul_ln1118_391_fu_1765_p2, operation Mode is: A''*(B:0x1ad7).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_391_fu_1765_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_391_fu_1765_p2.
DSP Report: operator mul_ln1118_391_fu_1765_p2 is absorbed into DSP mul_ln1118_391_fu_1765_p2.
DSP Report: Generating DSP mul_ln1118_410_fu_1886_p2, operation Mode is: A''*(B:0xf734).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_410_fu_1886_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_410_fu_1886_p2.
DSP Report: operator mul_ln1118_410_fu_1886_p2 is absorbed into DSP mul_ln1118_410_fu_1886_p2.
DSP Report: operator mul_ln1118_410_fu_1886_p2 is absorbed into DSP mul_ln1118_410_fu_1886_p2.
DSP Report: Generating DSP mul_ln1118_390_fu_1828_p2, operation Mode is: A''*(B:0x16a52).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_390_fu_1828_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_390_fu_1828_p2.
DSP Report: operator mul_ln1118_390_fu_1828_p2 is absorbed into DSP mul_ln1118_390_fu_1828_p2.
DSP Report: Generating DSP mul_ln1118_390_fu_1828_p2, operation Mode is: C'+A''*(B:0x16a52).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_390_fu_1828_p2.
DSP Report: register mul_ln1118_390_fu_1828_p2 is absorbed into DSP mul_ln1118_390_fu_1828_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_390_fu_1828_p2.
DSP Report: operator mul_ln1118_390_fu_1828_p2 is absorbed into DSP mul_ln1118_390_fu_1828_p2.
DSP Report: operator mul_ln1118_390_fu_1828_p2 is absorbed into DSP mul_ln1118_390_fu_1828_p2.
DSP Report: Generating DSP mul_ln1118_450_fu_1601_p2, operation Mode is: A2*(B:0x3f80b).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_450_fu_1601_p2.
DSP Report: operator mul_ln1118_450_fu_1601_p2 is absorbed into DSP mul_ln1118_450_fu_1601_p2.
DSP Report: Generating DSP mul_ln1118_430_fu_1907_p2, operation Mode is: A2*(B:0xe72a).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_430_fu_1907_p2.
DSP Report: operator mul_ln1118_430_fu_1907_p2 is absorbed into DSP mul_ln1118_430_fu_1907_p2.
DSP Report: Generating DSP mul_ln1118_420_fu_1585_p2, operation Mode is: A''*(B:0x4a3).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_420_fu_1585_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_420_fu_1585_p2.
DSP Report: operator mul_ln1118_420_fu_1585_p2 is absorbed into DSP mul_ln1118_420_fu_1585_p2.
DSP Report: Generating DSP mul_ln1118_400_fu_2107_p2, operation Mode is: A''*(B:0x3efa7).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_400_fu_2107_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_400_fu_2107_p2.
DSP Report: operator mul_ln1118_400_fu_2107_p2 is absorbed into DSP mul_ln1118_400_fu_2107_p2.
DSP Report: Generating DSP mul_ln1118_380_fu_2073_p2, operation Mode is: A''*(B:0x31920).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_380_fu_2073_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_380_fu_2073_p2.
DSP Report: operator mul_ln1118_380_fu_2073_p2 is absorbed into DSP mul_ln1118_380_fu_2073_p2.
DSP Report: Generating DSP mul_ln1118_340_fu_1977_p2, operation Mode is: A''*(B:0x3b40d).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_340_fu_1977_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_340_fu_1977_p2.
DSP Report: operator mul_ln1118_340_fu_1977_p2 is absorbed into DSP mul_ln1118_340_fu_1977_p2.
DSP Report: Generating DSP mul_ln1118_360_fu_1871_p2, operation Mode is: A''*(B:0x16f9).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_360_fu_1871_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_360_fu_1871_p2.
DSP Report: operator mul_ln1118_360_fu_1871_p2 is absorbed into DSP mul_ln1118_360_fu_1871_p2.
DSP Report: Generating DSP mul_ln1118_370_fu_1931_p2, operation Mode is: A''*(B:0x32354).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_370_fu_1931_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_370_fu_1931_p2.
DSP Report: operator mul_ln1118_370_fu_1931_p2 is absorbed into DSP mul_ln1118_370_fu_1931_p2.
DSP Report: Generating DSP mul_ln1118_330_fu_2097_p2, operation Mode is: A''*(B:0x277a6).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_330_fu_2097_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_330_fu_2097_p2.
DSP Report: operator mul_ln1118_330_fu_2097_p2 is absorbed into DSP mul_ln1118_330_fu_2097_p2.
DSP Report: Generating DSP mul_ln1118_350_fu_2098_p2, operation Mode is: A''*(B:0x7c99).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_350_fu_2098_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_350_fu_2098_p2.
DSP Report: operator mul_ln1118_350_fu_2098_p2 is absorbed into DSP mul_ln1118_350_fu_2098_p2.
DSP Report: Generating DSP trunc_ln703_223_reg_1097913_reg, operation Mode is: (A2*(B:0x51dd))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP trunc_ln703_223_reg_1097913_reg.
DSP Report: register trunc_ln703_223_reg_1097913_reg is absorbed into DSP trunc_ln703_223_reg_1097913_reg.
DSP Report: operator mul_ln1118_464_fu_2015_p2 is absorbed into DSP trunc_ln703_223_reg_1097913_reg.
DSP Report: Generating DSP mul_ln1118_425_fu_1755_p2, operation Mode is: A''*(B:0x3e88c).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_425_fu_1755_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_425_fu_1755_p2.
DSP Report: operator mul_ln1118_425_fu_1755_p2 is absorbed into DSP mul_ln1118_425_fu_1755_p2.
DSP Report: Generating DSP mul_ln1118_405_fu_2077_p2, operation Mode is: A''*(B:0x3ffa5).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_405_fu_2077_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_405_fu_2077_p2.
DSP Report: operator mul_ln1118_405_fu_2077_p2 is absorbed into DSP mul_ln1118_405_fu_2077_p2.
DSP Report: Generating DSP mul_ln1118_385_fu_1808_p2, operation Mode is: A''*(B:0x3bb95).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_385_fu_1808_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_385_fu_1808_p2.
DSP Report: operator mul_ln1118_385_fu_1808_p2 is absorbed into DSP mul_ln1118_385_fu_1808_p2.
DSP Report: Generating DSP mul_ln1118_345_fu_1577_p2, operation Mode is: A''*(B:0x3fefb).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_345_fu_1577_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_345_fu_1577_p2.
DSP Report: operator mul_ln1118_345_fu_1577_p2 is absorbed into DSP mul_ln1118_345_fu_1577_p2.
DSP Report: Generating DSP mul_ln1118_365_fu_1809_p2, operation Mode is: A''*(B:0x2c637).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_365_fu_1809_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_365_fu_1809_p2.
DSP Report: operator mul_ln1118_365_fu_1809_p2 is absorbed into DSP mul_ln1118_365_fu_1809_p2.
DSP Report: Generating DSP trunc_ln703_216_reg_1097903_reg, operation Mode is: (A2*(B:0x8384))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP trunc_ln703_216_reg_1097903_reg.
DSP Report: register trunc_ln703_216_reg_1097903_reg is absorbed into DSP trunc_ln703_216_reg_1097903_reg.
DSP Report: operator mul_ln1118_445_fu_1589_p2 is absorbed into DSP trunc_ln703_216_reg_1097903_reg.
DSP Report: Generating DSP tmp_146_reg_1098298_reg, operation Mode is: (A''*(B:0x993))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP tmp_146_reg_1098298_reg.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP tmp_146_reg_1098298_reg.
DSP Report: register tmp_146_reg_1098298_reg is absorbed into DSP tmp_146_reg_1098298_reg.
DSP Report: operator mul_ln1118_329_fu_1990_p2 is absorbed into DSP tmp_146_reg_1098298_reg.
DSP Report: Generating DSP mul_ln1118_369_fu_1786_p2, operation Mode is: A''*(B:0xc41).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_369_fu_1786_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_369_fu_1786_p2.
DSP Report: operator mul_ln1118_369_fu_1786_p2 is absorbed into DSP mul_ln1118_369_fu_1786_p2.
DSP Report: Generating DSP mul_ln1118_349_fu_1548_p2, operation Mode is: A''*(B:0x3fe5c).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_349_fu_1548_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_349_fu_1548_p2.
DSP Report: operator mul_ln1118_349_fu_1548_p2 is absorbed into DSP mul_ln1118_349_fu_1548_p2.
DSP Report: Generating DSP mul_ln1118_409_fu_1989_p2, operation Mode is: A''*(B:0x3f8b0).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_409_fu_1989_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_409_fu_1989_p2.
DSP Report: operator mul_ln1118_409_fu_1989_p2 is absorbed into DSP mul_ln1118_409_fu_1989_p2.
DSP Report: Generating DSP mul_ln1118_389_fu_1632_p2, operation Mode is: A''*(B:0x3ee3a).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_389_fu_1632_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_389_fu_1632_p2.
DSP Report: operator mul_ln1118_389_fu_1632_p2 is absorbed into DSP mul_ln1118_389_fu_1632_p2.
DSP Report: Generating DSP mul_ln1118_426_fu_1816_p2, operation Mode is: A''*(B:0xab3).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_426_fu_1816_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_426_fu_1816_p2.
DSP Report: operator mul_ln1118_426_fu_1816_p2 is absorbed into DSP mul_ln1118_426_fu_1816_p2.
DSP Report: Generating DSP mul_ln1118_406_fu_1698_p2, operation Mode is: A''*(B:0x3f692).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_406_fu_1698_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_406_fu_1698_p2.
DSP Report: operator mul_ln1118_406_fu_1698_p2 is absorbed into DSP mul_ln1118_406_fu_1698_p2.
DSP Report: Generating DSP mul_ln1118_408_fu_2079_p2, operation Mode is: A''*(B:0xd51).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_408_fu_2079_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_408_fu_2079_p2.
DSP Report: operator mul_ln1118_408_fu_2079_p2 is absorbed into DSP mul_ln1118_408_fu_2079_p2.
DSP Report: Generating DSP mul_ln1118_388_fu_1637_p2, operation Mode is: A''*(B:0x2407).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_388_fu_1637_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_388_fu_1637_p2.
DSP Report: operator mul_ln1118_388_fu_1637_p2 is absorbed into DSP mul_ln1118_388_fu_1637_p2.
DSP Report: Generating DSP mul_ln1118_448_fu_1995_p2, operation Mode is: A2*(B:0x3a46f).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_448_fu_1995_p2.
DSP Report: operator mul_ln1118_448_fu_1995_p2 is absorbed into DSP mul_ln1118_448_fu_1995_p2.
DSP Report: Generating DSP mul_ln1118_428_fu_2040_p2, operation Mode is: A2*(B:0x3b92c).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_428_fu_2040_p2.
DSP Report: operator mul_ln1118_428_fu_2040_p2 is absorbed into DSP mul_ln1118_428_fu_2040_p2.
DSP Report: Generating DSP mul_ln1118_368_fu_1889_p2, operation Mode is: A''*(B:0x3ca31).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_368_fu_1889_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_368_fu_1889_p2.
DSP Report: operator mul_ln1118_368_fu_1889_p2 is absorbed into DSP mul_ln1118_368_fu_1889_p2.
DSP Report: Generating DSP mul_ln1118_328_fu_2026_p2, operation Mode is: A''*(B:0x3d509).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_328_fu_2026_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_328_fu_2026_p2.
DSP Report: operator mul_ln1118_328_fu_2026_p2 is absorbed into DSP mul_ln1118_328_fu_2026_p2.
DSP Report: Generating DSP mul_ln1118_348_fu_1616_p2, operation Mode is: A''*(B:0x3e0a1).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_348_fu_1616_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_348_fu_1616_p2.
DSP Report: operator mul_ln1118_348_fu_1616_p2 is absorbed into DSP mul_ln1118_348_fu_1616_p2.
DSP Report: Generating DSP mul_ln1118_386_fu_1651_p2, operation Mode is: A''*(B:0x38857).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_386_fu_1651_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_386_fu_1651_p2.
DSP Report: operator mul_ln1118_386_fu_1651_p2 is absorbed into DSP mul_ln1118_386_fu_1651_p2.
DSP Report: Generating DSP mul_ln1118_346_fu_1578_p2, operation Mode is: A''*(B:0x2810).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_346_fu_1578_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_346_fu_1578_p2.
DSP Report: operator mul_ln1118_346_fu_1578_p2 is absorbed into DSP mul_ln1118_346_fu_1578_p2.
DSP Report: Generating DSP mul_ln1118_366_fu_1775_p2, operation Mode is: A''*(B:0x3eeab).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_366_fu_1775_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_366_fu_1775_p2.
DSP Report: operator mul_ln1118_366_fu_1775_p2 is absorbed into DSP mul_ln1118_366_fu_1775_p2.
DSP Report: Generating DSP mul_ln1118_407_fu_2064_p2, operation Mode is: A''*(B:0x3e83d).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_407_fu_2064_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_407_fu_2064_p2.
DSP Report: operator mul_ln1118_407_fu_2064_p2 is absorbed into DSP mul_ln1118_407_fu_2064_p2.
DSP Report: Generating DSP mul_ln1118_387_fu_1644_p2, operation Mode is: A''*(B:0x26a05).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_387_fu_1644_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_387_fu_1644_p2.
DSP Report: operator mul_ln1118_387_fu_1644_p2 is absorbed into DSP mul_ln1118_387_fu_1644_p2.
DSP Report: Generating DSP mul_ln1118_447_fu_1994_p2, operation Mode is: A2*(B:0x2af3c).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_447_fu_1994_p2.
DSP Report: operator mul_ln1118_447_fu_1994_p2 is absorbed into DSP mul_ln1118_447_fu_1994_p2.
DSP Report: Generating DSP mul_ln1118_427_fu_1703_p2, operation Mode is: A2*(B:0xf5f0).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_427_fu_1703_p2.
DSP Report: operator mul_ln1118_427_fu_1703_p2 is absorbed into DSP mul_ln1118_427_fu_1703_p2.
DSP Report: Generating DSP mul_ln1118_421_fu_1728_p2, operation Mode is: A''*(B:0x3ff73).
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP mul_ln1118_421_fu_1728_p2.
DSP Report: register data_19_V_read_3_reg_1097622_reg is absorbed into DSP mul_ln1118_421_fu_1728_p2.
DSP Report: operator mul_ln1118_421_fu_1728_p2 is absorbed into DSP mul_ln1118_421_fu_1728_p2.
DSP Report: Generating DSP mul_ln1118_401_fu_1731_p2, operation Mode is: A''*(B:0x33e16).
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP mul_ln1118_401_fu_1731_p2.
DSP Report: register data_18_V_read_3_reg_1097634_reg is absorbed into DSP mul_ln1118_401_fu_1731_p2.
DSP Report: operator mul_ln1118_401_fu_1731_p2 is absorbed into DSP mul_ln1118_401_fu_1731_p2.
DSP Report: Generating DSP mul_ln1118_460_fu_1538_p2, operation Mode is: A2*(B:0x3e296).
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP mul_ln1118_460_fu_1538_p2.
DSP Report: operator mul_ln1118_460_fu_1538_p2 is absorbed into DSP mul_ln1118_460_fu_1538_p2.
DSP Report: Generating DSP mul_ln1118_441_fu_2072_p2, operation Mode is: A2*(B:0x3da27).
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP mul_ln1118_441_fu_2072_p2.
DSP Report: operator mul_ln1118_441_fu_2072_p2 is absorbed into DSP mul_ln1118_441_fu_2072_p2.
DSP Report: Generating DSP mul_ln1118_381_fu_2012_p2, operation Mode is: A''*(B:0x1266b).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_381_fu_2012_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_381_fu_2012_p2.
DSP Report: operator mul_ln1118_381_fu_2012_p2 is absorbed into DSP mul_ln1118_381_fu_2012_p2.
DSP Report: Generating DSP mul_ln1118_341_fu_1756_p2, operation Mode is: A''*(B:0x1209).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_341_fu_1756_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_341_fu_1756_p2.
DSP Report: operator mul_ln1118_341_fu_1756_p2 is absorbed into DSP mul_ln1118_341_fu_1756_p2.
DSP Report: Generating DSP mul_ln1118_361_fu_1938_p2, operation Mode is: A''*(B:0x3e5ac).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_361_fu_1938_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_361_fu_1938_p2.
DSP Report: operator mul_ln1118_361_fu_1938_p2 is absorbed into DSP mul_ln1118_361_fu_1938_p2.
DSP Report: Generating DSP mul_ln1118_367_fu_1894_p2, operation Mode is: A''*(B:0x3a7d1).
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP mul_ln1118_367_fu_1894_p2.
DSP Report: register data_17_V_read_3_reg_1097643_reg is absorbed into DSP mul_ln1118_367_fu_1894_p2.
DSP Report: operator mul_ln1118_367_fu_1894_p2 is absorbed into DSP mul_ln1118_367_fu_1894_p2.
DSP Report: Generating DSP mul_ln1118_327_fu_1964_p2, operation Mode is: A''*(B:0x18ede).
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP mul_ln1118_327_fu_1964_p2.
DSP Report: register data_15_V_read_3_reg_1097661_reg is absorbed into DSP mul_ln1118_327_fu_1964_p2.
DSP Report: operator mul_ln1118_327_fu_1964_p2 is absorbed into DSP mul_ln1118_327_fu_1964_p2.
DSP Report: operator mul_ln1118_327_fu_1964_p2 is absorbed into DSP mul_ln1118_327_fu_1964_p2.
DSP Report: Generating DSP mul_ln1118_347_fu_1579_p2, operation Mode is: A''*(B:0xd593).
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP mul_ln1118_347_fu_1579_p2.
DSP Report: register data_16_V_read_3_reg_1097652_reg is absorbed into DSP mul_ln1118_347_fu_1579_p2.
DSP Report: operator mul_ln1118_347_fu_1579_p2 is absorbed into DSP mul_ln1118_347_fu_1579_p2.
DSP Report: Generating DSP mul_ln1118_123_fu_1987_p2, operation Mode is: A''*(B:0x3bf7b).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_123_fu_1987_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_123_fu_1987_p2.
DSP Report: operator mul_ln1118_123_fu_1987_p2 is absorbed into DSP mul_ln1118_123_fu_1987_p2.
DSP Report: Generating DSP mul_ln1118_103_fu_1669_p2, operation Mode is: A''*(B:0xc408).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_103_fu_1669_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_103_fu_1669_p2.
DSP Report: operator mul_ln1118_103_fu_1669_p2 is absorbed into DSP mul_ln1118_103_fu_1669_p2.
DSP Report: Generating DSP mul_ln1118_163_fu_1969_p2, operation Mode is: A2*(B:0x20d2).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_163_fu_1969_p2.
DSP Report: operator mul_ln1118_163_fu_1969_p2 is absorbed into DSP mul_ln1118_163_fu_1969_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_2060_p2, operation Mode is: A2*(B:0x131c6).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_143_fu_2060_p2.
DSP Report: operator mul_ln1118_143_fu_2060_p2 is absorbed into DSP mul_ln1118_143_fu_2060_p2.
DSP Report: Generating DSP mul_ln1118_280_fu_2083_p2, operation Mode is: A''*(B:0x12f).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_280_fu_2083_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_280_fu_2083_p2.
DSP Report: operator mul_ln1118_280_fu_2083_p2 is absorbed into DSP mul_ln1118_280_fu_2083_p2.
DSP Report: Generating DSP mul_ln1118_260_fu_1854_p2, operation Mode is: A''*(B:0x263c).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_260_fu_1854_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_260_fu_1854_p2.
DSP Report: operator mul_ln1118_260_fu_1854_p2 is absorbed into DSP mul_ln1118_260_fu_1854_p2.
DSP Report: Generating DSP mul_ln1118_320_fu_1686_p2, operation Mode is: A2*(B:0x2269).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_320_fu_1686_p2.
DSP Report: operator mul_ln1118_320_fu_1686_p2 is absorbed into DSP mul_ln1118_320_fu_1686_p2.
DSP Report: Generating DSP mul_ln1118_300_fu_1592_p2, operation Mode is: A2*(B:0x2c46).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_300_fu_1592_p2.
DSP Report: operator mul_ln1118_300_fu_1592_p2 is absorbed into DSP mul_ln1118_300_fu_1592_p2.
DSP Report: Generating DSP mul_ln1118_281_fu_1554_p2, operation Mode is: A''*(B:0x38faa).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_281_fu_1554_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_281_fu_1554_p2.
DSP Report: operator mul_ln1118_281_fu_1554_p2 is absorbed into DSP mul_ln1118_281_fu_1554_p2.
DSP Report: Generating DSP mul_ln1118_261_fu_1696_p2, operation Mode is: A''*(B:0x3cd75).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_261_fu_1696_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_261_fu_1696_p2.
DSP Report: operator mul_ln1118_261_fu_1696_p2 is absorbed into DSP mul_ln1118_261_fu_1696_p2.
DSP Report: Generating DSP mul_ln1118_321_fu_2037_p2, operation Mode is: A2*(B:0x57cd).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_321_fu_2037_p2.
DSP Report: operator mul_ln1118_321_fu_2037_p2 is absorbed into DSP mul_ln1118_321_fu_2037_p2.
DSP Report: Generating DSP mul_ln1118_301_fu_1881_p2, operation Mode is: A2*(B:0x199a0).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_301_fu_1881_p2.
DSP Report: operator mul_ln1118_301_fu_1881_p2 is absorbed into DSP mul_ln1118_301_fu_1881_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_1833_p2, operation Mode is: A''*(B:0x522e).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_122_fu_1833_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_122_fu_1833_p2.
DSP Report: operator mul_ln1118_122_fu_1833_p2 is absorbed into DSP mul_ln1118_122_fu_1833_p2.
DSP Report: Generating DSP mul_ln1118_102_fu_1668_p2, operation Mode is: A''*(B:0x11300).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_102_fu_1668_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_102_fu_1668_p2.
DSP Report: operator mul_ln1118_102_fu_1668_p2 is absorbed into DSP mul_ln1118_102_fu_1668_p2.
DSP Report: Generating DSP mul_ln1118_102_fu_1668_p2, operation Mode is: C'+A''*(B:0x11300).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_102_fu_1668_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_102_fu_1668_p2.
DSP Report: register mul_ln1118_100_fu_1667_p2 is absorbed into DSP mul_ln1118_102_fu_1668_p2.
DSP Report: operator mul_ln1118_102_fu_1668_p2 is absorbed into DSP mul_ln1118_102_fu_1668_p2.
DSP Report: operator mul_ln1118_102_fu_1668_p2 is absorbed into DSP mul_ln1118_102_fu_1668_p2.
DSP Report: Generating DSP mul_ln1118_162_fu_1655_p2, operation Mode is: A2*(B:0x3883f).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_162_fu_1655_p2.
DSP Report: operator mul_ln1118_162_fu_1655_p2 is absorbed into DSP mul_ln1118_162_fu_1655_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_1968_p2, operation Mode is: A2*(B:0x398a1).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_142_fu_1968_p2.
DSP Report: operator mul_ln1118_142_fu_1968_p2 is absorbed into DSP mul_ln1118_142_fu_1968_p2.
DSP Report: Generating DSP mul_ln1118_279_fu_1720_p2, operation Mode is: A''*(B:0x3cbe9).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_279_fu_1720_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_279_fu_1720_p2.
DSP Report: operator mul_ln1118_279_fu_1720_p2 is absorbed into DSP mul_ln1118_279_fu_1720_p2.
DSP Report: Generating DSP mul_ln1118_259_fu_1694_p2, operation Mode is: A''*(B:0x14d7c).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_259_fu_1694_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_259_fu_1694_p2.
DSP Report: operator mul_ln1118_259_fu_1694_p2 is absorbed into DSP mul_ln1118_259_fu_1694_p2.
DSP Report: Generating DSP mul_ln1118_259_fu_1694_p2, operation Mode is: C'+A''*(B:0x14d7c).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_259_fu_1694_p2.
DSP Report: register mul_ln1118_259_fu_1694_p2 is absorbed into DSP mul_ln1118_259_fu_1694_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_259_fu_1694_p2.
DSP Report: operator mul_ln1118_259_fu_1694_p2 is absorbed into DSP mul_ln1118_259_fu_1694_p2.
DSP Report: operator mul_ln1118_259_fu_1694_p2 is absorbed into DSP mul_ln1118_259_fu_1694_p2.
DSP Report: Generating DSP mul_ln1118_319_fu_1575_p2, operation Mode is: A2*(B:0xd0f5).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_319_fu_1575_p2.
DSP Report: operator mul_ln1118_319_fu_1575_p2 is absorbed into DSP mul_ln1118_319_fu_1575_p2.
DSP Report: Generating DSP mul_ln1118_299_fu_1666_p2, operation Mode is: A2*(B:0x3f36f).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_299_fu_1666_p2.
DSP Report: operator mul_ln1118_299_fu_1666_p2 is absorbed into DSP mul_ln1118_299_fu_1666_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_1982_p2, operation Mode is: A''*(B:0x3b4a0).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_124_fu_1982_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_124_fu_1982_p2.
DSP Report: operator mul_ln1118_124_fu_1982_p2 is absorbed into DSP mul_ln1118_124_fu_1982_p2.
DSP Report: Generating DSP mul_ln1118_104_fu_1671_p2, operation Mode is: A''*(B:0x3d879).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_104_fu_1671_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_104_fu_1671_p2.
DSP Report: operator mul_ln1118_104_fu_1671_p2 is absorbed into DSP mul_ln1118_104_fu_1671_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_1687_p2, operation Mode is: A2*(B:0x3bf12).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_164_fu_1687_p2.
DSP Report: operator mul_ln1118_164_fu_1687_p2 is absorbed into DSP mul_ln1118_164_fu_1687_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_1778_p2, operation Mode is: A2*(B:0x3cb72).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_144_fu_1778_p2.
DSP Report: operator mul_ln1118_144_fu_1778_p2 is absorbed into DSP mul_ln1118_144_fu_1778_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_1866_p2, operation Mode is: A''*(B:0x3a1fa).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_121_fu_1866_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_121_fu_1866_p2.
DSP Report: operator mul_ln1118_121_fu_1866_p2 is absorbed into DSP mul_ln1118_121_fu_1866_p2.
DSP Report: Generating DSP trunc_ln708_24_reg_1097777_reg, operation Mode is: (A2*(B:0x3f6c9))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP trunc_ln708_24_reg_1097777_reg.
DSP Report: register trunc_ln708_24_reg_1097777_reg is absorbed into DSP trunc_ln708_24_reg_1097777_reg.
DSP Report: operator mul_ln1118_101_fu_1544_p2 is absorbed into DSP trunc_ln708_24_reg_1097777_reg.
DSP Report: Generating DSP mul_ln1118_161_fu_1937_p2, operation Mode is: A2*(B:0x1f45).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_161_fu_1937_p2.
DSP Report: operator mul_ln1118_161_fu_1937_p2 is absorbed into DSP mul_ln1118_161_fu_1937_p2.
DSP Report: Generating DSP mul_ln1118_141_fu_1862_p2, operation Mode is: A2*(B:0x989e).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_141_fu_1862_p2.
DSP Report: operator mul_ln1118_141_fu_1862_p2 is absorbed into DSP mul_ln1118_141_fu_1862_p2.
DSP Report: Generating DSP mul_ln1118_278_fu_1880_p2, operation Mode is: A''*(B:0xb049).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_278_fu_1880_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_278_fu_1880_p2.
DSP Report: operator mul_ln1118_278_fu_1880_p2 is absorbed into DSP mul_ln1118_278_fu_1880_p2.
DSP Report: Generating DSP mul_ln1118_258_fu_1537_p2, operation Mode is: A''*(B:0x3194).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_258_fu_1537_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_258_fu_1537_p2.
DSP Report: operator mul_ln1118_258_fu_1537_p2 is absorbed into DSP mul_ln1118_258_fu_1537_p2.
DSP Report: Generating DSP mul_ln1118_318_fu_2006_p2, operation Mode is: A2*(B:0x6c67).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_318_fu_2006_p2.
DSP Report: operator mul_ln1118_318_fu_2006_p2 is absorbed into DSP mul_ln1118_318_fu_2006_p2.
DSP Report: Generating DSP mul_ln1118_298_fu_1560_p2, operation Mode is: A2*(B:0x3aeb5).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_298_fu_1560_p2.
DSP Report: operator mul_ln1118_298_fu_1560_p2 is absorbed into DSP mul_ln1118_298_fu_1560_p2.
DSP Report: Generating DSP mul_ln1118_120_fu_1865_p2, operation Mode is: A''*(B:0x3b5e8).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_120_fu_1865_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_120_fu_1865_p2.
DSP Report: operator mul_ln1118_120_fu_1865_p2 is absorbed into DSP mul_ln1118_120_fu_1865_p2.
DSP Report: Generating DSP mul_ln1118_100_fu_1667_p2, operation Mode is: A''*(B:0x1159b).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_100_fu_1667_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_100_fu_1667_p2.
DSP Report: operator mul_ln1118_100_fu_1667_p2 is absorbed into DSP mul_ln1118_100_fu_1667_p2.
DSP Report: Generating DSP mul_ln1118_100_fu_1667_p2, operation Mode is: C'+A''*(B:0x1159b).
DSP Report: register mul_ln1118_100_fu_1667_p2 is absorbed into DSP mul_ln1118_100_fu_1667_p2.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_100_fu_1667_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_100_fu_1667_p2.
DSP Report: operator mul_ln1118_100_fu_1667_p2 is absorbed into DSP mul_ln1118_100_fu_1667_p2.
DSP Report: operator mul_ln1118_100_fu_1667_p2 is absorbed into DSP mul_ln1118_100_fu_1667_p2.
DSP Report: Generating DSP mul_ln1118_160_fu_1911_p2, operation Mode is: A2*(B:0x3f8da).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_160_fu_1911_p2.
DSP Report: operator mul_ln1118_160_fu_1911_p2 is absorbed into DSP mul_ln1118_160_fu_1911_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_1617_p2, operation Mode is: A2*(B:0x3e564).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_140_fu_1617_p2.
DSP Report: operator mul_ln1118_140_fu_1617_p2 is absorbed into DSP mul_ln1118_140_fu_1617_p2.
DSP Report: Generating DSP mul_ln1118_282_fu_1904_p2, operation Mode is: A''*(B:0x3a16a).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_282_fu_1904_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_282_fu_1904_p2.
DSP Report: operator mul_ln1118_282_fu_1904_p2 is absorbed into DSP mul_ln1118_282_fu_1904_p2.
DSP Report: Generating DSP mul_ln1118_262_fu_1803_p2, operation Mode is: A''*(B:0x3e3d).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_262_fu_1803_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_262_fu_1803_p2.
DSP Report: operator mul_ln1118_262_fu_1803_p2 is absorbed into DSP mul_ln1118_262_fu_1803_p2.
DSP Report: Generating DSP mul_ln1118_322_fu_1664_p2, operation Mode is: A2*(B:0x373f8).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_322_fu_1664_p2.
DSP Report: operator mul_ln1118_322_fu_1664_p2 is absorbed into DSP mul_ln1118_322_fu_1664_p2.
DSP Report: Generating DSP mul_ln1118_302_fu_1638_p2, operation Mode is: A2*(B:0x26754).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_302_fu_1638_p2.
DSP Report: operator mul_ln1118_302_fu_1638_p2 is absorbed into DSP mul_ln1118_302_fu_1638_p2.
DSP Report: Generating DSP mul_ln1118_277_fu_1827_p2, operation Mode is: A''*(B:0x2c053).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_277_fu_1827_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_277_fu_1827_p2.
DSP Report: operator mul_ln1118_277_fu_1827_p2 is absorbed into DSP mul_ln1118_277_fu_1827_p2.
DSP Report: Generating DSP mul_ln1118_257_fu_1662_p2, operation Mode is: A''*(B:0x14d8).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_257_fu_1662_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_257_fu_1662_p2.
DSP Report: operator mul_ln1118_257_fu_1662_p2 is absorbed into DSP mul_ln1118_257_fu_1662_p2.
DSP Report: Generating DSP mul_ln1118_317_fu_1543_p2, operation Mode is: A2*(B:0x2d36).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_317_fu_1543_p2.
DSP Report: operator mul_ln1118_317_fu_1543_p2 is absorbed into DSP mul_ln1118_317_fu_1543_p2.
DSP Report: Generating DSP mul_ln1118_297_fu_1896_p2, operation Mode is: A2*(B:0x2bb59).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_297_fu_1896_p2.
DSP Report: operator mul_ln1118_297_fu_1896_p2 is absorbed into DSP mul_ln1118_297_fu_1896_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_1864_p2, operation Mode is: A''*(B:0x329d8).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_119_fu_1864_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_119_fu_1864_p2.
DSP Report: operator mul_ln1118_119_fu_1864_p2 is absorbed into DSP mul_ln1118_119_fu_1864_p2.
DSP Report: Generating DSP mul_ln1118_99_fu_1665_p2, operation Mode is: A''*(B:0x38c6b).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_99_fu_1665_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_99_fu_1665_p2.
DSP Report: operator mul_ln1118_99_fu_1665_p2 is absorbed into DSP mul_ln1118_99_fu_1665_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_1910_p2, operation Mode is: A2*(B:0x1147).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_159_fu_1910_p2.
DSP Report: operator mul_ln1118_159_fu_1910_p2 is absorbed into DSP mul_ln1118_159_fu_1910_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_1924_p2, operation Mode is: A2*(B:0x6179).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_139_fu_1924_p2.
DSP Report: operator mul_ln1118_139_fu_1924_p2 is absorbed into DSP mul_ln1118_139_fu_1924_p2.
DSP Report: Generating DSP mul_ln1118_276_fu_1826_p2, operation Mode is: A''*(B:0x37a8a).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_276_fu_1826_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_276_fu_1826_p2.
DSP Report: operator mul_ln1118_276_fu_1826_p2 is absorbed into DSP mul_ln1118_276_fu_1826_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_1629_p2, operation Mode is: A''*(B:0x3b1e3).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_256_fu_1629_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_256_fu_1629_p2.
DSP Report: operator mul_ln1118_256_fu_1629_p2 is absorbed into DSP mul_ln1118_256_fu_1629_p2.
DSP Report: Generating DSP mul_ln1118_316_fu_1735_p2, operation Mode is: A2*(B:0x3ed44).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_316_fu_1735_p2.
DSP Report: operator mul_ln1118_316_fu_1735_p2 is absorbed into DSP mul_ln1118_316_fu_1735_p2.
DSP Report: Generating DSP mul_ln1118_296_fu_1959_p2, operation Mode is: A2*(B:0x30e34).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_296_fu_1959_p2.
DSP Report: operator mul_ln1118_296_fu_1959_p2 is absorbed into DSP mul_ln1118_296_fu_1959_p2.
DSP Report: Generating DSP mul_ln1118_125_fu_1974_p2, operation Mode is: A''*(B:0x3fb6b).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_125_fu_1974_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_125_fu_1974_p2.
DSP Report: operator mul_ln1118_125_fu_1974_p2 is absorbed into DSP mul_ln1118_125_fu_1974_p2.
DSP Report: Generating DSP mul_ln1118_105_fu_1901_p2, operation Mode is: A''*(B:0x35b23).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_105_fu_1901_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_105_fu_1901_p2.
DSP Report: operator mul_ln1118_105_fu_1901_p2 is absorbed into DSP mul_ln1118_105_fu_1901_p2.
DSP Report: Generating DSP mul_ln1118_165_fu_1926_p2, operation Mode is: A2*(B:0x3d352).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_165_fu_1926_p2.
DSP Report: operator mul_ln1118_165_fu_1926_p2 is absorbed into DSP mul_ln1118_165_fu_1926_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_1704_p2, operation Mode is: A2*(B:0x126e).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_145_fu_1704_p2.
DSP Report: operator mul_ln1118_145_fu_1704_p2 is absorbed into DSP mul_ln1118_145_fu_1704_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_2031_p2, operation Mode is: A''*(B:0x74e8).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_118_fu_2031_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_118_fu_2031_p2.
DSP Report: operator mul_ln1118_118_fu_2031_p2 is absorbed into DSP mul_ln1118_118_fu_2031_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_1750_p2, operation Mode is: A''*(B:0x38064).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_98_fu_1750_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_98_fu_1750_p2.
DSP Report: operator mul_ln1118_98_fu_1750_p2 is absorbed into DSP mul_ln1118_98_fu_1750_p2.
DSP Report: Generating DSP mul_ln1118_158_fu_1909_p2, operation Mode is: A2*(B:0x3eb4e).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_158_fu_1909_p2.
DSP Report: operator mul_ln1118_158_fu_1909_p2 is absorbed into DSP mul_ln1118_158_fu_1909_p2.
DSP Report: Generating DSP mul_ln1118_138_fu_1998_p2, operation Mode is: A2*(B:0x39c18).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_138_fu_1998_p2.
DSP Report: operator mul_ln1118_138_fu_1998_p2 is absorbed into DSP mul_ln1118_138_fu_1998_p2.
DSP Report: Generating DSP mul_ln1118_275_fu_1861_p2, operation Mode is: A''*(B:0x4c8d).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_275_fu_1861_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_275_fu_1861_p2.
DSP Report: operator mul_ln1118_275_fu_1861_p2 is absorbed into DSP mul_ln1118_275_fu_1861_p2.
DSP Report: Generating DSP mul_ln1118_255_fu_1660_p2, operation Mode is: A''*(B:0x831).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_255_fu_1660_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_255_fu_1660_p2.
DSP Report: operator mul_ln1118_255_fu_1660_p2 is absorbed into DSP mul_ln1118_255_fu_1660_p2.
DSP Report: Generating DSP mul_ln1118_315_fu_1915_p2, operation Mode is: A2*(B:0x149).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_315_fu_1915_p2.
DSP Report: operator mul_ln1118_315_fu_1915_p2 is absorbed into DSP mul_ln1118_315_fu_1915_p2.
DSP Report: Generating DSP mul_ln1118_295_fu_1621_p2, operation Mode is: A2*(B:0x1d86).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_295_fu_1621_p2.
DSP Report: operator mul_ln1118_295_fu_1621_p2 is absorbed into DSP mul_ln1118_295_fu_1621_p2.
DSP Report: Generating DSP trunc_ln708_42_reg_1097797_reg, operation Mode is: (A2*(B:0x3d1c4))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP trunc_ln708_42_reg_1097797_reg.
DSP Report: register trunc_ln708_42_reg_1097797_reg is absorbed into DSP trunc_ln708_42_reg_1097797_reg.
DSP Report: operator mul_ln1118_157_fu_1950_p2 is absorbed into DSP trunc_ln708_42_reg_1097797_reg.
DSP Report: Generating DSP mul_ln1118_117_fu_1829_p2, operation Mode is: A2*(B:0x1c9f).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_117_fu_1829_p2.
DSP Report: operator mul_ln1118_117_fu_1829_p2 is absorbed into DSP mul_ln1118_117_fu_1829_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_1975_p2, operation Mode is: A2*(B:0x5fc).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_97_fu_1975_p2.
DSP Report: operator mul_ln1118_97_fu_1975_p2 is absorbed into DSP mul_ln1118_97_fu_1975_p2.
DSP Report: Generating DSP trunc_ln708_35_reg_1097787_reg, operation Mode is: (A2*(B:0x3dd24))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP trunc_ln708_35_reg_1097787_reg.
DSP Report: register trunc_ln708_35_reg_1097787_reg is absorbed into DSP trunc_ln708_35_reg_1097787_reg.
DSP Report: operator mul_ln1118_137_fu_1774_p2 is absorbed into DSP trunc_ln708_35_reg_1097787_reg.
DSP Report: Generating DSP mul_ln1118_283_fu_1898_p2, operation Mode is: A''*(B:0x56bd).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_283_fu_1898_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_283_fu_1898_p2.
DSP Report: operator mul_ln1118_283_fu_1898_p2 is absorbed into DSP mul_ln1118_283_fu_1898_p2.
DSP Report: Generating DSP mul_ln1118_263_fu_1855_p2, operation Mode is: A''*(B:0x1b0b).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_263_fu_1855_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_263_fu_1855_p2.
DSP Report: operator mul_ln1118_263_fu_1855_p2 is absorbed into DSP mul_ln1118_263_fu_1855_p2.
DSP Report: Generating DSP mul_ln1118_323_fu_1978_p2, operation Mode is: A2*(B:0x3ef1b).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_323_fu_1978_p2.
DSP Report: operator mul_ln1118_323_fu_1978_p2 is absorbed into DSP mul_ln1118_323_fu_1978_p2.
DSP Report: Generating DSP mul_ln1118_303_fu_1732_p2, operation Mode is: A2*(B:0x527b).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_303_fu_1732_p2.
DSP Report: operator mul_ln1118_303_fu_1732_p2 is absorbed into DSP mul_ln1118_303_fu_1732_p2.
DSP Report: Generating DSP mul_ln1118_274_fu_1860_p2, operation Mode is: A''*(B:0x3d71a).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_274_fu_1860_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_274_fu_1860_p2.
DSP Report: operator mul_ln1118_274_fu_1860_p2 is absorbed into DSP mul_ln1118_274_fu_1860_p2.
DSP Report: Generating DSP mul_ln1118_254_fu_1916_p2, operation Mode is: A''*(B:0x2c27).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_254_fu_1916_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_254_fu_1916_p2.
DSP Report: operator mul_ln1118_254_fu_1916_p2 is absorbed into DSP mul_ln1118_254_fu_1916_p2.
DSP Report: Generating DSP mul_ln1118_314_fu_1670_p2, operation Mode is: A2*(B:0x3d3e9).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_314_fu_1670_p2.
DSP Report: operator mul_ln1118_314_fu_1670_p2 is absorbed into DSP mul_ln1118_314_fu_1670_p2.
DSP Report: Generating DSP mul_ln1118_294_fu_1957_p2, operation Mode is: A2*(B:0x3f2f8).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_294_fu_1957_p2.
DSP Report: operator mul_ln1118_294_fu_1957_p2 is absorbed into DSP mul_ln1118_294_fu_1957_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_1946_p2, operation Mode is: A''*(B:0x2e02).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_116_fu_1946_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_116_fu_1946_p2.
DSP Report: operator mul_ln1118_116_fu_1946_p2 is absorbed into DSP mul_ln1118_116_fu_1946_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_1725_p2, operation Mode is: A''*(B:0x18bcf).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_96_fu_1725_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_96_fu_1725_p2.
DSP Report: operator mul_ln1118_96_fu_1725_p2 is absorbed into DSP mul_ln1118_96_fu_1725_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_1725_p2, operation Mode is: C'+A''*(B:0x18bcf).
DSP Report: register mul_ln1118_100_fu_1667_p2 is absorbed into DSP mul_ln1118_96_fu_1725_p2.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_96_fu_1725_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_96_fu_1725_p2.
DSP Report: operator mul_ln1118_96_fu_1725_p2 is absorbed into DSP mul_ln1118_96_fu_1725_p2.
DSP Report: operator mul_ln1118_96_fu_1725_p2 is absorbed into DSP mul_ln1118_96_fu_1725_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_1903_p2, operation Mode is: A2*(B:0x924f).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_156_fu_1903_p2.
DSP Report: operator mul_ln1118_156_fu_1903_p2 is absorbed into DSP mul_ln1118_156_fu_1903_p2.
DSP Report: Generating DSP mul_ln1118_136_fu_1966_p2, operation Mode is: A2*(B:0x7434).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_136_fu_1966_p2.
DSP Report: operator mul_ln1118_136_fu_1966_p2 is absorbed into DSP mul_ln1118_136_fu_1966_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_1754_p2, operation Mode is: A''*(B:0x3d9ee).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_126_fu_1754_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_126_fu_1754_p2.
DSP Report: operator mul_ln1118_126_fu_1754_p2 is absorbed into DSP mul_ln1118_126_fu_1754_p2.
DSP Report: Generating DSP mul_ln1118_106_fu_1895_p2, operation Mode is: A''*(B:0x5f74).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_106_fu_1895_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_106_fu_1895_p2.
DSP Report: operator mul_ln1118_106_fu_1895_p2 is absorbed into DSP mul_ln1118_106_fu_1895_p2.
DSP Report: Generating DSP mul_ln1118_166_fu_1927_p2, operation Mode is: A2*(B:0x3e5eb).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_166_fu_1927_p2.
DSP Report: operator mul_ln1118_166_fu_1927_p2 is absorbed into DSP mul_ln1118_166_fu_1927_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_1970_p2, operation Mode is: A2*(B:0x230).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_146_fu_1970_p2.
DSP Report: operator mul_ln1118_146_fu_1970_p2 is absorbed into DSP mul_ln1118_146_fu_1970_p2.
DSP Report: Generating DSP mul_ln1118_273_fu_1680_p2, operation Mode is: A''*(B:0x28e7).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_273_fu_1680_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_273_fu_1680_p2.
DSP Report: operator mul_ln1118_273_fu_1680_p2 is absorbed into DSP mul_ln1118_273_fu_1680_p2.
DSP Report: Generating DSP mul_ln1118_253_fu_2029_p2, operation Mode is: A''*(B:0x3ef5b).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_253_fu_2029_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_253_fu_2029_p2.
DSP Report: operator mul_ln1118_253_fu_2029_p2 is absorbed into DSP mul_ln1118_253_fu_2029_p2.
DSP Report: Generating DSP mul_ln1118_313_fu_1762_p2, operation Mode is: A2*(B:0xc932).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_313_fu_1762_p2.
DSP Report: operator mul_ln1118_313_fu_1762_p2 is absorbed into DSP mul_ln1118_313_fu_1762_p2.
DSP Report: Generating DSP mul_ln1118_293_fu_1647_p2, operation Mode is: A2*(B:0x13b3).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_293_fu_1647_p2.
DSP Report: operator mul_ln1118_293_fu_1647_p2 is absorbed into DSP mul_ln1118_293_fu_1647_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_1677_p2, operation Mode is: A''*(B:0xeb1).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_115_fu_1677_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_115_fu_1677_p2.
DSP Report: operator mul_ln1118_115_fu_1677_p2 is absorbed into DSP mul_ln1118_115_fu_1677_p2.
DSP Report: Generating DSP mul_ln1118_95_fu_2016_p2, operation Mode is: A''*(B:0x3d543).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_95_fu_2016_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_95_fu_2016_p2.
DSP Report: operator mul_ln1118_95_fu_2016_p2 is absorbed into DSP mul_ln1118_95_fu_2016_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_2067_p2, operation Mode is: A2*(B:0x2dd05).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_155_fu_2067_p2.
DSP Report: operator mul_ln1118_155_fu_2067_p2 is absorbed into DSP mul_ln1118_155_fu_2067_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_2067_p2, operation Mode is: C'+A2*(B:0x2dd05).
DSP Report: register mul_ln1118_155_fu_2067_p2 is absorbed into DSP mul_ln1118_155_fu_2067_p2.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_155_fu_2067_p2.
DSP Report: operator mul_ln1118_155_fu_2067_p2 is absorbed into DSP mul_ln1118_155_fu_2067_p2.
DSP Report: operator mul_ln1118_155_fu_2067_p2 is absorbed into DSP mul_ln1118_155_fu_2067_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_1602_p2, operation Mode is: A2*(B:0x3d9c8).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_135_fu_1602_p2.
DSP Report: operator mul_ln1118_135_fu_1602_p2 is absorbed into DSP mul_ln1118_135_fu_1602_p2.
DSP Report: Generating DSP mul_ln1118_272_fu_1820_p2, operation Mode is: A''*(B:0x3fb1).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_272_fu_1820_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_272_fu_1820_p2.
DSP Report: operator mul_ln1118_272_fu_1820_p2 is absorbed into DSP mul_ln1118_272_fu_1820_p2.
DSP Report: Generating DSP mul_ln1118_252_fu_2057_p2, operation Mode is: A''*(B:0x3d436).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_252_fu_2057_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_252_fu_2057_p2.
DSP Report: operator mul_ln1118_252_fu_2057_p2 is absorbed into DSP mul_ln1118_252_fu_2057_p2.
DSP Report: Generating DSP mul_ln1118_312_fu_1807_p2, operation Mode is: A2*(B:0x8f2).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_312_fu_1807_p2.
DSP Report: operator mul_ln1118_312_fu_1807_p2 is absorbed into DSP mul_ln1118_312_fu_1807_p2.
DSP Report: Generating DSP mul_ln1118_292_fu_2019_p2, operation Mode is: A2*(B:0x249).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_292_fu_2019_p2.
DSP Report: operator mul_ln1118_292_fu_2019_p2 is absorbed into DSP mul_ln1118_292_fu_2019_p2.
DSP Report: Generating DSP mul_ln1118_284_fu_1534_p2, operation Mode is: A''*(B:0xe80).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_284_fu_1534_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_284_fu_1534_p2.
DSP Report: operator mul_ln1118_284_fu_1534_p2 is absorbed into DSP mul_ln1118_284_fu_1534_p2.
DSP Report: Generating DSP mul_ln1118_264_fu_1639_p2, operation Mode is: A''*(B:0x3f805).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_264_fu_1639_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_264_fu_1639_p2.
DSP Report: operator mul_ln1118_264_fu_1639_p2 is absorbed into DSP mul_ln1118_264_fu_1639_p2.
DSP Report: Generating DSP mul_ln1118_324_fu_1845_p2, operation Mode is: A2*(B:0x3f03c).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_324_fu_1845_p2.
DSP Report: operator mul_ln1118_324_fu_1845_p2 is absorbed into DSP mul_ln1118_324_fu_1845_p2.
DSP Report: Generating DSP mul_ln1118_304_fu_2085_p2, operation Mode is: A2*(B:0x54b).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_304_fu_2085_p2.
DSP Report: operator mul_ln1118_304_fu_2085_p2 is absorbed into DSP mul_ln1118_304_fu_2085_p2.
DSP Report: Generating DSP trunc_ln708_41_reg_1097792_reg, operation Mode is: (A2*(B:0x3c873))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP trunc_ln708_41_reg_1097792_reg.
DSP Report: register trunc_ln708_41_reg_1097792_reg is absorbed into DSP trunc_ln708_41_reg_1097792_reg.
DSP Report: operator mul_ln1118_154_fu_1558_p2 is absorbed into DSP trunc_ln708_41_reg_1097792_reg.
DSP Report: Generating DSP mul_ln1118_114_fu_1799_p2, operation Mode is: A2*(B:0x3e6d6).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_114_fu_1799_p2.
DSP Report: operator mul_ln1118_114_fu_1799_p2 is absorbed into DSP mul_ln1118_114_fu_1799_p2.
DSP Report: Generating DSP mul_ln1118_94_fu_1722_p2, operation Mode is: A2*(B:0x3f7b7).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_94_fu_1722_p2.
DSP Report: operator mul_ln1118_94_fu_1722_p2 is absorbed into DSP mul_ln1118_94_fu_1722_p2.
DSP Report: Generating DSP trunc_ln708_33_reg_1097782_reg, operation Mode is: (A2*(B:0x19f6))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP trunc_ln708_33_reg_1097782_reg.
DSP Report: register trunc_ln708_33_reg_1097782_reg is absorbed into DSP trunc_ln708_33_reg_1097782_reg.
DSP Report: operator mul_ln1118_134_fu_2089_p2 is absorbed into DSP trunc_ln708_33_reg_1097782_reg.
DSP Report: Generating DSP mul_ln1118_271_fu_1857_p2, operation Mode is: A''*(B:0x7e23).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_271_fu_1857_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_271_fu_1857_p2.
DSP Report: operator mul_ln1118_271_fu_1857_p2 is absorbed into DSP mul_ln1118_271_fu_1857_p2.
DSP Report: Generating DSP mul_ln1118_251_fu_1953_p2, operation Mode is: A''*(B:0x3ee15).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_251_fu_1953_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_251_fu_1953_p2.
DSP Report: operator mul_ln1118_251_fu_1953_p2 is absorbed into DSP mul_ln1118_251_fu_1953_p2.
DSP Report: Generating DSP mul_ln1118_311_fu_1822_p2, operation Mode is: A2*(B:0x4f40).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_311_fu_1822_p2.
DSP Report: operator mul_ln1118_311_fu_1822_p2 is absorbed into DSP mul_ln1118_311_fu_1822_p2.
DSP Report: Generating DSP mul_ln1118_291_fu_2093_p2, operation Mode is: A2*(B:0x3d6ce).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_291_fu_2093_p2.
DSP Report: operator mul_ln1118_291_fu_2093_p2 is absorbed into DSP mul_ln1118_291_fu_2093_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_1684_p2, operation Mode is: A''*(B:0x6d5).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_113_fu_1684_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_113_fu_1684_p2.
DSP Report: operator mul_ln1118_113_fu_1684_p2 is absorbed into DSP mul_ln1118_113_fu_1684_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_2003_p2, operation Mode is: A''*(B:0x20480).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_93_fu_2003_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_93_fu_2003_p2.
DSP Report: operator mul_ln1118_93_fu_2003_p2 is absorbed into DSP mul_ln1118_93_fu_2003_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_1801_p2, operation Mode is: A2*(B:0x3d6dc).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_153_fu_1801_p2.
DSP Report: operator mul_ln1118_153_fu_1801_p2 is absorbed into DSP mul_ln1118_153_fu_1801_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_1936_p2, operation Mode is: A2*(B:0x3c9b5).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_133_fu_1936_p2.
DSP Report: operator mul_ln1118_133_fu_1936_p2 is absorbed into DSP mul_ln1118_133_fu_1936_p2.
DSP Report: Generating DSP mul_ln1118_127_fu_1954_p2, operation Mode is: A''*(B:0x3875d).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_127_fu_1954_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_127_fu_1954_p2.
DSP Report: operator mul_ln1118_127_fu_1954_p2 is absorbed into DSP mul_ln1118_127_fu_1954_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_1532_p2, operation Mode is: A''*(B:0x392a).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_107_fu_1532_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_107_fu_1532_p2.
DSP Report: operator mul_ln1118_107_fu_1532_p2 is absorbed into DSP mul_ln1118_107_fu_1532_p2.
DSP Report: Generating DSP mul_ln1118_167_fu_1591_p2, operation Mode is: A2*(B:0x126d9).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_167_fu_1591_p2.
DSP Report: operator mul_ln1118_167_fu_1591_p2 is absorbed into DSP mul_ln1118_167_fu_1591_p2.
DSP Report: Generating DSP mul_ln1118_147_fu_1785_p2, operation Mode is: A2*(B:0xf3e0).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_147_fu_1785_p2.
DSP Report: operator mul_ln1118_147_fu_1785_p2 is absorbed into DSP mul_ln1118_147_fu_1785_p2.
DSP Report: Generating DSP mul_ln1118_270_fu_1679_p2, operation Mode is: A''*(B:0x18afa).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_270_fu_1679_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_270_fu_1679_p2.
DSP Report: operator mul_ln1118_270_fu_1679_p2 is absorbed into DSP mul_ln1118_270_fu_1679_p2.
DSP Report: Generating DSP mul_ln1118_270_fu_1679_p2, operation Mode is: C'+A''*(B:0x18afa).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_270_fu_1679_p2.
DSP Report: register mul_ln1118_270_fu_1679_p2 is absorbed into DSP mul_ln1118_270_fu_1679_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_270_fu_1679_p2.
DSP Report: operator mul_ln1118_270_fu_1679_p2 is absorbed into DSP mul_ln1118_270_fu_1679_p2.
DSP Report: operator mul_ln1118_270_fu_1679_p2 is absorbed into DSP mul_ln1118_270_fu_1679_p2.
DSP Report: Generating DSP mul_ln1118_250_fu_1753_p2, operation Mode is: A''*(B:0x4c51).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_250_fu_1753_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_250_fu_1753_p2.
DSP Report: operator mul_ln1118_250_fu_1753_p2 is absorbed into DSP mul_ln1118_250_fu_1753_p2.
DSP Report: Generating DSP mul_ln1118_310_fu_1955_p2, operation Mode is: A2*(B:0x1036d).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_310_fu_1955_p2.
DSP Report: operator mul_ln1118_310_fu_1955_p2 is absorbed into DSP mul_ln1118_310_fu_1955_p2.
DSP Report: Generating DSP mul_ln1118_310_fu_1955_p2, operation Mode is: C'+A2*(B:0x1036d).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_310_fu_1955_p2.
DSP Report: register mul_ln1118_310_fu_1955_p2 is absorbed into DSP mul_ln1118_310_fu_1955_p2.
DSP Report: operator mul_ln1118_310_fu_1955_p2 is absorbed into DSP mul_ln1118_310_fu_1955_p2.
DSP Report: operator mul_ln1118_310_fu_1955_p2 is absorbed into DSP mul_ln1118_310_fu_1955_p2.
DSP Report: Generating DSP mul_ln1118_290_fu_1699_p2, operation Mode is: A2*(B:0x6090).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_290_fu_1699_p2.
DSP Report: operator mul_ln1118_290_fu_1699_p2 is absorbed into DSP mul_ln1118_290_fu_1699_p2.
DSP Report: operator mul_ln1118_290_fu_1699_p2 is absorbed into DSP mul_ln1118_290_fu_1699_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_1600_p2, operation Mode is: A''*(B:0xda43).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_112_fu_1600_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_112_fu_1600_p2.
DSP Report: operator mul_ln1118_112_fu_1600_p2 is absorbed into DSP mul_ln1118_112_fu_1600_p2.
DSP Report: Generating DSP mul_ln1118_92_fu_1788_p2, operation Mode is: A''*(B:0x3cae4).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_92_fu_1788_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_92_fu_1788_p2.
DSP Report: operator mul_ln1118_92_fu_1788_p2 is absorbed into DSP mul_ln1118_92_fu_1788_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_1800_p2, operation Mode is: A2*(B:0x6d66).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_152_fu_1800_p2.
DSP Report: operator mul_ln1118_152_fu_1800_p2 is absorbed into DSP mul_ln1118_152_fu_1800_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_1979_p2, operation Mode is: A2*(B:0x210e6).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_132_fu_1979_p2.
DSP Report: operator mul_ln1118_132_fu_1979_p2 is absorbed into DSP mul_ln1118_132_fu_1979_p2.
DSP Report: Generating DSP mul_ln1118_285_fu_1835_p2, operation Mode is: A''*(B:0x3ebf8).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_285_fu_1835_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_285_fu_1835_p2.
DSP Report: operator mul_ln1118_285_fu_1835_p2 is absorbed into DSP mul_ln1118_285_fu_1835_p2.
DSP Report: Generating DSP mul_ln1118_265_fu_1838_p2, operation Mode is: A''*(B:0x321df).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_265_fu_1838_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_265_fu_1838_p2.
DSP Report: operator mul_ln1118_265_fu_1838_p2 is absorbed into DSP mul_ln1118_265_fu_1838_p2.
DSP Report: Generating DSP mul_ln1118_325_fu_1701_p2, operation Mode is: A2*(B:0x38ce7).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_325_fu_1701_p2.
DSP Report: operator mul_ln1118_325_fu_1701_p2 is absorbed into DSP mul_ln1118_325_fu_1701_p2.
DSP Report: Generating DSP mul_ln1118_305_fu_1536_p2, operation Mode is: A2*(B:0x3af15).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_305_fu_1536_p2.
DSP Report: operator mul_ln1118_305_fu_1536_p2 is absorbed into DSP mul_ln1118_305_fu_1536_p2.
DSP Report: Generating DSP mul_ln1118_309_fu_2021_p2, operation Mode is: A2*(B:0x3c0f4).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_309_fu_2021_p2.
DSP Report: operator mul_ln1118_309_fu_2021_p2 is absorbed into DSP mul_ln1118_309_fu_2021_p2.
DSP Report: Generating DSP mul_ln1118_289_fu_1605_p2, operation Mode is: A2*(B:0x3fc47).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_289_fu_1605_p2.
DSP Report: operator mul_ln1118_289_fu_1605_p2 is absorbed into DSP mul_ln1118_289_fu_1605_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_1608_p2, operation Mode is: A''*(B:0x38ea2).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_111_fu_1608_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_111_fu_1608_p2.
DSP Report: operator mul_ln1118_111_fu_1608_p2 is absorbed into DSP mul_ln1118_111_fu_1608_p2.
DSP Report: Generating DSP trunc_ln708_21_reg_1097772_reg, operation Mode is: (A2*(B:0xb3b))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP trunc_ln708_21_reg_1097772_reg.
DSP Report: register trunc_ln708_21_reg_1097772_reg is absorbed into DSP trunc_ln708_21_reg_1097772_reg.
DSP Report: operator mul_ln1118_91_fu_1814_p2 is absorbed into DSP trunc_ln708_21_reg_1097772_reg.
DSP Report: Generating DSP mul_ln1118_151_fu_1872_p2, operation Mode is: A2*(B:0xb5f).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_151_fu_1872_p2.
DSP Report: operator mul_ln1118_151_fu_1872_p2 is absorbed into DSP mul_ln1118_151_fu_1872_p2.
DSP Report: Generating DSP mul_ln1118_131_fu_2053_p2, operation Mode is: A2*(B:0x39bee).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_131_fu_2053_p2.
DSP Report: operator mul_ln1118_131_fu_2053_p2 is absorbed into DSP mul_ln1118_131_fu_2053_p2.
DSP Report: Generating DSP mul_ln1118_269_fu_2101_p2, operation Mode is: A''*(B:0xa24).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_269_fu_2101_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_269_fu_2101_p2.
DSP Report: operator mul_ln1118_269_fu_2101_p2 is absorbed into DSP mul_ln1118_269_fu_2101_p2.
DSP Report: Generating DSP mul_ln1118_249_fu_1553_p2, operation Mode is: A''*(B:0xca9).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_249_fu_1553_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_249_fu_1553_p2.
DSP Report: operator mul_ln1118_249_fu_1553_p2 is absorbed into DSP mul_ln1118_249_fu_1553_p2.
DSP Report: Generating DSP mul_ln1118_268_fu_1760_p2, operation Mode is: A''*(B:0x3d532).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_268_fu_1760_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_268_fu_1760_p2.
DSP Report: operator mul_ln1118_268_fu_1760_p2 is absorbed into DSP mul_ln1118_268_fu_1760_p2.
DSP Report: Generating DSP mul_ln1118_248_fu_1561_p2, operation Mode is: A''*(B:0x3ecad).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_248_fu_1561_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_248_fu_1561_p2.
DSP Report: operator mul_ln1118_248_fu_1561_p2 is absorbed into DSP mul_ln1118_248_fu_1561_p2.
DSP Report: Generating DSP mul_ln1118_308_fu_1991_p2, operation Mode is: A2*(B:0xb737).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_308_fu_1991_p2.
DSP Report: operator mul_ln1118_308_fu_1991_p2 is absorbed into DSP mul_ln1118_308_fu_1991_p2.
DSP Report: Generating DSP mul_ln1118_288_fu_1824_p2, operation Mode is: A2*(B:0x3e152).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_288_fu_1824_p2.
DSP Report: operator mul_ln1118_288_fu_1824_p2 is absorbed into DSP mul_ln1118_288_fu_1824_p2.
DSP Report: Generating DSP mul_ln1118_128_fu_2109_p2, operation Mode is: A''*(B:0x391a5).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_128_fu_2109_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_128_fu_2109_p2.
DSP Report: operator mul_ln1118_128_fu_2109_p2 is absorbed into DSP mul_ln1118_128_fu_2109_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_1885_p2, operation Mode is: A''*(B:0x33530).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_108_fu_1885_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_108_fu_1885_p2.
DSP Report: operator mul_ln1118_108_fu_1885_p2 is absorbed into DSP mul_ln1118_108_fu_1885_p2.
DSP Report: Generating DSP mul_ln1118_168_fu_1792_p2, operation Mode is: A2*(B:0x3e838).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_168_fu_1792_p2.
DSP Report: operator mul_ln1118_168_fu_1792_p2 is absorbed into DSP mul_ln1118_168_fu_1792_p2.
DSP Report: Generating DSP mul_ln1118_148_fu_1542_p2, operation Mode is: A2*(B:0x35d74).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_148_fu_1542_p2.
DSP Report: operator mul_ln1118_148_fu_1542_p2 is absorbed into DSP mul_ln1118_148_fu_1542_p2.
DSP Report: Generating DSP mul_ln1118_110_fu_1874_p2, operation Mode is: A''*(B:0x3b6f3).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_110_fu_1874_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_110_fu_1874_p2.
DSP Report: operator mul_ln1118_110_fu_1874_p2 is absorbed into DSP mul_ln1118_110_fu_1874_p2.
DSP Report: Generating DSP mul_ln1118_90_fu_1794_p2, operation Mode is: A''*(B:0x1135a).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_90_fu_1794_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_90_fu_1794_p2.
DSP Report: operator mul_ln1118_90_fu_1794_p2 is absorbed into DSP mul_ln1118_90_fu_1794_p2.
DSP Report: Generating DSP mul_ln1118_150_fu_1648_p2, operation Mode is: A2*(B:0x146).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_150_fu_1648_p2.
DSP Report: operator mul_ln1118_150_fu_1648_p2 is absorbed into DSP mul_ln1118_150_fu_1648_p2.
DSP Report: Generating DSP mul_ln1118_130_fu_1831_p2, operation Mode is: A2*(B:0x324ea).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_130_fu_1831_p2.
DSP Report: operator mul_ln1118_130_fu_1831_p2 is absorbed into DSP mul_ln1118_130_fu_1831_p2.
DSP Report: Generating DSP mul_ln1118_267_fu_1983_p2, operation Mode is: A''*(B:0x2ad75).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_267_fu_1983_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_267_fu_1983_p2.
DSP Report: operator mul_ln1118_267_fu_1983_p2 is absorbed into DSP mul_ln1118_267_fu_1983_p2.
DSP Report: Generating DSP mul_ln1118_247_fu_1718_p2, operation Mode is: A''*(B:0x45ce).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_247_fu_1718_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_247_fu_1718_p2.
DSP Report: operator mul_ln1118_247_fu_1718_p2 is absorbed into DSP mul_ln1118_247_fu_1718_p2.
DSP Report: Generating DSP mul_ln1118_307_fu_1653_p2, operation Mode is: A2*(B:0x18be1).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_307_fu_1653_p2.
DSP Report: operator mul_ln1118_307_fu_1653_p2 is absorbed into DSP mul_ln1118_307_fu_1653_p2.
DSP Report: Generating DSP mul_ln1118_287_fu_1659_p2, operation Mode is: A2*(B:0x1e6a1).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_287_fu_1659_p2.
DSP Report: operator mul_ln1118_287_fu_1659_p2 is absorbed into DSP mul_ln1118_287_fu_1659_p2.
DSP Report: Generating DSP mul_ln1118_286_fu_1963_p2, operation Mode is: A''*(B:0x215c).
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP mul_ln1118_286_fu_1963_p2.
DSP Report: register data_12_V_read13_reg_1097671_reg is absorbed into DSP mul_ln1118_286_fu_1963_p2.
DSP Report: operator mul_ln1118_286_fu_1963_p2 is absorbed into DSP mul_ln1118_286_fu_1963_p2.
DSP Report: Generating DSP mul_ln1118_266_fu_1988_p2, operation Mode is: A''*(B:0xe5d).
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP mul_ln1118_266_fu_1988_p2.
DSP Report: register data_11_V_read12_reg_1097680_reg is absorbed into DSP mul_ln1118_266_fu_1988_p2.
DSP Report: operator mul_ln1118_266_fu_1988_p2 is absorbed into DSP mul_ln1118_266_fu_1988_p2.
DSP Report: Generating DSP mul_ln1118_326_fu_2039_p2, operation Mode is: A2*(B:0x7bf9).
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP mul_ln1118_326_fu_2039_p2.
DSP Report: operator mul_ln1118_326_fu_2039_p2 is absorbed into DSP mul_ln1118_326_fu_2039_p2.
DSP Report: Generating DSP mul_ln1118_306_fu_1999_p2, operation Mode is: A2*(B:0x7803).
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP mul_ln1118_306_fu_1999_p2.
DSP Report: operator mul_ln1118_306_fu_1999_p2 is absorbed into DSP mul_ln1118_306_fu_1999_p2.
DSP Report: Generating DSP mul_ln1118_109_fu_1879_p2, operation Mode is: A''*(B:0x27b3b).
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP mul_ln1118_109_fu_1879_p2.
DSP Report: register data_4_V_read_5_reg_1097732_reg is absorbed into DSP mul_ln1118_109_fu_1879_p2.
DSP Report: operator mul_ln1118_109_fu_1879_p2 is absorbed into DSP mul_ln1118_109_fu_1879_p2.
DSP Report: Generating DSP mul_ln1118_89_fu_1598_p2, operation Mode is: A''*(B:0x38a2e).
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP mul_ln1118_89_fu_1598_p2.
DSP Report: register data_3_V_read_5_reg_1097740_reg is absorbed into DSP mul_ln1118_89_fu_1598_p2.
DSP Report: operator mul_ln1118_89_fu_1598_p2 is absorbed into DSP mul_ln1118_89_fu_1598_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_1781_p2, operation Mode is: A2*(B:0x13098).
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_149_fu_1781_p2.
DSP Report: operator mul_ln1118_149_fu_1781_p2 is absorbed into DSP mul_ln1118_149_fu_1781_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_1781_p2, operation Mode is: C'+A2*(B:0x13098).
DSP Report: register mul_ln1118_155_fu_2067_p2 is absorbed into DSP mul_ln1118_149_fu_1781_p2.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP mul_ln1118_149_fu_1781_p2.
DSP Report: operator mul_ln1118_149_fu_1781_p2 is absorbed into DSP mul_ln1118_149_fu_1781_p2.
DSP Report: operator mul_ln1118_149_fu_1781_p2 is absorbed into DSP mul_ln1118_149_fu_1781_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_1737_p2, operation Mode is: A2*(B:0x15eb5).
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP mul_ln1118_129_fu_1737_p2.
DSP Report: operator mul_ln1118_129_fu_1737_p2 is absorbed into DSP mul_ln1118_129_fu_1737_p2.
DSP Debug: swapped A/B pins for adder 0x4b1da5a0
DSP Debug: swapped A/B pins for adder 0x4a3f5f20
DSP Debug: swapped A/B pins for adder 0x2a839d60
DSP Debug: swapped A/B pins for adder 0x3a2e9ed0
DSP Debug: swapped A/B pins for adder 0x52242b20
DSP Debug: swapped A/B pins for adder 0x2aa34f50
DSP Debug: swapped A/B pins for adder 0x28c18c80
DSP Debug: swapped A/B pins for adder 0x49fa94a0
DSP Debug: swapped A/B pins for adder 0x292f28a0
DSP Debug: swapped A/B pins for adder 0x4a3f3a40
DSP Report: Generating DSP mul_ln1118_15_fu_1060_p2, operation Mode is: A*(B:0x46b8).
DSP Report: operator mul_ln1118_15_fu_1060_p2 is absorbed into DSP mul_ln1118_15_fu_1060_p2.
DSP Report: operator mul_ln1118_15_fu_1060_p2 is absorbed into DSP mul_ln1118_15_fu_1060_p2.
DSP Report: Generating DSP trunc_ln_reg_368725_reg, operation Mode is: (A*(B:0x3f53f))'.
DSP Report: register trunc_ln_reg_368725_reg is absorbed into DSP trunc_ln_reg_368725_reg.
DSP Report: operator mul_ln1118_fu_877_p2 is absorbed into DSP trunc_ln_reg_368725_reg.
DSP Report: Generating DSP mul_ln1118_90_fu_978_p2, operation Mode is: A*(B:0xf037).
DSP Report: operator mul_ln1118_90_fu_978_p2 is absorbed into DSP mul_ln1118_90_fu_978_p2.
DSP Report: operator mul_ln1118_90_fu_978_p2 is absorbed into DSP mul_ln1118_90_fu_978_p2.
DSP Report: Generating DSP mul_ln1118_75_fu_888_p2, operation Mode is: A*(B:0x1ec79).
DSP Report: operator mul_ln1118_75_fu_888_p2 is absorbed into DSP mul_ln1118_75_fu_888_p2.
DSP Report: Generating DSP mul_ln1118_75_fu_888_p2, operation Mode is: C+A*(B:0x1ec79).
DSP Report: operator mul_ln1118_75_fu_888_p2 is absorbed into DSP mul_ln1118_75_fu_888_p2.
DSP Report: operator mul_ln1118_75_fu_888_p2 is absorbed into DSP mul_ln1118_75_fu_888_p2.
DSP Report: Generating DSP mul_ln1118_60_fu_931_p2, operation Mode is: A*(B:0x11a39).
DSP Report: operator mul_ln1118_60_fu_931_p2 is absorbed into DSP mul_ln1118_60_fu_931_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_1121_p2, operation Mode is: A*(B:0x16eef).
DSP Report: operator mul_ln1118_30_fu_1121_p2 is absorbed into DSP mul_ln1118_30_fu_1121_p2.
DSP Report: operator mul_ln1118_30_fu_1121_p2 is absorbed into DSP mul_ln1118_30_fu_1121_p2.
DSP Report: Generating DSP mul_ln1118_45_fu_916_p2, operation Mode is: A*(B:0x34ff6).
DSP Report: operator mul_ln1118_45_fu_916_p2 is absorbed into DSP mul_ln1118_45_fu_916_p2.
DSP Report: Generating DSP mul_ln1118_165_fu_937_p2, operation Mode is: A*(B:0x3eff).
DSP Report: operator mul_ln1118_165_fu_937_p2 is absorbed into DSP mul_ln1118_165_fu_937_p2.
DSP Report: operator mul_ln1118_165_fu_937_p2 is absorbed into DSP mul_ln1118_165_fu_937_p2.
DSP Report: Generating DSP mul_ln1118_150_fu_907_p2, operation Mode is: A*(B:0x158c3).
DSP Report: operator mul_ln1118_150_fu_907_p2 is absorbed into DSP mul_ln1118_150_fu_907_p2.
DSP Report: Generating DSP mul_ln1118_225_fu_962_p2, operation Mode is: A*(B:0x2dccc).
DSP Report: operator mul_ln1118_225_fu_962_p2 is absorbed into DSP mul_ln1118_225_fu_962_p2.
DSP Report: Generating DSP mul_ln1118_255_fu_933_p2, operation Mode is: A*(B:0x1fb18).
DSP Report: operator mul_ln1118_255_fu_933_p2 is absorbed into DSP mul_ln1118_255_fu_933_p2.
DSP Report: operator mul_ln1118_255_fu_933_p2 is absorbed into DSP mul_ln1118_255_fu_933_p2.
DSP Report: Generating DSP mul_ln1118_240_fu_948_p2, operation Mode is: A*(B:0x24fe3).
DSP Report: operator mul_ln1118_240_fu_948_p2 is absorbed into DSP mul_ln1118_240_fu_948_p2.
DSP Report: Generating DSP mul_ln1118_210_fu_1086_p2, operation Mode is: A*(B:0x3ba06).
DSP Report: operator mul_ln1118_210_fu_1086_p2 is absorbed into DSP mul_ln1118_210_fu_1086_p2.
DSP Report: Generating DSP mul_ln1118_180_fu_1033_p2, operation Mode is: A*(B:0x141fe).
DSP Report: operator mul_ln1118_180_fu_1033_p2 is absorbed into DSP mul_ln1118_180_fu_1033_p2.
DSP Report: Generating DSP mul_ln1118_180_fu_1033_p2, operation Mode is: C+A*(B:0x141fe).
DSP Report: operator mul_ln1118_180_fu_1033_p2 is absorbed into DSP mul_ln1118_180_fu_1033_p2.
DSP Report: operator mul_ln1118_180_fu_1033_p2 is absorbed into DSP mul_ln1118_180_fu_1033_p2.
DSP Report: Generating DSP mul_ln1118_195_fu_957_p2, operation Mode is: A*(B:0x177b4).
DSP Report: operator mul_ln1118_195_fu_957_p2 is absorbed into DSP mul_ln1118_195_fu_957_p2.
DSP Report: operator mul_ln1118_195_fu_957_p2 is absorbed into DSP mul_ln1118_195_fu_957_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_1106_p2, operation Mode is: A*(B:0x1d25d).
DSP Report: operator mul_ln1118_135_fu_1106_p2 is absorbed into DSP mul_ln1118_135_fu_1106_p2.
DSP Report: Generating DSP mul_ln1118_135_fu_1106_p2, operation Mode is: C+A*(B:0x1d25d).
DSP Report: operator mul_ln1118_135_fu_1106_p2 is absorbed into DSP mul_ln1118_135_fu_1106_p2.
DSP Report: operator mul_ln1118_135_fu_1106_p2 is absorbed into DSP mul_ln1118_135_fu_1106_p2.
DSP Report: Generating DSP mul_ln1118_105_fu_1051_p2, operation Mode is: A*(B:0x1868).
DSP Report: operator mul_ln1118_105_fu_1051_p2 is absorbed into DSP mul_ln1118_105_fu_1051_p2.
DSP Report: operator mul_ln1118_105_fu_1051_p2 is absorbed into DSP mul_ln1118_105_fu_1051_p2.
DSP Report: Generating DSP mul_ln1118_120_fu_898_p2, operation Mode is: A*(B:0x8a06).
DSP Report: operator mul_ln1118_120_fu_898_p2 is absorbed into DSP mul_ln1118_120_fu_898_p2.
DSP Report: operator mul_ln1118_120_fu_898_p2 is absorbed into DSP mul_ln1118_120_fu_898_p2.
DSP Report: Generating DSP mul_ln1118_270_fu_874_p2, operation Mode is: A*(B:0x1d3cf).
DSP Report: operator mul_ln1118_270_fu_874_p2 is absorbed into DSP mul_ln1118_270_fu_874_p2.
DSP Report: operator mul_ln1118_270_fu_874_p2 is absorbed into DSP mul_ln1118_270_fu_874_p2.
DSP Report: Generating DSP mul_ln1118_285_fu_964_p2, operation Mode is: A*(B:0x2e249).
DSP Report: operator mul_ln1118_285_fu_964_p2 is absorbed into DSP mul_ln1118_285_fu_964_p2.
DSP Report: Generating DSP mul_ln1118_285_fu_964_p2, operation Mode is: C+A*(B:0x2e249).
DSP Report: operator mul_ln1118_285_fu_964_p2 is absorbed into DSP mul_ln1118_285_fu_964_p2.
DSP Report: operator mul_ln1118_285_fu_964_p2 is absorbed into DSP mul_ln1118_285_fu_964_p2.
DSP Report: Generating DSP trunc_ln708_3_reg_368740_reg, operation Mode is: (A*(B:0x3f78c))'.
DSP Report: register trunc_ln708_3_reg_368740_reg is absorbed into DSP trunc_ln708_3_reg_368740_reg.
DSP Report: operator mul_ln1118_16_fu_1003_p2 is absorbed into DSP trunc_ln708_3_reg_368740_reg.
DSP Report: Generating DSP mul_ln1118_1_fu_1046_p2, operation Mode is: A*(B:0x1979f).
DSP Report: operator mul_ln1118_1_fu_1046_p2 is absorbed into DSP mul_ln1118_1_fu_1046_p2.
DSP Report: Generating DSP mul_ln1118_91_fu_1015_p2, operation Mode is: A*(B:0x33869).
DSP Report: operator mul_ln1118_91_fu_1015_p2 is absorbed into DSP mul_ln1118_91_fu_1015_p2.
DSP Report: Generating DSP mul_ln1118_76_fu_1124_p2, operation Mode is: A*(B:0x17fc9).
DSP Report: operator mul_ln1118_76_fu_1124_p2 is absorbed into DSP mul_ln1118_76_fu_1124_p2.
DSP Report: Generating DSP mul_ln1118_76_fu_1124_p2, operation Mode is: C+A*(B:0x17fc9).
DSP Report: operator mul_ln1118_76_fu_1124_p2 is absorbed into DSP mul_ln1118_76_fu_1124_p2.
DSP Report: operator mul_ln1118_76_fu_1124_p2 is absorbed into DSP mul_ln1118_76_fu_1124_p2.
DSP Report: Generating DSP mul_ln1118_61_fu_1123_p2, operation Mode is: A*(B:0x2c761).
DSP Report: operator mul_ln1118_61_fu_1123_p2 is absorbed into DSP mul_ln1118_61_fu_1123_p2.
DSP Report: Generating DSP mul_ln1118_61_fu_1123_p2, operation Mode is: C+A*(B:0x2c761).
DSP Report: operator mul_ln1118_61_fu_1123_p2 is absorbed into DSP mul_ln1118_61_fu_1123_p2.
DSP Report: operator mul_ln1118_61_fu_1123_p2 is absorbed into DSP mul_ln1118_61_fu_1123_p2.
DSP Report: Generating DSP mul_ln1118_31_fu_1122_p2, operation Mode is: A*(B:0x3db47).
DSP Report: operator mul_ln1118_31_fu_1122_p2 is absorbed into DSP mul_ln1118_31_fu_1122_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_1108_p2, operation Mode is: A*(B:0x7c64).
DSP Report: operator mul_ln1118_46_fu_1108_p2 is absorbed into DSP mul_ln1118_46_fu_1108_p2.
DSP Report: Generating DSP mul_ln1118_181_fu_1034_p2, operation Mode is: A*(B:0x3a549).
DSP Report: operator mul_ln1118_181_fu_1034_p2 is absorbed into DSP mul_ln1118_181_fu_1034_p2.
DSP Report: Generating DSP mul_ln1118_166_fu_929_p2, operation Mode is: A*(B:0x112a2).
DSP Report: operator mul_ln1118_166_fu_929_p2 is absorbed into DSP mul_ln1118_166_fu_929_p2.
DSP Report: Generating DSP mul_ln1118_151_fu_884_p2, operation Mode is: A*(B:0x2188a).
DSP Report: operator mul_ln1118_151_fu_884_p2 is absorbed into DSP mul_ln1118_151_fu_884_p2.
DSP Report: Generating DSP mul_ln1118_226_fu_963_p2, operation Mode is: A*(B:0x7b82).
DSP Report: operator mul_ln1118_226_fu_963_p2 is absorbed into DSP mul_ln1118_226_fu_963_p2.
DSP Report: Generating DSP mul_ln1118_256_fu_893_p2, operation Mode is: A*(B:0xa604).
DSP Report: operator mul_ln1118_256_fu_893_p2 is absorbed into DSP mul_ln1118_256_fu_893_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_1092_p2, operation Mode is: A*(B:0x2764f).
DSP Report: operator mul_ln1118_241_fu_1092_p2 is absorbed into DSP mul_ln1118_241_fu_1092_p2.
DSP Report: Generating DSP mul_ln1118_241_fu_1092_p2, operation Mode is: C+A*(B:0x2764f).
DSP Report: operator mul_ln1118_241_fu_1092_p2 is absorbed into DSP mul_ln1118_241_fu_1092_p2.
DSP Report: operator mul_ln1118_241_fu_1092_p2 is absorbed into DSP mul_ln1118_241_fu_1092_p2.
DSP Report: Generating DSP mul_ln1118_211_fu_977_p2, operation Mode is: A*(B:0xb28).
DSP Report: operator mul_ln1118_211_fu_977_p2 is absorbed into DSP mul_ln1118_211_fu_977_p2.
DSP Report: Generating DSP mul_ln1118_196_fu_1000_p2, operation Mode is: A*(B:0x3feee).
DSP Report: operator mul_ln1118_196_fu_1000_p2 is absorbed into DSP mul_ln1118_196_fu_1000_p2.
DSP Report: Generating DSP mul_ln1118_136_fu_1089_p2, operation Mode is: A*(B:0x3081c).
DSP Report: operator mul_ln1118_136_fu_1089_p2 is absorbed into DSP mul_ln1118_136_fu_1089_p2.
DSP Report: Generating DSP mul_ln1118_106_fu_1052_p2, operation Mode is: A*(B:0x11e72).
DSP Report: operator mul_ln1118_106_fu_1052_p2 is absorbed into DSP mul_ln1118_106_fu_1052_p2.
DSP Report: Generating DSP mul_ln1118_106_fu_1052_p2, operation Mode is: C+A*(B:0x11e72).
DSP Report: operator mul_ln1118_106_fu_1052_p2 is absorbed into DSP mul_ln1118_106_fu_1052_p2.
DSP Report: operator mul_ln1118_106_fu_1052_p2 is absorbed into DSP mul_ln1118_106_fu_1052_p2.
DSP Report: Generating DSP mul_ln1118_121_fu_1119_p2, operation Mode is: A*(B:0x1698).
DSP Report: operator mul_ln1118_121_fu_1119_p2 is absorbed into DSP mul_ln1118_121_fu_1119_p2.
DSP Report: Generating DSP mul_ln1118_271_fu_950_p2, operation Mode is: A*(B:0x2b727).
DSP Report: operator mul_ln1118_271_fu_950_p2 is absorbed into DSP mul_ln1118_271_fu_950_p2.
DSP Report: Generating DSP mul_ln1118_286_fu_878_p2, operation Mode is: A*(B:0x3286b).
DSP Report: operator mul_ln1118_286_fu_878_p2 is absorbed into DSP mul_ln1118_286_fu_878_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_1021_p2, operation Mode is: A*(B:0x1c951).
DSP Report: operator mul_ln1118_17_fu_1021_p2 is absorbed into DSP mul_ln1118_17_fu_1021_p2.
DSP Report: Generating DSP trunc_ln708_1_reg_368730_reg, operation Mode is: (A*(B:0x3c39))'.
DSP Report: register trunc_ln708_1_reg_368730_reg is absorbed into DSP trunc_ln708_1_reg_368730_reg.
DSP Report: operator mul_ln1118_2_fu_879_p2 is absorbed into DSP trunc_ln708_1_reg_368730_reg.
DSP Report: Generating DSP mul_ln1118_92_fu_1067_p2, operation Mode is: A*(B:0xfd02).
DSP Report: operator mul_ln1118_92_fu_1067_p2 is absorbed into DSP mul_ln1118_92_fu_1067_p2.
DSP Report: operator mul_ln1118_92_fu_1067_p2 is absorbed into DSP mul_ln1118_92_fu_1067_p2.
DSP Report: Generating DSP mul_ln1118_77_fu_914_p2, operation Mode is: A*(B:0x1668f).
DSP Report: operator mul_ln1118_77_fu_914_p2 is absorbed into DSP mul_ln1118_77_fu_914_p2.
DSP Report: operator mul_ln1118_77_fu_914_p2 is absorbed into DSP mul_ln1118_77_fu_914_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_1014_p2, operation Mode is: A*(B:0x2a9f0).
DSP Report: operator mul_ln1118_62_fu_1014_p2 is absorbed into DSP mul_ln1118_62_fu_1014_p2.
DSP Report: Generating DSP mul_ln1118_62_fu_1014_p2, operation Mode is: C+A*(B:0x2a9f0).
DSP Report: operator mul_ln1118_62_fu_1014_p2 is absorbed into DSP mul_ln1118_62_fu_1014_p2.
DSP Report: operator mul_ln1118_62_fu_1014_p2 is absorbed into DSP mul_ln1118_62_fu_1014_p2.
DSP Report: Generating DSP mul_ln1118_32_fu_1129_p2, operation Mode is: A*(B:0x3f255).
DSP Report: operator mul_ln1118_32_fu_1129_p2 is absorbed into DSP mul_ln1118_32_fu_1129_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_1109_p2, operation Mode is: A*(B:0x3f963).
DSP Report: operator mul_ln1118_47_fu_1109_p2 is absorbed into DSP mul_ln1118_47_fu_1109_p2.
DSP Report: Generating DSP mul_ln1118_167_fu_939_p2, operation Mode is: A*(B:0x103c6).
DSP Report: operator mul_ln1118_167_fu_939_p2 is absorbed into DSP mul_ln1118_167_fu_939_p2.
DSP Report: Generating DSP mul_ln1118_167_fu_939_p2, operation Mode is: C+A*(B:0x103c6).
DSP Report: operator mul_ln1118_167_fu_939_p2 is absorbed into DSP mul_ln1118_167_fu_939_p2.
DSP Report: operator mul_ln1118_167_fu_939_p2 is absorbed into DSP mul_ln1118_167_fu_939_p2.
DSP Report: Generating DSP mul_ln1118_152_fu_953_p2, operation Mode is: A*(B:0x3f281).
DSP Report: operator mul_ln1118_152_fu_953_p2 is absorbed into DSP mul_ln1118_152_fu_953_p2.
DSP Report: Generating DSP mul_ln1118_227_fu_854_p2, operation Mode is: A*(B:0x361c2).
DSP Report: operator mul_ln1118_227_fu_854_p2 is absorbed into DSP mul_ln1118_227_fu_854_p2.
DSP Report: Generating DSP mul_ln1118_257_fu_876_p2, operation Mode is: A*(B:0x147e2).
DSP Report: operator mul_ln1118_257_fu_876_p2 is absorbed into DSP mul_ln1118_257_fu_876_p2.
DSP Report: Generating DSP mul_ln1118_257_fu_876_p2, operation Mode is: C+A*(B:0x147e2).
DSP Report: operator mul_ln1118_257_fu_876_p2 is absorbed into DSP mul_ln1118_257_fu_876_p2.
DSP Report: operator mul_ln1118_257_fu_876_p2 is absorbed into DSP mul_ln1118_257_fu_876_p2.
DSP Report: Generating DSP mul_ln1118_242_fu_1029_p2, operation Mode is: A*(B:0x2749a).
DSP Report: operator mul_ln1118_242_fu_1029_p2 is absorbed into DSP mul_ln1118_242_fu_1029_p2.
DSP Report: Generating DSP mul_ln1118_242_fu_1029_p2, operation Mode is: C+A*(B:0x2749a).
DSP Report: operator mul_ln1118_242_fu_1029_p2 is absorbed into DSP mul_ln1118_242_fu_1029_p2.
DSP Report: operator mul_ln1118_242_fu_1029_p2 is absorbed into DSP mul_ln1118_242_fu_1029_p2.
DSP Report: Generating DSP mul_ln1118_212_fu_1059_p2, operation Mode is: A*(B:0xc08e).
DSP Report: operator mul_ln1118_212_fu_1059_p2 is absorbed into DSP mul_ln1118_212_fu_1059_p2.
DSP Report: Generating DSP mul_ln1118_182_fu_899_p2, operation Mode is: A*(B:0x279f2).
DSP Report: operator mul_ln1118_182_fu_899_p2 is absorbed into DSP mul_ln1118_182_fu_899_p2.
DSP Report: Generating DSP mul_ln1118_197_fu_1001_p2, operation Mode is: A*(B:0x2074).
DSP Report: operator mul_ln1118_197_fu_1001_p2 is absorbed into DSP mul_ln1118_197_fu_1001_p2.
DSP Report: Generating DSP mul_ln1118_137_fu_1102_p2, operation Mode is: A*(B:0x349e9).
DSP Report: operator mul_ln1118_137_fu_1102_p2 is absorbed into DSP mul_ln1118_137_fu_1102_p2.
DSP Report: Generating DSP mul_ln1118_107_fu_1134_p2, operation Mode is: A*(B:0x17204).
DSP Report: operator mul_ln1118_107_fu_1134_p2 is absorbed into DSP mul_ln1118_107_fu_1134_p2.
DSP Report: Generating DSP mul_ln1118_122_fu_1010_p2, operation Mode is: A*(B:0x29b).
DSP Report: operator mul_ln1118_122_fu_1010_p2 is absorbed into DSP mul_ln1118_122_fu_1010_p2.
DSP Report: Generating DSP mul_ln1118_272_fu_1032_p2, operation Mode is: A*(B:0x9dc1).
DSP Report: operator mul_ln1118_272_fu_1032_p2 is absorbed into DSP mul_ln1118_272_fu_1032_p2.
DSP Report: Generating DSP mul_ln1118_287_fu_1070_p2, operation Mode is: A*(B:0x2ad25).
DSP Report: operator mul_ln1118_287_fu_1070_p2 is absorbed into DSP mul_ln1118_287_fu_1070_p2.
DSP Report: Generating DSP mul_ln1118_287_fu_1070_p2, operation Mode is: C+A*(B:0x2ad25).
DSP Report: operator mul_ln1118_287_fu_1070_p2 is absorbed into DSP mul_ln1118_287_fu_1070_p2.
DSP Report: operator mul_ln1118_287_fu_1070_p2 is absorbed into DSP mul_ln1118_287_fu_1070_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_1022_p2, operation Mode is: A*(B:0x156b).
DSP Report: operator mul_ln1118_18_fu_1022_p2 is absorbed into DSP mul_ln1118_18_fu_1022_p2.
DSP Report: operator mul_ln1118_18_fu_1022_p2 is absorbed into DSP mul_ln1118_18_fu_1022_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_880_p2, operation Mode is: A*(B:0x19dbb).
DSP Report: operator mul_ln1118_3_fu_880_p2 is absorbed into DSP mul_ln1118_3_fu_880_p2.
DSP Report: Generating DSP mul_ln1118_93_fu_1039_p2, operation Mode is: A*(B:0x5d7e).
DSP Report: operator mul_ln1118_93_fu_1039_p2 is absorbed into DSP mul_ln1118_93_fu_1039_p2.
DSP Report: operator mul_ln1118_93_fu_1039_p2 is absorbed into DSP mul_ln1118_93_fu_1039_p2.
DSP Report: Generating DSP mul_ln1118_78_fu_909_p2, operation Mode is: A*(B:0x3399).
DSP Report: operator mul_ln1118_78_fu_909_p2 is absorbed into DSP mul_ln1118_78_fu_909_p2.
DSP Report: operator mul_ln1118_78_fu_909_p2 is absorbed into DSP mul_ln1118_78_fu_909_p2.
DSP Report: Generating DSP mul_ln1118_63_fu_853_p2, operation Mode is: A*(B:0x59a1).
DSP Report: operator mul_ln1118_63_fu_853_p2 is absorbed into DSP mul_ln1118_63_fu_853_p2.
DSP Report: Generating DSP mul_ln1118_33_fu_1043_p2, operation Mode is: A*(B:0x1fa24).
DSP Report: operator mul_ln1118_33_fu_1043_p2 is absorbed into DSP mul_ln1118_33_fu_1043_p2.
DSP Report: operator mul_ln1118_33_fu_1043_p2 is absorbed into DSP mul_ln1118_33_fu_1043_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_919_p2, operation Mode is: A*(B:0x4ccc).
DSP Report: operator mul_ln1118_48_fu_919_p2 is absorbed into DSP mul_ln1118_48_fu_919_p2.
DSP Report: Generating DSP mul_ln1118_168_fu_940_p2, operation Mode is: A*(B:0xb0fa).
DSP Report: operator mul_ln1118_168_fu_940_p2 is absorbed into DSP mul_ln1118_168_fu_940_p2.
DSP Report: operator mul_ln1118_168_fu_940_p2 is absorbed into DSP mul_ln1118_168_fu_940_p2.
DSP Report: Generating DSP mul_ln1118_153_fu_873_p2, operation Mode is: A*(B:0x26993).
DSP Report: operator mul_ln1118_153_fu_873_p2 is absorbed into DSP mul_ln1118_153_fu_873_p2.
DSP Report: Generating DSP mul_ln1118_228_fu_965_p2, operation Mode is: A*(B:0xa7d7).
DSP Report: operator mul_ln1118_228_fu_965_p2 is absorbed into DSP mul_ln1118_228_fu_965_p2.
DSP Report: Generating DSP mul_ln1118_258_fu_1128_p2, operation Mode is: A*(B:0x1fd58).
DSP Report: operator mul_ln1118_258_fu_1128_p2 is absorbed into DSP mul_ln1118_258_fu_1128_p2.
DSP Report: operator mul_ln1118_258_fu_1128_p2 is absorbed into DSP mul_ln1118_258_fu_1128_p2.
DSP Report: Generating DSP mul_ln1118_243_fu_1094_p2, operation Mode is: A*(B:0x1041).
DSP Report: operator mul_ln1118_243_fu_1094_p2 is absorbed into DSP mul_ln1118_243_fu_1094_p2.
DSP Report: Generating DSP mul_ln1118_213_fu_979_p2, operation Mode is: A*(B:0x6f86).
DSP Report: operator mul_ln1118_213_fu_979_p2 is absorbed into DSP mul_ln1118_213_fu_979_p2.
DSP Report: Generating DSP mul_ln1118_183_fu_900_p2, operation Mode is: A*(B:0x26c17).
DSP Report: operator mul_ln1118_183_fu_900_p2 is absorbed into DSP mul_ln1118_183_fu_900_p2.
DSP Report: Generating DSP mul_ln1118_183_fu_900_p2, operation Mode is: C+A*(B:0x26c17).
DSP Report: operator mul_ln1118_183_fu_900_p2 is absorbed into DSP mul_ln1118_183_fu_900_p2.
DSP Report: operator mul_ln1118_183_fu_900_p2 is absorbed into DSP mul_ln1118_183_fu_900_p2.
DSP Report: Generating DSP mul_ln1118_198_fu_1103_p2, operation Mode is: A*(B:0x1dd1a).
DSP Report: operator mul_ln1118_198_fu_1103_p2 is absorbed into DSP mul_ln1118_198_fu_1103_p2.
DSP Report: operator mul_ln1118_198_fu_1103_p2 is absorbed into DSP mul_ln1118_198_fu_1103_p2.
DSP Report: Generating DSP mul_ln1118_138_fu_1055_p2, operation Mode is: A*(B:0x2d2b3).
DSP Report: operator mul_ln1118_138_fu_1055_p2 is absorbed into DSP mul_ln1118_138_fu_1055_p2.
DSP Report: Generating DSP mul_ln1118_138_fu_1055_p2, operation Mode is: C+A*(B:0x2d2b3).
DSP Report: operator mul_ln1118_138_fu_1055_p2 is absorbed into DSP mul_ln1118_138_fu_1055_p2.
DSP Report: operator mul_ln1118_138_fu_1055_p2 is absorbed into DSP mul_ln1118_138_fu_1055_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_1025_p2, operation Mode is: A*(B:0x119cf).
DSP Report: operator mul_ln1118_108_fu_1025_p2 is absorbed into DSP mul_ln1118_108_fu_1025_p2.
DSP Report: Generating DSP mul_ln1118_108_fu_1025_p2, operation Mode is: C+A*(B:0x119cf).
DSP Report: operator mul_ln1118_108_fu_1025_p2 is absorbed into DSP mul_ln1118_108_fu_1025_p2.
DSP Report: operator mul_ln1118_108_fu_1025_p2 is absorbed into DSP mul_ln1118_108_fu_1025_p2.
DSP Report: Generating DSP mul_ln1118_123_fu_1007_p2, operation Mode is: A*(B:0x10fc8).
DSP Report: operator mul_ln1118_123_fu_1007_p2 is absorbed into DSP mul_ln1118_123_fu_1007_p2.
DSP Report: operator mul_ln1118_123_fu_1007_p2 is absorbed into DSP mul_ln1118_123_fu_1007_p2.
DSP Report: Generating DSP mul_ln1118_273_fu_1004_p2, operation Mode is: A*(B:0x31cc).
DSP Report: operator mul_ln1118_273_fu_1004_p2 is absorbed into DSP mul_ln1118_273_fu_1004_p2.
DSP Report: operator mul_ln1118_273_fu_1004_p2 is absorbed into DSP mul_ln1118_273_fu_1004_p2.
DSP Report: Generating DSP mul_ln1118_288_fu_857_p2, operation Mode is: A*(B:0xeea9).
DSP Report: operator mul_ln1118_288_fu_857_p2 is absorbed into DSP mul_ln1118_288_fu_857_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_1023_p2, operation Mode is: A*(B:0x160b0).
DSP Report: operator mul_ln1118_19_fu_1023_p2 is absorbed into DSP mul_ln1118_19_fu_1023_p2.
DSP Report: operator mul_ln1118_19_fu_1023_p2 is absorbed into DSP mul_ln1118_19_fu_1023_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_881_p2, operation Mode is: A*(B:0x10710).
DSP Report: operator mul_ln1118_4_fu_881_p2 is absorbed into DSP mul_ln1118_4_fu_881_p2.
DSP Report: Generating DSP mul_ln1118_94_fu_849_p2, operation Mode is: A*(B:0x12937).
DSP Report: operator mul_ln1118_94_fu_849_p2 is absorbed into DSP mul_ln1118_94_fu_849_p2.
DSP Report: operator mul_ln1118_94_fu_849_p2 is absorbed into DSP mul_ln1118_94_fu_849_p2.
DSP Report: Generating DSP mul_ln1118_79_fu_892_p2, operation Mode is: A*(B:0x337a4).
DSP Report: operator mul_ln1118_79_fu_892_p2 is absorbed into DSP mul_ln1118_79_fu_892_p2.
DSP Report: Generating DSP mul_ln1118_64_fu_1115_p2, operation Mode is: A*(B:0x31c14).
DSP Report: operator mul_ln1118_64_fu_1115_p2 is absorbed into DSP mul_ln1118_64_fu_1115_p2.
DSP Report: Generating DSP mul_ln1118_34_fu_934_p2, operation Mode is: A*(B:0x1066).
DSP Report: operator mul_ln1118_34_fu_934_p2 is absorbed into DSP mul_ln1118_34_fu_934_p2.
DSP Report: operator mul_ln1118_34_fu_934_p2 is absorbed into DSP mul_ln1118_34_fu_934_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_1111_p2, operation Mode is: A*(B:0x37d8).
DSP Report: operator mul_ln1118_49_fu_1111_p2 is absorbed into DSP mul_ln1118_49_fu_1111_p2.
DSP Report: Generating DSP mul_ln1118_169_fu_941_p2, operation Mode is: A*(B:0x14260).
DSP Report: operator mul_ln1118_169_fu_941_p2 is absorbed into DSP mul_ln1118_169_fu_941_p2.
DSP Report: operator mul_ln1118_169_fu_941_p2 is absorbed into DSP mul_ln1118_169_fu_941_p2.
DSP Report: Generating DSP mul_ln1118_154_fu_984_p2, operation Mode is: A*(B:0x2de46).
DSP Report: operator mul_ln1118_154_fu_984_p2 is absorbed into DSP mul_ln1118_154_fu_984_p2.
DSP Report: Generating DSP mul_ln1118_154_fu_984_p2, operation Mode is: C+A*(B:0x2de46).
DSP Report: operator mul_ln1118_154_fu_984_p2 is absorbed into DSP mul_ln1118_154_fu_984_p2.
DSP Report: operator mul_ln1118_154_fu_984_p2 is absorbed into DSP mul_ln1118_154_fu_984_p2.
DSP Report: Generating DSP trunc_ln708_27_reg_368755_reg, operation Mode is: (A*(B:0x1997))'.
DSP Report: register trunc_ln708_27_reg_368755_reg is absorbed into DSP trunc_ln708_27_reg_368755_reg.
DSP Report: operator mul_ln1118_229_fu_856_p2 is absorbed into DSP trunc_ln708_27_reg_368755_reg.
DSP Report: Generating DSP mul_ln1118_259_fu_990_p2, operation Mode is: A*(B:0x13a0a).
DSP Report: operator mul_ln1118_259_fu_990_p2 is absorbed into DSP mul_ln1118_259_fu_990_p2.
DSP Report: operator mul_ln1118_259_fu_990_p2 is absorbed into DSP mul_ln1118_259_fu_990_p2.
DSP Report: Generating DSP mul_ln1118_244_fu_983_p2, operation Mode is: A*(B:0x38a49).
DSP Report: operator mul_ln1118_244_fu_983_p2 is absorbed into DSP mul_ln1118_244_fu_983_p2.
DSP Report: Generating DSP mul_ln1118_214_fu_1061_p2, operation Mode is: A*(B:0x13018).
DSP Report: operator mul_ln1118_214_fu_1061_p2 is absorbed into DSP mul_ln1118_214_fu_1061_p2.
DSP Report: Generating DSP mul_ln1118_214_fu_1061_p2, operation Mode is: C+A*(B:0x13018).
DSP Report: operator mul_ln1118_214_fu_1061_p2 is absorbed into DSP mul_ln1118_214_fu_1061_p2.
DSP Report: operator mul_ln1118_214_fu_1061_p2 is absorbed into DSP mul_ln1118_214_fu_1061_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_864_p2, operation Mode is: A*(B:0x21d0a).
DSP Report: operator mul_ln1118_184_fu_864_p2 is absorbed into DSP mul_ln1118_184_fu_864_p2.
DSP Report: Generating DSP mul_ln1118_184_fu_864_p2, operation Mode is: C+A*(B:0x21d0a).
DSP Report: operator mul_ln1118_184_fu_864_p2 is absorbed into DSP mul_ln1118_184_fu_864_p2.
DSP Report: operator mul_ln1118_184_fu_864_p2 is absorbed into DSP mul_ln1118_184_fu_864_p2.
DSP Report: Generating DSP mul_ln1118_199_fu_942_p2, operation Mode is: A*(B:0xd6d3).
DSP Report: operator mul_ln1118_199_fu_942_p2 is absorbed into DSP mul_ln1118_199_fu_942_p2.
DSP Report: operator mul_ln1118_199_fu_942_p2 is absorbed into DSP mul_ln1118_199_fu_942_p2.
DSP Report: Generating DSP mul_ln1118_139_fu_1079_p2, operation Mode is: A*(B:0x31e08).
DSP Report: operator mul_ln1118_139_fu_1079_p2 is absorbed into DSP mul_ln1118_139_fu_1079_p2.
DSP Report: Generating DSP mul_ln1118_109_fu_1026_p2, operation Mode is: A*(B:0x3c83c).
DSP Report: operator mul_ln1118_109_fu_1026_p2 is absorbed into DSP mul_ln1118_109_fu_1026_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_1008_p2, operation Mode is: A*(B:0x2fba2).
DSP Report: operator mul_ln1118_124_fu_1008_p2 is absorbed into DSP mul_ln1118_124_fu_1008_p2.
DSP Report: Generating DSP mul_ln1118_124_fu_1008_p2, operation Mode is: C+A*(B:0x2fba2).
DSP Report: operator mul_ln1118_124_fu_1008_p2 is absorbed into DSP mul_ln1118_124_fu_1008_p2.
DSP Report: operator mul_ln1118_124_fu_1008_p2 is absorbed into DSP mul_ln1118_124_fu_1008_p2.
DSP Report: Generating DSP mul_ln1118_274_fu_872_p2, operation Mode is: A*(B:0x1ec49).
DSP Report: operator mul_ln1118_274_fu_872_p2 is absorbed into DSP mul_ln1118_274_fu_872_p2.
DSP Report: operator mul_ln1118_274_fu_872_p2 is absorbed into DSP mul_ln1118_274_fu_872_p2.
DSP Report: Generating DSP mul_ln1118_289_fu_886_p2, operation Mode is: A*(B:0x8188).
DSP Report: operator mul_ln1118_289_fu_886_p2 is absorbed into DSP mul_ln1118_289_fu_886_p2.
DSP Report: Generating DSP mul_ln1118_20_fu_1012_p2, operation Mode is: A*(B:0x23736).
DSP Report: operator mul_ln1118_20_fu_1012_p2 is absorbed into DSP mul_ln1118_20_fu_1012_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_910_p2, operation Mode is: A*(B:0x44bd).
DSP Report: operator mul_ln1118_5_fu_910_p2 is absorbed into DSP mul_ln1118_5_fu_910_p2.
DSP Report: Generating DSP trunc_ln708_14_reg_368745_reg, operation Mode is: (A*(B:0x2821))'.
DSP Report: register trunc_ln708_14_reg_368745_reg is absorbed into DSP trunc_ln708_14_reg_368745_reg.
DSP Report: operator mul_ln1118_95_fu_1041_p2 is absorbed into DSP trunc_ln708_14_reg_368745_reg.
DSP Report: Generating DSP mul_ln1118_80_fu_1084_p2, operation Mode is: A*(B:0x2ea94).
DSP Report: operator mul_ln1118_80_fu_1084_p2 is absorbed into DSP mul_ln1118_80_fu_1084_p2.
DSP Report: Generating DSP mul_ln1118_65_fu_1104_p2, operation Mode is: A*(B:0xa630).
DSP Report: operator mul_ln1118_65_fu_1104_p2 is absorbed into DSP mul_ln1118_65_fu_1104_p2.
DSP Report: Generating DSP mul_ln1118_35_fu_935_p2, operation Mode is: A*(B:0x2c99d).
DSP Report: operator mul_ln1118_35_fu_935_p2 is absorbed into DSP mul_ln1118_35_fu_935_p2.
DSP Report: Generating DSP mul_ln1118_50_fu_921_p2, operation Mode is: A*(B:0x30b0).
DSP Report: operator mul_ln1118_50_fu_921_p2 is absorbed into DSP mul_ln1118_50_fu_921_p2.
DSP Report: Generating DSP mul_ln1118_170_fu_1077_p2, operation Mode is: A*(B:0x12c7d).
DSP Report: operator mul_ln1118_170_fu_1077_p2 is absorbed into DSP mul_ln1118_170_fu_1077_p2.
DSP Report: Generating DSP mul_ln1118_155_fu_956_p2, operation Mode is: A*(B:0x3bbcb).
DSP Report: operator mul_ln1118_155_fu_956_p2 is absorbed into DSP mul_ln1118_155_fu_956_p2.
DSP Report: Generating DSP mul_ln1118_230_fu_994_p2, operation Mode is: A*(B:0x39bfe).
DSP Report: operator mul_ln1118_230_fu_994_p2 is absorbed into DSP mul_ln1118_230_fu_994_p2.
DSP Report: Generating DSP mul_ln1118_260_fu_1101_p2, operation Mode is: A*(B:0xb7ca).
DSP Report: operator mul_ln1118_260_fu_1101_p2 is absorbed into DSP mul_ln1118_260_fu_1101_p2.
DSP Report: Generating DSP mul_ln1118_245_fu_1144_p2, operation Mode is: A*(B:0xa3e2).
DSP Report: operator mul_ln1118_245_fu_1144_p2 is absorbed into DSP mul_ln1118_245_fu_1144_p2.
DSP Report: Generating DSP mul_ln1118_215_fu_981_p2, operation Mode is: A*(B:0x15b75).
DSP Report: operator mul_ln1118_215_fu_981_p2 is absorbed into DSP mul_ln1118_215_fu_981_p2.
DSP Report: Generating DSP mul_ln1118_185_fu_902_p2, operation Mode is: A*(B:0x32d94).
DSP Report: operator mul_ln1118_185_fu_902_p2 is absorbed into DSP mul_ln1118_185_fu_902_p2.
DSP Report: Generating DSP mul_ln1118_200_fu_1053_p2, operation Mode is: A*(B:0x13331).
DSP Report: operator mul_ln1118_200_fu_1053_p2 is absorbed into DSP mul_ln1118_200_fu_1053_p2.
DSP Report: Generating DSP mul_ln1118_200_fu_1053_p2, operation Mode is: C+A*(B:0x13331).
DSP Report: operator mul_ln1118_200_fu_1053_p2 is absorbed into DSP mul_ln1118_200_fu_1053_p2.
DSP Report: operator mul_ln1118_200_fu_1053_p2 is absorbed into DSP mul_ln1118_200_fu_1053_p2.
DSP Report: Generating DSP mul_ln1118_140_fu_970_p2, operation Mode is: A*(B:0x6120).
DSP Report: operator mul_ln1118_140_fu_970_p2 is absorbed into DSP mul_ln1118_140_fu_970_p2.
DSP Report: Generating DSP mul_ln1118_110_fu_1027_p2, operation Mode is: A*(B:0x853c).
DSP Report: operator mul_ln1118_110_fu_1027_p2 is absorbed into DSP mul_ln1118_110_fu_1027_p2.
DSP Report: Generating DSP mul_ln1118_125_fu_1009_p2, operation Mode is: A*(B:0x27d92).
DSP Report: operator mul_ln1118_125_fu_1009_p2 is absorbed into DSP mul_ln1118_125_fu_1009_p2.
DSP Report: Generating DSP mul_ln1118_275_fu_896_p2, operation Mode is: A*(B:0x8b7a).
DSP Report: operator mul_ln1118_275_fu_896_p2 is absorbed into DSP mul_ln1118_275_fu_896_p2.
DSP Report: Generating DSP mul_ln1118_290_fu_887_p2, operation Mode is: A*(B:0x30e7b).
DSP Report: operator mul_ln1118_290_fu_887_p2 is absorbed into DSP mul_ln1118_290_fu_887_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_1141_p2, operation Mode is: A*(B:0x392b3).
DSP Report: operator mul_ln1118_21_fu_1141_p2 is absorbed into DSP mul_ln1118_21_fu_1141_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_923_p2, operation Mode is: A*(B:0x4fe0).
DSP Report: operator mul_ln1118_6_fu_923_p2 is absorbed into DSP mul_ln1118_6_fu_923_p2.
DSP Report: Generating DSP mul_ln1118_96_fu_1042_p2, operation Mode is: A*(B:0x545b).
DSP Report: operator mul_ln1118_96_fu_1042_p2 is absorbed into DSP mul_ln1118_96_fu_1042_p2.
DSP Report: operator mul_ln1118_96_fu_1042_p2 is absorbed into DSP mul_ln1118_96_fu_1042_p2.
DSP Report: Generating DSP mul_ln1118_81_fu_865_p2, operation Mode is: A*(B:0x17c08).
DSP Report: operator mul_ln1118_81_fu_865_p2 is absorbed into DSP mul_ln1118_81_fu_865_p2.
DSP Report: Generating DSP mul_ln1118_66_fu_1117_p2, operation Mode is: A*(B:0x38780).
DSP Report: operator mul_ln1118_66_fu_1117_p2 is absorbed into DSP mul_ln1118_66_fu_1117_p2.
DSP Report: Generating DSP mul_ln1118_36_fu_1127_p2, operation Mode is: A*(B:0x2ce6b).
DSP Report: operator mul_ln1118_36_fu_1127_p2 is absorbed into DSP mul_ln1118_36_fu_1127_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_863_p2, operation Mode is: A*(B:0x36f27).
DSP Report: operator mul_ln1118_51_fu_863_p2 is absorbed into DSP mul_ln1118_51_fu_863_p2.
DSP Report: Generating DSP mul_ln1118_171_fu_1096_p2, operation Mode is: A*(B:0x3558c).
DSP Report: operator mul_ln1118_171_fu_1096_p2 is absorbed into DSP mul_ln1118_171_fu_1096_p2.
DSP Report: Generating DSP mul_ln1118_156_fu_986_p2, operation Mode is: A*(B:0x2d1ac).
DSP Report: operator mul_ln1118_156_fu_986_p2 is absorbed into DSP mul_ln1118_156_fu_986_p2.
DSP Report: Generating DSP trunc_ln708_28_reg_368760_reg, operation Mode is: (A*(B:0x3f103))'.
DSP Report: register trunc_ln708_28_reg_368760_reg is absorbed into DSP trunc_ln708_28_reg_368760_reg.
DSP Report: operator mul_ln1118_231_fu_989_p2 is absorbed into DSP trunc_ln708_28_reg_368760_reg.
DSP Report: Generating DSP mul_ln1118_261_fu_946_p2, operation Mode is: A*(B:0x3a22c).
DSP Report: operator mul_ln1118_261_fu_946_p2 is absorbed into DSP mul_ln1118_261_fu_946_p2.
DSP Report: Generating DSP mul_ln1118_246_fu_1035_p2, operation Mode is: A*(B:0xda18).
DSP Report: operator mul_ln1118_246_fu_1035_p2 is absorbed into DSP mul_ln1118_246_fu_1035_p2.
DSP Report: Generating DSP mul_ln1118_216_fu_1063_p2, operation Mode is: A*(B:0x2bc03).
DSP Report: operator mul_ln1118_216_fu_1063_p2 is absorbed into DSP mul_ln1118_216_fu_1063_p2.
DSP Report: Generating DSP mul_ln1118_186_fu_897_p2, operation Mode is: A*(B:0x1d9c).
DSP Report: operator mul_ln1118_186_fu_897_p2 is absorbed into DSP mul_ln1118_186_fu_897_p2.
DSP Report: Generating DSP mul_ln1118_201_fu_1054_p2, operation Mode is: A*(B:0x210f3).
DSP Report: operator mul_ln1118_201_fu_1054_p2 is absorbed into DSP mul_ln1118_201_fu_1054_p2.
DSP Report: Generating DSP mul_ln1118_141_fu_1110_p2, operation Mode is: A*(B:0x2fe87).
DSP Report: operator mul_ln1118_141_fu_1110_p2 is absorbed into DSP mul_ln1118_141_fu_1110_p2.
DSP Report: Generating DSP mul_ln1118_111_fu_908_p2, operation Mode is: A*(B:0x327a4).
DSP Report: operator mul_ln1118_111_fu_908_p2 is absorbed into DSP mul_ln1118_111_fu_908_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_974_p2, operation Mode is: A*(B:0x155ed).
DSP Report: operator mul_ln1118_126_fu_974_p2 is absorbed into DSP mul_ln1118_126_fu_974_p2.
DSP Report: Generating DSP mul_ln1118_126_fu_974_p2, operation Mode is: C+A*(B:0x155ed).
DSP Report: operator mul_ln1118_126_fu_974_p2 is absorbed into DSP mul_ln1118_126_fu_974_p2.
DSP Report: operator mul_ln1118_126_fu_974_p2 is absorbed into DSP mul_ln1118_126_fu_974_p2.
DSP Report: Generating DSP mul_ln1118_276_fu_1087_p2, operation Mode is: A*(B:0x20db).
DSP Report: operator mul_ln1118_276_fu_1087_p2 is absorbed into DSP mul_ln1118_276_fu_1087_p2.
DSP Report: Generating DSP mul_ln1118_291_fu_882_p2, operation Mode is: A*(B:0x3366b).
DSP Report: operator mul_ln1118_291_fu_882_p2 is absorbed into DSP mul_ln1118_291_fu_882_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_1142_p2, operation Mode is: A*(B:0xe41b).
DSP Report: operator mul_ln1118_22_fu_1142_p2 is absorbed into DSP mul_ln1118_22_fu_1142_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_930_p2, operation Mode is: A*(B:0x95e).
DSP Report: operator mul_ln1118_7_fu_930_p2 is absorbed into DSP mul_ln1118_7_fu_930_p2.
DSP Report: operator mul_ln1118_7_fu_930_p2 is absorbed into DSP mul_ln1118_7_fu_930_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_852_p2, operation Mode is: A*(B:0x2ceb5).
DSP Report: operator mul_ln1118_97_fu_852_p2 is absorbed into DSP mul_ln1118_97_fu_852_p2.
DSP Report: Generating DSP mul_ln1118_97_fu_852_p2, operation Mode is: C+A*(B:0x2ceb5).
DSP Report: operator mul_ln1118_97_fu_852_p2 is absorbed into DSP mul_ln1118_97_fu_852_p2.
DSP Report: operator mul_ln1118_97_fu_852_p2 is absorbed into DSP mul_ln1118_97_fu_852_p2.
DSP Report: Generating DSP mul_ln1118_82_fu_976_p2, operation Mode is: A*(B:0x365f5).
DSP Report: operator mul_ln1118_82_fu_976_p2 is absorbed into DSP mul_ln1118_82_fu_976_p2.
DSP Report: Generating DSP mul_ln1118_67_fu_1118_p2, operation Mode is: A*(B:0x3f2f3).
DSP Report: operator mul_ln1118_67_fu_1118_p2 is absorbed into DSP mul_ln1118_67_fu_1118_p2.
DSP Report: Generating DSP mul_ln1118_37_fu_1047_p2, operation Mode is: A*(B:0x2c540).
DSP Report: operator mul_ln1118_37_fu_1047_p2 is absorbed into DSP mul_ln1118_37_fu_1047_p2.
DSP Report: Generating DSP mul_ln1118_52_fu_944_p2, operation Mode is: A*(B:0x36bee).
DSP Report: operator mul_ln1118_52_fu_944_p2 is absorbed into DSP mul_ln1118_52_fu_944_p2.
DSP Report: Generating DSP mul_ln1118_172_fu_1085_p2, operation Mode is: A*(B:0x1d036).
DSP Report: operator mul_ln1118_172_fu_1085_p2 is absorbed into DSP mul_ln1118_172_fu_1085_p2.
DSP Report: Generating DSP mul_ln1118_157_fu_1068_p2, operation Mode is: A*(B:0x118f2).
DSP Report: operator mul_ln1118_157_fu_1068_p2 is absorbed into DSP mul_ln1118_157_fu_1068_p2.
DSP Report: Generating DSP mul_ln1118_232_fu_1002_p2, operation Mode is: A*(B:0x6634).
DSP Report: operator mul_ln1118_232_fu_1002_p2 is absorbed into DSP mul_ln1118_232_fu_1002_p2.
DSP Report: Generating DSP mul_ln1118_262_fu_993_p2, operation Mode is: A*(B:0x17b90).
DSP Report: operator mul_ln1118_262_fu_993_p2 is absorbed into DSP mul_ln1118_262_fu_993_p2.
DSP Report: Generating DSP mul_ln1118_247_fu_1146_p2, operation Mode is: A*(B:0x1a3fd).
DSP Report: operator mul_ln1118_247_fu_1146_p2 is absorbed into DSP mul_ln1118_247_fu_1146_p2.
DSP Report: Generating DSP mul_ln1118_217_fu_1045_p2, operation Mode is: A*(B:0x9d02).
DSP Report: operator mul_ln1118_217_fu_1045_p2 is absorbed into DSP mul_ln1118_217_fu_1045_p2.
DSP Report: Generating DSP mul_ln1118_187_fu_959_p2, operation Mode is: A*(B:0x39181).
DSP Report: operator mul_ln1118_187_fu_959_p2 is absorbed into DSP mul_ln1118_187_fu_959_p2.
DSP Report: Generating DSP mul_ln1118_202_fu_945_p2, operation Mode is: A*(B:0x1650c).
DSP Report: operator mul_ln1118_202_fu_945_p2 is absorbed into DSP mul_ln1118_202_fu_945_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_1082_p2, operation Mode is: A*(B:0x28e1d).
DSP Report: operator mul_ln1118_142_fu_1082_p2 is absorbed into DSP mul_ln1118_142_fu_1082_p2.
DSP Report: Generating DSP mul_ln1118_142_fu_1082_p2, operation Mode is: C+A*(B:0x28e1d).
DSP Report: operator mul_ln1118_142_fu_1082_p2 is absorbed into DSP mul_ln1118_142_fu_1082_p2.
DSP Report: operator mul_ln1118_142_fu_1082_p2 is absorbed into DSP mul_ln1118_142_fu_1082_p2.
DSP Report: Generating DSP mul_ln1118_112_fu_915_p2, operation Mode is: A*(B:0x16273).
DSP Report: operator mul_ln1118_112_fu_915_p2 is absorbed into DSP mul_ln1118_112_fu_915_p2.
DSP Report: Generating DSP mul_ln1118_127_fu_1011_p2, operation Mode is: A*(B:0x2155e).
DSP Report: operator mul_ln1118_127_fu_1011_p2 is absorbed into DSP mul_ln1118_127_fu_1011_p2.
DSP Report: Generating DSP mul_ln1118_277_fu_1088_p2, operation Mode is: A*(B:0x3451f).
DSP Report: operator mul_ln1118_277_fu_1088_p2 is absorbed into DSP mul_ln1118_277_fu_1088_p2.
DSP Report: Generating DSP mul_ln1118_292_fu_889_p2, operation Mode is: A*(B:0x38f29).
DSP Report: operator mul_ln1118_292_fu_889_p2 is absorbed into DSP mul_ln1118_292_fu_889_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_1143_p2, operation Mode is: A*(B:0x2a37b).
DSP Report: operator mul_ln1118_23_fu_1143_p2 is absorbed into DSP mul_ln1118_23_fu_1143_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_925_p2, operation Mode is: A*(B:0x19ade).
DSP Report: operator mul_ln1118_8_fu_925_p2 is absorbed into DSP mul_ln1118_8_fu_925_p2.
DSP Report: Generating DSP mul_ln1118_98_fu_1044_p2, operation Mode is: A*(B:0x36c60).
DSP Report: operator mul_ln1118_98_fu_1044_p2 is absorbed into DSP mul_ln1118_98_fu_1044_p2.
DSP Report: Generating DSP mul_ln1118_83_fu_867_p2, operation Mode is: A*(B:0x13fd4).
DSP Report: operator mul_ln1118_83_fu_867_p2 is absorbed into DSP mul_ln1118_83_fu_867_p2.
DSP Report: Generating DSP mul_ln1118_68_fu_1083_p2, operation Mode is: A*(B:0x39931).
DSP Report: operator mul_ln1118_68_fu_1083_p2 is absorbed into DSP mul_ln1118_68_fu_1083_p2.
DSP Report: Generating DSP mul_ln1118_38_fu_938_p2, operation Mode is: A*(B:0x1fcff).
DSP Report: operator mul_ln1118_38_fu_938_p2 is absorbed into DSP mul_ln1118_38_fu_938_p2.
DSP Report: operator mul_ln1118_38_fu_938_p2 is absorbed into DSP mul_ln1118_38_fu_938_p2.
DSP Report: Generating DSP mul_ln1118_53_fu_1017_p2, operation Mode is: A*(B:0x3fd02).
DSP Report: operator mul_ln1118_53_fu_1017_p2 is absorbed into DSP mul_ln1118_53_fu_1017_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_1056_p2, operation Mode is: A*(B:0x153e1).
DSP Report: operator mul_ln1118_173_fu_1056_p2 is absorbed into DSP mul_ln1118_173_fu_1056_p2.
DSP Report: Generating DSP mul_ln1118_173_fu_1056_p2, operation Mode is: C+A*(B:0x153e1).
DSP Report: operator mul_ln1118_173_fu_1056_p2 is absorbed into DSP mul_ln1118_173_fu_1056_p2.
DSP Report: operator mul_ln1118_173_fu_1056_p2 is absorbed into DSP mul_ln1118_173_fu_1056_p2.
DSP Report: Generating DSP mul_ln1118_158_fu_1072_p2, operation Mode is: A*(B:0x2ca9a).
DSP Report: operator mul_ln1118_158_fu_1072_p2 is absorbed into DSP mul_ln1118_158_fu_1072_p2.
DSP Report: Generating DSP mul_ln1118_158_fu_1072_p2, operation Mode is: C+A*(B:0x2ca9a).
DSP Report: operator mul_ln1118_158_fu_1072_p2 is absorbed into DSP mul_ln1118_158_fu_1072_p2.
DSP Report: operator mul_ln1118_158_fu_1072_p2 is absorbed into DSP mul_ln1118_158_fu_1072_p2.
DSP Report: Generating DSP mul_ln1118_233_fu_985_p2, operation Mode is: A*(B:0x31c20).
DSP Report: operator mul_ln1118_233_fu_985_p2 is absorbed into DSP mul_ln1118_233_fu_985_p2.
DSP Report: Generating DSP mul_ln1118_263_fu_913_p2, operation Mode is: A*(B:0x1f264).
DSP Report: operator mul_ln1118_263_fu_913_p2 is absorbed into DSP mul_ln1118_263_fu_913_p2.
DSP Report: Generating DSP mul_ln1118_248_fu_927_p2, operation Mode is: A*(B:0x24df6).
DSP Report: operator mul_ln1118_248_fu_927_p2 is absorbed into DSP mul_ln1118_248_fu_927_p2.
DSP Report: Generating DSP mul_ln1118_248_fu_927_p2, operation Mode is: C+A*(B:0x24df6).
DSP Report: operator mul_ln1118_248_fu_927_p2 is absorbed into DSP mul_ln1118_248_fu_927_p2.
DSP Report: operator mul_ln1118_248_fu_927_p2 is absorbed into DSP mul_ln1118_248_fu_927_p2.
DSP Report: Generating DSP mul_ln1118_218_fu_895_p2, operation Mode is: A*(B:0x3bad3).
DSP Report: operator mul_ln1118_218_fu_895_p2 is absorbed into DSP mul_ln1118_218_fu_895_p2.
DSP Report: Generating DSP mul_ln1118_188_fu_1024_p2, operation Mode is: A*(B:0x39fdb).
DSP Report: operator mul_ln1118_188_fu_1024_p2 is absorbed into DSP mul_ln1118_188_fu_1024_p2.
DSP Report: Generating DSP mul_ln1118_203_fu_917_p2, operation Mode is: A*(B:0x17292).
DSP Report: operator mul_ln1118_203_fu_917_p2 is absorbed into DSP mul_ln1118_203_fu_917_p2.
DSP Report: Generating DSP mul_ln1118_203_fu_917_p2, operation Mode is: C+A*(B:0x17292).
DSP Report: operator mul_ln1118_203_fu_917_p2 is absorbed into DSP mul_ln1118_203_fu_917_p2.
DSP Report: operator mul_ln1118_203_fu_917_p2 is absorbed into DSP mul_ln1118_203_fu_917_p2.
DSP Report: Generating DSP mul_ln1118_143_fu_973_p2, operation Mode is: A*(B:0x2af8b).
DSP Report: operator mul_ln1118_143_fu_973_p2 is absorbed into DSP mul_ln1118_143_fu_973_p2.
DSP Report: Generating DSP mul_ln1118_113_fu_961_p2, operation Mode is: A*(B:0x3ea10).
DSP Report: operator mul_ln1118_113_fu_961_p2 is absorbed into DSP mul_ln1118_113_fu_961_p2.
DSP Report: Generating DSP mul_ln1118_128_fu_1126_p2, operation Mode is: A*(B:0x23c42).
DSP Report: operator mul_ln1118_128_fu_1126_p2 is absorbed into DSP mul_ln1118_128_fu_1126_p2.
DSP Report: Generating DSP mul_ln1118_128_fu_1126_p2, operation Mode is: C+A*(B:0x23c42).
DSP Report: operator mul_ln1118_128_fu_1126_p2 is absorbed into DSP mul_ln1118_128_fu_1126_p2.
DSP Report: operator mul_ln1118_128_fu_1126_p2 is absorbed into DSP mul_ln1118_128_fu_1126_p2.
DSP Report: Generating DSP mul_ln1118_278_fu_1095_p2, operation Mode is: A*(B:0x39bf4).
DSP Report: operator mul_ln1118_278_fu_1095_p2 is absorbed into DSP mul_ln1118_278_fu_1095_p2.
DSP Report: Generating DSP mul_ln1118_293_fu_966_p2, operation Mode is: A*(B:0x1d0ad).
DSP Report: operator mul_ln1118_293_fu_966_p2 is absorbed into DSP mul_ln1118_293_fu_966_p2.
DSP Report: Generating DSP mul_ln1118_293_fu_966_p2, operation Mode is: C+A*(B:0x1d0ad).
DSP Report: operator mul_ln1118_293_fu_966_p2 is absorbed into DSP mul_ln1118_293_fu_966_p2.
DSP Report: operator mul_ln1118_293_fu_966_p2 is absorbed into DSP mul_ln1118_293_fu_966_p2.
DSP Report: Generating DSP mul_ln1118_24_fu_855_p2, operation Mode is: A*(B:0x7c71).
DSP Report: operator mul_ln1118_24_fu_855_p2 is absorbed into DSP mul_ln1118_24_fu_855_p2.
DSP Report: operator mul_ln1118_24_fu_855_p2 is absorbed into DSP mul_ln1118_24_fu_855_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_926_p2, operation Mode is: A*(B:0xb54a).
DSP Report: operator mul_ln1118_9_fu_926_p2 is absorbed into DSP mul_ln1118_9_fu_926_p2.
DSP Report: Generating DSP mul_ln1118_99_fu_1050_p2, operation Mode is: A*(B:0x30c5c).
DSP Report: operator mul_ln1118_99_fu_1050_p2 is absorbed into DSP mul_ln1118_99_fu_1050_p2.
DSP Report: Generating DSP mul_ln1118_84_fu_868_p2, operation Mode is: A*(B:0x227be).
DSP Report: operator mul_ln1118_84_fu_868_p2 is absorbed into DSP mul_ln1118_84_fu_868_p2.
DSP Report: Generating DSP mul_ln1118_84_fu_868_p2, operation Mode is: C+A*(B:0x227be).
DSP Report: operator mul_ln1118_84_fu_868_p2 is absorbed into DSP mul_ln1118_84_fu_868_p2.
DSP Report: operator mul_ln1118_84_fu_868_p2 is absorbed into DSP mul_ln1118_84_fu_868_p2.
DSP Report: Generating DSP mul_ln1118_69_fu_1073_p2, operation Mode is: A*(B:0x19488).
DSP Report: operator mul_ln1118_69_fu_1073_p2 is absorbed into DSP mul_ln1118_69_fu_1073_p2.
DSP Report: Generating DSP mul_ln1118_69_fu_1073_p2, operation Mode is: C+A*(B:0x19488).
DSP Report: operator mul_ln1118_69_fu_1073_p2 is absorbed into DSP mul_ln1118_69_fu_1073_p2.
DSP Report: operator mul_ln1118_69_fu_1073_p2 is absorbed into DSP mul_ln1118_69_fu_1073_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_1130_p2, operation Mode is: A*(B:0x10434).
DSP Report: operator mul_ln1118_39_fu_1130_p2 is absorbed into DSP mul_ln1118_39_fu_1130_p2.
DSP Report: operator mul_ln1118_39_fu_1130_p2 is absorbed into DSP mul_ln1118_39_fu_1130_p2.
DSP Report: Generating DSP mul_ln1118_39_fu_1130_p2, operation Mode is: (PCIN>>17)+A*(B:0x3ffed).
DSP Report: operator mul_ln1118_39_fu_1130_p2 is absorbed into DSP mul_ln1118_39_fu_1130_p2.
DSP Report: operator mul_ln1118_39_fu_1130_p2 is absorbed into DSP mul_ln1118_39_fu_1130_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_982_p2, operation Mode is: A*(B:0x3ea7d).
DSP Report: operator mul_ln1118_54_fu_982_p2 is absorbed into DSP mul_ln1118_54_fu_982_p2.
DSP Report: Generating DSP mul_ln1118_174_fu_1105_p2, operation Mode is: A*(B:0x2bfe6).
DSP Report: operator mul_ln1118_174_fu_1105_p2 is absorbed into DSP mul_ln1118_174_fu_1105_p2.
DSP Report: Generating DSP mul_ln1118_174_fu_1105_p2, operation Mode is: C+A*(B:0x2bfe6).
DSP Report: operator mul_ln1118_174_fu_1105_p2 is absorbed into DSP mul_ln1118_174_fu_1105_p2.
DSP Report: operator mul_ln1118_174_fu_1105_p2 is absorbed into DSP mul_ln1118_174_fu_1105_p2.
DSP Report: Generating DSP mul_ln1118_159_fu_997_p2, operation Mode is: A*(B:0x2a2e2).
DSP Report: operator mul_ln1118_159_fu_997_p2 is absorbed into DSP mul_ln1118_159_fu_997_p2.
DSP Report: Generating DSP mul_ln1118_234_fu_1133_p2, operation Mode is: A*(B:0x3941c).
DSP Report: operator mul_ln1118_234_fu_1133_p2 is absorbed into DSP mul_ln1118_234_fu_1133_p2.
DSP Report: Generating DSP mul_ln1118_264_fu_949_p2, operation Mode is: A*(B:0x2470f).
DSP Report: operator mul_ln1118_264_fu_949_p2 is absorbed into DSP mul_ln1118_264_fu_949_p2.
DSP Report: Generating DSP mul_ln1118_249_fu_1038_p2, operation Mode is: A*(B:0xc76c).
DSP Report: operator mul_ln1118_249_fu_1038_p2 is absorbed into DSP mul_ln1118_249_fu_1038_p2.
DSP Report: operator mul_ln1118_249_fu_1038_p2 is absorbed into DSP mul_ln1118_249_fu_1038_p2.
DSP Report: Generating DSP mul_ln1118_219_fu_1071_p2, operation Mode is: A*(B:0x143c9).
DSP Report: operator mul_ln1118_219_fu_1071_p2 is absorbed into DSP mul_ln1118_219_fu_1071_p2.
DSP Report: operator mul_ln1118_219_fu_1071_p2 is absorbed into DSP mul_ln1118_219_fu_1071_p2.
DSP Report: Generating DSP mul_ln1118_189_fu_932_p2, operation Mode is: A*(B:0xbaf5).
DSP Report: operator mul_ln1118_189_fu_932_p2 is absorbed into DSP mul_ln1118_189_fu_932_p2.
DSP Report: Generating DSP mul_ln1118_204_fu_918_p2, operation Mode is: A*(B:0x1b34b).
DSP Report: operator mul_ln1118_204_fu_918_p2 is absorbed into DSP mul_ln1118_204_fu_918_p2.
DSP Report: Generating DSP mul_ln1118_144_fu_951_p2, operation Mode is: A*(B:0x1ea34).
DSP Report: operator mul_ln1118_144_fu_951_p2 is absorbed into DSP mul_ln1118_144_fu_951_p2.
DSP Report: Generating DSP mul_ln1118_114_fu_911_p2, operation Mode is: A*(B:0x1de7f).
DSP Report: operator mul_ln1118_114_fu_911_p2 is absorbed into DSP mul_ln1118_114_fu_911_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_988_p2, operation Mode is: A*(B:0x27b26).
DSP Report: operator mul_ln1118_129_fu_988_p2 is absorbed into DSP mul_ln1118_129_fu_988_p2.
DSP Report: Generating DSP mul_ln1118_129_fu_988_p2, operation Mode is: C+A*(B:0x27b26).
DSP Report: operator mul_ln1118_129_fu_988_p2 is absorbed into DSP mul_ln1118_129_fu_988_p2.
DSP Report: operator mul_ln1118_129_fu_988_p2 is absorbed into DSP mul_ln1118_129_fu_988_p2.
DSP Report: Generating DSP mul_ln1118_279_fu_1090_p2, operation Mode is: A*(B:0xd022).
DSP Report: operator mul_ln1118_279_fu_1090_p2 is absorbed into DSP mul_ln1118_279_fu_1090_p2.
DSP Report: Generating DSP mul_ln1118_294_fu_1048_p2, operation Mode is: A*(B:0x10e2b).
DSP Report: operator mul_ln1118_294_fu_1048_p2 is absorbed into DSP mul_ln1118_294_fu_1048_p2.
DSP Report: operator mul_ln1118_294_fu_1048_p2 is absorbed into DSP mul_ln1118_294_fu_1048_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_954_p2, operation Mode is: A*(B:0x22593).
DSP Report: operator mul_ln1118_25_fu_954_p2 is absorbed into DSP mul_ln1118_25_fu_954_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_954_p2, operation Mode is: C+A*(B:0x22593).
DSP Report: operator mul_ln1118_25_fu_954_p2 is absorbed into DSP mul_ln1118_25_fu_954_p2.
DSP Report: operator mul_ln1118_25_fu_954_p2 is absorbed into DSP mul_ln1118_25_fu_954_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_858_p2, operation Mode is: A*(B:0x1013a).
DSP Report: operator mul_ln1118_10_fu_858_p2 is absorbed into DSP mul_ln1118_10_fu_858_p2.
DSP Report: operator mul_ln1118_10_fu_858_p2 is absorbed into DSP mul_ln1118_10_fu_858_p2.
DSP Report: Generating DSP mul_ln1118_100_fu_1099_p2, operation Mode is: A*(B:0x1750b).
DSP Report: operator mul_ln1118_100_fu_1099_p2 is absorbed into DSP mul_ln1118_100_fu_1099_p2.
DSP Report: operator mul_ln1118_100_fu_1099_p2 is absorbed into DSP mul_ln1118_100_fu_1099_p2.
DSP Report: Generating DSP mul_ln1118_85_fu_869_p2, operation Mode is: A*(B:0x154b).
DSP Report: operator mul_ln1118_85_fu_869_p2 is absorbed into DSP mul_ln1118_85_fu_869_p2.
DSP Report: operator mul_ln1118_85_fu_869_p2 is absorbed into DSP mul_ln1118_85_fu_869_p2.
DSP Report: Generating DSP mul_ln1118_70_fu_1132_p2, operation Mode is: A*(B:0x1a0de).
DSP Report: operator mul_ln1118_70_fu_1132_p2 is absorbed into DSP mul_ln1118_70_fu_1132_p2.
DSP Report: Generating DSP mul_ln1118_40_fu_1140_p2, operation Mode is: A*(B:0x16ec0).
DSP Report: operator mul_ln1118_40_fu_1140_p2 is absorbed into DSP mul_ln1118_40_fu_1140_p2.
DSP Report: operator mul_ln1118_40_fu_1140_p2 is absorbed into DSP mul_ln1118_40_fu_1140_p2.
DSP Report: Generating DSP mul_ln1118_55_fu_1019_p2, operation Mode is: A*(B:0xb0be).
DSP Report: operator mul_ln1118_55_fu_1019_p2 is absorbed into DSP mul_ln1118_55_fu_1019_p2.
DSP Report: Generating DSP mul_ln1118_175_fu_1138_p2, operation Mode is: A*(B:0x1da68).
DSP Report: operator mul_ln1118_175_fu_1138_p2 is absorbed into DSP mul_ln1118_175_fu_1138_p2.
DSP Report: operator mul_ln1118_175_fu_1138_p2 is absorbed into DSP mul_ln1118_175_fu_1138_p2.
DSP Report: Generating DSP mul_ln1118_160_fu_1145_p2, operation Mode is: A*(B:0x2473f).
DSP Report: operator mul_ln1118_160_fu_1145_p2 is absorbed into DSP mul_ln1118_160_fu_1145_p2.
DSP Report: Generating DSP mul_ln1118_235_fu_943_p2, operation Mode is: A*(B:0xbfce).
DSP Report: operator mul_ln1118_235_fu_943_p2 is absorbed into DSP mul_ln1118_235_fu_943_p2.
DSP Report: Generating DSP mul_ln1118_265_fu_995_p2, operation Mode is: A*(B:0x18c05).
DSP Report: operator mul_ln1118_265_fu_995_p2 is absorbed into DSP mul_ln1118_265_fu_995_p2.
DSP Report: Generating DSP mul_ln1118_265_fu_995_p2, operation Mode is: C+A*(B:0x18c05).
DSP Report: operator mul_ln1118_265_fu_995_p2 is absorbed into DSP mul_ln1118_265_fu_995_p2.
DSP Report: operator mul_ln1118_265_fu_995_p2 is absorbed into DSP mul_ln1118_265_fu_995_p2.
DSP Report: Generating DSP mul_ln1118_250_fu_848_p2, operation Mode is: A*(B:0x1ecdd).
DSP Report: operator mul_ln1118_250_fu_848_p2 is absorbed into DSP mul_ln1118_250_fu_848_p2.
DSP Report: operator mul_ln1118_250_fu_848_p2 is absorbed into DSP mul_ln1118_250_fu_848_p2.
DSP Report: Generating DSP mul_ln1118_220_fu_891_p2, operation Mode is: A*(B:0x21bcb).
DSP Report: operator mul_ln1118_220_fu_891_p2 is absorbed into DSP mul_ln1118_220_fu_891_p2.
DSP Report: Generating DSP mul_ln1118_220_fu_891_p2, operation Mode is: C+A*(B:0x21bcb).
DSP Report: operator mul_ln1118_220_fu_891_p2 is absorbed into DSP mul_ln1118_220_fu_891_p2.
DSP Report: operator mul_ln1118_220_fu_891_p2 is absorbed into DSP mul_ln1118_220_fu_891_p2.
DSP Report: Generating DSP mul_ln1118_190_fu_904_p2, operation Mode is: A*(B:0x2f3be).
DSP Report: operator mul_ln1118_190_fu_904_p2 is absorbed into DSP mul_ln1118_190_fu_904_p2.
DSP Report: Generating DSP mul_ln1118_205_fu_890_p2, operation Mode is: A*(B:0x15f1).
DSP Report: operator mul_ln1118_205_fu_890_p2 is absorbed into DSP mul_ln1118_205_fu_890_p2.
DSP Report: operator mul_ln1118_205_fu_890_p2 is absorbed into DSP mul_ln1118_205_fu_890_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_975_p2, operation Mode is: A*(B:0x2ee2e).
DSP Report: operator mul_ln1118_145_fu_975_p2 is absorbed into DSP mul_ln1118_145_fu_975_p2.
DSP Report: Generating DSP mul_ln1118_145_fu_975_p2, operation Mode is: C+A*(B:0x2ee2e).
DSP Report: operator mul_ln1118_145_fu_975_p2 is absorbed into DSP mul_ln1118_145_fu_975_p2.
DSP Report: operator mul_ln1118_145_fu_975_p2 is absorbed into DSP mul_ln1118_145_fu_975_p2.
DSP Report: Generating DSP mul_ln1118_115_fu_906_p2, operation Mode is: A*(B:0x12307).
DSP Report: operator mul_ln1118_115_fu_906_p2 is absorbed into DSP mul_ln1118_115_fu_906_p2.
DSP Report: Generating DSP mul_ln1118_130_fu_894_p2, operation Mode is: A*(B:0x7ac4).
DSP Report: operator mul_ln1118_130_fu_894_p2 is absorbed into DSP mul_ln1118_130_fu_894_p2.
DSP Report: operator mul_ln1118_130_fu_894_p2 is absorbed into DSP mul_ln1118_130_fu_894_p2.
DSP Report: Generating DSP mul_ln1118_280_fu_1091_p2, operation Mode is: A*(B:0x10fa9).
DSP Report: operator mul_ln1118_280_fu_1091_p2 is absorbed into DSP mul_ln1118_280_fu_1091_p2.
DSP Report: operator mul_ln1118_280_fu_1091_p2 is absorbed into DSP mul_ln1118_280_fu_1091_p2.
DSP Report: Generating DSP mul_ln1118_295_fu_1049_p2, operation Mode is: A*(B:0x1e22d).
DSP Report: operator mul_ln1118_295_fu_1049_p2 is absorbed into DSP mul_ln1118_295_fu_1049_p2.
DSP Report: operator mul_ln1118_295_fu_1049_p2 is absorbed into DSP mul_ln1118_295_fu_1049_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_955_p2, operation Mode is: A*(B:0x2b297).
DSP Report: operator mul_ln1118_26_fu_955_p2 is absorbed into DSP mul_ln1118_26_fu_955_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_969_p2, operation Mode is: A*(B:0x15d98).
DSP Report: operator mul_ln1118_11_fu_969_p2 is absorbed into DSP mul_ln1118_11_fu_969_p2.
DSP Report: operator mul_ln1118_11_fu_969_p2 is absorbed into DSP mul_ln1118_11_fu_969_p2.
DSP Report: Generating DSP mul_ln1118_101_fu_1112_p2, operation Mode is: A*(B:0x4ed7).
DSP Report: operator mul_ln1118_101_fu_1112_p2 is absorbed into DSP mul_ln1118_101_fu_1112_p2.
DSP Report: Generating DSP mul_ln1118_86_fu_870_p2, operation Mode is: A*(B:0x3589c).
DSP Report: operator mul_ln1118_86_fu_870_p2 is absorbed into DSP mul_ln1118_86_fu_870_p2.
DSP Report: Generating DSP mul_ln1118_71_fu_1075_p2, operation Mode is: A*(B:0x344d0).
DSP Report: operator mul_ln1118_71_fu_1075_p2 is absorbed into DSP mul_ln1118_71_fu_1075_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_924_p2, operation Mode is: A*(B:0x1237e).
DSP Report: operator mul_ln1118_41_fu_924_p2 is absorbed into DSP mul_ln1118_41_fu_924_p2.
DSP Report: Generating DSP mul_ln1118_56_fu_1020_p2, operation Mode is: A*(B:0x3bd8f).
DSP Report: operator mul_ln1118_56_fu_1020_p2 is absorbed into DSP mul_ln1118_56_fu_1020_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_1058_p2, operation Mode is: A*(B:0x13a27).
DSP Report: operator mul_ln1118_176_fu_1058_p2 is absorbed into DSP mul_ln1118_176_fu_1058_p2.
DSP Report: Generating DSP mul_ln1118_176_fu_1058_p2, operation Mode is: C+A*(B:0x13a27).
DSP Report: operator mul_ln1118_176_fu_1058_p2 is absorbed into DSP mul_ln1118_176_fu_1058_p2.
DSP Report: operator mul_ln1118_176_fu_1058_p2 is absorbed into DSP mul_ln1118_176_fu_1058_p2.
DSP Report: Generating DSP mul_ln1118_161_fu_999_p2, operation Mode is: A*(B:0x2f714).
DSP Report: operator mul_ln1118_161_fu_999_p2 is absorbed into DSP mul_ln1118_161_fu_999_p2.
DSP Report: Generating DSP mul_ln1118_161_fu_999_p2, operation Mode is: C+A*(B:0x2f714).
DSP Report: operator mul_ln1118_161_fu_999_p2 is absorbed into DSP mul_ln1118_161_fu_999_p2.
DSP Report: operator mul_ln1118_161_fu_999_p2 is absorbed into DSP mul_ln1118_161_fu_999_p2.
DSP Report: Generating DSP mul_ln1118_236_fu_1135_p2, operation Mode is: A*(B:0x37688).
DSP Report: operator mul_ln1118_236_fu_1135_p2 is absorbed into DSP mul_ln1118_236_fu_1135_p2.
DSP Report: Generating DSP mul_ln1118_266_fu_996_p2, operation Mode is: A*(B:0x1dfcd).
DSP Report: operator mul_ln1118_266_fu_996_p2 is absorbed into DSP mul_ln1118_266_fu_996_p2.
DSP Report: Generating DSP mul_ln1118_251_fu_1040_p2, operation Mode is: A*(B:0x3bf5f).
DSP Report: operator mul_ln1118_251_fu_1040_p2 is absorbed into DSP mul_ln1118_251_fu_1040_p2.
DSP Report: Generating DSP mul_ln1118_221_fu_875_p2, operation Mode is: A*(B:0x2db36).
DSP Report: operator mul_ln1118_221_fu_875_p2 is absorbed into DSP mul_ln1118_221_fu_875_p2.
DSP Report: Generating DSP mul_ln1118_191_fu_1125_p2, operation Mode is: A*(B:0xbb2c).
DSP Report: operator mul_ln1118_191_fu_1125_p2 is absorbed into DSP mul_ln1118_191_fu_1125_p2.
DSP Report: Generating DSP mul_ln1118_206_fu_1097_p2, operation Mode is: A*(B:0x164fc).
DSP Report: operator mul_ln1118_206_fu_1097_p2 is absorbed into DSP mul_ln1118_206_fu_1097_p2.
DSP Report: Generating DSP mul_ln1118_206_fu_1097_p2, operation Mode is: C+A*(B:0x164fc).
DSP Report: operator mul_ln1118_206_fu_1097_p2 is absorbed into DSP mul_ln1118_206_fu_1097_p2.
DSP Report: operator mul_ln1118_206_fu_1097_p2 is absorbed into DSP mul_ln1118_206_fu_1097_p2.
DSP Report: Generating DSP mul_ln1118_146_fu_866_p2, operation Mode is: A*(B:0xd04).
DSP Report: operator mul_ln1118_146_fu_866_p2 is absorbed into DSP mul_ln1118_146_fu_866_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_952_p2, operation Mode is: A*(B:0x193a0).
DSP Report: operator mul_ln1118_116_fu_952_p2 is absorbed into DSP mul_ln1118_116_fu_952_p2.
DSP Report: Generating DSP mul_ln1118_116_fu_952_p2, operation Mode is: C+A*(B:0x193a0).
DSP Report: operator mul_ln1118_116_fu_952_p2 is absorbed into DSP mul_ln1118_116_fu_952_p2.
DSP Report: operator mul_ln1118_116_fu_952_p2 is absorbed into DSP mul_ln1118_116_fu_952_p2.
DSP Report: Generating DSP mul_ln1118_131_fu_1100_p2, operation Mode is: A*(B:0x3285e).
DSP Report: operator mul_ln1118_131_fu_1100_p2 is absorbed into DSP mul_ln1118_131_fu_1100_p2.
DSP Report: Generating DSP mul_ln1118_281_fu_1093_p2, operation Mode is: A*(B:0x14876).
DSP Report: operator mul_ln1118_281_fu_1093_p2 is absorbed into DSP mul_ln1118_281_fu_1093_p2.
DSP Report: Generating DSP mul_ln1118_296_fu_859_p2, operation Mode is: A*(B:0x1a35f).
DSP Report: operator mul_ln1118_296_fu_859_p2 is absorbed into DSP mul_ln1118_296_fu_859_p2.
DSP Report: Generating DSP mul_ln1118_296_fu_859_p2, operation Mode is: C+A*(B:0x1a35f).
DSP Report: operator mul_ln1118_296_fu_859_p2 is absorbed into DSP mul_ln1118_296_fu_859_p2.
DSP Report: operator mul_ln1118_296_fu_859_p2 is absorbed into DSP mul_ln1118_296_fu_859_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_1147_p2, operation Mode is: A*(B:0x7dfd).
DSP Report: operator mul_ln1118_27_fu_1147_p2 is absorbed into DSP mul_ln1118_27_fu_1147_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_1080_p2, operation Mode is: A*(B:0x3192d).
DSP Report: operator mul_ln1118_12_fu_1080_p2 is absorbed into DSP mul_ln1118_12_fu_1080_p2.
DSP Report: Generating DSP trunc_ln708_15_reg_368750_reg, operation Mode is: (A*(B:0x3fda3))'.
DSP Report: register trunc_ln708_15_reg_368750_reg is absorbed into DSP trunc_ln708_15_reg_368750_reg.
DSP Report: operator mul_ln1118_102_fu_1113_p2 is absorbed into DSP trunc_ln708_15_reg_368750_reg.
DSP Report: Generating DSP mul_ln1118_87_fu_871_p2, operation Mode is: A*(B:0x7ae4).
DSP Report: operator mul_ln1118_87_fu_871_p2 is absorbed into DSP mul_ln1118_87_fu_871_p2.
DSP Report: Generating DSP mul_ln1118_72_fu_1076_p2, operation Mode is: A*(B:0x5dcb).
DSP Report: operator mul_ln1118_72_fu_1076_p2 is absorbed into DSP mul_ln1118_72_fu_1076_p2.
DSP Report: Generating DSP mul_ln1118_42_fu_883_p2, operation Mode is: A*(B:0x41ad).
DSP Report: operator mul_ln1118_42_fu_883_p2 is absorbed into DSP mul_ln1118_42_fu_883_p2.
DSP Report: Generating DSP mul_ln1118_57_fu_928_p2, operation Mode is: A*(B:0x382f).
DSP Report: operator mul_ln1118_57_fu_928_p2 is absorbed into DSP mul_ln1118_57_fu_928_p2.
DSP Report: Generating DSP mul_ln1118_177_fu_1030_p2, operation Mode is: A*(B:0x2dd77).
DSP Report: operator mul_ln1118_177_fu_1030_p2 is absorbed into DSP mul_ln1118_177_fu_1030_p2.
DSP Report: Generating DSP mul_ln1118_177_fu_1030_p2, operation Mode is: C+A*(B:0x2dd77).
DSP Report: operator mul_ln1118_177_fu_1030_p2 is absorbed into DSP mul_ln1118_177_fu_1030_p2.
DSP Report: operator mul_ln1118_177_fu_1030_p2 is absorbed into DSP mul_ln1118_177_fu_1030_p2.
DSP Report: Generating DSP mul_ln1118_162_fu_1006_p2, operation Mode is: A*(B:0x319d0).
DSP Report: operator mul_ln1118_162_fu_1006_p2 is absorbed into DSP mul_ln1118_162_fu_1006_p2.
DSP Report: Generating DSP mul_ln1118_237_fu_1136_p2, operation Mode is: A*(B:0x411c).
DSP Report: operator mul_ln1118_237_fu_1136_p2 is absorbed into DSP mul_ln1118_237_fu_1136_p2.
DSP Report: Generating DSP mul_ln1118_267_fu_991_p2, operation Mode is: A*(B:0x29735).
DSP Report: operator mul_ln1118_267_fu_991_p2 is absorbed into DSP mul_ln1118_267_fu_991_p2.
DSP Report: Generating DSP mul_ln1118_267_fu_991_p2, operation Mode is: C+A*(B:0x29735).
DSP Report: operator mul_ln1118_267_fu_991_p2 is absorbed into DSP mul_ln1118_267_fu_991_p2.
DSP Report: operator mul_ln1118_267_fu_991_p2 is absorbed into DSP mul_ln1118_267_fu_991_p2.
DSP Report: Generating DSP mul_ln1118_252_fu_850_p2, operation Mode is: A*(B:0x32d28).
DSP Report: operator mul_ln1118_252_fu_850_p2 is absorbed into DSP mul_ln1118_252_fu_850_p2.
DSP Report: Generating DSP mul_ln1118_222_fu_1069_p2, operation Mode is: A*(B:0x295dc).
DSP Report: operator mul_ln1118_222_fu_1069_p2 is absorbed into DSP mul_ln1118_222_fu_1069_p2.
DSP Report: Generating DSP mul_ln1118_192_fu_1016_p2, operation Mode is: A*(B:0x57d8).
DSP Report: operator mul_ln1118_192_fu_1016_p2 is absorbed into DSP mul_ln1118_192_fu_1016_p2.
DSP Report: Generating DSP mul_ln1118_207_fu_1098_p2, operation Mode is: A*(B:0x2ee7d).
DSP Report: operator mul_ln1118_207_fu_1098_p2 is absorbed into DSP mul_ln1118_207_fu_1098_p2.
DSP Report: Generating DSP mul_ln1118_147_fu_1139_p2, operation Mode is: A*(B:0x3a3fd).
DSP Report: operator mul_ln1118_147_fu_1139_p2 is absorbed into DSP mul_ln1118_147_fu_1139_p2.
DSP Report: Generating DSP mul_ln1118_117_fu_1005_p2, operation Mode is: A*(B:0x37fa7).
DSP Report: operator mul_ln1118_117_fu_1005_p2 is absorbed into DSP mul_ln1118_117_fu_1005_p2.
DSP Report: Generating DSP mul_ln1118_132_fu_1078_p2, operation Mode is: A*(B:0x2ea8e).
DSP Report: operator mul_ln1118_132_fu_1078_p2 is absorbed into DSP mul_ln1118_132_fu_1078_p2.
DSP Report: Generating DSP mul_ln1118_282_fu_1065_p2, operation Mode is: A*(B:0x3e057).
DSP Report: operator mul_ln1118_282_fu_1065_p2 is absorbed into DSP mul_ln1118_282_fu_1065_p2.
DSP Report: Generating DSP mul_ln1118_297_fu_860_p2, operation Mode is: A*(B:0x2c790).
DSP Report: operator mul_ln1118_297_fu_860_p2 is absorbed into DSP mul_ln1118_297_fu_860_p2.
DSP Report: Generating DSP mul_ln1118_297_fu_860_p2, operation Mode is: C+A*(B:0x2c790).
DSP Report: operator mul_ln1118_297_fu_860_p2 is absorbed into DSP mul_ln1118_297_fu_860_p2.
DSP Report: operator mul_ln1118_297_fu_860_p2 is absorbed into DSP mul_ln1118_297_fu_860_p2.
DSP Report: Generating DSP mul_ln1118_28_fu_1107_p2, operation Mode is: A*(B:0x1ef20).
DSP Report: operator mul_ln1118_28_fu_1107_p2 is absorbed into DSP mul_ln1118_28_fu_1107_p2.
DSP Report: Generating DSP mul_ln1118_28_fu_1107_p2, operation Mode is: C+A*(B:0x1ef20).
DSP Report: operator mul_ln1118_28_fu_1107_p2 is absorbed into DSP mul_ln1118_28_fu_1107_p2.
DSP Report: operator mul_ln1118_28_fu_1107_p2 is absorbed into DSP mul_ln1118_28_fu_1107_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_971_p2, operation Mode is: A*(B:0x152c0).
DSP Report: operator mul_ln1118_13_fu_971_p2 is absorbed into DSP mul_ln1118_13_fu_971_p2.
DSP Report: operator mul_ln1118_13_fu_971_p2 is absorbed into DSP mul_ln1118_13_fu_971_p2.
DSP Report: Generating DSP mul_ln1118_103_fu_1114_p2, operation Mode is: A*(B:0x6371).
DSP Report: operator mul_ln1118_103_fu_1114_p2 is absorbed into DSP mul_ln1118_103_fu_1114_p2.
DSP Report: Generating DSP mul_ln1118_88_fu_1018_p2, operation Mode is: A*(B:0x1fa13).
DSP Report: operator mul_ln1118_88_fu_1018_p2 is absorbed into DSP mul_ln1118_88_fu_1018_p2.
DSP Report: Generating DSP mul_ln1118_73_fu_967_p2, operation Mode is: A*(B:0x320f4).
DSP Report: operator mul_ln1118_73_fu_967_p2 is absorbed into DSP mul_ln1118_73_fu_967_p2.
DSP Report: Generating DSP mul_ln1118_43_fu_920_p2, operation Mode is: A*(B:0x998e).
DSP Report: operator mul_ln1118_43_fu_920_p2 is absorbed into DSP mul_ln1118_43_fu_920_p2.
DSP Report: Generating DSP mul_ln1118_58_fu_958_p2, operation Mode is: A*(B:0x9ec7).
DSP Report: operator mul_ln1118_58_fu_958_p2 is absorbed into DSP mul_ln1118_58_fu_958_p2.
DSP Report: Generating DSP mul_ln1118_178_fu_1031_p2, operation Mode is: A*(B:0x38125).
DSP Report: operator mul_ln1118_178_fu_1031_p2 is absorbed into DSP mul_ln1118_178_fu_1031_p2.
DSP Report: Generating DSP mul_ln1118_163_fu_1074_p2, operation Mode is: A*(B:0x2fdc7).
DSP Report: operator mul_ln1118_163_fu_1074_p2 is absorbed into DSP mul_ln1118_163_fu_1074_p2.
DSP Report: Generating DSP mul_ln1118_238_fu_1137_p2, operation Mode is: A*(B:0x9aa9).
DSP Report: operator mul_ln1118_238_fu_1137_p2 is absorbed into DSP mul_ln1118_238_fu_1137_p2.
DSP Report: Generating DSP mul_ln1118_268_fu_998_p2, operation Mode is: A*(B:0x2a7c7).
DSP Report: operator mul_ln1118_268_fu_998_p2 is absorbed into DSP mul_ln1118_268_fu_998_p2.
DSP Report: Generating DSP mul_ln1118_253_fu_1037_p2, operation Mode is: A*(B:0x6f9b).
DSP Report: operator mul_ln1118_253_fu_1037_p2 is absorbed into DSP mul_ln1118_253_fu_1037_p2.
DSP Report: Generating DSP mul_ln1118_223_fu_960_p2, operation Mode is: A*(B:0x254fd).
DSP Report: operator mul_ln1118_223_fu_960_p2 is absorbed into DSP mul_ln1118_223_fu_960_p2.
DSP Report: Generating DSP mul_ln1118_223_fu_960_p2, operation Mode is: C+A*(B:0x254fd).
DSP Report: operator mul_ln1118_223_fu_960_p2 is absorbed into DSP mul_ln1118_223_fu_960_p2.
DSP Report: operator mul_ln1118_223_fu_960_p2 is absorbed into DSP mul_ln1118_223_fu_960_p2.
DSP Report: Generating DSP mul_ln1118_193_fu_947_p2, operation Mode is: A*(B:0x1f6c4).
DSP Report: operator mul_ln1118_193_fu_947_p2 is absorbed into DSP mul_ln1118_193_fu_947_p2.
DSP Report: Generating DSP mul_ln1118_193_fu_947_p2, operation Mode is: C+A*(B:0x1f6c4).
DSP Report: operator mul_ln1118_193_fu_947_p2 is absorbed into DSP mul_ln1118_193_fu_947_p2.
DSP Report: operator mul_ln1118_193_fu_947_p2 is absorbed into DSP mul_ln1118_193_fu_947_p2.
DSP Report: Generating DSP mul_ln1118_208_fu_1081_p2, operation Mode is: A*(B:0x28abb).
DSP Report: operator mul_ln1118_208_fu_1081_p2 is absorbed into DSP mul_ln1118_208_fu_1081_p2.
DSP Report: Generating DSP mul_ln1118_208_fu_1081_p2, operation Mode is: C+A*(B:0x28abb).
DSP Report: operator mul_ln1118_208_fu_1081_p2 is absorbed into DSP mul_ln1118_208_fu_1081_p2.
DSP Report: operator mul_ln1118_208_fu_1081_p2 is absorbed into DSP mul_ln1118_208_fu_1081_p2.
DSP Report: Generating DSP mul_ln1118_148_fu_905_p2, operation Mode is: A*(B:0x3ddb).
DSP Report: operator mul_ln1118_148_fu_905_p2 is absorbed into DSP mul_ln1118_148_fu_905_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_1116_p2, operation Mode is: A*(B:0x2e5c3).
DSP Report: operator mul_ln1118_118_fu_1116_p2 is absorbed into DSP mul_ln1118_118_fu_1116_p2.
DSP Report: Generating DSP mul_ln1118_118_fu_1116_p2, operation Mode is: C+A*(B:0x2e5c3).
DSP Report: operator mul_ln1118_118_fu_1116_p2 is absorbed into DSP mul_ln1118_118_fu_1116_p2.
DSP Report: operator mul_ln1118_118_fu_1116_p2 is absorbed into DSP mul_ln1118_118_fu_1116_p2.
DSP Report: Generating DSP mul_ln1118_133_fu_992_p2, operation Mode is: A*(B:0x119a8).
DSP Report: operator mul_ln1118_133_fu_992_p2 is absorbed into DSP mul_ln1118_133_fu_992_p2.
DSP Report: operator mul_ln1118_133_fu_992_p2 is absorbed into DSP mul_ln1118_133_fu_992_p2.
DSP Report: Generating DSP mul_ln1118_283_fu_1066_p2, operation Mode is: A*(B:0x2a386).
DSP Report: operator mul_ln1118_283_fu_1066_p2 is absorbed into DSP mul_ln1118_283_fu_1066_p2.
DSP Report: Generating DSP mul_ln1118_298_fu_861_p2, operation Mode is: A*(B:0x2358d).
DSP Report: operator mul_ln1118_298_fu_861_p2 is absorbed into DSP mul_ln1118_298_fu_861_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_1120_p2, operation Mode is: A*(B:0x4d90).
DSP Report: operator mul_ln1118_29_fu_1120_p2 is absorbed into DSP mul_ln1118_29_fu_1120_p2.
DSP Report: operator mul_ln1118_29_fu_1120_p2 is absorbed into DSP mul_ln1118_29_fu_1120_p2.
DSP Report: Generating DSP trunc_ln708_2_reg_368735_reg, operation Mode is: (A*(B:0x277a))'.
DSP Report: register trunc_ln708_2_reg_368735_reg is absorbed into DSP trunc_ln708_2_reg_368735_reg.
DSP Report: operator mul_ln1118_14_fu_972_p2 is absorbed into DSP trunc_ln708_2_reg_368735_reg.
DSP Report: Generating DSP mul_ln1118_104_fu_1131_p2, operation Mode is: A*(B:0x1745).
DSP Report: operator mul_ln1118_104_fu_1131_p2 is absorbed into DSP mul_ln1118_104_fu_1131_p2.
DSP Report: operator mul_ln1118_104_fu_1131_p2 is absorbed into DSP mul_ln1118_104_fu_1131_p2.
DSP Report: Generating DSP mul_ln1118_89_fu_1013_p2, operation Mode is: A*(B:0x1a585).
DSP Report: operator mul_ln1118_89_fu_1013_p2 is absorbed into DSP mul_ln1118_89_fu_1013_p2.
DSP Report: operator mul_ln1118_89_fu_1013_p2 is absorbed into DSP mul_ln1118_89_fu_1013_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_968_p2, operation Mode is: A*(B:0x2b6eb).
DSP Report: operator mul_ln1118_74_fu_968_p2 is absorbed into DSP mul_ln1118_74_fu_968_p2.
DSP Report: Generating DSP mul_ln1118_74_fu_968_p2, operation Mode is: C+A*(B:0x2b6eb).
DSP Report: operator mul_ln1118_74_fu_968_p2 is absorbed into DSP mul_ln1118_74_fu_968_p2.
DSP Report: operator mul_ln1118_74_fu_968_p2 is absorbed into DSP mul_ln1118_74_fu_968_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_903_p2, operation Mode is: A*(B:0x1ec92).
DSP Report: operator mul_ln1118_44_fu_903_p2 is absorbed into DSP mul_ln1118_44_fu_903_p2.
DSP Report: operator mul_ln1118_44_fu_903_p2 is absorbed into DSP mul_ln1118_44_fu_903_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_903_p2, operation Mode is: (PCIN>>17)+A*(B:0x18).
DSP Report: operator mul_ln1118_44_fu_903_p2 is absorbed into DSP mul_ln1118_44_fu_903_p2.
DSP Report: operator mul_ln1118_44_fu_903_p2 is absorbed into DSP mul_ln1118_44_fu_903_p2.
DSP Report: Generating DSP mul_ln1118_59_fu_901_p2, operation Mode is: A*(B:0x3c018).
DSP Report: operator mul_ln1118_59_fu_901_p2 is absorbed into DSP mul_ln1118_59_fu_901_p2.
DSP Report: Generating DSP mul_ln1118_179_fu_922_p2, operation Mode is: A*(B:0x223a9).
DSP Report: operator mul_ln1118_179_fu_922_p2 is absorbed into DSP mul_ln1118_179_fu_922_p2.
DSP Report: Generating DSP mul_ln1118_179_fu_922_p2, operation Mode is: C+A*(B:0x223a9).
DSP Report: operator mul_ln1118_179_fu_922_p2 is absorbed into DSP mul_ln1118_179_fu_922_p2.
DSP Report: operator mul_ln1118_179_fu_922_p2 is absorbed into DSP mul_ln1118_179_fu_922_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_936_p2, operation Mode is: A*(B:0x1360d).
DSP Report: operator mul_ln1118_164_fu_936_p2 is absorbed into DSP mul_ln1118_164_fu_936_p2.
DSP Report: Generating DSP mul_ln1118_164_fu_936_p2, operation Mode is: C+A*(B:0x1360d).
DSP Report: operator mul_ln1118_164_fu_936_p2 is absorbed into DSP mul_ln1118_164_fu_936_p2.
DSP Report: operator mul_ln1118_164_fu_936_p2 is absorbed into DSP mul_ln1118_164_fu_936_p2.
DSP Report: Generating DSP trunc_ln708_29_reg_368765_reg, operation Mode is: (A*(B:0x3d9df))'.
DSP Report: register trunc_ln708_29_reg_368765_reg is absorbed into DSP trunc_ln708_29_reg_368765_reg.
DSP Report: operator mul_ln1118_239_fu_1057_p2 is absorbed into DSP trunc_ln708_29_reg_368765_reg.
DSP Report: Generating DSP mul_ln1118_269_fu_987_p2, operation Mode is: A*(B:0xe9f9).
DSP Report: operator mul_ln1118_269_fu_987_p2 is absorbed into DSP mul_ln1118_269_fu_987_p2.
DSP Report: Generating DSP mul_ln1118_254_fu_885_p2, operation Mode is: A*(B:0xcaf5).
DSP Report: operator mul_ln1118_254_fu_885_p2 is absorbed into DSP mul_ln1118_254_fu_885_p2.
DSP Report: operator mul_ln1118_254_fu_885_p2 is absorbed into DSP mul_ln1118_254_fu_885_p2.
DSP Report: Generating DSP mul_ln1118_224_fu_851_p2, operation Mode is: A*(B:0x75bb).
DSP Report: operator mul_ln1118_224_fu_851_p2 is absorbed into DSP mul_ln1118_224_fu_851_p2.
DSP Report: operator mul_ln1118_224_fu_851_p2 is absorbed into DSP mul_ln1118_224_fu_851_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_980_p2, operation Mode is: A*(B:0x21979).
DSP Report: operator mul_ln1118_194_fu_980_p2 is absorbed into DSP mul_ln1118_194_fu_980_p2.
DSP Report: Generating DSP mul_ln1118_194_fu_980_p2, operation Mode is: C+A*(B:0x21979).
DSP Report: operator mul_ln1118_194_fu_980_p2 is absorbed into DSP mul_ln1118_194_fu_980_p2.
DSP Report: operator mul_ln1118_194_fu_980_p2 is absorbed into DSP mul_ln1118_194_fu_980_p2.
DSP Report: Generating DSP mul_ln1118_209_fu_1064_p2, operation Mode is: A*(B:0x2c512).
DSP Report: operator mul_ln1118_209_fu_1064_p2 is absorbed into DSP mul_ln1118_209_fu_1064_p2.
DSP Report: Generating DSP mul_ln1118_209_fu_1064_p2, operation Mode is: C+A*(B:0x2c512).
DSP Report: operator mul_ln1118_209_fu_1064_p2 is absorbed into DSP mul_ln1118_209_fu_1064_p2.
DSP Report: operator mul_ln1118_209_fu_1064_p2 is absorbed into DSP mul_ln1118_209_fu_1064_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_912_p2, operation Mode is: A*(B:0x2fe9f).
DSP Report: operator mul_ln1118_149_fu_912_p2 is absorbed into DSP mul_ln1118_149_fu_912_p2.
DSP Report: Generating DSP mul_ln1118_149_fu_912_p2, operation Mode is: C+A*(B:0x2fe9f).
DSP Report: operator mul_ln1118_149_fu_912_p2 is absorbed into DSP mul_ln1118_149_fu_912_p2.
DSP Report: operator mul_ln1118_149_fu_912_p2 is absorbed into DSP mul_ln1118_149_fu_912_p2.
DSP Report: Generating DSP mul_ln1118_119_fu_1036_p2, operation Mode is: A*(B:0x19a16).
DSP Report: operator mul_ln1118_119_fu_1036_p2 is absorbed into DSP mul_ln1118_119_fu_1036_p2.
DSP Report: operator mul_ln1118_119_fu_1036_p2 is absorbed into DSP mul_ln1118_119_fu_1036_p2.
DSP Report: Generating DSP mul_ln1118_134_fu_1028_p2, operation Mode is: A*(B:0x1882).
DSP Report: operator mul_ln1118_134_fu_1028_p2 is absorbed into DSP mul_ln1118_134_fu_1028_p2.
DSP Report: operator mul_ln1118_134_fu_1028_p2 is absorbed into DSP mul_ln1118_134_fu_1028_p2.
DSP Report: Generating DSP mul_ln1118_284_fu_1062_p2, operation Mode is: A*(B:0x1657d).
DSP Report: operator mul_ln1118_284_fu_1062_p2 is absorbed into DSP mul_ln1118_284_fu_1062_p2.
DSP Report: operator mul_ln1118_284_fu_1062_p2 is absorbed into DSP mul_ln1118_284_fu_1062_p2.
DSP Report: Generating DSP mul_ln1118_299_fu_862_p2, operation Mode is: A*(B:0x99b6).
DSP Report: operator mul_ln1118_299_fu_862_p2 is absorbed into DSP mul_ln1118_299_fu_862_p2.
DSP Report: operator mul_ln1118_299_fu_862_p2 is absorbed into DSP mul_ln1118_299_fu_862_p2.
DSP Report: Generating DSP layer2_out_28_V_reg_1084_reg, operation Mode is: (C:0xfe5bc7)+A*(B:0x5ee).
DSP Report: register layer2_out_28_V_reg_1084_reg is absorbed into DSP layer2_out_28_V_reg_1084_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_28_fu_4192_p2 is absorbed into DSP layer2_out_28_V_reg_1084_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_27_fu_383_p2 is absorbed into DSP layer2_out_28_V_reg_1084_reg.
DSP Report: Generating DSP layer2_out_27_V_reg_1079_reg, operation Mode is: (C:0xfed2ee)+A*(B:0x1414).
DSP Report: register layer2_out_27_V_reg_1079_reg is absorbed into DSP layer2_out_27_V_reg_1079_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_27_fu_4181_p2 is absorbed into DSP layer2_out_27_V_reg_1079_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_26_fu_397_p2 is absorbed into DSP layer2_out_27_V_reg_1079_reg.
DSP Report: Generating DSP layer2_out_26_V_reg_1074_reg, operation Mode is: (C:0xfeb33c)+A*(B:0x1958).
DSP Report: register layer2_out_26_V_reg_1074_reg is absorbed into DSP layer2_out_26_V_reg_1074_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_26_fu_4170_p2 is absorbed into DSP layer2_out_26_V_reg_1074_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_25_fu_380_p2 is absorbed into DSP layer2_out_26_V_reg_1074_reg.
DSP Report: Generating DSP layer2_out_25_V_reg_1069_reg, operation Mode is: (C:0xfff648)+A*(B:0x1095).
DSP Report: register layer2_out_25_V_reg_1069_reg is absorbed into DSP layer2_out_25_V_reg_1069_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_25_fu_4159_p2 is absorbed into DSP layer2_out_25_V_reg_1069_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_24_fu_395_p2 is absorbed into DSP layer2_out_25_V_reg_1069_reg.
DSP Report: Generating DSP layer2_out_24_V_reg_1064_reg, operation Mode is: (C:0xff994c)+A*(B:0xe86).
DSP Report: register layer2_out_24_V_reg_1064_reg is absorbed into DSP layer2_out_24_V_reg_1064_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_24_fu_4148_p2 is absorbed into DSP layer2_out_24_V_reg_1064_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_23_fu_393_p2 is absorbed into DSP layer2_out_24_V_reg_1064_reg.
DSP Report: Generating DSP layer2_out_23_V_reg_1059_reg, operation Mode is: (C:0xff75b4)+(A:0x2227)*B.
DSP Report: register layer2_out_23_V_reg_1059_reg is absorbed into DSP layer2_out_23_V_reg_1059_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_23_fu_4137_p2 is absorbed into DSP layer2_out_23_V_reg_1059_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_22_fu_389_p2 is absorbed into DSP layer2_out_23_V_reg_1059_reg.
DSP Report: Generating DSP layer2_out_14_V_reg_1014_reg, operation Mode is: (C:0xff6994)+A*(B:0x2c1).
DSP Report: register layer2_out_14_V_reg_1014_reg is absorbed into DSP layer2_out_14_V_reg_1014_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_14_fu_4038_p2 is absorbed into DSP layer2_out_14_V_reg_1014_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_13_fu_394_p2 is absorbed into DSP layer2_out_14_V_reg_1014_reg.
DSP Report: Generating DSP layer2_out_13_V_reg_1009_reg, operation Mode is: (C:0xfee57f)+A*(B:0x8e5).
DSP Report: register layer2_out_13_V_reg_1009_reg is absorbed into DSP layer2_out_13_V_reg_1009_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_13_fu_4027_p2 is absorbed into DSP layer2_out_13_V_reg_1009_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_12_fu_378_p2 is absorbed into DSP layer2_out_13_V_reg_1009_reg.
DSP Report: Generating DSP layer2_out_12_V_reg_1004_reg, operation Mode is: (C:0xff0fac)+A*(B:0x5dc).
DSP Report: register layer2_out_12_V_reg_1004_reg is absorbed into DSP layer2_out_12_V_reg_1004_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_12_fu_4016_p2 is absorbed into DSP layer2_out_12_V_reg_1004_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_11_fu_374_p2 is absorbed into DSP layer2_out_12_V_reg_1004_reg.
DSP Report: Generating DSP layer2_out_11_V_reg_999_reg, operation Mode is: (C:0xff8d15)+(A:0x8a77)*B.
DSP Report: register layer2_out_11_V_reg_999_reg is absorbed into DSP layer2_out_11_V_reg_999_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_11_fu_4005_p2 is absorbed into DSP layer2_out_11_V_reg_999_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_10_fu_399_p2 is absorbed into DSP layer2_out_11_V_reg_999_reg.
DSP Report: Generating DSP layer2_out_10_V_reg_994_reg, operation Mode is: (C:0x6f0)+(A:0x588e)*B.
DSP Report: register layer2_out_10_V_reg_994_reg is absorbed into DSP layer2_out_10_V_reg_994_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_10_fu_3994_p2 is absorbed into DSP layer2_out_10_V_reg_994_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_9_fu_390_p2 is absorbed into DSP layer2_out_10_V_reg_994_reg.
DSP Report: Generating DSP layer2_out_9_V_reg_989_reg, operation Mode is: (C:0xfe5195)+(A:0x10b60)*B.
DSP Report: register layer2_out_9_V_reg_989_reg is absorbed into DSP layer2_out_9_V_reg_989_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_9_fu_3983_p2 is absorbed into DSP layer2_out_9_V_reg_989_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_8_fu_387_p2 is absorbed into DSP layer2_out_9_V_reg_989_reg.
DSP Report: Generating DSP layer2_out_8_V_reg_984_reg, operation Mode is: (C:0x700e)+(A:0x49a8)*B.
DSP Report: register layer2_out_8_V_reg_984_reg is absorbed into DSP layer2_out_8_V_reg_984_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_8_fu_3972_p2 is absorbed into DSP layer2_out_8_V_reg_984_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_7_fu_401_p2 is absorbed into DSP layer2_out_8_V_reg_984_reg.
DSP Report: Generating DSP layer2_out_7_V_reg_979_reg, operation Mode is: (C:0x8e0)+(A:0xa4ca)*B.
DSP Report: register layer2_out_7_V_reg_979_reg is absorbed into DSP layer2_out_7_V_reg_979_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_7_fu_3961_p2 is absorbed into DSP layer2_out_7_V_reg_979_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_6_fu_398_p2 is absorbed into DSP layer2_out_7_V_reg_979_reg.
DSP Report: Generating DSP layer2_out_6_V_reg_974_reg, operation Mode is: (C:0xc1b7)+(A:0xc1f9)*B.
DSP Report: register layer2_out_6_V_reg_974_reg is absorbed into DSP layer2_out_6_V_reg_974_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_6_fu_3950_p2 is absorbed into DSP layer2_out_6_V_reg_974_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_5_fu_376_p2 is absorbed into DSP layer2_out_6_V_reg_974_reg.
DSP Report: Generating DSP layer2_out_4_V_reg_964_reg, operation Mode is: (C:0x75964)+A*(B:0x25).
DSP Report: register layer2_out_4_V_reg_964_reg is absorbed into DSP layer2_out_4_V_reg_964_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_4_fu_3913_p2 is absorbed into DSP layer2_out_4_V_reg_964_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_4_fu_384_p2 is absorbed into DSP layer2_out_4_V_reg_964_reg.
DSP Report: Generating DSP layer2_out_3_V_reg_959_reg, operation Mode is: (C:0xdc1d8)+A*(B:0x49).
DSP Report: register layer2_out_3_V_reg_959_reg is absorbed into DSP layer2_out_3_V_reg_959_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_3_fu_3898_p2 is absorbed into DSP layer2_out_3_V_reg_959_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_3_fu_375_p2 is absorbed into DSP layer2_out_3_V_reg_959_reg.
DSP Report: Generating DSP layer2_out_2_V_reg_954_reg, operation Mode is: (C:0xf5e45)+A*(B:0x2a).
DSP Report: register layer2_out_2_V_reg_954_reg is absorbed into DSP layer2_out_2_V_reg_954_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_2_fu_3883_p2 is absorbed into DSP layer2_out_2_V_reg_954_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_2_fu_396_p2 is absorbed into DSP layer2_out_2_V_reg_954_reg.
DSP Report: Generating DSP layer2_out_1_V_reg_949_reg, operation Mode is: (C:0x1fd88d)+A*(B:0x6e).
DSP Report: register layer2_out_1_V_reg_949_reg is absorbed into DSP layer2_out_1_V_reg_949_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_1_fu_3868_p2 is absorbed into DSP layer2_out_1_V_reg_949_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_1_fu_379_p2 is absorbed into DSP layer2_out_1_V_reg_949_reg.
DSP Report: Generating DSP layer2_out_0_V_reg_944_reg, operation Mode is: (C:0x1f5a0f)+A*(B:0x6d).
DSP Report: register layer2_out_0_V_reg_944_reg is absorbed into DSP layer2_out_0_V_reg_944_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_fu_3853_p2 is absorbed into DSP layer2_out_0_V_reg_944_reg.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_fu_392_p2 is absorbed into DSP layer2_out_0_V_reg_944_reg.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_15_fu_4049_p2, operation Mode is: (C:0xfec935)+A*(B:0x4e1).
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_15_fu_4049_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_15_fu_4049_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_14_fu_391_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_15_fu_4049_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_16_fu_4060_p2, operation Mode is: (C:0xff5f10)+A*(B:0x3e6).
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_16_fu_4060_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_16_fu_4060_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_15_fu_382_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_16_fu_4060_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_17_fu_4071_p2, operation Mode is: (C:0xff6d34)+A*(B:0x478).
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_17_fu_4071_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_17_fu_4071_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_16_fu_381_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_17_fu_4071_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_18_fu_4082_p2, operation Mode is: (C:0x3fb5)+(A:0x2149)*B.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_18_fu_4082_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_18_fu_4082_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_17_fu_400_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_18_fu_4082_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_19_fu_4093_p2, operation Mode is: (C:0xff06b0)+(A:0x500f)*B.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_19_fu_4093_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_19_fu_4093_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_18_fu_385_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_19_fu_4093_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_20_fu_4104_p2, operation Mode is: (C:0xffbb9b)+A*(B:0x1b03).
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_20_fu_4104_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_20_fu_4104_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_19_fu_402_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_20_fu_4104_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_21_fu_4115_p2, operation Mode is: (C:0xff6793)+A*(B:0x1d78).
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_21_fu_4115_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_21_fu_4115_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_20_fu_386_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_21_fu_4115_p2.
DSP Report: Generating DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_22_fu_4126_p2, operation Mode is: (C:0x312e)+A*(B:0x13e9).
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_22_fu_4126_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_22_fu_4126_p2.
DSP Report: operator call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/mul_ln703_21_fu_377_p2 is absorbed into DSP call_ret1_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_445/add_ln703_22_fu_4126_p2.
DSP Report: Generating DSP mul_ln1118_28_fu_255_p2, operation Mode is: A*(B:0x3aa96).
DSP Report: operator mul_ln1118_28_fu_255_p2 is absorbed into DSP mul_ln1118_28_fu_255_p2.
DSP Report: Generating DSP mul_ln1118_20_fu_249_p2, operation Mode is: A*(B:0x18c0).
DSP Report: operator mul_ln1118_20_fu_249_p2 is absorbed into DSP mul_ln1118_20_fu_249_p2.
DSP Report: operator mul_ln1118_20_fu_249_p2 is absorbed into DSP mul_ln1118_20_fu_249_p2.
DSP Report: Generating DSP trunc_ln_reg_4661_reg, operation Mode is: (A*(B:0x2707))'.
DSP Report: register trunc_ln_reg_4661_reg is absorbed into DSP trunc_ln_reg_4661_reg.
DSP Report: operator mul_ln1118_22_fu_248_p2 is absorbed into DSP trunc_ln_reg_4661_reg.
DSP Report: Generating DSP mul_ln1118_24_fu_247_p2, operation Mode is: A*(B:0x360fa).
DSP Report: operator mul_ln1118_24_fu_247_p2 is absorbed into DSP mul_ln1118_24_fu_247_p2.
DSP Report: Generating DSP mul_ln1118_26_fu_242_p2, operation Mode is: A*(B:0x995).
DSP Report: operator mul_ln1118_26_fu_242_p2 is absorbed into DSP mul_ln1118_26_fu_242_p2.
DSP Report: Generating DSP mul_ln1118_12_fu_245_p2, operation Mode is: A*(B:0xfadc).
DSP Report: operator mul_ln1118_12_fu_245_p2 is absorbed into DSP mul_ln1118_12_fu_245_p2.
DSP Report: Generating DSP mul_ln1118_14_fu_250_p2, operation Mode is: A*(B:0x2a84b).
DSP Report: operator mul_ln1118_14_fu_250_p2 is absorbed into DSP mul_ln1118_14_fu_250_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_230_p2, operation Mode is: A*(B:0x1adcc).
DSP Report: operator mul_ln1118_4_fu_230_p2 is absorbed into DSP mul_ln1118_4_fu_230_p2.
DSP Report: operator mul_ln1118_4_fu_230_p2 is absorbed into DSP mul_ln1118_4_fu_230_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_228_p2, operation Mode is: A*(B:0x1aed1).
DSP Report: operator mul_ln1118_6_fu_228_p2 is absorbed into DSP mul_ln1118_6_fu_228_p2.
DSP Report: operator mul_ln1118_6_fu_228_p2 is absorbed into DSP mul_ln1118_6_fu_228_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_237_p2, operation Mode is: A*(B:0x1e26c).
DSP Report: operator mul_ln1118_8_fu_237_p2 is absorbed into DSP mul_ln1118_8_fu_237_p2.
DSP Report: Generating DSP mul_ln1118_8_fu_237_p2, operation Mode is: C+A*(B:0x1e26c).
DSP Report: operator mul_ln1118_8_fu_237_p2 is absorbed into DSP mul_ln1118_8_fu_237_p2.
DSP Report: operator mul_ln1118_8_fu_237_p2 is absorbed into DSP mul_ln1118_8_fu_237_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_226_p2, operation Mode is: A*(B:0xddf7).
DSP Report: operator mul_ln1118_10_fu_226_p2 is absorbed into DSP mul_ln1118_10_fu_226_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_233_p2, operation Mode is: A*(B:0x34f9e).
DSP Report: operator mul_ln1118_16_fu_233_p2 is absorbed into DSP mul_ln1118_16_fu_233_p2.
DSP Report: Generating DSP mul_ln1118_18_fu_239_p2, operation Mode is: A*(B:0x2e097).
DSP Report: operator mul_ln1118_18_fu_239_p2 is absorbed into DSP mul_ln1118_18_fu_239_p2.
DSP Report: Generating DSP mul_ln1118_fu_252_p2, operation Mode is: A*(B:0x40ac).
DSP Report: operator mul_ln1118_fu_252_p2 is absorbed into DSP mul_ln1118_fu_252_p2.
DSP Report: operator mul_ln1118_fu_252_p2 is absorbed into DSP mul_ln1118_fu_252_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_240_p2, operation Mode is: A*(B:0x7aab).
DSP Report: operator mul_ln1118_2_fu_240_p2 is absorbed into DSP mul_ln1118_2_fu_240_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_254_p2, operation Mode is: A*(B:0x1a5b4).
DSP Report: operator mul_ln1118_29_fu_254_p2 is absorbed into DSP mul_ln1118_29_fu_254_p2.
DSP Report: operator mul_ln1118_29_fu_254_p2 is absorbed into DSP mul_ln1118_29_fu_254_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_229_p2, operation Mode is: A*(B:0x1a1f).
DSP Report: operator mul_ln1118_21_fu_229_p2 is absorbed into DSP mul_ln1118_21_fu_229_p2.
DSP Report: operator mul_ln1118_21_fu_229_p2 is absorbed into DSP mul_ln1118_21_fu_229_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_238_p2, operation Mode is: A*(B:0xe6c9).
DSP Report: operator mul_ln1118_23_fu_238_p2 is absorbed into DSP mul_ln1118_23_fu_238_p2.
DSP Report: operator mul_ln1118_23_fu_238_p2 is absorbed into DSP mul_ln1118_23_fu_238_p2.
DSP Report: Generating DSP mul_ln1118_25_fu_227_p2, operation Mode is: A*(B:0x8b45).
DSP Report: operator mul_ln1118_25_fu_227_p2 is absorbed into DSP mul_ln1118_25_fu_227_p2.
DSP Report: operator mul_ln1118_25_fu_227_p2 is absorbed into DSP mul_ln1118_25_fu_227_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_236_p2, operation Mode is: A*(B:0x1f886).
DSP Report: operator mul_ln1118_27_fu_236_p2 is absorbed into DSP mul_ln1118_27_fu_236_p2.
DSP Report: operator mul_ln1118_27_fu_236_p2 is absorbed into DSP mul_ln1118_27_fu_236_p2.
DSP Report: Generating DSP mul_ln1118_13_fu_235_p2, operation Mode is: A*(B:0x11ea2).
DSP Report: operator mul_ln1118_13_fu_235_p2 is absorbed into DSP mul_ln1118_13_fu_235_p2.
DSP Report: operator mul_ln1118_13_fu_235_p2 is absorbed into DSP mul_ln1118_13_fu_235_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_253_p2, operation Mode is: A*(B:0x143dc).
DSP Report: operator mul_ln1118_15_fu_253_p2 is absorbed into DSP mul_ln1118_15_fu_253_p2.
DSP Report: operator mul_ln1118_15_fu_253_p2 is absorbed into DSP mul_ln1118_15_fu_253_p2.
DSP Report: Generating DSP mul_ln1118_5_fu_251_p2, operation Mode is: A*(B:0x908b).
DSP Report: operator mul_ln1118_5_fu_251_p2 is absorbed into DSP mul_ln1118_5_fu_251_p2.
DSP Report: operator mul_ln1118_5_fu_251_p2 is absorbed into DSP mul_ln1118_5_fu_251_p2.
DSP Report: Generating DSP mul_ln1118_7_fu_243_p2, operation Mode is: A*(B:0x1607b).
DSP Report: operator mul_ln1118_7_fu_243_p2 is absorbed into DSP mul_ln1118_7_fu_243_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_246_p2, operation Mode is: A*(B:0x1edc7).
DSP Report: operator mul_ln1118_9_fu_246_p2 is absorbed into DSP mul_ln1118_9_fu_246_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_244_p2, operation Mode is: A*(B:0xd612).
DSP Report: operator mul_ln1118_11_fu_244_p2 is absorbed into DSP mul_ln1118_11_fu_244_p2.
DSP Report: operator mul_ln1118_11_fu_244_p2 is absorbed into DSP mul_ln1118_11_fu_244_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_241_p2, operation Mode is: A*(B:0x7ad2).
DSP Report: operator mul_ln1118_17_fu_241_p2 is absorbed into DSP mul_ln1118_17_fu_241_p2.
DSP Report: operator mul_ln1118_17_fu_241_p2 is absorbed into DSP mul_ln1118_17_fu_241_p2.
DSP Report: Generating DSP mul_ln1118_19_fu_231_p2, operation Mode is: A*(B:0x6527).
DSP Report: operator mul_ln1118_19_fu_231_p2 is absorbed into DSP mul_ln1118_19_fu_231_p2.
DSP Report: operator mul_ln1118_19_fu_231_p2 is absorbed into DSP mul_ln1118_19_fu_231_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_232_p2, operation Mode is: A*(B:0x29baa).
DSP Report: operator mul_ln1118_1_fu_232_p2 is absorbed into DSP mul_ln1118_1_fu_232_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_232_p2, operation Mode is: C+A*(B:0x29baa).
DSP Report: operator mul_ln1118_1_fu_232_p2 is absorbed into DSP mul_ln1118_1_fu_232_p2.
DSP Report: operator mul_ln1118_1_fu_232_p2 is absorbed into DSP mul_ln1118_1_fu_232_p2.
DSP Report: Generating DSP mul_ln1118_3_fu_234_p2, operation Mode is: A*(B:0x13837).
DSP Report: operator mul_ln1118_3_fu_234_p2 is absorbed into DSP mul_ln1118_3_fu_234_p2.
DSP Report: operator mul_ln1118_3_fu_234_p2 is absorbed into DSP mul_ln1118_3_fu_234_p2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 2834.957 ; gain = 572.516 ; free physical = 66132 ; free virtual = 132837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                   | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b2b6)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xb7d)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3bf97)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2296)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2257)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3dc16))'         | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b450)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f8c)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3016)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f350)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3c925))'         | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a5f2)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x4b1)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xbe7a)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x7f78)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x5e85)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x38ea7)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x23d7)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2878d)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x17dba)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b2cb)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e1b3)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fa81)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3df7)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x383b4)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2a7dd)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2e6c6)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x2e6c6)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x385f8)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x38132)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3948)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x9f89)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1aef)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c19c)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3edac))'          | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ebfa)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fd45)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x7143)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3ccd9))'         | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x18a2c)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f71c)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e3bc)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3edd3)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1a2e)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x150b)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3f898))'          | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f75d)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f06f)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b6f6)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3589a)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e6fb)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x8a))'             | 24     | 9      | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x247b2)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A2*(B:0x247b2)          | 24     | 18     | 23     | -      | 39     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b0d9)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x344cd)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x26d1f)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x15e7)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x35904)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d40)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x4f95)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6150)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x8474)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x4d5e)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e632)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x131b))'          | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x30a9a)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xd68)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ff63)            | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f499)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f46b)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x202a))'          | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e45)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x98e)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3df)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x5fe)               | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x19f0)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x2495))'          | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3f5a9))'          | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x4aa3)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f0ec)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x1af1))'          | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x318f6)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x8a62)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2362)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x20f3)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fb8e)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x32959))'          | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f680)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x208a)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6fb0)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x38cf8))'          | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2e9ee)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x16be4)            | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3b29f)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d571)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x14aa7)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3eef4)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1ceb)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0xfed))'           | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x11080)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6a54)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x18298)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f632)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x9122)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x17c2)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2279)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2aed)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fc7c)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x16be))'           | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6a3d)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3aacb)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x34690)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x59ae)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x27ce))'          | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x4802)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3ff1f))'         | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1499)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x4dcb)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ecc1)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e4f8)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x66d))'           | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d0b7)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xb403)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x33bf)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1852)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a19f)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3bf9e)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x4f2b)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3bdf0)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e88b)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x11df5)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x11df5)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d3a)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x33b3))'           | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xd258)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3feae)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f2c0)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3feb8)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3bd4d)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6373)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x473a)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3c5ad))'         | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x128a)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e674)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c45d)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xe7a)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1c7b)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f4d9)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3fb10))'          | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x36b5)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x103b)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x62be)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2ea1)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3c2cd))'         | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a5ee)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x169e)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x36617)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x61)               | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b6d1)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2ca)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x29e5)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e0be)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e427)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3bfca)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3fe5a))'          | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3ef40))'         | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x15ed)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3eb71)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f1ed)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x29cf)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e1f1)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f509)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c49e)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e8da)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x38b)               | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x13e5)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3e2a))'           | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xf9c)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x37cd3)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xe605)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e9c7)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3aff4)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x12f37)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x12f37)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x90e0)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6525)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a788)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2c95f)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6c98)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x18c98)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ea5b)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x432d)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3cd9b)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d7b6)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x147d)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c823)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2d883)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f7d7)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3d687))'          | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2f52)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3eb94))'         | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3db02)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3dcb3)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d74b)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x37e76)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fe19)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6d7c)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x52b8)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ced9)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1949)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1a7c)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b7df)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3da8e)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3fd8a))'          | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x8d7f)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x36ecf)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f089)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3412))'           | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xb87e)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e44e)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2f9b4)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x2f9b4)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2be8b)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x19b6)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xa917)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x3d450))'         | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c01e)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xeaa8)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x35b03)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x45c4)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x27a1)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x15dbb)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x16377)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x369dc)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2388)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x36b87)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3617)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1bf5e)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c932)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3bebd)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x38060)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xa07a)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x350af)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x5b5e)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xafa3)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x5457)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x23810)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x11529)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2bf5a)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x35f39)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6168)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x111ae)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x31470)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f1b6)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x18c5)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c051)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x167e5)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x18603)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c9d6)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2dff)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x275f))'           | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x395be)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2a7a)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2fefc)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x23e2)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x35156)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x272b)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x416e)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e510)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x1998))'           | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d164)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x445c)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x32dfd)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e50e)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x18167)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x13330)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ef62)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x35c21)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e46b)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3937a)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3bd42)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6abe)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fad6)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x34532)             | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1b47)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a8c1)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1c691)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x30bd9)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x25f4)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x31227)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x27b03)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x27b03)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1cca)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1822e)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xa88)               | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3eeae)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3c01a)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x9c7)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f271)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f554)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f82e)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a79c)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x36574)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1ee74)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3409)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x183fc)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x139f2)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xe723)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x938d)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x77e)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2f6d)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3b90a)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3efd2)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1af5)             | 24     | 14     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fd79)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f41c)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e8db)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e56f)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3e7b3)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6ee)               | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3de29)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3cacd)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1879)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x10d8)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3eda8)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x48a)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ebd6)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fac2)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ffa5)             | 24     | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fcc7)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3498d)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xbfb4)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xb9b2)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fa0c)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2f796)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x333ac)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x34a4c)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1940e)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x33090)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x9c33)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e077)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x253e)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e4ab)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e21d)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xb31)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x50f9)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3be50)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3de63)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2604)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e405)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3e018)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1949)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x39242)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x33e00)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xf4dc)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fc25)            | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x33fb)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f91e)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x14a9)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1ad2)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2e8)              | 24     | 11     | -      | -      | 35     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x197)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1884)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1705)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x36020)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x37eb)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x80b)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1ad7)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xf734)             | 24     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x16a52)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x16a52)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f80b)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xe72a)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x4a3)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3efa7)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x31920)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b40d)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x16f9)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x32354)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x277a6)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x7c99)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x51dd))'           | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e88c)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ffa5)            | 24     | 8      | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3bb95)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fefb)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2c637)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x8384))'           | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A''*(B:0x993))'           | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xc41)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fe5c)            | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f8b0)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ee3a)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xab3)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f692)            | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xd51)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2407)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3a46f)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3b92c)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ca31)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d509)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e0a1)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x38857)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2810)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3eeab)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e83d)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x26a05)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2af3c)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xf5f0)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ff73)            | 24     | 9      | -      | -      | 33     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x33e16)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3e296)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3da27)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1266b)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1209)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e5ac)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a7d1)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x18ede)            | 24     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xd593)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3bf7b)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xc408)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x20d2)              | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x131c6)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x12f)              | 24     | 10     | -      | -      | 34     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x263c)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2269)              | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2c46)              | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x38faa)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3cd75)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x57cd)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x199a0)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x522e)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x11300)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x11300)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3883f)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x398a1)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3cbe9)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x14d7c)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x14d7c)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xd0f5)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f36f)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b4a0)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d879)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3bf12)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3cb72)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a1fa)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3f6c9))'          | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1f45)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x989e)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xb049)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3194)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6c67)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3aeb5)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b5e8)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1159b)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x1159b)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f8da)             | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3e564)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3a16a)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3e3d)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x373f8)             | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x26754)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2c053)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x14d8)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2d36)              | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2bb59)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x329d8)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x38c6b)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1147)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6179)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x37a8a)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b1e3)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ed44)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x30e34)             | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fb6b)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x35b23)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3d352)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x126e)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x74e8)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x38064)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3eb4e)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x39c18)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x4c8d)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x831)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x149)               | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1d86)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3d1c4))'          | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1c9f)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x5fc)               | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3dd24))'          | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x56bd)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1b0b)             | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3ef1b)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x527b)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d71a)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2c27)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3d3e9)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f2f8)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2e02)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x18bcf)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x18bcf)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x924f)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x7434)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d9ee)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x5f74)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3e5eb)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x230)               | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x28e7)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ef5b)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xc932)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x13b3)              | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xeb1)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d543)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x2dd05)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A2*(B:0x2dd05)          | 24     | 18     | 23     | -      | 39     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3d9c8)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3fb1)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d436)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x8f2)               | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x249)               | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xe80)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3f805)            | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f03c)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x54b)               | 24     | 12     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x3c873))'          | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3e6d6)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3f7b7)             | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0x19f6))'           | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x7e23)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ee15)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x4f40)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3d6ce)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x6d5)              | 24     | 12     | -      | -      | 36     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x20480)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3d6dc)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3c9b5)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3875d)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x392a)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x126d9)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xf3e0)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x18afa)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A''*(B:0x18afa)         | 24     | 18     | 23     | -      | 39     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x4c51)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1036d)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A2*(B:0x1036d)          | 24     | 18     | 23     | -      | 39     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6090)              | 24     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xda43)             | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3cae4)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x6d66)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x210e6)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ebf8)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x321df)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x38ce7)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3af15)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3c0f4)             | 24     | 15     | -      | -      | 39     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3fc47)             | 24     | 11     | -      | -      | 35     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x38ea2)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | (A2*(B:0xb3b))'            | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xb5f)               | 24     | 13     | -      | -      | 37     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x39bee)             | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xa24)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xca9)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3d532)            | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3ecad)            | 24     | 14     | -      | -      | 38     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0xb737)              | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3e152)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x391a5)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x33530)            | 24     | 17     | -      | -      | 41     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x3e838)             | 24     | 14     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x35d74)             | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x3b6f3)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x1135a)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x146)               | 24     | 10     | -      | -      | 34     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x324ea)             | 24     | 17     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x2ad75)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x45ce)             | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x18be1)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x1e6a1)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x215c)             | 24     | 15     | -      | -      | 39     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0xe5d)              | 24     | 13     | -      | -      | 37     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x7bf9)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x7803)              | 24     | 16     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x27b3b)            | 24     | 18     | -      | -      | 42     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A''*(B:0x38a2e)            | 24     | 16     | -      | -      | 40     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x13098)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | C'+A2*(B:0x13098)          | 24     | 18     | 23     | -      | 39     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0       | A2*(B:0x15eb5)             | 24     | 18     | -      | -      | 42     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x46b8)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x3f53f))'           | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xf037)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1ec79)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x1ec79)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x11a39)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x16eef)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x34ff6)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3eff)               | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x158c3)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2dccc)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1fb18)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x24fe3)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ba06)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x141fe)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x141fe)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x177b4)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1d25d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x1d25d)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1868)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x8a06)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1d3cf)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2e249)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2e249)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x3f78c))'           | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1979f)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x33869)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x17fc9)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x17fc9)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2c761)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2c761)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3db47)              | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x7c64)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3a549)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x112a2)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2188a)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x7b82)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xa604)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2764f)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2764f)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xb28)                | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3feee)              | 24     | 10     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3081c)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x11e72)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x11e72)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1698)               | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2b727)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3286b)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1c951)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x3c39))'            | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xfd02)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1668f)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2a9f0)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2a9f0)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f255)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f963)              | 24     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x103c6)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x103c6)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f281)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x361c2)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x147e2)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x147e2)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2749a)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2749a)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xc08e)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x279f2)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2074)               | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x349e9)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x17204)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x29b)                | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x9dc1)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2ad25)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2ad25)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x156b)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x19dbb)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x5d7e)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3399)               | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x59a1)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1fa24)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4ccc)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xb0fa)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x26993)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xa7d7)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1fd58)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1041)               | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x6f86)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x26c17)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x26c17)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1dd1a)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2d2b3)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2d2b3)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x119cf)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x119cf)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x10fc8)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x31cc)               | 24     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xeea9)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x160b0)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x10710)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x12937)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x337a4)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x31c14)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1066)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x37d8)               | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x14260)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2de46)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2de46)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x1997))'            | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x13a0a)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x38a49)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x13018)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x13018)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x21d0a)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x21d0a)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xd6d3)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x31e08)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3c83c)              | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2fba2)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2fba2)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1ec49)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x8188)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x23736)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x44bd)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x2821))'            | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2ea94)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xa630)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2c99d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x30b0)               | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x12c7d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3bbcb)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x39bfe)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xb7ca)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xa3e2)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x15b75)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x32d94)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x13331)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x13331)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x6120)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x853c)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x27d92)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x8b7a)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x30e7b)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x392b3)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4fe0)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x545b)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x17c08)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x38780)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2ce6b)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x36f27)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3558c)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2d1ac)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x3f103))'           | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3a22c)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xda18)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2bc03)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1d9c)               | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x210f3)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2fe87)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x327a4)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x155ed)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x155ed)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x20db)               | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3366b)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xe41b)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x95e)                | 24     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2ceb5)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2ceb5)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x365f5)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3f2f3)              | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2c540)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x36bee)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1d036)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x118f2)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x6634)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x17b90)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1a3fd)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x9d02)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x39181)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1650c)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x28e1d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x28e1d)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x16273)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2155e)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3451f)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x38f29)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2a37b)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x19ade)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x36c60)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x13fd4)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x39931)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1fcff)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3fd02)              | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x153e1)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x153e1)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2ca9a)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2ca9a)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x31c20)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1f264)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x24df6)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x24df6)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3bad3)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x39fdb)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x17292)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x17292)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2af8b)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ea10)              | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x23c42)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x23c42)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x39bf4)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1d0ad)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x1d0ad)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x7c71)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xb54a)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x30c5c)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x227be)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x227be)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x19488)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x19488)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x10434)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (PCIN>>17)+A*(B:0x3ffed)   | 23     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ea7d)              | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2bfe6)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2bfe6)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2a2e2)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3941c)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2470f)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xc76c)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x143c9)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xbaf5)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1b34b)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1ea34)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1de7f)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x27b26)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x27b26)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xd022)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x10e2b)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x22593)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x22593)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1013a)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1750b)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x154b)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1a0de)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x16ec0)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xb0be)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1da68)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2473f)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xbfce)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x18c05)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x18c05)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1ecdd)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x21bcb)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x21bcb)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2f3be)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x15f1)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2ee2e)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2ee2e)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x12307)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x7ac4)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x10fa9)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1e22d)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2b297)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x15d98)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4ed7)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3589c)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x344d0)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1237e)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3bd8f)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x13a27)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x13a27)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2f714)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2f714)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x37688)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1dfcd)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3bf5f)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2db36)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xbb2c)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x164fc)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x164fc)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xd04)                | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x193a0)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x193a0)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3285e)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x14876)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1a35f)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x1a35f)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x7dfd)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3192d)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x3fda3))'           | 24     | 11     | -      | -      | 35     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x7ae4)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x5dcb)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x41ad)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x382f)               | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2dd77)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2dd77)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x319d0)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x411c)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x29735)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x29735)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x32d28)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x295dc)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x57d8)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2ee7d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3a3fd)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x37fa7)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2ea8e)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3e057)              | 24     | 14     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2c790)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2c790)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1ef20)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x1ef20)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x152c0)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x6371)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1fa13)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x320f4)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x998e)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x9ec7)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x38125)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2fdc7)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x9aa9)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2a7c7)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x6f9b)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x254fd)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x254fd)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1f6c4)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x1f6c4)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x28abb)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x28abb)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3ddb)               | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2e5c3)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2e5c3)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x119a8)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2a386)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2358d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x4d90)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x277a))'            | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1745)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1a585)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2b6eb)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2b6eb)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1ec92)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (PCIN>>17)+A*(B:0x18)      | 23     | 6      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x3c018)              | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x223a9)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x223a9)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1360d)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x1360d)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | (A*(B:0x3d9df))'           | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xe9f9)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0xcaf5)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x75bb)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x21979)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x21979)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2c512)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2c512)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x2fe9f)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | C+A*(B:0x2fe9f)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x19a16)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1882)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x1657d)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0                 | A*(B:0x99b6)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|emtfptnn                                                      | (C:0xfe5bc7)+A*(B:0x5ee)   | 13     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfed2ee)+A*(B:0x1414)  | 13     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfeb33c)+A*(B:0x1958)  | 13     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfff648)+A*(B:0x1095)  | 13     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xff994c)+A*(B:0xe86)   | 13     | 12     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xff75b4)+(A:0x2227)*B  | 13     | 14     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xff6994)+A*(B:0x2c1)   | 13     | 10     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfee57f)+A*(B:0x8e5)   | 13     | 12     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xff0fac)+A*(B:0x5dc)   | 13     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xff8d15)+(A:0x8a77)*B  | 13     | 16     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0x6f0)+(A:0x588e)*B     | 13     | 15     | 11     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xfe5195)+(A:0x10b60)*B | 13     | 17     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0x700e)+(A:0x49a8)*B    | 13     | 15     | 15     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0x8e0)+(A:0xa4ca)*B     | 13     | 16     | 12     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xc1b7)+(A:0xc1f9)*B    | 13     | 16     | 16     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0x75964)+A*(B:0x25)     | 13     | 6      | 19     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xdc1d8)+A*(B:0x49)     | 13     | 7      | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0xf5e45)+A*(B:0x2a)     | 13     | 6      | 20     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0x1fd88d)+A*(B:0x6e)    | 13     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|emtfptnn                                                      | (C:0x1f5a0f)+A*(B:0x6d)    | 13     | 7      | 21     | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xfec935)+A*(B:0x4e1)   | 13     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xff5f10)+A*(B:0x3e6)   | 13     | 10     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xff6d34)+A*(B:0x478)   | 13     | 11     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x3fb5)+(A:0x2149)*B    | 13     | 14     | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xff06b0)+(A:0x500f)*B  | 13     | 15     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xffbb9b)+A*(B:0x1b03)  | 13     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0xff6793)+A*(B:0x1d78)  | 13     | 13     | 24     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (C:0x312e)+A*(B:0x13e9)    | 13     | 13     | 14     | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x3aa96)              | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x18c0)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | (A*(B:0x2707))'            | 24     | 15     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x360fa)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x995)                | 24     | 13     | -      | -      | 37     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0xfadc)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x2a84b)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1adcc)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1aed1)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1e26c)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | C+A*(B:0x1e26c)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0xddf7)               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x34f9e)              | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x2e097)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x40ac)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x7aab)               | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1a5b4)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1a1f)               | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0xe6c9)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x8b45)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1f886)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x11ea2)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x143dc)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x908b)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1607b)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x1edc7)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0xd612)               | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x7ad2)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x6527)               | 24     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x29baa)              | 24     | 18     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | C+A*(B:0x29baa)            | 24     | 18     | 23     | -      | 39     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config11_0_0_0                | A*(B:0x13837)              | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'pcie_clk'
WARNING: [Synth 8-565] redefining clock 'ext_clk_in'
WARNING: [Synth 8-565] redefining clock 'clk40_in_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:35 . Memory (MB): peak = 2834.961 ; gain = 572.520 ; free physical = 65982 ; free virtual = 132694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:45 . Memory (MB): peak = 3057.969 ; gain = 795.527 ; free physical = 65793 ; free virtual = 132507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q16_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_fu_379/tanh_table1_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config6_s_tanh_tabbkb_rom_U/q18_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q8_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q10_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q12_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance my_test_algo/my_hls_label/grp_tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_fu_405/tanh_table3_U/tanh_ap_fixed_ap_fixed_24_8_5_3_0_tanh_config10_s_tanh_tacud_rom_U/q14_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:02:25 . Memory (MB): peak = 3094.012 ; gain = 831.570 ; free physical = 65920 ; free virtual = 132632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:29 . Memory (MB): peak = 3105.938 ; gain = 843.496 ; free physical = 65920 ; free virtual = 132632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:29 . Memory (MB): peak = 3105.938 ; gain = 843.496 ; free physical = 65921 ; free virtual = 132633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:28 ; elapsed = 00:02:42 . Memory (MB): peak = 3105.938 ; gain = 843.496 ; free physical = 65813 ; free virtual = 132525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:28 ; elapsed = 00:02:42 . Memory (MB): peak = 3105.938 ; gain = 843.496 ; free physical = 65813 ; free virtual = 132525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:02:42 . Memory (MB): peak = 3105.938 ; gain = 843.496 ; free physical = 65812 ; free virtual = 132524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:29 ; elapsed = 00:02:42 . Memory (MB): peak = 3105.938 ; gain = 843.496 ; free physical = 65812 ; free virtual = 132524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|emtfptnn    | ap_enable_reg_pp0_iter4_reg                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|emtfptnn    | ap_enable_reg_pp0_iter9_reg                                    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|test_algo   | data_out_reg[34]                                               | 4      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|test_algo   | data_in_start_gen[0].readEnableShiftGen.read_enable_shr_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|test_algo   | data_source_gen[0].readEnableShiftGen.read_enable_shr_reg[1]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |blk_mem_gen_0   |         1|
|2     |eleven2nine_lut |         1|
|3     |eleven2two_lut  |         1|
|4     |usrclk_mmcm     |         1|
|5     |ctoc_mmcm_in    |         1|
|6     |ctoc_mmcm       |         1|
|7     |ctoc_ififo      |         1|
|8     |inject_mem_64   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox   |     1|
|2     |ctoc_ififo_bbox      |     1|
|3     |ctoc_mmcm_bbox       |     1|
|4     |ctoc_mmcm_in_bbox    |     1|
|5     |eleven2nine_lut_bbox |     1|
|6     |eleven2two_lut_bbox  |     1|
|7     |inject_mem_64_bbox   |     1|
|8     |usrclk_mmcm_bbox     |     1|
|9     |BUFG                 |     2|
|10    |CARRY4               |  3937|
|11    |DSP48E1              |   933|
|22    |IBUFDS_GTE2          |     1|
|23    |ISERDESE2            |    14|
|24    |LUT1                 |   650|
|25    |LUT2                 |  7745|
|26    |LUT3                 |  5771|
|27    |LUT4                 |  5273|
|28    |LUT5                 |   485|
|29    |LUT6                 |   885|
|30    |OSERDESE2            |    14|
|31    |RAMB18E1             |    18|
|32    |SRL16E               |    30|
|33    |USR_ACCESSE2         |     1|
|34    |FDRE                 |  8946|
|35    |FDSE                 |   356|
|36    |IBUF                 |    18|
|37    |IBUFG                |     2|
|38    |OBUF                 |    15|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:29 ; elapsed = 00:02:42 . Memory (MB): peak = 3105.938 ; gain = 843.496 ; free physical = 65812 ; free virtual = 132524
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:20 ; elapsed = 00:02:34 . Memory (MB): peak = 3105.938 ; gain = 637.027 ; free physical = 65874 ; free virtual = 132586
Synthesis Optimization Complete : Time (s): cpu = 00:02:29 ; elapsed = 00:02:42 . Memory (MB): peak = 3105.941 ; gain = 843.496 ; free physical = 65874 ; free virtual = 132586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3105.941 ; gain = 0.000 ; free physical = 65926 ; free virtual = 132638
INFO: [Netlist 29-17] Analyzing 4904 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'ctoc/ext_clk_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
WARNING: [Netlist 29-432] The IBUFG primitive 'pcie_clk_buff' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3150.828 ; gain = 0.000 ; free physical = 65858 ; free virtual = 132570
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
152 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:50 ; elapsed = 00:03:12 . Memory (MB): peak = 3150.828 ; gain = 917.352 ; free physical = 66210 ; free virtual = 132922
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/sergo/cms-phase2-muon-trigger/projects/dnn_emtf_displayed/top/top.runs/synth_1/mtf7_core_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3182.848 ; gain = 32.020 ; free physical = 66209 ; free virtual = 132929
INFO: [runtcl-4] Executing : report_utilization -file mtf7_core_top_utilization_synth.rpt -pb mtf7_core_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 13:07:08 2022...
