library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity DataMemory is
	Port(
		writeM   : in  std_ulogic;
		outM     : in  std_ulogic_vector(15 downto 0);
		addressM : in  std_ulogic_vector(9 downto 0);
		inM      : out std_ulogic_vector(15 downto 0);
		clock    : in  std_ulogic
	);
end DataMemory;

architecture Behavioral of DataMemory is
	signal inMbuf : std_logic_vector(15 downto 0);
begin
	BRAM_inst : entity work.BRAM(Behavioral)
		generic map(MEM_ADDR_WIDTH => 10,
			        MEM_DATA_WIDTH => 16,
			        EDGE_TYPE      => false,
			        MEM_NAME       => "H:\HWPrak14\task_4\data.hack")
		port map(Clock       => clock,
			     WriteEnable => writeM,
			     Address     => std_logic_vector(addressM),
			     WriteData   => std_logic_vector(outM),
			     ReadData    => inMbuf);
	inM <= std_ulogic_vector(inMbuf);
end Behavioral;
