DECL|macro|HSCX_MTU
mdefine_line|#define&t;HSCX_MTU&t;1600
DECL|macro|HSCX_ISTA
mdefine_line|#define&t;HSCX_ISTA&t;0x00
DECL|macro|HSCX_MASK
mdefine_line|#define HSCX_MASK&t;0x00
DECL|macro|HSCX_STAR
mdefine_line|#define HSCX_STAR&t;0x01
DECL|macro|HSCX_CMDR
mdefine_line|#define HSCX_CMDR&t;0x01
DECL|macro|HSCX_MODE
mdefine_line|#define HSCX_MODE&t;0x02
DECL|macro|HSCX_TIMR
mdefine_line|#define HSCX_TIMR&t;0x03
DECL|macro|HSCX_EXIR
mdefine_line|#define HSCX_EXIR&t;0x04
DECL|macro|HSCX_XAD1
mdefine_line|#define HSCX_XAD1&t;0x04
DECL|macro|HSCX_RBCL
mdefine_line|#define HSCX_RBCL&t;0x05
DECL|macro|HSCX_SAD2
mdefine_line|#define HSCX_SAD2&t;0x05
DECL|macro|HSCX_RAH1
mdefine_line|#define HSCX_RAH1&t;0x06
DECL|macro|HSCX_RSTA
mdefine_line|#define HSCX_RSTA&t;0x07
DECL|macro|HSCX_RAH2
mdefine_line|#define HSCX_RAH2&t;0x07
DECL|macro|HSCX_RAL1
mdefine_line|#define HSCX_RAL1&t;0x08
DECL|macro|HSCX_RCHR
mdefine_line|#define HSCX_RCHR&t;0x09
DECL|macro|HSCX_RAL2
mdefine_line|#define HSCX_RAL2&t;0x09
DECL|macro|HSCX_XBCL
mdefine_line|#define HSCX_XBCL&t;0x0a
DECL|macro|HSCX_BGR
mdefine_line|#define HSCX_BGR&t;0x0b
DECL|macro|HSCX_CCR2
mdefine_line|#define HSCX_CCR2&t;0x0c
DECL|macro|HSCX_RBCH
mdefine_line|#define HSCX_RBCH&t;0x0d
DECL|macro|HSCX_XBCH
mdefine_line|#define HSCX_XBCH&t;0x0d
DECL|macro|HSCX_VSTR
mdefine_line|#define HSCX_VSTR&t;0x0e
DECL|macro|HSCX_RLCR
mdefine_line|#define HSCX_RLCR&t;0x0e
DECL|macro|HSCX_CCR1
mdefine_line|#define HSCX_CCR1&t;0x0f
DECL|macro|HSCX_FIFO
mdefine_line|#define HSCX_FIFO&t;0x1e
DECL|macro|HSCX_HSCX_CHOFFS
mdefine_line|#define HSCX_HSCX_CHOFFS&t;0x400
DECL|macro|HSCX_SEROFFS
mdefine_line|#define HSCX_SEROFFS&t;0x1000
DECL|macro|HSCX_RME
mdefine_line|#define HSCX_RME&t;0x80
DECL|macro|HSCX_RPF
mdefine_line|#define HSCX_RPF&t;0x40
DECL|macro|HSCX_RSC
mdefine_line|#define HSCX_RSC&t;0x20
DECL|macro|HSCX_XPR
mdefine_line|#define HSCX_XPR&t;0x10
DECL|macro|HSCX_TIN
mdefine_line|#define HSCX_TIN&t;0x08
DECL|macro|HSCX_ICA
mdefine_line|#define HSCX_ICA&t;0x04
DECL|macro|HSCX_EXA
mdefine_line|#define HSCX_EXA&t;0x02
DECL|macro|HSCX_EXB
mdefine_line|#define HSCX_EXB&t;0x01
DECL|macro|HSCX_XMR
mdefine_line|#define HSCX_XMR&t;0x80
DECL|macro|HSCX_XDU
mdefine_line|#define HSCX_XDU&t;0x40
DECL|macro|HSCX_EXE
mdefine_line|#define HSCX_EXE&t;0x40
DECL|macro|HSCX_PCE
mdefine_line|#define HSCX_PCE&t;0x20
DECL|macro|HSCX_RFO
mdefine_line|#define HSCX_RFO&t;0x10
DECL|macro|HSCX_CSC
mdefine_line|#define HSCX_CSC&t;0x08
DECL|macro|HSCX_RFS
mdefine_line|#define HSCX_RFS&t;0x04
DECL|macro|HSCX_XDOV
mdefine_line|#define HSCX_XDOV&t;0x80
DECL|macro|HSCX_XFW
mdefine_line|#define HSCX_XFW&t;0x40
DECL|macro|HSCX_XRNR
mdefine_line|#define HSCX_XRNR&t;0x20
DECL|macro|HSCX_RRNR
mdefine_line|#define HSCX_RRNR&t;0x10
DECL|macro|HSCX_RLI
mdefine_line|#define HSCX_RLI&t;0x08
DECL|macro|HSCX_CEC
mdefine_line|#define HSCX_CEC&t;0x04
DECL|macro|HSCX_CTS
mdefine_line|#define HSCX_CTS&t;0x02
DECL|macro|HSCX_WFA
mdefine_line|#define HSCX_WFA&t;0x01
DECL|macro|HSCX_RMC
mdefine_line|#define HSCX_RMC&t;0x80
DECL|macro|HSCX_RHR
mdefine_line|#define HSCX_RHR&t;0x40
DECL|macro|HSCX_RNR
mdefine_line|#define HSCX_RNR&t;0x20
DECL|macro|HSCX_XREP
mdefine_line|#define HSCX_XREP&t;0x20
DECL|macro|HSCX_STI
mdefine_line|#define HSCX_STI&t;0x10
DECL|macro|HSCX_XTF
mdefine_line|#define HSCX_XTF&t;0x08
DECL|macro|HSCX_XIF
mdefine_line|#define HSCX_XIF&t;0x04
DECL|macro|HSCX_XME
mdefine_line|#define HSCX_XME&t;0x02
DECL|macro|HSCX_XRES
mdefine_line|#define HSCX_XRES&t;0x01
DECL|macro|HSCX_AUTO
mdefine_line|#define HSCX_AUTO&t;0x00
DECL|macro|HSCX_NONAUTO
mdefine_line|#define HSCX_NONAUTO&t;0x40
DECL|macro|HSCX_TRANS
mdefine_line|#define HSCX_TRANS&t;0x80
DECL|macro|HSCX_XTRANS
mdefine_line|#define HSCX_XTRANS&t;0xc0
DECL|macro|HSCX_ADM16
mdefine_line|#define HSCX_ADM16&t;0x20
DECL|macro|HSCX_ADM8
mdefine_line|#define HSCX_ADM8&t;0x00
DECL|macro|HSCX_TMD_EXT
mdefine_line|#define HSCX_TMD_EXT&t;0x00
DECL|macro|HSCX_TMD_INT
mdefine_line|#define HSCX_TMD_INT&t;0x10
DECL|macro|HSCX_RAC
mdefine_line|#define HSCX_RAC&t;0x08
DECL|macro|HSCX_RTS
mdefine_line|#define HSCX_RTS&t;0x04
DECL|macro|HSCX_TLP
mdefine_line|#define HSCX_TLP&t;0x01
DECL|macro|HSCX_VFR
mdefine_line|#define HSCX_VFR&t;0x80
DECL|macro|HSCX_RDO
mdefine_line|#define HSCX_RDO&t;0x40
DECL|macro|HSCX_CRC
mdefine_line|#define HSCX_CRC&t;0x20
DECL|macro|HSCX_RAB
mdefine_line|#define HSCX_RAB&t;0x10
DECL|macro|HSCX_CIE
mdefine_line|#define HSCX_CIE&t;0x04
DECL|macro|HSCX_RIE
mdefine_line|#define HSCX_RIE&t;0x02
DECL|macro|HSCX_DMA
mdefine_line|#define HSCX_DMA&t;0x80
DECL|macro|HSCX_NRM
mdefine_line|#define HSCX_NRM&t;0x40
DECL|macro|HSCX_CAS
mdefine_line|#define HSCX_CAS&t;0x20
DECL|macro|HSCX_XC
mdefine_line|#define HSCX_XC&t;0x10
DECL|macro|HSCX_OV
mdefine_line|#define HSCX_OV&t;0x10
DECL|macro|HSCX_CD
mdefine_line|#define HSCX_CD&t;0x80
DECL|macro|HSCX_RC
mdefine_line|#define HSCX_RC&t;0x80
DECL|macro|HSCX_PU
mdefine_line|#define HSCX_PU&t;0x80
DECL|macro|HSCX_NRZ
mdefine_line|#define HSCX_NRZ&t;0x00
DECL|macro|HSCX_NRZI
mdefine_line|#define HSCX_NRZI&t;0x40
DECL|macro|HSCX_ODS
mdefine_line|#define HSCX_ODS&t;0x10
DECL|macro|HSCX_ITF
mdefine_line|#define HSCX_ITF&t;0x08
eof
