
BLDC-Driver-f446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
<<<<<<< HEAD
  2 .text         0000b014  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00013c48  08013018  08013018  00023018  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08026c60  08026c60  000400a4  2**0
                  CONTENTS
  5 .ARM          00000008  08026c60  08026c60  00036c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08026c68  08026c68  000400a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08026c68  08026c68  00036c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08026c6c  08026c6c  00036c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         000000a4  20000000  08026c70  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000453c  200000a4  08026d14  000400a4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200045e0  08026d14  000445e0  2**0
=======
  2 .text         0000cbb4  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00013db0  08014bb8  08014bb8  00024bb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08028968  08028968  000401e4  2**0
                  CONTENTS
  5 .ARM          00000008  08028968  08028968  00038968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08028970  08028970  000401e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08028970  08028970  00038970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08028974  08028974  00038974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         000001e4  20000000  08028978  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000046a4  200001e4  08028b5c  000401e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004888  08028b5c  00044888  2**0
>>>>>>> master
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000401e4  2**0
                  CONTENTS, READONLY
<<<<<<< HEAD
 13 .debug_info   0001b1be  00000000  00000000  000400d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00003fd1  00000000  00000000  0005b292  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000014f8  00000000  00000000  0005f268  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000012f0  00000000  00000000  00060760  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000261fa  00000000  00000000  00061a50  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   000138a7  00000000  00000000  00087c4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000da4fb  00000000  00000000  0009b4f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  001759ec  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006060  00000000  00000000  00175a68  2**2
=======
 13 .debug_info   000217d1  00000000  00000000  00040214  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 0000469c  00000000  00000000  000619e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000015c0  00000000  00000000  00066088  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001370  00000000  00000000  00067648  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00026af2  00000000  00000000  000689b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00015aef  00000000  00000000  0008f4aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000dabcd  00000000  00000000  000a4f99  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0017fb66  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000065c0  00000000  00000000  0017fbe4  2**2
>>>>>>> master
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	200001e4 	.word	0x200001e4
 800801c:	00000000 	.word	0x00000000
<<<<<<< HEAD
 8008020:	08012ffc 	.word	0x08012ffc
=======
 8008020:	08014b9c 	.word	0x08014b9c
>>>>>>> master

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
<<<<<<< HEAD
 8008038:	200000a8 	.word	0x200000a8
 800803c:	08012ffc 	.word	0x08012ffc

08008040 <memchr>:
 8008040:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008044:	2a10      	cmp	r2, #16
 8008046:	db2b      	blt.n	80080a0 <memchr+0x60>
 8008048:	f010 0f07 	tst.w	r0, #7
 800804c:	d008      	beq.n	8008060 <memchr+0x20>
 800804e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008052:	3a01      	subs	r2, #1
 8008054:	428b      	cmp	r3, r1
 8008056:	d02d      	beq.n	80080b4 <memchr+0x74>
=======
 8008038:	200001e8 	.word	0x200001e8
 800803c:	08014b9c 	.word	0x08014b9c

08008040 <strlen>:
 8008040:	4603      	mov	r3, r0
 8008042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008046:	2a00      	cmp	r2, #0
 8008048:	d1fb      	bne.n	8008042 <strlen+0x2>
 800804a:	1a18      	subs	r0, r3, r0
 800804c:	3801      	subs	r0, #1
 800804e:	4770      	bx	lr

08008050 <memchr>:
 8008050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008054:	2a10      	cmp	r2, #16
 8008056:	db2b      	blt.n	80080b0 <memchr+0x60>
>>>>>>> master
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	d008      	beq.n	8008070 <memchr+0x20>
 800805e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008062:	3a01      	subs	r2, #1
 8008064:	428b      	cmp	r3, r1
 8008066:	d02d      	beq.n	80080c4 <memchr+0x74>
 8008068:	f010 0f07 	tst.w	r0, #7
 800806c:	b342      	cbz	r2, 80080c0 <memchr+0x70>
 800806e:	d1f6      	bne.n	800805e <memchr+0xe>
 8008070:	b4f0      	push	{r4, r5, r6, r7}
 8008072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800807a:	f022 0407 	bic.w	r4, r2, #7
 800807e:	f07f 0700 	mvns.w	r7, #0
 8008082:	2300      	movs	r3, #0
 8008084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008088:	3c08      	subs	r4, #8
 800808a:	ea85 0501 	eor.w	r5, r5, r1
 800808e:	ea86 0601 	eor.w	r6, r6, r1
 8008092:	fa85 f547 	uadd8	r5, r5, r7
 8008096:	faa3 f587 	sel	r5, r3, r7
 800809a:	fa86 f647 	uadd8	r6, r6, r7
 800809e:	faa5 f687 	sel	r6, r5, r7
 80080a2:	b98e      	cbnz	r6, 80080c8 <memchr+0x78>
 80080a4:	d1ee      	bne.n	8008084 <memchr+0x34>
 80080a6:	bcf0      	pop	{r4, r5, r6, r7}
 80080a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80080ac:	f002 0207 	and.w	r2, r2, #7
 80080b0:	b132      	cbz	r2, 80080c0 <memchr+0x70>
 80080b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080b6:	3a01      	subs	r2, #1
 80080b8:	ea83 0301 	eor.w	r3, r3, r1
 80080bc:	b113      	cbz	r3, 80080c4 <memchr+0x74>
 80080be:	d1f8      	bne.n	80080b2 <memchr+0x62>
 80080c0:	2000      	movs	r0, #0
 80080c2:	4770      	bx	lr
 80080c4:	3801      	subs	r0, #1
 80080c6:	4770      	bx	lr
 80080c8:	2d00      	cmp	r5, #0
 80080ca:	bf06      	itte	eq
 80080cc:	4635      	moveq	r5, r6
 80080ce:	3803      	subeq	r0, #3
 80080d0:	3807      	subne	r0, #7
 80080d2:	f015 0f01 	tst.w	r5, #1
 80080d6:	d107      	bne.n	80080e8 <memchr+0x98>
 80080d8:	3001      	adds	r0, #1
 80080da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080de:	bf02      	ittt	eq
 80080e0:	3001      	addeq	r0, #1
 80080e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080e6:	3001      	addeq	r0, #1
 80080e8:	bcf0      	pop	{r4, r5, r6, r7}
 80080ea:	3801      	subs	r0, #1
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop

080080f0 <__aeabi_drsub>:
 80080f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080f4:	e002      	b.n	80080fc <__adddf3>
 80080f6:	bf00      	nop

080080f8 <__aeabi_dsub>:
 80080f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080fc <__adddf3>:
 80080fc:	b530      	push	{r4, r5, lr}
 80080fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8008102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8008106:	ea94 0f05 	teq	r4, r5
 800810a:	bf08      	it	eq
 800810c:	ea90 0f02 	teqeq	r0, r2
 8008110:	bf1f      	itttt	ne
 8008112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800811a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800811e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008122:	f000 80e2 	beq.w	80082ea <__adddf3+0x1ee>
 8008126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800812a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800812e:	bfb8      	it	lt
 8008130:	426d      	neglt	r5, r5
 8008132:	dd0c      	ble.n	800814e <__adddf3+0x52>
 8008134:	442c      	add	r4, r5
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	ea82 0000 	eor.w	r0, r2, r0
 8008142:	ea83 0101 	eor.w	r1, r3, r1
 8008146:	ea80 0202 	eor.w	r2, r0, r2
 800814a:	ea81 0303 	eor.w	r3, r1, r3
 800814e:	2d36      	cmp	r5, #54	; 0x36
 8008150:	bf88      	it	hi
 8008152:	bd30      	pophi	{r4, r5, pc}
 8008154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800815c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008164:	d002      	beq.n	800816c <__adddf3+0x70>
 8008166:	4240      	negs	r0, r0
 8008168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800816c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008178:	d002      	beq.n	8008180 <__adddf3+0x84>
 800817a:	4252      	negs	r2, r2
 800817c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008180:	ea94 0f05 	teq	r4, r5
 8008184:	f000 80a7 	beq.w	80082d6 <__adddf3+0x1da>
 8008188:	f1a4 0401 	sub.w	r4, r4, #1
 800818c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008190:	db0d      	blt.n	80081ae <__adddf3+0xb2>
 8008192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008196:	fa22 f205 	lsr.w	r2, r2, r5
 800819a:	1880      	adds	r0, r0, r2
 800819c:	f141 0100 	adc.w	r1, r1, #0
 80081a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80081a4:	1880      	adds	r0, r0, r2
 80081a6:	fa43 f305 	asr.w	r3, r3, r5
 80081aa:	4159      	adcs	r1, r3
 80081ac:	e00e      	b.n	80081cc <__adddf3+0xd0>
 80081ae:	f1a5 0520 	sub.w	r5, r5, #32
 80081b2:	f10e 0e20 	add.w	lr, lr, #32
 80081b6:	2a01      	cmp	r2, #1
 80081b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081bc:	bf28      	it	cs
 80081be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081c2:	fa43 f305 	asr.w	r3, r3, r5
 80081c6:	18c0      	adds	r0, r0, r3
 80081c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081d0:	d507      	bpl.n	80081e2 <__adddf3+0xe6>
 80081d2:	f04f 0e00 	mov.w	lr, #0
 80081d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081de:	eb6e 0101 	sbc.w	r1, lr, r1
 80081e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081e6:	d31b      	bcc.n	8008220 <__adddf3+0x124>
 80081e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081ec:	d30c      	bcc.n	8008208 <__adddf3+0x10c>
 80081ee:	0849      	lsrs	r1, r1, #1
 80081f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081f8:	f104 0401 	add.w	r4, r4, #1
 80081fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8008200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8008204:	f080 809a 	bcs.w	800833c <__adddf3+0x240>
 8008208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800820c:	bf08      	it	eq
 800820e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008212:	f150 0000 	adcs.w	r0, r0, #0
 8008216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800821a:	ea41 0105 	orr.w	r1, r1, r5
 800821e:	bd30      	pop	{r4, r5, pc}
 8008220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008224:	4140      	adcs	r0, r0
 8008226:	eb41 0101 	adc.w	r1, r1, r1
 800822a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800822e:	f1a4 0401 	sub.w	r4, r4, #1
 8008232:	d1e9      	bne.n	8008208 <__adddf3+0x10c>
 8008234:	f091 0f00 	teq	r1, #0
 8008238:	bf04      	itt	eq
 800823a:	4601      	moveq	r1, r0
 800823c:	2000      	moveq	r0, #0
 800823e:	fab1 f381 	clz	r3, r1
 8008242:	bf08      	it	eq
 8008244:	3320      	addeq	r3, #32
 8008246:	f1a3 030b 	sub.w	r3, r3, #11
 800824a:	f1b3 0220 	subs.w	r2, r3, #32
 800824e:	da0c      	bge.n	800826a <__adddf3+0x16e>
 8008250:	320c      	adds	r2, #12
 8008252:	dd08      	ble.n	8008266 <__adddf3+0x16a>
 8008254:	f102 0c14 	add.w	ip, r2, #20
 8008258:	f1c2 020c 	rsb	r2, r2, #12
 800825c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008260:	fa21 f102 	lsr.w	r1, r1, r2
 8008264:	e00c      	b.n	8008280 <__adddf3+0x184>
 8008266:	f102 0214 	add.w	r2, r2, #20
 800826a:	bfd8      	it	le
 800826c:	f1c2 0c20 	rsble	ip, r2, #32
 8008270:	fa01 f102 	lsl.w	r1, r1, r2
 8008274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008278:	bfdc      	itt	le
 800827a:	ea41 010c 	orrle.w	r1, r1, ip
 800827e:	4090      	lslle	r0, r2
 8008280:	1ae4      	subs	r4, r4, r3
 8008282:	bfa2      	ittt	ge
 8008284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008288:	4329      	orrge	r1, r5
 800828a:	bd30      	popge	{r4, r5, pc}
 800828c:	ea6f 0404 	mvn.w	r4, r4
 8008290:	3c1f      	subs	r4, #31
 8008292:	da1c      	bge.n	80082ce <__adddf3+0x1d2>
 8008294:	340c      	adds	r4, #12
 8008296:	dc0e      	bgt.n	80082b6 <__adddf3+0x1ba>
 8008298:	f104 0414 	add.w	r4, r4, #20
 800829c:	f1c4 0220 	rsb	r2, r4, #32
 80082a0:	fa20 f004 	lsr.w	r0, r0, r4
 80082a4:	fa01 f302 	lsl.w	r3, r1, r2
 80082a8:	ea40 0003 	orr.w	r0, r0, r3
 80082ac:	fa21 f304 	lsr.w	r3, r1, r4
 80082b0:	ea45 0103 	orr.w	r1, r5, r3
 80082b4:	bd30      	pop	{r4, r5, pc}
 80082b6:	f1c4 040c 	rsb	r4, r4, #12
 80082ba:	f1c4 0220 	rsb	r2, r4, #32
 80082be:	fa20 f002 	lsr.w	r0, r0, r2
 80082c2:	fa01 f304 	lsl.w	r3, r1, r4
 80082c6:	ea40 0003 	orr.w	r0, r0, r3
 80082ca:	4629      	mov	r1, r5
 80082cc:	bd30      	pop	{r4, r5, pc}
 80082ce:	fa21 f004 	lsr.w	r0, r1, r4
 80082d2:	4629      	mov	r1, r5
 80082d4:	bd30      	pop	{r4, r5, pc}
 80082d6:	f094 0f00 	teq	r4, #0
 80082da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082de:	bf06      	itte	eq
 80082e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082e4:	3401      	addeq	r4, #1
 80082e6:	3d01      	subne	r5, #1
 80082e8:	e74e      	b.n	8008188 <__adddf3+0x8c>
 80082ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082ee:	bf18      	it	ne
 80082f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082f4:	d029      	beq.n	800834a <__adddf3+0x24e>
 80082f6:	ea94 0f05 	teq	r4, r5
 80082fa:	bf08      	it	eq
 80082fc:	ea90 0f02 	teqeq	r0, r2
 8008300:	d005      	beq.n	800830e <__adddf3+0x212>
 8008302:	ea54 0c00 	orrs.w	ip, r4, r0
 8008306:	bf04      	itt	eq
 8008308:	4619      	moveq	r1, r3
 800830a:	4610      	moveq	r0, r2
 800830c:	bd30      	pop	{r4, r5, pc}
 800830e:	ea91 0f03 	teq	r1, r3
 8008312:	bf1e      	ittt	ne
 8008314:	2100      	movne	r1, #0
 8008316:	2000      	movne	r0, #0
 8008318:	bd30      	popne	{r4, r5, pc}
 800831a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800831e:	d105      	bne.n	800832c <__adddf3+0x230>
 8008320:	0040      	lsls	r0, r0, #1
 8008322:	4149      	adcs	r1, r1
 8008324:	bf28      	it	cs
 8008326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800832a:	bd30      	pop	{r4, r5, pc}
 800832c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008330:	bf3c      	itt	cc
 8008332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008336:	bd30      	popcc	{r4, r5, pc}
 8008338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800833c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008344:	f04f 0000 	mov.w	r0, #0
 8008348:	bd30      	pop	{r4, r5, pc}
 800834a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800834e:	bf1a      	itte	ne
 8008350:	4619      	movne	r1, r3
 8008352:	4610      	movne	r0, r2
 8008354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008358:	bf1c      	itt	ne
 800835a:	460b      	movne	r3, r1
 800835c:	4602      	movne	r2, r0
 800835e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008362:	bf06      	itte	eq
 8008364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008368:	ea91 0f03 	teqeq	r1, r3
 800836c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008370:	bd30      	pop	{r4, r5, pc}
 8008372:	bf00      	nop

08008374 <__aeabi_ui2d>:
 8008374:	f090 0f00 	teq	r0, #0
 8008378:	bf04      	itt	eq
 800837a:	2100      	moveq	r1, #0
 800837c:	4770      	bxeq	lr
 800837e:	b530      	push	{r4, r5, lr}
 8008380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008388:	f04f 0500 	mov.w	r5, #0
 800838c:	f04f 0100 	mov.w	r1, #0
 8008390:	e750      	b.n	8008234 <__adddf3+0x138>
 8008392:	bf00      	nop

08008394 <__aeabi_i2d>:
 8008394:	f090 0f00 	teq	r0, #0
 8008398:	bf04      	itt	eq
 800839a:	2100      	moveq	r1, #0
 800839c:	4770      	bxeq	lr
 800839e:	b530      	push	{r4, r5, lr}
 80083a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80083a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80083a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80083ac:	bf48      	it	mi
 80083ae:	4240      	negmi	r0, r0
 80083b0:	f04f 0100 	mov.w	r1, #0
 80083b4:	e73e      	b.n	8008234 <__adddf3+0x138>
 80083b6:	bf00      	nop

080083b8 <__aeabi_f2d>:
 80083b8:	0042      	lsls	r2, r0, #1
 80083ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083be:	ea4f 0131 	mov.w	r1, r1, rrx
 80083c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083c6:	bf1f      	itttt	ne
 80083c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083d4:	4770      	bxne	lr
 80083d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083da:	bf08      	it	eq
 80083dc:	4770      	bxeq	lr
 80083de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083e2:	bf04      	itt	eq
 80083e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083e8:	4770      	bxeq	lr
 80083ea:	b530      	push	{r4, r5, lr}
 80083ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083f8:	e71c      	b.n	8008234 <__adddf3+0x138>
 80083fa:	bf00      	nop

080083fc <__aeabi_ul2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f04f 0500 	mov.w	r5, #0
 800840a:	e00a      	b.n	8008422 <__aeabi_l2d+0x16>

0800840c <__aeabi_l2d>:
 800840c:	ea50 0201 	orrs.w	r2, r0, r1
 8008410:	bf08      	it	eq
 8008412:	4770      	bxeq	lr
 8008414:	b530      	push	{r4, r5, lr}
 8008416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800841a:	d502      	bpl.n	8008422 <__aeabi_l2d+0x16>
 800841c:	4240      	negs	r0, r0
 800841e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800842a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800842e:	f43f aed8 	beq.w	80081e2 <__adddf3+0xe6>
 8008432:	f04f 0203 	mov.w	r2, #3
 8008436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800843a:	bf18      	it	ne
 800843c:	3203      	addne	r2, #3
 800843e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008442:	bf18      	it	ne
 8008444:	3203      	addne	r2, #3
 8008446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800844a:	f1c2 0320 	rsb	r3, r2, #32
 800844e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008452:	fa20 f002 	lsr.w	r0, r0, r2
 8008456:	fa01 fe03 	lsl.w	lr, r1, r3
 800845a:	ea40 000e 	orr.w	r0, r0, lr
 800845e:	fa21 f102 	lsr.w	r1, r1, r2
 8008462:	4414      	add	r4, r2
 8008464:	e6bd      	b.n	80081e2 <__adddf3+0xe6>
 8008466:	bf00      	nop

08008468 <__aeabi_dmul>:
 8008468:	b570      	push	{r4, r5, r6, lr}
 800846a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800846e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008476:	bf1d      	ittte	ne
 8008478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800847c:	ea94 0f0c 	teqne	r4, ip
 8008480:	ea95 0f0c 	teqne	r5, ip
 8008484:	f000 f8de 	bleq	8008644 <__aeabi_dmul+0x1dc>
 8008488:	442c      	add	r4, r5
 800848a:	ea81 0603 	eor.w	r6, r1, r3
 800848e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800849a:	bf18      	it	ne
 800849c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80084a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80084a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084a8:	d038      	beq.n	800851c <__aeabi_dmul+0xb4>
 80084aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80084ae:	f04f 0500 	mov.w	r5, #0
 80084b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084be:	f04f 0600 	mov.w	r6, #0
 80084c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084c6:	f09c 0f00 	teq	ip, #0
 80084ca:	bf18      	it	ne
 80084cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084dc:	d204      	bcs.n	80084e8 <__aeabi_dmul+0x80>
 80084de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084e2:	416d      	adcs	r5, r5
 80084e4:	eb46 0606 	adc.w	r6, r6, r6
 80084e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8008500:	bf88      	it	hi
 8008502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8008506:	d81e      	bhi.n	8008546 <__aeabi_dmul+0xde>
 8008508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800850c:	bf08      	it	eq
 800850e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008512:	f150 0000 	adcs.w	r0, r0, #0
 8008516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008520:	ea46 0101 	orr.w	r1, r6, r1
 8008524:	ea40 0002 	orr.w	r0, r0, r2
 8008528:	ea81 0103 	eor.w	r1, r1, r3
 800852c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008530:	bfc2      	ittt	gt
 8008532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800853a:	bd70      	popgt	{r4, r5, r6, pc}
 800853c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008540:	f04f 0e00 	mov.w	lr, #0
 8008544:	3c01      	subs	r4, #1
 8008546:	f300 80ab 	bgt.w	80086a0 <__aeabi_dmul+0x238>
 800854a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800854e:	bfde      	ittt	le
 8008550:	2000      	movle	r0, #0
 8008552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008556:	bd70      	pople	{r4, r5, r6, pc}
 8008558:	f1c4 0400 	rsb	r4, r4, #0
 800855c:	3c20      	subs	r4, #32
 800855e:	da35      	bge.n	80085cc <__aeabi_dmul+0x164>
 8008560:	340c      	adds	r4, #12
 8008562:	dc1b      	bgt.n	800859c <__aeabi_dmul+0x134>
 8008564:	f104 0414 	add.w	r4, r4, #20
 8008568:	f1c4 0520 	rsb	r5, r4, #32
 800856c:	fa00 f305 	lsl.w	r3, r0, r5
 8008570:	fa20 f004 	lsr.w	r0, r0, r4
 8008574:	fa01 f205 	lsl.w	r2, r1, r5
 8008578:	ea40 0002 	orr.w	r0, r0, r2
 800857c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008588:	fa21 f604 	lsr.w	r6, r1, r4
 800858c:	eb42 0106 	adc.w	r1, r2, r6
 8008590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008594:	bf08      	it	eq
 8008596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800859a:	bd70      	pop	{r4, r5, r6, pc}
 800859c:	f1c4 040c 	rsb	r4, r4, #12
 80085a0:	f1c4 0520 	rsb	r5, r4, #32
 80085a4:	fa00 f304 	lsl.w	r3, r0, r4
 80085a8:	fa20 f005 	lsr.w	r0, r0, r5
 80085ac:	fa01 f204 	lsl.w	r2, r1, r4
 80085b0:	ea40 0002 	orr.w	r0, r0, r2
 80085b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085bc:	f141 0100 	adc.w	r1, r1, #0
 80085c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085c4:	bf08      	it	eq
 80085c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ca:	bd70      	pop	{r4, r5, r6, pc}
 80085cc:	f1c4 0520 	rsb	r5, r4, #32
 80085d0:	fa00 f205 	lsl.w	r2, r0, r5
 80085d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085d8:	fa20 f304 	lsr.w	r3, r0, r4
 80085dc:	fa01 f205 	lsl.w	r2, r1, r5
 80085e0:	ea43 0302 	orr.w	r3, r3, r2
 80085e4:	fa21 f004 	lsr.w	r0, r1, r4
 80085e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085ec:	fa21 f204 	lsr.w	r2, r1, r4
 80085f0:	ea20 0002 	bic.w	r0, r0, r2
 80085f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085fc:	bf08      	it	eq
 80085fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8008602:	bd70      	pop	{r4, r5, r6, pc}
 8008604:	f094 0f00 	teq	r4, #0
 8008608:	d10f      	bne.n	800862a <__aeabi_dmul+0x1c2>
 800860a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800860e:	0040      	lsls	r0, r0, #1
 8008610:	eb41 0101 	adc.w	r1, r1, r1
 8008614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008618:	bf08      	it	eq
 800861a:	3c01      	subeq	r4, #1
 800861c:	d0f7      	beq.n	800860e <__aeabi_dmul+0x1a6>
 800861e:	ea41 0106 	orr.w	r1, r1, r6
 8008622:	f095 0f00 	teq	r5, #0
 8008626:	bf18      	it	ne
 8008628:	4770      	bxne	lr
 800862a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800862e:	0052      	lsls	r2, r2, #1
 8008630:	eb43 0303 	adc.w	r3, r3, r3
 8008634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008638:	bf08      	it	eq
 800863a:	3d01      	subeq	r5, #1
 800863c:	d0f7      	beq.n	800862e <__aeabi_dmul+0x1c6>
 800863e:	ea43 0306 	orr.w	r3, r3, r6
 8008642:	4770      	bx	lr
 8008644:	ea94 0f0c 	teq	r4, ip
 8008648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800864c:	bf18      	it	ne
 800864e:	ea95 0f0c 	teqne	r5, ip
 8008652:	d00c      	beq.n	800866e <__aeabi_dmul+0x206>
 8008654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008658:	bf18      	it	ne
 800865a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800865e:	d1d1      	bne.n	8008604 <__aeabi_dmul+0x19c>
 8008660:	ea81 0103 	eor.w	r1, r1, r3
 8008664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008668:	f04f 0000 	mov.w	r0, #0
 800866c:	bd70      	pop	{r4, r5, r6, pc}
 800866e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008672:	bf06      	itte	eq
 8008674:	4610      	moveq	r0, r2
 8008676:	4619      	moveq	r1, r3
 8008678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800867c:	d019      	beq.n	80086b2 <__aeabi_dmul+0x24a>
 800867e:	ea94 0f0c 	teq	r4, ip
 8008682:	d102      	bne.n	800868a <__aeabi_dmul+0x222>
 8008684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008688:	d113      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800868a:	ea95 0f0c 	teq	r5, ip
 800868e:	d105      	bne.n	800869c <__aeabi_dmul+0x234>
 8008690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008694:	bf1c      	itt	ne
 8008696:	4610      	movne	r0, r2
 8008698:	4619      	movne	r1, r3
 800869a:	d10a      	bne.n	80086b2 <__aeabi_dmul+0x24a>
 800869c:	ea81 0103 	eor.w	r1, r1, r3
 80086a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80086a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80086ac:	f04f 0000 	mov.w	r0, #0
 80086b0:	bd70      	pop	{r4, r5, r6, pc}
 80086b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086ba:	bd70      	pop	{r4, r5, r6, pc}

080086bc <__aeabi_ddiv>:
 80086bc:	b570      	push	{r4, r5, r6, lr}
 80086be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ca:	bf1d      	ittte	ne
 80086cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086d0:	ea94 0f0c 	teqne	r4, ip
 80086d4:	ea95 0f0c 	teqne	r5, ip
 80086d8:	f000 f8a7 	bleq	800882a <__aeabi_ddiv+0x16e>
 80086dc:	eba4 0405 	sub.w	r4, r4, r5
 80086e0:	ea81 0e03 	eor.w	lr, r1, r3
 80086e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086ec:	f000 8088 	beq.w	8008800 <__aeabi_ddiv+0x144>
 80086f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8008700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8008704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8008708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800870c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008714:	429d      	cmp	r5, r3
 8008716:	bf08      	it	eq
 8008718:	4296      	cmpeq	r6, r2
 800871a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800871e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008722:	d202      	bcs.n	800872a <__aeabi_ddiv+0x6e>
 8008724:	085b      	lsrs	r3, r3, #1
 8008726:	ea4f 0232 	mov.w	r2, r2, rrx
 800872a:	1ab6      	subs	r6, r6, r2
 800872c:	eb65 0503 	sbc.w	r5, r5, r3
 8008730:	085b      	lsrs	r3, r3, #1
 8008732:	ea4f 0232 	mov.w	r2, r2, rrx
 8008736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800873a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800873e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008746:	bf22      	ittt	cs
 8008748:	1ab6      	subcs	r6, r6, r2
 800874a:	4675      	movcs	r5, lr
 800874c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	ea4f 0232 	mov.w	r2, r2, rrx
 8008756:	ebb6 0e02 	subs.w	lr, r6, r2
 800875a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800875e:	bf22      	ittt	cs
 8008760:	1ab6      	subcs	r6, r6, r2
 8008762:	4675      	movcs	r5, lr
 8008764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008768:	085b      	lsrs	r3, r3, #1
 800876a:	ea4f 0232 	mov.w	r2, r2, rrx
 800876e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008776:	bf22      	ittt	cs
 8008778:	1ab6      	subcs	r6, r6, r2
 800877a:	4675      	movcs	r5, lr
 800877c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008780:	085b      	lsrs	r3, r3, #1
 8008782:	ea4f 0232 	mov.w	r2, r2, rrx
 8008786:	ebb6 0e02 	subs.w	lr, r6, r2
 800878a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800878e:	bf22      	ittt	cs
 8008790:	1ab6      	subcs	r6, r6, r2
 8008792:	4675      	movcs	r5, lr
 8008794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008798:	ea55 0e06 	orrs.w	lr, r5, r6
 800879c:	d018      	beq.n	80087d0 <__aeabi_ddiv+0x114>
 800879e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80087a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80087a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80087aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80087ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087ba:	d1c0      	bne.n	800873e <__aeabi_ddiv+0x82>
 80087bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c0:	d10b      	bne.n	80087da <__aeabi_ddiv+0x11e>
 80087c2:	ea41 0100 	orr.w	r1, r1, r0
 80087c6:	f04f 0000 	mov.w	r0, #0
 80087ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087ce:	e7b6      	b.n	800873e <__aeabi_ddiv+0x82>
 80087d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087d4:	bf04      	itt	eq
 80087d6:	4301      	orreq	r1, r0
 80087d8:	2000      	moveq	r0, #0
 80087da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087de:	bf88      	it	hi
 80087e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087e4:	f63f aeaf 	bhi.w	8008546 <__aeabi_dmul+0xde>
 80087e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087ec:	bf04      	itt	eq
 80087ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087f6:	f150 0000 	adcs.w	r0, r0, #0
 80087fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087fe:	bd70      	pop	{r4, r5, r6, pc}
 8008800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8008804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8008808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800880c:	bfc2      	ittt	gt
 800880e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008816:	bd70      	popgt	{r4, r5, r6, pc}
 8008818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800881c:	f04f 0e00 	mov.w	lr, #0
 8008820:	3c01      	subs	r4, #1
 8008822:	e690      	b.n	8008546 <__aeabi_dmul+0xde>
 8008824:	ea45 0e06 	orr.w	lr, r5, r6
 8008828:	e68d      	b.n	8008546 <__aeabi_dmul+0xde>
 800882a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800882e:	ea94 0f0c 	teq	r4, ip
 8008832:	bf08      	it	eq
 8008834:	ea95 0f0c 	teqeq	r5, ip
 8008838:	f43f af3b 	beq.w	80086b2 <__aeabi_dmul+0x24a>
 800883c:	ea94 0f0c 	teq	r4, ip
 8008840:	d10a      	bne.n	8008858 <__aeabi_ddiv+0x19c>
 8008842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008846:	f47f af34 	bne.w	80086b2 <__aeabi_dmul+0x24a>
 800884a:	ea95 0f0c 	teq	r5, ip
 800884e:	f47f af25 	bne.w	800869c <__aeabi_dmul+0x234>
 8008852:	4610      	mov	r0, r2
 8008854:	4619      	mov	r1, r3
 8008856:	e72c      	b.n	80086b2 <__aeabi_dmul+0x24a>
 8008858:	ea95 0f0c 	teq	r5, ip
 800885c:	d106      	bne.n	800886c <__aeabi_ddiv+0x1b0>
 800885e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008862:	f43f aefd 	beq.w	8008660 <__aeabi_dmul+0x1f8>
 8008866:	4610      	mov	r0, r2
 8008868:	4619      	mov	r1, r3
 800886a:	e722      	b.n	80086b2 <__aeabi_dmul+0x24a>
 800886c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008870:	bf18      	it	ne
 8008872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008876:	f47f aec5 	bne.w	8008604 <__aeabi_dmul+0x19c>
 800887a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800887e:	f47f af0d 	bne.w	800869c <__aeabi_dmul+0x234>
 8008882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008886:	f47f aeeb 	bne.w	8008660 <__aeabi_dmul+0x1f8>
 800888a:	e712      	b.n	80086b2 <__aeabi_dmul+0x24a>

0800888c <__gedf2>:
 800888c:	f04f 3cff 	mov.w	ip, #4294967295
 8008890:	e006      	b.n	80088a0 <__cmpdf2+0x4>
 8008892:	bf00      	nop

08008894 <__ledf2>:
 8008894:	f04f 0c01 	mov.w	ip, #1
 8008898:	e002      	b.n	80088a0 <__cmpdf2+0x4>
 800889a:	bf00      	nop

0800889c <__cmpdf2>:
 800889c:	f04f 0c01 	mov.w	ip, #1
 80088a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80088a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088b0:	bf18      	it	ne
 80088b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088b6:	d01b      	beq.n	80088f0 <__cmpdf2+0x54>
 80088b8:	b001      	add	sp, #4
 80088ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088be:	bf0c      	ite	eq
 80088c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088c4:	ea91 0f03 	teqne	r1, r3
 80088c8:	bf02      	ittt	eq
 80088ca:	ea90 0f02 	teqeq	r0, r2
 80088ce:	2000      	moveq	r0, #0
 80088d0:	4770      	bxeq	lr
 80088d2:	f110 0f00 	cmn.w	r0, #0
 80088d6:	ea91 0f03 	teq	r1, r3
 80088da:	bf58      	it	pl
 80088dc:	4299      	cmppl	r1, r3
 80088de:	bf08      	it	eq
 80088e0:	4290      	cmpeq	r0, r2
 80088e2:	bf2c      	ite	cs
 80088e4:	17d8      	asrcs	r0, r3, #31
 80088e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088ea:	f040 0001 	orr.w	r0, r0, #1
 80088ee:	4770      	bx	lr
 80088f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d102      	bne.n	8008900 <__cmpdf2+0x64>
 80088fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088fe:	d107      	bne.n	8008910 <__cmpdf2+0x74>
 8008900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8008904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8008908:	d1d6      	bne.n	80088b8 <__cmpdf2+0x1c>
 800890a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800890e:	d0d3      	beq.n	80088b8 <__cmpdf2+0x1c>
 8008910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop

<<<<<<< HEAD
08008918 <__aeabi_cdcmpeq>:
 8008918:	b501      	push	{r0, lr}
 800891a:	f7ff ffb7 	bl	800888c <__cmpdf2>
 800891e:	2800      	cmp	r0, #0
 8008920:	bf48      	it	mi
 8008922:	f110 0f00 	cmnmi.w	r0, #0
 8008926:	bd01      	pop	{r0, pc}

08008928 <__aeabi_dcmpeq>:
 8008928:	f84d ed08 	str.w	lr, [sp, #-8]!
 800892c:	f7ff fff4 	bl	8008918 <__aeabi_cdcmpeq>
 8008930:	bf0c      	ite	eq
 8008932:	2001      	moveq	r0, #1
 8008934:	2000      	movne	r0, #0
 8008936:	f85d fb08 	ldr.w	pc, [sp], #8
 800893a:	bf00      	nop

0800893c <__aeabi_dcmplt>:
 800893c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008940:	f7ff ffea 	bl	8008918 <__aeabi_cdcmpeq>
 8008944:	bf34      	ite	cc
 8008946:	2001      	movcc	r0, #1
 8008948:	2000      	movcs	r0, #0
 800894a:	f85d fb08 	ldr.w	pc, [sp], #8
 800894e:	bf00      	nop

08008950 <__aeabi_dcmple>:
 8008950:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008954:	f7ff ffe0 	bl	8008918 <__aeabi_cdcmpeq>
 8008958:	bf94      	ite	ls
 800895a:	2001      	movls	r0, #1
 800895c:	2000      	movhi	r0, #0
 800895e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008962:	bf00      	nop

08008964 <__aeabi_dcmpge>:
 8008964:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008968:	f7ff ffce 	bl	8008908 <__aeabi_cdrcmple>
 800896c:	bf94      	ite	ls
 800896e:	2001      	movls	r0, #1
 8008970:	2000      	movhi	r0, #0
 8008972:	f85d fb08 	ldr.w	pc, [sp], #8
 8008976:	bf00      	nop

08008978 <__aeabi_dcmpgt>:
 8008978:	f84d ed08 	str.w	lr, [sp, #-8]!
 800897c:	f7ff ffc4 	bl	8008908 <__aeabi_cdrcmple>
 8008980:	bf34      	ite	cc
 8008982:	2001      	movcc	r0, #1
 8008984:	2000      	movcs	r0, #0
 8008986:	f85d fb08 	ldr.w	pc, [sp], #8
 800898a:	bf00      	nop

0800898c <__aeabi_d2iz>:
 800898c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008990:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8008994:	d215      	bcs.n	80089c2 <__aeabi_d2iz+0x36>
 8008996:	d511      	bpl.n	80089bc <__aeabi_d2iz+0x30>
 8008998:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800899c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089a0:	d912      	bls.n	80089c8 <__aeabi_d2iz+0x3c>
 80089a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089b2:	fa23 f002 	lsr.w	r0, r3, r2
 80089b6:	bf18      	it	ne
 80089b8:	4240      	negne	r0, r0
 80089ba:	4770      	bx	lr
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80089c6:	d105      	bne.n	80089d4 <__aeabi_d2iz+0x48>
 80089c8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80089cc:	bf08      	it	eq
 80089ce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80089d2:	4770      	bx	lr
 80089d4:	f04f 0000 	mov.w	r0, #0
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop

080089dc <__aeabi_d2f>:
 80089dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089e0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80089e4:	bf24      	itt	cs
 80089e6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80089ea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80089ee:	d90d      	bls.n	8008a0c <__aeabi_d2f+0x30>
 80089f0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80089f4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80089f8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80089fc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a04:	bf08      	it	eq
 8008a06:	f020 0001 	biceq.w	r0, r0, #1
 8008a0a:	4770      	bx	lr
 8008a0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a10:	d121      	bne.n	8008a56 <__aeabi_d2f+0x7a>
 8008a12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a16:	bfbc      	itt	lt
 8008a18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a1c:	4770      	bxlt	lr
 8008a1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008a26:	f1c2 0218 	rsb	r2, r2, #24
 8008a2a:	f1c2 0c20 	rsb	ip, r2, #32
 8008a2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8008a32:	fa20 f002 	lsr.w	r0, r0, r2
 8008a36:	bf18      	it	ne
 8008a38:	f040 0001 	orrne.w	r0, r0, #1
 8008a3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008a44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008a48:	ea40 000c 	orr.w	r0, r0, ip
 8008a4c:	fa23 f302 	lsr.w	r3, r3, r2
 8008a50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a54:	e7cc      	b.n	80089f0 <__aeabi_d2f+0x14>
 8008a56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008a5a:	d107      	bne.n	8008a6c <__aeabi_d2f+0x90>
 8008a5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008a60:	bf1e      	ittt	ne
 8008a62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008a66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008a6a:	4770      	bxne	lr
 8008a6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008a70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008a74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008a78:	4770      	bx	lr
 8008a7a:	bf00      	nop

08008a7c <__aeabi_uldivmod>:
 8008a7c:	b953      	cbnz	r3, 8008a94 <__aeabi_uldivmod+0x18>
 8008a7e:	b94a      	cbnz	r2, 8008a94 <__aeabi_uldivmod+0x18>
 8008a80:	2900      	cmp	r1, #0
 8008a82:	bf08      	it	eq
 8008a84:	2800      	cmpeq	r0, #0
 8008a86:	bf1c      	itt	ne
 8008a88:	f04f 31ff 	movne.w	r1, #4294967295
 8008a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8008a90:	f000 b972 	b.w	8008d78 <__aeabi_idiv0>
 8008a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8008a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008a9c:	f000 f806 	bl	8008aac <__udivmoddi4>
 8008aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008aa8:	b004      	add	sp, #16
 8008aaa:	4770      	bx	lr

08008aac <__udivmoddi4>:
 8008aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab0:	9e08      	ldr	r6, [sp, #32]
 8008ab2:	4604      	mov	r4, r0
 8008ab4:	4688      	mov	r8, r1
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d14b      	bne.n	8008b52 <__udivmoddi4+0xa6>
 8008aba:	428a      	cmp	r2, r1
 8008abc:	4615      	mov	r5, r2
 8008abe:	d967      	bls.n	8008b90 <__udivmoddi4+0xe4>
 8008ac0:	fab2 f282 	clz	r2, r2
 8008ac4:	b14a      	cbz	r2, 8008ada <__udivmoddi4+0x2e>
 8008ac6:	f1c2 0720 	rsb	r7, r2, #32
 8008aca:	fa01 f302 	lsl.w	r3, r1, r2
 8008ace:	fa20 f707 	lsr.w	r7, r0, r7
 8008ad2:	4095      	lsls	r5, r2
 8008ad4:	ea47 0803 	orr.w	r8, r7, r3
 8008ad8:	4094      	lsls	r4, r2
 8008ada:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008ade:	0c23      	lsrs	r3, r4, #16
 8008ae0:	fbb8 f7fe 	udiv	r7, r8, lr
 8008ae4:	fa1f fc85 	uxth.w	ip, r5
 8008ae8:	fb0e 8817 	mls	r8, lr, r7, r8
 8008aec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008af0:	fb07 f10c 	mul.w	r1, r7, ip
 8008af4:	4299      	cmp	r1, r3
 8008af6:	d909      	bls.n	8008b0c <__udivmoddi4+0x60>
 8008af8:	18eb      	adds	r3, r5, r3
 8008afa:	f107 30ff 	add.w	r0, r7, #4294967295
 8008afe:	f080 811b 	bcs.w	8008d38 <__udivmoddi4+0x28c>
 8008b02:	4299      	cmp	r1, r3
 8008b04:	f240 8118 	bls.w	8008d38 <__udivmoddi4+0x28c>
 8008b08:	3f02      	subs	r7, #2
 8008b0a:	442b      	add	r3, r5
 8008b0c:	1a5b      	subs	r3, r3, r1
 8008b0e:	b2a4      	uxth	r4, r4
 8008b10:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b14:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b1c:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b20:	45a4      	cmp	ip, r4
 8008b22:	d909      	bls.n	8008b38 <__udivmoddi4+0x8c>
 8008b24:	192c      	adds	r4, r5, r4
 8008b26:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b2a:	f080 8107 	bcs.w	8008d3c <__udivmoddi4+0x290>
 8008b2e:	45a4      	cmp	ip, r4
 8008b30:	f240 8104 	bls.w	8008d3c <__udivmoddi4+0x290>
 8008b34:	3802      	subs	r0, #2
 8008b36:	442c      	add	r4, r5
 8008b38:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008b3c:	eba4 040c 	sub.w	r4, r4, ip
 8008b40:	2700      	movs	r7, #0
 8008b42:	b11e      	cbz	r6, 8008b4c <__udivmoddi4+0xa0>
 8008b44:	40d4      	lsrs	r4, r2
 8008b46:	2300      	movs	r3, #0
 8008b48:	e9c6 4300 	strd	r4, r3, [r6]
 8008b4c:	4639      	mov	r1, r7
 8008b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b52:	428b      	cmp	r3, r1
 8008b54:	d909      	bls.n	8008b6a <__udivmoddi4+0xbe>
 8008b56:	2e00      	cmp	r6, #0
 8008b58:	f000 80eb 	beq.w	8008d32 <__udivmoddi4+0x286>
 8008b5c:	2700      	movs	r7, #0
 8008b5e:	e9c6 0100 	strd	r0, r1, [r6]
 8008b62:	4638      	mov	r0, r7
 8008b64:	4639      	mov	r1, r7
 8008b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b6a:	fab3 f783 	clz	r7, r3
 8008b6e:	2f00      	cmp	r7, #0
 8008b70:	d147      	bne.n	8008c02 <__udivmoddi4+0x156>
 8008b72:	428b      	cmp	r3, r1
 8008b74:	d302      	bcc.n	8008b7c <__udivmoddi4+0xd0>
 8008b76:	4282      	cmp	r2, r0
 8008b78:	f200 80fa 	bhi.w	8008d70 <__udivmoddi4+0x2c4>
 8008b7c:	1a84      	subs	r4, r0, r2
 8008b7e:	eb61 0303 	sbc.w	r3, r1, r3
 8008b82:	2001      	movs	r0, #1
 8008b84:	4698      	mov	r8, r3
 8008b86:	2e00      	cmp	r6, #0
 8008b88:	d0e0      	beq.n	8008b4c <__udivmoddi4+0xa0>
 8008b8a:	e9c6 4800 	strd	r4, r8, [r6]
 8008b8e:	e7dd      	b.n	8008b4c <__udivmoddi4+0xa0>
 8008b90:	b902      	cbnz	r2, 8008b94 <__udivmoddi4+0xe8>
 8008b92:	deff      	udf	#255	; 0xff
 8008b94:	fab2 f282 	clz	r2, r2
 8008b98:	2a00      	cmp	r2, #0
 8008b9a:	f040 808f 	bne.w	8008cbc <__udivmoddi4+0x210>
 8008b9e:	1b49      	subs	r1, r1, r5
 8008ba0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008ba4:	fa1f f885 	uxth.w	r8, r5
 8008ba8:	2701      	movs	r7, #1
 8008baa:	fbb1 fcfe 	udiv	ip, r1, lr
 8008bae:	0c23      	lsrs	r3, r4, #16
 8008bb0:	fb0e 111c 	mls	r1, lr, ip, r1
 8008bb4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008bb8:	fb08 f10c 	mul.w	r1, r8, ip
 8008bbc:	4299      	cmp	r1, r3
 8008bbe:	d907      	bls.n	8008bd0 <__udivmoddi4+0x124>
 8008bc0:	18eb      	adds	r3, r5, r3
 8008bc2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008bc6:	d202      	bcs.n	8008bce <__udivmoddi4+0x122>
 8008bc8:	4299      	cmp	r1, r3
 8008bca:	f200 80cd 	bhi.w	8008d68 <__udivmoddi4+0x2bc>
 8008bce:	4684      	mov	ip, r0
 8008bd0:	1a59      	subs	r1, r3, r1
 8008bd2:	b2a3      	uxth	r3, r4
 8008bd4:	fbb1 f0fe 	udiv	r0, r1, lr
 8008bd8:	fb0e 1410 	mls	r4, lr, r0, r1
 8008bdc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008be0:	fb08 f800 	mul.w	r8, r8, r0
 8008be4:	45a0      	cmp	r8, r4
 8008be6:	d907      	bls.n	8008bf8 <__udivmoddi4+0x14c>
 8008be8:	192c      	adds	r4, r5, r4
 8008bea:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bee:	d202      	bcs.n	8008bf6 <__udivmoddi4+0x14a>
 8008bf0:	45a0      	cmp	r8, r4
 8008bf2:	f200 80b6 	bhi.w	8008d62 <__udivmoddi4+0x2b6>
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	eba4 0408 	sub.w	r4, r4, r8
 8008bfc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c00:	e79f      	b.n	8008b42 <__udivmoddi4+0x96>
 8008c02:	f1c7 0c20 	rsb	ip, r7, #32
 8008c06:	40bb      	lsls	r3, r7
 8008c08:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c0c:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c10:	fa01 f407 	lsl.w	r4, r1, r7
 8008c14:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c18:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c1c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c20:	4325      	orrs	r5, r4
 8008c22:	fbb3 f9f8 	udiv	r9, r3, r8
 8008c26:	0c2c      	lsrs	r4, r5, #16
 8008c28:	fb08 3319 	mls	r3, r8, r9, r3
 8008c2c:	fa1f fa8e 	uxth.w	sl, lr
 8008c30:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008c34:	fb09 f40a 	mul.w	r4, r9, sl
 8008c38:	429c      	cmp	r4, r3
 8008c3a:	fa02 f207 	lsl.w	r2, r2, r7
 8008c3e:	fa00 f107 	lsl.w	r1, r0, r7
 8008c42:	d90b      	bls.n	8008c5c <__udivmoddi4+0x1b0>
 8008c44:	eb1e 0303 	adds.w	r3, lr, r3
 8008c48:	f109 30ff 	add.w	r0, r9, #4294967295
 8008c4c:	f080 8087 	bcs.w	8008d5e <__udivmoddi4+0x2b2>
 8008c50:	429c      	cmp	r4, r3
 8008c52:	f240 8084 	bls.w	8008d5e <__udivmoddi4+0x2b2>
 8008c56:	f1a9 0902 	sub.w	r9, r9, #2
 8008c5a:	4473      	add	r3, lr
 8008c5c:	1b1b      	subs	r3, r3, r4
 8008c5e:	b2ad      	uxth	r5, r5
 8008c60:	fbb3 f0f8 	udiv	r0, r3, r8
 8008c64:	fb08 3310 	mls	r3, r8, r0, r3
 8008c68:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008c6c:	fb00 fa0a 	mul.w	sl, r0, sl
 8008c70:	45a2      	cmp	sl, r4
 8008c72:	d908      	bls.n	8008c86 <__udivmoddi4+0x1da>
 8008c74:	eb1e 0404 	adds.w	r4, lr, r4
 8008c78:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c7c:	d26b      	bcs.n	8008d56 <__udivmoddi4+0x2aa>
 8008c7e:	45a2      	cmp	sl, r4
 8008c80:	d969      	bls.n	8008d56 <__udivmoddi4+0x2aa>
 8008c82:	3802      	subs	r0, #2
 8008c84:	4474      	add	r4, lr
 8008c86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008c8a:	fba0 8902 	umull	r8, r9, r0, r2
 8008c8e:	eba4 040a 	sub.w	r4, r4, sl
 8008c92:	454c      	cmp	r4, r9
 8008c94:	46c2      	mov	sl, r8
 8008c96:	464b      	mov	r3, r9
 8008c98:	d354      	bcc.n	8008d44 <__udivmoddi4+0x298>
 8008c9a:	d051      	beq.n	8008d40 <__udivmoddi4+0x294>
 8008c9c:	2e00      	cmp	r6, #0
 8008c9e:	d069      	beq.n	8008d74 <__udivmoddi4+0x2c8>
 8008ca0:	ebb1 050a 	subs.w	r5, r1, sl
 8008ca4:	eb64 0403 	sbc.w	r4, r4, r3
 8008ca8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008cac:	40fd      	lsrs	r5, r7
 8008cae:	40fc      	lsrs	r4, r7
 8008cb0:	ea4c 0505 	orr.w	r5, ip, r5
 8008cb4:	e9c6 5400 	strd	r5, r4, [r6]
 8008cb8:	2700      	movs	r7, #0
 8008cba:	e747      	b.n	8008b4c <__udivmoddi4+0xa0>
 8008cbc:	f1c2 0320 	rsb	r3, r2, #32
 8008cc0:	fa20 f703 	lsr.w	r7, r0, r3
 8008cc4:	4095      	lsls	r5, r2
 8008cc6:	fa01 f002 	lsl.w	r0, r1, r2
 8008cca:	fa21 f303 	lsr.w	r3, r1, r3
 8008cce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008cd2:	4338      	orrs	r0, r7
 8008cd4:	0c01      	lsrs	r1, r0, #16
 8008cd6:	fbb3 f7fe 	udiv	r7, r3, lr
 8008cda:	fa1f f885 	uxth.w	r8, r5
 8008cde:	fb0e 3317 	mls	r3, lr, r7, r3
 8008ce2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008ce6:	fb07 f308 	mul.w	r3, r7, r8
 8008cea:	428b      	cmp	r3, r1
 8008cec:	fa04 f402 	lsl.w	r4, r4, r2
 8008cf0:	d907      	bls.n	8008d02 <__udivmoddi4+0x256>
 8008cf2:	1869      	adds	r1, r5, r1
 8008cf4:	f107 3cff 	add.w	ip, r7, #4294967295
 8008cf8:	d22f      	bcs.n	8008d5a <__udivmoddi4+0x2ae>
 8008cfa:	428b      	cmp	r3, r1
 8008cfc:	d92d      	bls.n	8008d5a <__udivmoddi4+0x2ae>
 8008cfe:	3f02      	subs	r7, #2
 8008d00:	4429      	add	r1, r5
 8008d02:	1acb      	subs	r3, r1, r3
 8008d04:	b281      	uxth	r1, r0
 8008d06:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d0a:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d12:	fb00 f308 	mul.w	r3, r0, r8
 8008d16:	428b      	cmp	r3, r1
 8008d18:	d907      	bls.n	8008d2a <__udivmoddi4+0x27e>
 8008d1a:	1869      	adds	r1, r5, r1
 8008d1c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d20:	d217      	bcs.n	8008d52 <__udivmoddi4+0x2a6>
 8008d22:	428b      	cmp	r3, r1
 8008d24:	d915      	bls.n	8008d52 <__udivmoddi4+0x2a6>
 8008d26:	3802      	subs	r0, #2
 8008d28:	4429      	add	r1, r5
 8008d2a:	1ac9      	subs	r1, r1, r3
 8008d2c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008d30:	e73b      	b.n	8008baa <__udivmoddi4+0xfe>
 8008d32:	4637      	mov	r7, r6
 8008d34:	4630      	mov	r0, r6
 8008d36:	e709      	b.n	8008b4c <__udivmoddi4+0xa0>
 8008d38:	4607      	mov	r7, r0
 8008d3a:	e6e7      	b.n	8008b0c <__udivmoddi4+0x60>
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	e6fb      	b.n	8008b38 <__udivmoddi4+0x8c>
 8008d40:	4541      	cmp	r1, r8
 8008d42:	d2ab      	bcs.n	8008c9c <__udivmoddi4+0x1f0>
 8008d44:	ebb8 0a02 	subs.w	sl, r8, r2
 8008d48:	eb69 020e 	sbc.w	r2, r9, lr
 8008d4c:	3801      	subs	r0, #1
 8008d4e:	4613      	mov	r3, r2
 8008d50:	e7a4      	b.n	8008c9c <__udivmoddi4+0x1f0>
 8008d52:	4660      	mov	r0, ip
 8008d54:	e7e9      	b.n	8008d2a <__udivmoddi4+0x27e>
 8008d56:	4618      	mov	r0, r3
 8008d58:	e795      	b.n	8008c86 <__udivmoddi4+0x1da>
 8008d5a:	4667      	mov	r7, ip
 8008d5c:	e7d1      	b.n	8008d02 <__udivmoddi4+0x256>
 8008d5e:	4681      	mov	r9, r0
 8008d60:	e77c      	b.n	8008c5c <__udivmoddi4+0x1b0>
 8008d62:	3802      	subs	r0, #2
 8008d64:	442c      	add	r4, r5
 8008d66:	e747      	b.n	8008bf8 <__udivmoddi4+0x14c>
 8008d68:	f1ac 0c02 	sub.w	ip, ip, #2
 8008d6c:	442b      	add	r3, r5
 8008d6e:	e72f      	b.n	8008bd0 <__udivmoddi4+0x124>
 8008d70:	4638      	mov	r0, r7
 8008d72:	e708      	b.n	8008b86 <__udivmoddi4+0xda>
 8008d74:	4637      	mov	r7, r6
 8008d76:	e6e9      	b.n	8008b4c <__udivmoddi4+0xa0>

08008d78 <__aeabi_idiv0>:
 8008d78:	4770      	bx	lr
 8008d7a:	bf00      	nop

08008d7c <HAL_Init>:
=======
08008918 <__aeabi_cdrcmple>:
 8008918:	4684      	mov	ip, r0
 800891a:	4610      	mov	r0, r2
 800891c:	4662      	mov	r2, ip
 800891e:	468c      	mov	ip, r1
 8008920:	4619      	mov	r1, r3
 8008922:	4663      	mov	r3, ip
 8008924:	e000      	b.n	8008928 <__aeabi_cdcmpeq>
 8008926:	bf00      	nop

08008928 <__aeabi_cdcmpeq>:
 8008928:	b501      	push	{r0, lr}
 800892a:	f7ff ffb7 	bl	800889c <__cmpdf2>
 800892e:	2800      	cmp	r0, #0
 8008930:	bf48      	it	mi
 8008932:	f110 0f00 	cmnmi.w	r0, #0
 8008936:	bd01      	pop	{r0, pc}

08008938 <__aeabi_dcmpeq>:
 8008938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800893c:	f7ff fff4 	bl	8008928 <__aeabi_cdcmpeq>
 8008940:	bf0c      	ite	eq
 8008942:	2001      	moveq	r0, #1
 8008944:	2000      	movne	r0, #0
 8008946:	f85d fb08 	ldr.w	pc, [sp], #8
 800894a:	bf00      	nop

0800894c <__aeabi_dcmplt>:
 800894c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008950:	f7ff ffea 	bl	8008928 <__aeabi_cdcmpeq>
 8008954:	bf34      	ite	cc
 8008956:	2001      	movcc	r0, #1
 8008958:	2000      	movcs	r0, #0
 800895a:	f85d fb08 	ldr.w	pc, [sp], #8
 800895e:	bf00      	nop

08008960 <__aeabi_dcmple>:
 8008960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008964:	f7ff ffe0 	bl	8008928 <__aeabi_cdcmpeq>
 8008968:	bf94      	ite	ls
 800896a:	2001      	movls	r0, #1
 800896c:	2000      	movhi	r0, #0
 800896e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008972:	bf00      	nop

08008974 <__aeabi_dcmpge>:
 8008974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008978:	f7ff ffce 	bl	8008918 <__aeabi_cdrcmple>
 800897c:	bf94      	ite	ls
 800897e:	2001      	movls	r0, #1
 8008980:	2000      	movhi	r0, #0
 8008982:	f85d fb08 	ldr.w	pc, [sp], #8
 8008986:	bf00      	nop

08008988 <__aeabi_dcmpgt>:
 8008988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800898c:	f7ff ffc4 	bl	8008918 <__aeabi_cdrcmple>
 8008990:	bf34      	ite	cc
 8008992:	2001      	movcc	r0, #1
 8008994:	2000      	movcs	r0, #0
 8008996:	f85d fb08 	ldr.w	pc, [sp], #8
 800899a:	bf00      	nop

0800899c <__aeabi_dcmpun>:
 800899c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80089a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089a4:	d102      	bne.n	80089ac <__aeabi_dcmpun+0x10>
 80089a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80089aa:	d10a      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80089b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80089b4:	d102      	bne.n	80089bc <__aeabi_dcmpun+0x20>
 80089b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80089ba:	d102      	bne.n	80089c2 <__aeabi_dcmpun+0x26>
 80089bc:	f04f 0000 	mov.w	r0, #0
 80089c0:	4770      	bx	lr
 80089c2:	f04f 0001 	mov.w	r0, #1
 80089c6:	4770      	bx	lr

080089c8 <__aeabi_d2iz>:
 80089c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80089cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80089d0:	d215      	bcs.n	80089fe <__aeabi_d2iz+0x36>
 80089d2:	d511      	bpl.n	80089f8 <__aeabi_d2iz+0x30>
 80089d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80089d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80089dc:	d912      	bls.n	8008a04 <__aeabi_d2iz+0x3c>
 80089de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80089ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80089ee:	fa23 f002 	lsr.w	r0, r3, r2
 80089f2:	bf18      	it	ne
 80089f4:	4240      	negne	r0, r0
 80089f6:	4770      	bx	lr
 80089f8:	f04f 0000 	mov.w	r0, #0
 80089fc:	4770      	bx	lr
 80089fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008a02:	d105      	bne.n	8008a10 <__aeabi_d2iz+0x48>
 8008a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8008a08:	bf08      	it	eq
 8008a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8008a0e:	4770      	bx	lr
 8008a10:	f04f 0000 	mov.w	r0, #0
 8008a14:	4770      	bx	lr
 8008a16:	bf00      	nop

08008a18 <__aeabi_d2f>:
 8008a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008a1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008a20:	bf24      	itt	cs
 8008a22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8008a26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8008a2a:	d90d      	bls.n	8008a48 <__aeabi_d2f+0x30>
 8008a2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8008a30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8008a34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8008a38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8008a3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8008a40:	bf08      	it	eq
 8008a42:	f020 0001 	biceq.w	r0, r0, #1
 8008a46:	4770      	bx	lr
 8008a48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8008a4c:	d121      	bne.n	8008a92 <__aeabi_d2f+0x7a>
 8008a4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8008a52:	bfbc      	itt	lt
 8008a54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8008a58:	4770      	bxlt	lr
 8008a5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008a5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8008a62:	f1c2 0218 	rsb	r2, r2, #24
 8008a66:	f1c2 0c20 	rsb	ip, r2, #32
 8008a6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8008a6e:	fa20 f002 	lsr.w	r0, r0, r2
 8008a72:	bf18      	it	ne
 8008a74:	f040 0001 	orrne.w	r0, r0, #1
 8008a78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008a7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8008a80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8008a84:	ea40 000c 	orr.w	r0, r0, ip
 8008a88:	fa23 f302 	lsr.w	r3, r3, r2
 8008a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a90:	e7cc      	b.n	8008a2c <__aeabi_d2f+0x14>
 8008a92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008a96:	d107      	bne.n	8008aa8 <__aeabi_d2f+0x90>
 8008a98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008a9c:	bf1e      	ittt	ne
 8008a9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008aa2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008aa6:	4770      	bxne	lr
 8008aa8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008aac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008ab0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop

08008ab8 <__aeabi_uldivmod>:
 8008ab8:	b953      	cbnz	r3, 8008ad0 <__aeabi_uldivmod+0x18>
 8008aba:	b94a      	cbnz	r2, 8008ad0 <__aeabi_uldivmod+0x18>
 8008abc:	2900      	cmp	r1, #0
 8008abe:	bf08      	it	eq
 8008ac0:	2800      	cmpeq	r0, #0
 8008ac2:	bf1c      	itt	ne
 8008ac4:	f04f 31ff 	movne.w	r1, #4294967295
 8008ac8:	f04f 30ff 	movne.w	r0, #4294967295
 8008acc:	f000 b972 	b.w	8008db4 <__aeabi_idiv0>
 8008ad0:	f1ad 0c08 	sub.w	ip, sp, #8
 8008ad4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008ad8:	f000 f806 	bl	8008ae8 <__udivmoddi4>
 8008adc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008ae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ae4:	b004      	add	sp, #16
 8008ae6:	4770      	bx	lr

08008ae8 <__udivmoddi4>:
 8008ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aec:	9e08      	ldr	r6, [sp, #32]
 8008aee:	4604      	mov	r4, r0
 8008af0:	4688      	mov	r8, r1
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d14b      	bne.n	8008b8e <__udivmoddi4+0xa6>
 8008af6:	428a      	cmp	r2, r1
 8008af8:	4615      	mov	r5, r2
 8008afa:	d967      	bls.n	8008bcc <__udivmoddi4+0xe4>
 8008afc:	fab2 f282 	clz	r2, r2
 8008b00:	b14a      	cbz	r2, 8008b16 <__udivmoddi4+0x2e>
 8008b02:	f1c2 0720 	rsb	r7, r2, #32
 8008b06:	fa01 f302 	lsl.w	r3, r1, r2
 8008b0a:	fa20 f707 	lsr.w	r7, r0, r7
 8008b0e:	4095      	lsls	r5, r2
 8008b10:	ea47 0803 	orr.w	r8, r7, r3
 8008b14:	4094      	lsls	r4, r2
 8008b16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b1a:	0c23      	lsrs	r3, r4, #16
 8008b1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8008b20:	fa1f fc85 	uxth.w	ip, r5
 8008b24:	fb0e 8817 	mls	r8, lr, r7, r8
 8008b28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b2c:	fb07 f10c 	mul.w	r1, r7, ip
 8008b30:	4299      	cmp	r1, r3
 8008b32:	d909      	bls.n	8008b48 <__udivmoddi4+0x60>
 8008b34:	18eb      	adds	r3, r5, r3
 8008b36:	f107 30ff 	add.w	r0, r7, #4294967295
 8008b3a:	f080 811b 	bcs.w	8008d74 <__udivmoddi4+0x28c>
 8008b3e:	4299      	cmp	r1, r3
 8008b40:	f240 8118 	bls.w	8008d74 <__udivmoddi4+0x28c>
 8008b44:	3f02      	subs	r7, #2
 8008b46:	442b      	add	r3, r5
 8008b48:	1a5b      	subs	r3, r3, r1
 8008b4a:	b2a4      	uxth	r4, r4
 8008b4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8008b50:	fb0e 3310 	mls	r3, lr, r0, r3
 8008b54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008b58:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b5c:	45a4      	cmp	ip, r4
 8008b5e:	d909      	bls.n	8008b74 <__udivmoddi4+0x8c>
 8008b60:	192c      	adds	r4, r5, r4
 8008b62:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b66:	f080 8107 	bcs.w	8008d78 <__udivmoddi4+0x290>
 8008b6a:	45a4      	cmp	ip, r4
 8008b6c:	f240 8104 	bls.w	8008d78 <__udivmoddi4+0x290>
 8008b70:	3802      	subs	r0, #2
 8008b72:	442c      	add	r4, r5
 8008b74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008b78:	eba4 040c 	sub.w	r4, r4, ip
 8008b7c:	2700      	movs	r7, #0
 8008b7e:	b11e      	cbz	r6, 8008b88 <__udivmoddi4+0xa0>
 8008b80:	40d4      	lsrs	r4, r2
 8008b82:	2300      	movs	r3, #0
 8008b84:	e9c6 4300 	strd	r4, r3, [r6]
 8008b88:	4639      	mov	r1, r7
 8008b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b8e:	428b      	cmp	r3, r1
 8008b90:	d909      	bls.n	8008ba6 <__udivmoddi4+0xbe>
 8008b92:	2e00      	cmp	r6, #0
 8008b94:	f000 80eb 	beq.w	8008d6e <__udivmoddi4+0x286>
 8008b98:	2700      	movs	r7, #0
 8008b9a:	e9c6 0100 	strd	r0, r1, [r6]
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	4639      	mov	r1, r7
 8008ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ba6:	fab3 f783 	clz	r7, r3
 8008baa:	2f00      	cmp	r7, #0
 8008bac:	d147      	bne.n	8008c3e <__udivmoddi4+0x156>
 8008bae:	428b      	cmp	r3, r1
 8008bb0:	d302      	bcc.n	8008bb8 <__udivmoddi4+0xd0>
 8008bb2:	4282      	cmp	r2, r0
 8008bb4:	f200 80fa 	bhi.w	8008dac <__udivmoddi4+0x2c4>
 8008bb8:	1a84      	subs	r4, r0, r2
 8008bba:	eb61 0303 	sbc.w	r3, r1, r3
 8008bbe:	2001      	movs	r0, #1
 8008bc0:	4698      	mov	r8, r3
 8008bc2:	2e00      	cmp	r6, #0
 8008bc4:	d0e0      	beq.n	8008b88 <__udivmoddi4+0xa0>
 8008bc6:	e9c6 4800 	strd	r4, r8, [r6]
 8008bca:	e7dd      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008bcc:	b902      	cbnz	r2, 8008bd0 <__udivmoddi4+0xe8>
 8008bce:	deff      	udf	#255	; 0xff
 8008bd0:	fab2 f282 	clz	r2, r2
 8008bd4:	2a00      	cmp	r2, #0
 8008bd6:	f040 808f 	bne.w	8008cf8 <__udivmoddi4+0x210>
 8008bda:	1b49      	subs	r1, r1, r5
 8008bdc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008be0:	fa1f f885 	uxth.w	r8, r5
 8008be4:	2701      	movs	r7, #1
 8008be6:	fbb1 fcfe 	udiv	ip, r1, lr
 8008bea:	0c23      	lsrs	r3, r4, #16
 8008bec:	fb0e 111c 	mls	r1, lr, ip, r1
 8008bf0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008bf4:	fb08 f10c 	mul.w	r1, r8, ip
 8008bf8:	4299      	cmp	r1, r3
 8008bfa:	d907      	bls.n	8008c0c <__udivmoddi4+0x124>
 8008bfc:	18eb      	adds	r3, r5, r3
 8008bfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008c02:	d202      	bcs.n	8008c0a <__udivmoddi4+0x122>
 8008c04:	4299      	cmp	r1, r3
 8008c06:	f200 80cd 	bhi.w	8008da4 <__udivmoddi4+0x2bc>
 8008c0a:	4684      	mov	ip, r0
 8008c0c:	1a59      	subs	r1, r3, r1
 8008c0e:	b2a3      	uxth	r3, r4
 8008c10:	fbb1 f0fe 	udiv	r0, r1, lr
 8008c14:	fb0e 1410 	mls	r4, lr, r0, r1
 8008c18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008c1c:	fb08 f800 	mul.w	r8, r8, r0
 8008c20:	45a0      	cmp	r8, r4
 8008c22:	d907      	bls.n	8008c34 <__udivmoddi4+0x14c>
 8008c24:	192c      	adds	r4, r5, r4
 8008c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c2a:	d202      	bcs.n	8008c32 <__udivmoddi4+0x14a>
 8008c2c:	45a0      	cmp	r8, r4
 8008c2e:	f200 80b6 	bhi.w	8008d9e <__udivmoddi4+0x2b6>
 8008c32:	4618      	mov	r0, r3
 8008c34:	eba4 0408 	sub.w	r4, r4, r8
 8008c38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008c3c:	e79f      	b.n	8008b7e <__udivmoddi4+0x96>
 8008c3e:	f1c7 0c20 	rsb	ip, r7, #32
 8008c42:	40bb      	lsls	r3, r7
 8008c44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008c48:	ea4e 0e03 	orr.w	lr, lr, r3
 8008c4c:	fa01 f407 	lsl.w	r4, r1, r7
 8008c50:	fa20 f50c 	lsr.w	r5, r0, ip
 8008c54:	fa21 f30c 	lsr.w	r3, r1, ip
 8008c58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008c5c:	4325      	orrs	r5, r4
 8008c5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8008c62:	0c2c      	lsrs	r4, r5, #16
 8008c64:	fb08 3319 	mls	r3, r8, r9, r3
 8008c68:	fa1f fa8e 	uxth.w	sl, lr
 8008c6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008c70:	fb09 f40a 	mul.w	r4, r9, sl
 8008c74:	429c      	cmp	r4, r3
 8008c76:	fa02 f207 	lsl.w	r2, r2, r7
 8008c7a:	fa00 f107 	lsl.w	r1, r0, r7
 8008c7e:	d90b      	bls.n	8008c98 <__udivmoddi4+0x1b0>
 8008c80:	eb1e 0303 	adds.w	r3, lr, r3
 8008c84:	f109 30ff 	add.w	r0, r9, #4294967295
 8008c88:	f080 8087 	bcs.w	8008d9a <__udivmoddi4+0x2b2>
 8008c8c:	429c      	cmp	r4, r3
 8008c8e:	f240 8084 	bls.w	8008d9a <__udivmoddi4+0x2b2>
 8008c92:	f1a9 0902 	sub.w	r9, r9, #2
 8008c96:	4473      	add	r3, lr
 8008c98:	1b1b      	subs	r3, r3, r4
 8008c9a:	b2ad      	uxth	r5, r5
 8008c9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8008ca0:	fb08 3310 	mls	r3, r8, r0, r3
 8008ca4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008ca8:	fb00 fa0a 	mul.w	sl, r0, sl
 8008cac:	45a2      	cmp	sl, r4
 8008cae:	d908      	bls.n	8008cc2 <__udivmoddi4+0x1da>
 8008cb0:	eb1e 0404 	adds.w	r4, lr, r4
 8008cb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cb8:	d26b      	bcs.n	8008d92 <__udivmoddi4+0x2aa>
 8008cba:	45a2      	cmp	sl, r4
 8008cbc:	d969      	bls.n	8008d92 <__udivmoddi4+0x2aa>
 8008cbe:	3802      	subs	r0, #2
 8008cc0:	4474      	add	r4, lr
 8008cc2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008cc6:	fba0 8902 	umull	r8, r9, r0, r2
 8008cca:	eba4 040a 	sub.w	r4, r4, sl
 8008cce:	454c      	cmp	r4, r9
 8008cd0:	46c2      	mov	sl, r8
 8008cd2:	464b      	mov	r3, r9
 8008cd4:	d354      	bcc.n	8008d80 <__udivmoddi4+0x298>
 8008cd6:	d051      	beq.n	8008d7c <__udivmoddi4+0x294>
 8008cd8:	2e00      	cmp	r6, #0
 8008cda:	d069      	beq.n	8008db0 <__udivmoddi4+0x2c8>
 8008cdc:	ebb1 050a 	subs.w	r5, r1, sl
 8008ce0:	eb64 0403 	sbc.w	r4, r4, r3
 8008ce4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008ce8:	40fd      	lsrs	r5, r7
 8008cea:	40fc      	lsrs	r4, r7
 8008cec:	ea4c 0505 	orr.w	r5, ip, r5
 8008cf0:	e9c6 5400 	strd	r5, r4, [r6]
 8008cf4:	2700      	movs	r7, #0
 8008cf6:	e747      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008cf8:	f1c2 0320 	rsb	r3, r2, #32
 8008cfc:	fa20 f703 	lsr.w	r7, r0, r3
 8008d00:	4095      	lsls	r5, r2
 8008d02:	fa01 f002 	lsl.w	r0, r1, r2
 8008d06:	fa21 f303 	lsr.w	r3, r1, r3
 8008d0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008d0e:	4338      	orrs	r0, r7
 8008d10:	0c01      	lsrs	r1, r0, #16
 8008d12:	fbb3 f7fe 	udiv	r7, r3, lr
 8008d16:	fa1f f885 	uxth.w	r8, r5
 8008d1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8008d1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d22:	fb07 f308 	mul.w	r3, r7, r8
 8008d26:	428b      	cmp	r3, r1
 8008d28:	fa04 f402 	lsl.w	r4, r4, r2
 8008d2c:	d907      	bls.n	8008d3e <__udivmoddi4+0x256>
 8008d2e:	1869      	adds	r1, r5, r1
 8008d30:	f107 3cff 	add.w	ip, r7, #4294967295
 8008d34:	d22f      	bcs.n	8008d96 <__udivmoddi4+0x2ae>
 8008d36:	428b      	cmp	r3, r1
 8008d38:	d92d      	bls.n	8008d96 <__udivmoddi4+0x2ae>
 8008d3a:	3f02      	subs	r7, #2
 8008d3c:	4429      	add	r1, r5
 8008d3e:	1acb      	subs	r3, r1, r3
 8008d40:	b281      	uxth	r1, r0
 8008d42:	fbb3 f0fe 	udiv	r0, r3, lr
 8008d46:	fb0e 3310 	mls	r3, lr, r0, r3
 8008d4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d4e:	fb00 f308 	mul.w	r3, r0, r8
 8008d52:	428b      	cmp	r3, r1
 8008d54:	d907      	bls.n	8008d66 <__udivmoddi4+0x27e>
 8008d56:	1869      	adds	r1, r5, r1
 8008d58:	f100 3cff 	add.w	ip, r0, #4294967295
 8008d5c:	d217      	bcs.n	8008d8e <__udivmoddi4+0x2a6>
 8008d5e:	428b      	cmp	r3, r1
 8008d60:	d915      	bls.n	8008d8e <__udivmoddi4+0x2a6>
 8008d62:	3802      	subs	r0, #2
 8008d64:	4429      	add	r1, r5
 8008d66:	1ac9      	subs	r1, r1, r3
 8008d68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008d6c:	e73b      	b.n	8008be6 <__udivmoddi4+0xfe>
 8008d6e:	4637      	mov	r7, r6
 8008d70:	4630      	mov	r0, r6
 8008d72:	e709      	b.n	8008b88 <__udivmoddi4+0xa0>
 8008d74:	4607      	mov	r7, r0
 8008d76:	e6e7      	b.n	8008b48 <__udivmoddi4+0x60>
 8008d78:	4618      	mov	r0, r3
 8008d7a:	e6fb      	b.n	8008b74 <__udivmoddi4+0x8c>
 8008d7c:	4541      	cmp	r1, r8
 8008d7e:	d2ab      	bcs.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d80:	ebb8 0a02 	subs.w	sl, r8, r2
 8008d84:	eb69 020e 	sbc.w	r2, r9, lr
 8008d88:	3801      	subs	r0, #1
 8008d8a:	4613      	mov	r3, r2
 8008d8c:	e7a4      	b.n	8008cd8 <__udivmoddi4+0x1f0>
 8008d8e:	4660      	mov	r0, ip
 8008d90:	e7e9      	b.n	8008d66 <__udivmoddi4+0x27e>
 8008d92:	4618      	mov	r0, r3
 8008d94:	e795      	b.n	8008cc2 <__udivmoddi4+0x1da>
 8008d96:	4667      	mov	r7, ip
 8008d98:	e7d1      	b.n	8008d3e <__udivmoddi4+0x256>
 8008d9a:	4681      	mov	r9, r0
 8008d9c:	e77c      	b.n	8008c98 <__udivmoddi4+0x1b0>
 8008d9e:	3802      	subs	r0, #2
 8008da0:	442c      	add	r4, r5
 8008da2:	e747      	b.n	8008c34 <__udivmoddi4+0x14c>
 8008da4:	f1ac 0c02 	sub.w	ip, ip, #2
 8008da8:	442b      	add	r3, r5
 8008daa:	e72f      	b.n	8008c0c <__udivmoddi4+0x124>
 8008dac:	4638      	mov	r0, r7
 8008dae:	e708      	b.n	8008bc2 <__udivmoddi4+0xda>
 8008db0:	4637      	mov	r7, r6
 8008db2:	e6e9      	b.n	8008b88 <__udivmoddi4+0xa0>

08008db4 <__aeabi_idiv0>:
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop

08008db8 <HAL_Init>:
>>>>>>> master
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
<<<<<<< HEAD
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008d80:	4b0e      	ldr	r3, [pc, #56]	; (8008dbc <HAL_Init+0x40>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a0d      	ldr	r2, [pc, #52]	; (8008dbc <HAL_Init+0x40>)
 8008d86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008d8a:	6013      	str	r3, [r2, #0]
=======
 8008db8:	b580      	push	{r7, lr}
 8008dba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008dbc:	4b0e      	ldr	r3, [pc, #56]	; (8008df8 <HAL_Init+0x40>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a0d      	ldr	r2, [pc, #52]	; (8008df8 <HAL_Init+0x40>)
 8008dc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008dc6:	6013      	str	r3, [r2, #0]
>>>>>>> master
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
<<<<<<< HEAD
 8008d8c:	4b0b      	ldr	r3, [pc, #44]	; (8008dbc <HAL_Init+0x40>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a0a      	ldr	r2, [pc, #40]	; (8008dbc <HAL_Init+0x40>)
 8008d92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008d96:	6013      	str	r3, [r2, #0]
=======
 8008dc8:	4b0b      	ldr	r3, [pc, #44]	; (8008df8 <HAL_Init+0x40>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a0a      	ldr	r2, [pc, #40]	; (8008df8 <HAL_Init+0x40>)
 8008dce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008dd2:	6013      	str	r3, [r2, #0]
>>>>>>> master
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
<<<<<<< HEAD
 8008d98:	4b08      	ldr	r3, [pc, #32]	; (8008dbc <HAL_Init+0x40>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a07      	ldr	r2, [pc, #28]	; (8008dbc <HAL_Init+0x40>)
 8008d9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008da2:	6013      	str	r3, [r2, #0]
=======
 8008dd4:	4b08      	ldr	r3, [pc, #32]	; (8008df8 <HAL_Init+0x40>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	4a07      	ldr	r2, [pc, #28]	; (8008df8 <HAL_Init+0x40>)
 8008dda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008dde:	6013      	str	r3, [r2, #0]
>>>>>>> master
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
<<<<<<< HEAD
 8008da4:	2003      	movs	r0, #3
 8008da6:	f001 f96b 	bl	800a080 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008daa:	2000      	movs	r0, #0
 8008dac:	f000 f808 	bl	8008dc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008db0:	f007 fce4 	bl	801077c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008db4:	2300      	movs	r3, #0
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	bd80      	pop	{r7, pc}
 8008dba:	bf00      	nop
 8008dbc:	40023c00 	.word	0x40023c00

08008dc0 <HAL_InitTick>:
=======
 8008de0:	2003      	movs	r0, #3
 8008de2:	f001 fab5 	bl	800a350 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008de6:	2000      	movs	r0, #0
 8008de8:	f000 f808 	bl	8008dfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008dec:	f008 febe 	bl	8011b6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008df0:	2300      	movs	r3, #0
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	bd80      	pop	{r7, pc}
 8008df6:	bf00      	nop
 8008df8:	40023c00 	.word	0x40023c00

08008dfc <HAL_InitTick>:
>>>>>>> master
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
<<<<<<< HEAD
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b082      	sub	sp, #8
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008dc8:	4b12      	ldr	r3, [pc, #72]	; (8008e14 <HAL_InitTick+0x54>)
 8008dca:	681a      	ldr	r2, [r3, #0]
 8008dcc:	4b12      	ldr	r3, [pc, #72]	; (8008e18 <HAL_InitTick+0x58>)
 8008dce:	781b      	ldrb	r3, [r3, #0]
 8008dd0:	4619      	mov	r1, r3
 8008dd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008dd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8008dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dde:	4618      	mov	r0, r3
 8008de0:	f001 f983 	bl	800a0ea <HAL_SYSTICK_Config>
 8008de4:	4603      	mov	r3, r0
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d001      	beq.n	8008dee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e00e      	b.n	8008e0c <HAL_InitTick+0x4c>
=======
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b082      	sub	sp, #8
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008e04:	4b12      	ldr	r3, [pc, #72]	; (8008e50 <HAL_InitTick+0x54>)
 8008e06:	681a      	ldr	r2, [r3, #0]
 8008e08:	4b12      	ldr	r3, [pc, #72]	; (8008e54 <HAL_InitTick+0x58>)
 8008e0a:	781b      	ldrb	r3, [r3, #0]
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008e12:	fbb3 f3f1 	udiv	r3, r3, r1
 8008e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	f001 facd 	bl	800a3ba <HAL_SYSTICK_Config>
 8008e20:	4603      	mov	r3, r0
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d001      	beq.n	8008e2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008e26:	2301      	movs	r3, #1
 8008e28:	e00e      	b.n	8008e48 <HAL_InitTick+0x4c>
>>>>>>> master
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
<<<<<<< HEAD
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2b0f      	cmp	r3, #15
 8008df2:	d80a      	bhi.n	8008e0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008df4:	2200      	movs	r2, #0
 8008df6:	6879      	ldr	r1, [r7, #4]
 8008df8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dfc:	f001 f94b 	bl	800a096 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008e00:	4a06      	ldr	r2, [pc, #24]	; (8008e1c <HAL_InitTick+0x5c>)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6013      	str	r3, [r2, #0]
=======
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2b0f      	cmp	r3, #15
 8008e2e:	d80a      	bhi.n	8008e46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008e30:	2200      	movs	r2, #0
 8008e32:	6879      	ldr	r1, [r7, #4]
 8008e34:	f04f 30ff 	mov.w	r0, #4294967295
 8008e38:	f001 fa95 	bl	800a366 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008e3c:	4a06      	ldr	r2, [pc, #24]	; (8008e58 <HAL_InitTick+0x5c>)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6013      	str	r3, [r2, #0]
>>>>>>> master
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
<<<<<<< HEAD
 8008e06:	2300      	movs	r3, #0
 8008e08:	e000      	b.n	8008e0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008e0a:	2301      	movs	r3, #1
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3708      	adds	r7, #8
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}
 8008e14:	20000038 	.word	0x20000038
 8008e18:	20000004 	.word	0x20000004
 8008e1c:	20000000 	.word	0x20000000

08008e20 <HAL_IncTick>:
=======
 8008e42:	2300      	movs	r3, #0
 8008e44:	e000      	b.n	8008e48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008e46:	2301      	movs	r3, #1
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3708      	adds	r7, #8
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}
 8008e50:	2000000c 	.word	0x2000000c
 8008e54:	20000004 	.word	0x20000004
 8008e58:	20000000 	.word	0x20000000

08008e5c <HAL_IncTick>:
>>>>>>> master
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
<<<<<<< HEAD
 8008e20:	b480      	push	{r7}
 8008e22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008e24:	4b06      	ldr	r3, [pc, #24]	; (8008e40 <HAL_IncTick+0x20>)
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	461a      	mov	r2, r3
 8008e2a:	4b06      	ldr	r3, [pc, #24]	; (8008e44 <HAL_IncTick+0x24>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4413      	add	r3, r2
 8008e30:	4a04      	ldr	r2, [pc, #16]	; (8008e44 <HAL_IncTick+0x24>)
 8008e32:	6013      	str	r3, [r2, #0]
}
 8008e34:	bf00      	nop
 8008e36:	46bd      	mov	sp, r7
 8008e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3c:	4770      	bx	lr
 8008e3e:	bf00      	nop
 8008e40:	20000004 	.word	0x20000004
 8008e44:	20004208 	.word	0x20004208

08008e48 <HAL_GetTick>:
=======
 8008e5c:	b480      	push	{r7}
 8008e5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008e60:	4b06      	ldr	r3, [pc, #24]	; (8008e7c <HAL_IncTick+0x20>)
 8008e62:	781b      	ldrb	r3, [r3, #0]
 8008e64:	461a      	mov	r2, r3
 8008e66:	4b06      	ldr	r3, [pc, #24]	; (8008e80 <HAL_IncTick+0x24>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4413      	add	r3, r2
 8008e6c:	4a04      	ldr	r2, [pc, #16]	; (8008e80 <HAL_IncTick+0x24>)
 8008e6e:	6013      	str	r3, [r2, #0]
}
 8008e70:	bf00      	nop
 8008e72:	46bd      	mov	sp, r7
 8008e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e78:	4770      	bx	lr
 8008e7a:	bf00      	nop
 8008e7c:	20000004 	.word	0x20000004
 8008e80:	200042b0 	.word	0x200042b0

08008e84 <HAL_GetTick>:
>>>>>>> master
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
<<<<<<< HEAD
 8008e48:	b480      	push	{r7}
 8008e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8008e4c:	4b03      	ldr	r3, [pc, #12]	; (8008e5c <HAL_GetTick+0x14>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	46bd      	mov	sp, r7
 8008e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e58:	4770      	bx	lr
 8008e5a:	bf00      	nop
 8008e5c:	20004208 	.word	0x20004208

08008e60 <HAL_Delay>:
=======
 8008e84:	b480      	push	{r7}
 8008e86:	af00      	add	r7, sp, #0
  return uwTick;
 8008e88:	4b03      	ldr	r3, [pc, #12]	; (8008e98 <HAL_GetTick+0x14>)
 8008e8a:	681b      	ldr	r3, [r3, #0]
}
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e94:	4770      	bx	lr
 8008e96:	bf00      	nop
 8008e98:	200042b0 	.word	0x200042b0

08008e9c <HAL_Delay>:
>>>>>>> master
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
<<<<<<< HEAD
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b084      	sub	sp, #16
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008e68:	f7ff ffee 	bl	8008e48 <HAL_GetTick>
 8008e6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e78:	d005      	beq.n	8008e86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008e7a:	4b09      	ldr	r3, [pc, #36]	; (8008ea0 <HAL_Delay+0x40>)
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	461a      	mov	r2, r3
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	4413      	add	r3, r2
 8008e84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008e86:	bf00      	nop
 8008e88:	f7ff ffde 	bl	8008e48 <HAL_GetTick>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	1ad3      	subs	r3, r2, r3
 8008e92:	68fa      	ldr	r2, [r7, #12]
 8008e94:	429a      	cmp	r2, r3
 8008e96:	d8f7      	bhi.n	8008e88 <HAL_Delay+0x28>
  {
  }
}
 8008e98:	bf00      	nop
 8008e9a:	3710      	adds	r7, #16
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}
 8008ea0:	20000004 	.word	0x20000004

08008ea4 <HAL_ADC_Init>:
=======
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b084      	sub	sp, #16
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008ea4:	f7ff ffee 	bl	8008e84 <HAL_GetTick>
 8008ea8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eb4:	d005      	beq.n	8008ec2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008eb6:	4b09      	ldr	r3, [pc, #36]	; (8008edc <HAL_Delay+0x40>)
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	461a      	mov	r2, r3
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008ec2:	bf00      	nop
 8008ec4:	f7ff ffde 	bl	8008e84 <HAL_GetTick>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	1ad3      	subs	r3, r2, r3
 8008ece:	68fa      	ldr	r2, [r7, #12]
 8008ed0:	429a      	cmp	r2, r3
 8008ed2:	d8f7      	bhi.n	8008ec4 <HAL_Delay+0x28>
  {
  }
}
 8008ed4:	bf00      	nop
 8008ed6:	3710      	adds	r7, #16
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	20000004 	.word	0x20000004

08008ee0 <HAL_ADC_Init>:
>>>>>>> master
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
<<<<<<< HEAD
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008eac:	2300      	movs	r3, #0
 8008eae:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d101      	bne.n	8008eba <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e033      	b.n	8008f22 <HAL_ADC_Init+0x7e>
=======
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d101      	bne.n	8008ef6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	e033      	b.n	8008f5e <HAL_ADC_Init+0x7e>
>>>>>>> master
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
<<<<<<< HEAD
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d109      	bne.n	8008ed6 <HAL_ADC_Init+0x32>
=======
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d109      	bne.n	8008f12 <HAL_ADC_Init+0x32>
>>>>>>> master

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
<<<<<<< HEAD
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f005 fc6c 	bl	800e7a0 <HAL_ADC_MspInit>
=======
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f006 fe46 	bl	800fb90 <HAL_ADC_MspInit>
>>>>>>> master
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
<<<<<<< HEAD
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2200      	movs	r2, #0
 8008f08:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
>>>>>>> master
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
<<<<<<< HEAD
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eda:	f003 0310 	and.w	r3, r3, #16
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d118      	bne.n	8008f14 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ee6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008eea:	f023 0302 	bic.w	r3, r3, #2
 8008eee:	f043 0202 	orr.w	r2, r3, #2
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	641a      	str	r2, [r3, #64]	; 0x40
=======
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f16:	f003 0310 	and.w	r3, r3, #16
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d118      	bne.n	8008f50 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f22:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008f26:	f023 0302 	bic.w	r3, r3, #2
 8008f2a:	f043 0202 	orr.w	r2, r3, #2
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	641a      	str	r2, [r3, #64]	; 0x40
>>>>>>> master
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
<<<<<<< HEAD
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 fa5a 	bl	80093b0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2200      	movs	r2, #0
 8008f00:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f06:	f023 0303 	bic.w	r3, r3, #3
 8008f0a:	f043 0201 	orr.w	r2, r3, #1
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	641a      	str	r2, [r3, #64]	; 0x40
 8008f12:	e001      	b.n	8008f18 <HAL_ADC_Init+0x74>
=======
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 fa5a 	bl	80093ec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f42:	f023 0303 	bic.w	r3, r3, #3
 8008f46:	f043 0201 	orr.w	r2, r3, #1
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	641a      	str	r2, [r3, #64]	; 0x40
 8008f4e:	e001      	b.n	8008f54 <HAL_ADC_Init+0x74>
>>>>>>> master
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
<<<<<<< HEAD
 8008f14:	2301      	movs	r3, #1
 8008f16:	73fb      	strb	r3, [r7, #15]
=======
 8008f50:	2301      	movs	r3, #1
 8008f52:	73fb      	strb	r3, [r7, #15]
>>>>>>> master
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
<<<<<<< HEAD
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8008f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3710      	adds	r7, #16
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
	...

08008f2c <HAL_ADC_Start_DMA>:
=======
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8008f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f5e:	4618      	mov	r0, r3
 8008f60:	3710      	adds	r7, #16
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bd80      	pop	{r7, pc}
	...

08008f68 <HAL_ADC_Start_DMA>:
>>>>>>> master
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
<<<<<<< HEAD
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b086      	sub	sp, #24
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	613b      	str	r3, [r7, #16]
=======
 8008f68:	b580      	push	{r7, lr}
 8008f6a:	b086      	sub	sp, #24
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	60f8      	str	r0, [r7, #12]
 8008f70:	60b9      	str	r1, [r7, #8]
 8008f72:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8008f74:	2300      	movs	r3, #0
 8008f76:	613b      	str	r3, [r7, #16]
>>>>>>> master
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
<<<<<<< HEAD
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	d101      	bne.n	8008f4a <HAL_ADC_Start_DMA+0x1e>
 8008f46:	2302      	movs	r3, #2
 8008f48:	e0cc      	b.n	80090e4 <HAL_ADC_Start_DMA+0x1b8>
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f7e:	2b01      	cmp	r3, #1
 8008f80:	d101      	bne.n	8008f86 <HAL_ADC_Start_DMA+0x1e>
 8008f82:	2302      	movs	r3, #2
 8008f84:	e0cc      	b.n	8009120 <HAL_ADC_Start_DMA+0x1b8>
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
>>>>>>> master
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
<<<<<<< HEAD
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	689b      	ldr	r3, [r3, #8]
 8008f58:	f003 0301 	and.w	r3, r3, #1
 8008f5c:	2b01      	cmp	r3, #1
 8008f5e:	d018      	beq.n	8008f92 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	689a      	ldr	r2, [r3, #8]
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	f042 0201 	orr.w	r2, r2, #1
 8008f6e:	609a      	str	r2, [r3, #8]
=======
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	f003 0301 	and.w	r3, r3, #1
 8008f98:	2b01      	cmp	r3, #1
 8008f9a:	d018      	beq.n	8008fce <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	689a      	ldr	r2, [r3, #8]
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f042 0201 	orr.w	r2, r2, #1
 8008faa:	609a      	str	r2, [r3, #8]
>>>>>>> master
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
<<<<<<< HEAD
 8008f70:	4b5e      	ldr	r3, [pc, #376]	; (80090ec <HAL_ADC_Start_DMA+0x1c0>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a5e      	ldr	r2, [pc, #376]	; (80090f0 <HAL_ADC_Start_DMA+0x1c4>)
 8008f76:	fba2 2303 	umull	r2, r3, r2, r3
 8008f7a:	0c9a      	lsrs	r2, r3, #18
 8008f7c:	4613      	mov	r3, r2
 8008f7e:	005b      	lsls	r3, r3, #1
 8008f80:	4413      	add	r3, r2
 8008f82:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8008f84:	e002      	b.n	8008f8c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	3b01      	subs	r3, #1
 8008f8a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d1f9      	bne.n	8008f86 <HAL_ADC_Start_DMA+0x5a>
=======
 8008fac:	4b5e      	ldr	r3, [pc, #376]	; (8009128 <HAL_ADC_Start_DMA+0x1c0>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a5e      	ldr	r2, [pc, #376]	; (800912c <HAL_ADC_Start_DMA+0x1c4>)
 8008fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fb6:	0c9a      	lsrs	r2, r3, #18
 8008fb8:	4613      	mov	r3, r2
 8008fba:	005b      	lsls	r3, r3, #1
 8008fbc:	4413      	add	r3, r2
 8008fbe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8008fc0:	e002      	b.n	8008fc8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	3b01      	subs	r3, #1
 8008fc6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d1f9      	bne.n	8008fc2 <HAL_ADC_Start_DMA+0x5a>
>>>>>>> master
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
<<<<<<< HEAD
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	f003 0301 	and.w	r3, r3, #1
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	f040 80a0 	bne.w	80090e2 <HAL_ADC_Start_DMA+0x1b6>
=======
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	f003 0301 	and.w	r3, r3, #1
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	f040 80a0 	bne.w	800911e <HAL_ADC_Start_DMA+0x1b6>
>>>>>>> master
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
<<<<<<< HEAD
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fa6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8008faa:	f023 0301 	bic.w	r3, r3, #1
 8008fae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	641a      	str	r2, [r3, #64]	; 0x40
=======
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fe2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8008fe6:	f023 0301 	bic.w	r3, r3, #1
 8008fea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	641a      	str	r2, [r3, #64]	; 0x40
>>>>>>> master
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
<<<<<<< HEAD
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	685b      	ldr	r3, [r3, #4]
 8008fbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d007      	beq.n	8008fd4 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fc8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008fcc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	641a      	str	r2, [r3, #64]	; 0x40
=======
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	685b      	ldr	r3, [r3, #4]
 8008ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d007      	beq.n	8009010 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009004:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8009008:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	641a      	str	r2, [r3, #64]	; 0x40
>>>>>>> master
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
<<<<<<< HEAD
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008fdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fe0:	d106      	bne.n	8008ff0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fe6:	f023 0206 	bic.w	r2, r3, #6
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	645a      	str	r2, [r3, #68]	; 0x44
 8008fee:	e002      	b.n	8008ff6 <HAL_ADC_Start_DMA+0xca>
=======
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009014:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009018:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800901c:	d106      	bne.n	800902c <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009022:	f023 0206 	bic.w	r2, r3, #6
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	645a      	str	r2, [r3, #68]	; 0x44
 800902a:	e002      	b.n	8009032 <HAL_ADC_Start_DMA+0xca>
>>>>>>> master
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
<<<<<<< HEAD
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2200      	movs	r2, #0
 8009030:	645a      	str	r2, [r3, #68]	; 0x44
>>>>>>> master
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
<<<<<<< HEAD
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	2200      	movs	r2, #0
 8009036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
>>>>>>> master

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
<<<<<<< HEAD
 8008ffe:	4b3d      	ldr	r3, [pc, #244]	; (80090f4 <HAL_ADC_Start_DMA+0x1c8>)
 8009000:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009006:	4a3c      	ldr	r2, [pc, #240]	; (80090f8 <HAL_ADC_Start_DMA+0x1cc>)
 8009008:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800900e:	4a3b      	ldr	r2, [pc, #236]	; (80090fc <HAL_ADC_Start_DMA+0x1d0>)
 8009010:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009016:	4a3a      	ldr	r2, [pc, #232]	; (8009100 <HAL_ADC_Start_DMA+0x1d4>)
 8009018:	64da      	str	r2, [r3, #76]	; 0x4c
=======
 800903a:	4b3d      	ldr	r3, [pc, #244]	; (8009130 <HAL_ADC_Start_DMA+0x1c8>)
 800903c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009042:	4a3c      	ldr	r2, [pc, #240]	; (8009134 <HAL_ADC_Start_DMA+0x1cc>)
 8009044:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800904a:	4a3b      	ldr	r2, [pc, #236]	; (8009138 <HAL_ADC_Start_DMA+0x1d0>)
 800904c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009052:	4a3a      	ldr	r2, [pc, #232]	; (800913c <HAL_ADC_Start_DMA+0x1d4>)
 8009054:	64da      	str	r2, [r3, #76]	; 0x4c
>>>>>>> master
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
<<<<<<< HEAD
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8009022:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	685a      	ldr	r2, [r3, #4]
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8009032:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	689a      	ldr	r2, [r3, #8]
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009042:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	334c      	adds	r3, #76	; 0x4c
 800904e:	4619      	mov	r1, r3
 8009050:	68ba      	ldr	r2, [r7, #8]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f001 f904 	bl	800a260 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8009058:	697b      	ldr	r3, [r7, #20]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	f003 031f 	and.w	r3, r3, #31
 8009060:	2b00      	cmp	r3, #0
 8009062:	d12a      	bne.n	80090ba <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a26      	ldr	r2, [pc, #152]	; (8009104 <HAL_ADC_Start_DMA+0x1d8>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d015      	beq.n	800909a <HAL_ADC_Start_DMA+0x16e>
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a25      	ldr	r2, [pc, #148]	; (8009108 <HAL_ADC_Start_DMA+0x1dc>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d105      	bne.n	8009084 <HAL_ADC_Start_DMA+0x158>
 8009078:	4b1e      	ldr	r3, [pc, #120]	; (80090f4 <HAL_ADC_Start_DMA+0x1c8>)
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	f003 031f 	and.w	r3, r3, #31
 8009080:	2b00      	cmp	r3, #0
 8009082:	d00a      	beq.n	800909a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a20      	ldr	r2, [pc, #128]	; (800910c <HAL_ADC_Start_DMA+0x1e0>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d129      	bne.n	80090e2 <HAL_ADC_Start_DMA+0x1b6>
 800908e:	4b19      	ldr	r3, [pc, #100]	; (80090f4 <HAL_ADC_Start_DMA+0x1c8>)
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	f003 031f 	and.w	r3, r3, #31
 8009096:	2b0f      	cmp	r3, #15
 8009098:	d823      	bhi.n	80090e2 <HAL_ADC_Start_DMA+0x1b6>
=======
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800905e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	685a      	ldr	r2, [r3, #4]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800906e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	689a      	ldr	r2, [r3, #8]
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800907e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	334c      	adds	r3, #76	; 0x4c
 800908a:	4619      	mov	r1, r3
 800908c:	68ba      	ldr	r2, [r7, #8]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	f001 fa4e 	bl	800a530 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	685b      	ldr	r3, [r3, #4]
 8009098:	f003 031f 	and.w	r3, r3, #31
 800909c:	2b00      	cmp	r3, #0
 800909e:	d12a      	bne.n	80090f6 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a26      	ldr	r2, [pc, #152]	; (8009140 <HAL_ADC_Start_DMA+0x1d8>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d015      	beq.n	80090d6 <HAL_ADC_Start_DMA+0x16e>
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	4a25      	ldr	r2, [pc, #148]	; (8009144 <HAL_ADC_Start_DMA+0x1dc>)
 80090b0:	4293      	cmp	r3, r2
 80090b2:	d105      	bne.n	80090c0 <HAL_ADC_Start_DMA+0x158>
 80090b4:	4b1e      	ldr	r3, [pc, #120]	; (8009130 <HAL_ADC_Start_DMA+0x1c8>)
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	f003 031f 	and.w	r3, r3, #31
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d00a      	beq.n	80090d6 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a20      	ldr	r2, [pc, #128]	; (8009148 <HAL_ADC_Start_DMA+0x1e0>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d129      	bne.n	800911e <HAL_ADC_Start_DMA+0x1b6>
 80090ca:	4b19      	ldr	r3, [pc, #100]	; (8009130 <HAL_ADC_Start_DMA+0x1c8>)
 80090cc:	685b      	ldr	r3, [r3, #4]
 80090ce:	f003 031f 	and.w	r3, r3, #31
 80090d2:	2b0f      	cmp	r3, #15
 80090d4:	d823      	bhi.n	800911e <HAL_ADC_Start_DMA+0x1b6>
>>>>>>> master
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
<<<<<<< HEAD
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	689b      	ldr	r3, [r3, #8]
 80090a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d11c      	bne.n	80090e2 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	689a      	ldr	r2, [r3, #8]
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80090b6:	609a      	str	r2, [r3, #8]
 80090b8:	e013      	b.n	80090e2 <HAL_ADC_Start_DMA+0x1b6>
=======
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	689b      	ldr	r3, [r3, #8]
 80090dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d11c      	bne.n	800911e <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	689a      	ldr	r2, [r3, #8]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80090f2:	609a      	str	r2, [r3, #8]
 80090f4:	e013      	b.n	800911e <HAL_ADC_Start_DMA+0x1b6>
>>>>>>> master
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
<<<<<<< HEAD
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a11      	ldr	r2, [pc, #68]	; (8009104 <HAL_ADC_Start_DMA+0x1d8>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d10e      	bne.n	80090e2 <HAL_ADC_Start_DMA+0x1b6>
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d107      	bne.n	80090e2 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	689a      	ldr	r2, [r3, #8]
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80090e0:	609a      	str	r2, [r3, #8]
=======
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a11      	ldr	r2, [pc, #68]	; (8009140 <HAL_ADC_Start_DMA+0x1d8>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d10e      	bne.n	800911e <HAL_ADC_Start_DMA+0x1b6>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	689b      	ldr	r3, [r3, #8]
 8009106:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800910a:	2b00      	cmp	r3, #0
 800910c:	d107      	bne.n	800911e <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	689a      	ldr	r2, [r3, #8]
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800911c:	609a      	str	r2, [r3, #8]
>>>>>>> master
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
<<<<<<< HEAD
 80090e2:	2300      	movs	r3, #0
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	3718      	adds	r7, #24
 80090e8:	46bd      	mov	sp, r7
 80090ea:	bd80      	pop	{r7, pc}
 80090ec:	20000038 	.word	0x20000038
 80090f0:	431bde83 	.word	0x431bde83
 80090f4:	40012300 	.word	0x40012300
 80090f8:	080095a9 	.word	0x080095a9
 80090fc:	08009663 	.word	0x08009663
 8009100:	0800967f 	.word	0x0800967f
 8009104:	40012000 	.word	0x40012000
 8009108:	40012100 	.word	0x40012100
 800910c:	40012200 	.word	0x40012200

08009110 <HAL_ADC_ConvCpltCallback>:
=======
 800911e:	2300      	movs	r3, #0
}
 8009120:	4618      	mov	r0, r3
 8009122:	3718      	adds	r7, #24
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}
 8009128:	2000000c 	.word	0x2000000c
 800912c:	431bde83 	.word	0x431bde83
 8009130:	40012300 	.word	0x40012300
 8009134:	080095e5 	.word	0x080095e5
 8009138:	0800969f 	.word	0x0800969f
 800913c:	080096bb 	.word	0x080096bb
 8009140:	40012000 	.word	0x40012000
 8009144:	40012100 	.word	0x40012100
 8009148:	40012200 	.word	0x40012200

0800914c <HAL_ADC_ConvCpltCallback>:
>>>>>>> master
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
<<<<<<< HEAD
 8009110:	b480      	push	{r7}
 8009112:	b083      	sub	sp, #12
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
=======
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
>>>>>>> master
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8009118:	bf00      	nop
 800911a:	370c      	adds	r7, #12
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr

08009124 <HAL_ADC_ConvHalfCpltCallback>:
=======
 8009154:	bf00      	nop
 8009156:	370c      	adds	r7, #12
 8009158:	46bd      	mov	sp, r7
 800915a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915e:	4770      	bx	lr

08009160 <HAL_ADC_ConvHalfCpltCallback>:
>>>>>>> master
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
<<<<<<< HEAD
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
=======
 8009160:	b480      	push	{r7}
 8009162:	b083      	sub	sp, #12
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
>>>>>>> master
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800912c:	bf00      	nop
 800912e:	370c      	adds	r7, #12
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr

08009138 <HAL_ADC_ErrorCallback>:
=======
 8009168:	bf00      	nop
 800916a:	370c      	adds	r7, #12
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr

08009174 <HAL_ADC_ErrorCallback>:
>>>>>>> master
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
<<<<<<< HEAD
 8009138:	b480      	push	{r7}
 800913a:	b083      	sub	sp, #12
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
=======
 8009174:	b480      	push	{r7}
 8009176:	b083      	sub	sp, #12
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
>>>>>>> master
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8009140:	bf00      	nop
 8009142:	370c      	adds	r7, #12
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr

0800914c <HAL_ADC_ConfigChannel>:
=======
 800917c:	bf00      	nop
 800917e:	370c      	adds	r7, #12
 8009180:	46bd      	mov	sp, r7
 8009182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009186:	4770      	bx	lr

08009188 <HAL_ADC_ConfigChannel>:
>>>>>>> master
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
<<<<<<< HEAD
 800914c:	b480      	push	{r7}
 800914e:	b085      	sub	sp, #20
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8009156:	2300      	movs	r3, #0
 8009158:	60bb      	str	r3, [r7, #8]
=======
 8009188:	b480      	push	{r7}
 800918a:	b085      	sub	sp, #20
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
 8009190:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8009192:	2300      	movs	r3, #0
 8009194:	60bb      	str	r3, [r7, #8]
>>>>>>> master
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
<<<<<<< HEAD
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009160:	2b01      	cmp	r3, #1
 8009162:	d101      	bne.n	8009168 <HAL_ADC_ConfigChannel+0x1c>
 8009164:	2302      	movs	r3, #2
 8009166:	e113      	b.n	8009390 <HAL_ADC_ConfigChannel+0x244>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2201      	movs	r2, #1
 800916c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	2b09      	cmp	r3, #9
 8009176:	d925      	bls.n	80091c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	68d9      	ldr	r1, [r3, #12]
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	b29b      	uxth	r3, r3
 8009184:	461a      	mov	r2, r3
 8009186:	4613      	mov	r3, r2
 8009188:	005b      	lsls	r3, r3, #1
 800918a:	4413      	add	r3, r2
 800918c:	3b1e      	subs	r3, #30
 800918e:	2207      	movs	r2, #7
 8009190:	fa02 f303 	lsl.w	r3, r2, r3
 8009194:	43da      	mvns	r2, r3
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	400a      	ands	r2, r1
 800919c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	68d9      	ldr	r1, [r3, #12]
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	689a      	ldr	r2, [r3, #8]
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	4618      	mov	r0, r3
 80091b0:	4603      	mov	r3, r0
 80091b2:	005b      	lsls	r3, r3, #1
 80091b4:	4403      	add	r3, r0
 80091b6:	3b1e      	subs	r3, #30
 80091b8:	409a      	lsls	r2, r3
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	430a      	orrs	r2, r1
 80091c0:	60da      	str	r2, [r3, #12]
 80091c2:	e022      	b.n	800920a <HAL_ADC_ConfigChannel+0xbe>
=======
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800919c:	2b01      	cmp	r3, #1
 800919e:	d101      	bne.n	80091a4 <HAL_ADC_ConfigChannel+0x1c>
 80091a0:	2302      	movs	r3, #2
 80091a2:	e113      	b.n	80093cc <HAL_ADC_ConfigChannel+0x244>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2201      	movs	r2, #1
 80091a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	2b09      	cmp	r3, #9
 80091b2:	d925      	bls.n	8009200 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68d9      	ldr	r1, [r3, #12]
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	b29b      	uxth	r3, r3
 80091c0:	461a      	mov	r2, r3
 80091c2:	4613      	mov	r3, r2
 80091c4:	005b      	lsls	r3, r3, #1
 80091c6:	4413      	add	r3, r2
 80091c8:	3b1e      	subs	r3, #30
 80091ca:	2207      	movs	r2, #7
 80091cc:	fa02 f303 	lsl.w	r3, r2, r3
 80091d0:	43da      	mvns	r2, r3
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	400a      	ands	r2, r1
 80091d8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	68d9      	ldr	r1, [r3, #12]
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	689a      	ldr	r2, [r3, #8]
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	b29b      	uxth	r3, r3
 80091ea:	4618      	mov	r0, r3
 80091ec:	4603      	mov	r3, r0
 80091ee:	005b      	lsls	r3, r3, #1
 80091f0:	4403      	add	r3, r0
 80091f2:	3b1e      	subs	r3, #30
 80091f4:	409a      	lsls	r2, r3
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	430a      	orrs	r2, r1
 80091fc:	60da      	str	r2, [r3, #12]
 80091fe:	e022      	b.n	8009246 <HAL_ADC_ConfigChannel+0xbe>
>>>>>>> master
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
<<<<<<< HEAD
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	6919      	ldr	r1, [r3, #16]
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	b29b      	uxth	r3, r3
 80091d0:	461a      	mov	r2, r3
 80091d2:	4613      	mov	r3, r2
 80091d4:	005b      	lsls	r3, r3, #1
 80091d6:	4413      	add	r3, r2
 80091d8:	2207      	movs	r2, #7
 80091da:	fa02 f303 	lsl.w	r3, r2, r3
 80091de:	43da      	mvns	r2, r3
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	400a      	ands	r2, r1
 80091e6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	6919      	ldr	r1, [r3, #16]
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	689a      	ldr	r2, [r3, #8]
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	b29b      	uxth	r3, r3
 80091f8:	4618      	mov	r0, r3
 80091fa:	4603      	mov	r3, r0
 80091fc:	005b      	lsls	r3, r3, #1
 80091fe:	4403      	add	r3, r0
 8009200:	409a      	lsls	r2, r3
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	430a      	orrs	r2, r1
 8009208:	611a      	str	r2, [r3, #16]
=======
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	6919      	ldr	r1, [r3, #16]
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	b29b      	uxth	r3, r3
 800920c:	461a      	mov	r2, r3
 800920e:	4613      	mov	r3, r2
 8009210:	005b      	lsls	r3, r3, #1
 8009212:	4413      	add	r3, r2
 8009214:	2207      	movs	r2, #7
 8009216:	fa02 f303 	lsl.w	r3, r2, r3
 800921a:	43da      	mvns	r2, r3
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	400a      	ands	r2, r1
 8009222:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	6919      	ldr	r1, [r3, #16]
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	689a      	ldr	r2, [r3, #8]
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	b29b      	uxth	r3, r3
 8009234:	4618      	mov	r0, r3
 8009236:	4603      	mov	r3, r0
 8009238:	005b      	lsls	r3, r3, #1
 800923a:	4403      	add	r3, r0
 800923c:	409a      	lsls	r2, r3
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	430a      	orrs	r2, r1
 8009244:	611a      	str	r2, [r3, #16]
>>>>>>> master
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
<<<<<<< HEAD
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	685b      	ldr	r3, [r3, #4]
 800920e:	2b06      	cmp	r3, #6
 8009210:	d824      	bhi.n	800925c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	685a      	ldr	r2, [r3, #4]
 800921c:	4613      	mov	r3, r2
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	4413      	add	r3, r2
 8009222:	3b05      	subs	r3, #5
 8009224:	221f      	movs	r2, #31
 8009226:	fa02 f303 	lsl.w	r3, r2, r3
 800922a:	43da      	mvns	r2, r3
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	400a      	ands	r2, r1
 8009232:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	b29b      	uxth	r3, r3
 8009240:	4618      	mov	r0, r3
 8009242:	683b      	ldr	r3, [r7, #0]
 8009244:	685a      	ldr	r2, [r3, #4]
 8009246:	4613      	mov	r3, r2
 8009248:	009b      	lsls	r3, r3, #2
 800924a:	4413      	add	r3, r2
 800924c:	3b05      	subs	r3, #5
 800924e:	fa00 f203 	lsl.w	r2, r0, r3
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	430a      	orrs	r2, r1
 8009258:	635a      	str	r2, [r3, #52]	; 0x34
 800925a:	e04c      	b.n	80092f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	2b0c      	cmp	r3, #12
 8009262:	d824      	bhi.n	80092ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	685a      	ldr	r2, [r3, #4]
 800926e:	4613      	mov	r3, r2
 8009270:	009b      	lsls	r3, r3, #2
 8009272:	4413      	add	r3, r2
 8009274:	3b23      	subs	r3, #35	; 0x23
 8009276:	221f      	movs	r2, #31
 8009278:	fa02 f303 	lsl.w	r3, r2, r3
 800927c:	43da      	mvns	r2, r3
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	400a      	ands	r2, r1
 8009284:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	b29b      	uxth	r3, r3
 8009292:	4618      	mov	r0, r3
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	685a      	ldr	r2, [r3, #4]
 8009298:	4613      	mov	r3, r2
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	4413      	add	r3, r2
 800929e:	3b23      	subs	r3, #35	; 0x23
 80092a0:	fa00 f203 	lsl.w	r2, r0, r3
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	430a      	orrs	r2, r1
 80092aa:	631a      	str	r2, [r3, #48]	; 0x30
 80092ac:	e023      	b.n	80092f6 <HAL_ADC_ConfigChannel+0x1aa>
=======
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	2b06      	cmp	r3, #6
 800924c:	d824      	bhi.n	8009298 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	685a      	ldr	r2, [r3, #4]
 8009258:	4613      	mov	r3, r2
 800925a:	009b      	lsls	r3, r3, #2
 800925c:	4413      	add	r3, r2
 800925e:	3b05      	subs	r3, #5
 8009260:	221f      	movs	r2, #31
 8009262:	fa02 f303 	lsl.w	r3, r2, r3
 8009266:	43da      	mvns	r2, r3
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	400a      	ands	r2, r1
 800926e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	b29b      	uxth	r3, r3
 800927c:	4618      	mov	r0, r3
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	685a      	ldr	r2, [r3, #4]
 8009282:	4613      	mov	r3, r2
 8009284:	009b      	lsls	r3, r3, #2
 8009286:	4413      	add	r3, r2
 8009288:	3b05      	subs	r3, #5
 800928a:	fa00 f203 	lsl.w	r2, r0, r3
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	430a      	orrs	r2, r1
 8009294:	635a      	str	r2, [r3, #52]	; 0x34
 8009296:	e04c      	b.n	8009332 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	685b      	ldr	r3, [r3, #4]
 800929c:	2b0c      	cmp	r3, #12
 800929e:	d824      	bhi.n	80092ea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	685a      	ldr	r2, [r3, #4]
 80092aa:	4613      	mov	r3, r2
 80092ac:	009b      	lsls	r3, r3, #2
 80092ae:	4413      	add	r3, r2
 80092b0:	3b23      	subs	r3, #35	; 0x23
 80092b2:	221f      	movs	r2, #31
 80092b4:	fa02 f303 	lsl.w	r3, r2, r3
 80092b8:	43da      	mvns	r2, r3
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	400a      	ands	r2, r1
 80092c0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	4618      	mov	r0, r3
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	685a      	ldr	r2, [r3, #4]
 80092d4:	4613      	mov	r3, r2
 80092d6:	009b      	lsls	r3, r3, #2
 80092d8:	4413      	add	r3, r2
 80092da:	3b23      	subs	r3, #35	; 0x23
 80092dc:	fa00 f203 	lsl.w	r2, r0, r3
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	430a      	orrs	r2, r1
 80092e6:	631a      	str	r2, [r3, #48]	; 0x30
 80092e8:	e023      	b.n	8009332 <HAL_ADC_ConfigChannel+0x1aa>
>>>>>>> master
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
<<<<<<< HEAD
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	685a      	ldr	r2, [r3, #4]
 80092b8:	4613      	mov	r3, r2
 80092ba:	009b      	lsls	r3, r3, #2
 80092bc:	4413      	add	r3, r2
 80092be:	3b41      	subs	r3, #65	; 0x41
 80092c0:	221f      	movs	r2, #31
 80092c2:	fa02 f303 	lsl.w	r3, r2, r3
 80092c6:	43da      	mvns	r2, r3
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	400a      	ands	r2, r1
 80092ce:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	b29b      	uxth	r3, r3
 80092dc:	4618      	mov	r0, r3
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	685a      	ldr	r2, [r3, #4]
 80092e2:	4613      	mov	r3, r2
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	4413      	add	r3, r2
 80092e8:	3b41      	subs	r3, #65	; 0x41
 80092ea:	fa00 f203 	lsl.w	r2, r0, r3
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	430a      	orrs	r2, r1
 80092f4:	62da      	str	r2, [r3, #44]	; 0x2c
=======
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	685a      	ldr	r2, [r3, #4]
 80092f4:	4613      	mov	r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	4413      	add	r3, r2
 80092fa:	3b41      	subs	r3, #65	; 0x41
 80092fc:	221f      	movs	r2, #31
 80092fe:	fa02 f303 	lsl.w	r3, r2, r3
 8009302:	43da      	mvns	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	400a      	ands	r2, r1
 800930a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	b29b      	uxth	r3, r3
 8009318:	4618      	mov	r0, r3
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	685a      	ldr	r2, [r3, #4]
 800931e:	4613      	mov	r3, r2
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	4413      	add	r3, r2
 8009324:	3b41      	subs	r3, #65	; 0x41
 8009326:	fa00 f203 	lsl.w	r2, r0, r3
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	430a      	orrs	r2, r1
 8009330:	62da      	str	r2, [r3, #44]	; 0x2c
>>>>>>> master
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
<<<<<<< HEAD
 80092f6:	4b29      	ldr	r3, [pc, #164]	; (800939c <HAL_ADC_ConfigChannel+0x250>)
 80092f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a28      	ldr	r2, [pc, #160]	; (80093a0 <HAL_ADC_ConfigChannel+0x254>)
 8009300:	4293      	cmp	r3, r2
 8009302:	d10f      	bne.n	8009324 <HAL_ADC_ConfigChannel+0x1d8>
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2b12      	cmp	r3, #18
 800930a:	d10b      	bne.n	8009324 <HAL_ADC_ConfigChannel+0x1d8>
=======
 8009332:	4b29      	ldr	r3, [pc, #164]	; (80093d8 <HAL_ADC_ConfigChannel+0x250>)
 8009334:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a28      	ldr	r2, [pc, #160]	; (80093dc <HAL_ADC_ConfigChannel+0x254>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d10f      	bne.n	8009360 <HAL_ADC_ConfigChannel+0x1d8>
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	2b12      	cmp	r3, #18
 8009346:	d10b      	bne.n	8009360 <HAL_ADC_ConfigChannel+0x1d8>
>>>>>>> master
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
<<<<<<< HEAD
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	685b      	ldr	r3, [r3, #4]
 8009310:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	605a      	str	r2, [r3, #4]
=======
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	685b      	ldr	r3, [r3, #4]
 800934c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	685b      	ldr	r3, [r3, #4]
 8009358:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	605a      	str	r2, [r3, #4]
>>>>>>> master
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
<<<<<<< HEAD
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	4a1d      	ldr	r2, [pc, #116]	; (80093a0 <HAL_ADC_ConfigChannel+0x254>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d12b      	bne.n	8009386 <HAL_ADC_ConfigChannel+0x23a>
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4a1c      	ldr	r2, [pc, #112]	; (80093a4 <HAL_ADC_ConfigChannel+0x258>)
 8009334:	4293      	cmp	r3, r2
 8009336:	d003      	beq.n	8009340 <HAL_ADC_ConfigChannel+0x1f4>
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	2b11      	cmp	r3, #17
 800933e:	d122      	bne.n	8009386 <HAL_ADC_ConfigChannel+0x23a>
=======
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a1d      	ldr	r2, [pc, #116]	; (80093dc <HAL_ADC_ConfigChannel+0x254>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d12b      	bne.n	80093c2 <HAL_ADC_ConfigChannel+0x23a>
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a1c      	ldr	r2, [pc, #112]	; (80093e0 <HAL_ADC_ConfigChannel+0x258>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d003      	beq.n	800937c <HAL_ADC_ConfigChannel+0x1f4>
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2b11      	cmp	r3, #17
 800937a:	d122      	bne.n	80093c2 <HAL_ADC_ConfigChannel+0x23a>
>>>>>>> master
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
<<<<<<< HEAD
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	685b      	ldr	r3, [r3, #4]
 8009344:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a11      	ldr	r2, [pc, #68]	; (80093a4 <HAL_ADC_ConfigChannel+0x258>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d111      	bne.n	8009386 <HAL_ADC_ConfigChannel+0x23a>
=======
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	685b      	ldr	r3, [r3, #4]
 8009380:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a11      	ldr	r2, [pc, #68]	; (80093e0 <HAL_ADC_ConfigChannel+0x258>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d111      	bne.n	80093c2 <HAL_ADC_ConfigChannel+0x23a>
>>>>>>> master
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
<<<<<<< HEAD
 8009362:	4b11      	ldr	r3, [pc, #68]	; (80093a8 <HAL_ADC_ConfigChannel+0x25c>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	4a11      	ldr	r2, [pc, #68]	; (80093ac <HAL_ADC_ConfigChannel+0x260>)
 8009368:	fba2 2303 	umull	r2, r3, r2, r3
 800936c:	0c9a      	lsrs	r2, r3, #18
 800936e:	4613      	mov	r3, r2
 8009370:	009b      	lsls	r3, r3, #2
 8009372:	4413      	add	r3, r2
 8009374:	005b      	lsls	r3, r3, #1
 8009376:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8009378:	e002      	b.n	8009380 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	3b01      	subs	r3, #1
 800937e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d1f9      	bne.n	800937a <HAL_ADC_ConfigChannel+0x22e>
=======
 800939e:	4b11      	ldr	r3, [pc, #68]	; (80093e4 <HAL_ADC_ConfigChannel+0x25c>)
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4a11      	ldr	r2, [pc, #68]	; (80093e8 <HAL_ADC_ConfigChannel+0x260>)
 80093a4:	fba2 2303 	umull	r2, r3, r2, r3
 80093a8:	0c9a      	lsrs	r2, r3, #18
 80093aa:	4613      	mov	r3, r2
 80093ac:	009b      	lsls	r3, r3, #2
 80093ae:	4413      	add	r3, r2
 80093b0:	005b      	lsls	r3, r3, #1
 80093b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80093b4:	e002      	b.n	80093bc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	3b01      	subs	r3, #1
 80093ba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d1f9      	bne.n	80093b6 <HAL_ADC_ConfigChannel+0x22e>
>>>>>>> master
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
<<<<<<< HEAD
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800938e:	2300      	movs	r3, #0
}
 8009390:	4618      	mov	r0, r3
 8009392:	3714      	adds	r7, #20
 8009394:	46bd      	mov	sp, r7
 8009396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939a:	4770      	bx	lr
 800939c:	40012300 	.word	0x40012300
 80093a0:	40012000 	.word	0x40012000
 80093a4:	10000012 	.word	0x10000012
 80093a8:	20000038 	.word	0x20000038
 80093ac:	431bde83 	.word	0x431bde83

080093b0 <ADC_Init>:
=======
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2200      	movs	r2, #0
 80093c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80093ca:	2300      	movs	r3, #0
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3714      	adds	r7, #20
 80093d0:	46bd      	mov	sp, r7
 80093d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d6:	4770      	bx	lr
 80093d8:	40012300 	.word	0x40012300
 80093dc:	40012000 	.word	0x40012000
 80093e0:	10000012 	.word	0x10000012
 80093e4:	2000000c 	.word	0x2000000c
 80093e8:	431bde83 	.word	0x431bde83

080093ec <ADC_Init>:
>>>>>>> master
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
<<<<<<< HEAD
 80093b0:	b480      	push	{r7}
 80093b2:	b085      	sub	sp, #20
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
=======
 80093ec:	b480      	push	{r7}
 80093ee:	b085      	sub	sp, #20
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
>>>>>>> master
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
<<<<<<< HEAD
 80093b8:	4b79      	ldr	r3, [pc, #484]	; (80095a0 <ADC_Init+0x1f0>)
 80093ba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	685a      	ldr	r2, [r3, #4]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	685b      	ldr	r3, [r3, #4]
 80093d0:	431a      	orrs	r2, r3
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	685a      	ldr	r2, [r3, #4]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80093e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	6859      	ldr	r1, [r3, #4]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	691b      	ldr	r3, [r3, #16]
 80093f0:	021a      	lsls	r2, r3, #8
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	430a      	orrs	r2, r1
 80093f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	685a      	ldr	r2, [r3, #4]
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8009408:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	6859      	ldr	r1, [r3, #4]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	689a      	ldr	r2, [r3, #8]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	430a      	orrs	r2, r1
 800941a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	689a      	ldr	r2, [r3, #8]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800942a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	6899      	ldr	r1, [r3, #8]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	68da      	ldr	r2, [r3, #12]
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	430a      	orrs	r2, r1
 800943c:	609a      	str	r2, [r3, #8]
=======
 80093f4:	4b79      	ldr	r3, [pc, #484]	; (80095dc <ADC_Init+0x1f0>)
 80093f6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	685a      	ldr	r2, [r3, #4]
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	431a      	orrs	r2, r3
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	685a      	ldr	r2, [r3, #4]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009420:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	6859      	ldr	r1, [r3, #4]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	691b      	ldr	r3, [r3, #16]
 800942c:	021a      	lsls	r2, r3, #8
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	430a      	orrs	r2, r1
 8009434:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	685a      	ldr	r2, [r3, #4]
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8009444:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	6859      	ldr	r1, [r3, #4]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	689a      	ldr	r2, [r3, #8]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	430a      	orrs	r2, r1
 8009456:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	689a      	ldr	r2, [r3, #8]
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009466:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	6899      	ldr	r1, [r3, #8]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	68da      	ldr	r2, [r3, #12]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	430a      	orrs	r2, r1
 8009478:	609a      	str	r2, [r3, #8]
>>>>>>> master
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
<<<<<<< HEAD
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009442:	4a58      	ldr	r2, [pc, #352]	; (80095a4 <ADC_Init+0x1f4>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d022      	beq.n	800948e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	689a      	ldr	r2, [r3, #8]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009456:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	6899      	ldr	r1, [r3, #8]
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	430a      	orrs	r2, r1
 8009468:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	689a      	ldr	r2, [r3, #8]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009478:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	6899      	ldr	r1, [r3, #8]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	430a      	orrs	r2, r1
 800948a:	609a      	str	r2, [r3, #8]
 800948c:	e00f      	b.n	80094ae <ADC_Init+0xfe>
=======
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800947e:	4a58      	ldr	r2, [pc, #352]	; (80095e0 <ADC_Init+0x1f4>)
 8009480:	4293      	cmp	r3, r2
 8009482:	d022      	beq.n	80094ca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	689a      	ldr	r2, [r3, #8]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009492:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	6899      	ldr	r1, [r3, #8]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	430a      	orrs	r2, r1
 80094a4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	689a      	ldr	r2, [r3, #8]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80094b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	6899      	ldr	r1, [r3, #8]
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	430a      	orrs	r2, r1
 80094c6:	609a      	str	r2, [r3, #8]
 80094c8:	e00f      	b.n	80094ea <ADC_Init+0xfe>
>>>>>>> master
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
<<<<<<< HEAD
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	689a      	ldr	r2, [r3, #8]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800949c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	689a      	ldr	r2, [r3, #8]
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80094ac:	609a      	str	r2, [r3, #8]
=======
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	689a      	ldr	r2, [r3, #8]
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80094d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	689a      	ldr	r2, [r3, #8]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80094e8:	609a      	str	r2, [r3, #8]
>>>>>>> master
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
<<<<<<< HEAD
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	689a      	ldr	r2, [r3, #8]
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f022 0202 	bic.w	r2, r2, #2
 80094bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	6899      	ldr	r1, [r3, #8]
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	7e1b      	ldrb	r3, [r3, #24]
 80094c8:	005a      	lsls	r2, r3, #1
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	430a      	orrs	r2, r1
 80094d0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d01b      	beq.n	8009514 <ADC_Init+0x164>
=======
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	689a      	ldr	r2, [r3, #8]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f022 0202 	bic.w	r2, r2, #2
 80094f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	6899      	ldr	r1, [r3, #8]
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	7e1b      	ldrb	r3, [r3, #24]
 8009504:	005a      	lsls	r2, r3, #1
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	430a      	orrs	r2, r1
 800950c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d01b      	beq.n	8009550 <ADC_Init+0x164>
>>>>>>> master
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
<<<<<<< HEAD
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	685a      	ldr	r2, [r3, #4]
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80094ea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	685a      	ldr	r2, [r3, #4]
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80094fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	6859      	ldr	r1, [r3, #4]
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009506:	3b01      	subs	r3, #1
 8009508:	035a      	lsls	r2, r3, #13
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	430a      	orrs	r2, r1
 8009510:	605a      	str	r2, [r3, #4]
 8009512:	e007      	b.n	8009524 <ADC_Init+0x174>
=======
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	685a      	ldr	r2, [r3, #4]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009526:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	685a      	ldr	r2, [r3, #4]
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8009536:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	6859      	ldr	r1, [r3, #4]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009542:	3b01      	subs	r3, #1
 8009544:	035a      	lsls	r2, r3, #13
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	430a      	orrs	r2, r1
 800954c:	605a      	str	r2, [r3, #4]
 800954e:	e007      	b.n	8009560 <ADC_Init+0x174>
>>>>>>> master
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
<<<<<<< HEAD
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	685a      	ldr	r2, [r3, #4]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009522:	605a      	str	r2, [r3, #4]
=======
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	685a      	ldr	r2, [r3, #4]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800955e:	605a      	str	r2, [r3, #4]
>>>>>>> master
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
<<<<<<< HEAD
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8009532:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	69db      	ldr	r3, [r3, #28]
 800953e:	3b01      	subs	r3, #1
 8009540:	051a      	lsls	r2, r3, #20
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	430a      	orrs	r2, r1
 8009548:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	689a      	ldr	r2, [r3, #8]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009558:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	6899      	ldr	r1, [r3, #8]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009566:	025a      	lsls	r2, r3, #9
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	430a      	orrs	r2, r1
 800956e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	689a      	ldr	r2, [r3, #8]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800957e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	6899      	ldr	r1, [r3, #8]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	695b      	ldr	r3, [r3, #20]
 800958a:	029a      	lsls	r2, r3, #10
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	430a      	orrs	r2, r1
 8009592:	609a      	str	r2, [r3, #8]
}
 8009594:	bf00      	nop
 8009596:	3714      	adds	r7, #20
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr
 80095a0:	40012300 	.word	0x40012300
 80095a4:	0f000001 	.word	0x0f000001

080095a8 <ADC_DMAConvCplt>:
=======
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800956e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	69db      	ldr	r3, [r3, #28]
 800957a:	3b01      	subs	r3, #1
 800957c:	051a      	lsls	r2, r3, #20
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	430a      	orrs	r2, r1
 8009584:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	689a      	ldr	r2, [r3, #8]
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009594:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	6899      	ldr	r1, [r3, #8]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80095a2:	025a      	lsls	r2, r3, #9
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	430a      	orrs	r2, r1
 80095aa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	689a      	ldr	r2, [r3, #8]
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	6899      	ldr	r1, [r3, #8]
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	695b      	ldr	r3, [r3, #20]
 80095c6:	029a      	lsls	r2, r3, #10
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	430a      	orrs	r2, r1
 80095ce:	609a      	str	r2, [r3, #8]
}
 80095d0:	bf00      	nop
 80095d2:	3714      	adds	r7, #20
 80095d4:	46bd      	mov	sp, r7
 80095d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095da:	4770      	bx	lr
 80095dc:	40012300 	.word	0x40012300
 80095e0:	0f000001 	.word	0x0f000001

080095e4 <ADC_DMAConvCplt>:
>>>>>>> master
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
<<<<<<< HEAD
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095b4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095ba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d13c      	bne.n	800963c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	641a      	str	r2, [r3, #64]	; 0x40
=======
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b084      	sub	sp, #16
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095f0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095f6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d13c      	bne.n	8009678 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009602:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	641a      	str	r2, [r3, #64]	; 0x40
>>>>>>> master
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
<<<<<<< HEAD
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	689b      	ldr	r3, [r3, #8]
 80095d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d12b      	bne.n	8009634 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d127      	bne.n	8009634 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d006      	beq.n	8009600 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d119      	bne.n	8009634 <ADC_DMAConvCplt+0x8c>
=======
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	689b      	ldr	r3, [r3, #8]
 8009610:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009614:	2b00      	cmp	r3, #0
 8009616:	d12b      	bne.n	8009670 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800961c:	2b00      	cmp	r3, #0
 800961e:	d127      	bne.n	8009670 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009626:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800962a:	2b00      	cmp	r3, #0
 800962c:	d006      	beq.n	800963c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	689b      	ldr	r3, [r3, #8]
 8009634:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8009638:	2b00      	cmp	r3, #0
 800963a:	d119      	bne.n	8009670 <ADC_DMAConvCplt+0x8c>
>>>>>>> master
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
<<<<<<< HEAD
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	685a      	ldr	r2, [r3, #4]
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f022 0220 	bic.w	r2, r2, #32
 800960e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009614:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009620:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009624:	2b00      	cmp	r3, #0
 8009626:	d105      	bne.n	8009634 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800962c:	f043 0201 	orr.w	r2, r3, #1
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	641a      	str	r2, [r3, #64]	; 0x40
=======
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	685a      	ldr	r2, [r3, #4]
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	f022 0220 	bic.w	r2, r2, #32
 800964a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009650:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800965c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009660:	2b00      	cmp	r3, #0
 8009662:	d105      	bne.n	8009670 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009668:	f043 0201 	orr.w	r2, r3, #1
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	641a      	str	r2, [r3, #64]	; 0x40
>>>>>>> master
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
<<<<<<< HEAD
 8009634:	68f8      	ldr	r0, [r7, #12]
 8009636:	f7ff fd6b 	bl	8009110 <HAL_ADC_ConvCpltCallback>
=======
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f7ff fd6b 	bl	800914c <HAL_ADC_ConvCpltCallback>
>>>>>>> master
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
<<<<<<< HEAD
 800963a:	e00e      	b.n	800965a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009640:	f003 0310 	and.w	r3, r3, #16
 8009644:	2b00      	cmp	r3, #0
 8009646:	d003      	beq.n	8009650 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8009648:	68f8      	ldr	r0, [r7, #12]
 800964a:	f7ff fd75 	bl	8009138 <HAL_ADC_ErrorCallback>
}
 800964e:	e004      	b.n	800965a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	4798      	blx	r3
}
 800965a:	bf00      	nop
 800965c:	3710      	adds	r7, #16
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}

08009662 <ADC_DMAHalfConvCplt>:
=======
 8009676:	e00e      	b.n	8009696 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800967c:	f003 0310 	and.w	r3, r3, #16
 8009680:	2b00      	cmp	r3, #0
 8009682:	d003      	beq.n	800968c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8009684:	68f8      	ldr	r0, [r7, #12]
 8009686:	f7ff fd75 	bl	8009174 <HAL_ADC_ErrorCallback>
}
 800968a:	e004      	b.n	8009696 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	4798      	blx	r3
}
 8009696:	bf00      	nop
 8009698:	3710      	adds	r7, #16
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}

0800969e <ADC_DMAHalfConvCplt>:
>>>>>>> master
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
<<<<<<< HEAD
 8009662:	b580      	push	{r7, lr}
 8009664:	b084      	sub	sp, #16
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800966e:	60fb      	str	r3, [r7, #12]
=======
 800969e:	b580      	push	{r7, lr}
 80096a0:	b084      	sub	sp, #16
 80096a2:	af00      	add	r7, sp, #0
 80096a4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096aa:	60fb      	str	r3, [r7, #12]
>>>>>>> master
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
<<<<<<< HEAD
 8009670:	68f8      	ldr	r0, [r7, #12]
 8009672:	f7ff fd57 	bl	8009124 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009676:	bf00      	nop
 8009678:	3710      	adds	r7, #16
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}

0800967e <ADC_DMAError>:
=======
 80096ac:	68f8      	ldr	r0, [r7, #12]
 80096ae:	f7ff fd57 	bl	8009160 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80096b2:	bf00      	nop
 80096b4:	3710      	adds	r7, #16
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}

080096ba <ADC_DMAError>:
>>>>>>> master
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
<<<<<<< HEAD
 800967e:	b580      	push	{r7, lr}
 8009680:	b084      	sub	sp, #16
 8009682:	af00      	add	r7, sp, #0
 8009684:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800968a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2240      	movs	r2, #64	; 0x40
 8009690:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009696:	f043 0204 	orr.w	r2, r3, #4
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	645a      	str	r2, [r3, #68]	; 0x44
=======
 80096ba:	b580      	push	{r7, lr}
 80096bc:	b084      	sub	sp, #16
 80096be:	af00      	add	r7, sp, #0
 80096c0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096c6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2240      	movs	r2, #64	; 0x40
 80096cc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096d2:	f043 0204 	orr.w	r2, r3, #4
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	645a      	str	r2, [r3, #68]	; 0x44
>>>>>>> master
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
<<<<<<< HEAD
 800969e:	68f8      	ldr	r0, [r7, #12]
 80096a0:	f7ff fd4a 	bl	8009138 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80096a4:	bf00      	nop
 80096a6:	3710      	adds	r7, #16
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <HAL_CAN_Init>:
=======
 80096da:	68f8      	ldr	r0, [r7, #12]
 80096dc:	f7ff fd4a 	bl	8009174 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80096e0:	bf00      	nop
 80096e2:	3710      	adds	r7, #16
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}

080096e8 <HAL_CAN_Init>:
>>>>>>> master
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b084      	sub	sp, #16
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
=======
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b084      	sub	sp, #16
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
>>>>>>> master
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
<<<<<<< HEAD
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d101      	bne.n	80096be <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80096ba:	2301      	movs	r3, #1
 80096bc:	e0ed      	b.n	800989a <HAL_CAN_Init+0x1ee>
=======
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d101      	bne.n	80096fa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80096f6:	2301      	movs	r3, #1
 80096f8:	e0ed      	b.n	80098d6 <HAL_CAN_Init+0x1ee>
>>>>>>> master
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
<<<<<<< HEAD
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80096c4:	b2db      	uxtb	r3, r3
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d102      	bne.n	80096d0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f005 fc1c 	bl	800ef08 <HAL_CAN_MspInit>
=======
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009700:	b2db      	uxtb	r3, r3
 8009702:	2b00      	cmp	r3, #0
 8009704:	d102      	bne.n	800970c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f006 fbd8 	bl	800febc <HAL_CAN_MspInit>
>>>>>>> master
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
<<<<<<< HEAD
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	681a      	ldr	r2, [r3, #0]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f022 0202 	bic.w	r2, r2, #2
 80096de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80096e0:	f7ff fbb2 	bl	8008e48 <HAL_GetTick>
 80096e4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80096e6:	e012      	b.n	800970e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80096e8:	f7ff fbae 	bl	8008e48 <HAL_GetTick>
 80096ec:	4602      	mov	r2, r0
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	1ad3      	subs	r3, r2, r3
 80096f2:	2b0a      	cmp	r3, #10
 80096f4:	d90b      	bls.n	800970e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096fa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2205      	movs	r2, #5
 8009706:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800970a:	2301      	movs	r3, #1
 800970c:	e0c5      	b.n	800989a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	f003 0302 	and.w	r3, r3, #2
 8009718:	2b00      	cmp	r3, #0
 800971a:	d1e5      	bne.n	80096e8 <HAL_CAN_Init+0x3c>
=======
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	681a      	ldr	r2, [r3, #0]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f022 0202 	bic.w	r2, r2, #2
 800971a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800971c:	f7ff fbb2 	bl	8008e84 <HAL_GetTick>
 8009720:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8009722:	e012      	b.n	800974a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009724:	f7ff fbae 	bl	8008e84 <HAL_GetTick>
 8009728:	4602      	mov	r2, r0
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	1ad3      	subs	r3, r2, r3
 800972e:	2b0a      	cmp	r3, #10
 8009730:	d90b      	bls.n	800974a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009736:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2205      	movs	r2, #5
 8009742:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8009746:	2301      	movs	r3, #1
 8009748:	e0c5      	b.n	80098d6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	f003 0302 	and.w	r3, r3, #2
 8009754:	2b00      	cmp	r3, #0
 8009756:	d1e5      	bne.n	8009724 <HAL_CAN_Init+0x3c>
>>>>>>> master
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
<<<<<<< HEAD
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	681a      	ldr	r2, [r3, #0]
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f042 0201 	orr.w	r2, r2, #1
 800972a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800972c:	f7ff fb8c 	bl	8008e48 <HAL_GetTick>
 8009730:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009732:	e012      	b.n	800975a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009734:	f7ff fb88 	bl	8008e48 <HAL_GetTick>
 8009738:	4602      	mov	r2, r0
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	1ad3      	subs	r3, r2, r3
 800973e:	2b0a      	cmp	r3, #10
 8009740:	d90b      	bls.n	800975a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009746:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2205      	movs	r2, #5
 8009752:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8009756:	2301      	movs	r3, #1
 8009758:	e09f      	b.n	800989a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	f003 0301 	and.w	r3, r3, #1
 8009764:	2b00      	cmp	r3, #0
 8009766:	d0e5      	beq.n	8009734 <HAL_CAN_Init+0x88>
=======
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	681a      	ldr	r2, [r3, #0]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	f042 0201 	orr.w	r2, r2, #1
 8009766:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009768:	f7ff fb8c 	bl	8008e84 <HAL_GetTick>
 800976c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800976e:	e012      	b.n	8009796 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009770:	f7ff fb88 	bl	8008e84 <HAL_GetTick>
 8009774:	4602      	mov	r2, r0
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	1ad3      	subs	r3, r2, r3
 800977a:	2b0a      	cmp	r3, #10
 800977c:	d90b      	bls.n	8009796 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009782:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2205      	movs	r2, #5
 800978e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8009792:	2301      	movs	r3, #1
 8009794:	e09f      	b.n	80098d6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	685b      	ldr	r3, [r3, #4]
 800979c:	f003 0301 	and.w	r3, r3, #1
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d0e5      	beq.n	8009770 <HAL_CAN_Init+0x88>
>>>>>>> master
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
<<<<<<< HEAD
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	7e1b      	ldrb	r3, [r3, #24]
 800976c:	2b01      	cmp	r3, #1
 800976e:	d108      	bne.n	8009782 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	681a      	ldr	r2, [r3, #0]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800977e:	601a      	str	r2, [r3, #0]
 8009780:	e007      	b.n	8009792 <HAL_CAN_Init+0xe6>
=======
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	7e1b      	ldrb	r3, [r3, #24]
 80097a8:	2b01      	cmp	r3, #1
 80097aa:	d108      	bne.n	80097be <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80097ba:	601a      	str	r2, [r3, #0]
 80097bc:	e007      	b.n	80097ce <HAL_CAN_Init+0xe6>
>>>>>>> master
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
<<<<<<< HEAD
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	681a      	ldr	r2, [r3, #0]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009790:	601a      	str	r2, [r3, #0]
=======
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80097cc:	601a      	str	r2, [r3, #0]
>>>>>>> master
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
<<<<<<< HEAD
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	7e5b      	ldrb	r3, [r3, #25]
 8009796:	2b01      	cmp	r3, #1
 8009798:	d108      	bne.n	80097ac <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80097a8:	601a      	str	r2, [r3, #0]
 80097aa:	e007      	b.n	80097bc <HAL_CAN_Init+0x110>
=======
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	7e5b      	ldrb	r3, [r3, #25]
 80097d2:	2b01      	cmp	r3, #1
 80097d4:	d108      	bne.n	80097e8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80097e4:	601a      	str	r2, [r3, #0]
 80097e6:	e007      	b.n	80097f8 <HAL_CAN_Init+0x110>
>>>>>>> master
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
<<<<<<< HEAD
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097ba:	601a      	str	r2, [r3, #0]
=======
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097f6:	601a      	str	r2, [r3, #0]
>>>>>>> master
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
<<<<<<< HEAD
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	7e9b      	ldrb	r3, [r3, #26]
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d108      	bne.n	80097d6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	681a      	ldr	r2, [r3, #0]
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f042 0220 	orr.w	r2, r2, #32
 80097d2:	601a      	str	r2, [r3, #0]
 80097d4:	e007      	b.n	80097e6 <HAL_CAN_Init+0x13a>
=======
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	7e9b      	ldrb	r3, [r3, #26]
 80097fc:	2b01      	cmp	r3, #1
 80097fe:	d108      	bne.n	8009812 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f042 0220 	orr.w	r2, r2, #32
 800980e:	601a      	str	r2, [r3, #0]
 8009810:	e007      	b.n	8009822 <HAL_CAN_Init+0x13a>
>>>>>>> master
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
<<<<<<< HEAD
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f022 0220 	bic.w	r2, r2, #32
 80097e4:	601a      	str	r2, [r3, #0]
=======
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	681a      	ldr	r2, [r3, #0]
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	f022 0220 	bic.w	r2, r2, #32
 8009820:	601a      	str	r2, [r3, #0]
>>>>>>> master
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
<<<<<<< HEAD
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	7edb      	ldrb	r3, [r3, #27]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d108      	bne.n	8009800 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	681a      	ldr	r2, [r3, #0]
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	f022 0210 	bic.w	r2, r2, #16
 80097fc:	601a      	str	r2, [r3, #0]
 80097fe:	e007      	b.n	8009810 <HAL_CAN_Init+0x164>
=======
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	7edb      	ldrb	r3, [r3, #27]
 8009826:	2b01      	cmp	r3, #1
 8009828:	d108      	bne.n	800983c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	681a      	ldr	r2, [r3, #0]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f022 0210 	bic.w	r2, r2, #16
 8009838:	601a      	str	r2, [r3, #0]
 800983a:	e007      	b.n	800984c <HAL_CAN_Init+0x164>
>>>>>>> master
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
<<<<<<< HEAD
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	681a      	ldr	r2, [r3, #0]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f042 0210 	orr.w	r2, r2, #16
 800980e:	601a      	str	r2, [r3, #0]
=======
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	681a      	ldr	r2, [r3, #0]
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f042 0210 	orr.w	r2, r2, #16
 800984a:	601a      	str	r2, [r3, #0]
>>>>>>> master
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
<<<<<<< HEAD
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	7f1b      	ldrb	r3, [r3, #28]
 8009814:	2b01      	cmp	r3, #1
 8009816:	d108      	bne.n	800982a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	681a      	ldr	r2, [r3, #0]
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f042 0208 	orr.w	r2, r2, #8
 8009826:	601a      	str	r2, [r3, #0]
 8009828:	e007      	b.n	800983a <HAL_CAN_Init+0x18e>
=======
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	7f1b      	ldrb	r3, [r3, #28]
 8009850:	2b01      	cmp	r3, #1
 8009852:	d108      	bne.n	8009866 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	681a      	ldr	r2, [r3, #0]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f042 0208 	orr.w	r2, r2, #8
 8009862:	601a      	str	r2, [r3, #0]
 8009864:	e007      	b.n	8009876 <HAL_CAN_Init+0x18e>
>>>>>>> master
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
<<<<<<< HEAD
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	681a      	ldr	r2, [r3, #0]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f022 0208 	bic.w	r2, r2, #8
 8009838:	601a      	str	r2, [r3, #0]
=======
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	681a      	ldr	r2, [r3, #0]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f022 0208 	bic.w	r2, r2, #8
 8009874:	601a      	str	r2, [r3, #0]
>>>>>>> master
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
<<<<<<< HEAD
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	7f5b      	ldrb	r3, [r3, #29]
 800983e:	2b01      	cmp	r3, #1
 8009840:	d108      	bne.n	8009854 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	681a      	ldr	r2, [r3, #0]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f042 0204 	orr.w	r2, r2, #4
 8009850:	601a      	str	r2, [r3, #0]
 8009852:	e007      	b.n	8009864 <HAL_CAN_Init+0x1b8>
=======
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	7f5b      	ldrb	r3, [r3, #29]
 800987a:	2b01      	cmp	r3, #1
 800987c:	d108      	bne.n	8009890 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	681a      	ldr	r2, [r3, #0]
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f042 0204 	orr.w	r2, r2, #4
 800988c:	601a      	str	r2, [r3, #0]
 800988e:	e007      	b.n	80098a0 <HAL_CAN_Init+0x1b8>
>>>>>>> master
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
<<<<<<< HEAD
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	681a      	ldr	r2, [r3, #0]
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f022 0204 	bic.w	r2, r2, #4
 8009862:	601a      	str	r2, [r3, #0]
=======
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	681a      	ldr	r2, [r3, #0]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f022 0204 	bic.w	r2, r2, #4
 800989e:	601a      	str	r2, [r3, #0]
>>>>>>> master
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
<<<<<<< HEAD
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	689a      	ldr	r2, [r3, #8]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	68db      	ldr	r3, [r3, #12]
 800986c:	431a      	orrs	r2, r3
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	691b      	ldr	r3, [r3, #16]
 8009872:	431a      	orrs	r2, r3
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	695b      	ldr	r3, [r3, #20]
 8009878:	ea42 0103 	orr.w	r1, r2, r3
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	685b      	ldr	r3, [r3, #4]
 8009880:	1e5a      	subs	r2, r3, #1
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	430a      	orrs	r2, r1
 8009888:	61da      	str	r2, [r3, #28]
=======
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	689a      	ldr	r2, [r3, #8]
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	68db      	ldr	r3, [r3, #12]
 80098a8:	431a      	orrs	r2, r3
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	691b      	ldr	r3, [r3, #16]
 80098ae:	431a      	orrs	r2, r3
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	695b      	ldr	r3, [r3, #20]
 80098b4:	ea42 0103 	orr.w	r1, r2, r3
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	685b      	ldr	r3, [r3, #4]
 80098bc:	1e5a      	subs	r2, r3, #1
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	430a      	orrs	r2, r1
 80098c4:	61da      	str	r2, [r3, #28]
>>>>>>> master
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
<<<<<<< HEAD
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2200      	movs	r2, #0
 800988e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2201      	movs	r2, #1
 8009894:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8009898:	2300      	movs	r3, #0
}
 800989a:	4618      	mov	r0, r3
 800989c:	3710      	adds	r7, #16
 800989e:	46bd      	mov	sp, r7
 80098a0:	bd80      	pop	{r7, pc}

080098a2 <HAL_CAN_GetRxMessage>:
=======
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2201      	movs	r2, #1
 80098d0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80098d4:	2300      	movs	r3, #0
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	3710      	adds	r7, #16
 80098da:	46bd      	mov	sp, r7
 80098dc:	bd80      	pop	{r7, pc}
	...

080098e0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b087      	sub	sp, #28
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80098f6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80098f8:	7cfb      	ldrb	r3, [r7, #19]
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d003      	beq.n	8009906 <HAL_CAN_ConfigFilter+0x26>
 80098fe:	7cfb      	ldrb	r3, [r7, #19]
 8009900:	2b02      	cmp	r3, #2
 8009902:	f040 80be 	bne.w	8009a82 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8009906:	4b65      	ldr	r3, [pc, #404]	; (8009a9c <HAL_CAN_ConfigFilter+0x1bc>)
 8009908:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009910:	f043 0201 	orr.w	r2, r3, #1
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800991a:	697b      	ldr	r3, [r7, #20]
 800991c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009920:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8009924:	697b      	ldr	r3, [r7, #20]
 8009926:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800992a:	697b      	ldr	r3, [r7, #20]
 800992c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009934:	021b      	lsls	r3, r3, #8
 8009936:	431a      	orrs	r2, r3
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	695b      	ldr	r3, [r3, #20]
 8009942:	f003 031f 	and.w	r3, r3, #31
 8009946:	2201      	movs	r2, #1
 8009948:	fa02 f303 	lsl.w	r3, r2, r3
 800994c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	43db      	mvns	r3, r3
 8009958:	401a      	ands	r2, r3
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	69db      	ldr	r3, [r3, #28]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d123      	bne.n	80099b0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	43db      	mvns	r3, r3
 8009972:	401a      	ands	r2, r3
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	68db      	ldr	r3, [r3, #12]
 800997e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009986:	683a      	ldr	r2, [r7, #0]
 8009988:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800998a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	3248      	adds	r2, #72	; 0x48
 8009990:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	689b      	ldr	r3, [r3, #8]
 8009998:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80099a4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80099a6:	6979      	ldr	r1, [r7, #20]
 80099a8:	3348      	adds	r3, #72	; 0x48
 80099aa:	00db      	lsls	r3, r3, #3
 80099ac:	440b      	add	r3, r1
 80099ae:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	69db      	ldr	r3, [r3, #28]
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d122      	bne.n	80099fe <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80099b8:	697b      	ldr	r3, [r7, #20]
 80099ba:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	431a      	orrs	r2, r3
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80099d4:	683a      	ldr	r2, [r7, #0]
 80099d6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80099d8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	3248      	adds	r2, #72	; 0x48
 80099de:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	689b      	ldr	r3, [r3, #8]
 80099e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	68db      	ldr	r3, [r3, #12]
 80099ec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80099f2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80099f4:	6979      	ldr	r1, [r7, #20]
 80099f6:	3348      	adds	r3, #72	; 0x48
 80099f8:	00db      	lsls	r3, r3, #3
 80099fa:	440b      	add	r3, r1
 80099fc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	699b      	ldr	r3, [r3, #24]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d109      	bne.n	8009a1a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	43db      	mvns	r3, r3
 8009a10:	401a      	ands	r2, r3
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8009a18:	e007      	b.n	8009a2a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	431a      	orrs	r2, r3
 8009a24:	697b      	ldr	r3, [r7, #20]
 8009a26:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	691b      	ldr	r3, [r3, #16]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d109      	bne.n	8009a46 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	43db      	mvns	r3, r3
 8009a3c:	401a      	ands	r2, r3
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8009a44:	e007      	b.n	8009a56 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	431a      	orrs	r2, r3
 8009a50:	697b      	ldr	r3, [r7, #20]
 8009a52:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	6a1b      	ldr	r3, [r3, #32]
 8009a5a:	2b01      	cmp	r3, #1
 8009a5c:	d107      	bne.n	8009a6e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	431a      	orrs	r2, r3
 8009a68:	697b      	ldr	r3, [r7, #20]
 8009a6a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009a74:	f023 0201 	bic.w	r2, r3, #1
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	e006      	b.n	8009a90 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a86:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009a8e:	2301      	movs	r3, #1
  }
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	371c      	adds	r7, #28
 8009a94:	46bd      	mov	sp, r7
 8009a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9a:	4770      	bx	lr
 8009a9c:	40006400 	.word	0x40006400

08009aa0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009aae:	b2db      	uxtb	r3, r3
 8009ab0:	2b01      	cmp	r3, #1
 8009ab2:	d12e      	bne.n	8009b12 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2202      	movs	r2, #2
 8009ab8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f022 0201 	bic.w	r2, r2, #1
 8009aca:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009acc:	f7ff f9da 	bl	8008e84 <HAL_GetTick>
 8009ad0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009ad2:	e012      	b.n	8009afa <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009ad4:	f7ff f9d6 	bl	8008e84 <HAL_GetTick>
 8009ad8:	4602      	mov	r2, r0
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	1ad3      	subs	r3, r2, r3
 8009ade:	2b0a      	cmp	r3, #10
 8009ae0:	d90b      	bls.n	8009afa <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ae6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2205      	movs	r2, #5
 8009af2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009af6:	2301      	movs	r3, #1
 8009af8:	e012      	b.n	8009b20 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	f003 0301 	and.w	r3, r3, #1
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d1e5      	bne.n	8009ad4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	e006      	b.n	8009b20 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b16:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009b1e:	2301      	movs	r3, #1
  }
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3710      	adds	r7, #16
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}

08009b28 <HAL_CAN_GetRxMessage>:
>>>>>>> master
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
<<<<<<< HEAD
 80098a2:	b480      	push	{r7}
 80098a4:	b087      	sub	sp, #28
 80098a6:	af00      	add	r7, sp, #0
 80098a8:	60f8      	str	r0, [r7, #12]
 80098aa:	60b9      	str	r1, [r7, #8]
 80098ac:	607a      	str	r2, [r7, #4]
 80098ae:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80098b6:	75fb      	strb	r3, [r7, #23]
=======
 8009b28:	b480      	push	{r7}
 8009b2a:	b087      	sub	sp, #28
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	607a      	str	r2, [r7, #4]
 8009b34:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009b3c:	75fb      	strb	r3, [r7, #23]
>>>>>>> master

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
<<<<<<< HEAD
 80098b8:	7dfb      	ldrb	r3, [r7, #23]
 80098ba:	2b01      	cmp	r3, #1
 80098bc:	d003      	beq.n	80098c6 <HAL_CAN_GetRxMessage+0x24>
 80098be:	7dfb      	ldrb	r3, [r7, #23]
 80098c0:	2b02      	cmp	r3, #2
 80098c2:	f040 80f4 	bne.w	8009aae <HAL_CAN_GetRxMessage+0x20c>
=======
 8009b3e:	7dfb      	ldrb	r3, [r7, #23]
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d003      	beq.n	8009b4c <HAL_CAN_GetRxMessage+0x24>
 8009b44:	7dfb      	ldrb	r3, [r7, #23]
 8009b46:	2b02      	cmp	r3, #2
 8009b48:	f040 80f4 	bne.w	8009d34 <HAL_CAN_GetRxMessage+0x20c>
>>>>>>> master
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
<<<<<<< HEAD
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d10e      	bne.n	80098ea <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	f003 0303 	and.w	r3, r3, #3
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d116      	bne.n	8009908 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098de:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	e0e8      	b.n	8009abc <HAL_CAN_GetRxMessage+0x21a>
=======
 8009b4c:	68bb      	ldr	r3, [r7, #8]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d10e      	bne.n	8009b70 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	68db      	ldr	r3, [r3, #12]
 8009b58:	f003 0303 	and.w	r3, r3, #3
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d116      	bne.n	8009b8e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b64:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	e0e8      	b.n	8009d42 <HAL_CAN_GetRxMessage+0x21a>
>>>>>>> master
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
<<<<<<< HEAD
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	691b      	ldr	r3, [r3, #16]
 80098f0:	f003 0303 	and.w	r3, r3, #3
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d107      	bne.n	8009908 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098fc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009904:	2301      	movs	r3, #1
 8009906:	e0d9      	b.n	8009abc <HAL_CAN_GetRxMessage+0x21a>
=======
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	691b      	ldr	r3, [r3, #16]
 8009b76:	f003 0303 	and.w	r3, r3, #3
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d107      	bne.n	8009b8e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b82:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	e0d9      	b.n	8009d42 <HAL_CAN_GetRxMessage+0x21a>
>>>>>>> master
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
<<<<<<< HEAD
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681a      	ldr	r2, [r3, #0]
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	331b      	adds	r3, #27
 8009910:	011b      	lsls	r3, r3, #4
 8009912:	4413      	add	r3, r2
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f003 0204 	and.w	r2, r3, #4
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	689b      	ldr	r3, [r3, #8]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d10c      	bne.n	8009940 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	68bb      	ldr	r3, [r7, #8]
 800992c:	331b      	adds	r3, #27
 800992e:	011b      	lsls	r3, r3, #4
 8009930:	4413      	add	r3, r2
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	0d5b      	lsrs	r3, r3, #21
 8009936:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	601a      	str	r2, [r3, #0]
 800993e:	e00b      	b.n	8009958 <HAL_CAN_GetRxMessage+0xb6>
=======
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681a      	ldr	r2, [r3, #0]
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	331b      	adds	r3, #27
 8009b96:	011b      	lsls	r3, r3, #4
 8009b98:	4413      	add	r3, r2
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f003 0204 	and.w	r2, r3, #4
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	689b      	ldr	r3, [r3, #8]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d10c      	bne.n	8009bc6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	681a      	ldr	r2, [r3, #0]
 8009bb0:	68bb      	ldr	r3, [r7, #8]
 8009bb2:	331b      	adds	r3, #27
 8009bb4:	011b      	lsls	r3, r3, #4
 8009bb6:	4413      	add	r3, r2
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	0d5b      	lsrs	r3, r3, #21
 8009bbc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	601a      	str	r2, [r3, #0]
 8009bc4:	e00b      	b.n	8009bde <HAL_CAN_GetRxMessage+0xb6>
>>>>>>> master
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
<<<<<<< HEAD
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	681a      	ldr	r2, [r3, #0]
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	331b      	adds	r3, #27
 8009948:	011b      	lsls	r3, r3, #4
 800994a:	4413      	add	r3, r2
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	08db      	lsrs	r3, r3, #3
 8009950:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	331b      	adds	r3, #27
 8009960:	011b      	lsls	r3, r3, #4
 8009962:	4413      	add	r3, r2
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	085b      	lsrs	r3, r3, #1
 8009968:	f003 0201 	and.w	r2, r3, #1
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681a      	ldr	r2, [r3, #0]
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	331b      	adds	r3, #27
 8009978:	011b      	lsls	r3, r3, #4
 800997a:	4413      	add	r3, r2
 800997c:	3304      	adds	r3, #4
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f003 020f 	and.w	r2, r3, #15
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	681a      	ldr	r2, [r3, #0]
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	331b      	adds	r3, #27
 8009990:	011b      	lsls	r3, r3, #4
 8009992:	4413      	add	r3, r2
 8009994:	3304      	adds	r3, #4
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	0a1b      	lsrs	r3, r3, #8
 800999a:	b2da      	uxtb	r2, r3
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	331b      	adds	r3, #27
 80099a8:	011b      	lsls	r3, r3, #4
 80099aa:	4413      	add	r3, r2
 80099ac:	3304      	adds	r3, #4
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	0c1b      	lsrs	r3, r3, #16
 80099b2:	b29a      	uxth	r2, r3
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681a      	ldr	r2, [r3, #0]
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	011b      	lsls	r3, r3, #4
 80099c0:	4413      	add	r3, r2
 80099c2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	b2da      	uxtb	r2, r3
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681a      	ldr	r2, [r3, #0]
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	011b      	lsls	r3, r3, #4
 80099d6:	4413      	add	r3, r2
 80099d8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	0a1a      	lsrs	r2, r3, #8
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	3301      	adds	r3, #1
 80099e4:	b2d2      	uxtb	r2, r2
 80099e6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681a      	ldr	r2, [r3, #0]
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	011b      	lsls	r3, r3, #4
 80099f0:	4413      	add	r3, r2
 80099f2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	0c1a      	lsrs	r2, r3, #16
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	3302      	adds	r3, #2
 80099fe:	b2d2      	uxtb	r2, r2
 8009a00:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	011b      	lsls	r3, r3, #4
 8009a0a:	4413      	add	r3, r2
 8009a0c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	0e1a      	lsrs	r2, r3, #24
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	3303      	adds	r3, #3
 8009a18:	b2d2      	uxtb	r2, r2
 8009a1a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	681a      	ldr	r2, [r3, #0]
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	011b      	lsls	r3, r3, #4
 8009a24:	4413      	add	r3, r2
 8009a26:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	3304      	adds	r3, #4
 8009a30:	b2d2      	uxtb	r2, r2
 8009a32:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681a      	ldr	r2, [r3, #0]
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	011b      	lsls	r3, r3, #4
 8009a3c:	4413      	add	r3, r2
 8009a3e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	0a1a      	lsrs	r2, r3, #8
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	3305      	adds	r3, #5
 8009a4a:	b2d2      	uxtb	r2, r2
 8009a4c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681a      	ldr	r2, [r3, #0]
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	011b      	lsls	r3, r3, #4
 8009a56:	4413      	add	r3, r2
 8009a58:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	0c1a      	lsrs	r2, r3, #16
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	3306      	adds	r3, #6
 8009a64:	b2d2      	uxtb	r2, r2
 8009a66:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681a      	ldr	r2, [r3, #0]
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	011b      	lsls	r3, r3, #4
 8009a70:	4413      	add	r3, r2
 8009a72:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	0e1a      	lsrs	r2, r3, #24
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	3307      	adds	r3, #7
 8009a7e:	b2d2      	uxtb	r2, r2
 8009a80:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009a82:	68bb      	ldr	r3, [r7, #8]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d108      	bne.n	8009a9a <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	68da      	ldr	r2, [r3, #12]
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f042 0220 	orr.w	r2, r2, #32
 8009a96:	60da      	str	r2, [r3, #12]
 8009a98:	e007      	b.n	8009aaa <HAL_CAN_GetRxMessage+0x208>
=======
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	681a      	ldr	r2, [r3, #0]
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	331b      	adds	r3, #27
 8009bce:	011b      	lsls	r3, r3, #4
 8009bd0:	4413      	add	r3, r2
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	08db      	lsrs	r3, r3, #3
 8009bd6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681a      	ldr	r2, [r3, #0]
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	331b      	adds	r3, #27
 8009be6:	011b      	lsls	r3, r3, #4
 8009be8:	4413      	add	r3, r2
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	085b      	lsrs	r3, r3, #1
 8009bee:	f003 0201 	and.w	r2, r3, #1
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	331b      	adds	r3, #27
 8009bfe:	011b      	lsls	r3, r3, #4
 8009c00:	4413      	add	r3, r2
 8009c02:	3304      	adds	r3, #4
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f003 020f 	and.w	r2, r3, #15
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681a      	ldr	r2, [r3, #0]
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	331b      	adds	r3, #27
 8009c16:	011b      	lsls	r3, r3, #4
 8009c18:	4413      	add	r3, r2
 8009c1a:	3304      	adds	r3, #4
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	0a1b      	lsrs	r3, r3, #8
 8009c20:	b2da      	uxtb	r2, r3
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	331b      	adds	r3, #27
 8009c2e:	011b      	lsls	r3, r3, #4
 8009c30:	4413      	add	r3, r2
 8009c32:	3304      	adds	r3, #4
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	0c1b      	lsrs	r3, r3, #16
 8009c38:	b29a      	uxth	r2, r3
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681a      	ldr	r2, [r3, #0]
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	011b      	lsls	r3, r3, #4
 8009c46:	4413      	add	r3, r2
 8009c48:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	b2da      	uxtb	r2, r3
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681a      	ldr	r2, [r3, #0]
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	011b      	lsls	r3, r3, #4
 8009c5c:	4413      	add	r3, r2
 8009c5e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	0a1a      	lsrs	r2, r3, #8
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	3301      	adds	r3, #1
 8009c6a:	b2d2      	uxtb	r2, r2
 8009c6c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	681a      	ldr	r2, [r3, #0]
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	011b      	lsls	r3, r3, #4
 8009c76:	4413      	add	r3, r2
 8009c78:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	0c1a      	lsrs	r2, r3, #16
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	3302      	adds	r3, #2
 8009c84:	b2d2      	uxtb	r2, r2
 8009c86:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681a      	ldr	r2, [r3, #0]
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	011b      	lsls	r3, r3, #4
 8009c90:	4413      	add	r3, r2
 8009c92:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	0e1a      	lsrs	r2, r3, #24
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	3303      	adds	r3, #3
 8009c9e:	b2d2      	uxtb	r2, r2
 8009ca0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	681a      	ldr	r2, [r3, #0]
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	011b      	lsls	r3, r3, #4
 8009caa:	4413      	add	r3, r2
 8009cac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	3304      	adds	r3, #4
 8009cb6:	b2d2      	uxtb	r2, r2
 8009cb8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	011b      	lsls	r3, r3, #4
 8009cc2:	4413      	add	r3, r2
 8009cc4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	0a1a      	lsrs	r2, r3, #8
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	3305      	adds	r3, #5
 8009cd0:	b2d2      	uxtb	r2, r2
 8009cd2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	011b      	lsls	r3, r3, #4
 8009cdc:	4413      	add	r3, r2
 8009cde:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	0c1a      	lsrs	r2, r3, #16
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	3306      	adds	r3, #6
 8009cea:	b2d2      	uxtb	r2, r2
 8009cec:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681a      	ldr	r2, [r3, #0]
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	011b      	lsls	r3, r3, #4
 8009cf6:	4413      	add	r3, r2
 8009cf8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	0e1a      	lsrs	r2, r3, #24
 8009d00:	683b      	ldr	r3, [r7, #0]
 8009d02:	3307      	adds	r3, #7
 8009d04:	b2d2      	uxtb	r2, r2
 8009d06:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d108      	bne.n	8009d20 <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	68da      	ldr	r2, [r3, #12]
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f042 0220 	orr.w	r2, r2, #32
 8009d1c:	60da      	str	r2, [r3, #12]
 8009d1e:	e007      	b.n	8009d30 <HAL_CAN_GetRxMessage+0x208>
>>>>>>> master
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
<<<<<<< HEAD
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	691a      	ldr	r2, [r3, #16]
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f042 0220 	orr.w	r2, r2, #32
 8009aa8:	611a      	str	r2, [r3, #16]
=======
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	691a      	ldr	r2, [r3, #16]
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f042 0220 	orr.w	r2, r2, #32
 8009d2e:	611a      	str	r2, [r3, #16]
>>>>>>> master
    }

    /* Return function status */
    return HAL_OK;
<<<<<<< HEAD
 8009aaa:	2300      	movs	r3, #0
 8009aac:	e006      	b.n	8009abc <HAL_CAN_GetRxMessage+0x21a>
=======
 8009d30:	2300      	movs	r3, #0
 8009d32:	e006      	b.n	8009d42 <HAL_CAN_GetRxMessage+0x21a>
>>>>>>> master
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
<<<<<<< HEAD
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ab2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009aba:	2301      	movs	r3, #1
  }
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	371c      	adds	r7, #28
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac6:	4770      	bx	lr

08009ac8 <HAL_CAN_IRQHandler>:
=======
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d38:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009d40:	2301      	movs	r3, #1
  }
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	371c      	adds	r7, #28
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr

08009d4e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8009d4e:	b480      	push	{r7}
 8009d50:	b085      	sub	sp, #20
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
 8009d56:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009d5e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8009d60:	7bfb      	ldrb	r3, [r7, #15]
 8009d62:	2b01      	cmp	r3, #1
 8009d64:	d002      	beq.n	8009d6c <HAL_CAN_ActivateNotification+0x1e>
 8009d66:	7bfb      	ldrb	r3, [r7, #15]
 8009d68:	2b02      	cmp	r3, #2
 8009d6a:	d109      	bne.n	8009d80 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	6959      	ldr	r1, [r3, #20]
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	683a      	ldr	r2, [r7, #0]
 8009d78:	430a      	orrs	r2, r1
 8009d7a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	e006      	b.n	8009d8e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d84:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009d8c:	2301      	movs	r3, #1
  }
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3714      	adds	r7, #20
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr

08009d9a <HAL_CAN_IRQHandler>:
>>>>>>> master
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b08a      	sub	sp, #40	; 0x28
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	695b      	ldr	r3, [r3, #20]
 8009ada:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	689b      	ldr	r3, [r3, #8]
 8009aea:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	68db      	ldr	r3, [r3, #12]
 8009af2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	691b      	ldr	r3, [r3, #16]
 8009afa:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	699b      	ldr	r3, [r3, #24]
 8009b02:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8009b04:	6a3b      	ldr	r3, [r7, #32]
 8009b06:	f003 0301 	and.w	r3, r3, #1
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d07c      	beq.n	8009c08 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8009b0e:	69bb      	ldr	r3, [r7, #24]
 8009b10:	f003 0301 	and.w	r3, r3, #1
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d023      	beq.n	8009b60 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	2201      	movs	r2, #1
 8009b1e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8009b20:	69bb      	ldr	r3, [r7, #24]
 8009b22:	f003 0302 	and.w	r3, r3, #2
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d003      	beq.n	8009b32 <HAL_CAN_IRQHandler+0x6a>
=======
 8009d9a:	b580      	push	{r7, lr}
 8009d9c:	b08a      	sub	sp, #40	; 0x28
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8009da2:	2300      	movs	r3, #0
 8009da4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	695b      	ldr	r3, [r3, #20]
 8009dac:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	685b      	ldr	r3, [r3, #4]
 8009db4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	689b      	ldr	r3, [r3, #8]
 8009dbc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	68db      	ldr	r3, [r3, #12]
 8009dc4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	691b      	ldr	r3, [r3, #16]
 8009dcc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	699b      	ldr	r3, [r3, #24]
 8009dd4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8009dd6:	6a3b      	ldr	r3, [r7, #32]
 8009dd8:	f003 0301 	and.w	r3, r3, #1
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d07c      	beq.n	8009eda <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8009de0:	69bb      	ldr	r3, [r7, #24]
 8009de2:	f003 0301 	and.w	r3, r3, #1
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d023      	beq.n	8009e32 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	2201      	movs	r2, #1
 8009df0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8009df2:	69bb      	ldr	r3, [r7, #24]
 8009df4:	f003 0302 	and.w	r3, r3, #2
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d003      	beq.n	8009e04 <HAL_CAN_IRQHandler+0x6a>
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
<<<<<<< HEAD
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f005 fa84 	bl	800f038 <HAL_CAN_TxMailbox0CompleteCallback>
 8009b30:	e016      	b.n	8009b60 <HAL_CAN_IRQHandler+0x98>
=======
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	f006 f943 	bl	8010088 <HAL_CAN_TxMailbox0CompleteCallback>
 8009e02:	e016      	b.n	8009e32 <HAL_CAN_IRQHandler+0x98>
>>>>>>> master
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
<<<<<<< HEAD
 8009b32:	69bb      	ldr	r3, [r7, #24]
 8009b34:	f003 0304 	and.w	r3, r3, #4
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d004      	beq.n	8009b46 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8009b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b3e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009b42:	627b      	str	r3, [r7, #36]	; 0x24
 8009b44:	e00c      	b.n	8009b60 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8009b46:	69bb      	ldr	r3, [r7, #24]
 8009b48:	f003 0308 	and.w	r3, r3, #8
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d004      	beq.n	8009b5a <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8009b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b52:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009b56:	627b      	str	r3, [r7, #36]	; 0x24
 8009b58:	e002      	b.n	8009b60 <HAL_CAN_IRQHandler+0x98>
=======
 8009e04:	69bb      	ldr	r3, [r7, #24]
 8009e06:	f003 0304 	and.w	r3, r3, #4
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d004      	beq.n	8009e18 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8009e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009e14:	627b      	str	r3, [r7, #36]	; 0x24
 8009e16:	e00c      	b.n	8009e32 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8009e18:	69bb      	ldr	r3, [r7, #24]
 8009e1a:	f003 0308 	and.w	r3, r3, #8
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d004      	beq.n	8009e2c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8009e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e24:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009e28:	627b      	str	r3, [r7, #36]	; 0x24
 8009e2a:	e002      	b.n	8009e32 <HAL_CAN_IRQHandler+0x98>
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
<<<<<<< HEAD
 8009b5a:	6878      	ldr	r0, [r7, #4]
 8009b5c:	f000 f965 	bl	8009e2a <HAL_CAN_TxMailbox0AbortCallback>
=======
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f000 f965 	bl	800a0fc <HAL_CAN_TxMailbox0AbortCallback>
>>>>>>> master
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
<<<<<<< HEAD
 8009b60:	69bb      	ldr	r3, [r7, #24]
 8009b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d024      	beq.n	8009bb4 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009b72:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8009b74:	69bb      	ldr	r3, [r7, #24]
 8009b76:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d003      	beq.n	8009b86 <HAL_CAN_IRQHandler+0xbe>
=======
 8009e32:	69bb      	ldr	r3, [r7, #24]
 8009e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d024      	beq.n	8009e86 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e44:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8009e46:	69bb      	ldr	r3, [r7, #24]
 8009e48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d003      	beq.n	8009e58 <HAL_CAN_IRQHandler+0xbe>
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
<<<<<<< HEAD
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f005 fa6a 	bl	800f058 <HAL_CAN_TxMailbox1CompleteCallback>
 8009b84:	e016      	b.n	8009bb4 <HAL_CAN_IRQHandler+0xec>
=======
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f006 f929 	bl	80100a8 <HAL_CAN_TxMailbox1CompleteCallback>
 8009e56:	e016      	b.n	8009e86 <HAL_CAN_IRQHandler+0xec>
>>>>>>> master
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
<<<<<<< HEAD
 8009b86:	69bb      	ldr	r3, [r7, #24]
 8009b88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d004      	beq.n	8009b9a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8009b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b92:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009b96:	627b      	str	r3, [r7, #36]	; 0x24
 8009b98:	e00c      	b.n	8009bb4 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8009b9a:	69bb      	ldr	r3, [r7, #24]
 8009b9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d004      	beq.n	8009bae <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8009ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ba6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009baa:	627b      	str	r3, [r7, #36]	; 0x24
 8009bac:	e002      	b.n	8009bb4 <HAL_CAN_IRQHandler+0xec>
=======
 8009e58:	69bb      	ldr	r3, [r7, #24]
 8009e5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d004      	beq.n	8009e6c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8009e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009e68:	627b      	str	r3, [r7, #36]	; 0x24
 8009e6a:	e00c      	b.n	8009e86 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8009e6c:	69bb      	ldr	r3, [r7, #24]
 8009e6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d004      	beq.n	8009e80 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8009e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8009e7e:	e002      	b.n	8009e86 <HAL_CAN_IRQHandler+0xec>
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
<<<<<<< HEAD
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f000 f945 	bl	8009e3e <HAL_CAN_TxMailbox1AbortCallback>
=======
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f000 f945 	bl	800a110 <HAL_CAN_TxMailbox1AbortCallback>
>>>>>>> master
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
<<<<<<< HEAD
 8009bb4:	69bb      	ldr	r3, [r7, #24]
 8009bb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d024      	beq.n	8009c08 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8009bc6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8009bc8:	69bb      	ldr	r3, [r7, #24]
 8009bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d003      	beq.n	8009bda <HAL_CAN_IRQHandler+0x112>
=======
 8009e86:	69bb      	ldr	r3, [r7, #24]
 8009e88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d024      	beq.n	8009eda <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8009e98:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8009e9a:	69bb      	ldr	r3, [r7, #24]
 8009e9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d003      	beq.n	8009eac <HAL_CAN_IRQHandler+0x112>
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
<<<<<<< HEAD
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f005 fa50 	bl	800f078 <HAL_CAN_TxMailbox2CompleteCallback>
 8009bd8:	e016      	b.n	8009c08 <HAL_CAN_IRQHandler+0x140>
=======
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f006 f90f 	bl	80100c8 <HAL_CAN_TxMailbox2CompleteCallback>
 8009eaa:	e016      	b.n	8009eda <HAL_CAN_IRQHandler+0x140>
>>>>>>> master
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
<<<<<<< HEAD
 8009bda:	69bb      	ldr	r3, [r7, #24]
 8009bdc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d004      	beq.n	8009bee <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8009be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009be6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009bea:	627b      	str	r3, [r7, #36]	; 0x24
 8009bec:	e00c      	b.n	8009c08 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8009bee:	69bb      	ldr	r3, [r7, #24]
 8009bf0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d004      	beq.n	8009c02 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8009bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009bfe:	627b      	str	r3, [r7, #36]	; 0x24
 8009c00:	e002      	b.n	8009c08 <HAL_CAN_IRQHandler+0x140>
=======
 8009eac:	69bb      	ldr	r3, [r7, #24]
 8009eae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d004      	beq.n	8009ec0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8009eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ebc:	627b      	str	r3, [r7, #36]	; 0x24
 8009ebe:	e00c      	b.n	8009eda <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8009ec0:	69bb      	ldr	r3, [r7, #24]
 8009ec2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d004      	beq.n	8009ed4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8009eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ecc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ed0:	627b      	str	r3, [r7, #36]	; 0x24
 8009ed2:	e002      	b.n	8009eda <HAL_CAN_IRQHandler+0x140>
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
<<<<<<< HEAD
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 f925 	bl	8009e52 <HAL_CAN_TxMailbox2AbortCallback>
=======
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 f925 	bl	800a124 <HAL_CAN_TxMailbox2AbortCallback>
>>>>>>> master
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
<<<<<<< HEAD
 8009c08:	6a3b      	ldr	r3, [r7, #32]
 8009c0a:	f003 0308 	and.w	r3, r3, #8
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d00c      	beq.n	8009c2c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8009c12:	697b      	ldr	r3, [r7, #20]
 8009c14:	f003 0310 	and.w	r3, r3, #16
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d007      	beq.n	8009c2c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8009c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009c22:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	2210      	movs	r2, #16
 8009c2a:	60da      	str	r2, [r3, #12]
=======
 8009eda:	6a3b      	ldr	r3, [r7, #32]
 8009edc:	f003 0308 	and.w	r3, r3, #8
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d00c      	beq.n	8009efe <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	f003 0310 	and.w	r3, r3, #16
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d007      	beq.n	8009efe <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8009eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009ef4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	2210      	movs	r2, #16
 8009efc:	60da      	str	r2, [r3, #12]
>>>>>>> master
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
<<<<<<< HEAD
 8009c2c:	6a3b      	ldr	r3, [r7, #32]
 8009c2e:	f003 0304 	and.w	r3, r3, #4
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d00b      	beq.n	8009c4e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8009c36:	697b      	ldr	r3, [r7, #20]
 8009c38:	f003 0308 	and.w	r3, r3, #8
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d006      	beq.n	8009c4e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	2208      	movs	r2, #8
 8009c46:	60da      	str	r2, [r3, #12]
=======
 8009efe:	6a3b      	ldr	r3, [r7, #32]
 8009f00:	f003 0304 	and.w	r3, r3, #4
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d00b      	beq.n	8009f20 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8009f08:	697b      	ldr	r3, [r7, #20]
 8009f0a:	f003 0308 	and.w	r3, r3, #8
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d006      	beq.n	8009f20 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	2208      	movs	r2, #8
 8009f18:	60da      	str	r2, [r3, #12]
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
<<<<<<< HEAD
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f000 f90c 	bl	8009e66 <HAL_CAN_RxFifo0FullCallback>
=======
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f000 f90c 	bl	800a138 <HAL_CAN_RxFifo0FullCallback>
>>>>>>> master
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
<<<<<<< HEAD
 8009c4e:	6a3b      	ldr	r3, [r7, #32]
 8009c50:	f003 0302 	and.w	r3, r3, #2
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d009      	beq.n	8009c6c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	f003 0303 	and.w	r3, r3, #3
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d002      	beq.n	8009c6c <HAL_CAN_IRQHandler+0x1a4>
=======
 8009f20:	6a3b      	ldr	r3, [r7, #32]
 8009f22:	f003 0302 	and.w	r3, r3, #2
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d009      	beq.n	8009f3e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	68db      	ldr	r3, [r3, #12]
 8009f30:	f003 0303 	and.w	r3, r3, #3
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d002      	beq.n	8009f3e <HAL_CAN_IRQHandler+0x1a4>
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
<<<<<<< HEAD
 8009c66:	6878      	ldr	r0, [r7, #4]
 8009c68:	f005 fa16 	bl	800f098 <HAL_CAN_RxFifo0MsgPendingCallback>
=======
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	f006 f8d5 	bl	80100e8 <HAL_CAN_RxFifo0MsgPendingCallback>
>>>>>>> master
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
<<<<<<< HEAD
 8009c6c:	6a3b      	ldr	r3, [r7, #32]
 8009c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d00c      	beq.n	8009c90 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	f003 0310 	and.w	r3, r3, #16
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d007      	beq.n	8009c90 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8009c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009c86:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	2210      	movs	r2, #16
 8009c8e:	611a      	str	r2, [r3, #16]
=======
 8009f3e:	6a3b      	ldr	r3, [r7, #32]
 8009f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d00c      	beq.n	8009f62 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	f003 0310 	and.w	r3, r3, #16
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d007      	beq.n	8009f62 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8009f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009f58:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	2210      	movs	r2, #16
 8009f60:	611a      	str	r2, [r3, #16]
>>>>>>> master
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
<<<<<<< HEAD
 8009c90:	6a3b      	ldr	r3, [r7, #32]
 8009c92:	f003 0320 	and.w	r3, r3, #32
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d00b      	beq.n	8009cb2 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8009c9a:	693b      	ldr	r3, [r7, #16]
 8009c9c:	f003 0308 	and.w	r3, r3, #8
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d006      	beq.n	8009cb2 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	2208      	movs	r2, #8
 8009caa:	611a      	str	r2, [r3, #16]
=======
 8009f62:	6a3b      	ldr	r3, [r7, #32]
 8009f64:	f003 0320 	and.w	r3, r3, #32
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d00b      	beq.n	8009f84 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8009f6c:	693b      	ldr	r3, [r7, #16]
 8009f6e:	f003 0308 	and.w	r3, r3, #8
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d006      	beq.n	8009f84 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	2208      	movs	r2, #8
 8009f7c:	611a      	str	r2, [r3, #16]
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
<<<<<<< HEAD
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f000 f8ee 	bl	8009e8e <HAL_CAN_RxFifo1FullCallback>
=======
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f000 f8ee 	bl	800a160 <HAL_CAN_RxFifo1FullCallback>
>>>>>>> master
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
<<<<<<< HEAD
 8009cb2:	6a3b      	ldr	r3, [r7, #32]
 8009cb4:	f003 0310 	and.w	r3, r3, #16
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d009      	beq.n	8009cd0 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	691b      	ldr	r3, [r3, #16]
 8009cc2:	f003 0303 	and.w	r3, r3, #3
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d002      	beq.n	8009cd0 <HAL_CAN_IRQHandler+0x208>
=======
 8009f84:	6a3b      	ldr	r3, [r7, #32]
 8009f86:	f003 0310 	and.w	r3, r3, #16
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d009      	beq.n	8009fa2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	691b      	ldr	r3, [r3, #16]
 8009f94:	f003 0303 	and.w	r3, r3, #3
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d002      	beq.n	8009fa2 <HAL_CAN_IRQHandler+0x208>
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
<<<<<<< HEAD
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f000 f8d5 	bl	8009e7a <HAL_CAN_RxFifo1MsgPendingCallback>
=======
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f000 f8d5 	bl	800a14c <HAL_CAN_RxFifo1MsgPendingCallback>
>>>>>>> master
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
<<<<<<< HEAD
 8009cd0:	6a3b      	ldr	r3, [r7, #32]
 8009cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d00b      	beq.n	8009cf2 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8009cda:	69fb      	ldr	r3, [r7, #28]
 8009cdc:	f003 0310 	and.w	r3, r3, #16
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d006      	beq.n	8009cf2 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	2210      	movs	r2, #16
 8009cea:	605a      	str	r2, [r3, #4]
=======
 8009fa2:	6a3b      	ldr	r3, [r7, #32]
 8009fa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d00b      	beq.n	8009fc4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8009fac:	69fb      	ldr	r3, [r7, #28]
 8009fae:	f003 0310 	and.w	r3, r3, #16
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d006      	beq.n	8009fc4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	2210      	movs	r2, #16
 8009fbc:	605a      	str	r2, [r3, #4]
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
<<<<<<< HEAD
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f000 f8d8 	bl	8009ea2 <HAL_CAN_SleepCallback>
=======
 8009fbe:	6878      	ldr	r0, [r7, #4]
 8009fc0:	f000 f8d8 	bl	800a174 <HAL_CAN_SleepCallback>
>>>>>>> master
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
<<<<<<< HEAD
 8009cf2:	6a3b      	ldr	r3, [r7, #32]
 8009cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d00b      	beq.n	8009d14 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8009cfc:	69fb      	ldr	r3, [r7, #28]
 8009cfe:	f003 0308 	and.w	r3, r3, #8
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d006      	beq.n	8009d14 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	2208      	movs	r2, #8
 8009d0c:	605a      	str	r2, [r3, #4]
=======
 8009fc4:	6a3b      	ldr	r3, [r7, #32]
 8009fc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d00b      	beq.n	8009fe6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8009fce:	69fb      	ldr	r3, [r7, #28]
 8009fd0:	f003 0308 	and.w	r3, r3, #8
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d006      	beq.n	8009fe6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	2208      	movs	r2, #8
 8009fde:	605a      	str	r2, [r3, #4]
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
<<<<<<< HEAD
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f000 f8d1 	bl	8009eb6 <HAL_CAN_WakeUpFromRxMsgCallback>
=======
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f000 f8d1 	bl	800a188 <HAL_CAN_WakeUpFromRxMsgCallback>
>>>>>>> master
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
<<<<<<< HEAD
 8009d14:	6a3b      	ldr	r3, [r7, #32]
 8009d16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d075      	beq.n	8009e0a <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8009d1e:	69fb      	ldr	r3, [r7, #28]
 8009d20:	f003 0304 	and.w	r3, r3, #4
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d06c      	beq.n	8009e02 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8009d28:	6a3b      	ldr	r3, [r7, #32]
 8009d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d008      	beq.n	8009d44 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d003      	beq.n	8009d44 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8009d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d3e:	f043 0301 	orr.w	r3, r3, #1
 8009d42:	627b      	str	r3, [r7, #36]	; 0x24
=======
 8009fe6:	6a3b      	ldr	r3, [r7, #32]
 8009fe8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d075      	beq.n	800a0dc <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8009ff0:	69fb      	ldr	r3, [r7, #28]
 8009ff2:	f003 0304 	and.w	r3, r3, #4
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d06c      	beq.n	800a0d4 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8009ffa:	6a3b      	ldr	r3, [r7, #32]
 8009ffc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a000:	2b00      	cmp	r3, #0
 800a002:	d008      	beq.n	800a016 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d003      	beq.n	800a016 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800a00e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a010:	f043 0301 	orr.w	r3, r3, #1
 800a014:	627b      	str	r3, [r7, #36]	; 0x24
>>>>>>> master

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
<<<<<<< HEAD
 8009d44:	6a3b      	ldr	r3, [r7, #32]
 8009d46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d008      	beq.n	8009d60 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d003      	beq.n	8009d60 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8009d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d5a:	f043 0302 	orr.w	r3, r3, #2
 8009d5e:	627b      	str	r3, [r7, #36]	; 0x24
=======
 800a016:	6a3b      	ldr	r3, [r7, #32]
 800a018:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d008      	beq.n	800a032 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800a026:	2b00      	cmp	r3, #0
 800a028:	d003      	beq.n	800a032 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800a02a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a02c:	f043 0302 	orr.w	r3, r3, #2
 800a030:	627b      	str	r3, [r7, #36]	; 0x24
>>>>>>> master

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
<<<<<<< HEAD
 8009d60:	6a3b      	ldr	r3, [r7, #32]
 8009d62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d008      	beq.n	8009d7c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d003      	beq.n	8009d7c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8009d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d76:	f043 0304 	orr.w	r3, r3, #4
 8009d7a:	627b      	str	r3, [r7, #36]	; 0x24
=======
 800a032:	6a3b      	ldr	r3, [r7, #32]
 800a034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d008      	beq.n	800a04e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800a042:	2b00      	cmp	r3, #0
 800a044:	d003      	beq.n	800a04e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800a046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a048:	f043 0304 	orr.w	r3, r3, #4
 800a04c:	627b      	str	r3, [r7, #36]	; 0x24
>>>>>>> master

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
<<<<<<< HEAD
 8009d7c:	6a3b      	ldr	r3, [r7, #32]
 8009d7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d03d      	beq.n	8009e02 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d038      	beq.n	8009e02 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009d96:	2b30      	cmp	r3, #48	; 0x30
 8009d98:	d017      	beq.n	8009dca <HAL_CAN_IRQHandler+0x302>
 8009d9a:	2b30      	cmp	r3, #48	; 0x30
 8009d9c:	d804      	bhi.n	8009da8 <HAL_CAN_IRQHandler+0x2e0>
 8009d9e:	2b10      	cmp	r3, #16
 8009da0:	d009      	beq.n	8009db6 <HAL_CAN_IRQHandler+0x2ee>
 8009da2:	2b20      	cmp	r3, #32
 8009da4:	d00c      	beq.n	8009dc0 <HAL_CAN_IRQHandler+0x2f8>
=======
 800a04e:	6a3b      	ldr	r3, [r7, #32]
 800a050:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a054:	2b00      	cmp	r3, #0
 800a056:	d03d      	beq.n	800a0d4 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d038      	beq.n	800a0d4 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a068:	2b30      	cmp	r3, #48	; 0x30
 800a06a:	d017      	beq.n	800a09c <HAL_CAN_IRQHandler+0x302>
 800a06c:	2b30      	cmp	r3, #48	; 0x30
 800a06e:	d804      	bhi.n	800a07a <HAL_CAN_IRQHandler+0x2e0>
 800a070:	2b10      	cmp	r3, #16
 800a072:	d009      	beq.n	800a088 <HAL_CAN_IRQHandler+0x2ee>
 800a074:	2b20      	cmp	r3, #32
 800a076:	d00c      	beq.n	800a092 <HAL_CAN_IRQHandler+0x2f8>
>>>>>>> master
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
<<<<<<< HEAD
 8009da6:	e024      	b.n	8009df2 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8009da8:	2b50      	cmp	r3, #80	; 0x50
 8009daa:	d018      	beq.n	8009dde <HAL_CAN_IRQHandler+0x316>
 8009dac:	2b60      	cmp	r3, #96	; 0x60
 8009dae:	d01b      	beq.n	8009de8 <HAL_CAN_IRQHandler+0x320>
 8009db0:	2b40      	cmp	r3, #64	; 0x40
 8009db2:	d00f      	beq.n	8009dd4 <HAL_CAN_IRQHandler+0x30c>
            break;
 8009db4:	e01d      	b.n	8009df2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8009db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db8:	f043 0308 	orr.w	r3, r3, #8
 8009dbc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009dbe:	e018      	b.n	8009df2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8009dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc2:	f043 0310 	orr.w	r3, r3, #16
 8009dc6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009dc8:	e013      	b.n	8009df2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8009dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dcc:	f043 0320 	orr.w	r3, r3, #32
 8009dd0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009dd2:	e00e      	b.n	8009df2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8009dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009dda:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009ddc:	e009      	b.n	8009df2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8009dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009de4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009de6:	e004      	b.n	8009df2 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8009de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009dee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009df0:	bf00      	nop
=======
 800a078:	e024      	b.n	800a0c4 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 800a07a:	2b50      	cmp	r3, #80	; 0x50
 800a07c:	d018      	beq.n	800a0b0 <HAL_CAN_IRQHandler+0x316>
 800a07e:	2b60      	cmp	r3, #96	; 0x60
 800a080:	d01b      	beq.n	800a0ba <HAL_CAN_IRQHandler+0x320>
 800a082:	2b40      	cmp	r3, #64	; 0x40
 800a084:	d00f      	beq.n	800a0a6 <HAL_CAN_IRQHandler+0x30c>
            break;
 800a086:	e01d      	b.n	800a0c4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800a088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a08a:	f043 0308 	orr.w	r3, r3, #8
 800a08e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a090:	e018      	b.n	800a0c4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 800a092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a094:	f043 0310 	orr.w	r3, r3, #16
 800a098:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a09a:	e013      	b.n	800a0c4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 800a09c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a09e:	f043 0320 	orr.w	r3, r3, #32
 800a0a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a0a4:	e00e      	b.n	800a0c4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800a0a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a0ae:	e009      	b.n	800a0c4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 800a0b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a0b8:	e004      	b.n	800a0c4 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 800a0ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a0c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a0c2:	bf00      	nop
>>>>>>> master
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
<<<<<<< HEAD
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	699a      	ldr	r2, [r3, #24]
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009e00:	619a      	str	r2, [r3, #24]
=======
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	699a      	ldr	r2, [r3, #24]
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a0d2:	619a      	str	r2, [r3, #24]
>>>>>>> master
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
<<<<<<< HEAD
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	2204      	movs	r2, #4
 8009e08:	605a      	str	r2, [r3, #4]
=======
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2204      	movs	r2, #4
 800a0da:	605a      	str	r2, [r3, #4]
>>>>>>> master
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
<<<<<<< HEAD
 8009e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d008      	beq.n	8009e22 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e16:	431a      	orrs	r2, r3
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	625a      	str	r2, [r3, #36]	; 0x24
=======
 800a0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d008      	beq.n	800a0f4 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a0e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0e8:	431a      	orrs	r2, r3
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	625a      	str	r2, [r3, #36]	; 0x24
>>>>>>> master
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
<<<<<<< HEAD
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f000 f854 	bl	8009eca <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8009e22:	bf00      	nop
 8009e24:	3728      	adds	r7, #40	; 0x28
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}

08009e2a <HAL_CAN_TxMailbox0AbortCallback>:
=======
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 f854 	bl	800a19c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800a0f4:	bf00      	nop
 800a0f6:	3728      	adds	r7, #40	; 0x28
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <HAL_CAN_TxMailbox0AbortCallback>:
>>>>>>> master
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8009e2a:	b480      	push	{r7}
 8009e2c:	b083      	sub	sp, #12
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
=======
 800a0fc:	b480      	push	{r7}
 800a0fe:	b083      	sub	sp, #12
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
>>>>>>> master

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 8009e32:	bf00      	nop
 8009e34:	370c      	adds	r7, #12
 8009e36:	46bd      	mov	sp, r7
 8009e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3c:	4770      	bx	lr

08009e3e <HAL_CAN_TxMailbox1AbortCallback>:
=======
 800a104:	bf00      	nop
 800a106:	370c      	adds	r7, #12
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr

0800a110 <HAL_CAN_TxMailbox1AbortCallback>:
>>>>>>> master
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8009e3e:	b480      	push	{r7}
 8009e40:	b083      	sub	sp, #12
 8009e42:	af00      	add	r7, sp, #0
 8009e44:	6078      	str	r0, [r7, #4]
=======
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
>>>>>>> master

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 8009e46:	bf00      	nop
 8009e48:	370c      	adds	r7, #12
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr

08009e52 <HAL_CAN_TxMailbox2AbortCallback>:
=======
 800a118:	bf00      	nop
 800a11a:	370c      	adds	r7, #12
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr

0800a124 <HAL_CAN_TxMailbox2AbortCallback>:
>>>>>>> master
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8009e52:	b480      	push	{r7}
 8009e54:	b083      	sub	sp, #12
 8009e56:	af00      	add	r7, sp, #0
 8009e58:	6078      	str	r0, [r7, #4]
=======
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
>>>>>>> master

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 8009e5a:	bf00      	nop
 8009e5c:	370c      	adds	r7, #12
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e64:	4770      	bx	lr

08009e66 <HAL_CAN_RxFifo0FullCallback>:
=======
 800a12c:	bf00      	nop
 800a12e:	370c      	adds	r7, #12
 800a130:	46bd      	mov	sp, r7
 800a132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a136:	4770      	bx	lr

0800a138 <HAL_CAN_RxFifo0FullCallback>:
>>>>>>> master
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8009e66:	b480      	push	{r7}
 8009e68:	b083      	sub	sp, #12
 8009e6a:	af00      	add	r7, sp, #0
 8009e6c:	6078      	str	r0, [r7, #4]
=======
 800a138:	b480      	push	{r7}
 800a13a:	b083      	sub	sp, #12
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
>>>>>>> master

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
<<<<<<< HEAD
 8009e6e:	bf00      	nop
 8009e70:	370c      	adds	r7, #12
 8009e72:	46bd      	mov	sp, r7
 8009e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e78:	4770      	bx	lr

08009e7a <HAL_CAN_RxFifo1MsgPendingCallback>:
=======
 800a140:	bf00      	nop
 800a142:	370c      	adds	r7, #12
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr

0800a14c <HAL_CAN_RxFifo1MsgPendingCallback>:
>>>>>>> master
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8009e7a:	b480      	push	{r7}
 8009e7c:	b083      	sub	sp, #12
 8009e7e:	af00      	add	r7, sp, #0
 8009e80:	6078      	str	r0, [r7, #4]
=======
 800a14c:	b480      	push	{r7}
 800a14e:	b083      	sub	sp, #12
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
>>>>>>> master

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 8009e82:	bf00      	nop
 8009e84:	370c      	adds	r7, #12
 8009e86:	46bd      	mov	sp, r7
 8009e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8c:	4770      	bx	lr

08009e8e <HAL_CAN_RxFifo1FullCallback>:
=======
 800a154:	bf00      	nop
 800a156:	370c      	adds	r7, #12
 800a158:	46bd      	mov	sp, r7
 800a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15e:	4770      	bx	lr

0800a160 <HAL_CAN_RxFifo1FullCallback>:
>>>>>>> master
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8009e8e:	b480      	push	{r7}
 8009e90:	b083      	sub	sp, #12
 8009e92:	af00      	add	r7, sp, #0
 8009e94:	6078      	str	r0, [r7, #4]
=======
 800a160:	b480      	push	{r7}
 800a162:	b083      	sub	sp, #12
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
>>>>>>> master

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
<<<<<<< HEAD
 8009e96:	bf00      	nop
 8009e98:	370c      	adds	r7, #12
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea0:	4770      	bx	lr

08009ea2 <HAL_CAN_SleepCallback>:
=======
 800a168:	bf00      	nop
 800a16a:	370c      	adds	r7, #12
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr

0800a174 <HAL_CAN_SleepCallback>:
>>>>>>> master
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8009ea2:	b480      	push	{r7}
 8009ea4:	b083      	sub	sp, #12
 8009ea6:	af00      	add	r7, sp, #0
 8009ea8:	6078      	str	r0, [r7, #4]
=======
 800a174:	b480      	push	{r7}
 800a176:	b083      	sub	sp, #12
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
>>>>>>> master
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8009eaa:	bf00      	nop
 8009eac:	370c      	adds	r7, #12
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb4:	4770      	bx	lr

08009eb6 <HAL_CAN_WakeUpFromRxMsgCallback>:
=======
 800a17c:	bf00      	nop
 800a17e:	370c      	adds	r7, #12
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr

0800a188 <HAL_CAN_WakeUpFromRxMsgCallback>:
>>>>>>> master
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8009eb6:	b480      	push	{r7}
 8009eb8:	b083      	sub	sp, #12
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
=======
 800a188:	b480      	push	{r7}
 800a18a:	b083      	sub	sp, #12
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
>>>>>>> master

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
<<<<<<< HEAD
 8009ebe:	bf00      	nop
 8009ec0:	370c      	adds	r7, #12
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec8:	4770      	bx	lr

08009eca <HAL_CAN_ErrorCallback>:
=======
 800a190:	bf00      	nop
 800a192:	370c      	adds	r7, #12
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr

0800a19c <HAL_CAN_ErrorCallback>:
>>>>>>> master
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 8009eca:	b480      	push	{r7}
 8009ecc:	b083      	sub	sp, #12
 8009ece:	af00      	add	r7, sp, #0
 8009ed0:	6078      	str	r0, [r7, #4]
=======
 800a19c:	b480      	push	{r7}
 800a19e:	b083      	sub	sp, #12
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
>>>>>>> master
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 8009ed2:	bf00      	nop
 8009ed4:	370c      	adds	r7, #12
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009edc:	4770      	bx	lr
	...

08009ee0 <__NVIC_SetPriorityGrouping>:
=======
 800a1a4:	bf00      	nop
 800a1a6:	370c      	adds	r7, #12
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ae:	4770      	bx	lr

0800a1b0 <__NVIC_SetPriorityGrouping>:
>>>>>>> master
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< HEAD
 8009ee0:	b480      	push	{r7}
 8009ee2:	b085      	sub	sp, #20
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f003 0307 	and.w	r3, r3, #7
 8009eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009ef0:	4b0c      	ldr	r3, [pc, #48]	; (8009f24 <__NVIC_SetPriorityGrouping+0x44>)
 8009ef2:	68db      	ldr	r3, [r3, #12]
 8009ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009ef6:	68ba      	ldr	r2, [r7, #8]
 8009ef8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009efc:	4013      	ands	r3, r2
 8009efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009f08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009f12:	4a04      	ldr	r2, [pc, #16]	; (8009f24 <__NVIC_SetPriorityGrouping+0x44>)
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	60d3      	str	r3, [r2, #12]
}
 8009f18:	bf00      	nop
 8009f1a:	3714      	adds	r7, #20
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f22:	4770      	bx	lr
 8009f24:	e000ed00 	.word	0xe000ed00

08009f28 <__NVIC_GetPriorityGrouping>:
=======
 800a1b0:	b480      	push	{r7}
 800a1b2:	b085      	sub	sp, #20
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f003 0307 	and.w	r3, r3, #7
 800a1be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a1c0:	4b0c      	ldr	r3, [pc, #48]	; (800a1f4 <__NVIC_SetPriorityGrouping+0x44>)
 800a1c2:	68db      	ldr	r3, [r3, #12]
 800a1c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a1c6:	68ba      	ldr	r2, [r7, #8]
 800a1c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a1cc:	4013      	ands	r3, r2
 800a1ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a1d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a1dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a1e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a1e2:	4a04      	ldr	r2, [pc, #16]	; (800a1f4 <__NVIC_SetPriorityGrouping+0x44>)
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	60d3      	str	r3, [r2, #12]
}
 800a1e8:	bf00      	nop
 800a1ea:	3714      	adds	r7, #20
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f2:	4770      	bx	lr
 800a1f4:	e000ed00 	.word	0xe000ed00

0800a1f8 <__NVIC_GetPriorityGrouping>:
>>>>>>> master
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
<<<<<<< HEAD
 8009f28:	b480      	push	{r7}
 8009f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009f2c:	4b04      	ldr	r3, [pc, #16]	; (8009f40 <__NVIC_GetPriorityGrouping+0x18>)
 8009f2e:	68db      	ldr	r3, [r3, #12]
 8009f30:	0a1b      	lsrs	r3, r3, #8
 8009f32:	f003 0307 	and.w	r3, r3, #7
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr
 8009f40:	e000ed00 	.word	0xe000ed00

08009f44 <__NVIC_EnableIRQ>:
=======
 800a1f8:	b480      	push	{r7}
 800a1fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a1fc:	4b04      	ldr	r3, [pc, #16]	; (800a210 <__NVIC_GetPriorityGrouping+0x18>)
 800a1fe:	68db      	ldr	r3, [r3, #12]
 800a200:	0a1b      	lsrs	r3, r3, #8
 800a202:	f003 0307 	and.w	r3, r3, #7
}
 800a206:	4618      	mov	r0, r3
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr
 800a210:	e000ed00 	.word	0xe000ed00

0800a214 <__NVIC_EnableIRQ>:
>>>>>>> master
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
<<<<<<< HEAD
 8009f44:	b480      	push	{r7}
 8009f46:	b083      	sub	sp, #12
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	db0b      	blt.n	8009f6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009f56:	79fb      	ldrb	r3, [r7, #7]
 8009f58:	f003 021f 	and.w	r2, r3, #31
 8009f5c:	4907      	ldr	r1, [pc, #28]	; (8009f7c <__NVIC_EnableIRQ+0x38>)
 8009f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f62:	095b      	lsrs	r3, r3, #5
 8009f64:	2001      	movs	r0, #1
 8009f66:	fa00 f202 	lsl.w	r2, r0, r2
 8009f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8009f6e:	bf00      	nop
 8009f70:	370c      	adds	r7, #12
 8009f72:	46bd      	mov	sp, r7
 8009f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f78:	4770      	bx	lr
 8009f7a:	bf00      	nop
 8009f7c:	e000e100 	.word	0xe000e100

08009f80 <__NVIC_SetPriority>:
=======
 800a214:	b480      	push	{r7}
 800a216:	b083      	sub	sp, #12
 800a218:	af00      	add	r7, sp, #0
 800a21a:	4603      	mov	r3, r0
 800a21c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a21e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a222:	2b00      	cmp	r3, #0
 800a224:	db0b      	blt.n	800a23e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a226:	79fb      	ldrb	r3, [r7, #7]
 800a228:	f003 021f 	and.w	r2, r3, #31
 800a22c:	4907      	ldr	r1, [pc, #28]	; (800a24c <__NVIC_EnableIRQ+0x38>)
 800a22e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a232:	095b      	lsrs	r3, r3, #5
 800a234:	2001      	movs	r0, #1
 800a236:	fa00 f202 	lsl.w	r2, r0, r2
 800a23a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a23e:	bf00      	nop
 800a240:	370c      	adds	r7, #12
 800a242:	46bd      	mov	sp, r7
 800a244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a248:	4770      	bx	lr
 800a24a:	bf00      	nop
 800a24c:	e000e100 	.word	0xe000e100

0800a250 <__NVIC_SetPriority>:
>>>>>>> master
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
<<<<<<< HEAD
 8009f80:	b480      	push	{r7}
 8009f82:	b083      	sub	sp, #12
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	4603      	mov	r3, r0
 8009f88:	6039      	str	r1, [r7, #0]
 8009f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	db0a      	blt.n	8009faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	b2da      	uxtb	r2, r3
 8009f98:	490c      	ldr	r1, [pc, #48]	; (8009fcc <__NVIC_SetPriority+0x4c>)
 8009f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f9e:	0112      	lsls	r2, r2, #4
 8009fa0:	b2d2      	uxtb	r2, r2
 8009fa2:	440b      	add	r3, r1
 8009fa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
=======
 800a250:	b480      	push	{r7}
 800a252:	b083      	sub	sp, #12
 800a254:	af00      	add	r7, sp, #0
 800a256:	4603      	mov	r3, r0
 800a258:	6039      	str	r1, [r7, #0]
 800a25a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a25c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a260:	2b00      	cmp	r3, #0
 800a262:	db0a      	blt.n	800a27a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	b2da      	uxtb	r2, r3
 800a268:	490c      	ldr	r1, [pc, #48]	; (800a29c <__NVIC_SetPriority+0x4c>)
 800a26a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a26e:	0112      	lsls	r2, r2, #4
 800a270:	b2d2      	uxtb	r2, r2
 800a272:	440b      	add	r3, r1
 800a274:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
>>>>>>> master
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
<<<<<<< HEAD
 8009fa8:	e00a      	b.n	8009fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	b2da      	uxtb	r2, r3
 8009fae:	4908      	ldr	r1, [pc, #32]	; (8009fd0 <__NVIC_SetPriority+0x50>)
 8009fb0:	79fb      	ldrb	r3, [r7, #7]
 8009fb2:	f003 030f 	and.w	r3, r3, #15
 8009fb6:	3b04      	subs	r3, #4
 8009fb8:	0112      	lsls	r2, r2, #4
 8009fba:	b2d2      	uxtb	r2, r2
 8009fbc:	440b      	add	r3, r1
 8009fbe:	761a      	strb	r2, [r3, #24]
}
 8009fc0:	bf00      	nop
 8009fc2:	370c      	adds	r7, #12
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fca:	4770      	bx	lr
 8009fcc:	e000e100 	.word	0xe000e100
 8009fd0:	e000ed00 	.word	0xe000ed00

08009fd4 <NVIC_EncodePriority>:
=======
 800a278:	e00a      	b.n	800a290 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	b2da      	uxtb	r2, r3
 800a27e:	4908      	ldr	r1, [pc, #32]	; (800a2a0 <__NVIC_SetPriority+0x50>)
 800a280:	79fb      	ldrb	r3, [r7, #7]
 800a282:	f003 030f 	and.w	r3, r3, #15
 800a286:	3b04      	subs	r3, #4
 800a288:	0112      	lsls	r2, r2, #4
 800a28a:	b2d2      	uxtb	r2, r2
 800a28c:	440b      	add	r3, r1
 800a28e:	761a      	strb	r2, [r3, #24]
}
 800a290:	bf00      	nop
 800a292:	370c      	adds	r7, #12
 800a294:	46bd      	mov	sp, r7
 800a296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29a:	4770      	bx	lr
 800a29c:	e000e100 	.word	0xe000e100
 800a2a0:	e000ed00 	.word	0xe000ed00

0800a2a4 <NVIC_EncodePriority>:
>>>>>>> master
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
<<<<<<< HEAD
 8009fd4:	b480      	push	{r7}
 8009fd6:	b089      	sub	sp, #36	; 0x24
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	60f8      	str	r0, [r7, #12]
 8009fdc:	60b9      	str	r1, [r7, #8]
 8009fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f003 0307 	and.w	r3, r3, #7
 8009fe6:	61fb      	str	r3, [r7, #28]
=======
 800a2a4:	b480      	push	{r7}
 800a2a6:	b089      	sub	sp, #36	; 0x24
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	60f8      	str	r0, [r7, #12]
 800a2ac:	60b9      	str	r1, [r7, #8]
 800a2ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	f003 0307 	and.w	r3, r3, #7
 800a2b6:	61fb      	str	r3, [r7, #28]
>>>>>>> master
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
<<<<<<< HEAD
 8009fe8:	69fb      	ldr	r3, [r7, #28]
 8009fea:	f1c3 0307 	rsb	r3, r3, #7
 8009fee:	2b04      	cmp	r3, #4
 8009ff0:	bf28      	it	cs
 8009ff2:	2304      	movcs	r3, #4
 8009ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009ff6:	69fb      	ldr	r3, [r7, #28]
 8009ff8:	3304      	adds	r3, #4
 8009ffa:	2b06      	cmp	r3, #6
 8009ffc:	d902      	bls.n	800a004 <NVIC_EncodePriority+0x30>
 8009ffe:	69fb      	ldr	r3, [r7, #28]
 800a000:	3b03      	subs	r3, #3
 800a002:	e000      	b.n	800a006 <NVIC_EncodePriority+0x32>
 800a004:	2300      	movs	r3, #0
 800a006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a008:	f04f 32ff 	mov.w	r2, #4294967295
 800a00c:	69bb      	ldr	r3, [r7, #24]
 800a00e:	fa02 f303 	lsl.w	r3, r2, r3
 800a012:	43da      	mvns	r2, r3
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	401a      	ands	r2, r3
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a01c:	f04f 31ff 	mov.w	r1, #4294967295
 800a020:	697b      	ldr	r3, [r7, #20]
 800a022:	fa01 f303 	lsl.w	r3, r1, r3
 800a026:	43d9      	mvns	r1, r3
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a02c:	4313      	orrs	r3, r2
         );
}
 800a02e:	4618      	mov	r0, r3
 800a030:	3724      	adds	r7, #36	; 0x24
 800a032:	46bd      	mov	sp, r7
 800a034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a038:	4770      	bx	lr
	...

0800a03c <SysTick_Config>:
=======
 800a2b8:	69fb      	ldr	r3, [r7, #28]
 800a2ba:	f1c3 0307 	rsb	r3, r3, #7
 800a2be:	2b04      	cmp	r3, #4
 800a2c0:	bf28      	it	cs
 800a2c2:	2304      	movcs	r3, #4
 800a2c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a2c6:	69fb      	ldr	r3, [r7, #28]
 800a2c8:	3304      	adds	r3, #4
 800a2ca:	2b06      	cmp	r3, #6
 800a2cc:	d902      	bls.n	800a2d4 <NVIC_EncodePriority+0x30>
 800a2ce:	69fb      	ldr	r3, [r7, #28]
 800a2d0:	3b03      	subs	r3, #3
 800a2d2:	e000      	b.n	800a2d6 <NVIC_EncodePriority+0x32>
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a2d8:	f04f 32ff 	mov.w	r2, #4294967295
 800a2dc:	69bb      	ldr	r3, [r7, #24]
 800a2de:	fa02 f303 	lsl.w	r3, r2, r3
 800a2e2:	43da      	mvns	r2, r3
 800a2e4:	68bb      	ldr	r3, [r7, #8]
 800a2e6:	401a      	ands	r2, r3
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a2ec:	f04f 31ff 	mov.w	r1, #4294967295
 800a2f0:	697b      	ldr	r3, [r7, #20]
 800a2f2:	fa01 f303 	lsl.w	r3, r1, r3
 800a2f6:	43d9      	mvns	r1, r3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a2fc:	4313      	orrs	r3, r2
         );
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3724      	adds	r7, #36	; 0x24
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr
	...

0800a30c <SysTick_Config>:
>>>>>>> master
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
<<<<<<< HEAD
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b082      	sub	sp, #8
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	3b01      	subs	r3, #1
 800a048:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a04c:	d301      	bcc.n	800a052 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a04e:	2301      	movs	r3, #1
 800a050:	e00f      	b.n	800a072 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a052:	4a0a      	ldr	r2, [pc, #40]	; (800a07c <SysTick_Config+0x40>)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	3b01      	subs	r3, #1
 800a058:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a05a:	210f      	movs	r1, #15
 800a05c:	f04f 30ff 	mov.w	r0, #4294967295
 800a060:	f7ff ff8e 	bl	8009f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a064:	4b05      	ldr	r3, [pc, #20]	; (800a07c <SysTick_Config+0x40>)
 800a066:	2200      	movs	r2, #0
 800a068:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a06a:	4b04      	ldr	r3, [pc, #16]	; (800a07c <SysTick_Config+0x40>)
 800a06c:	2207      	movs	r2, #7
 800a06e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a070:	2300      	movs	r3, #0
}
 800a072:	4618      	mov	r0, r3
 800a074:	3708      	adds	r7, #8
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}
 800a07a:	bf00      	nop
 800a07c:	e000e010 	.word	0xe000e010

0800a080 <HAL_NVIC_SetPriorityGrouping>:
=======
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b082      	sub	sp, #8
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	3b01      	subs	r3, #1
 800a318:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a31c:	d301      	bcc.n	800a322 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a31e:	2301      	movs	r3, #1
 800a320:	e00f      	b.n	800a342 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a322:	4a0a      	ldr	r2, [pc, #40]	; (800a34c <SysTick_Config+0x40>)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	3b01      	subs	r3, #1
 800a328:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a32a:	210f      	movs	r1, #15
 800a32c:	f04f 30ff 	mov.w	r0, #4294967295
 800a330:	f7ff ff8e 	bl	800a250 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a334:	4b05      	ldr	r3, [pc, #20]	; (800a34c <SysTick_Config+0x40>)
 800a336:	2200      	movs	r2, #0
 800a338:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a33a:	4b04      	ldr	r3, [pc, #16]	; (800a34c <SysTick_Config+0x40>)
 800a33c:	2207      	movs	r2, #7
 800a33e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a340:	2300      	movs	r3, #0
}
 800a342:	4618      	mov	r0, r3
 800a344:	3708      	adds	r7, #8
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}
 800a34a:	bf00      	nop
 800a34c:	e000e010 	.word	0xe000e010

0800a350 <HAL_NVIC_SetPriorityGrouping>:
>>>>>>> master
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< HEAD
 800a080:	b580      	push	{r7, lr}
 800a082:	b082      	sub	sp, #8
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
=======
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
>>>>>>> master
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
<<<<<<< HEAD
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f7ff ff29 	bl	8009ee0 <__NVIC_SetPriorityGrouping>
}
 800a08e:	bf00      	nop
 800a090:	3708      	adds	r7, #8
 800a092:	46bd      	mov	sp, r7
 800a094:	bd80      	pop	{r7, pc}

0800a096 <HAL_NVIC_SetPriority>:
=======
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f7ff ff29 	bl	800a1b0 <__NVIC_SetPriorityGrouping>
}
 800a35e:	bf00      	nop
 800a360:	3708      	adds	r7, #8
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}

0800a366 <HAL_NVIC_SetPriority>:
>>>>>>> master
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
<<<<<<< HEAD
 800a096:	b580      	push	{r7, lr}
 800a098:	b086      	sub	sp, #24
 800a09a:	af00      	add	r7, sp, #0
 800a09c:	4603      	mov	r3, r0
 800a09e:	60b9      	str	r1, [r7, #8]
 800a0a0:	607a      	str	r2, [r7, #4]
 800a0a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	617b      	str	r3, [r7, #20]
=======
 800a366:	b580      	push	{r7, lr}
 800a368:	b086      	sub	sp, #24
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	4603      	mov	r3, r0
 800a36e:	60b9      	str	r1, [r7, #8]
 800a370:	607a      	str	r2, [r7, #4]
 800a372:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a374:	2300      	movs	r3, #0
 800a376:	617b      	str	r3, [r7, #20]
>>>>>>> master
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
<<<<<<< HEAD
 800a0a8:	f7ff ff3e 	bl	8009f28 <__NVIC_GetPriorityGrouping>
 800a0ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a0ae:	687a      	ldr	r2, [r7, #4]
 800a0b0:	68b9      	ldr	r1, [r7, #8]
 800a0b2:	6978      	ldr	r0, [r7, #20]
 800a0b4:	f7ff ff8e 	bl	8009fd4 <NVIC_EncodePriority>
 800a0b8:	4602      	mov	r2, r0
 800a0ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0be:	4611      	mov	r1, r2
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f7ff ff5d 	bl	8009f80 <__NVIC_SetPriority>
}
 800a0c6:	bf00      	nop
 800a0c8:	3718      	adds	r7, #24
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}

0800a0ce <HAL_NVIC_EnableIRQ>:
=======
 800a378:	f7ff ff3e 	bl	800a1f8 <__NVIC_GetPriorityGrouping>
 800a37c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a37e:	687a      	ldr	r2, [r7, #4]
 800a380:	68b9      	ldr	r1, [r7, #8]
 800a382:	6978      	ldr	r0, [r7, #20]
 800a384:	f7ff ff8e 	bl	800a2a4 <NVIC_EncodePriority>
 800a388:	4602      	mov	r2, r0
 800a38a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a38e:	4611      	mov	r1, r2
 800a390:	4618      	mov	r0, r3
 800a392:	f7ff ff5d 	bl	800a250 <__NVIC_SetPriority>
}
 800a396:	bf00      	nop
 800a398:	3718      	adds	r7, #24
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}

0800a39e <HAL_NVIC_EnableIRQ>:
>>>>>>> master
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
<<<<<<< HEAD
 800a0ce:	b580      	push	{r7, lr}
 800a0d0:	b082      	sub	sp, #8
 800a0d2:	af00      	add	r7, sp, #0
 800a0d4:	4603      	mov	r3, r0
 800a0d6:	71fb      	strb	r3, [r7, #7]
=======
 800a39e:	b580      	push	{r7, lr}
 800a3a0:	b082      	sub	sp, #8
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	71fb      	strb	r3, [r7, #7]
>>>>>>> master
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
<<<<<<< HEAD
 800a0d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a0dc:	4618      	mov	r0, r3
 800a0de:	f7ff ff31 	bl	8009f44 <__NVIC_EnableIRQ>
}
 800a0e2:	bf00      	nop
 800a0e4:	3708      	adds	r7, #8
 800a0e6:	46bd      	mov	sp, r7
 800a0e8:	bd80      	pop	{r7, pc}

0800a0ea <HAL_SYSTICK_Config>:
=======
 800a3a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f7ff ff31 	bl	800a214 <__NVIC_EnableIRQ>
}
 800a3b2:	bf00      	nop
 800a3b4:	3708      	adds	r7, #8
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <HAL_SYSTICK_Config>:
>>>>>>> master
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
<<<<<<< HEAD
 800a0ea:	b580      	push	{r7, lr}
 800a0ec:	b082      	sub	sp, #8
 800a0ee:	af00      	add	r7, sp, #0
 800a0f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f7ff ffa2 	bl	800a03c <SysTick_Config>
 800a0f8:	4603      	mov	r3, r0
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3708      	adds	r7, #8
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bd80      	pop	{r7, pc}
	...

0800a104 <HAL_DMA_Init>:
=======
 800a3ba:	b580      	push	{r7, lr}
 800a3bc:	b082      	sub	sp, #8
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f7ff ffa2 	bl	800a30c <SysTick_Config>
 800a3c8:	4603      	mov	r3, r0
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3708      	adds	r7, #8
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd80      	pop	{r7, pc}
	...

0800a3d4 <HAL_DMA_Init>:
>>>>>>> master
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
<<<<<<< HEAD
 800a104:	b580      	push	{r7, lr}
 800a106:	b086      	sub	sp, #24
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a10c:	2300      	movs	r3, #0
 800a10e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a110:	f7fe fe9a 	bl	8008e48 <HAL_GetTick>
 800a114:	6138      	str	r0, [r7, #16]
=======
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b086      	sub	sp, #24
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a3dc:	2300      	movs	r3, #0
 800a3de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a3e0:	f7fe fd50 	bl	8008e84 <HAL_GetTick>
 800a3e4:	6138      	str	r0, [r7, #16]
>>>>>>> master
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
<<<<<<< HEAD
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d101      	bne.n	800a120 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a11c:	2301      	movs	r3, #1
 800a11e:	e099      	b.n	800a254 <HAL_DMA_Init+0x150>
=======
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d101      	bne.n	800a3f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	e099      	b.n	800a524 <HAL_DMA_Init+0x150>
>>>>>>> master
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
<<<<<<< HEAD
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2200      	movs	r2, #0
 800a124:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2202      	movs	r2, #2
 800a12c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	681a      	ldr	r2, [r3, #0]
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f022 0201 	bic.w	r2, r2, #1
 800a13e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a140:	e00f      	b.n	800a162 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a142:	f7fe fe81 	bl	8008e48 <HAL_GetTick>
 800a146:	4602      	mov	r2, r0
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	1ad3      	subs	r3, r2, r3
 800a14c:	2b05      	cmp	r3, #5
 800a14e:	d908      	bls.n	800a162 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2220      	movs	r2, #32
 800a154:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	2203      	movs	r2, #3
 800a15a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a15e:	2303      	movs	r3, #3
 800a160:	e078      	b.n	800a254 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	f003 0301 	and.w	r3, r3, #1
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d1e8      	bne.n	800a142 <HAL_DMA_Init+0x3e>
=======
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2202      	movs	r2, #2
 800a3fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	681a      	ldr	r2, [r3, #0]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f022 0201 	bic.w	r2, r2, #1
 800a40e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a410:	e00f      	b.n	800a432 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a412:	f7fe fd37 	bl	8008e84 <HAL_GetTick>
 800a416:	4602      	mov	r2, r0
 800a418:	693b      	ldr	r3, [r7, #16]
 800a41a:	1ad3      	subs	r3, r2, r3
 800a41c:	2b05      	cmp	r3, #5
 800a41e:	d908      	bls.n	800a432 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2220      	movs	r2, #32
 800a424:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2203      	movs	r2, #3
 800a42a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a42e:	2303      	movs	r3, #3
 800a430:	e078      	b.n	800a524 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f003 0301 	and.w	r3, r3, #1
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d1e8      	bne.n	800a412 <HAL_DMA_Init+0x3e>
>>>>>>> master
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
<<<<<<< HEAD
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a178:	697a      	ldr	r2, [r7, #20]
 800a17a:	4b38      	ldr	r3, [pc, #224]	; (800a25c <HAL_DMA_Init+0x158>)
 800a17c:	4013      	ands	r3, r2
 800a17e:	617b      	str	r3, [r7, #20]
=======
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a448:	697a      	ldr	r2, [r7, #20]
 800a44a:	4b38      	ldr	r3, [pc, #224]	; (800a52c <HAL_DMA_Init+0x158>)
 800a44c:	4013      	ands	r3, r2
 800a44e:	617b      	str	r3, [r7, #20]
>>>>>>> master
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
<<<<<<< HEAD
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	685a      	ldr	r2, [r3, #4]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	689b      	ldr	r3, [r3, #8]
 800a188:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a18e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	691b      	ldr	r3, [r3, #16]
 800a194:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a19a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	699b      	ldr	r3, [r3, #24]
 800a1a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a1a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6a1b      	ldr	r3, [r3, #32]
 800a1ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a1ae:	697a      	ldr	r2, [r7, #20]
 800a1b0:	4313      	orrs	r3, r2
 800a1b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1b8:	2b04      	cmp	r3, #4
 800a1ba:	d107      	bne.n	800a1cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	697a      	ldr	r2, [r7, #20]
 800a1c8:	4313      	orrs	r3, r2
 800a1ca:	617b      	str	r3, [r7, #20]
=======
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	685a      	ldr	r2, [r3, #4]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	689b      	ldr	r3, [r3, #8]
 800a458:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a45e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	691b      	ldr	r3, [r3, #16]
 800a464:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a46a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	699b      	ldr	r3, [r3, #24]
 800a470:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a476:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	6a1b      	ldr	r3, [r3, #32]
 800a47c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a47e:	697a      	ldr	r2, [r7, #20]
 800a480:	4313      	orrs	r3, r2
 800a482:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a488:	2b04      	cmp	r3, #4
 800a48a:	d107      	bne.n	800a49c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a494:	4313      	orrs	r3, r2
 800a496:	697a      	ldr	r2, [r7, #20]
 800a498:	4313      	orrs	r3, r2
 800a49a:	617b      	str	r3, [r7, #20]
>>>>>>> master
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
<<<<<<< HEAD
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	697a      	ldr	r2, [r7, #20]
 800a1d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	695b      	ldr	r3, [r3, #20]
 800a1da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a1dc:	697b      	ldr	r3, [r7, #20]
 800a1de:	f023 0307 	bic.w	r3, r3, #7
 800a1e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e8:	697a      	ldr	r2, [r7, #20]
 800a1ea:	4313      	orrs	r3, r2
 800a1ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1f2:	2b04      	cmp	r3, #4
 800a1f4:	d117      	bne.n	800a226 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1fa:	697a      	ldr	r2, [r7, #20]
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	617b      	str	r3, [r7, #20]
=======
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	697a      	ldr	r2, [r7, #20]
 800a4a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	695b      	ldr	r3, [r3, #20]
 800a4aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a4ac:	697b      	ldr	r3, [r7, #20]
 800a4ae:	f023 0307 	bic.w	r3, r3, #7
 800a4b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4b8:	697a      	ldr	r2, [r7, #20]
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4c2:	2b04      	cmp	r3, #4
 800a4c4:	d117      	bne.n	800a4f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4ca:	697a      	ldr	r2, [r7, #20]
 800a4cc:	4313      	orrs	r3, r2
 800a4ce:	617b      	str	r3, [r7, #20]
>>>>>>> master
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
<<<<<<< HEAD
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a204:	2b00      	cmp	r3, #0
 800a206:	d00e      	beq.n	800a226 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f000 fa99 	bl	800a740 <DMA_CheckFifoParam>
 800a20e:	4603      	mov	r3, r0
 800a210:	2b00      	cmp	r3, #0
 800a212:	d008      	beq.n	800a226 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2240      	movs	r2, #64	; 0x40
 800a218:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2201      	movs	r2, #1
 800a21e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a222:	2301      	movs	r3, #1
 800a224:	e016      	b.n	800a254 <HAL_DMA_Init+0x150>
=======
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d00e      	beq.n	800a4f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a4d8:	6878      	ldr	r0, [r7, #4]
 800a4da:	f000 fa99 	bl	800aa10 <DMA_CheckFifoParam>
 800a4de:	4603      	mov	r3, r0
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d008      	beq.n	800a4f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2240      	movs	r2, #64	; 0x40
 800a4e8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2201      	movs	r2, #1
 800a4ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a4f2:	2301      	movs	r3, #1
 800a4f4:	e016      	b.n	800a524 <HAL_DMA_Init+0x150>
>>>>>>> master
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
<<<<<<< HEAD
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	697a      	ldr	r2, [r7, #20]
 800a22c:	615a      	str	r2, [r3, #20]
=======
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	697a      	ldr	r2, [r7, #20]
 800a4fc:	615a      	str	r2, [r3, #20]
>>>>>>> master

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
<<<<<<< HEAD
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f000 fa50 	bl	800a6d4 <DMA_CalcBaseAndBitshift>
 800a234:	4603      	mov	r3, r0
 800a236:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a23c:	223f      	movs	r2, #63	; 0x3f
 800a23e:	409a      	lsls	r2, r3
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2200      	movs	r2, #0
 800a248:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2201      	movs	r2, #1
 800a24e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a252:	2300      	movs	r3, #0
}
 800a254:	4618      	mov	r0, r3
 800a256:	3718      	adds	r7, #24
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}
 800a25c:	f010803f 	.word	0xf010803f

0800a260 <HAL_DMA_Start_IT>:
=======
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 fa50 	bl	800a9a4 <DMA_CalcBaseAndBitshift>
 800a504:	4603      	mov	r3, r0
 800a506:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a50c:	223f      	movs	r2, #63	; 0x3f
 800a50e:	409a      	lsls	r2, r3
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2200      	movs	r2, #0
 800a518:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2201      	movs	r2, #1
 800a51e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a522:	2300      	movs	r3, #0
}
 800a524:	4618      	mov	r0, r3
 800a526:	3718      	adds	r7, #24
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}
 800a52c:	f010803f 	.word	0xf010803f

0800a530 <HAL_DMA_Start_IT>:
>>>>>>> master
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
<<<<<<< HEAD
 800a260:	b580      	push	{r7, lr}
 800a262:	b086      	sub	sp, #24
 800a264:	af00      	add	r7, sp, #0
 800a266:	60f8      	str	r0, [r7, #12]
 800a268:	60b9      	str	r1, [r7, #8]
 800a26a:	607a      	str	r2, [r7, #4]
 800a26c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a26e:	2300      	movs	r3, #0
 800a270:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a276:	613b      	str	r3, [r7, #16]
=======
 800a530:	b580      	push	{r7, lr}
 800a532:	b086      	sub	sp, #24
 800a534:	af00      	add	r7, sp, #0
 800a536:	60f8      	str	r0, [r7, #12]
 800a538:	60b9      	str	r1, [r7, #8]
 800a53a:	607a      	str	r2, [r7, #4]
 800a53c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a53e:	2300      	movs	r3, #0
 800a540:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a546:	613b      	str	r3, [r7, #16]
>>>>>>> master
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
<<<<<<< HEAD
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a27e:	2b01      	cmp	r3, #1
 800a280:	d101      	bne.n	800a286 <HAL_DMA_Start_IT+0x26>
 800a282:	2302      	movs	r3, #2
 800a284:	e048      	b.n	800a318 <HAL_DMA_Start_IT+0xb8>
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	2201      	movs	r2, #1
 800a28a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a294:	b2db      	uxtb	r3, r3
 800a296:	2b01      	cmp	r3, #1
 800a298:	d137      	bne.n	800a30a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2202      	movs	r2, #2
 800a29e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	687a      	ldr	r2, [r7, #4]
 800a2ac:	68b9      	ldr	r1, [r7, #8]
 800a2ae:	68f8      	ldr	r0, [r7, #12]
 800a2b0:	f000 f9e2 	bl	800a678 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a2b8:	223f      	movs	r2, #63	; 0x3f
 800a2ba:	409a      	lsls	r2, r3
 800a2bc:	693b      	ldr	r3, [r7, #16]
 800a2be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	681a      	ldr	r2, [r3, #0]
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f042 0216 	orr.w	r2, r2, #22
 800a2ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	695a      	ldr	r2, [r3, #20]
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a2de:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d007      	beq.n	800a2f8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	681a      	ldr	r2, [r3, #0]
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f042 0208 	orr.w	r2, r2, #8
 800a2f6:	601a      	str	r2, [r3, #0]
=======
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a54e:	2b01      	cmp	r3, #1
 800a550:	d101      	bne.n	800a556 <HAL_DMA_Start_IT+0x26>
 800a552:	2302      	movs	r3, #2
 800a554:	e048      	b.n	800a5e8 <HAL_DMA_Start_IT+0xb8>
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	2201      	movs	r2, #1
 800a55a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a564:	b2db      	uxtb	r3, r3
 800a566:	2b01      	cmp	r3, #1
 800a568:	d137      	bne.n	800a5da <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	2202      	movs	r2, #2
 800a56e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	2200      	movs	r2, #0
 800a576:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	687a      	ldr	r2, [r7, #4]
 800a57c:	68b9      	ldr	r1, [r7, #8]
 800a57e:	68f8      	ldr	r0, [r7, #12]
 800a580:	f000 f9e2 	bl	800a948 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a588:	223f      	movs	r2, #63	; 0x3f
 800a58a:	409a      	lsls	r2, r3
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	681a      	ldr	r2, [r3, #0]
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f042 0216 	orr.w	r2, r2, #22
 800a59e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	695a      	ldr	r2, [r3, #20]
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a5ae:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d007      	beq.n	800a5c8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	681a      	ldr	r2, [r3, #0]
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	f042 0208 	orr.w	r2, r2, #8
 800a5c6:	601a      	str	r2, [r3, #0]
>>>>>>> master
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
<<<<<<< HEAD
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	681a      	ldr	r2, [r3, #0]
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f042 0201 	orr.w	r2, r2, #1
 800a306:	601a      	str	r2, [r3, #0]
 800a308:	e005      	b.n	800a316 <HAL_DMA_Start_IT+0xb6>
=======
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	681a      	ldr	r2, [r3, #0]
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f042 0201 	orr.w	r2, r2, #1
 800a5d6:	601a      	str	r2, [r3, #0]
 800a5d8:	e005      	b.n	800a5e6 <HAL_DMA_Start_IT+0xb6>
>>>>>>> master
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
<<<<<<< HEAD
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2200      	movs	r2, #0
 800a30e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a312:	2302      	movs	r3, #2
 800a314:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a316:	7dfb      	ldrb	r3, [r7, #23]
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3718      	adds	r7, #24
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}

0800a320 <HAL_DMA_Abort_IT>:
=======
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a5e2:	2302      	movs	r3, #2
 800a5e4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a5e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3718      	adds	r7, #24
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	bd80      	pop	{r7, pc}

0800a5f0 <HAL_DMA_Abort_IT>:
>>>>>>> master
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
<<<<<<< HEAD
 800a320:	b480      	push	{r7}
 800a322:	b083      	sub	sp, #12
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a32e:	b2db      	uxtb	r3, r3
 800a330:	2b02      	cmp	r3, #2
 800a332:	d004      	beq.n	800a33e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2280      	movs	r2, #128	; 0x80
 800a338:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a33a:	2301      	movs	r3, #1
 800a33c:	e00c      	b.n	800a358 <HAL_DMA_Abort_IT+0x38>
=======
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a5fe:	b2db      	uxtb	r3, r3
 800a600:	2b02      	cmp	r3, #2
 800a602:	d004      	beq.n	800a60e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2280      	movs	r2, #128	; 0x80
 800a608:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a60a:	2301      	movs	r3, #1
 800a60c:	e00c      	b.n	800a628 <HAL_DMA_Abort_IT+0x38>
>>>>>>> master
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
<<<<<<< HEAD
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2205      	movs	r2, #5
 800a342:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	681a      	ldr	r2, [r3, #0]
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	f022 0201 	bic.w	r2, r2, #1
 800a354:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a356:	2300      	movs	r3, #0
}
 800a358:	4618      	mov	r0, r3
 800a35a:	370c      	adds	r7, #12
 800a35c:	46bd      	mov	sp, r7
 800a35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a362:	4770      	bx	lr

0800a364 <HAL_DMA_IRQHandler>:
=======
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2205      	movs	r2, #5
 800a612:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	681a      	ldr	r2, [r3, #0]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f022 0201 	bic.w	r2, r2, #1
 800a624:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a626:	2300      	movs	r3, #0
}
 800a628:	4618      	mov	r0, r3
 800a62a:	370c      	adds	r7, #12
 800a62c:	46bd      	mov	sp, r7
 800a62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a632:	4770      	bx	lr

0800a634 <HAL_DMA_IRQHandler>:
>>>>>>> master
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
<<<<<<< HEAD
 800a364:	b580      	push	{r7, lr}
 800a366:	b086      	sub	sp, #24
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a36c:	2300      	movs	r3, #0
 800a36e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a370:	4b92      	ldr	r3, [pc, #584]	; (800a5bc <HAL_DMA_IRQHandler+0x258>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	4a92      	ldr	r2, [pc, #584]	; (800a5c0 <HAL_DMA_IRQHandler+0x25c>)
 800a376:	fba2 2303 	umull	r2, r3, r2, r3
 800a37a:	0a9b      	lsrs	r3, r3, #10
 800a37c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a382:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a38e:	2208      	movs	r2, #8
 800a390:	409a      	lsls	r2, r3
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	4013      	ands	r3, r2
 800a396:	2b00      	cmp	r3, #0
 800a398:	d01a      	beq.n	800a3d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	f003 0304 	and.w	r3, r3, #4
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d013      	beq.n	800a3d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	681a      	ldr	r2, [r3, #0]
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f022 0204 	bic.w	r2, r2, #4
 800a3b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3bc:	2208      	movs	r2, #8
 800a3be:	409a      	lsls	r2, r3
 800a3c0:	693b      	ldr	r3, [r7, #16]
 800a3c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3c8:	f043 0201 	orr.w	r2, r3, #1
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800a634:	b580      	push	{r7, lr}
 800a636:	b086      	sub	sp, #24
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a63c:	2300      	movs	r3, #0
 800a63e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a640:	4b92      	ldr	r3, [pc, #584]	; (800a88c <HAL_DMA_IRQHandler+0x258>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	4a92      	ldr	r2, [pc, #584]	; (800a890 <HAL_DMA_IRQHandler+0x25c>)
 800a646:	fba2 2303 	umull	r2, r3, r2, r3
 800a64a:	0a9b      	lsrs	r3, r3, #10
 800a64c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a652:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a654:	693b      	ldr	r3, [r7, #16]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a65e:	2208      	movs	r2, #8
 800a660:	409a      	lsls	r2, r3
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	4013      	ands	r3, r2
 800a666:	2b00      	cmp	r3, #0
 800a668:	d01a      	beq.n	800a6a0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f003 0304 	and.w	r3, r3, #4
 800a674:	2b00      	cmp	r3, #0
 800a676:	d013      	beq.n	800a6a0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	681a      	ldr	r2, [r3, #0]
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f022 0204 	bic.w	r2, r2, #4
 800a686:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a68c:	2208      	movs	r2, #8
 800a68e:	409a      	lsls	r2, r3
 800a690:	693b      	ldr	r3, [r7, #16]
 800a692:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a698:	f043 0201 	orr.w	r2, r3, #1
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	655a      	str	r2, [r3, #84]	; 0x54
>>>>>>> master
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
<<<<<<< HEAD
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	409a      	lsls	r2, r3
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	4013      	ands	r3, r2
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d012      	beq.n	800a406 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	695b      	ldr	r3, [r3, #20]
 800a3e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d00b      	beq.n	800a406 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	409a      	lsls	r2, r3
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3fe:	f043 0202 	orr.w	r2, r3, #2
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6a4:	2201      	movs	r2, #1
 800a6a6:	409a      	lsls	r2, r3
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	4013      	ands	r3, r2
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d012      	beq.n	800a6d6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	695b      	ldr	r3, [r3, #20]
 800a6b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d00b      	beq.n	800a6d6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6c2:	2201      	movs	r2, #1
 800a6c4:	409a      	lsls	r2, r3
 800a6c6:	693b      	ldr	r3, [r7, #16]
 800a6c8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6ce:	f043 0202 	orr.w	r2, r3, #2
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	655a      	str	r2, [r3, #84]	; 0x54
>>>>>>> master
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
<<<<<<< HEAD
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a40a:	2204      	movs	r2, #4
 800a40c:	409a      	lsls	r2, r3
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	4013      	ands	r3, r2
 800a412:	2b00      	cmp	r3, #0
 800a414:	d012      	beq.n	800a43c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f003 0302 	and.w	r3, r3, #2
 800a420:	2b00      	cmp	r3, #0
 800a422:	d00b      	beq.n	800a43c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a428:	2204      	movs	r2, #4
 800a42a:	409a      	lsls	r2, r3
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a434:	f043 0204 	orr.w	r2, r3, #4
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6da:	2204      	movs	r2, #4
 800a6dc:	409a      	lsls	r2, r3
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	4013      	ands	r3, r2
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d012      	beq.n	800a70c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	f003 0302 	and.w	r3, r3, #2
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d00b      	beq.n	800a70c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6f8:	2204      	movs	r2, #4
 800a6fa:	409a      	lsls	r2, r3
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a704:	f043 0204 	orr.w	r2, r3, #4
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	655a      	str	r2, [r3, #84]	; 0x54
>>>>>>> master
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
<<<<<<< HEAD
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a440:	2210      	movs	r2, #16
 800a442:	409a      	lsls	r2, r3
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	4013      	ands	r3, r2
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d043      	beq.n	800a4d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	f003 0308 	and.w	r3, r3, #8
 800a456:	2b00      	cmp	r3, #0
 800a458:	d03c      	beq.n	800a4d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a45e:	2210      	movs	r2, #16
 800a460:	409a      	lsls	r2, r3
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a470:	2b00      	cmp	r3, #0
 800a472:	d018      	beq.n	800a4a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d108      	bne.n	800a494 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a486:	2b00      	cmp	r3, #0
 800a488:	d024      	beq.n	800a4d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	4798      	blx	r3
 800a492:	e01f      	b.n	800a4d4 <HAL_DMA_IRQHandler+0x170>
=======
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a710:	2210      	movs	r2, #16
 800a712:	409a      	lsls	r2, r3
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	4013      	ands	r3, r2
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d043      	beq.n	800a7a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f003 0308 	and.w	r3, r3, #8
 800a726:	2b00      	cmp	r3, #0
 800a728:	d03c      	beq.n	800a7a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a72e:	2210      	movs	r2, #16
 800a730:	409a      	lsls	r2, r3
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a740:	2b00      	cmp	r3, #0
 800a742:	d018      	beq.n	800a776 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d108      	bne.n	800a764 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a756:	2b00      	cmp	r3, #0
 800a758:	d024      	beq.n	800a7a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a75e:	6878      	ldr	r0, [r7, #4]
 800a760:	4798      	blx	r3
 800a762:	e01f      	b.n	800a7a4 <HAL_DMA_IRQHandler+0x170>
>>>>>>> master
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
<<<<<<< HEAD
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d01b      	beq.n	800a4d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	4798      	blx	r3
 800a4a4:	e016      	b.n	800a4d4 <HAL_DMA_IRQHandler+0x170>
=======
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d01b      	beq.n	800a7a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	4798      	blx	r3
 800a774:	e016      	b.n	800a7a4 <HAL_DMA_IRQHandler+0x170>
>>>>>>> master
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
<<<<<<< HEAD
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d107      	bne.n	800a4c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	681a      	ldr	r2, [r3, #0]
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	f022 0208 	bic.w	r2, r2, #8
 800a4c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d003      	beq.n	800a4d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	4798      	blx	r3
=======
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a780:	2b00      	cmp	r3, #0
 800a782:	d107      	bne.n	800a794 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f022 0208 	bic.w	r2, r2, #8
 800a792:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d003      	beq.n	800a7a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	4798      	blx	r3
>>>>>>> master
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
<<<<<<< HEAD
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4d8:	2220      	movs	r2, #32
 800a4da:	409a      	lsls	r2, r3
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	4013      	ands	r3, r2
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f000 808e 	beq.w	800a602 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f003 0310 	and.w	r3, r3, #16
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	f000 8086 	beq.w	800a602 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4fa:	2220      	movs	r2, #32
 800a4fc:	409a      	lsls	r2, r3
 800a4fe:	693b      	ldr	r3, [r7, #16]
 800a500:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a508:	b2db      	uxtb	r3, r3
 800a50a:	2b05      	cmp	r3, #5
 800a50c:	d136      	bne.n	800a57c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	681a      	ldr	r2, [r3, #0]
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f022 0216 	bic.w	r2, r2, #22
 800a51c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	695a      	ldr	r2, [r3, #20]
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a52c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a532:	2b00      	cmp	r3, #0
 800a534:	d103      	bne.n	800a53e <HAL_DMA_IRQHandler+0x1da>
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d007      	beq.n	800a54e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f022 0208 	bic.w	r2, r2, #8
 800a54c:	601a      	str	r2, [r3, #0]
=======
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7a8:	2220      	movs	r2, #32
 800a7aa:	409a      	lsls	r2, r3
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	4013      	ands	r3, r2
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	f000 808e 	beq.w	800a8d2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f003 0310 	and.w	r3, r3, #16
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	f000 8086 	beq.w	800a8d2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a7ca:	2220      	movs	r2, #32
 800a7cc:	409a      	lsls	r2, r3
 800a7ce:	693b      	ldr	r3, [r7, #16]
 800a7d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	2b05      	cmp	r3, #5
 800a7dc:	d136      	bne.n	800a84c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	681a      	ldr	r2, [r3, #0]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	f022 0216 	bic.w	r2, r2, #22
 800a7ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	695a      	ldr	r2, [r3, #20]
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a7fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a802:	2b00      	cmp	r3, #0
 800a804:	d103      	bne.n	800a80e <HAL_DMA_IRQHandler+0x1da>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d007      	beq.n	800a81e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f022 0208 	bic.w	r2, r2, #8
 800a81c:	601a      	str	r2, [r3, #0]
>>>>>>> master
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
<<<<<<< HEAD
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a552:	223f      	movs	r2, #63	; 0x3f
 800a554:	409a      	lsls	r2, r3
 800a556:	693b      	ldr	r3, [r7, #16]
 800a558:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2200      	movs	r2, #0
 800a55e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2201      	movs	r2, #1
 800a566:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d07d      	beq.n	800a66e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	4798      	blx	r3
        }
        return;
 800a57a:	e078      	b.n	800a66e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a586:	2b00      	cmp	r3, #0
 800a588:	d01c      	beq.n	800a5c4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a594:	2b00      	cmp	r3, #0
 800a596:	d108      	bne.n	800a5aa <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d030      	beq.n	800a602 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	4798      	blx	r3
 800a5a8:	e02b      	b.n	800a602 <HAL_DMA_IRQHandler+0x29e>
=======
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a822:	223f      	movs	r2, #63	; 0x3f
 800a824:	409a      	lsls	r2, r3
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2200      	movs	r2, #0
 800a82e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2201      	movs	r2, #1
 800a836:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d07d      	beq.n	800a93e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	4798      	blx	r3
        }
        return;
 800a84a:	e078      	b.n	800a93e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a856:	2b00      	cmp	r3, #0
 800a858:	d01c      	beq.n	800a894 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a864:	2b00      	cmp	r3, #0
 800a866:	d108      	bne.n	800a87a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d030      	beq.n	800a8d2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	4798      	blx	r3
 800a878:	e02b      	b.n	800a8d2 <HAL_DMA_IRQHandler+0x29e>
>>>>>>> master
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
<<<<<<< HEAD
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d027      	beq.n	800a602 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	4798      	blx	r3
 800a5ba:	e022      	b.n	800a602 <HAL_DMA_IRQHandler+0x29e>
 800a5bc:	20000038 	.word	0x20000038
 800a5c0:	1b4e81b5 	.word	0x1b4e81b5
=======
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d027      	beq.n	800a8d2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a886:	6878      	ldr	r0, [r7, #4]
 800a888:	4798      	blx	r3
 800a88a:	e022      	b.n	800a8d2 <HAL_DMA_IRQHandler+0x29e>
 800a88c:	2000000c 	.word	0x2000000c
 800a890:	1b4e81b5 	.word	0x1b4e81b5
>>>>>>> master
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
<<<<<<< HEAD
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d10f      	bne.n	800a5f2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	681a      	ldr	r2, [r3, #0]
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f022 0210 	bic.w	r2, r2, #16
 800a5e0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d003      	beq.n	800a602 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	4798      	blx	r3
=======
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d10f      	bne.n	800a8c2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	681a      	ldr	r2, [r3, #0]
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f022 0210 	bic.w	r2, r2, #16
 800a8b0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	2201      	movs	r2, #1
 800a8be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d003      	beq.n	800a8d2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	4798      	blx	r3
>>>>>>> master
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
<<<<<<< HEAD
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a606:	2b00      	cmp	r3, #0
 800a608:	d032      	beq.n	800a670 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a60e:	f003 0301 	and.w	r3, r3, #1
 800a612:	2b00      	cmp	r3, #0
 800a614:	d022      	beq.n	800a65c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	2205      	movs	r2, #5
 800a61a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	681a      	ldr	r2, [r3, #0]
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f022 0201 	bic.w	r2, r2, #1
 800a62c:	601a      	str	r2, [r3, #0]
=======
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d032      	beq.n	800a940 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a8de:	f003 0301 	and.w	r3, r3, #1
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d022      	beq.n	800a92c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	2205      	movs	r2, #5
 800a8ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	681a      	ldr	r2, [r3, #0]
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	f022 0201 	bic.w	r2, r2, #1
 800a8fc:	601a      	str	r2, [r3, #0]
>>>>>>> master

      do
      {
        if (++count > timeout)
<<<<<<< HEAD
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	3301      	adds	r3, #1
 800a632:	60bb      	str	r3, [r7, #8]
 800a634:	697a      	ldr	r2, [r7, #20]
 800a636:	429a      	cmp	r2, r3
 800a638:	d307      	bcc.n	800a64a <HAL_DMA_IRQHandler+0x2e6>
=======
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	3301      	adds	r3, #1
 800a902:	60bb      	str	r3, [r7, #8]
 800a904:	697a      	ldr	r2, [r7, #20]
 800a906:	429a      	cmp	r2, r3
 800a908:	d307      	bcc.n	800a91a <HAL_DMA_IRQHandler+0x2e6>
>>>>>>> master
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
<<<<<<< HEAD
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f003 0301 	and.w	r3, r3, #1
 800a644:	2b00      	cmp	r3, #0
 800a646:	d1f2      	bne.n	800a62e <HAL_DMA_IRQHandler+0x2ca>
 800a648:	e000      	b.n	800a64c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800a64a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2200      	movs	r2, #0
 800a650:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2201      	movs	r2, #1
 800a658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a660:	2b00      	cmp	r3, #0
 800a662:	d005      	beq.n	800a670 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	4798      	blx	r3
 800a66c:	e000      	b.n	800a670 <HAL_DMA_IRQHandler+0x30c>
        return;
 800a66e:	bf00      	nop
    }
  }
}
 800a670:	3718      	adds	r7, #24
 800a672:	46bd      	mov	sp, r7
 800a674:	bd80      	pop	{r7, pc}
 800a676:	bf00      	nop

0800a678 <DMA_SetConfig>:
=======
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	f003 0301 	and.w	r3, r3, #1
 800a914:	2b00      	cmp	r3, #0
 800a916:	d1f2      	bne.n	800a8fe <HAL_DMA_IRQHandler+0x2ca>
 800a918:	e000      	b.n	800a91c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800a91a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2200      	movs	r2, #0
 800a920:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	2201      	movs	r2, #1
 800a928:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a930:	2b00      	cmp	r3, #0
 800a932:	d005      	beq.n	800a940 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	4798      	blx	r3
 800a93c:	e000      	b.n	800a940 <HAL_DMA_IRQHandler+0x30c>
        return;
 800a93e:	bf00      	nop
    }
  }
}
 800a940:	3718      	adds	r7, #24
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}
 800a946:	bf00      	nop

0800a948 <DMA_SetConfig>:
>>>>>>> master
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
<<<<<<< HEAD
 800a678:	b480      	push	{r7}
 800a67a:	b085      	sub	sp, #20
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	60f8      	str	r0, [r7, #12]
 800a680:	60b9      	str	r1, [r7, #8]
 800a682:	607a      	str	r2, [r7, #4]
 800a684:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	681a      	ldr	r2, [r3, #0]
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a694:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	683a      	ldr	r2, [r7, #0]
 800a69c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	689b      	ldr	r3, [r3, #8]
 800a6a2:	2b40      	cmp	r3, #64	; 0x40
 800a6a4:	d108      	bne.n	800a6b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	687a      	ldr	r2, [r7, #4]
 800a6ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	68ba      	ldr	r2, [r7, #8]
 800a6b4:	60da      	str	r2, [r3, #12]
=======
 800a948:	b480      	push	{r7}
 800a94a:	b085      	sub	sp, #20
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	60f8      	str	r0, [r7, #12]
 800a950:	60b9      	str	r1, [r7, #8]
 800a952:	607a      	str	r2, [r7, #4]
 800a954:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	681a      	ldr	r2, [r3, #0]
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a964:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	683a      	ldr	r2, [r7, #0]
 800a96c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	689b      	ldr	r3, [r3, #8]
 800a972:	2b40      	cmp	r3, #64	; 0x40
 800a974:	d108      	bne.n	800a988 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	68ba      	ldr	r2, [r7, #8]
 800a984:	60da      	str	r2, [r3, #12]
>>>>>>> master
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
<<<<<<< HEAD
 800a6b6:	e007      	b.n	800a6c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	68ba      	ldr	r2, [r7, #8]
 800a6be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	687a      	ldr	r2, [r7, #4]
 800a6c6:	60da      	str	r2, [r3, #12]
}
 800a6c8:	bf00      	nop
 800a6ca:	3714      	adds	r7, #20
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d2:	4770      	bx	lr

0800a6d4 <DMA_CalcBaseAndBitshift>:
=======
 800a986:	e007      	b.n	800a998 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	68ba      	ldr	r2, [r7, #8]
 800a98e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	687a      	ldr	r2, [r7, #4]
 800a996:	60da      	str	r2, [r3, #12]
}
 800a998:	bf00      	nop
 800a99a:	3714      	adds	r7, #20
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr

0800a9a4 <DMA_CalcBaseAndBitshift>:
>>>>>>> master
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
<<<<<<< HEAD
 800a6d4:	b480      	push	{r7}
 800a6d6:	b085      	sub	sp, #20
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	b2db      	uxtb	r3, r3
 800a6e2:	3b10      	subs	r3, #16
 800a6e4:	4a14      	ldr	r2, [pc, #80]	; (800a738 <DMA_CalcBaseAndBitshift+0x64>)
 800a6e6:	fba2 2303 	umull	r2, r3, r2, r3
 800a6ea:	091b      	lsrs	r3, r3, #4
 800a6ec:	60fb      	str	r3, [r7, #12]
=======
 800a9a4:	b480      	push	{r7}
 800a9a6:	b085      	sub	sp, #20
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	b2db      	uxtb	r3, r3
 800a9b2:	3b10      	subs	r3, #16
 800a9b4:	4a14      	ldr	r2, [pc, #80]	; (800aa08 <DMA_CalcBaseAndBitshift+0x64>)
 800a9b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a9ba:	091b      	lsrs	r3, r3, #4
 800a9bc:	60fb      	str	r3, [r7, #12]
>>>>>>> master
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
<<<<<<< HEAD
 800a6ee:	4a13      	ldr	r2, [pc, #76]	; (800a73c <DMA_CalcBaseAndBitshift+0x68>)
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	4413      	add	r3, r2
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	461a      	mov	r2, r3
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	2b03      	cmp	r3, #3
 800a700:	d909      	bls.n	800a716 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a70a:	f023 0303 	bic.w	r3, r3, #3
 800a70e:	1d1a      	adds	r2, r3, #4
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	659a      	str	r2, [r3, #88]	; 0x58
 800a714:	e007      	b.n	800a726 <DMA_CalcBaseAndBitshift+0x52>
=======
 800a9be:	4a13      	ldr	r2, [pc, #76]	; (800aa0c <DMA_CalcBaseAndBitshift+0x68>)
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	4413      	add	r3, r2
 800a9c4:	781b      	ldrb	r3, [r3, #0]
 800a9c6:	461a      	mov	r2, r3
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	2b03      	cmp	r3, #3
 800a9d0:	d909      	bls.n	800a9e6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a9da:	f023 0303 	bic.w	r3, r3, #3
 800a9de:	1d1a      	adds	r2, r3, #4
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	659a      	str	r2, [r3, #88]	; 0x58
 800a9e4:	e007      	b.n	800a9f6 <DMA_CalcBaseAndBitshift+0x52>
>>>>>>> master
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
<<<<<<< HEAD
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a71e:	f023 0303 	bic.w	r3, r3, #3
 800a722:	687a      	ldr	r2, [r7, #4]
 800a724:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a72a:	4618      	mov	r0, r3
 800a72c:	3714      	adds	r7, #20
 800a72e:	46bd      	mov	sp, r7
 800a730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a734:	4770      	bx	lr
 800a736:	bf00      	nop
 800a738:	aaaaaaab 	.word	0xaaaaaaab
 800a73c:	08013108 	.word	0x08013108

0800a740 <DMA_CheckFifoParam>:
=======
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a9ee:	f023 0303 	bic.w	r3, r3, #3
 800a9f2:	687a      	ldr	r2, [r7, #4]
 800a9f4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3714      	adds	r7, #20
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa04:	4770      	bx	lr
 800aa06:	bf00      	nop
 800aa08:	aaaaaaab 	.word	0xaaaaaaab
 800aa0c:	08014dc0 	.word	0x08014dc0

0800aa10 <DMA_CheckFifoParam>:
>>>>>>> master
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
<<<<<<< HEAD
 800a740:	b480      	push	{r7}
 800a742:	b085      	sub	sp, #20
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a748:	2300      	movs	r3, #0
 800a74a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a750:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	699b      	ldr	r3, [r3, #24]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d11f      	bne.n	800a79a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	2b03      	cmp	r3, #3
 800a75e:	d855      	bhi.n	800a80c <DMA_CheckFifoParam+0xcc>
 800a760:	a201      	add	r2, pc, #4	; (adr r2, 800a768 <DMA_CheckFifoParam+0x28>)
 800a762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a766:	bf00      	nop
 800a768:	0800a779 	.word	0x0800a779
 800a76c:	0800a78b 	.word	0x0800a78b
 800a770:	0800a779 	.word	0x0800a779
 800a774:	0800a80d 	.word	0x0800a80d
=======
 800aa10:	b480      	push	{r7}
 800aa12:	b085      	sub	sp, #20
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa20:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	699b      	ldr	r3, [r3, #24]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d11f      	bne.n	800aa6a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	2b03      	cmp	r3, #3
 800aa2e:	d855      	bhi.n	800aadc <DMA_CheckFifoParam+0xcc>
 800aa30:	a201      	add	r2, pc, #4	; (adr r2, 800aa38 <DMA_CheckFifoParam+0x28>)
 800aa32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa36:	bf00      	nop
 800aa38:	0800aa49 	.word	0x0800aa49
 800aa3c:	0800aa5b 	.word	0x0800aa5b
 800aa40:	0800aa49 	.word	0x0800aa49
 800aa44:	0800aadd 	.word	0x0800aadd
>>>>>>> master
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
<<<<<<< HEAD
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a77c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a780:	2b00      	cmp	r3, #0
 800a782:	d045      	beq.n	800a810 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800a784:	2301      	movs	r3, #1
 800a786:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a788:	e042      	b.n	800a810 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a78e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a792:	d13f      	bne.n	800a814 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800a794:	2301      	movs	r3, #1
 800a796:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a798:	e03c      	b.n	800a814 <DMA_CheckFifoParam+0xd4>
=======
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d045      	beq.n	800aae0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800aa54:	2301      	movs	r3, #1
 800aa56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aa58:	e042      	b.n	800aae0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa5e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800aa62:	d13f      	bne.n	800aae4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800aa64:	2301      	movs	r3, #1
 800aa66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aa68:	e03c      	b.n	800aae4 <DMA_CheckFifoParam+0xd4>
>>>>>>> master
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
<<<<<<< HEAD
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	699b      	ldr	r3, [r3, #24]
 800a79e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a7a2:	d121      	bne.n	800a7e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800a7a4:	68bb      	ldr	r3, [r7, #8]
 800a7a6:	2b03      	cmp	r3, #3
 800a7a8:	d836      	bhi.n	800a818 <DMA_CheckFifoParam+0xd8>
 800a7aa:	a201      	add	r2, pc, #4	; (adr r2, 800a7b0 <DMA_CheckFifoParam+0x70>)
 800a7ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7b0:	0800a7c1 	.word	0x0800a7c1
 800a7b4:	0800a7c7 	.word	0x0800a7c7
 800a7b8:	0800a7c1 	.word	0x0800a7c1
 800a7bc:	0800a7d9 	.word	0x0800a7d9
=======
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	699b      	ldr	r3, [r3, #24]
 800aa6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa72:	d121      	bne.n	800aab8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	2b03      	cmp	r3, #3
 800aa78:	d836      	bhi.n	800aae8 <DMA_CheckFifoParam+0xd8>
 800aa7a:	a201      	add	r2, pc, #4	; (adr r2, 800aa80 <DMA_CheckFifoParam+0x70>)
 800aa7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa80:	0800aa91 	.word	0x0800aa91
 800aa84:	0800aa97 	.word	0x0800aa97
 800aa88:	0800aa91 	.word	0x0800aa91
 800aa8c:	0800aaa9 	.word	0x0800aaa9
>>>>>>> master
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
<<<<<<< HEAD
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	73fb      	strb	r3, [r7, #15]
      break;
 800a7c4:	e02f      	b.n	800a826 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d024      	beq.n	800a81c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a7d6:	e021      	b.n	800a81c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7dc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a7e0:	d11e      	bne.n	800a820 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800a7e6:	e01b      	b.n	800a820 <DMA_CheckFifoParam+0xe0>
=======
 800aa90:	2301      	movs	r3, #1
 800aa92:	73fb      	strb	r3, [r7, #15]
      break;
 800aa94:	e02f      	b.n	800aaf6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d024      	beq.n	800aaec <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800aaa2:	2301      	movs	r3, #1
 800aaa4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aaa6:	e021      	b.n	800aaec <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800aab0:	d11e      	bne.n	800aaf0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800aab2:	2301      	movs	r3, #1
 800aab4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800aab6:	e01b      	b.n	800aaf0 <DMA_CheckFifoParam+0xe0>
>>>>>>> master
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
<<<<<<< HEAD
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	2b02      	cmp	r3, #2
 800a7ec:	d902      	bls.n	800a7f4 <DMA_CheckFifoParam+0xb4>
 800a7ee:	2b03      	cmp	r3, #3
 800a7f0:	d003      	beq.n	800a7fa <DMA_CheckFifoParam+0xba>
=======
 800aab8:	68bb      	ldr	r3, [r7, #8]
 800aaba:	2b02      	cmp	r3, #2
 800aabc:	d902      	bls.n	800aac4 <DMA_CheckFifoParam+0xb4>
 800aabe:	2b03      	cmp	r3, #3
 800aac0:	d003      	beq.n	800aaca <DMA_CheckFifoParam+0xba>
>>>>>>> master
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
<<<<<<< HEAD
 800a7f2:	e018      	b.n	800a826 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	73fb      	strb	r3, [r7, #15]
      break;
 800a7f8:	e015      	b.n	800a826 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a802:	2b00      	cmp	r3, #0
 800a804:	d00e      	beq.n	800a824 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800a806:	2301      	movs	r3, #1
 800a808:	73fb      	strb	r3, [r7, #15]
      break;
 800a80a:	e00b      	b.n	800a824 <DMA_CheckFifoParam+0xe4>
      break;
 800a80c:	bf00      	nop
 800a80e:	e00a      	b.n	800a826 <DMA_CheckFifoParam+0xe6>
      break;
 800a810:	bf00      	nop
 800a812:	e008      	b.n	800a826 <DMA_CheckFifoParam+0xe6>
      break;
 800a814:	bf00      	nop
 800a816:	e006      	b.n	800a826 <DMA_CheckFifoParam+0xe6>
      break;
 800a818:	bf00      	nop
 800a81a:	e004      	b.n	800a826 <DMA_CheckFifoParam+0xe6>
      break;
 800a81c:	bf00      	nop
 800a81e:	e002      	b.n	800a826 <DMA_CheckFifoParam+0xe6>
      break;   
 800a820:	bf00      	nop
 800a822:	e000      	b.n	800a826 <DMA_CheckFifoParam+0xe6>
      break;
 800a824:	bf00      	nop
=======
 800aac2:	e018      	b.n	800aaf6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800aac4:	2301      	movs	r3, #1
 800aac6:	73fb      	strb	r3, [r7, #15]
      break;
 800aac8:	e015      	b.n	800aaf6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aace:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d00e      	beq.n	800aaf4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800aad6:	2301      	movs	r3, #1
 800aad8:	73fb      	strb	r3, [r7, #15]
      break;
 800aada:	e00b      	b.n	800aaf4 <DMA_CheckFifoParam+0xe4>
      break;
 800aadc:	bf00      	nop
 800aade:	e00a      	b.n	800aaf6 <DMA_CheckFifoParam+0xe6>
      break;
 800aae0:	bf00      	nop
 800aae2:	e008      	b.n	800aaf6 <DMA_CheckFifoParam+0xe6>
      break;
 800aae4:	bf00      	nop
 800aae6:	e006      	b.n	800aaf6 <DMA_CheckFifoParam+0xe6>
      break;
 800aae8:	bf00      	nop
 800aaea:	e004      	b.n	800aaf6 <DMA_CheckFifoParam+0xe6>
      break;
 800aaec:	bf00      	nop
 800aaee:	e002      	b.n	800aaf6 <DMA_CheckFifoParam+0xe6>
      break;   
 800aaf0:	bf00      	nop
 800aaf2:	e000      	b.n	800aaf6 <DMA_CheckFifoParam+0xe6>
      break;
 800aaf4:	bf00      	nop
>>>>>>> master
    }
  } 
  
  return status; 
<<<<<<< HEAD
 800a826:	7bfb      	ldrb	r3, [r7, #15]
}
 800a828:	4618      	mov	r0, r3
 800a82a:	3714      	adds	r7, #20
 800a82c:	46bd      	mov	sp, r7
 800a82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a832:	4770      	bx	lr

0800a834 <HAL_FLASH_Program>:
=======
 800aaf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3714      	adds	r7, #20
 800aafc:	46bd      	mov	sp, r7
 800aafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab02:	4770      	bx	lr

0800ab04 <HAL_FLASH_Program>:
>>>>>>> master
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
<<<<<<< HEAD
 800a834:	b580      	push	{r7, lr}
 800a836:	b086      	sub	sp, #24
 800a838:	af00      	add	r7, sp, #0
 800a83a:	60f8      	str	r0, [r7, #12]
 800a83c:	60b9      	str	r1, [r7, #8]
 800a83e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a842:	2301      	movs	r3, #1
 800a844:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800a846:	4b23      	ldr	r3, [pc, #140]	; (800a8d4 <HAL_FLASH_Program+0xa0>)
 800a848:	7e1b      	ldrb	r3, [r3, #24]
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d101      	bne.n	800a852 <HAL_FLASH_Program+0x1e>
 800a84e:	2302      	movs	r3, #2
 800a850:	e03b      	b.n	800a8ca <HAL_FLASH_Program+0x96>
 800a852:	4b20      	ldr	r3, [pc, #128]	; (800a8d4 <HAL_FLASH_Program+0xa0>)
 800a854:	2201      	movs	r2, #1
 800a856:	761a      	strb	r2, [r3, #24]
=======
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b086      	sub	sp, #24
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	60f8      	str	r0, [r7, #12]
 800ab0c:	60b9      	str	r1, [r7, #8]
 800ab0e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ab12:	2301      	movs	r3, #1
 800ab14:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ab16:	4b23      	ldr	r3, [pc, #140]	; (800aba4 <HAL_FLASH_Program+0xa0>)
 800ab18:	7e1b      	ldrb	r3, [r3, #24]
 800ab1a:	2b01      	cmp	r3, #1
 800ab1c:	d101      	bne.n	800ab22 <HAL_FLASH_Program+0x1e>
 800ab1e:	2302      	movs	r3, #2
 800ab20:	e03b      	b.n	800ab9a <HAL_FLASH_Program+0x96>
 800ab22:	4b20      	ldr	r3, [pc, #128]	; (800aba4 <HAL_FLASH_Program+0xa0>)
 800ab24:	2201      	movs	r2, #1
 800ab26:	761a      	strb	r2, [r3, #24]
>>>>>>> master
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
<<<<<<< HEAD
 800a858:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a85c:	f000 f870 	bl	800a940 <FLASH_WaitForLastOperation>
 800a860:	4603      	mov	r3, r0
 800a862:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800a864:	7dfb      	ldrb	r3, [r7, #23]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d12b      	bne.n	800a8c2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d105      	bne.n	800a87c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800a870:	783b      	ldrb	r3, [r7, #0]
 800a872:	4619      	mov	r1, r3
 800a874:	68b8      	ldr	r0, [r7, #8]
 800a876:	f000 f917 	bl	800aaa8 <FLASH_Program_Byte>
 800a87a:	e016      	b.n	800a8aa <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2b01      	cmp	r3, #1
 800a880:	d105      	bne.n	800a88e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800a882:	883b      	ldrh	r3, [r7, #0]
 800a884:	4619      	mov	r1, r3
 800a886:	68b8      	ldr	r0, [r7, #8]
 800a888:	f000 f8ea 	bl	800aa60 <FLASH_Program_HalfWord>
 800a88c:	e00d      	b.n	800a8aa <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	2b02      	cmp	r3, #2
 800a892:	d105      	bne.n	800a8a0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	4619      	mov	r1, r3
 800a898:	68b8      	ldr	r0, [r7, #8]
 800a89a:	f000 f8bf 	bl	800aa1c <FLASH_Program_Word>
 800a89e:	e004      	b.n	800a8aa <HAL_FLASH_Program+0x76>
=======
 800ab28:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ab2c:	f000 f870 	bl	800ac10 <FLASH_WaitForLastOperation>
 800ab30:	4603      	mov	r3, r0
 800ab32:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800ab34:	7dfb      	ldrb	r3, [r7, #23]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d12b      	bne.n	800ab92 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d105      	bne.n	800ab4c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800ab40:	783b      	ldrb	r3, [r7, #0]
 800ab42:	4619      	mov	r1, r3
 800ab44:	68b8      	ldr	r0, [r7, #8]
 800ab46:	f000 f917 	bl	800ad78 <FLASH_Program_Byte>
 800ab4a:	e016      	b.n	800ab7a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	2b01      	cmp	r3, #1
 800ab50:	d105      	bne.n	800ab5e <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800ab52:	883b      	ldrh	r3, [r7, #0]
 800ab54:	4619      	mov	r1, r3
 800ab56:	68b8      	ldr	r0, [r7, #8]
 800ab58:	f000 f8ea 	bl	800ad30 <FLASH_Program_HalfWord>
 800ab5c:	e00d      	b.n	800ab7a <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2b02      	cmp	r3, #2
 800ab62:	d105      	bne.n	800ab70 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	4619      	mov	r1, r3
 800ab68:	68b8      	ldr	r0, [r7, #8]
 800ab6a:	f000 f8bf 	bl	800acec <FLASH_Program_Word>
 800ab6e:	e004      	b.n	800ab7a <HAL_FLASH_Program+0x76>
>>>>>>> master
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
<<<<<<< HEAD
 800a8a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8a4:	68b8      	ldr	r0, [r7, #8]
 800a8a6:	f000 f88b 	bl	800a9c0 <FLASH_Program_DoubleWord>
=======
 800ab70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab74:	68b8      	ldr	r0, [r7, #8]
 800ab76:	f000 f88b 	bl	800ac90 <FLASH_Program_DoubleWord>
>>>>>>> master
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
<<<<<<< HEAD
 800a8aa:	f24c 3050 	movw	r0, #50000	; 0xc350
 800a8ae:	f000 f847 	bl	800a940 <FLASH_WaitForLastOperation>
 800a8b2:	4603      	mov	r3, r0
 800a8b4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800a8b6:	4b08      	ldr	r3, [pc, #32]	; (800a8d8 <HAL_FLASH_Program+0xa4>)
 800a8b8:	691b      	ldr	r3, [r3, #16]
 800a8ba:	4a07      	ldr	r2, [pc, #28]	; (800a8d8 <HAL_FLASH_Program+0xa4>)
 800a8bc:	f023 0301 	bic.w	r3, r3, #1
 800a8c0:	6113      	str	r3, [r2, #16]
=======
 800ab7a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ab7e:	f000 f847 	bl	800ac10 <FLASH_WaitForLastOperation>
 800ab82:	4603      	mov	r3, r0
 800ab84:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800ab86:	4b08      	ldr	r3, [pc, #32]	; (800aba8 <HAL_FLASH_Program+0xa4>)
 800ab88:	691b      	ldr	r3, [r3, #16]
 800ab8a:	4a07      	ldr	r2, [pc, #28]	; (800aba8 <HAL_FLASH_Program+0xa4>)
 800ab8c:	f023 0301 	bic.w	r3, r3, #1
 800ab90:	6113      	str	r3, [r2, #16]
>>>>>>> master
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
<<<<<<< HEAD
 800a8c2:	4b04      	ldr	r3, [pc, #16]	; (800a8d4 <HAL_FLASH_Program+0xa0>)
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	761a      	strb	r2, [r3, #24]
  
  return status;
 800a8c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8ca:	4618      	mov	r0, r3
 800a8cc:	3718      	adds	r7, #24
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	bd80      	pop	{r7, pc}
 800a8d2:	bf00      	nop
 800a8d4:	2000420c 	.word	0x2000420c
 800a8d8:	40023c00 	.word	0x40023c00

0800a8dc <HAL_FLASH_Unlock>:
=======
 800ab92:	4b04      	ldr	r3, [pc, #16]	; (800aba4 <HAL_FLASH_Program+0xa0>)
 800ab94:	2200      	movs	r2, #0
 800ab96:	761a      	strb	r2, [r3, #24]
  
  return status;
 800ab98:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	3718      	adds	r7, #24
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}
 800aba2:	bf00      	nop
 800aba4:	200042b4 	.word	0x200042b4
 800aba8:	40023c00 	.word	0x40023c00

0800abac <HAL_FLASH_Unlock>:
>>>>>>> master
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
<<<<<<< HEAD
 800a8dc:	b480      	push	{r7}
 800a8de:	b083      	sub	sp, #12
 800a8e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800a8e6:	4b0b      	ldr	r3, [pc, #44]	; (800a914 <HAL_FLASH_Unlock+0x38>)
 800a8e8:	691b      	ldr	r3, [r3, #16]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	da0b      	bge.n	800a906 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800a8ee:	4b09      	ldr	r3, [pc, #36]	; (800a914 <HAL_FLASH_Unlock+0x38>)
 800a8f0:	4a09      	ldr	r2, [pc, #36]	; (800a918 <HAL_FLASH_Unlock+0x3c>)
 800a8f2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800a8f4:	4b07      	ldr	r3, [pc, #28]	; (800a914 <HAL_FLASH_Unlock+0x38>)
 800a8f6:	4a09      	ldr	r2, [pc, #36]	; (800a91c <HAL_FLASH_Unlock+0x40>)
 800a8f8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800a8fa:	4b06      	ldr	r3, [pc, #24]	; (800a914 <HAL_FLASH_Unlock+0x38>)
 800a8fc:	691b      	ldr	r3, [r3, #16]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	da01      	bge.n	800a906 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800a902:	2301      	movs	r3, #1
 800a904:	71fb      	strb	r3, [r7, #7]
=======
 800abac:	b480      	push	{r7}
 800abae:	b083      	sub	sp, #12
 800abb0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800abb2:	2300      	movs	r3, #0
 800abb4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800abb6:	4b0b      	ldr	r3, [pc, #44]	; (800abe4 <HAL_FLASH_Unlock+0x38>)
 800abb8:	691b      	ldr	r3, [r3, #16]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	da0b      	bge.n	800abd6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800abbe:	4b09      	ldr	r3, [pc, #36]	; (800abe4 <HAL_FLASH_Unlock+0x38>)
 800abc0:	4a09      	ldr	r2, [pc, #36]	; (800abe8 <HAL_FLASH_Unlock+0x3c>)
 800abc2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800abc4:	4b07      	ldr	r3, [pc, #28]	; (800abe4 <HAL_FLASH_Unlock+0x38>)
 800abc6:	4a09      	ldr	r2, [pc, #36]	; (800abec <HAL_FLASH_Unlock+0x40>)
 800abc8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800abca:	4b06      	ldr	r3, [pc, #24]	; (800abe4 <HAL_FLASH_Unlock+0x38>)
 800abcc:	691b      	ldr	r3, [r3, #16]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	da01      	bge.n	800abd6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800abd2:	2301      	movs	r3, #1
 800abd4:	71fb      	strb	r3, [r7, #7]
>>>>>>> master
    }
  }

  return status;
<<<<<<< HEAD
 800a906:	79fb      	ldrb	r3, [r7, #7]
}
 800a908:	4618      	mov	r0, r3
 800a90a:	370c      	adds	r7, #12
 800a90c:	46bd      	mov	sp, r7
 800a90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a912:	4770      	bx	lr
 800a914:	40023c00 	.word	0x40023c00
 800a918:	45670123 	.word	0x45670123
 800a91c:	cdef89ab 	.word	0xcdef89ab

0800a920 <HAL_FLASH_Lock>:
=======
 800abd6:	79fb      	ldrb	r3, [r7, #7]
}
 800abd8:	4618      	mov	r0, r3
 800abda:	370c      	adds	r7, #12
 800abdc:	46bd      	mov	sp, r7
 800abde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe2:	4770      	bx	lr
 800abe4:	40023c00 	.word	0x40023c00
 800abe8:	45670123 	.word	0x45670123
 800abec:	cdef89ab 	.word	0xcdef89ab

0800abf0 <HAL_FLASH_Lock>:
>>>>>>> master
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
<<<<<<< HEAD
 800a920:	b480      	push	{r7}
 800a922:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800a924:	4b05      	ldr	r3, [pc, #20]	; (800a93c <HAL_FLASH_Lock+0x1c>)
 800a926:	691b      	ldr	r3, [r3, #16]
 800a928:	4a04      	ldr	r2, [pc, #16]	; (800a93c <HAL_FLASH_Lock+0x1c>)
 800a92a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a92e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800a930:	2300      	movs	r3, #0
}
 800a932:	4618      	mov	r0, r3
 800a934:	46bd      	mov	sp, r7
 800a936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93a:	4770      	bx	lr
 800a93c:	40023c00 	.word	0x40023c00

0800a940 <FLASH_WaitForLastOperation>:
=======
 800abf0:	b480      	push	{r7}
 800abf2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800abf4:	4b05      	ldr	r3, [pc, #20]	; (800ac0c <HAL_FLASH_Lock+0x1c>)
 800abf6:	691b      	ldr	r3, [r3, #16]
 800abf8:	4a04      	ldr	r2, [pc, #16]	; (800ac0c <HAL_FLASH_Lock+0x1c>)
 800abfa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800abfe:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800ac00:	2300      	movs	r3, #0
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	46bd      	mov	sp, r7
 800ac06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0a:	4770      	bx	lr
 800ac0c:	40023c00 	.word	0x40023c00

0800ac10 <FLASH_WaitForLastOperation>:
>>>>>>> master
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
<<<<<<< HEAD
 800a940:	b580      	push	{r7, lr}
 800a942:	b084      	sub	sp, #16
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a948:	2300      	movs	r3, #0
 800a94a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800a94c:	4b1a      	ldr	r3, [pc, #104]	; (800a9b8 <FLASH_WaitForLastOperation+0x78>)
 800a94e:	2200      	movs	r2, #0
 800a950:	61da      	str	r2, [r3, #28]
=======
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b084      	sub	sp, #16
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ac18:	2300      	movs	r3, #0
 800ac1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ac1c:	4b1a      	ldr	r3, [pc, #104]	; (800ac88 <FLASH_WaitForLastOperation+0x78>)
 800ac1e:	2200      	movs	r2, #0
 800ac20:	61da      	str	r2, [r3, #28]
>>>>>>> master
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
<<<<<<< HEAD
 800a952:	f7fe fa79 	bl	8008e48 <HAL_GetTick>
 800a956:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800a958:	e010      	b.n	800a97c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a960:	d00c      	beq.n	800a97c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d007      	beq.n	800a978 <FLASH_WaitForLastOperation+0x38>
 800a968:	f7fe fa6e 	bl	8008e48 <HAL_GetTick>
 800a96c:	4602      	mov	r2, r0
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	1ad3      	subs	r3, r2, r3
 800a972:	687a      	ldr	r2, [r7, #4]
 800a974:	429a      	cmp	r2, r3
 800a976:	d201      	bcs.n	800a97c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800a978:	2303      	movs	r3, #3
 800a97a:	e019      	b.n	800a9b0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800a97c:	4b0f      	ldr	r3, [pc, #60]	; (800a9bc <FLASH_WaitForLastOperation+0x7c>)
 800a97e:	68db      	ldr	r3, [r3, #12]
 800a980:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a984:	2b00      	cmp	r3, #0
 800a986:	d1e8      	bne.n	800a95a <FLASH_WaitForLastOperation+0x1a>
=======
 800ac22:	f7fe f92f 	bl	8008e84 <HAL_GetTick>
 800ac26:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ac28:	e010      	b.n	800ac4c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac30:	d00c      	beq.n	800ac4c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d007      	beq.n	800ac48 <FLASH_WaitForLastOperation+0x38>
 800ac38:	f7fe f924 	bl	8008e84 <HAL_GetTick>
 800ac3c:	4602      	mov	r2, r0
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	1ad3      	subs	r3, r2, r3
 800ac42:	687a      	ldr	r2, [r7, #4]
 800ac44:	429a      	cmp	r2, r3
 800ac46:	d201      	bcs.n	800ac4c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800ac48:	2303      	movs	r3, #3
 800ac4a:	e019      	b.n	800ac80 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ac4c:	4b0f      	ldr	r3, [pc, #60]	; (800ac8c <FLASH_WaitForLastOperation+0x7c>)
 800ac4e:	68db      	ldr	r3, [r3, #12]
 800ac50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d1e8      	bne.n	800ac2a <FLASH_WaitForLastOperation+0x1a>
>>>>>>> master
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
<<<<<<< HEAD
 800a988:	4b0c      	ldr	r3, [pc, #48]	; (800a9bc <FLASH_WaitForLastOperation+0x7c>)
 800a98a:	68db      	ldr	r3, [r3, #12]
 800a98c:	f003 0301 	and.w	r3, r3, #1
 800a990:	2b00      	cmp	r3, #0
 800a992:	d002      	beq.n	800a99a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800a994:	4b09      	ldr	r3, [pc, #36]	; (800a9bc <FLASH_WaitForLastOperation+0x7c>)
 800a996:	2201      	movs	r2, #1
 800a998:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800a99a:	4b08      	ldr	r3, [pc, #32]	; (800a9bc <FLASH_WaitForLastOperation+0x7c>)
 800a99c:	68db      	ldr	r3, [r3, #12]
 800a99e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d003      	beq.n	800a9ae <FLASH_WaitForLastOperation+0x6e>
=======
 800ac58:	4b0c      	ldr	r3, [pc, #48]	; (800ac8c <FLASH_WaitForLastOperation+0x7c>)
 800ac5a:	68db      	ldr	r3, [r3, #12]
 800ac5c:	f003 0301 	and.w	r3, r3, #1
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d002      	beq.n	800ac6a <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800ac64:	4b09      	ldr	r3, [pc, #36]	; (800ac8c <FLASH_WaitForLastOperation+0x7c>)
 800ac66:	2201      	movs	r2, #1
 800ac68:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800ac6a:	4b08      	ldr	r3, [pc, #32]	; (800ac8c <FLASH_WaitForLastOperation+0x7c>)
 800ac6c:	68db      	ldr	r3, [r3, #12]
 800ac6e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d003      	beq.n	800ac7e <FLASH_WaitForLastOperation+0x6e>
>>>>>>> master
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
<<<<<<< HEAD
 800a9a6:	f000 f8a1 	bl	800aaec <FLASH_SetErrorCode>
    return HAL_ERROR;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	e000      	b.n	800a9b0 <FLASH_WaitForLastOperation+0x70>
=======
 800ac76:	f000 f8a1 	bl	800adbc <FLASH_SetErrorCode>
    return HAL_ERROR;
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	e000      	b.n	800ac80 <FLASH_WaitForLastOperation+0x70>
>>>>>>> master
  }

  /* If there is no error flag set */
  return HAL_OK;
<<<<<<< HEAD
 800a9ae:	2300      	movs	r3, #0
  
}  
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	3710      	adds	r7, #16
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}
 800a9b8:	2000420c 	.word	0x2000420c
 800a9bc:	40023c00 	.word	0x40023c00

0800a9c0 <FLASH_Program_DoubleWord>:
=======
 800ac7e:	2300      	movs	r3, #0
  
}  
 800ac80:	4618      	mov	r0, r3
 800ac82:	3710      	adds	r7, #16
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd80      	pop	{r7, pc}
 800ac88:	200042b4 	.word	0x200042b4
 800ac8c:	40023c00 	.word	0x40023c00

0800ac90 <FLASH_Program_DoubleWord>:
>>>>>>> master
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
<<<<<<< HEAD
 800a9c0:	b490      	push	{r4, r7}
 800a9c2:	b084      	sub	sp, #16
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	60f8      	str	r0, [r7, #12]
 800a9c8:	e9c7 2300 	strd	r2, r3, [r7]
=======
 800ac90:	b490      	push	{r4, r7}
 800ac92:	b084      	sub	sp, #16
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	60f8      	str	r0, [r7, #12]
 800ac98:	e9c7 2300 	strd	r2, r3, [r7]
>>>>>>> master
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
<<<<<<< HEAD
 800a9cc:	4b12      	ldr	r3, [pc, #72]	; (800aa18 <FLASH_Program_DoubleWord+0x58>)
 800a9ce:	691b      	ldr	r3, [r3, #16]
 800a9d0:	4a11      	ldr	r2, [pc, #68]	; (800aa18 <FLASH_Program_DoubleWord+0x58>)
 800a9d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a9d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800a9d8:	4b0f      	ldr	r3, [pc, #60]	; (800aa18 <FLASH_Program_DoubleWord+0x58>)
 800a9da:	691b      	ldr	r3, [r3, #16]
 800a9dc:	4a0e      	ldr	r2, [pc, #56]	; (800aa18 <FLASH_Program_DoubleWord+0x58>)
 800a9de:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800a9e2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800a9e4:	4b0c      	ldr	r3, [pc, #48]	; (800aa18 <FLASH_Program_DoubleWord+0x58>)
 800a9e6:	691b      	ldr	r3, [r3, #16]
 800a9e8:	4a0b      	ldr	r2, [pc, #44]	; (800aa18 <FLASH_Program_DoubleWord+0x58>)
 800a9ea:	f043 0301 	orr.w	r3, r3, #1
 800a9ee:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	683a      	ldr	r2, [r7, #0]
 800a9f4:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800a9f6:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a9fa:	f04f 0300 	mov.w	r3, #0
 800a9fe:	f04f 0400 	mov.w	r4, #0
 800aa02:	0013      	movs	r3, r2
 800aa04:	2400      	movs	r4, #0
 800aa06:	68fa      	ldr	r2, [r7, #12]
 800aa08:	3204      	adds	r2, #4
 800aa0a:	6013      	str	r3, [r2, #0]
}
 800aa0c:	bf00      	nop
 800aa0e:	3710      	adds	r7, #16
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bc90      	pop	{r4, r7}
 800aa14:	4770      	bx	lr
 800aa16:	bf00      	nop
 800aa18:	40023c00 	.word	0x40023c00

0800aa1c <FLASH_Program_Word>:
=======
 800ac9c:	4b12      	ldr	r3, [pc, #72]	; (800ace8 <FLASH_Program_DoubleWord+0x58>)
 800ac9e:	691b      	ldr	r3, [r3, #16]
 800aca0:	4a11      	ldr	r2, [pc, #68]	; (800ace8 <FLASH_Program_DoubleWord+0x58>)
 800aca2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aca6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800aca8:	4b0f      	ldr	r3, [pc, #60]	; (800ace8 <FLASH_Program_DoubleWord+0x58>)
 800acaa:	691b      	ldr	r3, [r3, #16]
 800acac:	4a0e      	ldr	r2, [pc, #56]	; (800ace8 <FLASH_Program_DoubleWord+0x58>)
 800acae:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800acb2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800acb4:	4b0c      	ldr	r3, [pc, #48]	; (800ace8 <FLASH_Program_DoubleWord+0x58>)
 800acb6:	691b      	ldr	r3, [r3, #16]
 800acb8:	4a0b      	ldr	r2, [pc, #44]	; (800ace8 <FLASH_Program_DoubleWord+0x58>)
 800acba:	f043 0301 	orr.w	r3, r3, #1
 800acbe:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	683a      	ldr	r2, [r7, #0]
 800acc4:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800acc6:	e9d7 1200 	ldrd	r1, r2, [r7]
 800acca:	f04f 0300 	mov.w	r3, #0
 800acce:	f04f 0400 	mov.w	r4, #0
 800acd2:	0013      	movs	r3, r2
 800acd4:	2400      	movs	r4, #0
 800acd6:	68fa      	ldr	r2, [r7, #12]
 800acd8:	3204      	adds	r2, #4
 800acda:	6013      	str	r3, [r2, #0]
}
 800acdc:	bf00      	nop
 800acde:	3710      	adds	r7, #16
 800ace0:	46bd      	mov	sp, r7
 800ace2:	bc90      	pop	{r4, r7}
 800ace4:	4770      	bx	lr
 800ace6:	bf00      	nop
 800ace8:	40023c00 	.word	0x40023c00

0800acec <FLASH_Program_Word>:
>>>>>>> master
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
<<<<<<< HEAD
 800aa1c:	b480      	push	{r7}
 800aa1e:	b083      	sub	sp, #12
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
=======
 800acec:	b480      	push	{r7}
 800acee:	b083      	sub	sp, #12
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	6039      	str	r1, [r7, #0]
>>>>>>> master
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
<<<<<<< HEAD
 800aa26:	4b0d      	ldr	r3, [pc, #52]	; (800aa5c <FLASH_Program_Word+0x40>)
 800aa28:	691b      	ldr	r3, [r3, #16]
 800aa2a:	4a0c      	ldr	r2, [pc, #48]	; (800aa5c <FLASH_Program_Word+0x40>)
 800aa2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa30:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800aa32:	4b0a      	ldr	r3, [pc, #40]	; (800aa5c <FLASH_Program_Word+0x40>)
 800aa34:	691b      	ldr	r3, [r3, #16]
 800aa36:	4a09      	ldr	r2, [pc, #36]	; (800aa5c <FLASH_Program_Word+0x40>)
 800aa38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800aa3c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800aa3e:	4b07      	ldr	r3, [pc, #28]	; (800aa5c <FLASH_Program_Word+0x40>)
 800aa40:	691b      	ldr	r3, [r3, #16]
 800aa42:	4a06      	ldr	r2, [pc, #24]	; (800aa5c <FLASH_Program_Word+0x40>)
 800aa44:	f043 0301 	orr.w	r3, r3, #1
 800aa48:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	683a      	ldr	r2, [r7, #0]
 800aa4e:	601a      	str	r2, [r3, #0]
}
 800aa50:	bf00      	nop
 800aa52:	370c      	adds	r7, #12
 800aa54:	46bd      	mov	sp, r7
 800aa56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5a:	4770      	bx	lr
 800aa5c:	40023c00 	.word	0x40023c00

0800aa60 <FLASH_Program_HalfWord>:
=======
 800acf6:	4b0d      	ldr	r3, [pc, #52]	; (800ad2c <FLASH_Program_Word+0x40>)
 800acf8:	691b      	ldr	r3, [r3, #16]
 800acfa:	4a0c      	ldr	r2, [pc, #48]	; (800ad2c <FLASH_Program_Word+0x40>)
 800acfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad00:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800ad02:	4b0a      	ldr	r3, [pc, #40]	; (800ad2c <FLASH_Program_Word+0x40>)
 800ad04:	691b      	ldr	r3, [r3, #16]
 800ad06:	4a09      	ldr	r2, [pc, #36]	; (800ad2c <FLASH_Program_Word+0x40>)
 800ad08:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ad0c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800ad0e:	4b07      	ldr	r3, [pc, #28]	; (800ad2c <FLASH_Program_Word+0x40>)
 800ad10:	691b      	ldr	r3, [r3, #16]
 800ad12:	4a06      	ldr	r2, [pc, #24]	; (800ad2c <FLASH_Program_Word+0x40>)
 800ad14:	f043 0301 	orr.w	r3, r3, #1
 800ad18:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	683a      	ldr	r2, [r7, #0]
 800ad1e:	601a      	str	r2, [r3, #0]
}
 800ad20:	bf00      	nop
 800ad22:	370c      	adds	r7, #12
 800ad24:	46bd      	mov	sp, r7
 800ad26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2a:	4770      	bx	lr
 800ad2c:	40023c00 	.word	0x40023c00

0800ad30 <FLASH_Program_HalfWord>:
>>>>>>> master
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
<<<<<<< HEAD
 800aa60:	b480      	push	{r7}
 800aa62:	b083      	sub	sp, #12
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
 800aa68:	460b      	mov	r3, r1
 800aa6a:	807b      	strh	r3, [r7, #2]
=======
 800ad30:	b480      	push	{r7}
 800ad32:	b083      	sub	sp, #12
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	460b      	mov	r3, r1
 800ad3a:	807b      	strh	r3, [r7, #2]
>>>>>>> master
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
<<<<<<< HEAD
 800aa6c:	4b0d      	ldr	r3, [pc, #52]	; (800aaa4 <FLASH_Program_HalfWord+0x44>)
 800aa6e:	691b      	ldr	r3, [r3, #16]
 800aa70:	4a0c      	ldr	r2, [pc, #48]	; (800aaa4 <FLASH_Program_HalfWord+0x44>)
 800aa72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa76:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800aa78:	4b0a      	ldr	r3, [pc, #40]	; (800aaa4 <FLASH_Program_HalfWord+0x44>)
 800aa7a:	691b      	ldr	r3, [r3, #16]
 800aa7c:	4a09      	ldr	r2, [pc, #36]	; (800aaa4 <FLASH_Program_HalfWord+0x44>)
 800aa7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aa82:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800aa84:	4b07      	ldr	r3, [pc, #28]	; (800aaa4 <FLASH_Program_HalfWord+0x44>)
 800aa86:	691b      	ldr	r3, [r3, #16]
 800aa88:	4a06      	ldr	r2, [pc, #24]	; (800aaa4 <FLASH_Program_HalfWord+0x44>)
 800aa8a:	f043 0301 	orr.w	r3, r3, #1
 800aa8e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	887a      	ldrh	r2, [r7, #2]
 800aa94:	801a      	strh	r2, [r3, #0]
}
 800aa96:	bf00      	nop
 800aa98:	370c      	adds	r7, #12
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa0:	4770      	bx	lr
 800aaa2:	bf00      	nop
 800aaa4:	40023c00 	.word	0x40023c00

0800aaa8 <FLASH_Program_Byte>:
=======
 800ad3c:	4b0d      	ldr	r3, [pc, #52]	; (800ad74 <FLASH_Program_HalfWord+0x44>)
 800ad3e:	691b      	ldr	r3, [r3, #16]
 800ad40:	4a0c      	ldr	r2, [pc, #48]	; (800ad74 <FLASH_Program_HalfWord+0x44>)
 800ad42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad46:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800ad48:	4b0a      	ldr	r3, [pc, #40]	; (800ad74 <FLASH_Program_HalfWord+0x44>)
 800ad4a:	691b      	ldr	r3, [r3, #16]
 800ad4c:	4a09      	ldr	r2, [pc, #36]	; (800ad74 <FLASH_Program_HalfWord+0x44>)
 800ad4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ad52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800ad54:	4b07      	ldr	r3, [pc, #28]	; (800ad74 <FLASH_Program_HalfWord+0x44>)
 800ad56:	691b      	ldr	r3, [r3, #16]
 800ad58:	4a06      	ldr	r2, [pc, #24]	; (800ad74 <FLASH_Program_HalfWord+0x44>)
 800ad5a:	f043 0301 	orr.w	r3, r3, #1
 800ad5e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	887a      	ldrh	r2, [r7, #2]
 800ad64:	801a      	strh	r2, [r3, #0]
}
 800ad66:	bf00      	nop
 800ad68:	370c      	adds	r7, #12
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad70:	4770      	bx	lr
 800ad72:	bf00      	nop
 800ad74:	40023c00 	.word	0x40023c00

0800ad78 <FLASH_Program_Byte>:
>>>>>>> master
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
<<<<<<< HEAD
 800aaa8:	b480      	push	{r7}
 800aaaa:	b083      	sub	sp, #12
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
 800aab0:	460b      	mov	r3, r1
 800aab2:	70fb      	strb	r3, [r7, #3]
=======
 800ad78:	b480      	push	{r7}
 800ad7a:	b083      	sub	sp, #12
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	460b      	mov	r3, r1
 800ad82:	70fb      	strb	r3, [r7, #3]
>>>>>>> master
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
<<<<<<< HEAD
 800aab4:	4b0c      	ldr	r3, [pc, #48]	; (800aae8 <FLASH_Program_Byte+0x40>)
 800aab6:	691b      	ldr	r3, [r3, #16]
 800aab8:	4a0b      	ldr	r2, [pc, #44]	; (800aae8 <FLASH_Program_Byte+0x40>)
 800aaba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aabe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800aac0:	4b09      	ldr	r3, [pc, #36]	; (800aae8 <FLASH_Program_Byte+0x40>)
 800aac2:	4a09      	ldr	r2, [pc, #36]	; (800aae8 <FLASH_Program_Byte+0x40>)
 800aac4:	691b      	ldr	r3, [r3, #16]
 800aac6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800aac8:	4b07      	ldr	r3, [pc, #28]	; (800aae8 <FLASH_Program_Byte+0x40>)
 800aaca:	691b      	ldr	r3, [r3, #16]
 800aacc:	4a06      	ldr	r2, [pc, #24]	; (800aae8 <FLASH_Program_Byte+0x40>)
 800aace:	f043 0301 	orr.w	r3, r3, #1
 800aad2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	78fa      	ldrb	r2, [r7, #3]
 800aad8:	701a      	strb	r2, [r3, #0]
}
 800aada:	bf00      	nop
 800aadc:	370c      	adds	r7, #12
 800aade:	46bd      	mov	sp, r7
 800aae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae4:	4770      	bx	lr
 800aae6:	bf00      	nop
 800aae8:	40023c00 	.word	0x40023c00

0800aaec <FLASH_SetErrorCode>:
=======
 800ad84:	4b0c      	ldr	r3, [pc, #48]	; (800adb8 <FLASH_Program_Byte+0x40>)
 800ad86:	691b      	ldr	r3, [r3, #16]
 800ad88:	4a0b      	ldr	r2, [pc, #44]	; (800adb8 <FLASH_Program_Byte+0x40>)
 800ad8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad8e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800ad90:	4b09      	ldr	r3, [pc, #36]	; (800adb8 <FLASH_Program_Byte+0x40>)
 800ad92:	4a09      	ldr	r2, [pc, #36]	; (800adb8 <FLASH_Program_Byte+0x40>)
 800ad94:	691b      	ldr	r3, [r3, #16]
 800ad96:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800ad98:	4b07      	ldr	r3, [pc, #28]	; (800adb8 <FLASH_Program_Byte+0x40>)
 800ad9a:	691b      	ldr	r3, [r3, #16]
 800ad9c:	4a06      	ldr	r2, [pc, #24]	; (800adb8 <FLASH_Program_Byte+0x40>)
 800ad9e:	f043 0301 	orr.w	r3, r3, #1
 800ada2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	78fa      	ldrb	r2, [r7, #3]
 800ada8:	701a      	strb	r2, [r3, #0]
}
 800adaa:	bf00      	nop
 800adac:	370c      	adds	r7, #12
 800adae:	46bd      	mov	sp, r7
 800adb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb4:	4770      	bx	lr
 800adb6:	bf00      	nop
 800adb8:	40023c00 	.word	0x40023c00

0800adbc <FLASH_SetErrorCode>:
>>>>>>> master
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
<<<<<<< HEAD
 800aaec:	b480      	push	{r7}
 800aaee:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800aaf0:	4b2f      	ldr	r3, [pc, #188]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800aaf2:	68db      	ldr	r3, [r3, #12]
 800aaf4:	f003 0310 	and.w	r3, r3, #16
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d008      	beq.n	800ab0e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800aafc:	4b2d      	ldr	r3, [pc, #180]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800aafe:	69db      	ldr	r3, [r3, #28]
 800ab00:	f043 0310 	orr.w	r3, r3, #16
 800ab04:	4a2b      	ldr	r2, [pc, #172]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800ab06:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800ab08:	4b29      	ldr	r3, [pc, #164]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800ab0a:	2210      	movs	r2, #16
 800ab0c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800ab0e:	4b28      	ldr	r3, [pc, #160]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800ab10:	68db      	ldr	r3, [r3, #12]
 800ab12:	f003 0320 	and.w	r3, r3, #32
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d008      	beq.n	800ab2c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800ab1a:	4b26      	ldr	r3, [pc, #152]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800ab1c:	69db      	ldr	r3, [r3, #28]
 800ab1e:	f043 0308 	orr.w	r3, r3, #8
 800ab22:	4a24      	ldr	r2, [pc, #144]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800ab24:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800ab26:	4b22      	ldr	r3, [pc, #136]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800ab28:	2220      	movs	r2, #32
 800ab2a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800ab2c:	4b20      	ldr	r3, [pc, #128]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800ab2e:	68db      	ldr	r3, [r3, #12]
 800ab30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d008      	beq.n	800ab4a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800ab38:	4b1e      	ldr	r3, [pc, #120]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800ab3a:	69db      	ldr	r3, [r3, #28]
 800ab3c:	f043 0304 	orr.w	r3, r3, #4
 800ab40:	4a1c      	ldr	r2, [pc, #112]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800ab42:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800ab44:	4b1a      	ldr	r3, [pc, #104]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800ab46:	2240      	movs	r2, #64	; 0x40
 800ab48:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800ab4a:	4b19      	ldr	r3, [pc, #100]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800ab4c:	68db      	ldr	r3, [r3, #12]
 800ab4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d008      	beq.n	800ab68 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800ab56:	4b17      	ldr	r3, [pc, #92]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800ab58:	69db      	ldr	r3, [r3, #28]
 800ab5a:	f043 0302 	orr.w	r3, r3, #2
 800ab5e:	4a15      	ldr	r2, [pc, #84]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800ab60:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800ab62:	4b13      	ldr	r3, [pc, #76]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800ab64:	2280      	movs	r2, #128	; 0x80
 800ab66:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800ab68:	4b11      	ldr	r3, [pc, #68]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800ab6a:	68db      	ldr	r3, [r3, #12]
 800ab6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d009      	beq.n	800ab88 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800ab74:	4b0f      	ldr	r3, [pc, #60]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800ab76:	69db      	ldr	r3, [r3, #28]
 800ab78:	f043 0301 	orr.w	r3, r3, #1
 800ab7c:	4a0d      	ldr	r2, [pc, #52]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800ab7e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 800ab80:	4b0b      	ldr	r3, [pc, #44]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800ab82:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ab86:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800ab88:	4b09      	ldr	r3, [pc, #36]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800ab8a:	68db      	ldr	r3, [r3, #12]
 800ab8c:	f003 0302 	and.w	r3, r3, #2
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d008      	beq.n	800aba6 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800ab94:	4b07      	ldr	r3, [pc, #28]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800ab96:	69db      	ldr	r3, [r3, #28]
 800ab98:	f043 0320 	orr.w	r3, r3, #32
 800ab9c:	4a05      	ldr	r2, [pc, #20]	; (800abb4 <FLASH_SetErrorCode+0xc8>)
 800ab9e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800aba0:	4b03      	ldr	r3, [pc, #12]	; (800abb0 <FLASH_SetErrorCode+0xc4>)
 800aba2:	2202      	movs	r2, #2
 800aba4:	60da      	str	r2, [r3, #12]
  }
}
 800aba6:	bf00      	nop
 800aba8:	46bd      	mov	sp, r7
 800abaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abae:	4770      	bx	lr
 800abb0:	40023c00 	.word	0x40023c00
 800abb4:	2000420c 	.word	0x2000420c

0800abb8 <HAL_FLASHEx_Erase>:
=======
 800adbc:	b480      	push	{r7}
 800adbe:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800adc0:	4b2f      	ldr	r3, [pc, #188]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800adc2:	68db      	ldr	r3, [r3, #12]
 800adc4:	f003 0310 	and.w	r3, r3, #16
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d008      	beq.n	800adde <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800adcc:	4b2d      	ldr	r3, [pc, #180]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800adce:	69db      	ldr	r3, [r3, #28]
 800add0:	f043 0310 	orr.w	r3, r3, #16
 800add4:	4a2b      	ldr	r2, [pc, #172]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800add6:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800add8:	4b29      	ldr	r3, [pc, #164]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800adda:	2210      	movs	r2, #16
 800addc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800adde:	4b28      	ldr	r3, [pc, #160]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800ade0:	68db      	ldr	r3, [r3, #12]
 800ade2:	f003 0320 	and.w	r3, r3, #32
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d008      	beq.n	800adfc <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800adea:	4b26      	ldr	r3, [pc, #152]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800adec:	69db      	ldr	r3, [r3, #28]
 800adee:	f043 0308 	orr.w	r3, r3, #8
 800adf2:	4a24      	ldr	r2, [pc, #144]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800adf4:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800adf6:	4b22      	ldr	r3, [pc, #136]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800adf8:	2220      	movs	r2, #32
 800adfa:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800adfc:	4b20      	ldr	r3, [pc, #128]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800adfe:	68db      	ldr	r3, [r3, #12]
 800ae00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d008      	beq.n	800ae1a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800ae08:	4b1e      	ldr	r3, [pc, #120]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800ae0a:	69db      	ldr	r3, [r3, #28]
 800ae0c:	f043 0304 	orr.w	r3, r3, #4
 800ae10:	4a1c      	ldr	r2, [pc, #112]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800ae12:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800ae14:	4b1a      	ldr	r3, [pc, #104]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800ae16:	2240      	movs	r2, #64	; 0x40
 800ae18:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800ae1a:	4b19      	ldr	r3, [pc, #100]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800ae1c:	68db      	ldr	r3, [r3, #12]
 800ae1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d008      	beq.n	800ae38 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800ae26:	4b17      	ldr	r3, [pc, #92]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800ae28:	69db      	ldr	r3, [r3, #28]
 800ae2a:	f043 0302 	orr.w	r3, r3, #2
 800ae2e:	4a15      	ldr	r2, [pc, #84]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800ae30:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800ae32:	4b13      	ldr	r3, [pc, #76]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800ae34:	2280      	movs	r2, #128	; 0x80
 800ae36:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800ae38:	4b11      	ldr	r3, [pc, #68]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800ae3a:	68db      	ldr	r3, [r3, #12]
 800ae3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d009      	beq.n	800ae58 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800ae44:	4b0f      	ldr	r3, [pc, #60]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800ae46:	69db      	ldr	r3, [r3, #28]
 800ae48:	f043 0301 	orr.w	r3, r3, #1
 800ae4c:	4a0d      	ldr	r2, [pc, #52]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800ae4e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 800ae50:	4b0b      	ldr	r3, [pc, #44]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800ae52:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ae56:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800ae58:	4b09      	ldr	r3, [pc, #36]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800ae5a:	68db      	ldr	r3, [r3, #12]
 800ae5c:	f003 0302 	and.w	r3, r3, #2
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d008      	beq.n	800ae76 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800ae64:	4b07      	ldr	r3, [pc, #28]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800ae66:	69db      	ldr	r3, [r3, #28]
 800ae68:	f043 0320 	orr.w	r3, r3, #32
 800ae6c:	4a05      	ldr	r2, [pc, #20]	; (800ae84 <FLASH_SetErrorCode+0xc8>)
 800ae6e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800ae70:	4b03      	ldr	r3, [pc, #12]	; (800ae80 <FLASH_SetErrorCode+0xc4>)
 800ae72:	2202      	movs	r2, #2
 800ae74:	60da      	str	r2, [r3, #12]
  }
}
 800ae76:	bf00      	nop
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7e:	4770      	bx	lr
 800ae80:	40023c00 	.word	0x40023c00
 800ae84:	200042b4 	.word	0x200042b4

0800ae88 <HAL_FLASHEx_Erase>:
>>>>>>> master
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
<<<<<<< HEAD
 800abb8:	b580      	push	{r7, lr}
 800abba:	b084      	sub	sp, #16
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
 800abc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800abc2:	2301      	movs	r3, #1
 800abc4:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800abc6:	2300      	movs	r3, #0
 800abc8:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800abca:	4b31      	ldr	r3, [pc, #196]	; (800ac90 <HAL_FLASHEx_Erase+0xd8>)
 800abcc:	7e1b      	ldrb	r3, [r3, #24]
 800abce:	2b01      	cmp	r3, #1
 800abd0:	d101      	bne.n	800abd6 <HAL_FLASHEx_Erase+0x1e>
 800abd2:	2302      	movs	r3, #2
 800abd4:	e058      	b.n	800ac88 <HAL_FLASHEx_Erase+0xd0>
 800abd6:	4b2e      	ldr	r3, [pc, #184]	; (800ac90 <HAL_FLASHEx_Erase+0xd8>)
 800abd8:	2201      	movs	r2, #1
 800abda:	761a      	strb	r2, [r3, #24]
=======
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b084      	sub	sp, #16
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ae92:	2301      	movs	r3, #1
 800ae94:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800ae96:	2300      	movs	r3, #0
 800ae98:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ae9a:	4b31      	ldr	r3, [pc, #196]	; (800af60 <HAL_FLASHEx_Erase+0xd8>)
 800ae9c:	7e1b      	ldrb	r3, [r3, #24]
 800ae9e:	2b01      	cmp	r3, #1
 800aea0:	d101      	bne.n	800aea6 <HAL_FLASHEx_Erase+0x1e>
 800aea2:	2302      	movs	r3, #2
 800aea4:	e058      	b.n	800af58 <HAL_FLASHEx_Erase+0xd0>
 800aea6:	4b2e      	ldr	r3, [pc, #184]	; (800af60 <HAL_FLASHEx_Erase+0xd8>)
 800aea8:	2201      	movs	r2, #1
 800aeaa:	761a      	strb	r2, [r3, #24]
>>>>>>> master

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
<<<<<<< HEAD
 800abdc:	f24c 3050 	movw	r0, #50000	; 0xc350
 800abe0:	f7ff feae 	bl	800a940 <FLASH_WaitForLastOperation>
 800abe4:	4603      	mov	r3, r0
 800abe6:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800abe8:	7bfb      	ldrb	r3, [r7, #15]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d148      	bne.n	800ac80 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	f04f 32ff 	mov.w	r2, #4294967295
 800abf4:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	2b01      	cmp	r3, #1
 800abfc:	d115      	bne.n	800ac2a <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	691b      	ldr	r3, [r3, #16]
 800ac02:	b2da      	uxtb	r2, r3
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	685b      	ldr	r3, [r3, #4]
 800ac08:	4619      	mov	r1, r3
 800ac0a:	4610      	mov	r0, r2
 800ac0c:	f000 f844 	bl	800ac98 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ac10:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ac14:	f7ff fe94 	bl	800a940 <FLASH_WaitForLastOperation>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800ac1c:	4b1d      	ldr	r3, [pc, #116]	; (800ac94 <HAL_FLASHEx_Erase+0xdc>)
 800ac1e:	691b      	ldr	r3, [r3, #16]
 800ac20:	4a1c      	ldr	r2, [pc, #112]	; (800ac94 <HAL_FLASHEx_Erase+0xdc>)
 800ac22:	f023 0304 	bic.w	r3, r3, #4
 800ac26:	6113      	str	r3, [r2, #16]
 800ac28:	e028      	b.n	800ac7c <HAL_FLASHEx_Erase+0xc4>
=======
 800aeac:	f24c 3050 	movw	r0, #50000	; 0xc350
 800aeb0:	f7ff feae 	bl	800ac10 <FLASH_WaitForLastOperation>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800aeb8:	7bfb      	ldrb	r3, [r7, #15]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d148      	bne.n	800af50 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	f04f 32ff 	mov.w	r2, #4294967295
 800aec4:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	2b01      	cmp	r3, #1
 800aecc:	d115      	bne.n	800aefa <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	691b      	ldr	r3, [r3, #16]
 800aed2:	b2da      	uxtb	r2, r3
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	4619      	mov	r1, r3
 800aeda:	4610      	mov	r0, r2
 800aedc:	f000 f844 	bl	800af68 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800aee0:	f24c 3050 	movw	r0, #50000	; 0xc350
 800aee4:	f7ff fe94 	bl	800ac10 <FLASH_WaitForLastOperation>
 800aee8:	4603      	mov	r3, r0
 800aeea:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800aeec:	4b1d      	ldr	r3, [pc, #116]	; (800af64 <HAL_FLASHEx_Erase+0xdc>)
 800aeee:	691b      	ldr	r3, [r3, #16]
 800aef0:	4a1c      	ldr	r2, [pc, #112]	; (800af64 <HAL_FLASHEx_Erase+0xdc>)
 800aef2:	f023 0304 	bic.w	r3, r3, #4
 800aef6:	6113      	str	r3, [r2, #16]
 800aef8:	e028      	b.n	800af4c <HAL_FLASHEx_Erase+0xc4>
>>>>>>> master
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
<<<<<<< HEAD
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	689b      	ldr	r3, [r3, #8]
 800ac2e:	60bb      	str	r3, [r7, #8]
 800ac30:	e01c      	b.n	800ac6c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	691b      	ldr	r3, [r3, #16]
 800ac36:	b2db      	uxtb	r3, r3
 800ac38:	4619      	mov	r1, r3
 800ac3a:	68b8      	ldr	r0, [r7, #8]
 800ac3c:	f000 f850 	bl	800ace0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ac40:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ac44:	f7ff fe7c 	bl	800a940 <FLASH_WaitForLastOperation>
 800ac48:	4603      	mov	r3, r0
 800ac4a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800ac4c:	4b11      	ldr	r3, [pc, #68]	; (800ac94 <HAL_FLASHEx_Erase+0xdc>)
 800ac4e:	691b      	ldr	r3, [r3, #16]
 800ac50:	4a10      	ldr	r2, [pc, #64]	; (800ac94 <HAL_FLASHEx_Erase+0xdc>)
 800ac52:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800ac56:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 800ac58:	7bfb      	ldrb	r3, [r7, #15]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d003      	beq.n	800ac66 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	68ba      	ldr	r2, [r7, #8]
 800ac62:	601a      	str	r2, [r3, #0]
          break;
 800ac64:	e00a      	b.n	800ac7c <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	3301      	adds	r3, #1
 800ac6a:	60bb      	str	r3, [r7, #8]
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	68da      	ldr	r2, [r3, #12]
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	689b      	ldr	r3, [r3, #8]
 800ac74:	4413      	add	r3, r2
 800ac76:	68ba      	ldr	r2, [r7, #8]
 800ac78:	429a      	cmp	r2, r3
 800ac7a:	d3da      	bcc.n	800ac32 <HAL_FLASHEx_Erase+0x7a>
=======
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	689b      	ldr	r3, [r3, #8]
 800aefe:	60bb      	str	r3, [r7, #8]
 800af00:	e01c      	b.n	800af3c <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	691b      	ldr	r3, [r3, #16]
 800af06:	b2db      	uxtb	r3, r3
 800af08:	4619      	mov	r1, r3
 800af0a:	68b8      	ldr	r0, [r7, #8]
 800af0c:	f000 f850 	bl	800afb0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800af10:	f24c 3050 	movw	r0, #50000	; 0xc350
 800af14:	f7ff fe7c 	bl	800ac10 <FLASH_WaitForLastOperation>
 800af18:	4603      	mov	r3, r0
 800af1a:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800af1c:	4b11      	ldr	r3, [pc, #68]	; (800af64 <HAL_FLASHEx_Erase+0xdc>)
 800af1e:	691b      	ldr	r3, [r3, #16]
 800af20:	4a10      	ldr	r2, [pc, #64]	; (800af64 <HAL_FLASHEx_Erase+0xdc>)
 800af22:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800af26:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 800af28:	7bfb      	ldrb	r3, [r7, #15]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d003      	beq.n	800af36 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	68ba      	ldr	r2, [r7, #8]
 800af32:	601a      	str	r2, [r3, #0]
          break;
 800af34:	e00a      	b.n	800af4c <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800af36:	68bb      	ldr	r3, [r7, #8]
 800af38:	3301      	adds	r3, #1
 800af3a:	60bb      	str	r3, [r7, #8]
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	68da      	ldr	r2, [r3, #12]
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	689b      	ldr	r3, [r3, #8]
 800af44:	4413      	add	r3, r2
 800af46:	68ba      	ldr	r2, [r7, #8]
 800af48:	429a      	cmp	r2, r3
 800af4a:	d3da      	bcc.n	800af02 <HAL_FLASHEx_Erase+0x7a>
>>>>>>> master
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
<<<<<<< HEAD
 800ac7c:	f000 f878 	bl	800ad70 <FLASH_FlushCaches>
=======
 800af4c:	f000 f878 	bl	800b040 <FLASH_FlushCaches>
>>>>>>> master
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
<<<<<<< HEAD
 800ac80:	4b03      	ldr	r3, [pc, #12]	; (800ac90 <HAL_FLASHEx_Erase+0xd8>)
 800ac82:	2200      	movs	r2, #0
 800ac84:	761a      	strb	r2, [r3, #24]

  return status;
 800ac86:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3710      	adds	r7, #16
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}
 800ac90:	2000420c 	.word	0x2000420c
 800ac94:	40023c00 	.word	0x40023c00

0800ac98 <FLASH_MassErase>:
=======
 800af50:	4b03      	ldr	r3, [pc, #12]	; (800af60 <HAL_FLASHEx_Erase+0xd8>)
 800af52:	2200      	movs	r2, #0
 800af54:	761a      	strb	r2, [r3, #24]

  return status;
 800af56:	7bfb      	ldrb	r3, [r7, #15]
}
 800af58:	4618      	mov	r0, r3
 800af5a:	3710      	adds	r7, #16
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bd80      	pop	{r7, pc}
 800af60:	200042b4 	.word	0x200042b4
 800af64:	40023c00 	.word	0x40023c00

0800af68 <FLASH_MassErase>:
>>>>>>> master
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
<<<<<<< HEAD
 800ac98:	b480      	push	{r7}
 800ac9a:	b083      	sub	sp, #12
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	4603      	mov	r3, r0
 800aca0:	6039      	str	r1, [r7, #0]
 800aca2:	71fb      	strb	r3, [r7, #7]
=======
 800af68:	b480      	push	{r7}
 800af6a:	b083      	sub	sp, #12
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	4603      	mov	r3, r0
 800af70:	6039      	str	r1, [r7, #0]
 800af72:	71fb      	strb	r3, [r7, #7]
>>>>>>> master
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
<<<<<<< HEAD
 800aca4:	4b0d      	ldr	r3, [pc, #52]	; (800acdc <FLASH_MassErase+0x44>)
 800aca6:	691b      	ldr	r3, [r3, #16]
 800aca8:	4a0c      	ldr	r2, [pc, #48]	; (800acdc <FLASH_MassErase+0x44>)
 800acaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800acae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800acb0:	4b0a      	ldr	r3, [pc, #40]	; (800acdc <FLASH_MassErase+0x44>)
 800acb2:	691b      	ldr	r3, [r3, #16]
 800acb4:	4a09      	ldr	r2, [pc, #36]	; (800acdc <FLASH_MassErase+0x44>)
 800acb6:	f043 0304 	orr.w	r3, r3, #4
 800acba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800acbc:	4b07      	ldr	r3, [pc, #28]	; (800acdc <FLASH_MassErase+0x44>)
 800acbe:	691a      	ldr	r2, [r3, #16]
 800acc0:	79fb      	ldrb	r3, [r7, #7]
 800acc2:	021b      	lsls	r3, r3, #8
 800acc4:	4313      	orrs	r3, r2
 800acc6:	4a05      	ldr	r2, [pc, #20]	; (800acdc <FLASH_MassErase+0x44>)
 800acc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800accc:	6113      	str	r3, [r2, #16]
}
 800acce:	bf00      	nop
 800acd0:	370c      	adds	r7, #12
 800acd2:	46bd      	mov	sp, r7
 800acd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd8:	4770      	bx	lr
 800acda:	bf00      	nop
 800acdc:	40023c00 	.word	0x40023c00

0800ace0 <FLASH_Erase_Sector>:
=======
 800af74:	4b0d      	ldr	r3, [pc, #52]	; (800afac <FLASH_MassErase+0x44>)
 800af76:	691b      	ldr	r3, [r3, #16]
 800af78:	4a0c      	ldr	r2, [pc, #48]	; (800afac <FLASH_MassErase+0x44>)
 800af7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af7e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800af80:	4b0a      	ldr	r3, [pc, #40]	; (800afac <FLASH_MassErase+0x44>)
 800af82:	691b      	ldr	r3, [r3, #16]
 800af84:	4a09      	ldr	r2, [pc, #36]	; (800afac <FLASH_MassErase+0x44>)
 800af86:	f043 0304 	orr.w	r3, r3, #4
 800af8a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800af8c:	4b07      	ldr	r3, [pc, #28]	; (800afac <FLASH_MassErase+0x44>)
 800af8e:	691a      	ldr	r2, [r3, #16]
 800af90:	79fb      	ldrb	r3, [r7, #7]
 800af92:	021b      	lsls	r3, r3, #8
 800af94:	4313      	orrs	r3, r2
 800af96:	4a05      	ldr	r2, [pc, #20]	; (800afac <FLASH_MassErase+0x44>)
 800af98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af9c:	6113      	str	r3, [r2, #16]
}
 800af9e:	bf00      	nop
 800afa0:	370c      	adds	r7, #12
 800afa2:	46bd      	mov	sp, r7
 800afa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa8:	4770      	bx	lr
 800afaa:	bf00      	nop
 800afac:	40023c00 	.word	0x40023c00

0800afb0 <FLASH_Erase_Sector>:
>>>>>>> master
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
<<<<<<< HEAD
 800ace0:	b480      	push	{r7}
 800ace2:	b085      	sub	sp, #20
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
 800ace8:	460b      	mov	r3, r1
 800acea:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800acec:	2300      	movs	r3, #0
 800acee:	60fb      	str	r3, [r7, #12]
=======
 800afb0:	b480      	push	{r7}
 800afb2:	b085      	sub	sp, #20
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
 800afb8:	460b      	mov	r3, r1
 800afba:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800afbc:	2300      	movs	r3, #0
 800afbe:	60fb      	str	r3, [r7, #12]
>>>>>>> master

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
<<<<<<< HEAD
 800acf0:	78fb      	ldrb	r3, [r7, #3]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d102      	bne.n	800acfc <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800acf6:	2300      	movs	r3, #0
 800acf8:	60fb      	str	r3, [r7, #12]
 800acfa:	e010      	b.n	800ad1e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800acfc:	78fb      	ldrb	r3, [r7, #3]
 800acfe:	2b01      	cmp	r3, #1
 800ad00:	d103      	bne.n	800ad0a <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800ad02:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ad06:	60fb      	str	r3, [r7, #12]
 800ad08:	e009      	b.n	800ad1e <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800ad0a:	78fb      	ldrb	r3, [r7, #3]
 800ad0c:	2b02      	cmp	r3, #2
 800ad0e:	d103      	bne.n	800ad18 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800ad10:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ad14:	60fb      	str	r3, [r7, #12]
 800ad16:	e002      	b.n	800ad1e <FLASH_Erase_Sector+0x3e>
=======
 800afc0:	78fb      	ldrb	r3, [r7, #3]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d102      	bne.n	800afcc <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800afc6:	2300      	movs	r3, #0
 800afc8:	60fb      	str	r3, [r7, #12]
 800afca:	e010      	b.n	800afee <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800afcc:	78fb      	ldrb	r3, [r7, #3]
 800afce:	2b01      	cmp	r3, #1
 800afd0:	d103      	bne.n	800afda <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800afd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800afd6:	60fb      	str	r3, [r7, #12]
 800afd8:	e009      	b.n	800afee <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800afda:	78fb      	ldrb	r3, [r7, #3]
 800afdc:	2b02      	cmp	r3, #2
 800afde:	d103      	bne.n	800afe8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800afe0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800afe4:	60fb      	str	r3, [r7, #12]
 800afe6:	e002      	b.n	800afee <FLASH_Erase_Sector+0x3e>
>>>>>>> master
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
<<<<<<< HEAD
 800ad18:	f44f 7340 	mov.w	r3, #768	; 0x300
 800ad1c:	60fb      	str	r3, [r7, #12]
=======
 800afe8:	f44f 7340 	mov.w	r3, #768	; 0x300
 800afec:	60fb      	str	r3, [r7, #12]
>>>>>>> master
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
<<<<<<< HEAD
 800ad1e:	4b13      	ldr	r3, [pc, #76]	; (800ad6c <FLASH_Erase_Sector+0x8c>)
 800ad20:	691b      	ldr	r3, [r3, #16]
 800ad22:	4a12      	ldr	r2, [pc, #72]	; (800ad6c <FLASH_Erase_Sector+0x8c>)
 800ad24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad28:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800ad2a:	4b10      	ldr	r3, [pc, #64]	; (800ad6c <FLASH_Erase_Sector+0x8c>)
 800ad2c:	691a      	ldr	r2, [r3, #16]
 800ad2e:	490f      	ldr	r1, [pc, #60]	; (800ad6c <FLASH_Erase_Sector+0x8c>)
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	4313      	orrs	r3, r2
 800ad34:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800ad36:	4b0d      	ldr	r3, [pc, #52]	; (800ad6c <FLASH_Erase_Sector+0x8c>)
 800ad38:	691b      	ldr	r3, [r3, #16]
 800ad3a:	4a0c      	ldr	r2, [pc, #48]	; (800ad6c <FLASH_Erase_Sector+0x8c>)
 800ad3c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800ad40:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800ad42:	4b0a      	ldr	r3, [pc, #40]	; (800ad6c <FLASH_Erase_Sector+0x8c>)
 800ad44:	691a      	ldr	r2, [r3, #16]
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	00db      	lsls	r3, r3, #3
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	4a07      	ldr	r2, [pc, #28]	; (800ad6c <FLASH_Erase_Sector+0x8c>)
 800ad4e:	f043 0302 	orr.w	r3, r3, #2
 800ad52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800ad54:	4b05      	ldr	r3, [pc, #20]	; (800ad6c <FLASH_Erase_Sector+0x8c>)
 800ad56:	691b      	ldr	r3, [r3, #16]
 800ad58:	4a04      	ldr	r2, [pc, #16]	; (800ad6c <FLASH_Erase_Sector+0x8c>)
 800ad5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ad5e:	6113      	str	r3, [r2, #16]
}
 800ad60:	bf00      	nop
 800ad62:	3714      	adds	r7, #20
 800ad64:	46bd      	mov	sp, r7
 800ad66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6a:	4770      	bx	lr
 800ad6c:	40023c00 	.word	0x40023c00

0800ad70 <FLASH_FlushCaches>:
=======
 800afee:	4b13      	ldr	r3, [pc, #76]	; (800b03c <FLASH_Erase_Sector+0x8c>)
 800aff0:	691b      	ldr	r3, [r3, #16]
 800aff2:	4a12      	ldr	r2, [pc, #72]	; (800b03c <FLASH_Erase_Sector+0x8c>)
 800aff4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aff8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800affa:	4b10      	ldr	r3, [pc, #64]	; (800b03c <FLASH_Erase_Sector+0x8c>)
 800affc:	691a      	ldr	r2, [r3, #16]
 800affe:	490f      	ldr	r1, [pc, #60]	; (800b03c <FLASH_Erase_Sector+0x8c>)
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	4313      	orrs	r3, r2
 800b004:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800b006:	4b0d      	ldr	r3, [pc, #52]	; (800b03c <FLASH_Erase_Sector+0x8c>)
 800b008:	691b      	ldr	r3, [r3, #16]
 800b00a:	4a0c      	ldr	r2, [pc, #48]	; (800b03c <FLASH_Erase_Sector+0x8c>)
 800b00c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800b010:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800b012:	4b0a      	ldr	r3, [pc, #40]	; (800b03c <FLASH_Erase_Sector+0x8c>)
 800b014:	691a      	ldr	r2, [r3, #16]
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	00db      	lsls	r3, r3, #3
 800b01a:	4313      	orrs	r3, r2
 800b01c:	4a07      	ldr	r2, [pc, #28]	; (800b03c <FLASH_Erase_Sector+0x8c>)
 800b01e:	f043 0302 	orr.w	r3, r3, #2
 800b022:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800b024:	4b05      	ldr	r3, [pc, #20]	; (800b03c <FLASH_Erase_Sector+0x8c>)
 800b026:	691b      	ldr	r3, [r3, #16]
 800b028:	4a04      	ldr	r2, [pc, #16]	; (800b03c <FLASH_Erase_Sector+0x8c>)
 800b02a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b02e:	6113      	str	r3, [r2, #16]
}
 800b030:	bf00      	nop
 800b032:	3714      	adds	r7, #20
 800b034:	46bd      	mov	sp, r7
 800b036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03a:	4770      	bx	lr
 800b03c:	40023c00 	.word	0x40023c00

0800b040 <FLASH_FlushCaches>:
>>>>>>> master
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
<<<<<<< HEAD
 800ad70:	b480      	push	{r7}
 800ad72:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800ad74:	4b20      	ldr	r3, [pc, #128]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d017      	beq.n	800adb0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800ad80:	4b1d      	ldr	r3, [pc, #116]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	4a1c      	ldr	r2, [pc, #112]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800ad86:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ad8a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800ad8c:	4b1a      	ldr	r3, [pc, #104]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4a19      	ldr	r2, [pc, #100]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800ad92:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800ad96:	6013      	str	r3, [r2, #0]
 800ad98:	4b17      	ldr	r3, [pc, #92]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	4a16      	ldr	r2, [pc, #88]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800ad9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ada2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800ada4:	4b14      	ldr	r3, [pc, #80]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	4a13      	ldr	r2, [pc, #76]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800adaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800adae:	6013      	str	r3, [r2, #0]
=======
 800b040:	b480      	push	{r7}
 800b042:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800b044:	4b20      	ldr	r3, [pc, #128]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d017      	beq.n	800b080 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800b050:	4b1d      	ldr	r3, [pc, #116]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	4a1c      	ldr	r2, [pc, #112]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b056:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b05a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800b05c:	4b1a      	ldr	r3, [pc, #104]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	4a19      	ldr	r2, [pc, #100]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b062:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800b066:	6013      	str	r3, [r2, #0]
 800b068:	4b17      	ldr	r3, [pc, #92]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	4a16      	ldr	r2, [pc, #88]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b06e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b072:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b074:	4b14      	ldr	r3, [pc, #80]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	4a13      	ldr	r2, [pc, #76]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b07a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b07e:	6013      	str	r3, [r2, #0]
>>>>>>> master
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
<<<<<<< HEAD
 800adb0:	4b11      	ldr	r3, [pc, #68]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d017      	beq.n	800adec <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800adbc:	4b0e      	ldr	r3, [pc, #56]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	4a0d      	ldr	r2, [pc, #52]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800adc2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800adc6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800adc8:	4b0b      	ldr	r3, [pc, #44]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	4a0a      	ldr	r2, [pc, #40]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800adce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800add2:	6013      	str	r3, [r2, #0]
 800add4:	4b08      	ldr	r3, [pc, #32]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	4a07      	ldr	r2, [pc, #28]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800adda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800adde:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800ade0:	4b05      	ldr	r3, [pc, #20]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	4a04      	ldr	r2, [pc, #16]	; (800adf8 <FLASH_FlushCaches+0x88>)
 800ade6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800adea:	6013      	str	r3, [r2, #0]
  }
}
 800adec:	bf00      	nop
 800adee:	46bd      	mov	sp, r7
 800adf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf4:	4770      	bx	lr
 800adf6:	bf00      	nop
 800adf8:	40023c00 	.word	0x40023c00

0800adfc <HAL_GPIO_Init>:
=======
 800b080:	4b11      	ldr	r3, [pc, #68]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d017      	beq.n	800b0bc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800b08c:	4b0e      	ldr	r3, [pc, #56]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	4a0d      	ldr	r2, [pc, #52]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b092:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b096:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800b098:	4b0b      	ldr	r3, [pc, #44]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4a0a      	ldr	r2, [pc, #40]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b09e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b0a2:	6013      	str	r3, [r2, #0]
 800b0a4:	4b08      	ldr	r3, [pc, #32]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	4a07      	ldr	r2, [pc, #28]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b0aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b0ae:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800b0b0:	4b05      	ldr	r3, [pc, #20]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	4a04      	ldr	r2, [pc, #16]	; (800b0c8 <FLASH_FlushCaches+0x88>)
 800b0b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b0ba:	6013      	str	r3, [r2, #0]
  }
}
 800b0bc:	bf00      	nop
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c4:	4770      	bx	lr
 800b0c6:	bf00      	nop
 800b0c8:	40023c00 	.word	0x40023c00

0800b0cc <HAL_GPIO_Init>:
>>>>>>> master
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
<<<<<<< HEAD
 800adfc:	b480      	push	{r7}
 800adfe:	b089      	sub	sp, #36	; 0x24
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800ae06:	2300      	movs	r3, #0
 800ae08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	61bb      	str	r3, [r7, #24]
=======
 800b0cc:	b480      	push	{r7}
 800b0ce:	b089      	sub	sp, #36	; 0x24
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
 800b0d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	61bb      	str	r3, [r7, #24]
>>>>>>> master
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
<<<<<<< HEAD
 800ae12:	2300      	movs	r3, #0
 800ae14:	61fb      	str	r3, [r7, #28]
 800ae16:	e165      	b.n	800b0e4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800ae18:	2201      	movs	r2, #1
 800ae1a:	69fb      	ldr	r3, [r7, #28]
 800ae1c:	fa02 f303 	lsl.w	r3, r2, r3
 800ae20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	697a      	ldr	r2, [r7, #20]
 800ae28:	4013      	ands	r3, r2
 800ae2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800ae2c:	693a      	ldr	r2, [r7, #16]
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	429a      	cmp	r2, r3
 800ae32:	f040 8154 	bne.w	800b0de <HAL_GPIO_Init+0x2e2>
=======
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	61fb      	str	r3, [r7, #28]
 800b0e6:	e165      	b.n	800b3b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b0e8:	2201      	movs	r2, #1
 800b0ea:	69fb      	ldr	r3, [r7, #28]
 800b0ec:	fa02 f303 	lsl.w	r3, r2, r3
 800b0f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	697a      	ldr	r2, [r7, #20]
 800b0f8:	4013      	ands	r3, r2
 800b0fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800b0fc:	693a      	ldr	r2, [r7, #16]
 800b0fe:	697b      	ldr	r3, [r7, #20]
 800b100:	429a      	cmp	r2, r3
 800b102:	f040 8154 	bne.w	800b3ae <HAL_GPIO_Init+0x2e2>
>>>>>>> master
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
<<<<<<< HEAD
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	2b02      	cmp	r3, #2
 800ae3c:	d003      	beq.n	800ae46 <HAL_GPIO_Init+0x4a>
 800ae3e:	683b      	ldr	r3, [r7, #0]
 800ae40:	685b      	ldr	r3, [r3, #4]
 800ae42:	2b12      	cmp	r3, #18
 800ae44:	d123      	bne.n	800ae8e <HAL_GPIO_Init+0x92>
=======
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	685b      	ldr	r3, [r3, #4]
 800b10a:	2b02      	cmp	r3, #2
 800b10c:	d003      	beq.n	800b116 <HAL_GPIO_Init+0x4a>
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	2b12      	cmp	r3, #18
 800b114:	d123      	bne.n	800b15e <HAL_GPIO_Init+0x92>
>>>>>>> master
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
<<<<<<< HEAD
 800ae46:	69fb      	ldr	r3, [r7, #28]
 800ae48:	08da      	lsrs	r2, r3, #3
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	3208      	adds	r2, #8
 800ae4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800ae54:	69fb      	ldr	r3, [r7, #28]
 800ae56:	f003 0307 	and.w	r3, r3, #7
 800ae5a:	009b      	lsls	r3, r3, #2
 800ae5c:	220f      	movs	r2, #15
 800ae5e:	fa02 f303 	lsl.w	r3, r2, r3
 800ae62:	43db      	mvns	r3, r3
 800ae64:	69ba      	ldr	r2, [r7, #24]
 800ae66:	4013      	ands	r3, r2
 800ae68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800ae6a:	683b      	ldr	r3, [r7, #0]
 800ae6c:	691a      	ldr	r2, [r3, #16]
 800ae6e:	69fb      	ldr	r3, [r7, #28]
 800ae70:	f003 0307 	and.w	r3, r3, #7
 800ae74:	009b      	lsls	r3, r3, #2
 800ae76:	fa02 f303 	lsl.w	r3, r2, r3
 800ae7a:	69ba      	ldr	r2, [r7, #24]
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800ae80:	69fb      	ldr	r3, [r7, #28]
 800ae82:	08da      	lsrs	r2, r3, #3
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	3208      	adds	r2, #8
 800ae88:	69b9      	ldr	r1, [r7, #24]
 800ae8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
=======
 800b116:	69fb      	ldr	r3, [r7, #28]
 800b118:	08da      	lsrs	r2, r3, #3
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	3208      	adds	r2, #8
 800b11e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b122:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b124:	69fb      	ldr	r3, [r7, #28]
 800b126:	f003 0307 	and.w	r3, r3, #7
 800b12a:	009b      	lsls	r3, r3, #2
 800b12c:	220f      	movs	r2, #15
 800b12e:	fa02 f303 	lsl.w	r3, r2, r3
 800b132:	43db      	mvns	r3, r3
 800b134:	69ba      	ldr	r2, [r7, #24]
 800b136:	4013      	ands	r3, r2
 800b138:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	691a      	ldr	r2, [r3, #16]
 800b13e:	69fb      	ldr	r3, [r7, #28]
 800b140:	f003 0307 	and.w	r3, r3, #7
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	fa02 f303 	lsl.w	r3, r2, r3
 800b14a:	69ba      	ldr	r2, [r7, #24]
 800b14c:	4313      	orrs	r3, r2
 800b14e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b150:	69fb      	ldr	r3, [r7, #28]
 800b152:	08da      	lsrs	r2, r3, #3
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	3208      	adds	r2, #8
 800b158:	69b9      	ldr	r1, [r7, #24]
 800b15a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
>>>>>>> master
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
<<<<<<< HEAD
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800ae94:	69fb      	ldr	r3, [r7, #28]
 800ae96:	005b      	lsls	r3, r3, #1
 800ae98:	2203      	movs	r2, #3
 800ae9a:	fa02 f303 	lsl.w	r3, r2, r3
 800ae9e:	43db      	mvns	r3, r3
 800aea0:	69ba      	ldr	r2, [r7, #24]
 800aea2:	4013      	ands	r3, r2
 800aea4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	685b      	ldr	r3, [r3, #4]
 800aeaa:	f003 0203 	and.w	r2, r3, #3
 800aeae:	69fb      	ldr	r3, [r7, #28]
 800aeb0:	005b      	lsls	r3, r3, #1
 800aeb2:	fa02 f303 	lsl.w	r3, r2, r3
 800aeb6:	69ba      	ldr	r2, [r7, #24]
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	69ba      	ldr	r2, [r7, #24]
 800aec0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	2b01      	cmp	r3, #1
 800aec8:	d00b      	beq.n	800aee2 <HAL_GPIO_Init+0xe6>
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	685b      	ldr	r3, [r3, #4]
 800aece:	2b02      	cmp	r3, #2
 800aed0:	d007      	beq.n	800aee2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800aed6:	2b11      	cmp	r3, #17
 800aed8:	d003      	beq.n	800aee2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	685b      	ldr	r3, [r3, #4]
 800aede:	2b12      	cmp	r3, #18
 800aee0:	d130      	bne.n	800af44 <HAL_GPIO_Init+0x148>
=======
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b164:	69fb      	ldr	r3, [r7, #28]
 800b166:	005b      	lsls	r3, r3, #1
 800b168:	2203      	movs	r2, #3
 800b16a:	fa02 f303 	lsl.w	r3, r2, r3
 800b16e:	43db      	mvns	r3, r3
 800b170:	69ba      	ldr	r2, [r7, #24]
 800b172:	4013      	ands	r3, r2
 800b174:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b176:	683b      	ldr	r3, [r7, #0]
 800b178:	685b      	ldr	r3, [r3, #4]
 800b17a:	f003 0203 	and.w	r2, r3, #3
 800b17e:	69fb      	ldr	r3, [r7, #28]
 800b180:	005b      	lsls	r3, r3, #1
 800b182:	fa02 f303 	lsl.w	r3, r2, r3
 800b186:	69ba      	ldr	r2, [r7, #24]
 800b188:	4313      	orrs	r3, r2
 800b18a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	69ba      	ldr	r2, [r7, #24]
 800b190:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	685b      	ldr	r3, [r3, #4]
 800b196:	2b01      	cmp	r3, #1
 800b198:	d00b      	beq.n	800b1b2 <HAL_GPIO_Init+0xe6>
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	685b      	ldr	r3, [r3, #4]
 800b19e:	2b02      	cmp	r3, #2
 800b1a0:	d007      	beq.n	800b1b2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b1a2:	683b      	ldr	r3, [r7, #0]
 800b1a4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b1a6:	2b11      	cmp	r3, #17
 800b1a8:	d003      	beq.n	800b1b2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b1aa:	683b      	ldr	r3, [r7, #0]
 800b1ac:	685b      	ldr	r3, [r3, #4]
 800b1ae:	2b12      	cmp	r3, #18
 800b1b0:	d130      	bne.n	800b214 <HAL_GPIO_Init+0x148>
>>>>>>> master
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
<<<<<<< HEAD
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	689b      	ldr	r3, [r3, #8]
 800aee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800aee8:	69fb      	ldr	r3, [r7, #28]
 800aeea:	005b      	lsls	r3, r3, #1
 800aeec:	2203      	movs	r2, #3
 800aeee:	fa02 f303 	lsl.w	r3, r2, r3
 800aef2:	43db      	mvns	r3, r3
 800aef4:	69ba      	ldr	r2, [r7, #24]
 800aef6:	4013      	ands	r3, r2
 800aef8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	68da      	ldr	r2, [r3, #12]
 800aefe:	69fb      	ldr	r3, [r7, #28]
 800af00:	005b      	lsls	r3, r3, #1
 800af02:	fa02 f303 	lsl.w	r3, r2, r3
 800af06:	69ba      	ldr	r2, [r7, #24]
 800af08:	4313      	orrs	r3, r2
 800af0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	69ba      	ldr	r2, [r7, #24]
 800af10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800af18:	2201      	movs	r2, #1
 800af1a:	69fb      	ldr	r3, [r7, #28]
 800af1c:	fa02 f303 	lsl.w	r3, r2, r3
 800af20:	43db      	mvns	r3, r3
 800af22:	69ba      	ldr	r2, [r7, #24]
 800af24:	4013      	ands	r3, r2
 800af26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	685b      	ldr	r3, [r3, #4]
 800af2c:	091b      	lsrs	r3, r3, #4
 800af2e:	f003 0201 	and.w	r2, r3, #1
 800af32:	69fb      	ldr	r3, [r7, #28]
 800af34:	fa02 f303 	lsl.w	r3, r2, r3
 800af38:	69ba      	ldr	r2, [r7, #24]
 800af3a:	4313      	orrs	r3, r2
 800af3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	69ba      	ldr	r2, [r7, #24]
 800af42:	605a      	str	r2, [r3, #4]
=======
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	689b      	ldr	r3, [r3, #8]
 800b1b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b1b8:	69fb      	ldr	r3, [r7, #28]
 800b1ba:	005b      	lsls	r3, r3, #1
 800b1bc:	2203      	movs	r2, #3
 800b1be:	fa02 f303 	lsl.w	r3, r2, r3
 800b1c2:	43db      	mvns	r3, r3
 800b1c4:	69ba      	ldr	r2, [r7, #24]
 800b1c6:	4013      	ands	r3, r2
 800b1c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	68da      	ldr	r2, [r3, #12]
 800b1ce:	69fb      	ldr	r3, [r7, #28]
 800b1d0:	005b      	lsls	r3, r3, #1
 800b1d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b1d6:	69ba      	ldr	r2, [r7, #24]
 800b1d8:	4313      	orrs	r3, r2
 800b1da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	69ba      	ldr	r2, [r7, #24]
 800b1e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	685b      	ldr	r3, [r3, #4]
 800b1e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b1e8:	2201      	movs	r2, #1
 800b1ea:	69fb      	ldr	r3, [r7, #28]
 800b1ec:	fa02 f303 	lsl.w	r3, r2, r3
 800b1f0:	43db      	mvns	r3, r3
 800b1f2:	69ba      	ldr	r2, [r7, #24]
 800b1f4:	4013      	ands	r3, r2
 800b1f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800b1f8:	683b      	ldr	r3, [r7, #0]
 800b1fa:	685b      	ldr	r3, [r3, #4]
 800b1fc:	091b      	lsrs	r3, r3, #4
 800b1fe:	f003 0201 	and.w	r2, r3, #1
 800b202:	69fb      	ldr	r3, [r7, #28]
 800b204:	fa02 f303 	lsl.w	r3, r2, r3
 800b208:	69ba      	ldr	r2, [r7, #24]
 800b20a:	4313      	orrs	r3, r2
 800b20c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	69ba      	ldr	r2, [r7, #24]
 800b212:	605a      	str	r2, [r3, #4]
>>>>>>> master
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
<<<<<<< HEAD
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	68db      	ldr	r3, [r3, #12]
 800af48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800af4a:	69fb      	ldr	r3, [r7, #28]
 800af4c:	005b      	lsls	r3, r3, #1
 800af4e:	2203      	movs	r2, #3
 800af50:	fa02 f303 	lsl.w	r3, r2, r3
 800af54:	43db      	mvns	r3, r3
 800af56:	69ba      	ldr	r2, [r7, #24]
 800af58:	4013      	ands	r3, r2
 800af5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	689a      	ldr	r2, [r3, #8]
 800af60:	69fb      	ldr	r3, [r7, #28]
 800af62:	005b      	lsls	r3, r3, #1
 800af64:	fa02 f303 	lsl.w	r3, r2, r3
 800af68:	69ba      	ldr	r2, [r7, #24]
 800af6a:	4313      	orrs	r3, r2
 800af6c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	69ba      	ldr	r2, [r7, #24]
 800af72:	60da      	str	r2, [r3, #12]
=======
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	68db      	ldr	r3, [r3, #12]
 800b218:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b21a:	69fb      	ldr	r3, [r7, #28]
 800b21c:	005b      	lsls	r3, r3, #1
 800b21e:	2203      	movs	r2, #3
 800b220:	fa02 f303 	lsl.w	r3, r2, r3
 800b224:	43db      	mvns	r3, r3
 800b226:	69ba      	ldr	r2, [r7, #24]
 800b228:	4013      	ands	r3, r2
 800b22a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	689a      	ldr	r2, [r3, #8]
 800b230:	69fb      	ldr	r3, [r7, #28]
 800b232:	005b      	lsls	r3, r3, #1
 800b234:	fa02 f303 	lsl.w	r3, r2, r3
 800b238:	69ba      	ldr	r2, [r7, #24]
 800b23a:	4313      	orrs	r3, r2
 800b23c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	69ba      	ldr	r2, [r7, #24]
 800b242:	60da      	str	r2, [r3, #12]
>>>>>>> master

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
<<<<<<< HEAD
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	685b      	ldr	r3, [r3, #4]
 800af78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	f000 80ae 	beq.w	800b0de <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800af82:	2300      	movs	r3, #0
 800af84:	60fb      	str	r3, [r7, #12]
 800af86:	4b5c      	ldr	r3, [pc, #368]	; (800b0f8 <HAL_GPIO_Init+0x2fc>)
 800af88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af8a:	4a5b      	ldr	r2, [pc, #364]	; (800b0f8 <HAL_GPIO_Init+0x2fc>)
 800af8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800af90:	6453      	str	r3, [r2, #68]	; 0x44
 800af92:	4b59      	ldr	r3, [pc, #356]	; (800b0f8 <HAL_GPIO_Init+0x2fc>)
 800af94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800af9a:	60fb      	str	r3, [r7, #12]
 800af9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800af9e:	4a57      	ldr	r2, [pc, #348]	; (800b0fc <HAL_GPIO_Init+0x300>)
 800afa0:	69fb      	ldr	r3, [r7, #28]
 800afa2:	089b      	lsrs	r3, r3, #2
 800afa4:	3302      	adds	r3, #2
 800afa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800afaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800afac:	69fb      	ldr	r3, [r7, #28]
 800afae:	f003 0303 	and.w	r3, r3, #3
 800afb2:	009b      	lsls	r3, r3, #2
 800afb4:	220f      	movs	r2, #15
 800afb6:	fa02 f303 	lsl.w	r3, r2, r3
 800afba:	43db      	mvns	r3, r3
 800afbc:	69ba      	ldr	r2, [r7, #24]
 800afbe:	4013      	ands	r3, r2
 800afc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	4a4e      	ldr	r2, [pc, #312]	; (800b100 <HAL_GPIO_Init+0x304>)
 800afc6:	4293      	cmp	r3, r2
 800afc8:	d025      	beq.n	800b016 <HAL_GPIO_Init+0x21a>
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	4a4d      	ldr	r2, [pc, #308]	; (800b104 <HAL_GPIO_Init+0x308>)
 800afce:	4293      	cmp	r3, r2
 800afd0:	d01f      	beq.n	800b012 <HAL_GPIO_Init+0x216>
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	4a4c      	ldr	r2, [pc, #304]	; (800b108 <HAL_GPIO_Init+0x30c>)
 800afd6:	4293      	cmp	r3, r2
 800afd8:	d019      	beq.n	800b00e <HAL_GPIO_Init+0x212>
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	4a4b      	ldr	r2, [pc, #300]	; (800b10c <HAL_GPIO_Init+0x310>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d013      	beq.n	800b00a <HAL_GPIO_Init+0x20e>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	4a4a      	ldr	r2, [pc, #296]	; (800b110 <HAL_GPIO_Init+0x314>)
 800afe6:	4293      	cmp	r3, r2
 800afe8:	d00d      	beq.n	800b006 <HAL_GPIO_Init+0x20a>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	4a49      	ldr	r2, [pc, #292]	; (800b114 <HAL_GPIO_Init+0x318>)
 800afee:	4293      	cmp	r3, r2
 800aff0:	d007      	beq.n	800b002 <HAL_GPIO_Init+0x206>
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	4a48      	ldr	r2, [pc, #288]	; (800b118 <HAL_GPIO_Init+0x31c>)
 800aff6:	4293      	cmp	r3, r2
 800aff8:	d101      	bne.n	800affe <HAL_GPIO_Init+0x202>
 800affa:	2306      	movs	r3, #6
 800affc:	e00c      	b.n	800b018 <HAL_GPIO_Init+0x21c>
 800affe:	2307      	movs	r3, #7
 800b000:	e00a      	b.n	800b018 <HAL_GPIO_Init+0x21c>
 800b002:	2305      	movs	r3, #5
 800b004:	e008      	b.n	800b018 <HAL_GPIO_Init+0x21c>
 800b006:	2304      	movs	r3, #4
 800b008:	e006      	b.n	800b018 <HAL_GPIO_Init+0x21c>
 800b00a:	2303      	movs	r3, #3
 800b00c:	e004      	b.n	800b018 <HAL_GPIO_Init+0x21c>
 800b00e:	2302      	movs	r3, #2
 800b010:	e002      	b.n	800b018 <HAL_GPIO_Init+0x21c>
 800b012:	2301      	movs	r3, #1
 800b014:	e000      	b.n	800b018 <HAL_GPIO_Init+0x21c>
 800b016:	2300      	movs	r3, #0
 800b018:	69fa      	ldr	r2, [r7, #28]
 800b01a:	f002 0203 	and.w	r2, r2, #3
 800b01e:	0092      	lsls	r2, r2, #2
 800b020:	4093      	lsls	r3, r2
 800b022:	69ba      	ldr	r2, [r7, #24]
 800b024:	4313      	orrs	r3, r2
 800b026:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b028:	4934      	ldr	r1, [pc, #208]	; (800b0fc <HAL_GPIO_Init+0x300>)
 800b02a:	69fb      	ldr	r3, [r7, #28]
 800b02c:	089b      	lsrs	r3, r3, #2
 800b02e:	3302      	adds	r3, #2
 800b030:	69ba      	ldr	r2, [r7, #24]
 800b032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b036:	4b39      	ldr	r3, [pc, #228]	; (800b11c <HAL_GPIO_Init+0x320>)
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	43db      	mvns	r3, r3
 800b040:	69ba      	ldr	r2, [r7, #24]
 800b042:	4013      	ands	r3, r2
 800b044:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d003      	beq.n	800b05a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800b052:	69ba      	ldr	r2, [r7, #24]
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	4313      	orrs	r3, r2
 800b058:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b05a:	4a30      	ldr	r2, [pc, #192]	; (800b11c <HAL_GPIO_Init+0x320>)
 800b05c:	69bb      	ldr	r3, [r7, #24]
 800b05e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800b060:	4b2e      	ldr	r3, [pc, #184]	; (800b11c <HAL_GPIO_Init+0x320>)
 800b062:	685b      	ldr	r3, [r3, #4]
 800b064:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b066:	693b      	ldr	r3, [r7, #16]
 800b068:	43db      	mvns	r3, r3
 800b06a:	69ba      	ldr	r2, [r7, #24]
 800b06c:	4013      	ands	r3, r2
 800b06e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	685b      	ldr	r3, [r3, #4]
 800b074:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d003      	beq.n	800b084 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800b07c:	69ba      	ldr	r2, [r7, #24]
 800b07e:	693b      	ldr	r3, [r7, #16]
 800b080:	4313      	orrs	r3, r2
 800b082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b084:	4a25      	ldr	r2, [pc, #148]	; (800b11c <HAL_GPIO_Init+0x320>)
 800b086:	69bb      	ldr	r3, [r7, #24]
 800b088:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b08a:	4b24      	ldr	r3, [pc, #144]	; (800b11c <HAL_GPIO_Init+0x320>)
 800b08c:	689b      	ldr	r3, [r3, #8]
 800b08e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b090:	693b      	ldr	r3, [r7, #16]
 800b092:	43db      	mvns	r3, r3
 800b094:	69ba      	ldr	r2, [r7, #24]
 800b096:	4013      	ands	r3, r2
 800b098:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	685b      	ldr	r3, [r3, #4]
 800b09e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d003      	beq.n	800b0ae <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800b0a6:	69ba      	ldr	r2, [r7, #24]
 800b0a8:	693b      	ldr	r3, [r7, #16]
 800b0aa:	4313      	orrs	r3, r2
 800b0ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b0ae:	4a1b      	ldr	r2, [pc, #108]	; (800b11c <HAL_GPIO_Init+0x320>)
 800b0b0:	69bb      	ldr	r3, [r7, #24]
 800b0b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b0b4:	4b19      	ldr	r3, [pc, #100]	; (800b11c <HAL_GPIO_Init+0x320>)
 800b0b6:	68db      	ldr	r3, [r3, #12]
 800b0b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b0ba:	693b      	ldr	r3, [r7, #16]
 800b0bc:	43db      	mvns	r3, r3
 800b0be:	69ba      	ldr	r2, [r7, #24]
 800b0c0:	4013      	ands	r3, r2
 800b0c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	685b      	ldr	r3, [r3, #4]
 800b0c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d003      	beq.n	800b0d8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800b0d0:	69ba      	ldr	r2, [r7, #24]
 800b0d2:	693b      	ldr	r3, [r7, #16]
 800b0d4:	4313      	orrs	r3, r2
 800b0d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b0d8:	4a10      	ldr	r2, [pc, #64]	; (800b11c <HAL_GPIO_Init+0x320>)
 800b0da:	69bb      	ldr	r3, [r7, #24]
 800b0dc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b0de:	69fb      	ldr	r3, [r7, #28]
 800b0e0:	3301      	adds	r3, #1
 800b0e2:	61fb      	str	r3, [r7, #28]
 800b0e4:	69fb      	ldr	r3, [r7, #28]
 800b0e6:	2b0f      	cmp	r3, #15
 800b0e8:	f67f ae96 	bls.w	800ae18 <HAL_GPIO_Init+0x1c>
=======
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	685b      	ldr	r3, [r3, #4]
 800b248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	f000 80ae 	beq.w	800b3ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b252:	2300      	movs	r3, #0
 800b254:	60fb      	str	r3, [r7, #12]
 800b256:	4b5c      	ldr	r3, [pc, #368]	; (800b3c8 <HAL_GPIO_Init+0x2fc>)
 800b258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b25a:	4a5b      	ldr	r2, [pc, #364]	; (800b3c8 <HAL_GPIO_Init+0x2fc>)
 800b25c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b260:	6453      	str	r3, [r2, #68]	; 0x44
 800b262:	4b59      	ldr	r3, [pc, #356]	; (800b3c8 <HAL_GPIO_Init+0x2fc>)
 800b264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b266:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b26a:	60fb      	str	r3, [r7, #12]
 800b26c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b26e:	4a57      	ldr	r2, [pc, #348]	; (800b3cc <HAL_GPIO_Init+0x300>)
 800b270:	69fb      	ldr	r3, [r7, #28]
 800b272:	089b      	lsrs	r3, r3, #2
 800b274:	3302      	adds	r3, #2
 800b276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b27a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800b27c:	69fb      	ldr	r3, [r7, #28]
 800b27e:	f003 0303 	and.w	r3, r3, #3
 800b282:	009b      	lsls	r3, r3, #2
 800b284:	220f      	movs	r2, #15
 800b286:	fa02 f303 	lsl.w	r3, r2, r3
 800b28a:	43db      	mvns	r3, r3
 800b28c:	69ba      	ldr	r2, [r7, #24]
 800b28e:	4013      	ands	r3, r2
 800b290:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	4a4e      	ldr	r2, [pc, #312]	; (800b3d0 <HAL_GPIO_Init+0x304>)
 800b296:	4293      	cmp	r3, r2
 800b298:	d025      	beq.n	800b2e6 <HAL_GPIO_Init+0x21a>
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	4a4d      	ldr	r2, [pc, #308]	; (800b3d4 <HAL_GPIO_Init+0x308>)
 800b29e:	4293      	cmp	r3, r2
 800b2a0:	d01f      	beq.n	800b2e2 <HAL_GPIO_Init+0x216>
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	4a4c      	ldr	r2, [pc, #304]	; (800b3d8 <HAL_GPIO_Init+0x30c>)
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	d019      	beq.n	800b2de <HAL_GPIO_Init+0x212>
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	4a4b      	ldr	r2, [pc, #300]	; (800b3dc <HAL_GPIO_Init+0x310>)
 800b2ae:	4293      	cmp	r3, r2
 800b2b0:	d013      	beq.n	800b2da <HAL_GPIO_Init+0x20e>
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	4a4a      	ldr	r2, [pc, #296]	; (800b3e0 <HAL_GPIO_Init+0x314>)
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d00d      	beq.n	800b2d6 <HAL_GPIO_Init+0x20a>
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	4a49      	ldr	r2, [pc, #292]	; (800b3e4 <HAL_GPIO_Init+0x318>)
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	d007      	beq.n	800b2d2 <HAL_GPIO_Init+0x206>
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	4a48      	ldr	r2, [pc, #288]	; (800b3e8 <HAL_GPIO_Init+0x31c>)
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	d101      	bne.n	800b2ce <HAL_GPIO_Init+0x202>
 800b2ca:	2306      	movs	r3, #6
 800b2cc:	e00c      	b.n	800b2e8 <HAL_GPIO_Init+0x21c>
 800b2ce:	2307      	movs	r3, #7
 800b2d0:	e00a      	b.n	800b2e8 <HAL_GPIO_Init+0x21c>
 800b2d2:	2305      	movs	r3, #5
 800b2d4:	e008      	b.n	800b2e8 <HAL_GPIO_Init+0x21c>
 800b2d6:	2304      	movs	r3, #4
 800b2d8:	e006      	b.n	800b2e8 <HAL_GPIO_Init+0x21c>
 800b2da:	2303      	movs	r3, #3
 800b2dc:	e004      	b.n	800b2e8 <HAL_GPIO_Init+0x21c>
 800b2de:	2302      	movs	r3, #2
 800b2e0:	e002      	b.n	800b2e8 <HAL_GPIO_Init+0x21c>
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	e000      	b.n	800b2e8 <HAL_GPIO_Init+0x21c>
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	69fa      	ldr	r2, [r7, #28]
 800b2ea:	f002 0203 	and.w	r2, r2, #3
 800b2ee:	0092      	lsls	r2, r2, #2
 800b2f0:	4093      	lsls	r3, r2
 800b2f2:	69ba      	ldr	r2, [r7, #24]
 800b2f4:	4313      	orrs	r3, r2
 800b2f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b2f8:	4934      	ldr	r1, [pc, #208]	; (800b3cc <HAL_GPIO_Init+0x300>)
 800b2fa:	69fb      	ldr	r3, [r7, #28]
 800b2fc:	089b      	lsrs	r3, r3, #2
 800b2fe:	3302      	adds	r3, #2
 800b300:	69ba      	ldr	r2, [r7, #24]
 800b302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b306:	4b39      	ldr	r3, [pc, #228]	; (800b3ec <HAL_GPIO_Init+0x320>)
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	43db      	mvns	r3, r3
 800b310:	69ba      	ldr	r2, [r7, #24]
 800b312:	4013      	ands	r3, r2
 800b314:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b316:	683b      	ldr	r3, [r7, #0]
 800b318:	685b      	ldr	r3, [r3, #4]
 800b31a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d003      	beq.n	800b32a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800b322:	69ba      	ldr	r2, [r7, #24]
 800b324:	693b      	ldr	r3, [r7, #16]
 800b326:	4313      	orrs	r3, r2
 800b328:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b32a:	4a30      	ldr	r2, [pc, #192]	; (800b3ec <HAL_GPIO_Init+0x320>)
 800b32c:	69bb      	ldr	r3, [r7, #24]
 800b32e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800b330:	4b2e      	ldr	r3, [pc, #184]	; (800b3ec <HAL_GPIO_Init+0x320>)
 800b332:	685b      	ldr	r3, [r3, #4]
 800b334:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b336:	693b      	ldr	r3, [r7, #16]
 800b338:	43db      	mvns	r3, r3
 800b33a:	69ba      	ldr	r2, [r7, #24]
 800b33c:	4013      	ands	r3, r2
 800b33e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	685b      	ldr	r3, [r3, #4]
 800b344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d003      	beq.n	800b354 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800b34c:	69ba      	ldr	r2, [r7, #24]
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	4313      	orrs	r3, r2
 800b352:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b354:	4a25      	ldr	r2, [pc, #148]	; (800b3ec <HAL_GPIO_Init+0x320>)
 800b356:	69bb      	ldr	r3, [r7, #24]
 800b358:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b35a:	4b24      	ldr	r3, [pc, #144]	; (800b3ec <HAL_GPIO_Init+0x320>)
 800b35c:	689b      	ldr	r3, [r3, #8]
 800b35e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b360:	693b      	ldr	r3, [r7, #16]
 800b362:	43db      	mvns	r3, r3
 800b364:	69ba      	ldr	r2, [r7, #24]
 800b366:	4013      	ands	r3, r2
 800b368:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	685b      	ldr	r3, [r3, #4]
 800b36e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b372:	2b00      	cmp	r3, #0
 800b374:	d003      	beq.n	800b37e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800b376:	69ba      	ldr	r2, [r7, #24]
 800b378:	693b      	ldr	r3, [r7, #16]
 800b37a:	4313      	orrs	r3, r2
 800b37c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b37e:	4a1b      	ldr	r2, [pc, #108]	; (800b3ec <HAL_GPIO_Init+0x320>)
 800b380:	69bb      	ldr	r3, [r7, #24]
 800b382:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b384:	4b19      	ldr	r3, [pc, #100]	; (800b3ec <HAL_GPIO_Init+0x320>)
 800b386:	68db      	ldr	r3, [r3, #12]
 800b388:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b38a:	693b      	ldr	r3, [r7, #16]
 800b38c:	43db      	mvns	r3, r3
 800b38e:	69ba      	ldr	r2, [r7, #24]
 800b390:	4013      	ands	r3, r2
 800b392:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	685b      	ldr	r3, [r3, #4]
 800b398:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d003      	beq.n	800b3a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800b3a0:	69ba      	ldr	r2, [r7, #24]
 800b3a2:	693b      	ldr	r3, [r7, #16]
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b3a8:	4a10      	ldr	r2, [pc, #64]	; (800b3ec <HAL_GPIO_Init+0x320>)
 800b3aa:	69bb      	ldr	r3, [r7, #24]
 800b3ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b3ae:	69fb      	ldr	r3, [r7, #28]
 800b3b0:	3301      	adds	r3, #1
 800b3b2:	61fb      	str	r3, [r7, #28]
 800b3b4:	69fb      	ldr	r3, [r7, #28]
 800b3b6:	2b0f      	cmp	r3, #15
 800b3b8:	f67f ae96 	bls.w	800b0e8 <HAL_GPIO_Init+0x1c>
>>>>>>> master
      }
    }
  }
}
<<<<<<< HEAD
 800b0ec:	bf00      	nop
 800b0ee:	3724      	adds	r7, #36	; 0x24
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f6:	4770      	bx	lr
 800b0f8:	40023800 	.word	0x40023800
 800b0fc:	40013800 	.word	0x40013800
 800b100:	40020000 	.word	0x40020000
 800b104:	40020400 	.word	0x40020400
 800b108:	40020800 	.word	0x40020800
 800b10c:	40020c00 	.word	0x40020c00
 800b110:	40021000 	.word	0x40021000
 800b114:	40021400 	.word	0x40021400
 800b118:	40021800 	.word	0x40021800
 800b11c:	40013c00 	.word	0x40013c00

0800b120 <HAL_GPIO_ReadPin>:
=======
 800b3bc:	bf00      	nop
 800b3be:	3724      	adds	r7, #36	; 0x24
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c6:	4770      	bx	lr
 800b3c8:	40023800 	.word	0x40023800
 800b3cc:	40013800 	.word	0x40013800
 800b3d0:	40020000 	.word	0x40020000
 800b3d4:	40020400 	.word	0x40020400
 800b3d8:	40020800 	.word	0x40020800
 800b3dc:	40020c00 	.word	0x40020c00
 800b3e0:	40021000 	.word	0x40021000
 800b3e4:	40021400 	.word	0x40021400
 800b3e8:	40021800 	.word	0x40021800
 800b3ec:	40013c00 	.word	0x40013c00

0800b3f0 <HAL_GPIO_ReadPin>:
>>>>>>> master
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
<<<<<<< HEAD
 800b120:	b480      	push	{r7}
 800b122:	b085      	sub	sp, #20
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
 800b128:	460b      	mov	r3, r1
 800b12a:	807b      	strh	r3, [r7, #2]
=======
 800b3f0:	b480      	push	{r7}
 800b3f2:	b085      	sub	sp, #20
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	807b      	strh	r3, [r7, #2]
>>>>>>> master
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
<<<<<<< HEAD
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	691a      	ldr	r2, [r3, #16]
 800b130:	887b      	ldrh	r3, [r7, #2]
 800b132:	4013      	ands	r3, r2
 800b134:	2b00      	cmp	r3, #0
 800b136:	d002      	beq.n	800b13e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b138:	2301      	movs	r3, #1
 800b13a:	73fb      	strb	r3, [r7, #15]
 800b13c:	e001      	b.n	800b142 <HAL_GPIO_ReadPin+0x22>
=======
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	691a      	ldr	r2, [r3, #16]
 800b400:	887b      	ldrh	r3, [r7, #2]
 800b402:	4013      	ands	r3, r2
 800b404:	2b00      	cmp	r3, #0
 800b406:	d002      	beq.n	800b40e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b408:	2301      	movs	r3, #1
 800b40a:	73fb      	strb	r3, [r7, #15]
 800b40c:	e001      	b.n	800b412 <HAL_GPIO_ReadPin+0x22>
>>>>>>> master
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
<<<<<<< HEAD
 800b13e:	2300      	movs	r3, #0
 800b140:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b142:	7bfb      	ldrb	r3, [r7, #15]
}
 800b144:	4618      	mov	r0, r3
 800b146:	3714      	adds	r7, #20
 800b148:	46bd      	mov	sp, r7
 800b14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14e:	4770      	bx	lr

0800b150 <HAL_GPIO_WritePin>:
=======
 800b40e:	2300      	movs	r3, #0
 800b410:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b412:	7bfb      	ldrb	r3, [r7, #15]
}
 800b414:	4618      	mov	r0, r3
 800b416:	3714      	adds	r7, #20
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr

0800b420 <HAL_GPIO_WritePin>:
>>>>>>> master
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
<<<<<<< HEAD
 800b150:	b480      	push	{r7}
 800b152:	b083      	sub	sp, #12
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]
 800b158:	460b      	mov	r3, r1
 800b15a:	807b      	strh	r3, [r7, #2]
 800b15c:	4613      	mov	r3, r2
 800b15e:	707b      	strb	r3, [r7, #1]
=======
 800b420:	b480      	push	{r7}
 800b422:	b083      	sub	sp, #12
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
 800b428:	460b      	mov	r3, r1
 800b42a:	807b      	strh	r3, [r7, #2]
 800b42c:	4613      	mov	r3, r2
 800b42e:	707b      	strb	r3, [r7, #1]
>>>>>>> master
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
<<<<<<< HEAD
 800b160:	787b      	ldrb	r3, [r7, #1]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d003      	beq.n	800b16e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b166:	887a      	ldrh	r2, [r7, #2]
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	619a      	str	r2, [r3, #24]
=======
 800b430:	787b      	ldrb	r3, [r7, #1]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d003      	beq.n	800b43e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b436:	887a      	ldrh	r2, [r7, #2]
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	619a      	str	r2, [r3, #24]
>>>>>>> master
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
<<<<<<< HEAD
 800b16c:	e003      	b.n	800b176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b16e:	887b      	ldrh	r3, [r7, #2]
 800b170:	041a      	lsls	r2, r3, #16
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	619a      	str	r2, [r3, #24]
}
 800b176:	bf00      	nop
 800b178:	370c      	adds	r7, #12
 800b17a:	46bd      	mov	sp, r7
 800b17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b180:	4770      	bx	lr

0800b182 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b182:	b480      	push	{r7}
 800b184:	b083      	sub	sp, #12
 800b186:	af00      	add	r7, sp, #0
 800b188:	6078      	str	r0, [r7, #4]
 800b18a:	460b      	mov	r3, r1
 800b18c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	695a      	ldr	r2, [r3, #20]
 800b192:	887b      	ldrh	r3, [r7, #2]
 800b194:	401a      	ands	r2, r3
 800b196:	887b      	ldrh	r3, [r7, #2]
 800b198:	429a      	cmp	r2, r3
 800b19a:	d104      	bne.n	800b1a6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b19c:	887b      	ldrh	r3, [r7, #2]
 800b19e:	041a      	lsls	r2, r3, #16
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800b1a4:	e002      	b.n	800b1ac <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800b1a6:	887a      	ldrh	r2, [r7, #2]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	619a      	str	r2, [r3, #24]
}
 800b1ac:	bf00      	nop
 800b1ae:	370c      	adds	r7, #12
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b6:	4770      	bx	lr

0800b1b8 <HAL_RCC_ClockConfig>:
=======
 800b43c:	e003      	b.n	800b446 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b43e:	887b      	ldrh	r3, [r7, #2]
 800b440:	041a      	lsls	r2, r3, #16
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	619a      	str	r2, [r3, #24]
}
 800b446:	bf00      	nop
 800b448:	370c      	adds	r7, #12
 800b44a:	46bd      	mov	sp, r7
 800b44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b450:	4770      	bx	lr
	...

0800b454 <HAL_RCC_ClockConfig>:
>>>>>>> master
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
<<<<<<< HEAD
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b084      	sub	sp, #16
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
 800b1c0:	6039      	str	r1, [r7, #0]
=======
 800b454:	b580      	push	{r7, lr}
 800b456:	b084      	sub	sp, #16
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
 800b45c:	6039      	str	r1, [r7, #0]
>>>>>>> master
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
<<<<<<< HEAD
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d101      	bne.n	800b1cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b1c8:	2301      	movs	r3, #1
 800b1ca:	e0ca      	b.n	800b362 <HAL_RCC_ClockConfig+0x1aa>
=======
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d101      	bne.n	800b468 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b464:	2301      	movs	r3, #1
 800b466:	e0ca      	b.n	800b5fe <HAL_RCC_ClockConfig+0x1aa>
>>>>>>> master
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
<<<<<<< HEAD
 800b1cc:	4b67      	ldr	r3, [pc, #412]	; (800b36c <HAL_RCC_ClockConfig+0x1b4>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f003 030f 	and.w	r3, r3, #15
 800b1d4:	683a      	ldr	r2, [r7, #0]
 800b1d6:	429a      	cmp	r2, r3
 800b1d8:	d90c      	bls.n	800b1f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b1da:	4b64      	ldr	r3, [pc, #400]	; (800b36c <HAL_RCC_ClockConfig+0x1b4>)
 800b1dc:	683a      	ldr	r2, [r7, #0]
 800b1de:	b2d2      	uxtb	r2, r2
 800b1e0:	701a      	strb	r2, [r3, #0]
=======
 800b468:	4b67      	ldr	r3, [pc, #412]	; (800b608 <HAL_RCC_ClockConfig+0x1b4>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f003 030f 	and.w	r3, r3, #15
 800b470:	683a      	ldr	r2, [r7, #0]
 800b472:	429a      	cmp	r2, r3
 800b474:	d90c      	bls.n	800b490 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b476:	4b64      	ldr	r3, [pc, #400]	; (800b608 <HAL_RCC_ClockConfig+0x1b4>)
 800b478:	683a      	ldr	r2, [r7, #0]
 800b47a:	b2d2      	uxtb	r2, r2
 800b47c:	701a      	strb	r2, [r3, #0]
>>>>>>> master

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< HEAD
 800b1e2:	4b62      	ldr	r3, [pc, #392]	; (800b36c <HAL_RCC_ClockConfig+0x1b4>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f003 030f 	and.w	r3, r3, #15
 800b1ea:	683a      	ldr	r2, [r7, #0]
 800b1ec:	429a      	cmp	r2, r3
 800b1ee:	d001      	beq.n	800b1f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b1f0:	2301      	movs	r3, #1
 800b1f2:	e0b6      	b.n	800b362 <HAL_RCC_ClockConfig+0x1aa>
=======
 800b47e:	4b62      	ldr	r3, [pc, #392]	; (800b608 <HAL_RCC_ClockConfig+0x1b4>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	f003 030f 	and.w	r3, r3, #15
 800b486:	683a      	ldr	r2, [r7, #0]
 800b488:	429a      	cmp	r2, r3
 800b48a:	d001      	beq.n	800b490 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b48c:	2301      	movs	r3, #1
 800b48e:	e0b6      	b.n	800b5fe <HAL_RCC_ClockConfig+0x1aa>
>>>>>>> master
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
<<<<<<< HEAD
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	f003 0302 	and.w	r3, r3, #2
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d020      	beq.n	800b242 <HAL_RCC_ClockConfig+0x8a>
=======
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	f003 0302 	and.w	r3, r3, #2
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d020      	beq.n	800b4de <HAL_RCC_ClockConfig+0x8a>
>>>>>>> master
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
<<<<<<< HEAD
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f003 0304 	and.w	r3, r3, #4
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d005      	beq.n	800b218 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b20c:	4b58      	ldr	r3, [pc, #352]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b20e:	689b      	ldr	r3, [r3, #8]
 800b210:	4a57      	ldr	r2, [pc, #348]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b212:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b216:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	f003 0308 	and.w	r3, r3, #8
 800b220:	2b00      	cmp	r3, #0
 800b222:	d005      	beq.n	800b230 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b224:	4b52      	ldr	r3, [pc, #328]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b226:	689b      	ldr	r3, [r3, #8]
 800b228:	4a51      	ldr	r2, [pc, #324]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b22a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b22e:	6093      	str	r3, [r2, #8]
=======
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	f003 0304 	and.w	r3, r3, #4
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d005      	beq.n	800b4b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b4a8:	4b58      	ldr	r3, [pc, #352]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b4aa:	689b      	ldr	r3, [r3, #8]
 800b4ac:	4a57      	ldr	r2, [pc, #348]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b4ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b4b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	f003 0308 	and.w	r3, r3, #8
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d005      	beq.n	800b4cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b4c0:	4b52      	ldr	r3, [pc, #328]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b4c2:	689b      	ldr	r3, [r3, #8]
 800b4c4:	4a51      	ldr	r2, [pc, #324]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b4c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b4ca:	6093      	str	r3, [r2, #8]
>>>>>>> master
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
<<<<<<< HEAD
 800b230:	4b4f      	ldr	r3, [pc, #316]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b232:	689b      	ldr	r3, [r3, #8]
 800b234:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	689b      	ldr	r3, [r3, #8]
 800b23c:	494c      	ldr	r1, [pc, #304]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b23e:	4313      	orrs	r3, r2
 800b240:	608b      	str	r3, [r1, #8]
=======
 800b4cc:	4b4f      	ldr	r3, [pc, #316]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b4ce:	689b      	ldr	r3, [r3, #8]
 800b4d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	689b      	ldr	r3, [r3, #8]
 800b4d8:	494c      	ldr	r1, [pc, #304]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b4da:	4313      	orrs	r3, r2
 800b4dc:	608b      	str	r3, [r1, #8]
>>>>>>> master
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
<<<<<<< HEAD
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	f003 0301 	and.w	r3, r3, #1
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d044      	beq.n	800b2d8 <HAL_RCC_ClockConfig+0x120>
=======
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f003 0301 	and.w	r3, r3, #1
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d044      	beq.n	800b574 <HAL_RCC_ClockConfig+0x120>
>>>>>>> master
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
<<<<<<< HEAD
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	685b      	ldr	r3, [r3, #4]
 800b252:	2b01      	cmp	r3, #1
 800b254:	d107      	bne.n	800b266 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b256:	4b46      	ldr	r3, [pc, #280]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d119      	bne.n	800b296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b262:	2301      	movs	r3, #1
 800b264:	e07d      	b.n	800b362 <HAL_RCC_ClockConfig+0x1aa>
=======
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	685b      	ldr	r3, [r3, #4]
 800b4ee:	2b01      	cmp	r3, #1
 800b4f0:	d107      	bne.n	800b502 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b4f2:	4b46      	ldr	r3, [pc, #280]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d119      	bne.n	800b532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b4fe:	2301      	movs	r3, #1
 800b500:	e07d      	b.n	800b5fe <HAL_RCC_ClockConfig+0x1aa>
>>>>>>> master
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
<<<<<<< HEAD
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	685b      	ldr	r3, [r3, #4]
 800b26a:	2b02      	cmp	r3, #2
 800b26c:	d003      	beq.n	800b276 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b272:	2b03      	cmp	r3, #3
 800b274:	d107      	bne.n	800b286 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b276:	4b3e      	ldr	r3, [pc, #248]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d109      	bne.n	800b296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b282:	2301      	movs	r3, #1
 800b284:	e06d      	b.n	800b362 <HAL_RCC_ClockConfig+0x1aa>
=======
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	685b      	ldr	r3, [r3, #4]
 800b506:	2b02      	cmp	r3, #2
 800b508:	d003      	beq.n	800b512 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b50e:	2b03      	cmp	r3, #3
 800b510:	d107      	bne.n	800b522 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b512:	4b3e      	ldr	r3, [pc, #248]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d109      	bne.n	800b532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b51e:	2301      	movs	r3, #1
 800b520:	e06d      	b.n	800b5fe <HAL_RCC_ClockConfig+0x1aa>
>>>>>>> master
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
<<<<<<< HEAD
 800b286:	4b3a      	ldr	r3, [pc, #232]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f003 0302 	and.w	r3, r3, #2
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d101      	bne.n	800b296 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b292:	2301      	movs	r3, #1
 800b294:	e065      	b.n	800b362 <HAL_RCC_ClockConfig+0x1aa>
=======
 800b522:	4b3a      	ldr	r3, [pc, #232]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f003 0302 	and.w	r3, r3, #2
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d101      	bne.n	800b532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b52e:	2301      	movs	r3, #1
 800b530:	e065      	b.n	800b5fe <HAL_RCC_ClockConfig+0x1aa>
>>>>>>> master
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
<<<<<<< HEAD
 800b296:	4b36      	ldr	r3, [pc, #216]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b298:	689b      	ldr	r3, [r3, #8]
 800b29a:	f023 0203 	bic.w	r2, r3, #3
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	685b      	ldr	r3, [r3, #4]
 800b2a2:	4933      	ldr	r1, [pc, #204]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b2a4:	4313      	orrs	r3, r2
 800b2a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b2a8:	f7fd fdce 	bl	8008e48 <HAL_GetTick>
 800b2ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2ae:	e00a      	b.n	800b2c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b2b0:	f7fd fdca 	bl	8008e48 <HAL_GetTick>
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	1ad3      	subs	r3, r2, r3
 800b2ba:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	d901      	bls.n	800b2c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b2c2:	2303      	movs	r3, #3
 800b2c4:	e04d      	b.n	800b362 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2c6:	4b2a      	ldr	r3, [pc, #168]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b2c8:	689b      	ldr	r3, [r3, #8]
 800b2ca:	f003 020c 	and.w	r2, r3, #12
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	685b      	ldr	r3, [r3, #4]
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	429a      	cmp	r2, r3
 800b2d6:	d1eb      	bne.n	800b2b0 <HAL_RCC_ClockConfig+0xf8>
=======
 800b532:	4b36      	ldr	r3, [pc, #216]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b534:	689b      	ldr	r3, [r3, #8]
 800b536:	f023 0203 	bic.w	r2, r3, #3
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	685b      	ldr	r3, [r3, #4]
 800b53e:	4933      	ldr	r1, [pc, #204]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b540:	4313      	orrs	r3, r2
 800b542:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b544:	f7fd fc9e 	bl	8008e84 <HAL_GetTick>
 800b548:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b54a:	e00a      	b.n	800b562 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b54c:	f7fd fc9a 	bl	8008e84 <HAL_GetTick>
 800b550:	4602      	mov	r2, r0
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	1ad3      	subs	r3, r2, r3
 800b556:	f241 3288 	movw	r2, #5000	; 0x1388
 800b55a:	4293      	cmp	r3, r2
 800b55c:	d901      	bls.n	800b562 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b55e:	2303      	movs	r3, #3
 800b560:	e04d      	b.n	800b5fe <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b562:	4b2a      	ldr	r3, [pc, #168]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b564:	689b      	ldr	r3, [r3, #8]
 800b566:	f003 020c 	and.w	r2, r3, #12
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	685b      	ldr	r3, [r3, #4]
 800b56e:	009b      	lsls	r3, r3, #2
 800b570:	429a      	cmp	r2, r3
 800b572:	d1eb      	bne.n	800b54c <HAL_RCC_ClockConfig+0xf8>
>>>>>>> master
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
<<<<<<< HEAD
 800b2d8:	4b24      	ldr	r3, [pc, #144]	; (800b36c <HAL_RCC_ClockConfig+0x1b4>)
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	f003 030f 	and.w	r3, r3, #15
 800b2e0:	683a      	ldr	r2, [r7, #0]
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d20c      	bcs.n	800b300 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b2e6:	4b21      	ldr	r3, [pc, #132]	; (800b36c <HAL_RCC_ClockConfig+0x1b4>)
 800b2e8:	683a      	ldr	r2, [r7, #0]
 800b2ea:	b2d2      	uxtb	r2, r2
 800b2ec:	701a      	strb	r2, [r3, #0]
=======
 800b574:	4b24      	ldr	r3, [pc, #144]	; (800b608 <HAL_RCC_ClockConfig+0x1b4>)
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	f003 030f 	and.w	r3, r3, #15
 800b57c:	683a      	ldr	r2, [r7, #0]
 800b57e:	429a      	cmp	r2, r3
 800b580:	d20c      	bcs.n	800b59c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b582:	4b21      	ldr	r3, [pc, #132]	; (800b608 <HAL_RCC_ClockConfig+0x1b4>)
 800b584:	683a      	ldr	r2, [r7, #0]
 800b586:	b2d2      	uxtb	r2, r2
 800b588:	701a      	strb	r2, [r3, #0]
>>>>>>> master

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< HEAD
 800b2ee:	4b1f      	ldr	r3, [pc, #124]	; (800b36c <HAL_RCC_ClockConfig+0x1b4>)
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	f003 030f 	and.w	r3, r3, #15
 800b2f6:	683a      	ldr	r2, [r7, #0]
 800b2f8:	429a      	cmp	r2, r3
 800b2fa:	d001      	beq.n	800b300 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b2fc:	2301      	movs	r3, #1
 800b2fe:	e030      	b.n	800b362 <HAL_RCC_ClockConfig+0x1aa>
=======
 800b58a:	4b1f      	ldr	r3, [pc, #124]	; (800b608 <HAL_RCC_ClockConfig+0x1b4>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	f003 030f 	and.w	r3, r3, #15
 800b592:	683a      	ldr	r2, [r7, #0]
 800b594:	429a      	cmp	r2, r3
 800b596:	d001      	beq.n	800b59c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b598:	2301      	movs	r3, #1
 800b59a:	e030      	b.n	800b5fe <HAL_RCC_ClockConfig+0x1aa>
>>>>>>> master
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
<<<<<<< HEAD
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f003 0304 	and.w	r3, r3, #4
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d008      	beq.n	800b31e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b30c:	4b18      	ldr	r3, [pc, #96]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b30e:	689b      	ldr	r3, [r3, #8]
 800b310:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	68db      	ldr	r3, [r3, #12]
 800b318:	4915      	ldr	r1, [pc, #84]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b31a:	4313      	orrs	r3, r2
 800b31c:	608b      	str	r3, [r1, #8]
=======
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	f003 0304 	and.w	r3, r3, #4
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d008      	beq.n	800b5ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b5a8:	4b18      	ldr	r3, [pc, #96]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b5aa:	689b      	ldr	r3, [r3, #8]
 800b5ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	68db      	ldr	r3, [r3, #12]
 800b5b4:	4915      	ldr	r1, [pc, #84]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b5b6:	4313      	orrs	r3, r2
 800b5b8:	608b      	str	r3, [r1, #8]
>>>>>>> master
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
<<<<<<< HEAD
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	f003 0308 	and.w	r3, r3, #8
 800b326:	2b00      	cmp	r3, #0
 800b328:	d009      	beq.n	800b33e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b32a:	4b11      	ldr	r3, [pc, #68]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b32c:	689b      	ldr	r3, [r3, #8]
 800b32e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	691b      	ldr	r3, [r3, #16]
 800b336:	00db      	lsls	r3, r3, #3
 800b338:	490d      	ldr	r1, [pc, #52]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b33a:	4313      	orrs	r3, r2
 800b33c:	608b      	str	r3, [r1, #8]
=======
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f003 0308 	and.w	r3, r3, #8
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d009      	beq.n	800b5da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b5c6:	4b11      	ldr	r3, [pc, #68]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b5c8:	689b      	ldr	r3, [r3, #8]
 800b5ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	691b      	ldr	r3, [r3, #16]
 800b5d2:	00db      	lsls	r3, r3, #3
 800b5d4:	490d      	ldr	r1, [pc, #52]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	608b      	str	r3, [r1, #8]
>>>>>>> master
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
<<<<<<< HEAD
 800b33e:	f000 f851 	bl	800b3e4 <HAL_RCC_GetSysClockFreq>
 800b342:	4601      	mov	r1, r0
 800b344:	4b0a      	ldr	r3, [pc, #40]	; (800b370 <HAL_RCC_ClockConfig+0x1b8>)
 800b346:	689b      	ldr	r3, [r3, #8]
 800b348:	091b      	lsrs	r3, r3, #4
 800b34a:	f003 030f 	and.w	r3, r3, #15
 800b34e:	4a09      	ldr	r2, [pc, #36]	; (800b374 <HAL_RCC_ClockConfig+0x1bc>)
 800b350:	5cd3      	ldrb	r3, [r2, r3]
 800b352:	fa21 f303 	lsr.w	r3, r1, r3
 800b356:	4a08      	ldr	r2, [pc, #32]	; (800b378 <HAL_RCC_ClockConfig+0x1c0>)
 800b358:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800b35a:	2000      	movs	r0, #0
 800b35c:	f7fd fd30 	bl	8008dc0 <HAL_InitTick>

  return HAL_OK;
 800b360:	2300      	movs	r3, #0
}
 800b362:	4618      	mov	r0, r3
 800b364:	3710      	adds	r7, #16
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}
 800b36a:	bf00      	nop
 800b36c:	40023c00 	.word	0x40023c00
 800b370:	40023800 	.word	0x40023800
 800b374:	080269c8 	.word	0x080269c8
 800b378:	20000038 	.word	0x20000038

0800b37c <HAL_RCC_GetHCLKFreq>:
=======
 800b5da:	f000 f851 	bl	800b680 <HAL_RCC_GetSysClockFreq>
 800b5de:	4601      	mov	r1, r0
 800b5e0:	4b0a      	ldr	r3, [pc, #40]	; (800b60c <HAL_RCC_ClockConfig+0x1b8>)
 800b5e2:	689b      	ldr	r3, [r3, #8]
 800b5e4:	091b      	lsrs	r3, r3, #4
 800b5e6:	f003 030f 	and.w	r3, r3, #15
 800b5ea:	4a09      	ldr	r2, [pc, #36]	; (800b610 <HAL_RCC_ClockConfig+0x1bc>)
 800b5ec:	5cd3      	ldrb	r3, [r2, r3]
 800b5ee:	fa21 f303 	lsr.w	r3, r1, r3
 800b5f2:	4a08      	ldr	r2, [pc, #32]	; (800b614 <HAL_RCC_ClockConfig+0x1c0>)
 800b5f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800b5f6:	2000      	movs	r0, #0
 800b5f8:	f7fd fc00 	bl	8008dfc <HAL_InitTick>

  return HAL_OK;
 800b5fc:	2300      	movs	r3, #0
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3710      	adds	r7, #16
 800b602:	46bd      	mov	sp, r7
 800b604:	bd80      	pop	{r7, pc}
 800b606:	bf00      	nop
 800b608:	40023c00 	.word	0x40023c00
 800b60c:	40023800 	.word	0x40023800
 800b610:	08028680 	.word	0x08028680
 800b614:	2000000c 	.word	0x2000000c

0800b618 <HAL_RCC_GetHCLKFreq>:
>>>>>>> master
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
<<<<<<< HEAD
 800b37c:	b480      	push	{r7}
 800b37e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b380:	4b03      	ldr	r3, [pc, #12]	; (800b390 <HAL_RCC_GetHCLKFreq+0x14>)
 800b382:	681b      	ldr	r3, [r3, #0]
}
 800b384:	4618      	mov	r0, r3
 800b386:	46bd      	mov	sp, r7
 800b388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38c:	4770      	bx	lr
 800b38e:	bf00      	nop
 800b390:	20000038 	.word	0x20000038

0800b394 <HAL_RCC_GetPCLK1Freq>:
=======
 800b618:	b480      	push	{r7}
 800b61a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b61c:	4b03      	ldr	r3, [pc, #12]	; (800b62c <HAL_RCC_GetHCLKFreq+0x14>)
 800b61e:	681b      	ldr	r3, [r3, #0]
}
 800b620:	4618      	mov	r0, r3
 800b622:	46bd      	mov	sp, r7
 800b624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b628:	4770      	bx	lr
 800b62a:	bf00      	nop
 800b62c:	2000000c 	.word	0x2000000c

0800b630 <HAL_RCC_GetPCLK1Freq>:
>>>>>>> master
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
<<<<<<< HEAD
 800b394:	b580      	push	{r7, lr}
 800b396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b398:	f7ff fff0 	bl	800b37c <HAL_RCC_GetHCLKFreq>
 800b39c:	4601      	mov	r1, r0
 800b39e:	4b05      	ldr	r3, [pc, #20]	; (800b3b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b3a0:	689b      	ldr	r3, [r3, #8]
 800b3a2:	0a9b      	lsrs	r3, r3, #10
 800b3a4:	f003 0307 	and.w	r3, r3, #7
 800b3a8:	4a03      	ldr	r2, [pc, #12]	; (800b3b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b3aa:	5cd3      	ldrb	r3, [r2, r3]
 800b3ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	40023800 	.word	0x40023800
 800b3b8:	080269d8 	.word	0x080269d8

0800b3bc <HAL_RCC_GetPCLK2Freq>:
=======
 800b630:	b580      	push	{r7, lr}
 800b632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b634:	f7ff fff0 	bl	800b618 <HAL_RCC_GetHCLKFreq>
 800b638:	4601      	mov	r1, r0
 800b63a:	4b05      	ldr	r3, [pc, #20]	; (800b650 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b63c:	689b      	ldr	r3, [r3, #8]
 800b63e:	0a9b      	lsrs	r3, r3, #10
 800b640:	f003 0307 	and.w	r3, r3, #7
 800b644:	4a03      	ldr	r2, [pc, #12]	; (800b654 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b646:	5cd3      	ldrb	r3, [r2, r3]
 800b648:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	bd80      	pop	{r7, pc}
 800b650:	40023800 	.word	0x40023800
 800b654:	08028690 	.word	0x08028690

0800b658 <HAL_RCC_GetPCLK2Freq>:
>>>>>>> master
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
<<<<<<< HEAD
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b3c0:	f7ff ffdc 	bl	800b37c <HAL_RCC_GetHCLKFreq>
 800b3c4:	4601      	mov	r1, r0
 800b3c6:	4b05      	ldr	r3, [pc, #20]	; (800b3dc <HAL_RCC_GetPCLK2Freq+0x20>)
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	0b5b      	lsrs	r3, r3, #13
 800b3cc:	f003 0307 	and.w	r3, r3, #7
 800b3d0:	4a03      	ldr	r2, [pc, #12]	; (800b3e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b3d2:	5cd3      	ldrb	r3, [r2, r3]
 800b3d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b3d8:	4618      	mov	r0, r3
 800b3da:	bd80      	pop	{r7, pc}
 800b3dc:	40023800 	.word	0x40023800
 800b3e0:	080269d8 	.word	0x080269d8

0800b3e4 <HAL_RCC_GetSysClockFreq>:
=======
 800b658:	b580      	push	{r7, lr}
 800b65a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b65c:	f7ff ffdc 	bl	800b618 <HAL_RCC_GetHCLKFreq>
 800b660:	4601      	mov	r1, r0
 800b662:	4b05      	ldr	r3, [pc, #20]	; (800b678 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b664:	689b      	ldr	r3, [r3, #8]
 800b666:	0b5b      	lsrs	r3, r3, #13
 800b668:	f003 0307 	and.w	r3, r3, #7
 800b66c:	4a03      	ldr	r2, [pc, #12]	; (800b67c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b66e:	5cd3      	ldrb	r3, [r2, r3]
 800b670:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b674:	4618      	mov	r0, r3
 800b676:	bd80      	pop	{r7, pc}
 800b678:	40023800 	.word	0x40023800
 800b67c:	08028690 	.word	0x08028690

0800b680 <HAL_RCC_GetSysClockFreq>:
>>>>>>> master
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
<<<<<<< HEAD
 800b3e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3e6:	b087      	sub	sp, #28
 800b3e8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b3fe:	4bc6      	ldr	r3, [pc, #792]	; (800b718 <HAL_RCC_GetSysClockFreq+0x334>)
 800b400:	689b      	ldr	r3, [r3, #8]
 800b402:	f003 030c 	and.w	r3, r3, #12
 800b406:	2b0c      	cmp	r3, #12
 800b408:	f200 817e 	bhi.w	800b708 <HAL_RCC_GetSysClockFreq+0x324>
 800b40c:	a201      	add	r2, pc, #4	; (adr r2, 800b414 <HAL_RCC_GetSysClockFreq+0x30>)
 800b40e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b412:	bf00      	nop
 800b414:	0800b449 	.word	0x0800b449
 800b418:	0800b709 	.word	0x0800b709
 800b41c:	0800b709 	.word	0x0800b709
 800b420:	0800b709 	.word	0x0800b709
 800b424:	0800b44f 	.word	0x0800b44f
 800b428:	0800b709 	.word	0x0800b709
 800b42c:	0800b709 	.word	0x0800b709
 800b430:	0800b709 	.word	0x0800b709
 800b434:	0800b455 	.word	0x0800b455
 800b438:	0800b709 	.word	0x0800b709
 800b43c:	0800b709 	.word	0x0800b709
 800b440:	0800b709 	.word	0x0800b709
 800b444:	0800b5b1 	.word	0x0800b5b1
=======
 800b680:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b682:	b087      	sub	sp, #28
 800b684:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800b686:	2300      	movs	r3, #0
 800b688:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800b68a:	2300      	movs	r3, #0
 800b68c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800b68e:	2300      	movs	r3, #0
 800b690:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800b692:	2300      	movs	r3, #0
 800b694:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800b696:	2300      	movs	r3, #0
 800b698:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b69a:	4bc6      	ldr	r3, [pc, #792]	; (800b9b4 <HAL_RCC_GetSysClockFreq+0x334>)
 800b69c:	689b      	ldr	r3, [r3, #8]
 800b69e:	f003 030c 	and.w	r3, r3, #12
 800b6a2:	2b0c      	cmp	r3, #12
 800b6a4:	f200 817e 	bhi.w	800b9a4 <HAL_RCC_GetSysClockFreq+0x324>
 800b6a8:	a201      	add	r2, pc, #4	; (adr r2, 800b6b0 <HAL_RCC_GetSysClockFreq+0x30>)
 800b6aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6ae:	bf00      	nop
 800b6b0:	0800b6e5 	.word	0x0800b6e5
 800b6b4:	0800b9a5 	.word	0x0800b9a5
 800b6b8:	0800b9a5 	.word	0x0800b9a5
 800b6bc:	0800b9a5 	.word	0x0800b9a5
 800b6c0:	0800b6eb 	.word	0x0800b6eb
 800b6c4:	0800b9a5 	.word	0x0800b9a5
 800b6c8:	0800b9a5 	.word	0x0800b9a5
 800b6cc:	0800b9a5 	.word	0x0800b9a5
 800b6d0:	0800b6f1 	.word	0x0800b6f1
 800b6d4:	0800b9a5 	.word	0x0800b9a5
 800b6d8:	0800b9a5 	.word	0x0800b9a5
 800b6dc:	0800b9a5 	.word	0x0800b9a5
 800b6e0:	0800b84d 	.word	0x0800b84d
>>>>>>> master
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
<<<<<<< HEAD
 800b448:	4bb4      	ldr	r3, [pc, #720]	; (800b71c <HAL_RCC_GetSysClockFreq+0x338>)
 800b44a:	613b      	str	r3, [r7, #16]
       break;
 800b44c:	e15f      	b.n	800b70e <HAL_RCC_GetSysClockFreq+0x32a>
=======
 800b6e4:	4bb4      	ldr	r3, [pc, #720]	; (800b9b8 <HAL_RCC_GetSysClockFreq+0x338>)
 800b6e6:	613b      	str	r3, [r7, #16]
       break;
 800b6e8:	e15f      	b.n	800b9aa <HAL_RCC_GetSysClockFreq+0x32a>
>>>>>>> master
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
<<<<<<< HEAD
 800b44e:	4bb4      	ldr	r3, [pc, #720]	; (800b720 <HAL_RCC_GetSysClockFreq+0x33c>)
 800b450:	613b      	str	r3, [r7, #16]
      break;
 800b452:	e15c      	b.n	800b70e <HAL_RCC_GetSysClockFreq+0x32a>
=======
 800b6ea:	4bb4      	ldr	r3, [pc, #720]	; (800b9bc <HAL_RCC_GetSysClockFreq+0x33c>)
 800b6ec:	613b      	str	r3, [r7, #16]
      break;
 800b6ee:	e15c      	b.n	800b9aa <HAL_RCC_GetSysClockFreq+0x32a>
>>>>>>> master
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
<<<<<<< HEAD
 800b454:	4bb0      	ldr	r3, [pc, #704]	; (800b718 <HAL_RCC_GetSysClockFreq+0x334>)
 800b456:	685b      	ldr	r3, [r3, #4]
 800b458:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b45c:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b45e:	4bae      	ldr	r3, [pc, #696]	; (800b718 <HAL_RCC_GetSysClockFreq+0x334>)
 800b460:	685b      	ldr	r3, [r3, #4]
 800b462:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b466:	2b00      	cmp	r3, #0
 800b468:	d04a      	beq.n	800b500 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b46a:	4bab      	ldr	r3, [pc, #684]	; (800b718 <HAL_RCC_GetSysClockFreq+0x334>)
 800b46c:	685b      	ldr	r3, [r3, #4]
 800b46e:	099b      	lsrs	r3, r3, #6
 800b470:	f04f 0400 	mov.w	r4, #0
 800b474:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b478:	f04f 0200 	mov.w	r2, #0
 800b47c:	ea03 0501 	and.w	r5, r3, r1
 800b480:	ea04 0602 	and.w	r6, r4, r2
 800b484:	4629      	mov	r1, r5
 800b486:	4632      	mov	r2, r6
 800b488:	f04f 0300 	mov.w	r3, #0
 800b48c:	f04f 0400 	mov.w	r4, #0
 800b490:	0154      	lsls	r4, r2, #5
 800b492:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b496:	014b      	lsls	r3, r1, #5
 800b498:	4619      	mov	r1, r3
 800b49a:	4622      	mov	r2, r4
 800b49c:	1b49      	subs	r1, r1, r5
 800b49e:	eb62 0206 	sbc.w	r2, r2, r6
 800b4a2:	f04f 0300 	mov.w	r3, #0
 800b4a6:	f04f 0400 	mov.w	r4, #0
 800b4aa:	0194      	lsls	r4, r2, #6
 800b4ac:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b4b0:	018b      	lsls	r3, r1, #6
 800b4b2:	1a5b      	subs	r3, r3, r1
 800b4b4:	eb64 0402 	sbc.w	r4, r4, r2
 800b4b8:	f04f 0100 	mov.w	r1, #0
 800b4bc:	f04f 0200 	mov.w	r2, #0
 800b4c0:	00e2      	lsls	r2, r4, #3
 800b4c2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b4c6:	00d9      	lsls	r1, r3, #3
 800b4c8:	460b      	mov	r3, r1
 800b4ca:	4614      	mov	r4, r2
 800b4cc:	195b      	adds	r3, r3, r5
 800b4ce:	eb44 0406 	adc.w	r4, r4, r6
 800b4d2:	f04f 0100 	mov.w	r1, #0
 800b4d6:	f04f 0200 	mov.w	r2, #0
 800b4da:	0262      	lsls	r2, r4, #9
 800b4dc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800b4e0:	0259      	lsls	r1, r3, #9
 800b4e2:	460b      	mov	r3, r1
 800b4e4:	4614      	mov	r4, r2
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	4621      	mov	r1, r4
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	f04f 0400 	mov.w	r4, #0
 800b4f0:	461a      	mov	r2, r3
 800b4f2:	4623      	mov	r3, r4
 800b4f4:	f7fd fac2 	bl	8008a7c <__aeabi_uldivmod>
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	460c      	mov	r4, r1
 800b4fc:	617b      	str	r3, [r7, #20]
 800b4fe:	e049      	b.n	800b594 <HAL_RCC_GetSysClockFreq+0x1b0>
=======
 800b6f0:	4bb0      	ldr	r3, [pc, #704]	; (800b9b4 <HAL_RCC_GetSysClockFreq+0x334>)
 800b6f2:	685b      	ldr	r3, [r3, #4]
 800b6f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b6f8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b6fa:	4bae      	ldr	r3, [pc, #696]	; (800b9b4 <HAL_RCC_GetSysClockFreq+0x334>)
 800b6fc:	685b      	ldr	r3, [r3, #4]
 800b6fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b702:	2b00      	cmp	r3, #0
 800b704:	d04a      	beq.n	800b79c <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b706:	4bab      	ldr	r3, [pc, #684]	; (800b9b4 <HAL_RCC_GetSysClockFreq+0x334>)
 800b708:	685b      	ldr	r3, [r3, #4]
 800b70a:	099b      	lsrs	r3, r3, #6
 800b70c:	f04f 0400 	mov.w	r4, #0
 800b710:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b714:	f04f 0200 	mov.w	r2, #0
 800b718:	ea03 0501 	and.w	r5, r3, r1
 800b71c:	ea04 0602 	and.w	r6, r4, r2
 800b720:	4629      	mov	r1, r5
 800b722:	4632      	mov	r2, r6
 800b724:	f04f 0300 	mov.w	r3, #0
 800b728:	f04f 0400 	mov.w	r4, #0
 800b72c:	0154      	lsls	r4, r2, #5
 800b72e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b732:	014b      	lsls	r3, r1, #5
 800b734:	4619      	mov	r1, r3
 800b736:	4622      	mov	r2, r4
 800b738:	1b49      	subs	r1, r1, r5
 800b73a:	eb62 0206 	sbc.w	r2, r2, r6
 800b73e:	f04f 0300 	mov.w	r3, #0
 800b742:	f04f 0400 	mov.w	r4, #0
 800b746:	0194      	lsls	r4, r2, #6
 800b748:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b74c:	018b      	lsls	r3, r1, #6
 800b74e:	1a5b      	subs	r3, r3, r1
 800b750:	eb64 0402 	sbc.w	r4, r4, r2
 800b754:	f04f 0100 	mov.w	r1, #0
 800b758:	f04f 0200 	mov.w	r2, #0
 800b75c:	00e2      	lsls	r2, r4, #3
 800b75e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b762:	00d9      	lsls	r1, r3, #3
 800b764:	460b      	mov	r3, r1
 800b766:	4614      	mov	r4, r2
 800b768:	195b      	adds	r3, r3, r5
 800b76a:	eb44 0406 	adc.w	r4, r4, r6
 800b76e:	f04f 0100 	mov.w	r1, #0
 800b772:	f04f 0200 	mov.w	r2, #0
 800b776:	0262      	lsls	r2, r4, #9
 800b778:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800b77c:	0259      	lsls	r1, r3, #9
 800b77e:	460b      	mov	r3, r1
 800b780:	4614      	mov	r4, r2
 800b782:	4618      	mov	r0, r3
 800b784:	4621      	mov	r1, r4
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	f04f 0400 	mov.w	r4, #0
 800b78c:	461a      	mov	r2, r3
 800b78e:	4623      	mov	r3, r4
 800b790:	f7fd f992 	bl	8008ab8 <__aeabi_uldivmod>
 800b794:	4603      	mov	r3, r0
 800b796:	460c      	mov	r4, r1
 800b798:	617b      	str	r3, [r7, #20]
 800b79a:	e049      	b.n	800b830 <HAL_RCC_GetSysClockFreq+0x1b0>
>>>>>>> master
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
<<<<<<< HEAD
 800b500:	4b85      	ldr	r3, [pc, #532]	; (800b718 <HAL_RCC_GetSysClockFreq+0x334>)
 800b502:	685b      	ldr	r3, [r3, #4]
 800b504:	099b      	lsrs	r3, r3, #6
 800b506:	f04f 0400 	mov.w	r4, #0
 800b50a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b50e:	f04f 0200 	mov.w	r2, #0
 800b512:	ea03 0501 	and.w	r5, r3, r1
 800b516:	ea04 0602 	and.w	r6, r4, r2
 800b51a:	4629      	mov	r1, r5
 800b51c:	4632      	mov	r2, r6
 800b51e:	f04f 0300 	mov.w	r3, #0
 800b522:	f04f 0400 	mov.w	r4, #0
 800b526:	0154      	lsls	r4, r2, #5
 800b528:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b52c:	014b      	lsls	r3, r1, #5
 800b52e:	4619      	mov	r1, r3
 800b530:	4622      	mov	r2, r4
 800b532:	1b49      	subs	r1, r1, r5
 800b534:	eb62 0206 	sbc.w	r2, r2, r6
 800b538:	f04f 0300 	mov.w	r3, #0
 800b53c:	f04f 0400 	mov.w	r4, #0
 800b540:	0194      	lsls	r4, r2, #6
 800b542:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b546:	018b      	lsls	r3, r1, #6
 800b548:	1a5b      	subs	r3, r3, r1
 800b54a:	eb64 0402 	sbc.w	r4, r4, r2
 800b54e:	f04f 0100 	mov.w	r1, #0
 800b552:	f04f 0200 	mov.w	r2, #0
 800b556:	00e2      	lsls	r2, r4, #3
 800b558:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b55c:	00d9      	lsls	r1, r3, #3
 800b55e:	460b      	mov	r3, r1
 800b560:	4614      	mov	r4, r2
 800b562:	195b      	adds	r3, r3, r5
 800b564:	eb44 0406 	adc.w	r4, r4, r6
 800b568:	f04f 0100 	mov.w	r1, #0
 800b56c:	f04f 0200 	mov.w	r2, #0
 800b570:	02a2      	lsls	r2, r4, #10
 800b572:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b576:	0299      	lsls	r1, r3, #10
 800b578:	460b      	mov	r3, r1
 800b57a:	4614      	mov	r4, r2
 800b57c:	4618      	mov	r0, r3
 800b57e:	4621      	mov	r1, r4
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	f04f 0400 	mov.w	r4, #0
 800b586:	461a      	mov	r2, r3
 800b588:	4623      	mov	r3, r4
 800b58a:	f7fd fa77 	bl	8008a7c <__aeabi_uldivmod>
 800b58e:	4603      	mov	r3, r0
 800b590:	460c      	mov	r4, r1
 800b592:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b594:	4b60      	ldr	r3, [pc, #384]	; (800b718 <HAL_RCC_GetSysClockFreq+0x334>)
 800b596:	685b      	ldr	r3, [r3, #4]
 800b598:	0c1b      	lsrs	r3, r3, #16
 800b59a:	f003 0303 	and.w	r3, r3, #3
 800b59e:	3301      	adds	r3, #1
 800b5a0:	005b      	lsls	r3, r3, #1
 800b5a2:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800b5a4:	697a      	ldr	r2, [r7, #20]
 800b5a6:	68bb      	ldr	r3, [r7, #8]
 800b5a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5ac:	613b      	str	r3, [r7, #16]
      break;
 800b5ae:	e0ae      	b.n	800b70e <HAL_RCC_GetSysClockFreq+0x32a>
=======
 800b79c:	4b85      	ldr	r3, [pc, #532]	; (800b9b4 <HAL_RCC_GetSysClockFreq+0x334>)
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	099b      	lsrs	r3, r3, #6
 800b7a2:	f04f 0400 	mov.w	r4, #0
 800b7a6:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b7aa:	f04f 0200 	mov.w	r2, #0
 800b7ae:	ea03 0501 	and.w	r5, r3, r1
 800b7b2:	ea04 0602 	and.w	r6, r4, r2
 800b7b6:	4629      	mov	r1, r5
 800b7b8:	4632      	mov	r2, r6
 800b7ba:	f04f 0300 	mov.w	r3, #0
 800b7be:	f04f 0400 	mov.w	r4, #0
 800b7c2:	0154      	lsls	r4, r2, #5
 800b7c4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b7c8:	014b      	lsls	r3, r1, #5
 800b7ca:	4619      	mov	r1, r3
 800b7cc:	4622      	mov	r2, r4
 800b7ce:	1b49      	subs	r1, r1, r5
 800b7d0:	eb62 0206 	sbc.w	r2, r2, r6
 800b7d4:	f04f 0300 	mov.w	r3, #0
 800b7d8:	f04f 0400 	mov.w	r4, #0
 800b7dc:	0194      	lsls	r4, r2, #6
 800b7de:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b7e2:	018b      	lsls	r3, r1, #6
 800b7e4:	1a5b      	subs	r3, r3, r1
 800b7e6:	eb64 0402 	sbc.w	r4, r4, r2
 800b7ea:	f04f 0100 	mov.w	r1, #0
 800b7ee:	f04f 0200 	mov.w	r2, #0
 800b7f2:	00e2      	lsls	r2, r4, #3
 800b7f4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b7f8:	00d9      	lsls	r1, r3, #3
 800b7fa:	460b      	mov	r3, r1
 800b7fc:	4614      	mov	r4, r2
 800b7fe:	195b      	adds	r3, r3, r5
 800b800:	eb44 0406 	adc.w	r4, r4, r6
 800b804:	f04f 0100 	mov.w	r1, #0
 800b808:	f04f 0200 	mov.w	r2, #0
 800b80c:	02a2      	lsls	r2, r4, #10
 800b80e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b812:	0299      	lsls	r1, r3, #10
 800b814:	460b      	mov	r3, r1
 800b816:	4614      	mov	r4, r2
 800b818:	4618      	mov	r0, r3
 800b81a:	4621      	mov	r1, r4
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	f04f 0400 	mov.w	r4, #0
 800b822:	461a      	mov	r2, r3
 800b824:	4623      	mov	r3, r4
 800b826:	f7fd f947 	bl	8008ab8 <__aeabi_uldivmod>
 800b82a:	4603      	mov	r3, r0
 800b82c:	460c      	mov	r4, r1
 800b82e:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b830:	4b60      	ldr	r3, [pc, #384]	; (800b9b4 <HAL_RCC_GetSysClockFreq+0x334>)
 800b832:	685b      	ldr	r3, [r3, #4]
 800b834:	0c1b      	lsrs	r3, r3, #16
 800b836:	f003 0303 	and.w	r3, r3, #3
 800b83a:	3301      	adds	r3, #1
 800b83c:	005b      	lsls	r3, r3, #1
 800b83e:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800b840:	697a      	ldr	r2, [r7, #20]
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	fbb2 f3f3 	udiv	r3, r2, r3
 800b848:	613b      	str	r3, [r7, #16]
      break;
 800b84a:	e0ae      	b.n	800b9aa <HAL_RCC_GetSysClockFreq+0x32a>
>>>>>>> master
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
<<<<<<< HEAD
 800b5b0:	4b59      	ldr	r3, [pc, #356]	; (800b718 <HAL_RCC_GetSysClockFreq+0x334>)
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b5b8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b5ba:	4b57      	ldr	r3, [pc, #348]	; (800b718 <HAL_RCC_GetSysClockFreq+0x334>)
 800b5bc:	685b      	ldr	r3, [r3, #4]
 800b5be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d04a      	beq.n	800b65c <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b5c6:	4b54      	ldr	r3, [pc, #336]	; (800b718 <HAL_RCC_GetSysClockFreq+0x334>)
 800b5c8:	685b      	ldr	r3, [r3, #4]
 800b5ca:	099b      	lsrs	r3, r3, #6
 800b5cc:	f04f 0400 	mov.w	r4, #0
 800b5d0:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b5d4:	f04f 0200 	mov.w	r2, #0
 800b5d8:	ea03 0501 	and.w	r5, r3, r1
 800b5dc:	ea04 0602 	and.w	r6, r4, r2
 800b5e0:	4629      	mov	r1, r5
 800b5e2:	4632      	mov	r2, r6
 800b5e4:	f04f 0300 	mov.w	r3, #0
 800b5e8:	f04f 0400 	mov.w	r4, #0
 800b5ec:	0154      	lsls	r4, r2, #5
 800b5ee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b5f2:	014b      	lsls	r3, r1, #5
 800b5f4:	4619      	mov	r1, r3
 800b5f6:	4622      	mov	r2, r4
 800b5f8:	1b49      	subs	r1, r1, r5
 800b5fa:	eb62 0206 	sbc.w	r2, r2, r6
 800b5fe:	f04f 0300 	mov.w	r3, #0
 800b602:	f04f 0400 	mov.w	r4, #0
 800b606:	0194      	lsls	r4, r2, #6
 800b608:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b60c:	018b      	lsls	r3, r1, #6
 800b60e:	1a5b      	subs	r3, r3, r1
 800b610:	eb64 0402 	sbc.w	r4, r4, r2
 800b614:	f04f 0100 	mov.w	r1, #0
 800b618:	f04f 0200 	mov.w	r2, #0
 800b61c:	00e2      	lsls	r2, r4, #3
 800b61e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b622:	00d9      	lsls	r1, r3, #3
 800b624:	460b      	mov	r3, r1
 800b626:	4614      	mov	r4, r2
 800b628:	195b      	adds	r3, r3, r5
 800b62a:	eb44 0406 	adc.w	r4, r4, r6
 800b62e:	f04f 0100 	mov.w	r1, #0
 800b632:	f04f 0200 	mov.w	r2, #0
 800b636:	0262      	lsls	r2, r4, #9
 800b638:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800b63c:	0259      	lsls	r1, r3, #9
 800b63e:	460b      	mov	r3, r1
 800b640:	4614      	mov	r4, r2
 800b642:	4618      	mov	r0, r3
 800b644:	4621      	mov	r1, r4
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	f04f 0400 	mov.w	r4, #0
 800b64c:	461a      	mov	r2, r3
 800b64e:	4623      	mov	r3, r4
 800b650:	f7fd fa14 	bl	8008a7c <__aeabi_uldivmod>
 800b654:	4603      	mov	r3, r0
 800b656:	460c      	mov	r4, r1
 800b658:	617b      	str	r3, [r7, #20]
 800b65a:	e049      	b.n	800b6f0 <HAL_RCC_GetSysClockFreq+0x30c>
=======
 800b84c:	4b59      	ldr	r3, [pc, #356]	; (800b9b4 <HAL_RCC_GetSysClockFreq+0x334>)
 800b84e:	685b      	ldr	r3, [r3, #4]
 800b850:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b854:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b856:	4b57      	ldr	r3, [pc, #348]	; (800b9b4 <HAL_RCC_GetSysClockFreq+0x334>)
 800b858:	685b      	ldr	r3, [r3, #4]
 800b85a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d04a      	beq.n	800b8f8 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b862:	4b54      	ldr	r3, [pc, #336]	; (800b9b4 <HAL_RCC_GetSysClockFreq+0x334>)
 800b864:	685b      	ldr	r3, [r3, #4]
 800b866:	099b      	lsrs	r3, r3, #6
 800b868:	f04f 0400 	mov.w	r4, #0
 800b86c:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b870:	f04f 0200 	mov.w	r2, #0
 800b874:	ea03 0501 	and.w	r5, r3, r1
 800b878:	ea04 0602 	and.w	r6, r4, r2
 800b87c:	4629      	mov	r1, r5
 800b87e:	4632      	mov	r2, r6
 800b880:	f04f 0300 	mov.w	r3, #0
 800b884:	f04f 0400 	mov.w	r4, #0
 800b888:	0154      	lsls	r4, r2, #5
 800b88a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b88e:	014b      	lsls	r3, r1, #5
 800b890:	4619      	mov	r1, r3
 800b892:	4622      	mov	r2, r4
 800b894:	1b49      	subs	r1, r1, r5
 800b896:	eb62 0206 	sbc.w	r2, r2, r6
 800b89a:	f04f 0300 	mov.w	r3, #0
 800b89e:	f04f 0400 	mov.w	r4, #0
 800b8a2:	0194      	lsls	r4, r2, #6
 800b8a4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b8a8:	018b      	lsls	r3, r1, #6
 800b8aa:	1a5b      	subs	r3, r3, r1
 800b8ac:	eb64 0402 	sbc.w	r4, r4, r2
 800b8b0:	f04f 0100 	mov.w	r1, #0
 800b8b4:	f04f 0200 	mov.w	r2, #0
 800b8b8:	00e2      	lsls	r2, r4, #3
 800b8ba:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b8be:	00d9      	lsls	r1, r3, #3
 800b8c0:	460b      	mov	r3, r1
 800b8c2:	4614      	mov	r4, r2
 800b8c4:	195b      	adds	r3, r3, r5
 800b8c6:	eb44 0406 	adc.w	r4, r4, r6
 800b8ca:	f04f 0100 	mov.w	r1, #0
 800b8ce:	f04f 0200 	mov.w	r2, #0
 800b8d2:	0262      	lsls	r2, r4, #9
 800b8d4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800b8d8:	0259      	lsls	r1, r3, #9
 800b8da:	460b      	mov	r3, r1
 800b8dc:	4614      	mov	r4, r2
 800b8de:	4618      	mov	r0, r3
 800b8e0:	4621      	mov	r1, r4
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	f04f 0400 	mov.w	r4, #0
 800b8e8:	461a      	mov	r2, r3
 800b8ea:	4623      	mov	r3, r4
 800b8ec:	f7fd f8e4 	bl	8008ab8 <__aeabi_uldivmod>
 800b8f0:	4603      	mov	r3, r0
 800b8f2:	460c      	mov	r4, r1
 800b8f4:	617b      	str	r3, [r7, #20]
 800b8f6:	e049      	b.n	800b98c <HAL_RCC_GetSysClockFreq+0x30c>
>>>>>>> master
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
<<<<<<< HEAD
 800b65c:	4b2e      	ldr	r3, [pc, #184]	; (800b718 <HAL_RCC_GetSysClockFreq+0x334>)
 800b65e:	685b      	ldr	r3, [r3, #4]
 800b660:	099b      	lsrs	r3, r3, #6
 800b662:	f04f 0400 	mov.w	r4, #0
 800b666:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b66a:	f04f 0200 	mov.w	r2, #0
 800b66e:	ea03 0501 	and.w	r5, r3, r1
 800b672:	ea04 0602 	and.w	r6, r4, r2
 800b676:	4629      	mov	r1, r5
 800b678:	4632      	mov	r2, r6
 800b67a:	f04f 0300 	mov.w	r3, #0
 800b67e:	f04f 0400 	mov.w	r4, #0
 800b682:	0154      	lsls	r4, r2, #5
 800b684:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b688:	014b      	lsls	r3, r1, #5
 800b68a:	4619      	mov	r1, r3
 800b68c:	4622      	mov	r2, r4
 800b68e:	1b49      	subs	r1, r1, r5
 800b690:	eb62 0206 	sbc.w	r2, r2, r6
 800b694:	f04f 0300 	mov.w	r3, #0
 800b698:	f04f 0400 	mov.w	r4, #0
 800b69c:	0194      	lsls	r4, r2, #6
 800b69e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b6a2:	018b      	lsls	r3, r1, #6
 800b6a4:	1a5b      	subs	r3, r3, r1
 800b6a6:	eb64 0402 	sbc.w	r4, r4, r2
 800b6aa:	f04f 0100 	mov.w	r1, #0
 800b6ae:	f04f 0200 	mov.w	r2, #0
 800b6b2:	00e2      	lsls	r2, r4, #3
 800b6b4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b6b8:	00d9      	lsls	r1, r3, #3
 800b6ba:	460b      	mov	r3, r1
 800b6bc:	4614      	mov	r4, r2
 800b6be:	195b      	adds	r3, r3, r5
 800b6c0:	eb44 0406 	adc.w	r4, r4, r6
 800b6c4:	f04f 0100 	mov.w	r1, #0
 800b6c8:	f04f 0200 	mov.w	r2, #0
 800b6cc:	02a2      	lsls	r2, r4, #10
 800b6ce:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b6d2:	0299      	lsls	r1, r3, #10
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	4614      	mov	r4, r2
 800b6d8:	4618      	mov	r0, r3
 800b6da:	4621      	mov	r1, r4
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	f04f 0400 	mov.w	r4, #0
 800b6e2:	461a      	mov	r2, r3
 800b6e4:	4623      	mov	r3, r4
 800b6e6:	f7fd f9c9 	bl	8008a7c <__aeabi_uldivmod>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	460c      	mov	r4, r1
 800b6ee:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800b6f0:	4b09      	ldr	r3, [pc, #36]	; (800b718 <HAL_RCC_GetSysClockFreq+0x334>)
 800b6f2:	685b      	ldr	r3, [r3, #4]
 800b6f4:	0f1b      	lsrs	r3, r3, #28
 800b6f6:	f003 0307 	and.w	r3, r3, #7
 800b6fa:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800b6fc:	697a      	ldr	r2, [r7, #20]
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	fbb2 f3f3 	udiv	r3, r2, r3
 800b704:	613b      	str	r3, [r7, #16]
      break;
 800b706:	e002      	b.n	800b70e <HAL_RCC_GetSysClockFreq+0x32a>
=======
 800b8f8:	4b2e      	ldr	r3, [pc, #184]	; (800b9b4 <HAL_RCC_GetSysClockFreq+0x334>)
 800b8fa:	685b      	ldr	r3, [r3, #4]
 800b8fc:	099b      	lsrs	r3, r3, #6
 800b8fe:	f04f 0400 	mov.w	r4, #0
 800b902:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b906:	f04f 0200 	mov.w	r2, #0
 800b90a:	ea03 0501 	and.w	r5, r3, r1
 800b90e:	ea04 0602 	and.w	r6, r4, r2
 800b912:	4629      	mov	r1, r5
 800b914:	4632      	mov	r2, r6
 800b916:	f04f 0300 	mov.w	r3, #0
 800b91a:	f04f 0400 	mov.w	r4, #0
 800b91e:	0154      	lsls	r4, r2, #5
 800b920:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b924:	014b      	lsls	r3, r1, #5
 800b926:	4619      	mov	r1, r3
 800b928:	4622      	mov	r2, r4
 800b92a:	1b49      	subs	r1, r1, r5
 800b92c:	eb62 0206 	sbc.w	r2, r2, r6
 800b930:	f04f 0300 	mov.w	r3, #0
 800b934:	f04f 0400 	mov.w	r4, #0
 800b938:	0194      	lsls	r4, r2, #6
 800b93a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b93e:	018b      	lsls	r3, r1, #6
 800b940:	1a5b      	subs	r3, r3, r1
 800b942:	eb64 0402 	sbc.w	r4, r4, r2
 800b946:	f04f 0100 	mov.w	r1, #0
 800b94a:	f04f 0200 	mov.w	r2, #0
 800b94e:	00e2      	lsls	r2, r4, #3
 800b950:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b954:	00d9      	lsls	r1, r3, #3
 800b956:	460b      	mov	r3, r1
 800b958:	4614      	mov	r4, r2
 800b95a:	195b      	adds	r3, r3, r5
 800b95c:	eb44 0406 	adc.w	r4, r4, r6
 800b960:	f04f 0100 	mov.w	r1, #0
 800b964:	f04f 0200 	mov.w	r2, #0
 800b968:	02a2      	lsls	r2, r4, #10
 800b96a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b96e:	0299      	lsls	r1, r3, #10
 800b970:	460b      	mov	r3, r1
 800b972:	4614      	mov	r4, r2
 800b974:	4618      	mov	r0, r3
 800b976:	4621      	mov	r1, r4
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	f04f 0400 	mov.w	r4, #0
 800b97e:	461a      	mov	r2, r3
 800b980:	4623      	mov	r3, r4
 800b982:	f7fd f899 	bl	8008ab8 <__aeabi_uldivmod>
 800b986:	4603      	mov	r3, r0
 800b988:	460c      	mov	r4, r1
 800b98a:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800b98c:	4b09      	ldr	r3, [pc, #36]	; (800b9b4 <HAL_RCC_GetSysClockFreq+0x334>)
 800b98e:	685b      	ldr	r3, [r3, #4]
 800b990:	0f1b      	lsrs	r3, r3, #28
 800b992:	f003 0307 	and.w	r3, r3, #7
 800b996:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800b998:	697a      	ldr	r2, [r7, #20]
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9a0:	613b      	str	r3, [r7, #16]
      break;
 800b9a2:	e002      	b.n	800b9aa <HAL_RCC_GetSysClockFreq+0x32a>
>>>>>>> master
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
<<<<<<< HEAD
 800b708:	4b04      	ldr	r3, [pc, #16]	; (800b71c <HAL_RCC_GetSysClockFreq+0x338>)
 800b70a:	613b      	str	r3, [r7, #16]
      break;
 800b70c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b70e:	693b      	ldr	r3, [r7, #16]
}
 800b710:	4618      	mov	r0, r3
 800b712:	371c      	adds	r7, #28
 800b714:	46bd      	mov	sp, r7
 800b716:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b718:	40023800 	.word	0x40023800
 800b71c:	00f42400 	.word	0x00f42400
 800b720:	007a1200 	.word	0x007a1200

0800b724 <HAL_RCC_OscConfig>:
=======
 800b9a4:	4b04      	ldr	r3, [pc, #16]	; (800b9b8 <HAL_RCC_GetSysClockFreq+0x338>)
 800b9a6:	613b      	str	r3, [r7, #16]
      break;
 800b9a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b9aa:	693b      	ldr	r3, [r7, #16]
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	371c      	adds	r7, #28
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9b4:	40023800 	.word	0x40023800
 800b9b8:	00f42400 	.word	0x00f42400
 800b9bc:	007a1200 	.word	0x007a1200

0800b9c0 <HAL_RCC_OscConfig>:
>>>>>>> master
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
<<<<<<< HEAD
 800b724:	b580      	push	{r7, lr}
 800b726:	b086      	sub	sp, #24
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b72c:	2300      	movs	r3, #0
 800b72e:	613b      	str	r3, [r7, #16]
=======
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b086      	sub	sp, #24
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	613b      	str	r3, [r7, #16]
>>>>>>> master

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
<<<<<<< HEAD
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	f003 0301 	and.w	r3, r3, #1
 800b738:	2b00      	cmp	r3, #0
 800b73a:	f000 8083 	beq.w	800b844 <HAL_RCC_OscConfig+0x120>
=======
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f003 0301 	and.w	r3, r3, #1
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	f000 8083 	beq.w	800bae0 <HAL_RCC_OscConfig+0x120>
>>>>>>> master
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
<<<<<<< HEAD
 800b73e:	4b95      	ldr	r3, [pc, #596]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b740:	689b      	ldr	r3, [r3, #8]
 800b742:	f003 030c 	and.w	r3, r3, #12
 800b746:	2b04      	cmp	r3, #4
 800b748:	d019      	beq.n	800b77e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800b74a:	4b92      	ldr	r3, [pc, #584]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b74c:	689b      	ldr	r3, [r3, #8]
 800b74e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800b752:	2b08      	cmp	r3, #8
 800b754:	d106      	bne.n	800b764 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800b756:	4b8f      	ldr	r3, [pc, #572]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b75e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b762:	d00c      	beq.n	800b77e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b764:	4b8b      	ldr	r3, [pc, #556]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b766:	689b      	ldr	r3, [r3, #8]
 800b768:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800b76c:	2b0c      	cmp	r3, #12
 800b76e:	d112      	bne.n	800b796 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b770:	4b88      	ldr	r3, [pc, #544]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b772:	685b      	ldr	r3, [r3, #4]
 800b774:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b778:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b77c:	d10b      	bne.n	800b796 <HAL_RCC_OscConfig+0x72>
=======
 800b9da:	4b95      	ldr	r3, [pc, #596]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800b9dc:	689b      	ldr	r3, [r3, #8]
 800b9de:	f003 030c 	and.w	r3, r3, #12
 800b9e2:	2b04      	cmp	r3, #4
 800b9e4:	d019      	beq.n	800ba1a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800b9e6:	4b92      	ldr	r3, [pc, #584]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800b9e8:	689b      	ldr	r3, [r3, #8]
 800b9ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800b9ee:	2b08      	cmp	r3, #8
 800b9f0:	d106      	bne.n	800ba00 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800b9f2:	4b8f      	ldr	r3, [pc, #572]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800b9f4:	685b      	ldr	r3, [r3, #4]
 800b9f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b9fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b9fe:	d00c      	beq.n	800ba1a <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ba00:	4b8b      	ldr	r3, [pc, #556]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba02:	689b      	ldr	r3, [r3, #8]
 800ba04:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800ba08:	2b0c      	cmp	r3, #12
 800ba0a:	d112      	bne.n	800ba32 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ba0c:	4b88      	ldr	r3, [pc, #544]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba0e:	685b      	ldr	r3, [r3, #4]
 800ba10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ba14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ba18:	d10b      	bne.n	800ba32 <HAL_RCC_OscConfig+0x72>
>>>>>>> master
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
<<<<<<< HEAD
 800b77e:	4b85      	ldr	r3, [pc, #532]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b786:	2b00      	cmp	r3, #0
 800b788:	d05b      	beq.n	800b842 <HAL_RCC_OscConfig+0x11e>
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	685b      	ldr	r3, [r3, #4]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d157      	bne.n	800b842 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800b792:	2301      	movs	r3, #1
 800b794:	e216      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
=======
 800ba1a:	4b85      	ldr	r3, [pc, #532]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d05b      	beq.n	800bade <HAL_RCC_OscConfig+0x11e>
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	685b      	ldr	r3, [r3, #4]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d157      	bne.n	800bade <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800ba2e:	2301      	movs	r3, #1
 800ba30:	e216      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
>>>>>>> master
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
<<<<<<< HEAD
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	685b      	ldr	r3, [r3, #4]
 800b79a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b79e:	d106      	bne.n	800b7ae <HAL_RCC_OscConfig+0x8a>
 800b7a0:	4b7c      	ldr	r3, [pc, #496]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	4a7b      	ldr	r2, [pc, #492]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b7a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b7aa:	6013      	str	r3, [r2, #0]
 800b7ac:	e01d      	b.n	800b7ea <HAL_RCC_OscConfig+0xc6>
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	685b      	ldr	r3, [r3, #4]
 800b7b2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b7b6:	d10c      	bne.n	800b7d2 <HAL_RCC_OscConfig+0xae>
 800b7b8:	4b76      	ldr	r3, [pc, #472]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	4a75      	ldr	r2, [pc, #468]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b7be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b7c2:	6013      	str	r3, [r2, #0]
 800b7c4:	4b73      	ldr	r3, [pc, #460]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	4a72      	ldr	r2, [pc, #456]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b7ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b7ce:	6013      	str	r3, [r2, #0]
 800b7d0:	e00b      	b.n	800b7ea <HAL_RCC_OscConfig+0xc6>
 800b7d2:	4b70      	ldr	r3, [pc, #448]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	4a6f      	ldr	r2, [pc, #444]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b7d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b7dc:	6013      	str	r3, [r2, #0]
 800b7de:	4b6d      	ldr	r3, [pc, #436]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	4a6c      	ldr	r2, [pc, #432]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b7e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b7e8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	685b      	ldr	r3, [r3, #4]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d013      	beq.n	800b81a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7f2:	f7fd fb29 	bl	8008e48 <HAL_GetTick>
 800b7f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b7f8:	e008      	b.n	800b80c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b7fa:	f7fd fb25 	bl	8008e48 <HAL_GetTick>
 800b7fe:	4602      	mov	r2, r0
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	1ad3      	subs	r3, r2, r3
 800b804:	2b64      	cmp	r3, #100	; 0x64
 800b806:	d901      	bls.n	800b80c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800b808:	2303      	movs	r3, #3
 800b80a:	e1db      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b80c:	4b61      	ldr	r3, [pc, #388]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b814:	2b00      	cmp	r3, #0
 800b816:	d0f0      	beq.n	800b7fa <HAL_RCC_OscConfig+0xd6>
 800b818:	e014      	b.n	800b844 <HAL_RCC_OscConfig+0x120>
=======
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	685b      	ldr	r3, [r3, #4]
 800ba36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ba3a:	d106      	bne.n	800ba4a <HAL_RCC_OscConfig+0x8a>
 800ba3c:	4b7c      	ldr	r3, [pc, #496]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	4a7b      	ldr	r2, [pc, #492]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ba46:	6013      	str	r3, [r2, #0]
 800ba48:	e01d      	b.n	800ba86 <HAL_RCC_OscConfig+0xc6>
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	685b      	ldr	r3, [r3, #4]
 800ba4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ba52:	d10c      	bne.n	800ba6e <HAL_RCC_OscConfig+0xae>
 800ba54:	4b76      	ldr	r3, [pc, #472]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	4a75      	ldr	r2, [pc, #468]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ba5e:	6013      	str	r3, [r2, #0]
 800ba60:	4b73      	ldr	r3, [pc, #460]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	4a72      	ldr	r2, [pc, #456]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ba6a:	6013      	str	r3, [r2, #0]
 800ba6c:	e00b      	b.n	800ba86 <HAL_RCC_OscConfig+0xc6>
 800ba6e:	4b70      	ldr	r3, [pc, #448]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	4a6f      	ldr	r2, [pc, #444]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ba78:	6013      	str	r3, [r2, #0]
 800ba7a:	4b6d      	ldr	r3, [pc, #436]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	4a6c      	ldr	r2, [pc, #432]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800ba80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ba84:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	685b      	ldr	r3, [r3, #4]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d013      	beq.n	800bab6 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba8e:	f7fd f9f9 	bl	8008e84 <HAL_GetTick>
 800ba92:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ba94:	e008      	b.n	800baa8 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ba96:	f7fd f9f5 	bl	8008e84 <HAL_GetTick>
 800ba9a:	4602      	mov	r2, r0
 800ba9c:	693b      	ldr	r3, [r7, #16]
 800ba9e:	1ad3      	subs	r3, r2, r3
 800baa0:	2b64      	cmp	r3, #100	; 0x64
 800baa2:	d901      	bls.n	800baa8 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800baa4:	2303      	movs	r3, #3
 800baa6:	e1db      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800baa8:	4b61      	ldr	r3, [pc, #388]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d0f0      	beq.n	800ba96 <HAL_RCC_OscConfig+0xd6>
 800bab4:	e014      	b.n	800bae0 <HAL_RCC_OscConfig+0x120>
>>>>>>> master
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
<<<<<<< HEAD
 800b81a:	f7fd fb15 	bl	8008e48 <HAL_GetTick>
 800b81e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b820:	e008      	b.n	800b834 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b822:	f7fd fb11 	bl	8008e48 <HAL_GetTick>
 800b826:	4602      	mov	r2, r0
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	1ad3      	subs	r3, r2, r3
 800b82c:	2b64      	cmp	r3, #100	; 0x64
 800b82e:	d901      	bls.n	800b834 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 800b830:	2303      	movs	r3, #3
 800b832:	e1c7      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b834:	4b57      	ldr	r3, [pc, #348]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d1f0      	bne.n	800b822 <HAL_RCC_OscConfig+0xfe>
 800b840:	e000      	b.n	800b844 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b842:	bf00      	nop
=======
 800bab6:	f7fd f9e5 	bl	8008e84 <HAL_GetTick>
 800baba:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800babc:	e008      	b.n	800bad0 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800babe:	f7fd f9e1 	bl	8008e84 <HAL_GetTick>
 800bac2:	4602      	mov	r2, r0
 800bac4:	693b      	ldr	r3, [r7, #16]
 800bac6:	1ad3      	subs	r3, r2, r3
 800bac8:	2b64      	cmp	r3, #100	; 0x64
 800baca:	d901      	bls.n	800bad0 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 800bacc:	2303      	movs	r3, #3
 800bace:	e1c7      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bad0:	4b57      	ldr	r3, [pc, #348]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d1f0      	bne.n	800babe <HAL_RCC_OscConfig+0xfe>
 800badc:	e000      	b.n	800bae0 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bade:	bf00      	nop
>>>>>>> master
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
<<<<<<< HEAD
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f003 0302 	and.w	r3, r3, #2
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d06f      	beq.n	800b930 <HAL_RCC_OscConfig+0x20c>
=======
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f003 0302 	and.w	r3, r3, #2
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d06f      	beq.n	800bbcc <HAL_RCC_OscConfig+0x20c>
>>>>>>> master
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
<<<<<<< HEAD
 800b850:	4b50      	ldr	r3, [pc, #320]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b852:	689b      	ldr	r3, [r3, #8]
 800b854:	f003 030c 	and.w	r3, r3, #12
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d017      	beq.n	800b88c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800b85c:	4b4d      	ldr	r3, [pc, #308]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b85e:	689b      	ldr	r3, [r3, #8]
 800b860:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800b864:	2b08      	cmp	r3, #8
 800b866:	d105      	bne.n	800b874 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800b868:	4b4a      	ldr	r3, [pc, #296]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b86a:	685b      	ldr	r3, [r3, #4]
 800b86c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b870:	2b00      	cmp	r3, #0
 800b872:	d00b      	beq.n	800b88c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b874:	4b47      	ldr	r3, [pc, #284]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b876:	689b      	ldr	r3, [r3, #8]
 800b878:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800b87c:	2b0c      	cmp	r3, #12
 800b87e:	d11c      	bne.n	800b8ba <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b880:	4b44      	ldr	r3, [pc, #272]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b882:	685b      	ldr	r3, [r3, #4]
 800b884:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d116      	bne.n	800b8ba <HAL_RCC_OscConfig+0x196>
=======
 800baec:	4b50      	ldr	r3, [pc, #320]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800baee:	689b      	ldr	r3, [r3, #8]
 800baf0:	f003 030c 	and.w	r3, r3, #12
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d017      	beq.n	800bb28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800baf8:	4b4d      	ldr	r3, [pc, #308]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bafa:	689b      	ldr	r3, [r3, #8]
 800bafc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800bb00:	2b08      	cmp	r3, #8
 800bb02:	d105      	bne.n	800bb10 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800bb04:	4b4a      	ldr	r3, [pc, #296]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bb06:	685b      	ldr	r3, [r3, #4]
 800bb08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d00b      	beq.n	800bb28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bb10:	4b47      	ldr	r3, [pc, #284]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bb12:	689b      	ldr	r3, [r3, #8]
 800bb14:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800bb18:	2b0c      	cmp	r3, #12
 800bb1a:	d11c      	bne.n	800bb56 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bb1c:	4b44      	ldr	r3, [pc, #272]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bb1e:	685b      	ldr	r3, [r3, #4]
 800bb20:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d116      	bne.n	800bb56 <HAL_RCC_OscConfig+0x196>
>>>>>>> master
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
<<<<<<< HEAD
 800b88c:	4b41      	ldr	r3, [pc, #260]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	f003 0302 	and.w	r3, r3, #2
 800b894:	2b00      	cmp	r3, #0
 800b896:	d005      	beq.n	800b8a4 <HAL_RCC_OscConfig+0x180>
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	68db      	ldr	r3, [r3, #12]
 800b89c:	2b01      	cmp	r3, #1
 800b89e:	d001      	beq.n	800b8a4 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	e18f      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
=======
 800bb28:	4b41      	ldr	r3, [pc, #260]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f003 0302 	and.w	r3, r3, #2
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d005      	beq.n	800bb40 <HAL_RCC_OscConfig+0x180>
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	68db      	ldr	r3, [r3, #12]
 800bb38:	2b01      	cmp	r3, #1
 800bb3a:	d001      	beq.n	800bb40 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 800bb3c:	2301      	movs	r3, #1
 800bb3e:	e18f      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
>>>>>>> master
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< HEAD
 800b8a4:	4b3b      	ldr	r3, [pc, #236]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	691b      	ldr	r3, [r3, #16]
 800b8b0:	00db      	lsls	r3, r3, #3
 800b8b2:	4938      	ldr	r1, [pc, #224]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b8b4:	4313      	orrs	r3, r2
 800b8b6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b8b8:	e03a      	b.n	800b930 <HAL_RCC_OscConfig+0x20c>
=======
 800bb40:	4b3b      	ldr	r3, [pc, #236]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	691b      	ldr	r3, [r3, #16]
 800bb4c:	00db      	lsls	r3, r3, #3
 800bb4e:	4938      	ldr	r1, [pc, #224]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bb50:	4313      	orrs	r3, r2
 800bb52:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bb54:	e03a      	b.n	800bbcc <HAL_RCC_OscConfig+0x20c>
>>>>>>> master
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
<<<<<<< HEAD
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	68db      	ldr	r3, [r3, #12]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d020      	beq.n	800b904 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b8c2:	4b35      	ldr	r3, [pc, #212]	; (800b998 <HAL_RCC_OscConfig+0x274>)
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b8c8:	f7fd fabe 	bl	8008e48 <HAL_GetTick>
 800b8cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b8ce:	e008      	b.n	800b8e2 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b8d0:	f7fd faba 	bl	8008e48 <HAL_GetTick>
 800b8d4:	4602      	mov	r2, r0
 800b8d6:	693b      	ldr	r3, [r7, #16]
 800b8d8:	1ad3      	subs	r3, r2, r3
 800b8da:	2b02      	cmp	r3, #2
 800b8dc:	d901      	bls.n	800b8e2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800b8de:	2303      	movs	r3, #3
 800b8e0:	e170      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b8e2:	4b2c      	ldr	r3, [pc, #176]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	f003 0302 	and.w	r3, r3, #2
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d0f0      	beq.n	800b8d0 <HAL_RCC_OscConfig+0x1ac>
=======
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	68db      	ldr	r3, [r3, #12]
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d020      	beq.n	800bba0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bb5e:	4b35      	ldr	r3, [pc, #212]	; (800bc34 <HAL_RCC_OscConfig+0x274>)
 800bb60:	2201      	movs	r2, #1
 800bb62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb64:	f7fd f98e 	bl	8008e84 <HAL_GetTick>
 800bb68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bb6a:	e008      	b.n	800bb7e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bb6c:	f7fd f98a 	bl	8008e84 <HAL_GetTick>
 800bb70:	4602      	mov	r2, r0
 800bb72:	693b      	ldr	r3, [r7, #16]
 800bb74:	1ad3      	subs	r3, r2, r3
 800bb76:	2b02      	cmp	r3, #2
 800bb78:	d901      	bls.n	800bb7e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800bb7a:	2303      	movs	r3, #3
 800bb7c:	e170      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bb7e:	4b2c      	ldr	r3, [pc, #176]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	f003 0302 	and.w	r3, r3, #2
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d0f0      	beq.n	800bb6c <HAL_RCC_OscConfig+0x1ac>
>>>>>>> master
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< HEAD
 800b8ee:	4b29      	ldr	r3, [pc, #164]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	691b      	ldr	r3, [r3, #16]
 800b8fa:	00db      	lsls	r3, r3, #3
 800b8fc:	4925      	ldr	r1, [pc, #148]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b8fe:	4313      	orrs	r3, r2
 800b900:	600b      	str	r3, [r1, #0]
 800b902:	e015      	b.n	800b930 <HAL_RCC_OscConfig+0x20c>
=======
 800bb8a:	4b29      	ldr	r3, [pc, #164]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	691b      	ldr	r3, [r3, #16]
 800bb96:	00db      	lsls	r3, r3, #3
 800bb98:	4925      	ldr	r1, [pc, #148]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bb9a:	4313      	orrs	r3, r2
 800bb9c:	600b      	str	r3, [r1, #0]
 800bb9e:	e015      	b.n	800bbcc <HAL_RCC_OscConfig+0x20c>
>>>>>>> master
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
<<<<<<< HEAD
 800b904:	4b24      	ldr	r3, [pc, #144]	; (800b998 <HAL_RCC_OscConfig+0x274>)
 800b906:	2200      	movs	r2, #0
 800b908:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b90a:	f7fd fa9d 	bl	8008e48 <HAL_GetTick>
 800b90e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b910:	e008      	b.n	800b924 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b912:	f7fd fa99 	bl	8008e48 <HAL_GetTick>
 800b916:	4602      	mov	r2, r0
 800b918:	693b      	ldr	r3, [r7, #16]
 800b91a:	1ad3      	subs	r3, r2, r3
 800b91c:	2b02      	cmp	r3, #2
 800b91e:	d901      	bls.n	800b924 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800b920:	2303      	movs	r3, #3
 800b922:	e14f      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b924:	4b1b      	ldr	r3, [pc, #108]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	f003 0302 	and.w	r3, r3, #2
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d1f0      	bne.n	800b912 <HAL_RCC_OscConfig+0x1ee>
=======
 800bba0:	4b24      	ldr	r3, [pc, #144]	; (800bc34 <HAL_RCC_OscConfig+0x274>)
 800bba2:	2200      	movs	r2, #0
 800bba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bba6:	f7fd f96d 	bl	8008e84 <HAL_GetTick>
 800bbaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800bbac:	e008      	b.n	800bbc0 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bbae:	f7fd f969 	bl	8008e84 <HAL_GetTick>
 800bbb2:	4602      	mov	r2, r0
 800bbb4:	693b      	ldr	r3, [r7, #16]
 800bbb6:	1ad3      	subs	r3, r2, r3
 800bbb8:	2b02      	cmp	r3, #2
 800bbba:	d901      	bls.n	800bbc0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800bbbc:	2303      	movs	r3, #3
 800bbbe:	e14f      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800bbc0:	4b1b      	ldr	r3, [pc, #108]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	f003 0302 	and.w	r3, r3, #2
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d1f0      	bne.n	800bbae <HAL_RCC_OscConfig+0x1ee>
>>>>>>> master
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
<<<<<<< HEAD
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f003 0308 	and.w	r3, r3, #8
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d037      	beq.n	800b9ac <HAL_RCC_OscConfig+0x288>
=======
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	f003 0308 	and.w	r3, r3, #8
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d037      	beq.n	800bc48 <HAL_RCC_OscConfig+0x288>
>>>>>>> master
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
<<<<<<< HEAD
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	695b      	ldr	r3, [r3, #20]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d016      	beq.n	800b972 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b944:	4b15      	ldr	r3, [pc, #84]	; (800b99c <HAL_RCC_OscConfig+0x278>)
 800b946:	2201      	movs	r2, #1
 800b948:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b94a:	f7fd fa7d 	bl	8008e48 <HAL_GetTick>
 800b94e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b950:	e008      	b.n	800b964 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b952:	f7fd fa79 	bl	8008e48 <HAL_GetTick>
 800b956:	4602      	mov	r2, r0
 800b958:	693b      	ldr	r3, [r7, #16]
 800b95a:	1ad3      	subs	r3, r2, r3
 800b95c:	2b02      	cmp	r3, #2
 800b95e:	d901      	bls.n	800b964 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b960:	2303      	movs	r3, #3
 800b962:	e12f      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b964:	4b0b      	ldr	r3, [pc, #44]	; (800b994 <HAL_RCC_OscConfig+0x270>)
 800b966:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b968:	f003 0302 	and.w	r3, r3, #2
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d0f0      	beq.n	800b952 <HAL_RCC_OscConfig+0x22e>
 800b970:	e01c      	b.n	800b9ac <HAL_RCC_OscConfig+0x288>
=======
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	695b      	ldr	r3, [r3, #20]
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d016      	beq.n	800bc0e <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bbe0:	4b15      	ldr	r3, [pc, #84]	; (800bc38 <HAL_RCC_OscConfig+0x278>)
 800bbe2:	2201      	movs	r2, #1
 800bbe4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbe6:	f7fd f94d 	bl	8008e84 <HAL_GetTick>
 800bbea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bbec:	e008      	b.n	800bc00 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bbee:	f7fd f949 	bl	8008e84 <HAL_GetTick>
 800bbf2:	4602      	mov	r2, r0
 800bbf4:	693b      	ldr	r3, [r7, #16]
 800bbf6:	1ad3      	subs	r3, r2, r3
 800bbf8:	2b02      	cmp	r3, #2
 800bbfa:	d901      	bls.n	800bc00 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800bbfc:	2303      	movs	r3, #3
 800bbfe:	e12f      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bc00:	4b0b      	ldr	r3, [pc, #44]	; (800bc30 <HAL_RCC_OscConfig+0x270>)
 800bc02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc04:	f003 0302 	and.w	r3, r3, #2
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d0f0      	beq.n	800bbee <HAL_RCC_OscConfig+0x22e>
 800bc0c:	e01c      	b.n	800bc48 <HAL_RCC_OscConfig+0x288>
>>>>>>> master
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
<<<<<<< HEAD
 800b972:	4b0a      	ldr	r3, [pc, #40]	; (800b99c <HAL_RCC_OscConfig+0x278>)
 800b974:	2200      	movs	r2, #0
 800b976:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b978:	f7fd fa66 	bl	8008e48 <HAL_GetTick>
 800b97c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b97e:	e00f      	b.n	800b9a0 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b980:	f7fd fa62 	bl	8008e48 <HAL_GetTick>
 800b984:	4602      	mov	r2, r0
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	1ad3      	subs	r3, r2, r3
 800b98a:	2b02      	cmp	r3, #2
 800b98c:	d908      	bls.n	800b9a0 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800b98e:	2303      	movs	r3, #3
 800b990:	e118      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
 800b992:	bf00      	nop
 800b994:	40023800 	.word	0x40023800
 800b998:	42470000 	.word	0x42470000
 800b99c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b9a0:	4b8a      	ldr	r3, [pc, #552]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800b9a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b9a4:	f003 0302 	and.w	r3, r3, #2
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d1e9      	bne.n	800b980 <HAL_RCC_OscConfig+0x25c>
=======
 800bc0e:	4b0a      	ldr	r3, [pc, #40]	; (800bc38 <HAL_RCC_OscConfig+0x278>)
 800bc10:	2200      	movs	r2, #0
 800bc12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc14:	f7fd f936 	bl	8008e84 <HAL_GetTick>
 800bc18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bc1a:	e00f      	b.n	800bc3c <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bc1c:	f7fd f932 	bl	8008e84 <HAL_GetTick>
 800bc20:	4602      	mov	r2, r0
 800bc22:	693b      	ldr	r3, [r7, #16]
 800bc24:	1ad3      	subs	r3, r2, r3
 800bc26:	2b02      	cmp	r3, #2
 800bc28:	d908      	bls.n	800bc3c <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800bc2a:	2303      	movs	r3, #3
 800bc2c:	e118      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
 800bc2e:	bf00      	nop
 800bc30:	40023800 	.word	0x40023800
 800bc34:	42470000 	.word	0x42470000
 800bc38:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bc3c:	4b8a      	ldr	r3, [pc, #552]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bc3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc40:	f003 0302 	and.w	r3, r3, #2
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d1e9      	bne.n	800bc1c <HAL_RCC_OscConfig+0x25c>
>>>>>>> master
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
<<<<<<< HEAD
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f003 0304 	and.w	r3, r3, #4
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	f000 8097 	beq.w	800bae8 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	75fb      	strb	r3, [r7, #23]
=======
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	f003 0304 	and.w	r3, r3, #4
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	f000 8097 	beq.w	800bd84 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bc56:	2300      	movs	r3, #0
 800bc58:	75fb      	strb	r3, [r7, #23]
>>>>>>> master
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
<<<<<<< HEAD
 800b9be:	4b83      	ldr	r3, [pc, #524]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800b9c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d10f      	bne.n	800b9ea <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	60fb      	str	r3, [r7, #12]
 800b9ce:	4b7f      	ldr	r3, [pc, #508]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800b9d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9d2:	4a7e      	ldr	r2, [pc, #504]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800b9d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b9d8:	6413      	str	r3, [r2, #64]	; 0x40
 800b9da:	4b7c      	ldr	r3, [pc, #496]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800b9dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b9e2:	60fb      	str	r3, [r7, #12]
 800b9e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b9ea:	4b79      	ldr	r3, [pc, #484]	; (800bbd0 <HAL_RCC_OscConfig+0x4ac>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d118      	bne.n	800ba28 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b9f6:	4b76      	ldr	r3, [pc, #472]	; (800bbd0 <HAL_RCC_OscConfig+0x4ac>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	4a75      	ldr	r2, [pc, #468]	; (800bbd0 <HAL_RCC_OscConfig+0x4ac>)
 800b9fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ba00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ba02:	f7fd fa21 	bl	8008e48 <HAL_GetTick>
 800ba06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ba08:	e008      	b.n	800ba1c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ba0a:	f7fd fa1d 	bl	8008e48 <HAL_GetTick>
 800ba0e:	4602      	mov	r2, r0
 800ba10:	693b      	ldr	r3, [r7, #16]
 800ba12:	1ad3      	subs	r3, r2, r3
 800ba14:	2b02      	cmp	r3, #2
 800ba16:	d901      	bls.n	800ba1c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800ba18:	2303      	movs	r3, #3
 800ba1a:	e0d3      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ba1c:	4b6c      	ldr	r3, [pc, #432]	; (800bbd0 <HAL_RCC_OscConfig+0x4ac>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d0f0      	beq.n	800ba0a <HAL_RCC_OscConfig+0x2e6>
=======
 800bc5a:	4b83      	ldr	r3, [pc, #524]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bc5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d10f      	bne.n	800bc86 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bc66:	2300      	movs	r3, #0
 800bc68:	60fb      	str	r3, [r7, #12]
 800bc6a:	4b7f      	ldr	r3, [pc, #508]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bc6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc6e:	4a7e      	ldr	r2, [pc, #504]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bc70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc74:	6413      	str	r3, [r2, #64]	; 0x40
 800bc76:	4b7c      	ldr	r3, [pc, #496]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bc78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc7e:	60fb      	str	r3, [r7, #12]
 800bc80:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800bc82:	2301      	movs	r3, #1
 800bc84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bc86:	4b79      	ldr	r3, [pc, #484]	; (800be6c <HAL_RCC_OscConfig+0x4ac>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d118      	bne.n	800bcc4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800bc92:	4b76      	ldr	r3, [pc, #472]	; (800be6c <HAL_RCC_OscConfig+0x4ac>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4a75      	ldr	r2, [pc, #468]	; (800be6c <HAL_RCC_OscConfig+0x4ac>)
 800bc98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bc9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bc9e:	f7fd f8f1 	bl	8008e84 <HAL_GetTick>
 800bca2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bca4:	e008      	b.n	800bcb8 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bca6:	f7fd f8ed 	bl	8008e84 <HAL_GetTick>
 800bcaa:	4602      	mov	r2, r0
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	1ad3      	subs	r3, r2, r3
 800bcb0:	2b02      	cmp	r3, #2
 800bcb2:	d901      	bls.n	800bcb8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800bcb4:	2303      	movs	r3, #3
 800bcb6:	e0d3      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bcb8:	4b6c      	ldr	r3, [pc, #432]	; (800be6c <HAL_RCC_OscConfig+0x4ac>)
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d0f0      	beq.n	800bca6 <HAL_RCC_OscConfig+0x2e6>
>>>>>>> master
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
<<<<<<< HEAD
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	689b      	ldr	r3, [r3, #8]
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	d106      	bne.n	800ba3e <HAL_RCC_OscConfig+0x31a>
 800ba30:	4b66      	ldr	r3, [pc, #408]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800ba32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba34:	4a65      	ldr	r2, [pc, #404]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800ba36:	f043 0301 	orr.w	r3, r3, #1
 800ba3a:	6713      	str	r3, [r2, #112]	; 0x70
 800ba3c:	e01c      	b.n	800ba78 <HAL_RCC_OscConfig+0x354>
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	689b      	ldr	r3, [r3, #8]
 800ba42:	2b05      	cmp	r3, #5
 800ba44:	d10c      	bne.n	800ba60 <HAL_RCC_OscConfig+0x33c>
 800ba46:	4b61      	ldr	r3, [pc, #388]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800ba48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba4a:	4a60      	ldr	r2, [pc, #384]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800ba4c:	f043 0304 	orr.w	r3, r3, #4
 800ba50:	6713      	str	r3, [r2, #112]	; 0x70
 800ba52:	4b5e      	ldr	r3, [pc, #376]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800ba54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba56:	4a5d      	ldr	r2, [pc, #372]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800ba58:	f043 0301 	orr.w	r3, r3, #1
 800ba5c:	6713      	str	r3, [r2, #112]	; 0x70
 800ba5e:	e00b      	b.n	800ba78 <HAL_RCC_OscConfig+0x354>
 800ba60:	4b5a      	ldr	r3, [pc, #360]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800ba62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba64:	4a59      	ldr	r2, [pc, #356]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800ba66:	f023 0301 	bic.w	r3, r3, #1
 800ba6a:	6713      	str	r3, [r2, #112]	; 0x70
 800ba6c:	4b57      	ldr	r3, [pc, #348]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800ba6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba70:	4a56      	ldr	r2, [pc, #344]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800ba72:	f023 0304 	bic.w	r3, r3, #4
 800ba76:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	689b      	ldr	r3, [r3, #8]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d015      	beq.n	800baac <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ba80:	f7fd f9e2 	bl	8008e48 <HAL_GetTick>
 800ba84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ba86:	e00a      	b.n	800ba9e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ba88:	f7fd f9de 	bl	8008e48 <HAL_GetTick>
 800ba8c:	4602      	mov	r2, r0
 800ba8e:	693b      	ldr	r3, [r7, #16]
 800ba90:	1ad3      	subs	r3, r2, r3
 800ba92:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba96:	4293      	cmp	r3, r2
 800ba98:	d901      	bls.n	800ba9e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800ba9a:	2303      	movs	r3, #3
 800ba9c:	e092      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ba9e:	4b4b      	ldr	r3, [pc, #300]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800baa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800baa2:	f003 0302 	and.w	r3, r3, #2
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d0ee      	beq.n	800ba88 <HAL_RCC_OscConfig+0x364>
 800baaa:	e014      	b.n	800bad6 <HAL_RCC_OscConfig+0x3b2>
=======
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	689b      	ldr	r3, [r3, #8]
 800bcc8:	2b01      	cmp	r3, #1
 800bcca:	d106      	bne.n	800bcda <HAL_RCC_OscConfig+0x31a>
 800bccc:	4b66      	ldr	r3, [pc, #408]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bcce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcd0:	4a65      	ldr	r2, [pc, #404]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bcd2:	f043 0301 	orr.w	r3, r3, #1
 800bcd6:	6713      	str	r3, [r2, #112]	; 0x70
 800bcd8:	e01c      	b.n	800bd14 <HAL_RCC_OscConfig+0x354>
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	689b      	ldr	r3, [r3, #8]
 800bcde:	2b05      	cmp	r3, #5
 800bce0:	d10c      	bne.n	800bcfc <HAL_RCC_OscConfig+0x33c>
 800bce2:	4b61      	ldr	r3, [pc, #388]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bce6:	4a60      	ldr	r2, [pc, #384]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bce8:	f043 0304 	orr.w	r3, r3, #4
 800bcec:	6713      	str	r3, [r2, #112]	; 0x70
 800bcee:	4b5e      	ldr	r3, [pc, #376]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bcf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcf2:	4a5d      	ldr	r2, [pc, #372]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bcf4:	f043 0301 	orr.w	r3, r3, #1
 800bcf8:	6713      	str	r3, [r2, #112]	; 0x70
 800bcfa:	e00b      	b.n	800bd14 <HAL_RCC_OscConfig+0x354>
 800bcfc:	4b5a      	ldr	r3, [pc, #360]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bcfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd00:	4a59      	ldr	r2, [pc, #356]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bd02:	f023 0301 	bic.w	r3, r3, #1
 800bd06:	6713      	str	r3, [r2, #112]	; 0x70
 800bd08:	4b57      	ldr	r3, [pc, #348]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bd0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd0c:	4a56      	ldr	r2, [pc, #344]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bd0e:	f023 0304 	bic.w	r3, r3, #4
 800bd12:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	689b      	ldr	r3, [r3, #8]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d015      	beq.n	800bd48 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd1c:	f7fd f8b2 	bl	8008e84 <HAL_GetTick>
 800bd20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bd22:	e00a      	b.n	800bd3a <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bd24:	f7fd f8ae 	bl	8008e84 <HAL_GetTick>
 800bd28:	4602      	mov	r2, r0
 800bd2a:	693b      	ldr	r3, [r7, #16]
 800bd2c:	1ad3      	subs	r3, r2, r3
 800bd2e:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d901      	bls.n	800bd3a <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800bd36:	2303      	movs	r3, #3
 800bd38:	e092      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bd3a:	4b4b      	ldr	r3, [pc, #300]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bd3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd3e:	f003 0302 	and.w	r3, r3, #2
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d0ee      	beq.n	800bd24 <HAL_RCC_OscConfig+0x364>
 800bd46:	e014      	b.n	800bd72 <HAL_RCC_OscConfig+0x3b2>
>>>>>>> master
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
<<<<<<< HEAD
 800baac:	f7fd f9cc 	bl	8008e48 <HAL_GetTick>
 800bab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bab2:	e00a      	b.n	800baca <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bab4:	f7fd f9c8 	bl	8008e48 <HAL_GetTick>
 800bab8:	4602      	mov	r2, r0
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	1ad3      	subs	r3, r2, r3
 800babe:	f241 3288 	movw	r2, #5000	; 0x1388
 800bac2:	4293      	cmp	r3, r2
 800bac4:	d901      	bls.n	800baca <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800bac6:	2303      	movs	r3, #3
 800bac8:	e07c      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800baca:	4b40      	ldr	r3, [pc, #256]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800bacc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bace:	f003 0302 	and.w	r3, r3, #2
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d1ee      	bne.n	800bab4 <HAL_RCC_OscConfig+0x390>
=======
 800bd48:	f7fd f89c 	bl	8008e84 <HAL_GetTick>
 800bd4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bd4e:	e00a      	b.n	800bd66 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bd50:	f7fd f898 	bl	8008e84 <HAL_GetTick>
 800bd54:	4602      	mov	r2, r0
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	1ad3      	subs	r3, r2, r3
 800bd5a:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd5e:	4293      	cmp	r3, r2
 800bd60:	d901      	bls.n	800bd66 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800bd62:	2303      	movs	r3, #3
 800bd64:	e07c      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bd66:	4b40      	ldr	r3, [pc, #256]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bd68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd6a:	f003 0302 	and.w	r3, r3, #2
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d1ee      	bne.n	800bd50 <HAL_RCC_OscConfig+0x390>
>>>>>>> master
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
<<<<<<< HEAD
 800bad6:	7dfb      	ldrb	r3, [r7, #23]
 800bad8:	2b01      	cmp	r3, #1
 800bada:	d105      	bne.n	800bae8 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800badc:	4b3b      	ldr	r3, [pc, #236]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800bade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bae0:	4a3a      	ldr	r2, [pc, #232]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800bae2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bae6:	6413      	str	r3, [r2, #64]	; 0x40
=======
 800bd72:	7dfb      	ldrb	r3, [r7, #23]
 800bd74:	2b01      	cmp	r3, #1
 800bd76:	d105      	bne.n	800bd84 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bd78:	4b3b      	ldr	r3, [pc, #236]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bd7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd7c:	4a3a      	ldr	r2, [pc, #232]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bd7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bd82:	6413      	str	r3, [r2, #64]	; 0x40
>>>>>>> master
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
<<<<<<< HEAD
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	699b      	ldr	r3, [r3, #24]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d068      	beq.n	800bbc2 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800baf0:	4b36      	ldr	r3, [pc, #216]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800baf2:	689b      	ldr	r3, [r3, #8]
 800baf4:	f003 030c 	and.w	r3, r3, #12
 800baf8:	2b08      	cmp	r3, #8
 800bafa:	d060      	beq.n	800bbbe <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	699b      	ldr	r3, [r3, #24]
 800bb00:	2b02      	cmp	r3, #2
 800bb02:	d145      	bne.n	800bb90 <HAL_RCC_OscConfig+0x46c>
=======
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	699b      	ldr	r3, [r3, #24]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d068      	beq.n	800be5e <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800bd8c:	4b36      	ldr	r3, [pc, #216]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bd8e:	689b      	ldr	r3, [r3, #8]
 800bd90:	f003 030c 	and.w	r3, r3, #12
 800bd94:	2b08      	cmp	r3, #8
 800bd96:	d060      	beq.n	800be5a <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	699b      	ldr	r3, [r3, #24]
 800bd9c:	2b02      	cmp	r3, #2
 800bd9e:	d145      	bne.n	800be2c <HAL_RCC_OscConfig+0x46c>
>>>>>>> master
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< HEAD
 800bb04:	4b33      	ldr	r3, [pc, #204]	; (800bbd4 <HAL_RCC_OscConfig+0x4b0>)
 800bb06:	2200      	movs	r2, #0
 800bb08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb0a:	f7fd f99d 	bl	8008e48 <HAL_GetTick>
 800bb0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bb10:	e008      	b.n	800bb24 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bb12:	f7fd f999 	bl	8008e48 <HAL_GetTick>
 800bb16:	4602      	mov	r2, r0
 800bb18:	693b      	ldr	r3, [r7, #16]
 800bb1a:	1ad3      	subs	r3, r2, r3
 800bb1c:	2b02      	cmp	r3, #2
 800bb1e:	d901      	bls.n	800bb24 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 800bb20:	2303      	movs	r3, #3
 800bb22:	e04f      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bb24:	4b29      	ldr	r3, [pc, #164]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d1f0      	bne.n	800bb12 <HAL_RCC_OscConfig+0x3ee>
=======
 800bda0:	4b33      	ldr	r3, [pc, #204]	; (800be70 <HAL_RCC_OscConfig+0x4b0>)
 800bda2:	2200      	movs	r2, #0
 800bda4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bda6:	f7fd f86d 	bl	8008e84 <HAL_GetTick>
 800bdaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bdac:	e008      	b.n	800bdc0 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bdae:	f7fd f869 	bl	8008e84 <HAL_GetTick>
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	1ad3      	subs	r3, r2, r3
 800bdb8:	2b02      	cmp	r3, #2
 800bdba:	d901      	bls.n	800bdc0 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 800bdbc:	2303      	movs	r3, #3
 800bdbe:	e04f      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bdc0:	4b29      	ldr	r3, [pc, #164]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d1f0      	bne.n	800bdae <HAL_RCC_OscConfig+0x3ee>
>>>>>>> master
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
<<<<<<< HEAD
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	69da      	ldr	r2, [r3, #28]
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	6a1b      	ldr	r3, [r3, #32]
 800bb38:	431a      	orrs	r2, r3
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb3e:	019b      	lsls	r3, r3, #6
 800bb40:	431a      	orrs	r2, r3
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb46:	085b      	lsrs	r3, r3, #1
 800bb48:	3b01      	subs	r3, #1
 800bb4a:	041b      	lsls	r3, r3, #16
 800bb4c:	431a      	orrs	r2, r3
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb52:	061b      	lsls	r3, r3, #24
 800bb54:	431a      	orrs	r2, r3
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb5a:	071b      	lsls	r3, r3, #28
 800bb5c:	491b      	ldr	r1, [pc, #108]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800bb5e:	4313      	orrs	r3, r2
 800bb60:	604b      	str	r3, [r1, #4]
=======
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	69da      	ldr	r2, [r3, #28]
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	6a1b      	ldr	r3, [r3, #32]
 800bdd4:	431a      	orrs	r2, r3
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdda:	019b      	lsls	r3, r3, #6
 800bddc:	431a      	orrs	r2, r3
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bde2:	085b      	lsrs	r3, r3, #1
 800bde4:	3b01      	subs	r3, #1
 800bde6:	041b      	lsls	r3, r3, #16
 800bde8:	431a      	orrs	r2, r3
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdee:	061b      	lsls	r3, r3, #24
 800bdf0:	431a      	orrs	r2, r3
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdf6:	071b      	lsls	r3, r3, #28
 800bdf8:	491b      	ldr	r1, [pc, #108]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800bdfa:	4313      	orrs	r3, r2
 800bdfc:	604b      	str	r3, [r1, #4]
>>>>>>> master
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
<<<<<<< HEAD
 800bb62:	4b1c      	ldr	r3, [pc, #112]	; (800bbd4 <HAL_RCC_OscConfig+0x4b0>)
 800bb64:	2201      	movs	r2, #1
 800bb66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb68:	f7fd f96e 	bl	8008e48 <HAL_GetTick>
 800bb6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bb6e:	e008      	b.n	800bb82 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bb70:	f7fd f96a 	bl	8008e48 <HAL_GetTick>
 800bb74:	4602      	mov	r2, r0
 800bb76:	693b      	ldr	r3, [r7, #16]
 800bb78:	1ad3      	subs	r3, r2, r3
 800bb7a:	2b02      	cmp	r3, #2
 800bb7c:	d901      	bls.n	800bb82 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800bb7e:	2303      	movs	r3, #3
 800bb80:	e020      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bb82:	4b12      	ldr	r3, [pc, #72]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d0f0      	beq.n	800bb70 <HAL_RCC_OscConfig+0x44c>
 800bb8e:	e018      	b.n	800bbc2 <HAL_RCC_OscConfig+0x49e>
=======
 800bdfe:	4b1c      	ldr	r3, [pc, #112]	; (800be70 <HAL_RCC_OscConfig+0x4b0>)
 800be00:	2201      	movs	r2, #1
 800be02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be04:	f7fd f83e 	bl	8008e84 <HAL_GetTick>
 800be08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800be0a:	e008      	b.n	800be1e <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800be0c:	f7fd f83a 	bl	8008e84 <HAL_GetTick>
 800be10:	4602      	mov	r2, r0
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	1ad3      	subs	r3, r2, r3
 800be16:	2b02      	cmp	r3, #2
 800be18:	d901      	bls.n	800be1e <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800be1a:	2303      	movs	r3, #3
 800be1c:	e020      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800be1e:	4b12      	ldr	r3, [pc, #72]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be26:	2b00      	cmp	r3, #0
 800be28:	d0f0      	beq.n	800be0c <HAL_RCC_OscConfig+0x44c>
 800be2a:	e018      	b.n	800be5e <HAL_RCC_OscConfig+0x49e>
>>>>>>> master
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< HEAD
 800bb90:	4b10      	ldr	r3, [pc, #64]	; (800bbd4 <HAL_RCC_OscConfig+0x4b0>)
 800bb92:	2200      	movs	r2, #0
 800bb94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb96:	f7fd f957 	bl	8008e48 <HAL_GetTick>
 800bb9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bb9c:	e008      	b.n	800bbb0 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bb9e:	f7fd f953 	bl	8008e48 <HAL_GetTick>
 800bba2:	4602      	mov	r2, r0
 800bba4:	693b      	ldr	r3, [r7, #16]
 800bba6:	1ad3      	subs	r3, r2, r3
 800bba8:	2b02      	cmp	r3, #2
 800bbaa:	d901      	bls.n	800bbb0 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800bbac:	2303      	movs	r3, #3
 800bbae:	e009      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bbb0:	4b06      	ldr	r3, [pc, #24]	; (800bbcc <HAL_RCC_OscConfig+0x4a8>)
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d1f0      	bne.n	800bb9e <HAL_RCC_OscConfig+0x47a>
 800bbbc:	e001      	b.n	800bbc2 <HAL_RCC_OscConfig+0x49e>
=======
 800be2c:	4b10      	ldr	r3, [pc, #64]	; (800be70 <HAL_RCC_OscConfig+0x4b0>)
 800be2e:	2200      	movs	r2, #0
 800be30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be32:	f7fd f827 	bl	8008e84 <HAL_GetTick>
 800be36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800be38:	e008      	b.n	800be4c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800be3a:	f7fd f823 	bl	8008e84 <HAL_GetTick>
 800be3e:	4602      	mov	r2, r0
 800be40:	693b      	ldr	r3, [r7, #16]
 800be42:	1ad3      	subs	r3, r2, r3
 800be44:	2b02      	cmp	r3, #2
 800be46:	d901      	bls.n	800be4c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800be48:	2303      	movs	r3, #3
 800be4a:	e009      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800be4c:	4b06      	ldr	r3, [pc, #24]	; (800be68 <HAL_RCC_OscConfig+0x4a8>)
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be54:	2b00      	cmp	r3, #0
 800be56:	d1f0      	bne.n	800be3a <HAL_RCC_OscConfig+0x47a>
 800be58:	e001      	b.n	800be5e <HAL_RCC_OscConfig+0x49e>
>>>>>>> master
        }
      }
    }
    else
    {
      return HAL_ERROR;
<<<<<<< HEAD
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	e000      	b.n	800bbc4 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800bbc2:	2300      	movs	r3, #0
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3718      	adds	r7, #24
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bd80      	pop	{r7, pc}
 800bbcc:	40023800 	.word	0x40023800
 800bbd0:	40007000 	.word	0x40007000
 800bbd4:	42470060 	.word	0x42470060

0800bbd8 <HAL_SPI_Init>:
=======
 800be5a:	2301      	movs	r3, #1
 800be5c:	e000      	b.n	800be60 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800be5e:	2300      	movs	r3, #0
}
 800be60:	4618      	mov	r0, r3
 800be62:	3718      	adds	r7, #24
 800be64:	46bd      	mov	sp, r7
 800be66:	bd80      	pop	{r7, pc}
 800be68:	40023800 	.word	0x40023800
 800be6c:	40007000 	.word	0x40007000
 800be70:	42470060 	.word	0x42470060

0800be74 <HAL_SPI_Init>:
>>>>>>> master
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
<<<<<<< HEAD
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b082      	sub	sp, #8
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d101      	bne.n	800bbea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bbe6:	2301      	movs	r3, #1
 800bbe8:	e056      	b.n	800bc98 <HAL_SPI_Init+0xc0>
=======
 800be74:	b580      	push	{r7, lr}
 800be76:	b082      	sub	sp, #8
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d101      	bne.n	800be86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800be82:	2301      	movs	r3, #1
 800be84:	e056      	b.n	800bf34 <HAL_SPI_Init+0xc0>
>>>>>>> master
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
<<<<<<< HEAD
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2200      	movs	r2, #0
 800bbee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bbf6:	b2db      	uxtb	r3, r3
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d106      	bne.n	800bc0a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
=======
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	2200      	movs	r2, #0
 800be8a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800be92:	b2db      	uxtb	r3, r3
 800be94:	2b00      	cmp	r3, #0
 800be96:	d106      	bne.n	800bea6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2200      	movs	r2, #0
 800be9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
>>>>>>> master

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
<<<<<<< HEAD
 800bc04:	6878      	ldr	r0, [r7, #4]
 800bc06:	f004 f9cf 	bl	800ffa8 <HAL_SPI_MspInit>
=======
 800bea0:	6878      	ldr	r0, [r7, #4]
 800bea2:	f005 fd8f 	bl	80119c4 <HAL_SPI_MspInit>
>>>>>>> master
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
<<<<<<< HEAD
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	2202      	movs	r2, #2
 800bc0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	681a      	ldr	r2, [r3, #0]
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc20:	601a      	str	r2, [r3, #0]
=======
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	2202      	movs	r2, #2
 800beaa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	681a      	ldr	r2, [r3, #0]
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bebc:	601a      	str	r2, [r3, #0]
>>>>>>> master

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
<<<<<<< HEAD
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	685a      	ldr	r2, [r3, #4]
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	689b      	ldr	r3, [r3, #8]
 800bc2a:	431a      	orrs	r2, r3
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	68db      	ldr	r3, [r3, #12]
 800bc30:	431a      	orrs	r2, r3
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	691b      	ldr	r3, [r3, #16]
 800bc36:	431a      	orrs	r2, r3
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	695b      	ldr	r3, [r3, #20]
 800bc3c:	431a      	orrs	r2, r3
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	699b      	ldr	r3, [r3, #24]
 800bc42:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bc46:	431a      	orrs	r2, r3
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	69db      	ldr	r3, [r3, #28]
 800bc4c:	431a      	orrs	r2, r3
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	6a1b      	ldr	r3, [r3, #32]
 800bc52:	ea42 0103 	orr.w	r1, r2, r3
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	430a      	orrs	r2, r1
 800bc60:	601a      	str	r2, [r3, #0]
=======
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	685a      	ldr	r2, [r3, #4]
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	689b      	ldr	r3, [r3, #8]
 800bec6:	431a      	orrs	r2, r3
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	68db      	ldr	r3, [r3, #12]
 800becc:	431a      	orrs	r2, r3
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	691b      	ldr	r3, [r3, #16]
 800bed2:	431a      	orrs	r2, r3
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	695b      	ldr	r3, [r3, #20]
 800bed8:	431a      	orrs	r2, r3
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	699b      	ldr	r3, [r3, #24]
 800bede:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bee2:	431a      	orrs	r2, r3
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	69db      	ldr	r3, [r3, #28]
 800bee8:	431a      	orrs	r2, r3
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	6a1b      	ldr	r3, [r3, #32]
 800beee:	ea42 0103 	orr.w	r1, r2, r3
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	430a      	orrs	r2, r1
 800befc:	601a      	str	r2, [r3, #0]
>>>>>>> master
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
<<<<<<< HEAD
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	699b      	ldr	r3, [r3, #24]
 800bc66:	0c1b      	lsrs	r3, r3, #16
 800bc68:	f003 0104 	and.w	r1, r3, #4
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	430a      	orrs	r2, r1
 800bc76:	605a      	str	r2, [r3, #4]
=======
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	699b      	ldr	r3, [r3, #24]
 800bf02:	0c1b      	lsrs	r3, r3, #16
 800bf04:	f003 0104 	and.w	r1, r3, #4
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	430a      	orrs	r2, r1
 800bf12:	605a      	str	r2, [r3, #4]
>>>>>>> master
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
<<<<<<< HEAD
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	69da      	ldr	r2, [r3, #28]
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bc86:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	2201      	movs	r2, #1
 800bc92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800bc96:	2300      	movs	r3, #0
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	3708      	adds	r7, #8
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}

0800bca0 <HAL_SPI_TransmitReceive_IT>:
=======
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	69da      	ldr	r2, [r3, #28]
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bf22:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2200      	movs	r2, #0
 800bf28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2201      	movs	r2, #1
 800bf2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800bf32:	2300      	movs	r3, #0
}
 800bf34:	4618      	mov	r0, r3
 800bf36:	3708      	adds	r7, #8
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	bd80      	pop	{r7, pc}

0800bf3c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b08c      	sub	sp, #48	; 0x30
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	60f8      	str	r0, [r7, #12]
 800bf44:	60b9      	str	r1, [r7, #8]
 800bf46:	607a      	str	r2, [r7, #4]
 800bf48:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bf4a:	2301      	movs	r3, #1
 800bf4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bf5a:	2b01      	cmp	r3, #1
 800bf5c:	d101      	bne.n	800bf62 <HAL_SPI_TransmitReceive+0x26>
 800bf5e:	2302      	movs	r3, #2
 800bf60:	e18a      	b.n	800c278 <HAL_SPI_TransmitReceive+0x33c>
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	2201      	movs	r2, #1
 800bf66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bf6a:	f7fc ff8b 	bl	8008e84 <HAL_GetTick>
 800bf6e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bf76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	685b      	ldr	r3, [r3, #4]
 800bf7e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800bf80:	887b      	ldrh	r3, [r7, #2]
 800bf82:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bf84:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bf88:	2b01      	cmp	r3, #1
 800bf8a:	d00f      	beq.n	800bfac <HAL_SPI_TransmitReceive+0x70>
 800bf8c:	69fb      	ldr	r3, [r7, #28]
 800bf8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf92:	d107      	bne.n	800bfa4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bf94:	68fb      	ldr	r3, [r7, #12]
 800bf96:	689b      	ldr	r3, [r3, #8]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d103      	bne.n	800bfa4 <HAL_SPI_TransmitReceive+0x68>
 800bf9c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bfa0:	2b04      	cmp	r3, #4
 800bfa2:	d003      	beq.n	800bfac <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800bfa4:	2302      	movs	r3, #2
 800bfa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bfaa:	e15b      	b.n	800c264 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bfac:	68bb      	ldr	r3, [r7, #8]
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d005      	beq.n	800bfbe <HAL_SPI_TransmitReceive+0x82>
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d002      	beq.n	800bfbe <HAL_SPI_TransmitReceive+0x82>
 800bfb8:	887b      	ldrh	r3, [r7, #2]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d103      	bne.n	800bfc6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bfc4:	e14e      	b.n	800c264 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bfcc:	b2db      	uxtb	r3, r3
 800bfce:	2b04      	cmp	r3, #4
 800bfd0:	d003      	beq.n	800bfda <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	2205      	movs	r2, #5
 800bfd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	2200      	movs	r2, #0
 800bfde:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	687a      	ldr	r2, [r7, #4]
 800bfe4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	887a      	ldrh	r2, [r7, #2]
 800bfea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	887a      	ldrh	r2, [r7, #2]
 800bff0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	68ba      	ldr	r2, [r7, #8]
 800bff6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	887a      	ldrh	r2, [r7, #2]
 800bffc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	887a      	ldrh	r2, [r7, #2]
 800c002:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	2200      	movs	r2, #0
 800c008:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2200      	movs	r2, #0
 800c00e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c01a:	2b40      	cmp	r3, #64	; 0x40
 800c01c:	d007      	beq.n	800c02e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	681a      	ldr	r2, [r3, #0]
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c02c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	68db      	ldr	r3, [r3, #12]
 800c032:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c036:	d178      	bne.n	800c12a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	685b      	ldr	r3, [r3, #4]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d002      	beq.n	800c046 <HAL_SPI_TransmitReceive+0x10a>
 800c040:	8b7b      	ldrh	r3, [r7, #26]
 800c042:	2b01      	cmp	r3, #1
 800c044:	d166      	bne.n	800c114 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c04a:	881a      	ldrh	r2, [r3, #0]
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c056:	1c9a      	adds	r2, r3, #2
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c060:	b29b      	uxth	r3, r3
 800c062:	3b01      	subs	r3, #1
 800c064:	b29a      	uxth	r2, r3
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c06a:	e053      	b.n	800c114 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	689b      	ldr	r3, [r3, #8]
 800c072:	f003 0302 	and.w	r3, r3, #2
 800c076:	2b02      	cmp	r3, #2
 800c078:	d11b      	bne.n	800c0b2 <HAL_SPI_TransmitReceive+0x176>
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c07e:	b29b      	uxth	r3, r3
 800c080:	2b00      	cmp	r3, #0
 800c082:	d016      	beq.n	800c0b2 <HAL_SPI_TransmitReceive+0x176>
 800c084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c086:	2b01      	cmp	r3, #1
 800c088:	d113      	bne.n	800c0b2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c08e:	881a      	ldrh	r2, [r3, #0]
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c09a:	1c9a      	adds	r2, r3, #2
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0a4:	b29b      	uxth	r3, r3
 800c0a6:	3b01      	subs	r3, #1
 800c0a8:	b29a      	uxth	r2, r3
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	689b      	ldr	r3, [r3, #8]
 800c0b8:	f003 0301 	and.w	r3, r3, #1
 800c0bc:	2b01      	cmp	r3, #1
 800c0be:	d119      	bne.n	800c0f4 <HAL_SPI_TransmitReceive+0x1b8>
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0c4:	b29b      	uxth	r3, r3
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d014      	beq.n	800c0f4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	68da      	ldr	r2, [r3, #12]
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0d4:	b292      	uxth	r2, r2
 800c0d6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0dc:	1c9a      	adds	r2, r3, #2
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0e6:	b29b      	uxth	r3, r3
 800c0e8:	3b01      	subs	r3, #1
 800c0ea:	b29a      	uxth	r2, r3
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c0f4:	f7fc fec6 	bl	8008e84 <HAL_GetTick>
 800c0f8:	4602      	mov	r2, r0
 800c0fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c0fc:	1ad3      	subs	r3, r2, r3
 800c0fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c100:	429a      	cmp	r2, r3
 800c102:	d807      	bhi.n	800c114 <HAL_SPI_TransmitReceive+0x1d8>
 800c104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c10a:	d003      	beq.n	800c114 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800c10c:	2303      	movs	r3, #3
 800c10e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c112:	e0a7      	b.n	800c264 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c118:	b29b      	uxth	r3, r3
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d1a6      	bne.n	800c06c <HAL_SPI_TransmitReceive+0x130>
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c122:	b29b      	uxth	r3, r3
 800c124:	2b00      	cmp	r3, #0
 800c126:	d1a1      	bne.n	800c06c <HAL_SPI_TransmitReceive+0x130>
 800c128:	e07c      	b.n	800c224 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	685b      	ldr	r3, [r3, #4]
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d002      	beq.n	800c138 <HAL_SPI_TransmitReceive+0x1fc>
 800c132:	8b7b      	ldrh	r3, [r7, #26]
 800c134:	2b01      	cmp	r3, #1
 800c136:	d16b      	bne.n	800c210 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	330c      	adds	r3, #12
 800c142:	7812      	ldrb	r2, [r2, #0]
 800c144:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c14a:	1c5a      	adds	r2, r3, #1
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c154:	b29b      	uxth	r3, r3
 800c156:	3b01      	subs	r3, #1
 800c158:	b29a      	uxth	r2, r3
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c15e:	e057      	b.n	800c210 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	689b      	ldr	r3, [r3, #8]
 800c166:	f003 0302 	and.w	r3, r3, #2
 800c16a:	2b02      	cmp	r3, #2
 800c16c:	d11c      	bne.n	800c1a8 <HAL_SPI_TransmitReceive+0x26c>
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c172:	b29b      	uxth	r3, r3
 800c174:	2b00      	cmp	r3, #0
 800c176:	d017      	beq.n	800c1a8 <HAL_SPI_TransmitReceive+0x26c>
 800c178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c17a:	2b01      	cmp	r3, #1
 800c17c:	d114      	bne.n	800c1a8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	330c      	adds	r3, #12
 800c188:	7812      	ldrb	r2, [r2, #0]
 800c18a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c190:	1c5a      	adds	r2, r3, #1
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c19a:	b29b      	uxth	r3, r3
 800c19c:	3b01      	subs	r3, #1
 800c19e:	b29a      	uxth	r2, r3
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	689b      	ldr	r3, [r3, #8]
 800c1ae:	f003 0301 	and.w	r3, r3, #1
 800c1b2:	2b01      	cmp	r3, #1
 800c1b4:	d119      	bne.n	800c1ea <HAL_SPI_TransmitReceive+0x2ae>
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c1ba:	b29b      	uxth	r3, r3
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d014      	beq.n	800c1ea <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	68da      	ldr	r2, [r3, #12]
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1ca:	b2d2      	uxtb	r2, r2
 800c1cc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1d2:	1c5a      	adds	r2, r3, #1
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c1dc:	b29b      	uxth	r3, r3
 800c1de:	3b01      	subs	r3, #1
 800c1e0:	b29a      	uxth	r2, r3
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c1ea:	f7fc fe4b 	bl	8008e84 <HAL_GetTick>
 800c1ee:	4602      	mov	r2, r0
 800c1f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1f2:	1ad3      	subs	r3, r2, r3
 800c1f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c1f6:	429a      	cmp	r2, r3
 800c1f8:	d803      	bhi.n	800c202 <HAL_SPI_TransmitReceive+0x2c6>
 800c1fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c200:	d102      	bne.n	800c208 <HAL_SPI_TransmitReceive+0x2cc>
 800c202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c204:	2b00      	cmp	r3, #0
 800c206:	d103      	bne.n	800c210 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800c208:	2303      	movs	r3, #3
 800c20a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c20e:	e029      	b.n	800c264 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c214:	b29b      	uxth	r3, r3
 800c216:	2b00      	cmp	r3, #0
 800c218:	d1a2      	bne.n	800c160 <HAL_SPI_TransmitReceive+0x224>
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c21e:	b29b      	uxth	r3, r3
 800c220:	2b00      	cmp	r3, #0
 800c222:	d19d      	bne.n	800c160 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c226:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c228:	68f8      	ldr	r0, [r7, #12]
 800c22a:	f000 fb1b 	bl	800c864 <SPI_EndRxTxTransaction>
 800c22e:	4603      	mov	r3, r0
 800c230:	2b00      	cmp	r3, #0
 800c232:	d006      	beq.n	800c242 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800c234:	2301      	movs	r3, #1
 800c236:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	2220      	movs	r2, #32
 800c23e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800c240:	e010      	b.n	800c264 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	689b      	ldr	r3, [r3, #8]
 800c246:	2b00      	cmp	r3, #0
 800c248:	d10b      	bne.n	800c262 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c24a:	2300      	movs	r3, #0
 800c24c:	617b      	str	r3, [r7, #20]
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	68db      	ldr	r3, [r3, #12]
 800c254:	617b      	str	r3, [r7, #20]
 800c256:	68fb      	ldr	r3, [r7, #12]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	689b      	ldr	r3, [r3, #8]
 800c25c:	617b      	str	r3, [r7, #20]
 800c25e:	697b      	ldr	r3, [r7, #20]
 800c260:	e000      	b.n	800c264 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800c262:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	2201      	movs	r2, #1
 800c268:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	2200      	movs	r2, #0
 800c270:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c274:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c278:	4618      	mov	r0, r3
 800c27a:	3730      	adds	r7, #48	; 0x30
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}

0800c280 <HAL_SPI_TransmitReceive_IT>:
>>>>>>> master
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
<<<<<<< HEAD
 800bca0:	b480      	push	{r7}
 800bca2:	b087      	sub	sp, #28
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	60f8      	str	r0, [r7, #12]
 800bca8:	60b9      	str	r1, [r7, #8]
 800bcaa:	607a      	str	r2, [r7, #4]
 800bcac:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bcae:	2300      	movs	r3, #0
 800bcb0:	75fb      	strb	r3, [r7, #23]
=======
 800c280:	b480      	push	{r7}
 800c282:	b087      	sub	sp, #28
 800c284:	af00      	add	r7, sp, #0
 800c286:	60f8      	str	r0, [r7, #12]
 800c288:	60b9      	str	r1, [r7, #8]
 800c28a:	607a      	str	r2, [r7, #4]
 800c28c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c28e:	2300      	movs	r3, #0
 800c290:	75fb      	strb	r3, [r7, #23]
>>>>>>> master

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
<<<<<<< HEAD
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bcb8:	2b01      	cmp	r3, #1
 800bcba:	d101      	bne.n	800bcc0 <HAL_SPI_TransmitReceive_IT+0x20>
 800bcbc:	2302      	movs	r3, #2
 800bcbe:	e075      	b.n	800bdac <HAL_SPI_TransmitReceive_IT+0x10c>
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bcce:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	685b      	ldr	r3, [r3, #4]
 800bcd4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bcd6:	7dbb      	ldrb	r3, [r7, #22]
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	d00d      	beq.n	800bcf8 <HAL_SPI_TransmitReceive_IT+0x58>
 800bcdc:	693b      	ldr	r3, [r7, #16]
 800bcde:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bce2:	d106      	bne.n	800bcf2 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	689b      	ldr	r3, [r3, #8]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d102      	bne.n	800bcf2 <HAL_SPI_TransmitReceive_IT+0x52>
 800bcec:	7dbb      	ldrb	r3, [r7, #22]
 800bcee:	2b04      	cmp	r3, #4
 800bcf0:	d002      	beq.n	800bcf8 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800bcf2:	2302      	movs	r3, #2
 800bcf4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bcf6:	e054      	b.n	800bda2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d005      	beq.n	800bd0a <HAL_SPI_TransmitReceive_IT+0x6a>
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d002      	beq.n	800bd0a <HAL_SPI_TransmitReceive_IT+0x6a>
 800bd04:	887b      	ldrh	r3, [r7, #2]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d102      	bne.n	800bd10 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bd0e:	e048      	b.n	800bda2 <HAL_SPI_TransmitReceive_IT+0x102>
=======
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c298:	2b01      	cmp	r3, #1
 800c29a:	d101      	bne.n	800c2a0 <HAL_SPI_TransmitReceive_IT+0x20>
 800c29c:	2302      	movs	r3, #2
 800c29e:	e075      	b.n	800c38c <HAL_SPI_TransmitReceive_IT+0x10c>
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	2201      	movs	r2, #1
 800c2a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c2ae:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	685b      	ldr	r3, [r3, #4]
 800c2b4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c2b6:	7dbb      	ldrb	r3, [r7, #22]
 800c2b8:	2b01      	cmp	r3, #1
 800c2ba:	d00d      	beq.n	800c2d8 <HAL_SPI_TransmitReceive_IT+0x58>
 800c2bc:	693b      	ldr	r3, [r7, #16]
 800c2be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c2c2:	d106      	bne.n	800c2d2 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	689b      	ldr	r3, [r3, #8]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d102      	bne.n	800c2d2 <HAL_SPI_TransmitReceive_IT+0x52>
 800c2cc:	7dbb      	ldrb	r3, [r7, #22]
 800c2ce:	2b04      	cmp	r3, #4
 800c2d0:	d002      	beq.n	800c2d8 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800c2d2:	2302      	movs	r3, #2
 800c2d4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c2d6:	e054      	b.n	800c382 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c2d8:	68bb      	ldr	r3, [r7, #8]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d005      	beq.n	800c2ea <HAL_SPI_TransmitReceive_IT+0x6a>
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d002      	beq.n	800c2ea <HAL_SPI_TransmitReceive_IT+0x6a>
 800c2e4:	887b      	ldrh	r3, [r7, #2]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d102      	bne.n	800c2f0 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c2ee:	e048      	b.n	800c382 <HAL_SPI_TransmitReceive_IT+0x102>
>>>>>>> master
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
<<<<<<< HEAD
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	2b04      	cmp	r3, #4
 800bd1a:	d003      	beq.n	800bd24 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	2205      	movs	r2, #5
 800bd20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c2f6:	b2db      	uxtb	r3, r3
 800c2f8:	2b04      	cmp	r3, #4
 800c2fa:	d003      	beq.n	800c304 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	2205      	movs	r2, #5
 800c300:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
>>>>>>> master
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
<<<<<<< HEAD
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	2200      	movs	r2, #0
 800bd28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	68ba      	ldr	r2, [r7, #8]
 800bd2e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	887a      	ldrh	r2, [r7, #2]
 800bd34:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	887a      	ldrh	r2, [r7, #2]
 800bd3a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	687a      	ldr	r2, [r7, #4]
 800bd40:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	887a      	ldrh	r2, [r7, #2]
 800bd46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	887a      	ldrh	r2, [r7, #2]
 800bd4c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	68db      	ldr	r3, [r3, #12]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d006      	beq.n	800bd64 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	4a17      	ldr	r2, [pc, #92]	; (800bdb8 <HAL_SPI_TransmitReceive_IT+0x118>)
 800bd5a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	4a17      	ldr	r2, [pc, #92]	; (800bdbc <HAL_SPI_TransmitReceive_IT+0x11c>)
 800bd60:	645a      	str	r2, [r3, #68]	; 0x44
 800bd62:	e005      	b.n	800bd70 <HAL_SPI_TransmitReceive_IT+0xd0>
=======
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	2200      	movs	r2, #0
 800c308:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	68ba      	ldr	r2, [r7, #8]
 800c30e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	887a      	ldrh	r2, [r7, #2]
 800c314:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	887a      	ldrh	r2, [r7, #2]
 800c31a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	687a      	ldr	r2, [r7, #4]
 800c320:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	887a      	ldrh	r2, [r7, #2]
 800c326:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	887a      	ldrh	r2, [r7, #2]
 800c32c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	68db      	ldr	r3, [r3, #12]
 800c332:	2b00      	cmp	r3, #0
 800c334:	d006      	beq.n	800c344 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	4a17      	ldr	r2, [pc, #92]	; (800c398 <HAL_SPI_TransmitReceive_IT+0x118>)
 800c33a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	4a17      	ldr	r2, [pc, #92]	; (800c39c <HAL_SPI_TransmitReceive_IT+0x11c>)
 800c340:	645a      	str	r2, [r3, #68]	; 0x44
 800c342:	e005      	b.n	800c350 <HAL_SPI_TransmitReceive_IT+0xd0>
>>>>>>> master
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
<<<<<<< HEAD
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	4a16      	ldr	r2, [pc, #88]	; (800bdc0 <HAL_SPI_TransmitReceive_IT+0x120>)
 800bd68:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	4a15      	ldr	r2, [pc, #84]	; (800bdc4 <HAL_SPI_TransmitReceive_IT+0x124>)
 800bd6e:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	4a16      	ldr	r2, [pc, #88]	; (800c3a0 <HAL_SPI_TransmitReceive_IT+0x120>)
 800c348:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	4a15      	ldr	r2, [pc, #84]	; (800c3a4 <HAL_SPI_TransmitReceive_IT+0x124>)
 800c34e:	645a      	str	r2, [r3, #68]	; 0x44
>>>>>>> master
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
<<<<<<< HEAD
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	685a      	ldr	r2, [r3, #4]
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800bd7e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bd8a:	2b40      	cmp	r3, #64	; 0x40
 800bd8c:	d008      	beq.n	800bda0 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	681a      	ldr	r2, [r3, #0]
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bd9c:	601a      	str	r2, [r3, #0]
 800bd9e:	e000      	b.n	800bda2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800bda0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	2200      	movs	r2, #0
 800bda6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bdaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdac:	4618      	mov	r0, r3
 800bdae:	371c      	adds	r7, #28
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb6:	4770      	bx	lr
 800bdb8:	0800c0f1 	.word	0x0800c0f1
 800bdbc:	0800c151 	.word	0x0800c151
 800bdc0:	0800c02d 	.word	0x0800c02d
 800bdc4:	0800c091 	.word	0x0800c091

0800bdc8 <HAL_SPI_IRQHandler>:
=======
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	685a      	ldr	r2, [r3, #4]
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800c35e:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c36a:	2b40      	cmp	r3, #64	; 0x40
 800c36c:	d008      	beq.n	800c380 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	681a      	ldr	r2, [r3, #0]
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c37c:	601a      	str	r2, [r3, #0]
 800c37e:	e000      	b.n	800c382 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800c380:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	2200      	movs	r2, #0
 800c386:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c38a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c38c:	4618      	mov	r0, r3
 800c38e:	371c      	adds	r7, #28
 800c390:	46bd      	mov	sp, r7
 800c392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c396:	4770      	bx	lr
 800c398:	0800c6d1 	.word	0x0800c6d1
 800c39c:	0800c731 	.word	0x0800c731
 800c3a0:	0800c60d 	.word	0x0800c60d
 800c3a4:	0800c671 	.word	0x0800c671

0800c3a8 <HAL_SPI_IRQHandler>:
>>>>>>> master
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
<<<<<<< HEAD
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b088      	sub	sp, #32
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	685b      	ldr	r3, [r3, #4]
 800bdd6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	689b      	ldr	r3, [r3, #8]
 800bdde:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bde0:	69bb      	ldr	r3, [r7, #24]
 800bde2:	099b      	lsrs	r3, r3, #6
 800bde4:	f003 0301 	and.w	r3, r3, #1
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d10f      	bne.n	800be0c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bdec:	69bb      	ldr	r3, [r7, #24]
 800bdee:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d00a      	beq.n	800be0c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bdf6:	69fb      	ldr	r3, [r7, #28]
 800bdf8:	099b      	lsrs	r3, r3, #6
 800bdfa:	f003 0301 	and.w	r3, r3, #1
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d004      	beq.n	800be0c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be06:	6878      	ldr	r0, [r7, #4]
 800be08:	4798      	blx	r3
    return;
 800be0a:	e0d8      	b.n	800bfbe <HAL_SPI_IRQHandler+0x1f6>
=======
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b088      	sub	sp, #32
 800c3ac:	af00      	add	r7, sp, #0
 800c3ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	685b      	ldr	r3, [r3, #4]
 800c3b6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	689b      	ldr	r3, [r3, #8]
 800c3be:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c3c0:	69bb      	ldr	r3, [r7, #24]
 800c3c2:	099b      	lsrs	r3, r3, #6
 800c3c4:	f003 0301 	and.w	r3, r3, #1
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d10f      	bne.n	800c3ec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c3cc:	69bb      	ldr	r3, [r7, #24]
 800c3ce:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d00a      	beq.n	800c3ec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c3d6:	69fb      	ldr	r3, [r7, #28]
 800c3d8:	099b      	lsrs	r3, r3, #6
 800c3da:	f003 0301 	and.w	r3, r3, #1
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d004      	beq.n	800c3ec <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3e6:	6878      	ldr	r0, [r7, #4]
 800c3e8:	4798      	blx	r3
    return;
 800c3ea:	e0d8      	b.n	800c59e <HAL_SPI_IRQHandler+0x1f6>
>>>>>>> master
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
<<<<<<< HEAD
 800be0c:	69bb      	ldr	r3, [r7, #24]
 800be0e:	085b      	lsrs	r3, r3, #1
 800be10:	f003 0301 	and.w	r3, r3, #1
 800be14:	2b00      	cmp	r3, #0
 800be16:	d00a      	beq.n	800be2e <HAL_SPI_IRQHandler+0x66>
 800be18:	69fb      	ldr	r3, [r7, #28]
 800be1a:	09db      	lsrs	r3, r3, #7
 800be1c:	f003 0301 	and.w	r3, r3, #1
 800be20:	2b00      	cmp	r3, #0
 800be22:	d004      	beq.n	800be2e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be28:	6878      	ldr	r0, [r7, #4]
 800be2a:	4798      	blx	r3
    return;
 800be2c:	e0c7      	b.n	800bfbe <HAL_SPI_IRQHandler+0x1f6>
=======
 800c3ec:	69bb      	ldr	r3, [r7, #24]
 800c3ee:	085b      	lsrs	r3, r3, #1
 800c3f0:	f003 0301 	and.w	r3, r3, #1
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d00a      	beq.n	800c40e <HAL_SPI_IRQHandler+0x66>
 800c3f8:	69fb      	ldr	r3, [r7, #28]
 800c3fa:	09db      	lsrs	r3, r3, #7
 800c3fc:	f003 0301 	and.w	r3, r3, #1
 800c400:	2b00      	cmp	r3, #0
 800c402:	d004      	beq.n	800c40e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c408:	6878      	ldr	r0, [r7, #4]
 800c40a:	4798      	blx	r3
    return;
 800c40c:	e0c7      	b.n	800c59e <HAL_SPI_IRQHandler+0x1f6>
>>>>>>> master
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
<<<<<<< HEAD
 800be2e:	69bb      	ldr	r3, [r7, #24]
 800be30:	095b      	lsrs	r3, r3, #5
 800be32:	f003 0301 	and.w	r3, r3, #1
 800be36:	2b00      	cmp	r3, #0
 800be38:	d10c      	bne.n	800be54 <HAL_SPI_IRQHandler+0x8c>
 800be3a:	69bb      	ldr	r3, [r7, #24]
 800be3c:	099b      	lsrs	r3, r3, #6
 800be3e:	f003 0301 	and.w	r3, r3, #1
 800be42:	2b00      	cmp	r3, #0
 800be44:	d106      	bne.n	800be54 <HAL_SPI_IRQHandler+0x8c>
 800be46:	69bb      	ldr	r3, [r7, #24]
 800be48:	0a1b      	lsrs	r3, r3, #8
 800be4a:	f003 0301 	and.w	r3, r3, #1
 800be4e:	2b00      	cmp	r3, #0
 800be50:	f000 80b5 	beq.w	800bfbe <HAL_SPI_IRQHandler+0x1f6>
 800be54:	69fb      	ldr	r3, [r7, #28]
 800be56:	095b      	lsrs	r3, r3, #5
 800be58:	f003 0301 	and.w	r3, r3, #1
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	f000 80ae 	beq.w	800bfbe <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800be62:	69bb      	ldr	r3, [r7, #24]
 800be64:	099b      	lsrs	r3, r3, #6
 800be66:	f003 0301 	and.w	r3, r3, #1
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d023      	beq.n	800beb6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800be74:	b2db      	uxtb	r3, r3
 800be76:	2b03      	cmp	r3, #3
 800be78:	d011      	beq.n	800be9e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be7e:	f043 0204 	orr.w	r2, r3, #4
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800be86:	2300      	movs	r3, #0
 800be88:	617b      	str	r3, [r7, #20]
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	68db      	ldr	r3, [r3, #12]
 800be90:	617b      	str	r3, [r7, #20]
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	689b      	ldr	r3, [r3, #8]
 800be98:	617b      	str	r3, [r7, #20]
 800be9a:	697b      	ldr	r3, [r7, #20]
 800be9c:	e00b      	b.n	800beb6 <HAL_SPI_IRQHandler+0xee>
=======
 800c40e:	69bb      	ldr	r3, [r7, #24]
 800c410:	095b      	lsrs	r3, r3, #5
 800c412:	f003 0301 	and.w	r3, r3, #1
 800c416:	2b00      	cmp	r3, #0
 800c418:	d10c      	bne.n	800c434 <HAL_SPI_IRQHandler+0x8c>
 800c41a:	69bb      	ldr	r3, [r7, #24]
 800c41c:	099b      	lsrs	r3, r3, #6
 800c41e:	f003 0301 	and.w	r3, r3, #1
 800c422:	2b00      	cmp	r3, #0
 800c424:	d106      	bne.n	800c434 <HAL_SPI_IRQHandler+0x8c>
 800c426:	69bb      	ldr	r3, [r7, #24]
 800c428:	0a1b      	lsrs	r3, r3, #8
 800c42a:	f003 0301 	and.w	r3, r3, #1
 800c42e:	2b00      	cmp	r3, #0
 800c430:	f000 80b5 	beq.w	800c59e <HAL_SPI_IRQHandler+0x1f6>
 800c434:	69fb      	ldr	r3, [r7, #28]
 800c436:	095b      	lsrs	r3, r3, #5
 800c438:	f003 0301 	and.w	r3, r3, #1
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	f000 80ae 	beq.w	800c59e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c442:	69bb      	ldr	r3, [r7, #24]
 800c444:	099b      	lsrs	r3, r3, #6
 800c446:	f003 0301 	and.w	r3, r3, #1
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d023      	beq.n	800c496 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c454:	b2db      	uxtb	r3, r3
 800c456:	2b03      	cmp	r3, #3
 800c458:	d011      	beq.n	800c47e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c45e:	f043 0204 	orr.w	r2, r3, #4
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c466:	2300      	movs	r3, #0
 800c468:	617b      	str	r3, [r7, #20]
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	68db      	ldr	r3, [r3, #12]
 800c470:	617b      	str	r3, [r7, #20]
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	689b      	ldr	r3, [r3, #8]
 800c478:	617b      	str	r3, [r7, #20]
 800c47a:	697b      	ldr	r3, [r7, #20]
 800c47c:	e00b      	b.n	800c496 <HAL_SPI_IRQHandler+0xee>
>>>>>>> master
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
<<<<<<< HEAD
 800be9e:	2300      	movs	r3, #0
 800bea0:	613b      	str	r3, [r7, #16]
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	68db      	ldr	r3, [r3, #12]
 800bea8:	613b      	str	r3, [r7, #16]
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	689b      	ldr	r3, [r3, #8]
 800beb0:	613b      	str	r3, [r7, #16]
 800beb2:	693b      	ldr	r3, [r7, #16]
        return;
 800beb4:	e083      	b.n	800bfbe <HAL_SPI_IRQHandler+0x1f6>
=======
 800c47e:	2300      	movs	r3, #0
 800c480:	613b      	str	r3, [r7, #16]
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	68db      	ldr	r3, [r3, #12]
 800c488:	613b      	str	r3, [r7, #16]
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	689b      	ldr	r3, [r3, #8]
 800c490:	613b      	str	r3, [r7, #16]
 800c492:	693b      	ldr	r3, [r7, #16]
        return;
 800c494:	e083      	b.n	800c59e <HAL_SPI_IRQHandler+0x1f6>
>>>>>>> master
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
<<<<<<< HEAD
 800beb6:	69bb      	ldr	r3, [r7, #24]
 800beb8:	095b      	lsrs	r3, r3, #5
 800beba:	f003 0301 	and.w	r3, r3, #1
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d014      	beq.n	800beec <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bec6:	f043 0201 	orr.w	r2, r3, #1
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bece:	2300      	movs	r3, #0
 800bed0:	60fb      	str	r3, [r7, #12]
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	689b      	ldr	r3, [r3, #8]
 800bed8:	60fb      	str	r3, [r7, #12]
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	681a      	ldr	r2, [r3, #0]
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bee8:	601a      	str	r2, [r3, #0]
 800beea:	68fb      	ldr	r3, [r7, #12]
=======
 800c496:	69bb      	ldr	r3, [r7, #24]
 800c498:	095b      	lsrs	r3, r3, #5
 800c49a:	f003 0301 	and.w	r3, r3, #1
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d014      	beq.n	800c4cc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4a6:	f043 0201 	orr.w	r2, r3, #1
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	60fb      	str	r3, [r7, #12]
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	689b      	ldr	r3, [r3, #8]
 800c4b8:	60fb      	str	r3, [r7, #12]
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	681a      	ldr	r2, [r3, #0]
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c4c8:	601a      	str	r2, [r3, #0]
 800c4ca:	68fb      	ldr	r3, [r7, #12]
>>>>>>> master
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
<<<<<<< HEAD
 800beec:	69bb      	ldr	r3, [r7, #24]
 800beee:	0a1b      	lsrs	r3, r3, #8
 800bef0:	f003 0301 	and.w	r3, r3, #1
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d00c      	beq.n	800bf12 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800befc:	f043 0208 	orr.w	r2, r3, #8
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bf04:	2300      	movs	r3, #0
 800bf06:	60bb      	str	r3, [r7, #8]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	689b      	ldr	r3, [r3, #8]
 800bf0e:	60bb      	str	r3, [r7, #8]
 800bf10:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d050      	beq.n	800bfbc <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	685a      	ldr	r2, [r3, #4]
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bf28:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	2201      	movs	r2, #1
 800bf2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800bf32:	69fb      	ldr	r3, [r7, #28]
 800bf34:	f003 0302 	and.w	r3, r3, #2
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d104      	bne.n	800bf46 <HAL_SPI_IRQHandler+0x17e>
 800bf3c:	69fb      	ldr	r3, [r7, #28]
 800bf3e:	f003 0301 	and.w	r3, r3, #1
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d034      	beq.n	800bfb0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	685a      	ldr	r2, [r3, #4]
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f022 0203 	bic.w	r2, r2, #3
 800bf54:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d011      	beq.n	800bf82 <HAL_SPI_IRQHandler+0x1ba>
=======
 800c4cc:	69bb      	ldr	r3, [r7, #24]
 800c4ce:	0a1b      	lsrs	r3, r3, #8
 800c4d0:	f003 0301 	and.w	r3, r3, #1
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	d00c      	beq.n	800c4f2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4dc:	f043 0208 	orr.w	r2, r3, #8
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	60bb      	str	r3, [r7, #8]
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	689b      	ldr	r3, [r3, #8]
 800c4ee:	60bb      	str	r3, [r7, #8]
 800c4f0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d050      	beq.n	800c59c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	685a      	ldr	r2, [r3, #4]
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c508:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	2201      	movs	r2, #1
 800c50e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c512:	69fb      	ldr	r3, [r7, #28]
 800c514:	f003 0302 	and.w	r3, r3, #2
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d104      	bne.n	800c526 <HAL_SPI_IRQHandler+0x17e>
 800c51c:	69fb      	ldr	r3, [r7, #28]
 800c51e:	f003 0301 	and.w	r3, r3, #1
 800c522:	2b00      	cmp	r3, #0
 800c524:	d034      	beq.n	800c590 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	685a      	ldr	r2, [r3, #4]
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	f022 0203 	bic.w	r2, r2, #3
 800c534:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d011      	beq.n	800c562 <HAL_SPI_IRQHandler+0x1ba>
>>>>>>> master
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
<<<<<<< HEAD
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf62:	4a18      	ldr	r2, [pc, #96]	; (800bfc4 <HAL_SPI_IRQHandler+0x1fc>)
 800bf64:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	f7fe f9d8 	bl	800a320 <HAL_DMA_Abort_IT>
 800bf70:	4603      	mov	r3, r0
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d005      	beq.n	800bf82 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf7a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c542:	4a18      	ldr	r2, [pc, #96]	; (800c5a4 <HAL_SPI_IRQHandler+0x1fc>)
 800c544:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c54a:	4618      	mov	r0, r3
 800c54c:	f7fe f850 	bl	800a5f0 <HAL_DMA_Abort_IT>
 800c550:	4603      	mov	r3, r0
 800c552:	2b00      	cmp	r3, #0
 800c554:	d005      	beq.n	800c562 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c55a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	655a      	str	r2, [r3, #84]	; 0x54
>>>>>>> master
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
<<<<<<< HEAD
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d016      	beq.n	800bfb8 <HAL_SPI_IRQHandler+0x1f0>
=======
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c566:	2b00      	cmp	r3, #0
 800c568:	d016      	beq.n	800c598 <HAL_SPI_IRQHandler+0x1f0>
>>>>>>> master
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
<<<<<<< HEAD
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf8e:	4a0d      	ldr	r2, [pc, #52]	; (800bfc4 <HAL_SPI_IRQHandler+0x1fc>)
 800bf90:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf96:	4618      	mov	r0, r3
 800bf98:	f7fe f9c2 	bl	800a320 <HAL_DMA_Abort_IT>
 800bf9c:	4603      	mov	r3, r0
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d00a      	beq.n	800bfb8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfa6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800bfae:	e003      	b.n	800bfb8 <HAL_SPI_IRQHandler+0x1f0>
=======
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c56e:	4a0d      	ldr	r2, [pc, #52]	; (800c5a4 <HAL_SPI_IRQHandler+0x1fc>)
 800c570:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c576:	4618      	mov	r0, r3
 800c578:	f7fe f83a 	bl	800a5f0 <HAL_DMA_Abort_IT>
 800c57c:	4603      	mov	r3, r0
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d00a      	beq.n	800c598 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c586:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800c58e:	e003      	b.n	800c598 <HAL_SPI_IRQHandler+0x1f0>
>>>>>>> master
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
<<<<<<< HEAD
 800bfb0:	6878      	ldr	r0, [r7, #4]
 800bfb2:	f000 f81d 	bl	800bff0 <HAL_SPI_ErrorCallback>
=======
 800c590:	6878      	ldr	r0, [r7, #4]
 800c592:	f000 f81d 	bl	800c5d0 <HAL_SPI_ErrorCallback>
>>>>>>> master
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
<<<<<<< HEAD
 800bfb6:	e000      	b.n	800bfba <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800bfb8:	bf00      	nop
    return;
 800bfba:	bf00      	nop
 800bfbc:	bf00      	nop
  }
}
 800bfbe:	3720      	adds	r7, #32
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	bd80      	pop	{r7, pc}
 800bfc4:	0800c005 	.word	0x0800c005

0800bfc8 <HAL_SPI_RxCpltCallback>:
=======
 800c596:	e000      	b.n	800c59a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c598:	bf00      	nop
    return;
 800c59a:	bf00      	nop
 800c59c:	bf00      	nop
  }
}
 800c59e:	3720      	adds	r7, #32
 800c5a0:	46bd      	mov	sp, r7
 800c5a2:	bd80      	pop	{r7, pc}
 800c5a4:	0800c5e5 	.word	0x0800c5e5

0800c5a8 <HAL_SPI_RxCpltCallback>:
>>>>>>> master
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
<<<<<<< HEAD
 800bfc8:	b480      	push	{r7}
 800bfca:	b083      	sub	sp, #12
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
=======
 800c5a8:	b480      	push	{r7}
 800c5aa:	b083      	sub	sp, #12
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
>>>>>>> master
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
<<<<<<< HEAD
 800bfd0:	bf00      	nop
 800bfd2:	370c      	adds	r7, #12
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfda:	4770      	bx	lr

0800bfdc <HAL_SPI_TxRxCpltCallback>:
=======
 800c5b0:	bf00      	nop
 800c5b2:	370c      	adds	r7, #12
 800c5b4:	46bd      	mov	sp, r7
 800c5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ba:	4770      	bx	lr

0800c5bc <HAL_SPI_TxRxCpltCallback>:
>>>>>>> master
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
<<<<<<< HEAD
 800bfdc:	b480      	push	{r7}
 800bfde:	b083      	sub	sp, #12
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	6078      	str	r0, [r7, #4]
=======
 800c5bc:	b480      	push	{r7}
 800c5be:	b083      	sub	sp, #12
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
>>>>>>> master
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
<<<<<<< HEAD
 800bfe4:	bf00      	nop
 800bfe6:	370c      	adds	r7, #12
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfee:	4770      	bx	lr

0800bff0 <HAL_SPI_ErrorCallback>:
=======
 800c5c4:	bf00      	nop
 800c5c6:	370c      	adds	r7, #12
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ce:	4770      	bx	lr

0800c5d0 <HAL_SPI_ErrorCallback>:
>>>>>>> master
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
<<<<<<< HEAD
 800bff0:	b480      	push	{r7}
 800bff2:	b083      	sub	sp, #12
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
=======
 800c5d0:	b480      	push	{r7}
 800c5d2:	b083      	sub	sp, #12
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
>>>>>>> master
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
<<<<<<< HEAD
 800bff8:	bf00      	nop
 800bffa:	370c      	adds	r7, #12
 800bffc:	46bd      	mov	sp, r7
 800bffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c002:	4770      	bx	lr

0800c004 <SPI_DMAAbortOnError>:
=======
 800c5d8:	bf00      	nop
 800c5da:	370c      	adds	r7, #12
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e2:	4770      	bx	lr

0800c5e4 <SPI_DMAAbortOnError>:
>>>>>>> master
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
<<<<<<< HEAD
 800c004:	b580      	push	{r7, lr}
 800c006:	b084      	sub	sp, #16
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c010:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	2200      	movs	r2, #0
 800c016:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	2200      	movs	r2, #0
 800c01c:	86da      	strh	r2, [r3, #54]	; 0x36
=======
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b084      	sub	sp, #16
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5f0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	86da      	strh	r2, [r3, #54]	; 0x36
>>>>>>> master

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
<<<<<<< HEAD
 800c01e:	68f8      	ldr	r0, [r7, #12]
 800c020:	f7ff ffe6 	bl	800bff0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c024:	bf00      	nop
 800c026:	3710      	adds	r7, #16
 800c028:	46bd      	mov	sp, r7
 800c02a:	bd80      	pop	{r7, pc}

0800c02c <SPI_2linesRxISR_8BIT>:
=======
 800c5fe:	68f8      	ldr	r0, [r7, #12]
 800c600:	f7ff ffe6 	bl	800c5d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c604:	bf00      	nop
 800c606:	3710      	adds	r7, #16
 800c608:	46bd      	mov	sp, r7
 800c60a:	bd80      	pop	{r7, pc}

0800c60c <SPI_2linesRxISR_8BIT>:
>>>>>>> master
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
<<<<<<< HEAD
 800c02c:	b580      	push	{r7, lr}
 800c02e:	b082      	sub	sp, #8
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	f103 020c 	add.w	r2, r3, #12
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c040:	7812      	ldrb	r2, [r2, #0]
 800c042:	b2d2      	uxtb	r2, r2
 800c044:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c04a:	1c5a      	adds	r2, r3, #1
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c054:	b29b      	uxth	r3, r3
 800c056:	3b01      	subs	r3, #1
 800c058:	b29a      	uxth	r2, r3
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c062:	b29b      	uxth	r3, r3
 800c064:	2b00      	cmp	r3, #0
 800c066:	d10f      	bne.n	800c088 <SPI_2linesRxISR_8BIT+0x5c>
=======
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b082      	sub	sp, #8
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	f103 020c 	add.w	r2, r3, #12
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c620:	7812      	ldrb	r2, [r2, #0]
 800c622:	b2d2      	uxtb	r2, r2
 800c624:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c62a:	1c5a      	adds	r2, r3, #1
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c634:	b29b      	uxth	r3, r3
 800c636:	3b01      	subs	r3, #1
 800c638:	b29a      	uxth	r2, r3
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c642:	b29b      	uxth	r3, r3
 800c644:	2b00      	cmp	r3, #0
 800c646:	d10f      	bne.n	800c668 <SPI_2linesRxISR_8BIT+0x5c>
>>>>>>> master
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
<<<<<<< HEAD
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	685a      	ldr	r2, [r3, #4]
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800c076:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c07c:	b29b      	uxth	r3, r3
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d102      	bne.n	800c088 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c082:	6878      	ldr	r0, [r7, #4]
 800c084:	f000 f940 	bl	800c308 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c088:	bf00      	nop
 800c08a:	3708      	adds	r7, #8
 800c08c:	46bd      	mov	sp, r7
 800c08e:	bd80      	pop	{r7, pc}

0800c090 <SPI_2linesTxISR_8BIT>:
=======
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	685a      	ldr	r2, [r3, #4]
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800c656:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c65c:	b29b      	uxth	r3, r3
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d102      	bne.n	800c668 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c662:	6878      	ldr	r0, [r7, #4]
 800c664:	f000 f940 	bl	800c8e8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c668:	bf00      	nop
 800c66a:	3708      	adds	r7, #8
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}

0800c670 <SPI_2linesTxISR_8BIT>:
>>>>>>> master
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
<<<<<<< HEAD
 800c090:	b580      	push	{r7, lr}
 800c092:	b082      	sub	sp, #8
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	330c      	adds	r3, #12
 800c0a2:	7812      	ldrb	r2, [r2, #0]
 800c0a4:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0aa:	1c5a      	adds	r2, r3, #1
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0b4:	b29b      	uxth	r3, r3
 800c0b6:	3b01      	subs	r3, #1
 800c0b8:	b29a      	uxth	r2, r3
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0c2:	b29b      	uxth	r3, r3
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d10f      	bne.n	800c0e8 <SPI_2linesTxISR_8BIT+0x58>
=======
 800c670:	b580      	push	{r7, lr}
 800c672:	b082      	sub	sp, #8
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	330c      	adds	r3, #12
 800c682:	7812      	ldrb	r2, [r2, #0]
 800c684:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c68a:	1c5a      	adds	r2, r3, #1
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c694:	b29b      	uxth	r3, r3
 800c696:	3b01      	subs	r3, #1
 800c698:	b29a      	uxth	r2, r3
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6a2:	b29b      	uxth	r3, r3
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d10f      	bne.n	800c6c8 <SPI_2linesTxISR_8BIT+0x58>
>>>>>>> master
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
<<<<<<< HEAD
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	685a      	ldr	r2, [r3, #4]
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c0d6:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0dc:	b29b      	uxth	r3, r3
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d102      	bne.n	800c0e8 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c0e2:	6878      	ldr	r0, [r7, #4]
 800c0e4:	f000 f910 	bl	800c308 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c0e8:	bf00      	nop
 800c0ea:	3708      	adds	r7, #8
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	bd80      	pop	{r7, pc}

0800c0f0 <SPI_2linesRxISR_16BIT>:
=======
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	685a      	ldr	r2, [r3, #4]
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c6b6:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6bc:	b29b      	uxth	r3, r3
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d102      	bne.n	800c6c8 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c6c2:	6878      	ldr	r0, [r7, #4]
 800c6c4:	f000 f910 	bl	800c8e8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c6c8:	bf00      	nop
 800c6ca:	3708      	adds	r7, #8
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	bd80      	pop	{r7, pc}

0800c6d0 <SPI_2linesRxISR_16BIT>:
>>>>>>> master
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
<<<<<<< HEAD
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b082      	sub	sp, #8
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	68da      	ldr	r2, [r3, #12]
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c102:	b292      	uxth	r2, r2
 800c104:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c10a:	1c9a      	adds	r2, r3, #2
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c114:	b29b      	uxth	r3, r3
 800c116:	3b01      	subs	r3, #1
 800c118:	b29a      	uxth	r2, r3
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c122:	b29b      	uxth	r3, r3
 800c124:	2b00      	cmp	r3, #0
 800c126:	d10f      	bne.n	800c148 <SPI_2linesRxISR_16BIT+0x58>
=======
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b082      	sub	sp, #8
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	68da      	ldr	r2, [r3, #12]
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6e2:	b292      	uxth	r2, r2
 800c6e4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6ea:	1c9a      	adds	r2, r3, #2
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6f4:	b29b      	uxth	r3, r3
 800c6f6:	3b01      	subs	r3, #1
 800c6f8:	b29a      	uxth	r2, r3
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c702:	b29b      	uxth	r3, r3
 800c704:	2b00      	cmp	r3, #0
 800c706:	d10f      	bne.n	800c728 <SPI_2linesRxISR_16BIT+0x58>
>>>>>>> master
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
<<<<<<< HEAD
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	685a      	ldr	r2, [r3, #4]
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c136:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c13c:	b29b      	uxth	r3, r3
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d102      	bne.n	800c148 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c142:	6878      	ldr	r0, [r7, #4]
 800c144:	f000 f8e0 	bl	800c308 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c148:	bf00      	nop
 800c14a:	3708      	adds	r7, #8
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <SPI_2linesTxISR_16BIT>:
=======
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	685a      	ldr	r2, [r3, #4]
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c716:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c71c:	b29b      	uxth	r3, r3
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d102      	bne.n	800c728 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c722:	6878      	ldr	r0, [r7, #4]
 800c724:	f000 f8e0 	bl	800c8e8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c728:	bf00      	nop
 800c72a:	3708      	adds	r7, #8
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}

0800c730 <SPI_2linesTxISR_16BIT>:
>>>>>>> master
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
<<<<<<< HEAD
 800c150:	b580      	push	{r7, lr}
 800c152:	b082      	sub	sp, #8
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c15c:	881a      	ldrh	r2, [r3, #0]
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c168:	1c9a      	adds	r2, r3, #2
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c172:	b29b      	uxth	r3, r3
 800c174:	3b01      	subs	r3, #1
 800c176:	b29a      	uxth	r2, r3
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c180:	b29b      	uxth	r3, r3
 800c182:	2b00      	cmp	r3, #0
 800c184:	d10f      	bne.n	800c1a6 <SPI_2linesTxISR_16BIT+0x56>
=======
 800c730:	b580      	push	{r7, lr}
 800c732:	b082      	sub	sp, #8
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c73c:	881a      	ldrh	r2, [r3, #0]
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c748:	1c9a      	adds	r2, r3, #2
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c752:	b29b      	uxth	r3, r3
 800c754:	3b01      	subs	r3, #1
 800c756:	b29a      	uxth	r2, r3
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c760:	b29b      	uxth	r3, r3
 800c762:	2b00      	cmp	r3, #0
 800c764:	d10f      	bne.n	800c786 <SPI_2linesTxISR_16BIT+0x56>
>>>>>>> master
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
<<<<<<< HEAD
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	685a      	ldr	r2, [r3, #4]
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c194:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c19a:	b29b      	uxth	r3, r3
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d102      	bne.n	800c1a6 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	f000 f8b1 	bl	800c308 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c1a6:	bf00      	nop
 800c1a8:	3708      	adds	r7, #8
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}

0800c1ae <SPI_WaitFlagStateUntilTimeout>:
=======
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	685a      	ldr	r2, [r3, #4]
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c774:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c77a:	b29b      	uxth	r3, r3
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d102      	bne.n	800c786 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c780:	6878      	ldr	r0, [r7, #4]
 800c782:	f000 f8b1 	bl	800c8e8 <SPI_CloseRxTx_ISR>
    }
  }
}
 800c786:	bf00      	nop
 800c788:	3708      	adds	r7, #8
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd80      	pop	{r7, pc}

0800c78e <SPI_WaitFlagStateUntilTimeout>:
>>>>>>> master
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
<<<<<<< HEAD
 800c1ae:	b580      	push	{r7, lr}
 800c1b0:	b084      	sub	sp, #16
 800c1b2:	af00      	add	r7, sp, #0
 800c1b4:	60f8      	str	r0, [r7, #12]
 800c1b6:	60b9      	str	r1, [r7, #8]
 800c1b8:	603b      	str	r3, [r7, #0]
 800c1ba:	4613      	mov	r3, r2
 800c1bc:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c1be:	e04c      	b.n	800c25a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1c6:	d048      	beq.n	800c25a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c1c8:	f7fc fe3e 	bl	8008e48 <HAL_GetTick>
 800c1cc:	4602      	mov	r2, r0
 800c1ce:	69bb      	ldr	r3, [r7, #24]
 800c1d0:	1ad3      	subs	r3, r2, r3
 800c1d2:	683a      	ldr	r2, [r7, #0]
 800c1d4:	429a      	cmp	r2, r3
 800c1d6:	d902      	bls.n	800c1de <SPI_WaitFlagStateUntilTimeout+0x30>
 800c1d8:	683b      	ldr	r3, [r7, #0]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d13d      	bne.n	800c25a <SPI_WaitFlagStateUntilTimeout+0xac>
=======
 800c78e:	b580      	push	{r7, lr}
 800c790:	b084      	sub	sp, #16
 800c792:	af00      	add	r7, sp, #0
 800c794:	60f8      	str	r0, [r7, #12]
 800c796:	60b9      	str	r1, [r7, #8]
 800c798:	603b      	str	r3, [r7, #0]
 800c79a:	4613      	mov	r3, r2
 800c79c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c79e:	e04c      	b.n	800c83a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c7a0:	683b      	ldr	r3, [r7, #0]
 800c7a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7a6:	d048      	beq.n	800c83a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c7a8:	f7fc fb6c 	bl	8008e84 <HAL_GetTick>
 800c7ac:	4602      	mov	r2, r0
 800c7ae:	69bb      	ldr	r3, [r7, #24]
 800c7b0:	1ad3      	subs	r3, r2, r3
 800c7b2:	683a      	ldr	r2, [r7, #0]
 800c7b4:	429a      	cmp	r2, r3
 800c7b6:	d902      	bls.n	800c7be <SPI_WaitFlagStateUntilTimeout+0x30>
 800c7b8:	683b      	ldr	r3, [r7, #0]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d13d      	bne.n	800c83a <SPI_WaitFlagStateUntilTimeout+0xac>
>>>>>>> master
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
<<<<<<< HEAD
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	685a      	ldr	r2, [r3, #4]
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c1ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	685b      	ldr	r3, [r3, #4]
 800c1f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c1f6:	d111      	bne.n	800c21c <SPI_WaitFlagStateUntilTimeout+0x6e>
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	689b      	ldr	r3, [r3, #8]
 800c1fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c200:	d004      	beq.n	800c20c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	689b      	ldr	r3, [r3, #8]
 800c206:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c20a:	d107      	bne.n	800c21c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	681a      	ldr	r2, [r3, #0]
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c21a:	601a      	str	r2, [r3, #0]
=======
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	685a      	ldr	r2, [r3, #4]
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c7cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	685b      	ldr	r3, [r3, #4]
 800c7d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c7d6:	d111      	bne.n	800c7fc <SPI_WaitFlagStateUntilTimeout+0x6e>
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	689b      	ldr	r3, [r3, #8]
 800c7dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c7e0:	d004      	beq.n	800c7ec <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	689b      	ldr	r3, [r3, #8]
 800c7e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c7ea:	d107      	bne.n	800c7fc <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	681a      	ldr	r2, [r3, #0]
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c7fa:	601a      	str	r2, [r3, #0]
>>>>>>> master
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
<<<<<<< HEAD
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c220:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c224:	d10f      	bne.n	800c246 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	681a      	ldr	r2, [r3, #0]
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c234:	601a      	str	r2, [r3, #0]
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	681a      	ldr	r2, [r3, #0]
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c244:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	2201      	movs	r2, #1
 800c24a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	2200      	movs	r2, #0
 800c252:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c256:	2303      	movs	r3, #3
 800c258:	e00f      	b.n	800c27a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	689a      	ldr	r2, [r3, #8]
 800c260:	68bb      	ldr	r3, [r7, #8]
 800c262:	4013      	ands	r3, r2
 800c264:	68ba      	ldr	r2, [r7, #8]
 800c266:	429a      	cmp	r2, r3
 800c268:	bf0c      	ite	eq
 800c26a:	2301      	moveq	r3, #1
 800c26c:	2300      	movne	r3, #0
 800c26e:	b2db      	uxtb	r3, r3
 800c270:	461a      	mov	r2, r3
 800c272:	79fb      	ldrb	r3, [r7, #7]
 800c274:	429a      	cmp	r2, r3
 800c276:	d1a3      	bne.n	800c1c0 <SPI_WaitFlagStateUntilTimeout+0x12>
=======
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c800:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c804:	d10f      	bne.n	800c826 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	681a      	ldr	r2, [r3, #0]
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c814:	601a      	str	r2, [r3, #0]
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	681a      	ldr	r2, [r3, #0]
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c824:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	2201      	movs	r2, #1
 800c82a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	2200      	movs	r2, #0
 800c832:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c836:	2303      	movs	r3, #3
 800c838:	e00f      	b.n	800c85a <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	689a      	ldr	r2, [r3, #8]
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	4013      	ands	r3, r2
 800c844:	68ba      	ldr	r2, [r7, #8]
 800c846:	429a      	cmp	r2, r3
 800c848:	bf0c      	ite	eq
 800c84a:	2301      	moveq	r3, #1
 800c84c:	2300      	movne	r3, #0
 800c84e:	b2db      	uxtb	r3, r3
 800c850:	461a      	mov	r2, r3
 800c852:	79fb      	ldrb	r3, [r7, #7]
 800c854:	429a      	cmp	r2, r3
 800c856:	d1a3      	bne.n	800c7a0 <SPI_WaitFlagStateUntilTimeout+0x12>
>>>>>>> master
      }
    }
  }

  return HAL_OK;
<<<<<<< HEAD
 800c278:	2300      	movs	r3, #0
}
 800c27a:	4618      	mov	r0, r3
 800c27c:	3710      	adds	r7, #16
 800c27e:	46bd      	mov	sp, r7
 800c280:	bd80      	pop	{r7, pc}
	...

0800c284 <SPI_EndRxTxTransaction>:
=======
 800c858:	2300      	movs	r3, #0
}
 800c85a:	4618      	mov	r0, r3
 800c85c:	3710      	adds	r7, #16
 800c85e:	46bd      	mov	sp, r7
 800c860:	bd80      	pop	{r7, pc}
	...

0800c864 <SPI_EndRxTxTransaction>:
>>>>>>> master
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
<<<<<<< HEAD
 800c284:	b580      	push	{r7, lr}
 800c286:	b088      	sub	sp, #32
 800c288:	af02      	add	r7, sp, #8
 800c28a:	60f8      	str	r0, [r7, #12]
 800c28c:	60b9      	str	r1, [r7, #8]
 800c28e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c290:	4b1b      	ldr	r3, [pc, #108]	; (800c300 <SPI_EndRxTxTransaction+0x7c>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	4a1b      	ldr	r2, [pc, #108]	; (800c304 <SPI_EndRxTxTransaction+0x80>)
 800c296:	fba2 2303 	umull	r2, r3, r2, r3
 800c29a:	0d5b      	lsrs	r3, r3, #21
 800c29c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c2a0:	fb02 f303 	mul.w	r3, r2, r3
 800c2a4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	685b      	ldr	r3, [r3, #4]
 800c2aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c2ae:	d112      	bne.n	800c2d6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	9300      	str	r3, [sp, #0]
 800c2b4:	68bb      	ldr	r3, [r7, #8]
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	2180      	movs	r1, #128	; 0x80
 800c2ba:	68f8      	ldr	r0, [r7, #12]
 800c2bc:	f7ff ff77 	bl	800c1ae <SPI_WaitFlagStateUntilTimeout>
 800c2c0:	4603      	mov	r3, r0
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d016      	beq.n	800c2f4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2ca:	f043 0220 	orr.w	r2, r3, #32
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c2d2:	2303      	movs	r3, #3
 800c2d4:	e00f      	b.n	800c2f6 <SPI_EndRxTxTransaction+0x72>
=======
 800c864:	b580      	push	{r7, lr}
 800c866:	b088      	sub	sp, #32
 800c868:	af02      	add	r7, sp, #8
 800c86a:	60f8      	str	r0, [r7, #12]
 800c86c:	60b9      	str	r1, [r7, #8]
 800c86e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c870:	4b1b      	ldr	r3, [pc, #108]	; (800c8e0 <SPI_EndRxTxTransaction+0x7c>)
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	4a1b      	ldr	r2, [pc, #108]	; (800c8e4 <SPI_EndRxTxTransaction+0x80>)
 800c876:	fba2 2303 	umull	r2, r3, r2, r3
 800c87a:	0d5b      	lsrs	r3, r3, #21
 800c87c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c880:	fb02 f303 	mul.w	r3, r2, r3
 800c884:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	685b      	ldr	r3, [r3, #4]
 800c88a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c88e:	d112      	bne.n	800c8b6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	9300      	str	r3, [sp, #0]
 800c894:	68bb      	ldr	r3, [r7, #8]
 800c896:	2200      	movs	r2, #0
 800c898:	2180      	movs	r1, #128	; 0x80
 800c89a:	68f8      	ldr	r0, [r7, #12]
 800c89c:	f7ff ff77 	bl	800c78e <SPI_WaitFlagStateUntilTimeout>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d016      	beq.n	800c8d4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8aa:	f043 0220 	orr.w	r2, r3, #32
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c8b2:	2303      	movs	r3, #3
 800c8b4:	e00f      	b.n	800c8d6 <SPI_EndRxTxTransaction+0x72>
>>>>>>> master
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
<<<<<<< HEAD
 800c2d6:	697b      	ldr	r3, [r7, #20]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d00a      	beq.n	800c2f2 <SPI_EndRxTxTransaction+0x6e>
=======
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d00a      	beq.n	800c8d2 <SPI_EndRxTxTransaction+0x6e>
>>>>>>> master
      {
        break;
      }
      count--;
<<<<<<< HEAD
 800c2dc:	697b      	ldr	r3, [r7, #20]
 800c2de:	3b01      	subs	r3, #1
 800c2e0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	689b      	ldr	r3, [r3, #8]
 800c2e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2ec:	2b80      	cmp	r3, #128	; 0x80
 800c2ee:	d0f2      	beq.n	800c2d6 <SPI_EndRxTxTransaction+0x52>
 800c2f0:	e000      	b.n	800c2f4 <SPI_EndRxTxTransaction+0x70>
        break;
 800c2f2:	bf00      	nop
  }

  return HAL_OK;
 800c2f4:	2300      	movs	r3, #0
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3718      	adds	r7, #24
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}
 800c2fe:	bf00      	nop
 800c300:	20000038 	.word	0x20000038
 800c304:	165e9f81 	.word	0x165e9f81

0800c308 <SPI_CloseRxTx_ISR>:
=======
 800c8bc:	697b      	ldr	r3, [r7, #20]
 800c8be:	3b01      	subs	r3, #1
 800c8c0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	689b      	ldr	r3, [r3, #8]
 800c8c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8cc:	2b80      	cmp	r3, #128	; 0x80
 800c8ce:	d0f2      	beq.n	800c8b6 <SPI_EndRxTxTransaction+0x52>
 800c8d0:	e000      	b.n	800c8d4 <SPI_EndRxTxTransaction+0x70>
        break;
 800c8d2:	bf00      	nop
  }

  return HAL_OK;
 800c8d4:	2300      	movs	r3, #0
}
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	3718      	adds	r7, #24
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	bd80      	pop	{r7, pc}
 800c8de:	bf00      	nop
 800c8e0:	2000000c 	.word	0x2000000c
 800c8e4:	165e9f81 	.word	0x165e9f81

0800c8e8 <SPI_CloseRxTx_ISR>:
>>>>>>> master
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
<<<<<<< HEAD
 800c308:	b580      	push	{r7, lr}
 800c30a:	b086      	sub	sp, #24
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c310:	4b35      	ldr	r3, [pc, #212]	; (800c3e8 <SPI_CloseRxTx_ISR+0xe0>)
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	4a35      	ldr	r2, [pc, #212]	; (800c3ec <SPI_CloseRxTx_ISR+0xe4>)
 800c316:	fba2 2303 	umull	r2, r3, r2, r3
 800c31a:	0a5b      	lsrs	r3, r3, #9
 800c31c:	2264      	movs	r2, #100	; 0x64
 800c31e:	fb02 f303 	mul.w	r3, r2, r3
 800c322:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800c324:	f7fc fd90 	bl	8008e48 <HAL_GetTick>
 800c328:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	685a      	ldr	r2, [r3, #4]
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	f022 0220 	bic.w	r2, r2, #32
 800c338:	605a      	str	r2, [r3, #4]
=======
 800c8e8:	b580      	push	{r7, lr}
 800c8ea:	b086      	sub	sp, #24
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c8f0:	4b35      	ldr	r3, [pc, #212]	; (800c9c8 <SPI_CloseRxTx_ISR+0xe0>)
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	4a35      	ldr	r2, [pc, #212]	; (800c9cc <SPI_CloseRxTx_ISR+0xe4>)
 800c8f6:	fba2 2303 	umull	r2, r3, r2, r3
 800c8fa:	0a5b      	lsrs	r3, r3, #9
 800c8fc:	2264      	movs	r2, #100	; 0x64
 800c8fe:	fb02 f303 	mul.w	r3, r2, r3
 800c902:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800c904:	f7fc fabe 	bl	8008e84 <HAL_GetTick>
 800c908:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	685a      	ldr	r2, [r3, #4]
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f022 0220 	bic.w	r2, r2, #32
 800c918:	605a      	str	r2, [r3, #4]
>>>>>>> master

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
<<<<<<< HEAD
 800c33a:	693b      	ldr	r3, [r7, #16]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d106      	bne.n	800c34e <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c344:	f043 0220 	orr.w	r2, r3, #32
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c34c:	e009      	b.n	800c362 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800c34e:	693b      	ldr	r3, [r7, #16]
 800c350:	3b01      	subs	r3, #1
 800c352:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	689b      	ldr	r3, [r3, #8]
 800c35a:	f003 0302 	and.w	r3, r3, #2
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d0eb      	beq.n	800c33a <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c362:	697a      	ldr	r2, [r7, #20]
 800c364:	2164      	movs	r1, #100	; 0x64
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f7ff ff8c 	bl	800c284 <SPI_EndRxTxTransaction>
 800c36c:	4603      	mov	r3, r0
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d005      	beq.n	800c37e <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c376:	f043 0220 	orr.w	r2, r3, #32
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	655a      	str	r2, [r3, #84]	; 0x54
=======
 800c91a:	693b      	ldr	r3, [r7, #16]
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d106      	bne.n	800c92e <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c924:	f043 0220 	orr.w	r2, r3, #32
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c92c:	e009      	b.n	800c942 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800c92e:	693b      	ldr	r3, [r7, #16]
 800c930:	3b01      	subs	r3, #1
 800c932:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	689b      	ldr	r3, [r3, #8]
 800c93a:	f003 0302 	and.w	r3, r3, #2
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d0eb      	beq.n	800c91a <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c942:	697a      	ldr	r2, [r7, #20]
 800c944:	2164      	movs	r1, #100	; 0x64
 800c946:	6878      	ldr	r0, [r7, #4]
 800c948:	f7ff ff8c 	bl	800c864 <SPI_EndRxTxTransaction>
 800c94c:	4603      	mov	r3, r0
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d005      	beq.n	800c95e <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c956:	f043 0220 	orr.w	r2, r3, #32
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	655a      	str	r2, [r3, #84]	; 0x54
>>>>>>> master
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
<<<<<<< HEAD
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	689b      	ldr	r3, [r3, #8]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d10a      	bne.n	800c39c <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c386:	2300      	movs	r3, #0
 800c388:	60fb      	str	r3, [r7, #12]
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	68db      	ldr	r3, [r3, #12]
 800c390:	60fb      	str	r3, [r7, #12]
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	689b      	ldr	r3, [r3, #8]
 800c398:	60fb      	str	r3, [r7, #12]
 800c39a:	68fb      	ldr	r3, [r7, #12]
=======
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	689b      	ldr	r3, [r3, #8]
 800c962:	2b00      	cmp	r3, #0
 800c964:	d10a      	bne.n	800c97c <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c966:	2300      	movs	r3, #0
 800c968:	60fb      	str	r3, [r7, #12]
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	68db      	ldr	r3, [r3, #12]
 800c970:	60fb      	str	r3, [r7, #12]
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	689b      	ldr	r3, [r3, #8]
 800c978:	60fb      	str	r3, [r7, #12]
 800c97a:	68fb      	ldr	r3, [r7, #12]
>>>>>>> master
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
<<<<<<< HEAD
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d115      	bne.n	800c3d0 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c3aa:	b2db      	uxtb	r3, r3
 800c3ac:	2b04      	cmp	r3, #4
 800c3ae:	d107      	bne.n	800c3c0 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	2201      	movs	r2, #1
 800c3b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
=======
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c980:	2b00      	cmp	r3, #0
 800c982:	d115      	bne.n	800c9b0 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c98a:	b2db      	uxtb	r3, r3
 800c98c:	2b04      	cmp	r3, #4
 800c98e:	d107      	bne.n	800c9a0 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	2201      	movs	r2, #1
 800c994:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
>>>>>>> master
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
<<<<<<< HEAD
 800c3b8:	6878      	ldr	r0, [r7, #4]
 800c3ba:	f7ff fe05 	bl	800bfc8 <HAL_SPI_RxCpltCallback>
=======
 800c998:	6878      	ldr	r0, [r7, #4]
 800c99a:	f7ff fe05 	bl	800c5a8 <HAL_SPI_RxCpltCallback>
>>>>>>> master
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
<<<<<<< HEAD
 800c3be:	e00e      	b.n	800c3de <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2201      	movs	r2, #1
 800c3c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800c3c8:	6878      	ldr	r0, [r7, #4]
 800c3ca:	f7ff fe07 	bl	800bfdc <HAL_SPI_TxRxCpltCallback>
}
 800c3ce:	e006      	b.n	800c3de <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2201      	movs	r2, #1
 800c3d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800c3d8:	6878      	ldr	r0, [r7, #4]
 800c3da:	f7ff fe09 	bl	800bff0 <HAL_SPI_ErrorCallback>
}
 800c3de:	bf00      	nop
 800c3e0:	3718      	adds	r7, #24
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	bd80      	pop	{r7, pc}
 800c3e6:	bf00      	nop
 800c3e8:	20000038 	.word	0x20000038
 800c3ec:	057619f1 	.word	0x057619f1

0800c3f0 <HAL_TIM_Base_Init>:
=======
 800c99e:	e00e      	b.n	800c9be <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2201      	movs	r2, #1
 800c9a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f7ff fe07 	bl	800c5bc <HAL_SPI_TxRxCpltCallback>
}
 800c9ae:	e006      	b.n	800c9be <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	2201      	movs	r2, #1
 800c9b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800c9b8:	6878      	ldr	r0, [r7, #4]
 800c9ba:	f7ff fe09 	bl	800c5d0 <HAL_SPI_ErrorCallback>
}
 800c9be:	bf00      	nop
 800c9c0:	3718      	adds	r7, #24
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	bd80      	pop	{r7, pc}
 800c9c6:	bf00      	nop
 800c9c8:	2000000c 	.word	0x2000000c
 800c9cc:	057619f1 	.word	0x057619f1

0800c9d0 <HAL_TIM_Base_Init>:
>>>>>>> master
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b082      	sub	sp, #8
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d101      	bne.n	800c402 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c3fe:	2301      	movs	r3, #1
 800c400:	e01d      	b.n	800c43e <HAL_TIM_Base_Init+0x4e>
=======
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b082      	sub	sp, #8
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d101      	bne.n	800c9e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c9de:	2301      	movs	r3, #1
 800c9e0:	e01d      	b.n	800ca1e <HAL_TIM_Base_Init+0x4e>
>>>>>>> master
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
<<<<<<< HEAD
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c408:	b2db      	uxtb	r3, r3
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d106      	bne.n	800c41c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	2200      	movs	r2, #0
 800c412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c9e8:	b2db      	uxtb	r3, r3
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d106      	bne.n	800c9fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	2200      	movs	r2, #0
 800c9f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
>>>>>>> master
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
<<<<<<< HEAD
 800c416:	6878      	ldr	r0, [r7, #4]
 800c418:	f004 fbc2 	bl	8010ba0 <HAL_TIM_Base_MspInit>
=======
 800c9f6:	6878      	ldr	r0, [r7, #4]
 800c9f8:	f005 fae6 	bl	8011fc8 <HAL_TIM_Base_MspInit>
>>>>>>> master
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
<<<<<<< HEAD
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	2202      	movs	r2, #2
 800c420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681a      	ldr	r2, [r3, #0]
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	3304      	adds	r3, #4
 800c42c:	4619      	mov	r1, r3
 800c42e:	4610      	mov	r0, r2
 800c430:	f000 fb70 	bl	800cb14 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	2201      	movs	r2, #1
 800c438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c43c:	2300      	movs	r3, #0
}
 800c43e:	4618      	mov	r0, r3
 800c440:	3708      	adds	r7, #8
 800c442:	46bd      	mov	sp, r7
 800c444:	bd80      	pop	{r7, pc}

0800c446 <HAL_TIM_PWM_Init>:
=======
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	2202      	movs	r2, #2
 800ca00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681a      	ldr	r2, [r3, #0]
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	3304      	adds	r3, #4
 800ca0c:	4619      	mov	r1, r3
 800ca0e:	4610      	mov	r0, r2
 800ca10:	f000 fc30 	bl	800d274 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	2201      	movs	r2, #1
 800ca18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ca1c:	2300      	movs	r3, #0
}
 800ca1e:	4618      	mov	r0, r3
 800ca20:	3708      	adds	r7, #8
 800ca22:	46bd      	mov	sp, r7
 800ca24:	bd80      	pop	{r7, pc}

0800ca26 <HAL_TIM_PWM_Init>:
>>>>>>> master
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800c446:	b580      	push	{r7, lr}
 800c448:	b082      	sub	sp, #8
 800c44a:	af00      	add	r7, sp, #0
 800c44c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d101      	bne.n	800c458 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c454:	2301      	movs	r3, #1
 800c456:	e01d      	b.n	800c494 <HAL_TIM_PWM_Init+0x4e>
=======
 800ca26:	b580      	push	{r7, lr}
 800ca28:	b082      	sub	sp, #8
 800ca2a:	af00      	add	r7, sp, #0
 800ca2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d101      	bne.n	800ca38 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ca34:	2301      	movs	r3, #1
 800ca36:	e01d      	b.n	800ca74 <HAL_TIM_PWM_Init+0x4e>
>>>>>>> master
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
<<<<<<< HEAD
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c45e:	b2db      	uxtb	r3, r3
 800c460:	2b00      	cmp	r3, #0
 800c462:	d106      	bne.n	800c472 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2200      	movs	r2, #0
 800c468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca3e:	b2db      	uxtb	r3, r3
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d106      	bne.n	800ca52 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2200      	movs	r2, #0
 800ca48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
>>>>>>> master
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
<<<<<<< HEAD
 800c46c:	6878      	ldr	r0, [r7, #4]
 800c46e:	f000 f815 	bl	800c49c <HAL_TIM_PWM_MspInit>
=======
 800ca4c:	6878      	ldr	r0, [r7, #4]
 800ca4e:	f000 f815 	bl	800ca7c <HAL_TIM_PWM_MspInit>
>>>>>>> master
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
<<<<<<< HEAD
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	2202      	movs	r2, #2
 800c476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681a      	ldr	r2, [r3, #0]
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	3304      	adds	r3, #4
 800c482:	4619      	mov	r1, r3
 800c484:	4610      	mov	r0, r2
 800c486:	f000 fb45 	bl	800cb14 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	2201      	movs	r2, #1
 800c48e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c492:	2300      	movs	r3, #0
}
 800c494:	4618      	mov	r0, r3
 800c496:	3708      	adds	r7, #8
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}

0800c49c <HAL_TIM_PWM_MspInit>:
=======
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	2202      	movs	r2, #2
 800ca56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681a      	ldr	r2, [r3, #0]
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	3304      	adds	r3, #4
 800ca62:	4619      	mov	r1, r3
 800ca64:	4610      	mov	r0, r2
 800ca66:	f000 fc05 	bl	800d274 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2201      	movs	r2, #1
 800ca6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ca72:	2300      	movs	r3, #0
}
 800ca74:	4618      	mov	r0, r3
 800ca76:	3708      	adds	r7, #8
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd80      	pop	{r7, pc}

0800ca7c <HAL_TIM_PWM_MspInit>:
>>>>>>> master
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800c49c:	b480      	push	{r7}
 800c49e:	b083      	sub	sp, #12
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
=======
 800ca7c:	b480      	push	{r7}
 800ca7e:	b083      	sub	sp, #12
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
>>>>>>> master
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
<<<<<<< HEAD
 800c4a4:	bf00      	nop
 800c4a6:	370c      	adds	r7, #12
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ae:	4770      	bx	lr

0800c4b0 <HAL_TIM_PWM_Start_IT>:
=======
 800ca84:	bf00      	nop
 800ca86:	370c      	adds	r7, #12
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8e:	4770      	bx	lr

0800ca90 <HAL_TIM_PWM_Start_IT>:
>>>>>>> master
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
<<<<<<< HEAD
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b084      	sub	sp, #16
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
 800c4b8:	6039      	str	r1, [r7, #0]
=======
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b084      	sub	sp, #16
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	6078      	str	r0, [r7, #4]
 800ca98:	6039      	str	r1, [r7, #0]
>>>>>>> master
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
<<<<<<< HEAD
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	2b0c      	cmp	r3, #12
 800c4be:	d841      	bhi.n	800c544 <HAL_TIM_PWM_Start_IT+0x94>
 800c4c0:	a201      	add	r2, pc, #4	; (adr r2, 800c4c8 <HAL_TIM_PWM_Start_IT+0x18>)
 800c4c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4c6:	bf00      	nop
 800c4c8:	0800c4fd 	.word	0x0800c4fd
 800c4cc:	0800c545 	.word	0x0800c545
 800c4d0:	0800c545 	.word	0x0800c545
 800c4d4:	0800c545 	.word	0x0800c545
 800c4d8:	0800c50f 	.word	0x0800c50f
 800c4dc:	0800c545 	.word	0x0800c545
 800c4e0:	0800c545 	.word	0x0800c545
 800c4e4:	0800c545 	.word	0x0800c545
 800c4e8:	0800c521 	.word	0x0800c521
 800c4ec:	0800c545 	.word	0x0800c545
 800c4f0:	0800c545 	.word	0x0800c545
 800c4f4:	0800c545 	.word	0x0800c545
 800c4f8:	0800c533 	.word	0x0800c533
=======
 800ca9a:	683b      	ldr	r3, [r7, #0]
 800ca9c:	2b0c      	cmp	r3, #12
 800ca9e:	d841      	bhi.n	800cb24 <HAL_TIM_PWM_Start_IT+0x94>
 800caa0:	a201      	add	r2, pc, #4	; (adr r2, 800caa8 <HAL_TIM_PWM_Start_IT+0x18>)
 800caa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caa6:	bf00      	nop
 800caa8:	0800cadd 	.word	0x0800cadd
 800caac:	0800cb25 	.word	0x0800cb25
 800cab0:	0800cb25 	.word	0x0800cb25
 800cab4:	0800cb25 	.word	0x0800cb25
 800cab8:	0800caef 	.word	0x0800caef
 800cabc:	0800cb25 	.word	0x0800cb25
 800cac0:	0800cb25 	.word	0x0800cb25
 800cac4:	0800cb25 	.word	0x0800cb25
 800cac8:	0800cb01 	.word	0x0800cb01
 800cacc:	0800cb25 	.word	0x0800cb25
 800cad0:	0800cb25 	.word	0x0800cb25
 800cad4:	0800cb25 	.word	0x0800cb25
 800cad8:	0800cb13 	.word	0x0800cb13
>>>>>>> master
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
<<<<<<< HEAD
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	68da      	ldr	r2, [r3, #12]
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	f042 0202 	orr.w	r2, r2, #2
 800c50a:	60da      	str	r2, [r3, #12]
      break;
 800c50c:	e01b      	b.n	800c546 <HAL_TIM_PWM_Start_IT+0x96>
=======
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	68da      	ldr	r2, [r3, #12]
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	f042 0202 	orr.w	r2, r2, #2
 800caea:	60da      	str	r2, [r3, #12]
      break;
 800caec:	e01b      	b.n	800cb26 <HAL_TIM_PWM_Start_IT+0x96>
>>>>>>> master
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
<<<<<<< HEAD
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	68da      	ldr	r2, [r3, #12]
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	f042 0204 	orr.w	r2, r2, #4
 800c51c:	60da      	str	r2, [r3, #12]
      break;
 800c51e:	e012      	b.n	800c546 <HAL_TIM_PWM_Start_IT+0x96>
=======
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	68da      	ldr	r2, [r3, #12]
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	f042 0204 	orr.w	r2, r2, #4
 800cafc:	60da      	str	r2, [r3, #12]
      break;
 800cafe:	e012      	b.n	800cb26 <HAL_TIM_PWM_Start_IT+0x96>
>>>>>>> master
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
<<<<<<< HEAD
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	68da      	ldr	r2, [r3, #12]
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	f042 0208 	orr.w	r2, r2, #8
 800c52e:	60da      	str	r2, [r3, #12]
      break;
 800c530:	e009      	b.n	800c546 <HAL_TIM_PWM_Start_IT+0x96>
=======
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	68da      	ldr	r2, [r3, #12]
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f042 0208 	orr.w	r2, r2, #8
 800cb0e:	60da      	str	r2, [r3, #12]
      break;
 800cb10:	e009      	b.n	800cb26 <HAL_TIM_PWM_Start_IT+0x96>
>>>>>>> master
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
<<<<<<< HEAD
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	68da      	ldr	r2, [r3, #12]
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	f042 0210 	orr.w	r2, r2, #16
 800c540:	60da      	str	r2, [r3, #12]
      break;
 800c542:	e000      	b.n	800c546 <HAL_TIM_PWM_Start_IT+0x96>
=======
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	68da      	ldr	r2, [r3, #12]
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	f042 0210 	orr.w	r2, r2, #16
 800cb20:	60da      	str	r2, [r3, #12]
      break;
 800cb22:	e000      	b.n	800cb26 <HAL_TIM_PWM_Start_IT+0x96>
>>>>>>> master
    }

    default:
      break;
<<<<<<< HEAD
 800c544:	bf00      	nop
=======
 800cb24:	bf00      	nop
>>>>>>> master
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
<<<<<<< HEAD
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	2201      	movs	r2, #1
 800c54c:	6839      	ldr	r1, [r7, #0]
 800c54e:	4618      	mov	r0, r3
 800c550:	f000 fdca 	bl	800d0e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	4a15      	ldr	r2, [pc, #84]	; (800c5b0 <HAL_TIM_PWM_Start_IT+0x100>)
 800c55a:	4293      	cmp	r3, r2
 800c55c:	d004      	beq.n	800c568 <HAL_TIM_PWM_Start_IT+0xb8>
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	4a14      	ldr	r2, [pc, #80]	; (800c5b4 <HAL_TIM_PWM_Start_IT+0x104>)
 800c564:	4293      	cmp	r3, r2
 800c566:	d101      	bne.n	800c56c <HAL_TIM_PWM_Start_IT+0xbc>
 800c568:	2301      	movs	r3, #1
 800c56a:	e000      	b.n	800c56e <HAL_TIM_PWM_Start_IT+0xbe>
 800c56c:	2300      	movs	r3, #0
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d007      	beq.n	800c582 <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c580:	645a      	str	r2, [r3, #68]	; 0x44
=======
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	2201      	movs	r2, #1
 800cb2c:	6839      	ldr	r1, [r7, #0]
 800cb2e:	4618      	mov	r0, r3
 800cb30:	f000 fe8a 	bl	800d848 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	4a15      	ldr	r2, [pc, #84]	; (800cb90 <HAL_TIM_PWM_Start_IT+0x100>)
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	d004      	beq.n	800cb48 <HAL_TIM_PWM_Start_IT+0xb8>
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	4a14      	ldr	r2, [pc, #80]	; (800cb94 <HAL_TIM_PWM_Start_IT+0x104>)
 800cb44:	4293      	cmp	r3, r2
 800cb46:	d101      	bne.n	800cb4c <HAL_TIM_PWM_Start_IT+0xbc>
 800cb48:	2301      	movs	r3, #1
 800cb4a:	e000      	b.n	800cb4e <HAL_TIM_PWM_Start_IT+0xbe>
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d007      	beq.n	800cb62 <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cb60:	645a      	str	r2, [r3, #68]	; 0x44
>>>>>>> master
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
<<<<<<< HEAD
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	689b      	ldr	r3, [r3, #8]
 800c588:	f003 0307 	and.w	r3, r3, #7
 800c58c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	2b06      	cmp	r3, #6
 800c592:	d007      	beq.n	800c5a4 <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	681a      	ldr	r2, [r3, #0]
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	f042 0201 	orr.w	r2, r2, #1
 800c5a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c5a4:	2300      	movs	r3, #0
}
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	3710      	adds	r7, #16
 800c5aa:	46bd      	mov	sp, r7
 800c5ac:	bd80      	pop	{r7, pc}
 800c5ae:	bf00      	nop
 800c5b0:	40010000 	.word	0x40010000
 800c5b4:	40010400 	.word	0x40010400

0800c5b8 <HAL_TIM_IRQHandler>:
=======
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	689b      	ldr	r3, [r3, #8]
 800cb68:	f003 0307 	and.w	r3, r3, #7
 800cb6c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	2b06      	cmp	r3, #6
 800cb72:	d007      	beq.n	800cb84 <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	681a      	ldr	r2, [r3, #0]
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	681b      	ldr	r3, [r3, #0]
 800cb7e:	f042 0201 	orr.w	r2, r2, #1
 800cb82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cb84:	2300      	movs	r3, #0
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3710      	adds	r7, #16
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}
 800cb8e:	bf00      	nop
 800cb90:	40010000 	.word	0x40010000
 800cb94:	40010400 	.word	0x40010400

0800cb98 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b082      	sub	sp, #8
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
 800cba0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	2b0c      	cmp	r3, #12
 800cba6:	d841      	bhi.n	800cc2c <HAL_TIM_PWM_Stop_IT+0x94>
 800cba8:	a201      	add	r2, pc, #4	; (adr r2, 800cbb0 <HAL_TIM_PWM_Stop_IT+0x18>)
 800cbaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cbae:	bf00      	nop
 800cbb0:	0800cbe5 	.word	0x0800cbe5
 800cbb4:	0800cc2d 	.word	0x0800cc2d
 800cbb8:	0800cc2d 	.word	0x0800cc2d
 800cbbc:	0800cc2d 	.word	0x0800cc2d
 800cbc0:	0800cbf7 	.word	0x0800cbf7
 800cbc4:	0800cc2d 	.word	0x0800cc2d
 800cbc8:	0800cc2d 	.word	0x0800cc2d
 800cbcc:	0800cc2d 	.word	0x0800cc2d
 800cbd0:	0800cc09 	.word	0x0800cc09
 800cbd4:	0800cc2d 	.word	0x0800cc2d
 800cbd8:	0800cc2d 	.word	0x0800cc2d
 800cbdc:	0800cc2d 	.word	0x0800cc2d
 800cbe0:	0800cc1b 	.word	0x0800cc1b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	68da      	ldr	r2, [r3, #12]
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f022 0202 	bic.w	r2, r2, #2
 800cbf2:	60da      	str	r2, [r3, #12]
      break;
 800cbf4:	e01b      	b.n	800cc2e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	68da      	ldr	r2, [r3, #12]
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	f022 0204 	bic.w	r2, r2, #4
 800cc04:	60da      	str	r2, [r3, #12]
      break;
 800cc06:	e012      	b.n	800cc2e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	68da      	ldr	r2, [r3, #12]
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	f022 0208 	bic.w	r2, r2, #8
 800cc16:	60da      	str	r2, [r3, #12]
      break;
 800cc18:	e009      	b.n	800cc2e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	68da      	ldr	r2, [r3, #12]
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	f022 0210 	bic.w	r2, r2, #16
 800cc28:	60da      	str	r2, [r3, #12]
      break;
 800cc2a:	e000      	b.n	800cc2e <HAL_TIM_PWM_Stop_IT+0x96>
    }

    default:
      break;
 800cc2c:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	2200      	movs	r2, #0
 800cc34:	6839      	ldr	r1, [r7, #0]
 800cc36:	4618      	mov	r0, r3
 800cc38:	f000 fe06 	bl	800d848 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	4a20      	ldr	r2, [pc, #128]	; (800ccc4 <HAL_TIM_PWM_Stop_IT+0x12c>)
 800cc42:	4293      	cmp	r3, r2
 800cc44:	d004      	beq.n	800cc50 <HAL_TIM_PWM_Stop_IT+0xb8>
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	4a1f      	ldr	r2, [pc, #124]	; (800ccc8 <HAL_TIM_PWM_Stop_IT+0x130>)
 800cc4c:	4293      	cmp	r3, r2
 800cc4e:	d101      	bne.n	800cc54 <HAL_TIM_PWM_Stop_IT+0xbc>
 800cc50:	2301      	movs	r3, #1
 800cc52:	e000      	b.n	800cc56 <HAL_TIM_PWM_Stop_IT+0xbe>
 800cc54:	2300      	movs	r3, #0
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d017      	beq.n	800cc8a <HAL_TIM_PWM_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	6a1a      	ldr	r2, [r3, #32]
 800cc60:	f241 1311 	movw	r3, #4369	; 0x1111
 800cc64:	4013      	ands	r3, r2
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d10f      	bne.n	800cc8a <HAL_TIM_PWM_Stop_IT+0xf2>
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	6a1a      	ldr	r2, [r3, #32]
 800cc70:	f240 4344 	movw	r3, #1092	; 0x444
 800cc74:	4013      	ands	r3, r2
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d107      	bne.n	800cc8a <HAL_TIM_PWM_Stop_IT+0xf2>
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800cc88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	6a1a      	ldr	r2, [r3, #32]
 800cc90:	f241 1311 	movw	r3, #4369	; 0x1111
 800cc94:	4013      	ands	r3, r2
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d10f      	bne.n	800ccba <HAL_TIM_PWM_Stop_IT+0x122>
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	6a1a      	ldr	r2, [r3, #32]
 800cca0:	f240 4344 	movw	r3, #1092	; 0x444
 800cca4:	4013      	ands	r3, r2
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d107      	bne.n	800ccba <HAL_TIM_PWM_Stop_IT+0x122>
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	681a      	ldr	r2, [r3, #0]
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	f022 0201 	bic.w	r2, r2, #1
 800ccb8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ccba:	2300      	movs	r3, #0
}
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	3708      	adds	r7, #8
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	bd80      	pop	{r7, pc}
 800ccc4:	40010000 	.word	0x40010000
 800ccc8:	40010400 	.word	0x40010400

0800cccc <HAL_TIM_IRQHandler>:
>>>>>>> master
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b082      	sub	sp, #8
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	691b      	ldr	r3, [r3, #16]
 800c5c6:	f003 0302 	and.w	r3, r3, #2
 800c5ca:	2b02      	cmp	r3, #2
 800c5cc:	d122      	bne.n	800c614 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	68db      	ldr	r3, [r3, #12]
 800c5d4:	f003 0302 	and.w	r3, r3, #2
 800c5d8:	2b02      	cmp	r3, #2
 800c5da:	d11b      	bne.n	800c614 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	f06f 0202 	mvn.w	r2, #2
 800c5e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2201      	movs	r2, #1
 800c5ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	699b      	ldr	r3, [r3, #24]
 800c5f2:	f003 0303 	and.w	r3, r3, #3
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d003      	beq.n	800c602 <HAL_TIM_IRQHandler+0x4a>
=======
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b082      	sub	sp, #8
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	691b      	ldr	r3, [r3, #16]
 800ccda:	f003 0302 	and.w	r3, r3, #2
 800ccde:	2b02      	cmp	r3, #2
 800cce0:	d122      	bne.n	800cd28 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	68db      	ldr	r3, [r3, #12]
 800cce8:	f003 0302 	and.w	r3, r3, #2
 800ccec:	2b02      	cmp	r3, #2
 800ccee:	d11b      	bne.n	800cd28 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	f06f 0202 	mvn.w	r2, #2
 800ccf8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	2201      	movs	r2, #1
 800ccfe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	699b      	ldr	r3, [r3, #24]
 800cd06:	f003 0303 	and.w	r3, r3, #3
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d003      	beq.n	800cd16 <HAL_TIM_IRQHandler+0x4a>
>>>>>>> master
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 800c5fa:	6878      	ldr	r0, [r7, #4]
 800c5fc:	f000 fa6b 	bl	800cad6 <HAL_TIM_IC_CaptureCallback>
 800c600:	e005      	b.n	800c60e <HAL_TIM_IRQHandler+0x56>
=======
 800cd0e:	6878      	ldr	r0, [r7, #4]
 800cd10:	f000 fa92 	bl	800d238 <HAL_TIM_IC_CaptureCallback>
 800cd14:	e005      	b.n	800cd22 <HAL_TIM_IRQHandler+0x56>
>>>>>>> master
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f000 fa5d 	bl	800cac2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c608:	6878      	ldr	r0, [r7, #4]
 800c60a:	f000 fa6e 	bl	800caea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	2200      	movs	r2, #0
 800c612:	771a      	strb	r2, [r3, #28]
=======
 800cd16:	6878      	ldr	r0, [r7, #4]
 800cd18:	f000 fa84 	bl	800d224 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	f000 fa95 	bl	800d24c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2200      	movs	r2, #0
 800cd26:	771a      	strb	r2, [r3, #28]
>>>>>>> master
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
<<<<<<< HEAD
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	691b      	ldr	r3, [r3, #16]
 800c61a:	f003 0304 	and.w	r3, r3, #4
 800c61e:	2b04      	cmp	r3, #4
 800c620:	d122      	bne.n	800c668 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	68db      	ldr	r3, [r3, #12]
 800c628:	f003 0304 	and.w	r3, r3, #4
 800c62c:	2b04      	cmp	r3, #4
 800c62e:	d11b      	bne.n	800c668 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	f06f 0204 	mvn.w	r2, #4
 800c638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	2202      	movs	r2, #2
 800c63e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	699b      	ldr	r3, [r3, #24]
 800c646:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d003      	beq.n	800c656 <HAL_TIM_IRQHandler+0x9e>
=======
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	691b      	ldr	r3, [r3, #16]
 800cd2e:	f003 0304 	and.w	r3, r3, #4
 800cd32:	2b04      	cmp	r3, #4
 800cd34:	d122      	bne.n	800cd7c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	68db      	ldr	r3, [r3, #12]
 800cd3c:	f003 0304 	and.w	r3, r3, #4
 800cd40:	2b04      	cmp	r3, #4
 800cd42:	d11b      	bne.n	800cd7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	f06f 0204 	mvn.w	r2, #4
 800cd4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2202      	movs	r2, #2
 800cd52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	699b      	ldr	r3, [r3, #24]
 800cd5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d003      	beq.n	800cd6a <HAL_TIM_IRQHandler+0x9e>
>>>>>>> master
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 800c64e:	6878      	ldr	r0, [r7, #4]
 800c650:	f000 fa41 	bl	800cad6 <HAL_TIM_IC_CaptureCallback>
 800c654:	e005      	b.n	800c662 <HAL_TIM_IRQHandler+0xaa>
=======
 800cd62:	6878      	ldr	r0, [r7, #4]
 800cd64:	f000 fa68 	bl	800d238 <HAL_TIM_IC_CaptureCallback>
 800cd68:	e005      	b.n	800cd76 <HAL_TIM_IRQHandler+0xaa>
>>>>>>> master
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 800c656:	6878      	ldr	r0, [r7, #4]
 800c658:	f000 fa33 	bl	800cac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c65c:	6878      	ldr	r0, [r7, #4]
 800c65e:	f000 fa44 	bl	800caea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2200      	movs	r2, #0
 800c666:	771a      	strb	r2, [r3, #28]
=======
 800cd6a:	6878      	ldr	r0, [r7, #4]
 800cd6c:	f000 fa5a 	bl	800d224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd70:	6878      	ldr	r0, [r7, #4]
 800cd72:	f000 fa6b 	bl	800d24c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2200      	movs	r2, #0
 800cd7a:	771a      	strb	r2, [r3, #28]
>>>>>>> master
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
<<<<<<< HEAD
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	691b      	ldr	r3, [r3, #16]
 800c66e:	f003 0308 	and.w	r3, r3, #8
 800c672:	2b08      	cmp	r3, #8
 800c674:	d122      	bne.n	800c6bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	68db      	ldr	r3, [r3, #12]
 800c67c:	f003 0308 	and.w	r3, r3, #8
 800c680:	2b08      	cmp	r3, #8
 800c682:	d11b      	bne.n	800c6bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	f06f 0208 	mvn.w	r2, #8
 800c68c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2204      	movs	r2, #4
 800c692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	69db      	ldr	r3, [r3, #28]
 800c69a:	f003 0303 	and.w	r3, r3, #3
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d003      	beq.n	800c6aa <HAL_TIM_IRQHandler+0xf2>
=======
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	691b      	ldr	r3, [r3, #16]
 800cd82:	f003 0308 	and.w	r3, r3, #8
 800cd86:	2b08      	cmp	r3, #8
 800cd88:	d122      	bne.n	800cdd0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	68db      	ldr	r3, [r3, #12]
 800cd90:	f003 0308 	and.w	r3, r3, #8
 800cd94:	2b08      	cmp	r3, #8
 800cd96:	d11b      	bne.n	800cdd0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	f06f 0208 	mvn.w	r2, #8
 800cda0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	2204      	movs	r2, #4
 800cda6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	69db      	ldr	r3, [r3, #28]
 800cdae:	f003 0303 	and.w	r3, r3, #3
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d003      	beq.n	800cdbe <HAL_TIM_IRQHandler+0xf2>
>>>>>>> master
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f000 fa17 	bl	800cad6 <HAL_TIM_IC_CaptureCallback>
 800c6a8:	e005      	b.n	800c6b6 <HAL_TIM_IRQHandler+0xfe>
=======
 800cdb6:	6878      	ldr	r0, [r7, #4]
 800cdb8:	f000 fa3e 	bl	800d238 <HAL_TIM_IC_CaptureCallback>
 800cdbc:	e005      	b.n	800cdca <HAL_TIM_IRQHandler+0xfe>
>>>>>>> master
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	f000 fa09 	bl	800cac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f000 fa1a 	bl	800caea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	771a      	strb	r2, [r3, #28]
=======
 800cdbe:	6878      	ldr	r0, [r7, #4]
 800cdc0:	f000 fa30 	bl	800d224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cdc4:	6878      	ldr	r0, [r7, #4]
 800cdc6:	f000 fa41 	bl	800d24c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	2200      	movs	r2, #0
 800cdce:	771a      	strb	r2, [r3, #28]
>>>>>>> master
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
<<<<<<< HEAD
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	691b      	ldr	r3, [r3, #16]
 800c6c2:	f003 0310 	and.w	r3, r3, #16
 800c6c6:	2b10      	cmp	r3, #16
 800c6c8:	d122      	bne.n	800c710 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	68db      	ldr	r3, [r3, #12]
 800c6d0:	f003 0310 	and.w	r3, r3, #16
 800c6d4:	2b10      	cmp	r3, #16
 800c6d6:	d11b      	bne.n	800c710 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f06f 0210 	mvn.w	r2, #16
 800c6e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2208      	movs	r2, #8
 800c6e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	69db      	ldr	r3, [r3, #28]
 800c6ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d003      	beq.n	800c6fe <HAL_TIM_IRQHandler+0x146>
=======
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	691b      	ldr	r3, [r3, #16]
 800cdd6:	f003 0310 	and.w	r3, r3, #16
 800cdda:	2b10      	cmp	r3, #16
 800cddc:	d122      	bne.n	800ce24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	68db      	ldr	r3, [r3, #12]
 800cde4:	f003 0310 	and.w	r3, r3, #16
 800cde8:	2b10      	cmp	r3, #16
 800cdea:	d11b      	bne.n	800ce24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	f06f 0210 	mvn.w	r2, #16
 800cdf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	2208      	movs	r2, #8
 800cdfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	69db      	ldr	r3, [r3, #28]
 800ce02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d003      	beq.n	800ce12 <HAL_TIM_IRQHandler+0x146>
>>>>>>> master
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
<<<<<<< HEAD
 800c6f6:	6878      	ldr	r0, [r7, #4]
 800c6f8:	f000 f9ed 	bl	800cad6 <HAL_TIM_IC_CaptureCallback>
 800c6fc:	e005      	b.n	800c70a <HAL_TIM_IRQHandler+0x152>
=======
 800ce0a:	6878      	ldr	r0, [r7, #4]
 800ce0c:	f000 fa14 	bl	800d238 <HAL_TIM_IC_CaptureCallback>
 800ce10:	e005      	b.n	800ce1e <HAL_TIM_IRQHandler+0x152>
>>>>>>> master
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
<<<<<<< HEAD
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	f000 f9df 	bl	800cac2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c704:	6878      	ldr	r0, [r7, #4]
 800c706:	f000 f9f0 	bl	800caea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2200      	movs	r2, #0
 800c70e:	771a      	strb	r2, [r3, #28]
=======
 800ce12:	6878      	ldr	r0, [r7, #4]
 800ce14:	f000 fa06 	bl	800d224 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce18:	6878      	ldr	r0, [r7, #4]
 800ce1a:	f000 fa17 	bl	800d24c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	2200      	movs	r2, #0
 800ce22:	771a      	strb	r2, [r3, #28]
>>>>>>> master
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
<<<<<<< HEAD
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	691b      	ldr	r3, [r3, #16]
 800c716:	f003 0301 	and.w	r3, r3, #1
 800c71a:	2b01      	cmp	r3, #1
 800c71c:	d10e      	bne.n	800c73c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	68db      	ldr	r3, [r3, #12]
 800c724:	f003 0301 	and.w	r3, r3, #1
 800c728:	2b01      	cmp	r3, #1
 800c72a:	d107      	bne.n	800c73c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f06f 0201 	mvn.w	r2, #1
 800c734:	611a      	str	r2, [r3, #16]
=======
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	691b      	ldr	r3, [r3, #16]
 800ce2a:	f003 0301 	and.w	r3, r3, #1
 800ce2e:	2b01      	cmp	r3, #1
 800ce30:	d10e      	bne.n	800ce50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	68db      	ldr	r3, [r3, #12]
 800ce38:	f003 0301 	and.w	r3, r3, #1
 800ce3c:	2b01      	cmp	r3, #1
 800ce3e:	d107      	bne.n	800ce50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	f06f 0201 	mvn.w	r2, #1
 800ce48:	611a      	str	r2, [r3, #16]
>>>>>>> master
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
<<<<<<< HEAD
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	f004 fb08 	bl	8010d4c <HAL_TIM_PeriodElapsedCallback>
=======
 800ce4a:	6878      	ldr	r0, [r7, #4]
 800ce4c:	f004 f8be 	bl	8010fcc <HAL_TIM_PeriodElapsedCallback>
>>>>>>> master
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
<<<<<<< HEAD
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	691b      	ldr	r3, [r3, #16]
 800c742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c746:	2b80      	cmp	r3, #128	; 0x80
 800c748:	d10e      	bne.n	800c768 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	68db      	ldr	r3, [r3, #12]
 800c750:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c754:	2b80      	cmp	r3, #128	; 0x80
 800c756:	d107      	bne.n	800c768 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c760:	611a      	str	r2, [r3, #16]
=======
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	691b      	ldr	r3, [r3, #16]
 800ce56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce5a:	2b80      	cmp	r3, #128	; 0x80
 800ce5c:	d10e      	bne.n	800ce7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	68db      	ldr	r3, [r3, #12]
 800ce64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ce68:	2b80      	cmp	r3, #128	; 0x80
 800ce6a:	d107      	bne.n	800ce7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ce74:	611a      	str	r2, [r3, #16]
>>>>>>> master
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
<<<<<<< HEAD
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f000 fddb 	bl	800d31e <HAL_TIMEx_BreakCallback>
=======
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f000 fe77 	bl	800db6a <HAL_TIMEx_BreakCallback>
>>>>>>> master
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
<<<<<<< HEAD
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	691b      	ldr	r3, [r3, #16]
 800c76e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c772:	2b40      	cmp	r3, #64	; 0x40
 800c774:	d10e      	bne.n	800c794 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	68db      	ldr	r3, [r3, #12]
 800c77c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c780:	2b40      	cmp	r3, #64	; 0x40
 800c782:	d107      	bne.n	800c794 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c78c:	611a      	str	r2, [r3, #16]
=======
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	691b      	ldr	r3, [r3, #16]
 800ce82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce86:	2b40      	cmp	r3, #64	; 0x40
 800ce88:	d10e      	bne.n	800cea8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	68db      	ldr	r3, [r3, #12]
 800ce90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce94:	2b40      	cmp	r3, #64	; 0x40
 800ce96:	d107      	bne.n	800cea8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cea0:	611a      	str	r2, [r3, #16]
>>>>>>> master
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
<<<<<<< HEAD
 800c78e:	6878      	ldr	r0, [r7, #4]
 800c790:	f000 f9b5 	bl	800cafe <HAL_TIM_TriggerCallback>
=======
 800cea2:	6878      	ldr	r0, [r7, #4]
 800cea4:	f000 f9dc 	bl	800d260 <HAL_TIM_TriggerCallback>
>>>>>>> master
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
<<<<<<< HEAD
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	691b      	ldr	r3, [r3, #16]
 800c79a:	f003 0320 	and.w	r3, r3, #32
 800c79e:	2b20      	cmp	r3, #32
 800c7a0:	d10e      	bne.n	800c7c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	68db      	ldr	r3, [r3, #12]
 800c7a8:	f003 0320 	and.w	r3, r3, #32
 800c7ac:	2b20      	cmp	r3, #32
 800c7ae:	d107      	bne.n	800c7c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	f06f 0220 	mvn.w	r2, #32
 800c7b8:	611a      	str	r2, [r3, #16]
=======
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	691b      	ldr	r3, [r3, #16]
 800ceae:	f003 0320 	and.w	r3, r3, #32
 800ceb2:	2b20      	cmp	r3, #32
 800ceb4:	d10e      	bne.n	800ced4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	68db      	ldr	r3, [r3, #12]
 800cebc:	f003 0320 	and.w	r3, r3, #32
 800cec0:	2b20      	cmp	r3, #32
 800cec2:	d107      	bne.n	800ced4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	f06f 0220 	mvn.w	r2, #32
 800cecc:	611a      	str	r2, [r3, #16]
>>>>>>> master
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
<<<<<<< HEAD
 800c7ba:	6878      	ldr	r0, [r7, #4]
 800c7bc:	f000 fda5 	bl	800d30a <HAL_TIMEx_CommutCallback>
=======
 800cece:	6878      	ldr	r0, [r7, #4]
 800ced0:	f000 fe41 	bl	800db56 <HAL_TIMEx_CommutCallback>
>>>>>>> master
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
<<<<<<< HEAD
 800c7c0:	bf00      	nop
 800c7c2:	3708      	adds	r7, #8
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	bd80      	pop	{r7, pc}

0800c7c8 <HAL_TIM_PWM_ConfigChannel>:
=======
 800ced4:	bf00      	nop
 800ced6:	3708      	adds	r7, #8
 800ced8:	46bd      	mov	sp, r7
 800ceda:	bd80      	pop	{r7, pc}

0800cedc <HAL_TIM_PWM_ConfigChannel>:
>>>>>>> master
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
<<<<<<< HEAD
 800c7c8:	b580      	push	{r7, lr}
 800c7ca:	b084      	sub	sp, #16
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	60f8      	str	r0, [r7, #12]
 800c7d0:	60b9      	str	r1, [r7, #8]
 800c7d2:	607a      	str	r2, [r7, #4]
=======
 800cedc:	b580      	push	{r7, lr}
 800cede:	b084      	sub	sp, #16
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	60f8      	str	r0, [r7, #12]
 800cee4:	60b9      	str	r1, [r7, #8]
 800cee6:	607a      	str	r2, [r7, #4]
>>>>>>> master
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
<<<<<<< HEAD
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c7da:	2b01      	cmp	r3, #1
 800c7dc:	d101      	bne.n	800c7e2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c7de:	2302      	movs	r3, #2
 800c7e0:	e0b4      	b.n	800c94c <HAL_TIM_PWM_ConfigChannel+0x184>
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	2201      	movs	r2, #1
 800c7e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	2202      	movs	r2, #2
 800c7ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	2b0c      	cmp	r3, #12
 800c7f6:	f200 809f 	bhi.w	800c938 <HAL_TIM_PWM_ConfigChannel+0x170>
 800c7fa:	a201      	add	r2, pc, #4	; (adr r2, 800c800 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800c7fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c800:	0800c835 	.word	0x0800c835
 800c804:	0800c939 	.word	0x0800c939
 800c808:	0800c939 	.word	0x0800c939
 800c80c:	0800c939 	.word	0x0800c939
 800c810:	0800c875 	.word	0x0800c875
 800c814:	0800c939 	.word	0x0800c939
 800c818:	0800c939 	.word	0x0800c939
 800c81c:	0800c939 	.word	0x0800c939
 800c820:	0800c8b7 	.word	0x0800c8b7
 800c824:	0800c939 	.word	0x0800c939
 800c828:	0800c939 	.word	0x0800c939
 800c82c:	0800c939 	.word	0x0800c939
 800c830:	0800c8f7 	.word	0x0800c8f7
=======
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ceee:	2b01      	cmp	r3, #1
 800cef0:	d101      	bne.n	800cef6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800cef2:	2302      	movs	r3, #2
 800cef4:	e0b4      	b.n	800d060 <HAL_TIM_PWM_ConfigChannel+0x184>
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	2201      	movs	r2, #1
 800cefa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	2202      	movs	r2, #2
 800cf02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	2b0c      	cmp	r3, #12
 800cf0a:	f200 809f 	bhi.w	800d04c <HAL_TIM_PWM_ConfigChannel+0x170>
 800cf0e:	a201      	add	r2, pc, #4	; (adr r2, 800cf14 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800cf10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf14:	0800cf49 	.word	0x0800cf49
 800cf18:	0800d04d 	.word	0x0800d04d
 800cf1c:	0800d04d 	.word	0x0800d04d
 800cf20:	0800d04d 	.word	0x0800d04d
 800cf24:	0800cf89 	.word	0x0800cf89
 800cf28:	0800d04d 	.word	0x0800d04d
 800cf2c:	0800d04d 	.word	0x0800d04d
 800cf30:	0800d04d 	.word	0x0800d04d
 800cf34:	0800cfcb 	.word	0x0800cfcb
 800cf38:	0800d04d 	.word	0x0800d04d
 800cf3c:	0800d04d 	.word	0x0800d04d
 800cf40:	0800d04d 	.word	0x0800d04d
 800cf44:	0800d00b 	.word	0x0800d00b
>>>>>>> master
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
<<<<<<< HEAD
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	68b9      	ldr	r1, [r7, #8]
 800c83a:	4618      	mov	r0, r3
 800c83c:	f000 fa0a 	bl	800cc54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	699a      	ldr	r2, [r3, #24]
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	f042 0208 	orr.w	r2, r2, #8
 800c84e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	699a      	ldr	r2, [r3, #24]
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	f022 0204 	bic.w	r2, r2, #4
 800c85e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	6999      	ldr	r1, [r3, #24]
 800c866:	68bb      	ldr	r3, [r7, #8]
 800c868:	691a      	ldr	r2, [r3, #16]
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	430a      	orrs	r2, r1
 800c870:	619a      	str	r2, [r3, #24]
      break;
 800c872:	e062      	b.n	800c93a <HAL_TIM_PWM_ConfigChannel+0x172>
=======
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	68b9      	ldr	r1, [r7, #8]
 800cf4e:	4618      	mov	r0, r3
 800cf50:	f000 fa30 	bl	800d3b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	699a      	ldr	r2, [r3, #24]
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	f042 0208 	orr.w	r2, r2, #8
 800cf62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	699a      	ldr	r2, [r3, #24]
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	f022 0204 	bic.w	r2, r2, #4
 800cf72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	6999      	ldr	r1, [r3, #24]
 800cf7a:	68bb      	ldr	r3, [r7, #8]
 800cf7c:	691a      	ldr	r2, [r3, #16]
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	430a      	orrs	r2, r1
 800cf84:	619a      	str	r2, [r3, #24]
      break;
 800cf86:	e062      	b.n	800d04e <HAL_TIM_PWM_ConfigChannel+0x172>
>>>>>>> master
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
<<<<<<< HEAD
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	68b9      	ldr	r1, [r7, #8]
 800c87a:	4618      	mov	r0, r3
 800c87c:	f000 fa5a 	bl	800cd34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	699a      	ldr	r2, [r3, #24]
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c88e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	699a      	ldr	r2, [r3, #24]
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c89e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	6999      	ldr	r1, [r3, #24]
 800c8a6:	68bb      	ldr	r3, [r7, #8]
 800c8a8:	691b      	ldr	r3, [r3, #16]
 800c8aa:	021a      	lsls	r2, r3, #8
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	430a      	orrs	r2, r1
 800c8b2:	619a      	str	r2, [r3, #24]
      break;
 800c8b4:	e041      	b.n	800c93a <HAL_TIM_PWM_ConfigChannel+0x172>
=======
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	68b9      	ldr	r1, [r7, #8]
 800cf8e:	4618      	mov	r0, r3
 800cf90:	f000 fa80 	bl	800d494 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	699a      	ldr	r2, [r3, #24]
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cfa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	699a      	ldr	r2, [r3, #24]
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cfb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	6999      	ldr	r1, [r3, #24]
 800cfba:	68bb      	ldr	r3, [r7, #8]
 800cfbc:	691b      	ldr	r3, [r3, #16]
 800cfbe:	021a      	lsls	r2, r3, #8
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	430a      	orrs	r2, r1
 800cfc6:	619a      	str	r2, [r3, #24]
      break;
 800cfc8:	e041      	b.n	800d04e <HAL_TIM_PWM_ConfigChannel+0x172>
>>>>>>> master
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
<<<<<<< HEAD
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	68b9      	ldr	r1, [r7, #8]
 800c8bc:	4618      	mov	r0, r3
 800c8be:	f000 faaf 	bl	800ce20 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	69da      	ldr	r2, [r3, #28]
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	f042 0208 	orr.w	r2, r2, #8
 800c8d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	69da      	ldr	r2, [r3, #28]
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f022 0204 	bic.w	r2, r2, #4
 800c8e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	69d9      	ldr	r1, [r3, #28]
 800c8e8:	68bb      	ldr	r3, [r7, #8]
 800c8ea:	691a      	ldr	r2, [r3, #16]
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	430a      	orrs	r2, r1
 800c8f2:	61da      	str	r2, [r3, #28]
      break;
 800c8f4:	e021      	b.n	800c93a <HAL_TIM_PWM_ConfigChannel+0x172>
=======
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	68b9      	ldr	r1, [r7, #8]
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	f000 fad5 	bl	800d580 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	69da      	ldr	r2, [r3, #28]
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	f042 0208 	orr.w	r2, r2, #8
 800cfe4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	69da      	ldr	r2, [r3, #28]
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	f022 0204 	bic.w	r2, r2, #4
 800cff4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	69d9      	ldr	r1, [r3, #28]
 800cffc:	68bb      	ldr	r3, [r7, #8]
 800cffe:	691a      	ldr	r2, [r3, #16]
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	430a      	orrs	r2, r1
 800d006:	61da      	str	r2, [r3, #28]
      break;
 800d008:	e021      	b.n	800d04e <HAL_TIM_PWM_ConfigChannel+0x172>
>>>>>>> master
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
<<<<<<< HEAD
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	68b9      	ldr	r1, [r7, #8]
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f000 fb03 	bl	800cf08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	69da      	ldr	r2, [r3, #28]
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c910:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	69da      	ldr	r2, [r3, #28]
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c920:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	69d9      	ldr	r1, [r3, #28]
 800c928:	68bb      	ldr	r3, [r7, #8]
 800c92a:	691b      	ldr	r3, [r3, #16]
 800c92c:	021a      	lsls	r2, r3, #8
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	430a      	orrs	r2, r1
 800c934:	61da      	str	r2, [r3, #28]
      break;
 800c936:	e000      	b.n	800c93a <HAL_TIM_PWM_ConfigChannel+0x172>
=======
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	68b9      	ldr	r1, [r7, #8]
 800d010:	4618      	mov	r0, r3
 800d012:	f000 fb29 	bl	800d668 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	69da      	ldr	r2, [r3, #28]
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d024:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	69da      	ldr	r2, [r3, #28]
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d034:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	69d9      	ldr	r1, [r3, #28]
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	691b      	ldr	r3, [r3, #16]
 800d040:	021a      	lsls	r2, r3, #8
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	430a      	orrs	r2, r1
 800d048:	61da      	str	r2, [r3, #28]
      break;
 800d04a:	e000      	b.n	800d04e <HAL_TIM_PWM_ConfigChannel+0x172>
>>>>>>> master
    }

    default:
      break;
<<<<<<< HEAD
 800c938:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	2201      	movs	r2, #1
 800c93e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	2200      	movs	r2, #0
 800c946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800d04c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	2201      	movs	r2, #1
 800d052:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	2200      	movs	r2, #0
 800d05a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d05e:	2300      	movs	r3, #0
}
 800d060:	4618      	mov	r0, r3
 800d062:	3710      	adds	r7, #16
 800d064:	46bd      	mov	sp, r7
 800d066:	bd80      	pop	{r7, pc}

0800d068 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800d068:	b480      	push	{r7}
 800d06a:	b083      	sub	sp, #12
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	6078      	str	r0, [r7, #4]
 800d070:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d078:	2b01      	cmp	r3, #1
 800d07a:	d101      	bne.n	800d080 <HAL_TIM_GenerateEvent+0x18>
 800d07c:	2302      	movs	r3, #2
 800d07e:	e014      	b.n	800d0aa <HAL_TIM_GenerateEvent+0x42>
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	2201      	movs	r2, #1
 800d084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	2202      	movs	r2, #2
 800d08c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	683a      	ldr	r2, [r7, #0]
 800d096:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	2201      	movs	r2, #1
 800d09c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
>>>>>>> master

  /* Return function status */
  return HAL_OK;
<<<<<<< HEAD
 800c94a:	2300      	movs	r3, #0
}
 800c94c:	4618      	mov	r0, r3
 800c94e:	3710      	adds	r7, #16
 800c950:	46bd      	mov	sp, r7
 800c952:	bd80      	pop	{r7, pc}

0800c954 <HAL_TIM_ConfigClockSource>:
=======
 800d0a8:	2300      	movs	r3, #0
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	370c      	adds	r7, #12
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b4:	4770      	bx	lr

0800d0b6 <HAL_TIM_ConfigClockSource>:
>>>>>>> master
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
<<<<<<< HEAD
 800c954:	b580      	push	{r7, lr}
 800c956:	b084      	sub	sp, #16
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
 800c95c:	6039      	str	r1, [r7, #0]
=======
 800d0b6:	b580      	push	{r7, lr}
 800d0b8:	b084      	sub	sp, #16
 800d0ba:	af00      	add	r7, sp, #0
 800d0bc:	6078      	str	r0, [r7, #4]
 800d0be:	6039      	str	r1, [r7, #0]
>>>>>>> master
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
<<<<<<< HEAD
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c964:	2b01      	cmp	r3, #1
 800c966:	d101      	bne.n	800c96c <HAL_TIM_ConfigClockSource+0x18>
 800c968:	2302      	movs	r3, #2
 800c96a:	e0a6      	b.n	800caba <HAL_TIM_ConfigClockSource+0x166>
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2201      	movs	r2, #1
 800c970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2202      	movs	r2, #2
 800c978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
=======
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d0c6:	2b01      	cmp	r3, #1
 800d0c8:	d101      	bne.n	800d0ce <HAL_TIM_ConfigClockSource+0x18>
 800d0ca:	2302      	movs	r3, #2
 800d0cc:	e0a6      	b.n	800d21c <HAL_TIM_ConfigClockSource+0x166>
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2201      	movs	r2, #1
 800d0d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	2202      	movs	r2, #2
 800d0da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
>>>>>>> master

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
<<<<<<< HEAD
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	689b      	ldr	r3, [r3, #8]
 800c982:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c98a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c992:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	68fa      	ldr	r2, [r7, #12]
 800c99a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c99c:	683b      	ldr	r3, [r7, #0]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	2b40      	cmp	r3, #64	; 0x40
 800c9a2:	d067      	beq.n	800ca74 <HAL_TIM_ConfigClockSource+0x120>
 800c9a4:	2b40      	cmp	r3, #64	; 0x40
 800c9a6:	d80b      	bhi.n	800c9c0 <HAL_TIM_ConfigClockSource+0x6c>
 800c9a8:	2b10      	cmp	r3, #16
 800c9aa:	d073      	beq.n	800ca94 <HAL_TIM_ConfigClockSource+0x140>
 800c9ac:	2b10      	cmp	r3, #16
 800c9ae:	d802      	bhi.n	800c9b6 <HAL_TIM_ConfigClockSource+0x62>
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d06f      	beq.n	800ca94 <HAL_TIM_ConfigClockSource+0x140>
=======
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	689b      	ldr	r3, [r3, #8]
 800d0e4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d0ec:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d0f4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	68fa      	ldr	r2, [r7, #12]
 800d0fc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	2b40      	cmp	r3, #64	; 0x40
 800d104:	d067      	beq.n	800d1d6 <HAL_TIM_ConfigClockSource+0x120>
 800d106:	2b40      	cmp	r3, #64	; 0x40
 800d108:	d80b      	bhi.n	800d122 <HAL_TIM_ConfigClockSource+0x6c>
 800d10a:	2b10      	cmp	r3, #16
 800d10c:	d073      	beq.n	800d1f6 <HAL_TIM_ConfigClockSource+0x140>
 800d10e:	2b10      	cmp	r3, #16
 800d110:	d802      	bhi.n	800d118 <HAL_TIM_ConfigClockSource+0x62>
 800d112:	2b00      	cmp	r3, #0
 800d114:	d06f      	beq.n	800d1f6 <HAL_TIM_ConfigClockSource+0x140>
>>>>>>> master
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
<<<<<<< HEAD
 800c9b4:	e078      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c9b6:	2b20      	cmp	r3, #32
 800c9b8:	d06c      	beq.n	800ca94 <HAL_TIM_ConfigClockSource+0x140>
 800c9ba:	2b30      	cmp	r3, #48	; 0x30
 800c9bc:	d06a      	beq.n	800ca94 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800c9be:	e073      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c9c0:	2b70      	cmp	r3, #112	; 0x70
 800c9c2:	d00d      	beq.n	800c9e0 <HAL_TIM_ConfigClockSource+0x8c>
 800c9c4:	2b70      	cmp	r3, #112	; 0x70
 800c9c6:	d804      	bhi.n	800c9d2 <HAL_TIM_ConfigClockSource+0x7e>
 800c9c8:	2b50      	cmp	r3, #80	; 0x50
 800c9ca:	d033      	beq.n	800ca34 <HAL_TIM_ConfigClockSource+0xe0>
 800c9cc:	2b60      	cmp	r3, #96	; 0x60
 800c9ce:	d041      	beq.n	800ca54 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800c9d0:	e06a      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c9d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c9d6:	d066      	beq.n	800caa6 <HAL_TIM_ConfigClockSource+0x152>
 800c9d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c9dc:	d017      	beq.n	800ca0e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800c9de:	e063      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	6818      	ldr	r0, [r3, #0]
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	6899      	ldr	r1, [r3, #8]
 800c9e8:	683b      	ldr	r3, [r7, #0]
 800c9ea:	685a      	ldr	r2, [r3, #4]
 800c9ec:	683b      	ldr	r3, [r7, #0]
 800c9ee:	68db      	ldr	r3, [r3, #12]
 800c9f0:	f000 fb5a 	bl	800d0a8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	689b      	ldr	r3, [r3, #8]
 800c9fa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ca02:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	68fa      	ldr	r2, [r7, #12]
 800ca0a:	609a      	str	r2, [r3, #8]
      break;
 800ca0c:	e04c      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	6818      	ldr	r0, [r3, #0]
 800ca12:	683b      	ldr	r3, [r7, #0]
 800ca14:	6899      	ldr	r1, [r3, #8]
 800ca16:	683b      	ldr	r3, [r7, #0]
 800ca18:	685a      	ldr	r2, [r3, #4]
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	68db      	ldr	r3, [r3, #12]
 800ca1e:	f000 fb43 	bl	800d0a8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	689a      	ldr	r2, [r3, #8]
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ca30:	609a      	str	r2, [r3, #8]
      break;
 800ca32:	e039      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	6818      	ldr	r0, [r3, #0]
 800ca38:	683b      	ldr	r3, [r7, #0]
 800ca3a:	6859      	ldr	r1, [r3, #4]
 800ca3c:	683b      	ldr	r3, [r7, #0]
 800ca3e:	68db      	ldr	r3, [r3, #12]
 800ca40:	461a      	mov	r2, r3
 800ca42:	f000 fab7 	bl	800cfb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	2150      	movs	r1, #80	; 0x50
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	f000 fb10 	bl	800d072 <TIM_ITRx_SetConfig>
      break;
 800ca52:	e029      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	6818      	ldr	r0, [r3, #0]
 800ca58:	683b      	ldr	r3, [r7, #0]
 800ca5a:	6859      	ldr	r1, [r3, #4]
 800ca5c:	683b      	ldr	r3, [r7, #0]
 800ca5e:	68db      	ldr	r3, [r3, #12]
 800ca60:	461a      	mov	r2, r3
 800ca62:	f000 fad6 	bl	800d012 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	2160      	movs	r1, #96	; 0x60
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	f000 fb00 	bl	800d072 <TIM_ITRx_SetConfig>
      break;
 800ca72:	e019      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	6818      	ldr	r0, [r3, #0]
 800ca78:	683b      	ldr	r3, [r7, #0]
 800ca7a:	6859      	ldr	r1, [r3, #4]
 800ca7c:	683b      	ldr	r3, [r7, #0]
 800ca7e:	68db      	ldr	r3, [r3, #12]
 800ca80:	461a      	mov	r2, r3
 800ca82:	f000 fa97 	bl	800cfb4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	2140      	movs	r1, #64	; 0x40
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	f000 faf0 	bl	800d072 <TIM_ITRx_SetConfig>
      break;
 800ca92:	e009      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	681a      	ldr	r2, [r3, #0]
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	4619      	mov	r1, r3
 800ca9e:	4610      	mov	r0, r2
 800caa0:	f000 fae7 	bl	800d072 <TIM_ITRx_SetConfig>
      break;
 800caa4:	e000      	b.n	800caa8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800caa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2200      	movs	r2, #0
 800cab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cab8:	2300      	movs	r3, #0
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3710      	adds	r7, #16
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}

0800cac2 <HAL_TIM_OC_DelayElapsedCallback>:
=======
 800d116:	e078      	b.n	800d20a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d118:	2b20      	cmp	r3, #32
 800d11a:	d06c      	beq.n	800d1f6 <HAL_TIM_ConfigClockSource+0x140>
 800d11c:	2b30      	cmp	r3, #48	; 0x30
 800d11e:	d06a      	beq.n	800d1f6 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800d120:	e073      	b.n	800d20a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d122:	2b70      	cmp	r3, #112	; 0x70
 800d124:	d00d      	beq.n	800d142 <HAL_TIM_ConfigClockSource+0x8c>
 800d126:	2b70      	cmp	r3, #112	; 0x70
 800d128:	d804      	bhi.n	800d134 <HAL_TIM_ConfigClockSource+0x7e>
 800d12a:	2b50      	cmp	r3, #80	; 0x50
 800d12c:	d033      	beq.n	800d196 <HAL_TIM_ConfigClockSource+0xe0>
 800d12e:	2b60      	cmp	r3, #96	; 0x60
 800d130:	d041      	beq.n	800d1b6 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800d132:	e06a      	b.n	800d20a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d134:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d138:	d066      	beq.n	800d208 <HAL_TIM_ConfigClockSource+0x152>
 800d13a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d13e:	d017      	beq.n	800d170 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800d140:	e063      	b.n	800d20a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	6818      	ldr	r0, [r3, #0]
 800d146:	683b      	ldr	r3, [r7, #0]
 800d148:	6899      	ldr	r1, [r3, #8]
 800d14a:	683b      	ldr	r3, [r7, #0]
 800d14c:	685a      	ldr	r2, [r3, #4]
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	68db      	ldr	r3, [r3, #12]
 800d152:	f000 fb59 	bl	800d808 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	689b      	ldr	r3, [r3, #8]
 800d15c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d164:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	68fa      	ldr	r2, [r7, #12]
 800d16c:	609a      	str	r2, [r3, #8]
      break;
 800d16e:	e04c      	b.n	800d20a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	6818      	ldr	r0, [r3, #0]
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	6899      	ldr	r1, [r3, #8]
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	685a      	ldr	r2, [r3, #4]
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	68db      	ldr	r3, [r3, #12]
 800d180:	f000 fb42 	bl	800d808 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	689a      	ldr	r2, [r3, #8]
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d192:	609a      	str	r2, [r3, #8]
      break;
 800d194:	e039      	b.n	800d20a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	6818      	ldr	r0, [r3, #0]
 800d19a:	683b      	ldr	r3, [r7, #0]
 800d19c:	6859      	ldr	r1, [r3, #4]
 800d19e:	683b      	ldr	r3, [r7, #0]
 800d1a0:	68db      	ldr	r3, [r3, #12]
 800d1a2:	461a      	mov	r2, r3
 800d1a4:	f000 fab6 	bl	800d714 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	2150      	movs	r1, #80	; 0x50
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	f000 fb0f 	bl	800d7d2 <TIM_ITRx_SetConfig>
      break;
 800d1b4:	e029      	b.n	800d20a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	6818      	ldr	r0, [r3, #0]
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	6859      	ldr	r1, [r3, #4]
 800d1be:	683b      	ldr	r3, [r7, #0]
 800d1c0:	68db      	ldr	r3, [r3, #12]
 800d1c2:	461a      	mov	r2, r3
 800d1c4:	f000 fad5 	bl	800d772 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	2160      	movs	r1, #96	; 0x60
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f000 faff 	bl	800d7d2 <TIM_ITRx_SetConfig>
      break;
 800d1d4:	e019      	b.n	800d20a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	6818      	ldr	r0, [r3, #0]
 800d1da:	683b      	ldr	r3, [r7, #0]
 800d1dc:	6859      	ldr	r1, [r3, #4]
 800d1de:	683b      	ldr	r3, [r7, #0]
 800d1e0:	68db      	ldr	r3, [r3, #12]
 800d1e2:	461a      	mov	r2, r3
 800d1e4:	f000 fa96 	bl	800d714 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	2140      	movs	r1, #64	; 0x40
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f000 faef 	bl	800d7d2 <TIM_ITRx_SetConfig>
      break;
 800d1f4:	e009      	b.n	800d20a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681a      	ldr	r2, [r3, #0]
 800d1fa:	683b      	ldr	r3, [r7, #0]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	4619      	mov	r1, r3
 800d200:	4610      	mov	r0, r2
 800d202:	f000 fae6 	bl	800d7d2 <TIM_ITRx_SetConfig>
      break;
 800d206:	e000      	b.n	800d20a <HAL_TIM_ConfigClockSource+0x154>
      break;
 800d208:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	2201      	movs	r2, #1
 800d20e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	2200      	movs	r2, #0
 800d216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d21a:	2300      	movs	r3, #0
}
 800d21c:	4618      	mov	r0, r3
 800d21e:	3710      	adds	r7, #16
 800d220:	46bd      	mov	sp, r7
 800d222:	bd80      	pop	{r7, pc}

0800d224 <HAL_TIM_OC_DelayElapsedCallback>:
>>>>>>> master
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800cac2:	b480      	push	{r7}
 800cac4:	b083      	sub	sp, #12
 800cac6:	af00      	add	r7, sp, #0
 800cac8:	6078      	str	r0, [r7, #4]
=======
 800d224:	b480      	push	{r7}
 800d226:	b083      	sub	sp, #12
 800d228:	af00      	add	r7, sp, #0
 800d22a:	6078      	str	r0, [r7, #4]
>>>>>>> master
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800caca:	bf00      	nop
 800cacc:	370c      	adds	r7, #12
 800cace:	46bd      	mov	sp, r7
 800cad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cad4:	4770      	bx	lr

0800cad6 <HAL_TIM_IC_CaptureCallback>:
=======
 800d22c:	bf00      	nop
 800d22e:	370c      	adds	r7, #12
 800d230:	46bd      	mov	sp, r7
 800d232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d236:	4770      	bx	lr

0800d238 <HAL_TIM_IC_CaptureCallback>:
>>>>>>> master
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800cad6:	b480      	push	{r7}
 800cad8:	b083      	sub	sp, #12
 800cada:	af00      	add	r7, sp, #0
 800cadc:	6078      	str	r0, [r7, #4]
=======
 800d238:	b480      	push	{r7}
 800d23a:	b083      	sub	sp, #12
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	6078      	str	r0, [r7, #4]
>>>>>>> master
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800cade:	bf00      	nop
 800cae0:	370c      	adds	r7, #12
 800cae2:	46bd      	mov	sp, r7
 800cae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cae8:	4770      	bx	lr

0800caea <HAL_TIM_PWM_PulseFinishedCallback>:
=======
 800d240:	bf00      	nop
 800d242:	370c      	adds	r7, #12
 800d244:	46bd      	mov	sp, r7
 800d246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d24a:	4770      	bx	lr

0800d24c <HAL_TIM_PWM_PulseFinishedCallback>:
>>>>>>> master
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800caea:	b480      	push	{r7}
 800caec:	b083      	sub	sp, #12
 800caee:	af00      	add	r7, sp, #0
 800caf0:	6078      	str	r0, [r7, #4]
=======
 800d24c:	b480      	push	{r7}
 800d24e:	b083      	sub	sp, #12
 800d250:	af00      	add	r7, sp, #0
 800d252:	6078      	str	r0, [r7, #4]
>>>>>>> master
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800caf2:	bf00      	nop
 800caf4:	370c      	adds	r7, #12
 800caf6:	46bd      	mov	sp, r7
 800caf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cafc:	4770      	bx	lr

0800cafe <HAL_TIM_TriggerCallback>:
=======
 800d254:	bf00      	nop
 800d256:	370c      	adds	r7, #12
 800d258:	46bd      	mov	sp, r7
 800d25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d25e:	4770      	bx	lr

0800d260 <HAL_TIM_TriggerCallback>:
>>>>>>> master
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800cafe:	b480      	push	{r7}
 800cb00:	b083      	sub	sp, #12
 800cb02:	af00      	add	r7, sp, #0
 800cb04:	6078      	str	r0, [r7, #4]
=======
 800d260:	b480      	push	{r7}
 800d262:	b083      	sub	sp, #12
 800d264:	af00      	add	r7, sp, #0
 800d266:	6078      	str	r0, [r7, #4]
>>>>>>> master
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800cb06:	bf00      	nop
 800cb08:	370c      	adds	r7, #12
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb10:	4770      	bx	lr
	...

0800cb14 <TIM_Base_SetConfig>:
=======
 800d268:	bf00      	nop
 800d26a:	370c      	adds	r7, #12
 800d26c:	46bd      	mov	sp, r7
 800d26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d272:	4770      	bx	lr

0800d274 <TIM_Base_SetConfig>:
>>>>>>> master
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
<<<<<<< HEAD
 800cb14:	b480      	push	{r7}
 800cb16:	b085      	sub	sp, #20
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	6078      	str	r0, [r7, #4]
 800cb1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	4a40      	ldr	r2, [pc, #256]	; (800cc28 <TIM_Base_SetConfig+0x114>)
 800cb28:	4293      	cmp	r3, r2
 800cb2a:	d013      	beq.n	800cb54 <TIM_Base_SetConfig+0x40>
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb32:	d00f      	beq.n	800cb54 <TIM_Base_SetConfig+0x40>
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	4a3d      	ldr	r2, [pc, #244]	; (800cc2c <TIM_Base_SetConfig+0x118>)
 800cb38:	4293      	cmp	r3, r2
 800cb3a:	d00b      	beq.n	800cb54 <TIM_Base_SetConfig+0x40>
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	4a3c      	ldr	r2, [pc, #240]	; (800cc30 <TIM_Base_SetConfig+0x11c>)
 800cb40:	4293      	cmp	r3, r2
 800cb42:	d007      	beq.n	800cb54 <TIM_Base_SetConfig+0x40>
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	4a3b      	ldr	r2, [pc, #236]	; (800cc34 <TIM_Base_SetConfig+0x120>)
 800cb48:	4293      	cmp	r3, r2
 800cb4a:	d003      	beq.n	800cb54 <TIM_Base_SetConfig+0x40>
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	4a3a      	ldr	r2, [pc, #232]	; (800cc38 <TIM_Base_SetConfig+0x124>)
 800cb50:	4293      	cmp	r3, r2
 800cb52:	d108      	bne.n	800cb66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	685b      	ldr	r3, [r3, #4]
 800cb60:	68fa      	ldr	r2, [r7, #12]
 800cb62:	4313      	orrs	r3, r2
 800cb64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	4a2f      	ldr	r2, [pc, #188]	; (800cc28 <TIM_Base_SetConfig+0x114>)
 800cb6a:	4293      	cmp	r3, r2
 800cb6c:	d02b      	beq.n	800cbc6 <TIM_Base_SetConfig+0xb2>
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb74:	d027      	beq.n	800cbc6 <TIM_Base_SetConfig+0xb2>
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	4a2c      	ldr	r2, [pc, #176]	; (800cc2c <TIM_Base_SetConfig+0x118>)
 800cb7a:	4293      	cmp	r3, r2
 800cb7c:	d023      	beq.n	800cbc6 <TIM_Base_SetConfig+0xb2>
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	4a2b      	ldr	r2, [pc, #172]	; (800cc30 <TIM_Base_SetConfig+0x11c>)
 800cb82:	4293      	cmp	r3, r2
 800cb84:	d01f      	beq.n	800cbc6 <TIM_Base_SetConfig+0xb2>
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	4a2a      	ldr	r2, [pc, #168]	; (800cc34 <TIM_Base_SetConfig+0x120>)
 800cb8a:	4293      	cmp	r3, r2
 800cb8c:	d01b      	beq.n	800cbc6 <TIM_Base_SetConfig+0xb2>
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	4a29      	ldr	r2, [pc, #164]	; (800cc38 <TIM_Base_SetConfig+0x124>)
 800cb92:	4293      	cmp	r3, r2
 800cb94:	d017      	beq.n	800cbc6 <TIM_Base_SetConfig+0xb2>
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	4a28      	ldr	r2, [pc, #160]	; (800cc3c <TIM_Base_SetConfig+0x128>)
 800cb9a:	4293      	cmp	r3, r2
 800cb9c:	d013      	beq.n	800cbc6 <TIM_Base_SetConfig+0xb2>
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	4a27      	ldr	r2, [pc, #156]	; (800cc40 <TIM_Base_SetConfig+0x12c>)
 800cba2:	4293      	cmp	r3, r2
 800cba4:	d00f      	beq.n	800cbc6 <TIM_Base_SetConfig+0xb2>
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	4a26      	ldr	r2, [pc, #152]	; (800cc44 <TIM_Base_SetConfig+0x130>)
 800cbaa:	4293      	cmp	r3, r2
 800cbac:	d00b      	beq.n	800cbc6 <TIM_Base_SetConfig+0xb2>
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	4a25      	ldr	r2, [pc, #148]	; (800cc48 <TIM_Base_SetConfig+0x134>)
 800cbb2:	4293      	cmp	r3, r2
 800cbb4:	d007      	beq.n	800cbc6 <TIM_Base_SetConfig+0xb2>
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	4a24      	ldr	r2, [pc, #144]	; (800cc4c <TIM_Base_SetConfig+0x138>)
 800cbba:	4293      	cmp	r3, r2
 800cbbc:	d003      	beq.n	800cbc6 <TIM_Base_SetConfig+0xb2>
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	4a23      	ldr	r2, [pc, #140]	; (800cc50 <TIM_Base_SetConfig+0x13c>)
 800cbc2:	4293      	cmp	r3, r2
 800cbc4:	d108      	bne.n	800cbd8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cbcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cbce:	683b      	ldr	r3, [r7, #0]
 800cbd0:	68db      	ldr	r3, [r3, #12]
 800cbd2:	68fa      	ldr	r2, [r7, #12]
 800cbd4:	4313      	orrs	r3, r2
 800cbd6:	60fb      	str	r3, [r7, #12]
=======
 800d274:	b480      	push	{r7}
 800d276:	b085      	sub	sp, #20
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
 800d27c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	4a40      	ldr	r2, [pc, #256]	; (800d388 <TIM_Base_SetConfig+0x114>)
 800d288:	4293      	cmp	r3, r2
 800d28a:	d013      	beq.n	800d2b4 <TIM_Base_SetConfig+0x40>
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d292:	d00f      	beq.n	800d2b4 <TIM_Base_SetConfig+0x40>
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	4a3d      	ldr	r2, [pc, #244]	; (800d38c <TIM_Base_SetConfig+0x118>)
 800d298:	4293      	cmp	r3, r2
 800d29a:	d00b      	beq.n	800d2b4 <TIM_Base_SetConfig+0x40>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	4a3c      	ldr	r2, [pc, #240]	; (800d390 <TIM_Base_SetConfig+0x11c>)
 800d2a0:	4293      	cmp	r3, r2
 800d2a2:	d007      	beq.n	800d2b4 <TIM_Base_SetConfig+0x40>
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	4a3b      	ldr	r2, [pc, #236]	; (800d394 <TIM_Base_SetConfig+0x120>)
 800d2a8:	4293      	cmp	r3, r2
 800d2aa:	d003      	beq.n	800d2b4 <TIM_Base_SetConfig+0x40>
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	4a3a      	ldr	r2, [pc, #232]	; (800d398 <TIM_Base_SetConfig+0x124>)
 800d2b0:	4293      	cmp	r3, r2
 800d2b2:	d108      	bne.n	800d2c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d2ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d2bc:	683b      	ldr	r3, [r7, #0]
 800d2be:	685b      	ldr	r3, [r3, #4]
 800d2c0:	68fa      	ldr	r2, [r7, #12]
 800d2c2:	4313      	orrs	r3, r2
 800d2c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	4a2f      	ldr	r2, [pc, #188]	; (800d388 <TIM_Base_SetConfig+0x114>)
 800d2ca:	4293      	cmp	r3, r2
 800d2cc:	d02b      	beq.n	800d326 <TIM_Base_SetConfig+0xb2>
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d2d4:	d027      	beq.n	800d326 <TIM_Base_SetConfig+0xb2>
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	4a2c      	ldr	r2, [pc, #176]	; (800d38c <TIM_Base_SetConfig+0x118>)
 800d2da:	4293      	cmp	r3, r2
 800d2dc:	d023      	beq.n	800d326 <TIM_Base_SetConfig+0xb2>
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	4a2b      	ldr	r2, [pc, #172]	; (800d390 <TIM_Base_SetConfig+0x11c>)
 800d2e2:	4293      	cmp	r3, r2
 800d2e4:	d01f      	beq.n	800d326 <TIM_Base_SetConfig+0xb2>
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	4a2a      	ldr	r2, [pc, #168]	; (800d394 <TIM_Base_SetConfig+0x120>)
 800d2ea:	4293      	cmp	r3, r2
 800d2ec:	d01b      	beq.n	800d326 <TIM_Base_SetConfig+0xb2>
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	4a29      	ldr	r2, [pc, #164]	; (800d398 <TIM_Base_SetConfig+0x124>)
 800d2f2:	4293      	cmp	r3, r2
 800d2f4:	d017      	beq.n	800d326 <TIM_Base_SetConfig+0xb2>
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	4a28      	ldr	r2, [pc, #160]	; (800d39c <TIM_Base_SetConfig+0x128>)
 800d2fa:	4293      	cmp	r3, r2
 800d2fc:	d013      	beq.n	800d326 <TIM_Base_SetConfig+0xb2>
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	4a27      	ldr	r2, [pc, #156]	; (800d3a0 <TIM_Base_SetConfig+0x12c>)
 800d302:	4293      	cmp	r3, r2
 800d304:	d00f      	beq.n	800d326 <TIM_Base_SetConfig+0xb2>
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	4a26      	ldr	r2, [pc, #152]	; (800d3a4 <TIM_Base_SetConfig+0x130>)
 800d30a:	4293      	cmp	r3, r2
 800d30c:	d00b      	beq.n	800d326 <TIM_Base_SetConfig+0xb2>
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	4a25      	ldr	r2, [pc, #148]	; (800d3a8 <TIM_Base_SetConfig+0x134>)
 800d312:	4293      	cmp	r3, r2
 800d314:	d007      	beq.n	800d326 <TIM_Base_SetConfig+0xb2>
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	4a24      	ldr	r2, [pc, #144]	; (800d3ac <TIM_Base_SetConfig+0x138>)
 800d31a:	4293      	cmp	r3, r2
 800d31c:	d003      	beq.n	800d326 <TIM_Base_SetConfig+0xb2>
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	4a23      	ldr	r2, [pc, #140]	; (800d3b0 <TIM_Base_SetConfig+0x13c>)
 800d322:	4293      	cmp	r3, r2
 800d324:	d108      	bne.n	800d338 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d32c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	68db      	ldr	r3, [r3, #12]
 800d332:	68fa      	ldr	r2, [r7, #12]
 800d334:	4313      	orrs	r3, r2
 800d336:	60fb      	str	r3, [r7, #12]
>>>>>>> master
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
<<<<<<< HEAD
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	695b      	ldr	r3, [r3, #20]
 800cbe2:	4313      	orrs	r3, r2
 800cbe4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	68fa      	ldr	r2, [r7, #12]
 800cbea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cbec:	683b      	ldr	r3, [r7, #0]
 800cbee:	689a      	ldr	r2, [r3, #8]
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	681a      	ldr	r2, [r3, #0]
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	4a0a      	ldr	r2, [pc, #40]	; (800cc28 <TIM_Base_SetConfig+0x114>)
 800cc00:	4293      	cmp	r3, r2
 800cc02:	d003      	beq.n	800cc0c <TIM_Base_SetConfig+0xf8>
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	4a0c      	ldr	r2, [pc, #48]	; (800cc38 <TIM_Base_SetConfig+0x124>)
 800cc08:	4293      	cmp	r3, r2
 800cc0a:	d103      	bne.n	800cc14 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	691a      	ldr	r2, [r3, #16]
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	631a      	str	r2, [r3, #48]	; 0x30
=======
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d33e:	683b      	ldr	r3, [r7, #0]
 800d340:	695b      	ldr	r3, [r3, #20]
 800d342:	4313      	orrs	r3, r2
 800d344:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	68fa      	ldr	r2, [r7, #12]
 800d34a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d34c:	683b      	ldr	r3, [r7, #0]
 800d34e:	689a      	ldr	r2, [r3, #8]
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d354:	683b      	ldr	r3, [r7, #0]
 800d356:	681a      	ldr	r2, [r3, #0]
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	4a0a      	ldr	r2, [pc, #40]	; (800d388 <TIM_Base_SetConfig+0x114>)
 800d360:	4293      	cmp	r3, r2
 800d362:	d003      	beq.n	800d36c <TIM_Base_SetConfig+0xf8>
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	4a0c      	ldr	r2, [pc, #48]	; (800d398 <TIM_Base_SetConfig+0x124>)
 800d368:	4293      	cmp	r3, r2
 800d36a:	d103      	bne.n	800d374 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d36c:	683b      	ldr	r3, [r7, #0]
 800d36e:	691a      	ldr	r2, [r3, #16]
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	631a      	str	r2, [r3, #48]	; 0x30
>>>>>>> master
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
<<<<<<< HEAD
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	2201      	movs	r2, #1
 800cc18:	615a      	str	r2, [r3, #20]
}
 800cc1a:	bf00      	nop
 800cc1c:	3714      	adds	r7, #20
 800cc1e:	46bd      	mov	sp, r7
 800cc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc24:	4770      	bx	lr
 800cc26:	bf00      	nop
 800cc28:	40010000 	.word	0x40010000
 800cc2c:	40000400 	.word	0x40000400
 800cc30:	40000800 	.word	0x40000800
 800cc34:	40000c00 	.word	0x40000c00
 800cc38:	40010400 	.word	0x40010400
 800cc3c:	40014000 	.word	0x40014000
 800cc40:	40014400 	.word	0x40014400
 800cc44:	40014800 	.word	0x40014800
 800cc48:	40001800 	.word	0x40001800
 800cc4c:	40001c00 	.word	0x40001c00
 800cc50:	40002000 	.word	0x40002000

0800cc54 <TIM_OC1_SetConfig>:
=======
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	2201      	movs	r2, #1
 800d378:	615a      	str	r2, [r3, #20]
}
 800d37a:	bf00      	nop
 800d37c:	3714      	adds	r7, #20
 800d37e:	46bd      	mov	sp, r7
 800d380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d384:	4770      	bx	lr
 800d386:	bf00      	nop
 800d388:	40010000 	.word	0x40010000
 800d38c:	40000400 	.word	0x40000400
 800d390:	40000800 	.word	0x40000800
 800d394:	40000c00 	.word	0x40000c00
 800d398:	40010400 	.word	0x40010400
 800d39c:	40014000 	.word	0x40014000
 800d3a0:	40014400 	.word	0x40014400
 800d3a4:	40014800 	.word	0x40014800
 800d3a8:	40001800 	.word	0x40001800
 800d3ac:	40001c00 	.word	0x40001c00
 800d3b0:	40002000 	.word	0x40002000

0800d3b4 <TIM_OC1_SetConfig>:
>>>>>>> master
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< HEAD
 800cc54:	b480      	push	{r7}
 800cc56:	b087      	sub	sp, #28
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
 800cc5c:	6039      	str	r1, [r7, #0]
=======
 800d3b4:	b480      	push	{r7}
 800d3b6:	b087      	sub	sp, #28
 800d3b8:	af00      	add	r7, sp, #0
 800d3ba:	6078      	str	r0, [r7, #4]
 800d3bc:	6039      	str	r1, [r7, #0]
>>>>>>> master
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
<<<<<<< HEAD
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	6a1b      	ldr	r3, [r3, #32]
 800cc62:	f023 0201 	bic.w	r2, r3, #1
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	6a1b      	ldr	r3, [r3, #32]
 800cc6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	685b      	ldr	r3, [r3, #4]
 800cc74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	699b      	ldr	r3, [r3, #24]
 800cc7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	f023 0303 	bic.w	r3, r3, #3
 800cc8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	68fa      	ldr	r2, [r7, #12]
 800cc92:	4313      	orrs	r3, r2
 800cc94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cc96:	697b      	ldr	r3, [r7, #20]
 800cc98:	f023 0302 	bic.w	r3, r3, #2
 800cc9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	689b      	ldr	r3, [r3, #8]
 800cca2:	697a      	ldr	r2, [r7, #20]
 800cca4:	4313      	orrs	r3, r2
 800cca6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	4a20      	ldr	r2, [pc, #128]	; (800cd2c <TIM_OC1_SetConfig+0xd8>)
 800ccac:	4293      	cmp	r3, r2
 800ccae:	d003      	beq.n	800ccb8 <TIM_OC1_SetConfig+0x64>
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	4a1f      	ldr	r2, [pc, #124]	; (800cd30 <TIM_OC1_SetConfig+0xdc>)
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	d10c      	bne.n	800ccd2 <TIM_OC1_SetConfig+0x7e>
=======
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6a1b      	ldr	r3, [r3, #32]
 800d3c2:	f023 0201 	bic.w	r2, r3, #1
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	6a1b      	ldr	r3, [r3, #32]
 800d3ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	685b      	ldr	r3, [r3, #4]
 800d3d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	699b      	ldr	r3, [r3, #24]
 800d3da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	f023 0303 	bic.w	r3, r3, #3
 800d3ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d3ec:	683b      	ldr	r3, [r7, #0]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	68fa      	ldr	r2, [r7, #12]
 800d3f2:	4313      	orrs	r3, r2
 800d3f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d3f6:	697b      	ldr	r3, [r7, #20]
 800d3f8:	f023 0302 	bic.w	r3, r3, #2
 800d3fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	689b      	ldr	r3, [r3, #8]
 800d402:	697a      	ldr	r2, [r7, #20]
 800d404:	4313      	orrs	r3, r2
 800d406:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	4a20      	ldr	r2, [pc, #128]	; (800d48c <TIM_OC1_SetConfig+0xd8>)
 800d40c:	4293      	cmp	r3, r2
 800d40e:	d003      	beq.n	800d418 <TIM_OC1_SetConfig+0x64>
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	4a1f      	ldr	r2, [pc, #124]	; (800d490 <TIM_OC1_SetConfig+0xdc>)
 800d414:	4293      	cmp	r3, r2
 800d416:	d10c      	bne.n	800d432 <TIM_OC1_SetConfig+0x7e>
>>>>>>> master
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
<<<<<<< HEAD
 800ccb8:	697b      	ldr	r3, [r7, #20]
 800ccba:	f023 0308 	bic.w	r3, r3, #8
 800ccbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	68db      	ldr	r3, [r3, #12]
 800ccc4:	697a      	ldr	r2, [r7, #20]
 800ccc6:	4313      	orrs	r3, r2
 800ccc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800ccca:	697b      	ldr	r3, [r7, #20]
 800cccc:	f023 0304 	bic.w	r3, r3, #4
 800ccd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	4a15      	ldr	r2, [pc, #84]	; (800cd2c <TIM_OC1_SetConfig+0xd8>)
 800ccd6:	4293      	cmp	r3, r2
 800ccd8:	d003      	beq.n	800cce2 <TIM_OC1_SetConfig+0x8e>
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	4a14      	ldr	r2, [pc, #80]	; (800cd30 <TIM_OC1_SetConfig+0xdc>)
 800ccde:	4293      	cmp	r3, r2
 800cce0:	d111      	bne.n	800cd06 <TIM_OC1_SetConfig+0xb2>
=======
 800d418:	697b      	ldr	r3, [r7, #20]
 800d41a:	f023 0308 	bic.w	r3, r3, #8
 800d41e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d420:	683b      	ldr	r3, [r7, #0]
 800d422:	68db      	ldr	r3, [r3, #12]
 800d424:	697a      	ldr	r2, [r7, #20]
 800d426:	4313      	orrs	r3, r2
 800d428:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d42a:	697b      	ldr	r3, [r7, #20]
 800d42c:	f023 0304 	bic.w	r3, r3, #4
 800d430:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	4a15      	ldr	r2, [pc, #84]	; (800d48c <TIM_OC1_SetConfig+0xd8>)
 800d436:	4293      	cmp	r3, r2
 800d438:	d003      	beq.n	800d442 <TIM_OC1_SetConfig+0x8e>
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	4a14      	ldr	r2, [pc, #80]	; (800d490 <TIM_OC1_SetConfig+0xdc>)
 800d43e:	4293      	cmp	r3, r2
 800d440:	d111      	bne.n	800d466 <TIM_OC1_SetConfig+0xb2>
>>>>>>> master
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
<<<<<<< HEAD
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ccea:	693b      	ldr	r3, [r7, #16]
 800ccec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ccf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ccf2:	683b      	ldr	r3, [r7, #0]
 800ccf4:	695b      	ldr	r3, [r3, #20]
 800ccf6:	693a      	ldr	r2, [r7, #16]
 800ccf8:	4313      	orrs	r3, r2
 800ccfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	699b      	ldr	r3, [r3, #24]
 800cd00:	693a      	ldr	r2, [r7, #16]
 800cd02:	4313      	orrs	r3, r2
 800cd04:	613b      	str	r3, [r7, #16]
=======
 800d442:	693b      	ldr	r3, [r7, #16]
 800d444:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d448:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d44a:	693b      	ldr	r3, [r7, #16]
 800d44c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d450:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d452:	683b      	ldr	r3, [r7, #0]
 800d454:	695b      	ldr	r3, [r3, #20]
 800d456:	693a      	ldr	r2, [r7, #16]
 800d458:	4313      	orrs	r3, r2
 800d45a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	699b      	ldr	r3, [r3, #24]
 800d460:	693a      	ldr	r2, [r7, #16]
 800d462:	4313      	orrs	r3, r2
 800d464:	613b      	str	r3, [r7, #16]
>>>>>>> master
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
<<<<<<< HEAD
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	693a      	ldr	r2, [r7, #16]
 800cd0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	68fa      	ldr	r2, [r7, #12]
 800cd10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cd12:	683b      	ldr	r3, [r7, #0]
 800cd14:	685a      	ldr	r2, [r3, #4]
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	697a      	ldr	r2, [r7, #20]
 800cd1e:	621a      	str	r2, [r3, #32]
}
 800cd20:	bf00      	nop
 800cd22:	371c      	adds	r7, #28
 800cd24:	46bd      	mov	sp, r7
 800cd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2a:	4770      	bx	lr
 800cd2c:	40010000 	.word	0x40010000
 800cd30:	40010400 	.word	0x40010400

0800cd34 <TIM_OC2_SetConfig>:
=======
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	693a      	ldr	r2, [r7, #16]
 800d46a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	68fa      	ldr	r2, [r7, #12]
 800d470:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	685a      	ldr	r2, [r3, #4]
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	697a      	ldr	r2, [r7, #20]
 800d47e:	621a      	str	r2, [r3, #32]
}
 800d480:	bf00      	nop
 800d482:	371c      	adds	r7, #28
 800d484:	46bd      	mov	sp, r7
 800d486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48a:	4770      	bx	lr
 800d48c:	40010000 	.word	0x40010000
 800d490:	40010400 	.word	0x40010400

0800d494 <TIM_OC2_SetConfig>:
>>>>>>> master
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< HEAD
 800cd34:	b480      	push	{r7}
 800cd36:	b087      	sub	sp, #28
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
 800cd3c:	6039      	str	r1, [r7, #0]
=======
 800d494:	b480      	push	{r7}
 800d496:	b087      	sub	sp, #28
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
 800d49c:	6039      	str	r1, [r7, #0]
>>>>>>> master
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
<<<<<<< HEAD
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	6a1b      	ldr	r3, [r3, #32]
 800cd42:	f023 0210 	bic.w	r2, r3, #16
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	6a1b      	ldr	r3, [r3, #32]
 800cd4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	685b      	ldr	r3, [r3, #4]
 800cd54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	699b      	ldr	r3, [r3, #24]
 800cd5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cd62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cd6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	021b      	lsls	r3, r3, #8
 800cd72:	68fa      	ldr	r2, [r7, #12]
 800cd74:	4313      	orrs	r3, r2
 800cd76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cd78:	697b      	ldr	r3, [r7, #20]
 800cd7a:	f023 0320 	bic.w	r3, r3, #32
 800cd7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	689b      	ldr	r3, [r3, #8]
 800cd84:	011b      	lsls	r3, r3, #4
 800cd86:	697a      	ldr	r2, [r7, #20]
 800cd88:	4313      	orrs	r3, r2
 800cd8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	4a22      	ldr	r2, [pc, #136]	; (800ce18 <TIM_OC2_SetConfig+0xe4>)
 800cd90:	4293      	cmp	r3, r2
 800cd92:	d003      	beq.n	800cd9c <TIM_OC2_SetConfig+0x68>
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	4a21      	ldr	r2, [pc, #132]	; (800ce1c <TIM_OC2_SetConfig+0xe8>)
 800cd98:	4293      	cmp	r3, r2
 800cd9a:	d10d      	bne.n	800cdb8 <TIM_OC2_SetConfig+0x84>
=======
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	6a1b      	ldr	r3, [r3, #32]
 800d4a2:	f023 0210 	bic.w	r2, r3, #16
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	6a1b      	ldr	r3, [r3, #32]
 800d4ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	685b      	ldr	r3, [r3, #4]
 800d4b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	699b      	ldr	r3, [r3, #24]
 800d4ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d4c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d4ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	021b      	lsls	r3, r3, #8
 800d4d2:	68fa      	ldr	r2, [r7, #12]
 800d4d4:	4313      	orrs	r3, r2
 800d4d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d4d8:	697b      	ldr	r3, [r7, #20]
 800d4da:	f023 0320 	bic.w	r3, r3, #32
 800d4de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d4e0:	683b      	ldr	r3, [r7, #0]
 800d4e2:	689b      	ldr	r3, [r3, #8]
 800d4e4:	011b      	lsls	r3, r3, #4
 800d4e6:	697a      	ldr	r2, [r7, #20]
 800d4e8:	4313      	orrs	r3, r2
 800d4ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	4a22      	ldr	r2, [pc, #136]	; (800d578 <TIM_OC2_SetConfig+0xe4>)
 800d4f0:	4293      	cmp	r3, r2
 800d4f2:	d003      	beq.n	800d4fc <TIM_OC2_SetConfig+0x68>
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	4a21      	ldr	r2, [pc, #132]	; (800d57c <TIM_OC2_SetConfig+0xe8>)
 800d4f8:	4293      	cmp	r3, r2
 800d4fa:	d10d      	bne.n	800d518 <TIM_OC2_SetConfig+0x84>
>>>>>>> master
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
<<<<<<< HEAD
 800cd9c:	697b      	ldr	r3, [r7, #20]
 800cd9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cda2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	68db      	ldr	r3, [r3, #12]
 800cda8:	011b      	lsls	r3, r3, #4
 800cdaa:	697a      	ldr	r2, [r7, #20]
 800cdac:	4313      	orrs	r3, r2
 800cdae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cdb0:	697b      	ldr	r3, [r7, #20]
 800cdb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cdb6:	617b      	str	r3, [r7, #20]
=======
 800d4fc:	697b      	ldr	r3, [r7, #20]
 800d4fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d502:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	68db      	ldr	r3, [r3, #12]
 800d508:	011b      	lsls	r3, r3, #4
 800d50a:	697a      	ldr	r2, [r7, #20]
 800d50c:	4313      	orrs	r3, r2
 800d50e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d510:	697b      	ldr	r3, [r7, #20]
 800d512:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d516:	617b      	str	r3, [r7, #20]
>>>>>>> master

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
<<<<<<< HEAD
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	4a17      	ldr	r2, [pc, #92]	; (800ce18 <TIM_OC2_SetConfig+0xe4>)
 800cdbc:	4293      	cmp	r3, r2
 800cdbe:	d003      	beq.n	800cdc8 <TIM_OC2_SetConfig+0x94>
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	4a16      	ldr	r2, [pc, #88]	; (800ce1c <TIM_OC2_SetConfig+0xe8>)
 800cdc4:	4293      	cmp	r3, r2
 800cdc6:	d113      	bne.n	800cdf0 <TIM_OC2_SetConfig+0xbc>
=======
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	4a17      	ldr	r2, [pc, #92]	; (800d578 <TIM_OC2_SetConfig+0xe4>)
 800d51c:	4293      	cmp	r3, r2
 800d51e:	d003      	beq.n	800d528 <TIM_OC2_SetConfig+0x94>
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	4a16      	ldr	r2, [pc, #88]	; (800d57c <TIM_OC2_SetConfig+0xe8>)
 800d524:	4293      	cmp	r3, r2
 800d526:	d113      	bne.n	800d550 <TIM_OC2_SetConfig+0xbc>
>>>>>>> master
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
<<<<<<< HEAD
 800cdc8:	693b      	ldr	r3, [r7, #16]
 800cdca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cdce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cdd0:	693b      	ldr	r3, [r7, #16]
 800cdd2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cdd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	695b      	ldr	r3, [r3, #20]
 800cddc:	009b      	lsls	r3, r3, #2
 800cdde:	693a      	ldr	r2, [r7, #16]
 800cde0:	4313      	orrs	r3, r2
 800cde2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	699b      	ldr	r3, [r3, #24]
 800cde8:	009b      	lsls	r3, r3, #2
 800cdea:	693a      	ldr	r2, [r7, #16]
 800cdec:	4313      	orrs	r3, r2
 800cdee:	613b      	str	r3, [r7, #16]
=======
 800d528:	693b      	ldr	r3, [r7, #16]
 800d52a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d52e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d530:	693b      	ldr	r3, [r7, #16]
 800d532:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d536:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	695b      	ldr	r3, [r3, #20]
 800d53c:	009b      	lsls	r3, r3, #2
 800d53e:	693a      	ldr	r2, [r7, #16]
 800d540:	4313      	orrs	r3, r2
 800d542:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d544:	683b      	ldr	r3, [r7, #0]
 800d546:	699b      	ldr	r3, [r3, #24]
 800d548:	009b      	lsls	r3, r3, #2
 800d54a:	693a      	ldr	r2, [r7, #16]
 800d54c:	4313      	orrs	r3, r2
 800d54e:	613b      	str	r3, [r7, #16]
>>>>>>> master
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
<<<<<<< HEAD
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	693a      	ldr	r2, [r7, #16]
 800cdf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	68fa      	ldr	r2, [r7, #12]
 800cdfa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	685a      	ldr	r2, [r3, #4]
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	697a      	ldr	r2, [r7, #20]
 800ce08:	621a      	str	r2, [r3, #32]
}
 800ce0a:	bf00      	nop
 800ce0c:	371c      	adds	r7, #28
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce14:	4770      	bx	lr
 800ce16:	bf00      	nop
 800ce18:	40010000 	.word	0x40010000
 800ce1c:	40010400 	.word	0x40010400

0800ce20 <TIM_OC3_SetConfig>:
=======
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	693a      	ldr	r2, [r7, #16]
 800d554:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	68fa      	ldr	r2, [r7, #12]
 800d55a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	685a      	ldr	r2, [r3, #4]
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	697a      	ldr	r2, [r7, #20]
 800d568:	621a      	str	r2, [r3, #32]
}
 800d56a:	bf00      	nop
 800d56c:	371c      	adds	r7, #28
 800d56e:	46bd      	mov	sp, r7
 800d570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d574:	4770      	bx	lr
 800d576:	bf00      	nop
 800d578:	40010000 	.word	0x40010000
 800d57c:	40010400 	.word	0x40010400

0800d580 <TIM_OC3_SetConfig>:
>>>>>>> master
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< HEAD
 800ce20:	b480      	push	{r7}
 800ce22:	b087      	sub	sp, #28
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
 800ce28:	6039      	str	r1, [r7, #0]
=======
 800d580:	b480      	push	{r7}
 800d582:	b087      	sub	sp, #28
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
 800d588:	6039      	str	r1, [r7, #0]
>>>>>>> master
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
<<<<<<< HEAD
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	6a1b      	ldr	r3, [r3, #32]
 800ce2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	6a1b      	ldr	r3, [r3, #32]
 800ce3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	685b      	ldr	r3, [r3, #4]
 800ce40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	69db      	ldr	r3, [r3, #28]
 800ce46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	f023 0303 	bic.w	r3, r3, #3
 800ce56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ce58:	683b      	ldr	r3, [r7, #0]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	68fa      	ldr	r2, [r7, #12]
 800ce5e:	4313      	orrs	r3, r2
 800ce60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ce62:	697b      	ldr	r3, [r7, #20]
 800ce64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ce68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ce6a:	683b      	ldr	r3, [r7, #0]
 800ce6c:	689b      	ldr	r3, [r3, #8]
 800ce6e:	021b      	lsls	r3, r3, #8
 800ce70:	697a      	ldr	r2, [r7, #20]
 800ce72:	4313      	orrs	r3, r2
 800ce74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	4a21      	ldr	r2, [pc, #132]	; (800cf00 <TIM_OC3_SetConfig+0xe0>)
 800ce7a:	4293      	cmp	r3, r2
 800ce7c:	d003      	beq.n	800ce86 <TIM_OC3_SetConfig+0x66>
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	4a20      	ldr	r2, [pc, #128]	; (800cf04 <TIM_OC3_SetConfig+0xe4>)
 800ce82:	4293      	cmp	r3, r2
 800ce84:	d10d      	bne.n	800cea2 <TIM_OC3_SetConfig+0x82>
=======
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	6a1b      	ldr	r3, [r3, #32]
 800d58e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	6a1b      	ldr	r3, [r3, #32]
 800d59a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	685b      	ldr	r3, [r3, #4]
 800d5a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	69db      	ldr	r3, [r3, #28]
 800d5a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d5ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	f023 0303 	bic.w	r3, r3, #3
 800d5b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d5b8:	683b      	ldr	r3, [r7, #0]
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	68fa      	ldr	r2, [r7, #12]
 800d5be:	4313      	orrs	r3, r2
 800d5c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d5c2:	697b      	ldr	r3, [r7, #20]
 800d5c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d5c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d5ca:	683b      	ldr	r3, [r7, #0]
 800d5cc:	689b      	ldr	r3, [r3, #8]
 800d5ce:	021b      	lsls	r3, r3, #8
 800d5d0:	697a      	ldr	r2, [r7, #20]
 800d5d2:	4313      	orrs	r3, r2
 800d5d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	4a21      	ldr	r2, [pc, #132]	; (800d660 <TIM_OC3_SetConfig+0xe0>)
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	d003      	beq.n	800d5e6 <TIM_OC3_SetConfig+0x66>
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	4a20      	ldr	r2, [pc, #128]	; (800d664 <TIM_OC3_SetConfig+0xe4>)
 800d5e2:	4293      	cmp	r3, r2
 800d5e4:	d10d      	bne.n	800d602 <TIM_OC3_SetConfig+0x82>
>>>>>>> master
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
<<<<<<< HEAD
 800ce86:	697b      	ldr	r3, [r7, #20]
 800ce88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ce8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	68db      	ldr	r3, [r3, #12]
 800ce92:	021b      	lsls	r3, r3, #8
 800ce94:	697a      	ldr	r2, [r7, #20]
 800ce96:	4313      	orrs	r3, r2
 800ce98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ce9a:	697b      	ldr	r3, [r7, #20]
 800ce9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cea0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	4a16      	ldr	r2, [pc, #88]	; (800cf00 <TIM_OC3_SetConfig+0xe0>)
 800cea6:	4293      	cmp	r3, r2
 800cea8:	d003      	beq.n	800ceb2 <TIM_OC3_SetConfig+0x92>
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	4a15      	ldr	r2, [pc, #84]	; (800cf04 <TIM_OC3_SetConfig+0xe4>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d113      	bne.n	800ceda <TIM_OC3_SetConfig+0xba>
=======
 800d5e6:	697b      	ldr	r3, [r7, #20]
 800d5e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d5ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d5ee:	683b      	ldr	r3, [r7, #0]
 800d5f0:	68db      	ldr	r3, [r3, #12]
 800d5f2:	021b      	lsls	r3, r3, #8
 800d5f4:	697a      	ldr	r2, [r7, #20]
 800d5f6:	4313      	orrs	r3, r2
 800d5f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d5fa:	697b      	ldr	r3, [r7, #20]
 800d5fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d600:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	4a16      	ldr	r2, [pc, #88]	; (800d660 <TIM_OC3_SetConfig+0xe0>)
 800d606:	4293      	cmp	r3, r2
 800d608:	d003      	beq.n	800d612 <TIM_OC3_SetConfig+0x92>
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	4a15      	ldr	r2, [pc, #84]	; (800d664 <TIM_OC3_SetConfig+0xe4>)
 800d60e:	4293      	cmp	r3, r2
 800d610:	d113      	bne.n	800d63a <TIM_OC3_SetConfig+0xba>
>>>>>>> master
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
<<<<<<< HEAD
 800ceb2:	693b      	ldr	r3, [r7, #16]
 800ceb4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ceb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ceba:	693b      	ldr	r3, [r7, #16]
 800cebc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cec0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cec2:	683b      	ldr	r3, [r7, #0]
 800cec4:	695b      	ldr	r3, [r3, #20]
 800cec6:	011b      	lsls	r3, r3, #4
 800cec8:	693a      	ldr	r2, [r7, #16]
 800ceca:	4313      	orrs	r3, r2
 800cecc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	699b      	ldr	r3, [r3, #24]
 800ced2:	011b      	lsls	r3, r3, #4
 800ced4:	693a      	ldr	r2, [r7, #16]
 800ced6:	4313      	orrs	r3, r2
 800ced8:	613b      	str	r3, [r7, #16]
=======
 800d612:	693b      	ldr	r3, [r7, #16]
 800d614:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d618:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d61a:	693b      	ldr	r3, [r7, #16]
 800d61c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d620:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	695b      	ldr	r3, [r3, #20]
 800d626:	011b      	lsls	r3, r3, #4
 800d628:	693a      	ldr	r2, [r7, #16]
 800d62a:	4313      	orrs	r3, r2
 800d62c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	699b      	ldr	r3, [r3, #24]
 800d632:	011b      	lsls	r3, r3, #4
 800d634:	693a      	ldr	r2, [r7, #16]
 800d636:	4313      	orrs	r3, r2
 800d638:	613b      	str	r3, [r7, #16]
>>>>>>> master
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
<<<<<<< HEAD
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	693a      	ldr	r2, [r7, #16]
 800cede:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	68fa      	ldr	r2, [r7, #12]
 800cee4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	685a      	ldr	r2, [r3, #4]
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	697a      	ldr	r2, [r7, #20]
 800cef2:	621a      	str	r2, [r3, #32]
}
 800cef4:	bf00      	nop
 800cef6:	371c      	adds	r7, #28
 800cef8:	46bd      	mov	sp, r7
 800cefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefe:	4770      	bx	lr
 800cf00:	40010000 	.word	0x40010000
 800cf04:	40010400 	.word	0x40010400

0800cf08 <TIM_OC4_SetConfig>:
=======
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	693a      	ldr	r2, [r7, #16]
 800d63e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	68fa      	ldr	r2, [r7, #12]
 800d644:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	685a      	ldr	r2, [r3, #4]
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	697a      	ldr	r2, [r7, #20]
 800d652:	621a      	str	r2, [r3, #32]
}
 800d654:	bf00      	nop
 800d656:	371c      	adds	r7, #28
 800d658:	46bd      	mov	sp, r7
 800d65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65e:	4770      	bx	lr
 800d660:	40010000 	.word	0x40010000
 800d664:	40010400 	.word	0x40010400

0800d668 <TIM_OC4_SetConfig>:
>>>>>>> master
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< HEAD
 800cf08:	b480      	push	{r7}
 800cf0a:	b087      	sub	sp, #28
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
 800cf10:	6039      	str	r1, [r7, #0]
=======
 800d668:	b480      	push	{r7}
 800d66a:	b087      	sub	sp, #28
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
 800d670:	6039      	str	r1, [r7, #0]
>>>>>>> master
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
<<<<<<< HEAD
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	6a1b      	ldr	r3, [r3, #32]
 800cf16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6a1b      	ldr	r3, [r3, #32]
 800cf22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	685b      	ldr	r3, [r3, #4]
 800cf28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	69db      	ldr	r3, [r3, #28]
 800cf2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cf30:	68fb      	ldr	r3, [r7, #12]
 800cf32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cf36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cf3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cf40:	683b      	ldr	r3, [r7, #0]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	021b      	lsls	r3, r3, #8
 800cf46:	68fa      	ldr	r2, [r7, #12]
 800cf48:	4313      	orrs	r3, r2
 800cf4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cf4c:	693b      	ldr	r3, [r7, #16]
 800cf4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cf52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	689b      	ldr	r3, [r3, #8]
 800cf58:	031b      	lsls	r3, r3, #12
 800cf5a:	693a      	ldr	r2, [r7, #16]
 800cf5c:	4313      	orrs	r3, r2
 800cf5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	4a12      	ldr	r2, [pc, #72]	; (800cfac <TIM_OC4_SetConfig+0xa4>)
 800cf64:	4293      	cmp	r3, r2
 800cf66:	d003      	beq.n	800cf70 <TIM_OC4_SetConfig+0x68>
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	4a11      	ldr	r2, [pc, #68]	; (800cfb0 <TIM_OC4_SetConfig+0xa8>)
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	d109      	bne.n	800cf84 <TIM_OC4_SetConfig+0x7c>
=======
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6a1b      	ldr	r3, [r3, #32]
 800d676:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	6a1b      	ldr	r3, [r3, #32]
 800d682:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	685b      	ldr	r3, [r3, #4]
 800d688:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	69db      	ldr	r3, [r3, #28]
 800d68e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d69e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d6a0:	683b      	ldr	r3, [r7, #0]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	021b      	lsls	r3, r3, #8
 800d6a6:	68fa      	ldr	r2, [r7, #12]
 800d6a8:	4313      	orrs	r3, r2
 800d6aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d6ac:	693b      	ldr	r3, [r7, #16]
 800d6ae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d6b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d6b4:	683b      	ldr	r3, [r7, #0]
 800d6b6:	689b      	ldr	r3, [r3, #8]
 800d6b8:	031b      	lsls	r3, r3, #12
 800d6ba:	693a      	ldr	r2, [r7, #16]
 800d6bc:	4313      	orrs	r3, r2
 800d6be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	4a12      	ldr	r2, [pc, #72]	; (800d70c <TIM_OC4_SetConfig+0xa4>)
 800d6c4:	4293      	cmp	r3, r2
 800d6c6:	d003      	beq.n	800d6d0 <TIM_OC4_SetConfig+0x68>
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	4a11      	ldr	r2, [pc, #68]	; (800d710 <TIM_OC4_SetConfig+0xa8>)
 800d6cc:	4293      	cmp	r3, r2
 800d6ce:	d109      	bne.n	800d6e4 <TIM_OC4_SetConfig+0x7c>
>>>>>>> master
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
<<<<<<< HEAD
 800cf70:	697b      	ldr	r3, [r7, #20]
 800cf72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cf76:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	695b      	ldr	r3, [r3, #20]
 800cf7c:	019b      	lsls	r3, r3, #6
 800cf7e:	697a      	ldr	r2, [r7, #20]
 800cf80:	4313      	orrs	r3, r2
 800cf82:	617b      	str	r3, [r7, #20]
=======
 800d6d0:	697b      	ldr	r3, [r7, #20]
 800d6d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d6d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d6d8:	683b      	ldr	r3, [r7, #0]
 800d6da:	695b      	ldr	r3, [r3, #20]
 800d6dc:	019b      	lsls	r3, r3, #6
 800d6de:	697a      	ldr	r2, [r7, #20]
 800d6e0:	4313      	orrs	r3, r2
 800d6e2:	617b      	str	r3, [r7, #20]
>>>>>>> master
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
<<<<<<< HEAD
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	697a      	ldr	r2, [r7, #20]
 800cf88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	68fa      	ldr	r2, [r7, #12]
 800cf8e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cf90:	683b      	ldr	r3, [r7, #0]
 800cf92:	685a      	ldr	r2, [r3, #4]
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	693a      	ldr	r2, [r7, #16]
 800cf9c:	621a      	str	r2, [r3, #32]
}
 800cf9e:	bf00      	nop
 800cfa0:	371c      	adds	r7, #28
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa8:	4770      	bx	lr
 800cfaa:	bf00      	nop
 800cfac:	40010000 	.word	0x40010000
 800cfb0:	40010400 	.word	0x40010400

0800cfb4 <TIM_TI1_ConfigInputStage>:
=======
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	697a      	ldr	r2, [r7, #20]
 800d6e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	68fa      	ldr	r2, [r7, #12]
 800d6ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	685a      	ldr	r2, [r3, #4]
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	693a      	ldr	r2, [r7, #16]
 800d6fc:	621a      	str	r2, [r3, #32]
}
 800d6fe:	bf00      	nop
 800d700:	371c      	adds	r7, #28
 800d702:	46bd      	mov	sp, r7
 800d704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d708:	4770      	bx	lr
 800d70a:	bf00      	nop
 800d70c:	40010000 	.word	0x40010000
 800d710:	40010400 	.word	0x40010400

0800d714 <TIM_TI1_ConfigInputStage>:
>>>>>>> master
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
<<<<<<< HEAD
 800cfb4:	b480      	push	{r7}
 800cfb6:	b087      	sub	sp, #28
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	60f8      	str	r0, [r7, #12]
 800cfbc:	60b9      	str	r1, [r7, #8]
 800cfbe:	607a      	str	r2, [r7, #4]
=======
 800d714:	b480      	push	{r7}
 800d716:	b087      	sub	sp, #28
 800d718:	af00      	add	r7, sp, #0
 800d71a:	60f8      	str	r0, [r7, #12]
 800d71c:	60b9      	str	r1, [r7, #8]
 800d71e:	607a      	str	r2, [r7, #4]
>>>>>>> master
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
<<<<<<< HEAD
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	6a1b      	ldr	r3, [r3, #32]
 800cfc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	6a1b      	ldr	r3, [r3, #32]
 800cfca:	f023 0201 	bic.w	r2, r3, #1
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	699b      	ldr	r3, [r3, #24]
 800cfd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cfd8:	693b      	ldr	r3, [r7, #16]
 800cfda:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cfde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	011b      	lsls	r3, r3, #4
 800cfe4:	693a      	ldr	r2, [r7, #16]
 800cfe6:	4313      	orrs	r3, r2
 800cfe8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cfea:	697b      	ldr	r3, [r7, #20]
 800cfec:	f023 030a 	bic.w	r3, r3, #10
 800cff0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cff2:	697a      	ldr	r2, [r7, #20]
 800cff4:	68bb      	ldr	r3, [r7, #8]
 800cff6:	4313      	orrs	r3, r2
 800cff8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	693a      	ldr	r2, [r7, #16]
 800cffe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	697a      	ldr	r2, [r7, #20]
 800d004:	621a      	str	r2, [r3, #32]
}
 800d006:	bf00      	nop
 800d008:	371c      	adds	r7, #28
 800d00a:	46bd      	mov	sp, r7
 800d00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d010:	4770      	bx	lr

0800d012 <TIM_TI2_ConfigInputStage>:
=======
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	6a1b      	ldr	r3, [r3, #32]
 800d724:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	6a1b      	ldr	r3, [r3, #32]
 800d72a:	f023 0201 	bic.w	r2, r3, #1
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d732:	68fb      	ldr	r3, [r7, #12]
 800d734:	699b      	ldr	r3, [r3, #24]
 800d736:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d738:	693b      	ldr	r3, [r7, #16]
 800d73a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d73e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	011b      	lsls	r3, r3, #4
 800d744:	693a      	ldr	r2, [r7, #16]
 800d746:	4313      	orrs	r3, r2
 800d748:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d74a:	697b      	ldr	r3, [r7, #20]
 800d74c:	f023 030a 	bic.w	r3, r3, #10
 800d750:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d752:	697a      	ldr	r2, [r7, #20]
 800d754:	68bb      	ldr	r3, [r7, #8]
 800d756:	4313      	orrs	r3, r2
 800d758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	693a      	ldr	r2, [r7, #16]
 800d75e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	697a      	ldr	r2, [r7, #20]
 800d764:	621a      	str	r2, [r3, #32]
}
 800d766:	bf00      	nop
 800d768:	371c      	adds	r7, #28
 800d76a:	46bd      	mov	sp, r7
 800d76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d770:	4770      	bx	lr

0800d772 <TIM_TI2_ConfigInputStage>:
>>>>>>> master
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
<<<<<<< HEAD
 800d012:	b480      	push	{r7}
 800d014:	b087      	sub	sp, #28
 800d016:	af00      	add	r7, sp, #0
 800d018:	60f8      	str	r0, [r7, #12]
 800d01a:	60b9      	str	r1, [r7, #8]
 800d01c:	607a      	str	r2, [r7, #4]
=======
 800d772:	b480      	push	{r7}
 800d774:	b087      	sub	sp, #28
 800d776:	af00      	add	r7, sp, #0
 800d778:	60f8      	str	r0, [r7, #12]
 800d77a:	60b9      	str	r1, [r7, #8]
 800d77c:	607a      	str	r2, [r7, #4]
>>>>>>> master
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
<<<<<<< HEAD
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	6a1b      	ldr	r3, [r3, #32]
 800d022:	f023 0210 	bic.w	r2, r3, #16
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	699b      	ldr	r3, [r3, #24]
 800d02e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	6a1b      	ldr	r3, [r3, #32]
 800d034:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d036:	697b      	ldr	r3, [r7, #20]
 800d038:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d03c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	031b      	lsls	r3, r3, #12
 800d042:	697a      	ldr	r2, [r7, #20]
 800d044:	4313      	orrs	r3, r2
 800d046:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d048:	693b      	ldr	r3, [r7, #16]
 800d04a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d04e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d050:	68bb      	ldr	r3, [r7, #8]
 800d052:	011b      	lsls	r3, r3, #4
 800d054:	693a      	ldr	r2, [r7, #16]
 800d056:	4313      	orrs	r3, r2
 800d058:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	697a      	ldr	r2, [r7, #20]
 800d05e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	693a      	ldr	r2, [r7, #16]
 800d064:	621a      	str	r2, [r3, #32]
}
 800d066:	bf00      	nop
 800d068:	371c      	adds	r7, #28
 800d06a:	46bd      	mov	sp, r7
 800d06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d070:	4770      	bx	lr

0800d072 <TIM_ITRx_SetConfig>:
=======
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	6a1b      	ldr	r3, [r3, #32]
 800d782:	f023 0210 	bic.w	r2, r3, #16
 800d786:	68fb      	ldr	r3, [r7, #12]
 800d788:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	699b      	ldr	r3, [r3, #24]
 800d78e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	6a1b      	ldr	r3, [r3, #32]
 800d794:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d796:	697b      	ldr	r3, [r7, #20]
 800d798:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d79c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	031b      	lsls	r3, r3, #12
 800d7a2:	697a      	ldr	r2, [r7, #20]
 800d7a4:	4313      	orrs	r3, r2
 800d7a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d7a8:	693b      	ldr	r3, [r7, #16]
 800d7aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d7ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	011b      	lsls	r3, r3, #4
 800d7b4:	693a      	ldr	r2, [r7, #16]
 800d7b6:	4313      	orrs	r3, r2
 800d7b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	697a      	ldr	r2, [r7, #20]
 800d7be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	693a      	ldr	r2, [r7, #16]
 800d7c4:	621a      	str	r2, [r3, #32]
}
 800d7c6:	bf00      	nop
 800d7c8:	371c      	adds	r7, #28
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d0:	4770      	bx	lr

0800d7d2 <TIM_ITRx_SetConfig>:
>>>>>>> master
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
<<<<<<< HEAD
 800d072:	b480      	push	{r7}
 800d074:	b085      	sub	sp, #20
 800d076:	af00      	add	r7, sp, #0
 800d078:	6078      	str	r0, [r7, #4]
 800d07a:	6039      	str	r1, [r7, #0]
=======
 800d7d2:	b480      	push	{r7}
 800d7d4:	b085      	sub	sp, #20
 800d7d6:	af00      	add	r7, sp, #0
 800d7d8:	6078      	str	r0, [r7, #4]
 800d7da:	6039      	str	r1, [r7, #0]
>>>>>>> master
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
<<<<<<< HEAD
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	689b      	ldr	r3, [r3, #8]
 800d080:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d088:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d08a:	683a      	ldr	r2, [r7, #0]
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	4313      	orrs	r3, r2
 800d090:	f043 0307 	orr.w	r3, r3, #7
 800d094:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	68fa      	ldr	r2, [r7, #12]
 800d09a:	609a      	str	r2, [r3, #8]
}
 800d09c:	bf00      	nop
 800d09e:	3714      	adds	r7, #20
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a6:	4770      	bx	lr

0800d0a8 <TIM_ETR_SetConfig>:
=======
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	689b      	ldr	r3, [r3, #8]
 800d7e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d7e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d7ea:	683a      	ldr	r2, [r7, #0]
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	4313      	orrs	r3, r2
 800d7f0:	f043 0307 	orr.w	r3, r3, #7
 800d7f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	68fa      	ldr	r2, [r7, #12]
 800d7fa:	609a      	str	r2, [r3, #8]
}
 800d7fc:	bf00      	nop
 800d7fe:	3714      	adds	r7, #20
 800d800:	46bd      	mov	sp, r7
 800d802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d806:	4770      	bx	lr

0800d808 <TIM_ETR_SetConfig>:
>>>>>>> master
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
<<<<<<< HEAD
 800d0a8:	b480      	push	{r7}
 800d0aa:	b087      	sub	sp, #28
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	60f8      	str	r0, [r7, #12]
 800d0b0:	60b9      	str	r1, [r7, #8]
 800d0b2:	607a      	str	r2, [r7, #4]
 800d0b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	689b      	ldr	r3, [r3, #8]
 800d0ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d0bc:	697b      	ldr	r3, [r7, #20]
 800d0be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d0c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d0c4:	683b      	ldr	r3, [r7, #0]
 800d0c6:	021a      	lsls	r2, r3, #8
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	431a      	orrs	r2, r3
 800d0cc:	68bb      	ldr	r3, [r7, #8]
 800d0ce:	4313      	orrs	r3, r2
 800d0d0:	697a      	ldr	r2, [r7, #20]
 800d0d2:	4313      	orrs	r3, r2
 800d0d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	697a      	ldr	r2, [r7, #20]
 800d0da:	609a      	str	r2, [r3, #8]
}
 800d0dc:	bf00      	nop
 800d0de:	371c      	adds	r7, #28
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e6:	4770      	bx	lr

0800d0e8 <TIM_CCxChannelCmd>:
=======
 800d808:	b480      	push	{r7}
 800d80a:	b087      	sub	sp, #28
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	60f8      	str	r0, [r7, #12]
 800d810:	60b9      	str	r1, [r7, #8]
 800d812:	607a      	str	r2, [r7, #4]
 800d814:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	689b      	ldr	r3, [r3, #8]
 800d81a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d81c:	697b      	ldr	r3, [r7, #20]
 800d81e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d822:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	021a      	lsls	r2, r3, #8
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	431a      	orrs	r2, r3
 800d82c:	68bb      	ldr	r3, [r7, #8]
 800d82e:	4313      	orrs	r3, r2
 800d830:	697a      	ldr	r2, [r7, #20]
 800d832:	4313      	orrs	r3, r2
 800d834:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	697a      	ldr	r2, [r7, #20]
 800d83a:	609a      	str	r2, [r3, #8]
}
 800d83c:	bf00      	nop
 800d83e:	371c      	adds	r7, #28
 800d840:	46bd      	mov	sp, r7
 800d842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d846:	4770      	bx	lr

0800d848 <TIM_CCxChannelCmd>:
>>>>>>> master
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
<<<<<<< HEAD
 800d0e8:	b480      	push	{r7}
 800d0ea:	b087      	sub	sp, #28
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	60f8      	str	r0, [r7, #12]
 800d0f0:	60b9      	str	r1, [r7, #8]
 800d0f2:	607a      	str	r2, [r7, #4]
=======
 800d848:	b480      	push	{r7}
 800d84a:	b087      	sub	sp, #28
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	60f8      	str	r0, [r7, #12]
 800d850:	60b9      	str	r1, [r7, #8]
 800d852:	607a      	str	r2, [r7, #4]
>>>>>>> master

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
<<<<<<< HEAD
 800d0f4:	68bb      	ldr	r3, [r7, #8]
 800d0f6:	f003 031f 	and.w	r3, r3, #31
 800d0fa:	2201      	movs	r2, #1
 800d0fc:	fa02 f303 	lsl.w	r3, r2, r3
 800d100:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	6a1a      	ldr	r2, [r3, #32]
 800d106:	697b      	ldr	r3, [r7, #20]
 800d108:	43db      	mvns	r3, r3
 800d10a:	401a      	ands	r2, r3
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	6a1a      	ldr	r2, [r3, #32]
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	f003 031f 	and.w	r3, r3, #31
 800d11a:	6879      	ldr	r1, [r7, #4]
 800d11c:	fa01 f303 	lsl.w	r3, r1, r3
 800d120:	431a      	orrs	r2, r3
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	621a      	str	r2, [r3, #32]
}
 800d126:	bf00      	nop
 800d128:	371c      	adds	r7, #28
 800d12a:	46bd      	mov	sp, r7
 800d12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d130:	4770      	bx	lr

0800d132 <HAL_TIMEx_PWMN_Start_IT>:
=======
 800d854:	68bb      	ldr	r3, [r7, #8]
 800d856:	f003 031f 	and.w	r3, r3, #31
 800d85a:	2201      	movs	r2, #1
 800d85c:	fa02 f303 	lsl.w	r3, r2, r3
 800d860:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	6a1a      	ldr	r2, [r3, #32]
 800d866:	697b      	ldr	r3, [r7, #20]
 800d868:	43db      	mvns	r3, r3
 800d86a:	401a      	ands	r2, r3
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	6a1a      	ldr	r2, [r3, #32]
 800d874:	68bb      	ldr	r3, [r7, #8]
 800d876:	f003 031f 	and.w	r3, r3, #31
 800d87a:	6879      	ldr	r1, [r7, #4]
 800d87c:	fa01 f303 	lsl.w	r3, r1, r3
 800d880:	431a      	orrs	r2, r3
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	621a      	str	r2, [r3, #32]
}
 800d886:	bf00      	nop
 800d888:	371c      	adds	r7, #28
 800d88a:	46bd      	mov	sp, r7
 800d88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d890:	4770      	bx	lr

0800d892 <HAL_TIMEx_PWMN_Start_IT>:
>>>>>>> master
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
<<<<<<< HEAD
 800d132:	b580      	push	{r7, lr}
 800d134:	b084      	sub	sp, #16
 800d136:	af00      	add	r7, sp, #0
 800d138:	6078      	str	r0, [r7, #4]
 800d13a:	6039      	str	r1, [r7, #0]
=======
 800d892:	b580      	push	{r7, lr}
 800d894:	b084      	sub	sp, #16
 800d896:	af00      	add	r7, sp, #0
 800d898:	6078      	str	r0, [r7, #4]
 800d89a:	6039      	str	r1, [r7, #0]
>>>>>>> master
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
<<<<<<< HEAD
 800d13c:	683b      	ldr	r3, [r7, #0]
 800d13e:	2b04      	cmp	r3, #4
 800d140:	d00d      	beq.n	800d15e <HAL_TIMEx_PWMN_Start_IT+0x2c>
 800d142:	2b08      	cmp	r3, #8
 800d144:	d014      	beq.n	800d170 <HAL_TIMEx_PWMN_Start_IT+0x3e>
 800d146:	2b00      	cmp	r3, #0
 800d148:	d000      	beq.n	800d14c <HAL_TIMEx_PWMN_Start_IT+0x1a>
=======
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	2b04      	cmp	r3, #4
 800d8a0:	d00d      	beq.n	800d8be <HAL_TIMEx_PWMN_Start_IT+0x2c>
 800d8a2:	2b08      	cmp	r3, #8
 800d8a4:	d014      	beq.n	800d8d0 <HAL_TIMEx_PWMN_Start_IT+0x3e>
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d000      	beq.n	800d8ac <HAL_TIMEx_PWMN_Start_IT+0x1a>
>>>>>>> master
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
<<<<<<< HEAD
 800d14a:	e01a      	b.n	800d182 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	68da      	ldr	r2, [r3, #12]
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	f042 0202 	orr.w	r2, r2, #2
 800d15a:	60da      	str	r2, [r3, #12]
      break;
 800d15c:	e011      	b.n	800d182 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	68da      	ldr	r2, [r3, #12]
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	f042 0204 	orr.w	r2, r2, #4
 800d16c:	60da      	str	r2, [r3, #12]
      break;
 800d16e:	e008      	b.n	800d182 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	68da      	ldr	r2, [r3, #12]
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	f042 0208 	orr.w	r2, r2, #8
 800d17e:	60da      	str	r2, [r3, #12]
      break;
 800d180:	bf00      	nop
=======
 800d8aa:	e01a      	b.n	800d8e2 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	68da      	ldr	r2, [r3, #12]
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	f042 0202 	orr.w	r2, r2, #2
 800d8ba:	60da      	str	r2, [r3, #12]
      break;
 800d8bc:	e011      	b.n	800d8e2 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	68da      	ldr	r2, [r3, #12]
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	f042 0204 	orr.w	r2, r2, #4
 800d8cc:	60da      	str	r2, [r3, #12]
      break;
 800d8ce:	e008      	b.n	800d8e2 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	68da      	ldr	r2, [r3, #12]
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	f042 0208 	orr.w	r2, r2, #8
 800d8de:	60da      	str	r2, [r3, #12]
      break;
 800d8e0:	bf00      	nop
>>>>>>> master
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
<<<<<<< HEAD
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	68da      	ldr	r2, [r3, #12]
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d190:	60da      	str	r2, [r3, #12]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	2204      	movs	r2, #4
 800d198:	6839      	ldr	r1, [r7, #0]
 800d19a:	4618      	mov	r0, r3
 800d19c:	f000 f8c9 	bl	800d332 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d1ae:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	689b      	ldr	r3, [r3, #8]
 800d1b6:	f003 0307 	and.w	r3, r3, #7
 800d1ba:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	2b06      	cmp	r3, #6
 800d1c0:	d007      	beq.n	800d1d2 <HAL_TIMEx_PWMN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	681a      	ldr	r2, [r3, #0]
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	f042 0201 	orr.w	r2, r2, #1
 800d1d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d1d2:	2300      	movs	r3, #0
}
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	3710      	adds	r7, #16
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	bd80      	pop	{r7, pc}

0800d1dc <HAL_TIMEx_MasterConfigSynchronization>:
=======
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	68da      	ldr	r2, [r3, #12]
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d8f0:	60da      	str	r2, [r3, #12]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	2204      	movs	r2, #4
 800d8f8:	6839      	ldr	r1, [r7, #0]
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	f000 f93f 	bl	800db7e <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d90e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	689b      	ldr	r3, [r3, #8]
 800d916:	f003 0307 	and.w	r3, r3, #7
 800d91a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	2b06      	cmp	r3, #6
 800d920:	d007      	beq.n	800d932 <HAL_TIMEx_PWMN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	681a      	ldr	r2, [r3, #0]
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	f042 0201 	orr.w	r2, r2, #1
 800d930:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d932:	2300      	movs	r3, #0
}
 800d934:	4618      	mov	r0, r3
 800d936:	3710      	adds	r7, #16
 800d938:	46bd      	mov	sp, r7
 800d93a:	bd80      	pop	{r7, pc}

0800d93c <HAL_TIMEx_PWMN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d93c:	b580      	push	{r7, lr}
 800d93e:	b084      	sub	sp, #16
 800d940:	af00      	add	r7, sp, #0
 800d942:	6078      	str	r0, [r7, #4]
 800d944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800d946:	683b      	ldr	r3, [r7, #0]
 800d948:	2b04      	cmp	r3, #4
 800d94a:	d00d      	beq.n	800d968 <HAL_TIMEx_PWMN_Stop_IT+0x2c>
 800d94c:	2b08      	cmp	r3, #8
 800d94e:	d014      	beq.n	800d97a <HAL_TIMEx_PWMN_Stop_IT+0x3e>
 800d950:	2b00      	cmp	r3, #0
 800d952:	d000      	beq.n	800d956 <HAL_TIMEx_PWMN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 800d954:	e01a      	b.n	800d98c <HAL_TIMEx_PWMN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	68da      	ldr	r2, [r3, #12]
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	f022 0202 	bic.w	r2, r2, #2
 800d964:	60da      	str	r2, [r3, #12]
      break;
 800d966:	e011      	b.n	800d98c <HAL_TIMEx_PWMN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	68da      	ldr	r2, [r3, #12]
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	f022 0204 	bic.w	r2, r2, #4
 800d976:	60da      	str	r2, [r3, #12]
      break;
 800d978:	e008      	b.n	800d98c <HAL_TIMEx_PWMN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	68da      	ldr	r2, [r3, #12]
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	f022 0208 	bic.w	r2, r2, #8
 800d988:	60da      	str	r2, [r3, #12]
      break;
 800d98a:	bf00      	nop
  }

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	2200      	movs	r2, #0
 800d992:	6839      	ldr	r1, [r7, #0]
 800d994:	4618      	mov	r0, r3
 800d996:	f000 f8f2 	bl	800db7e <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	6a1b      	ldr	r3, [r3, #32]
 800d9a0:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 800d9a2:	68fa      	ldr	r2, [r7, #12]
 800d9a4:	f240 4344 	movw	r3, #1092	; 0x444
 800d9a8:	4013      	ands	r3, r2
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d107      	bne.n	800d9be <HAL_TIMEx_PWMN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	68da      	ldr	r2, [r3, #12]
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d9bc:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	6a1a      	ldr	r2, [r3, #32]
 800d9c4:	f241 1311 	movw	r3, #4369	; 0x1111
 800d9c8:	4013      	ands	r3, r2
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d10f      	bne.n	800d9ee <HAL_TIMEx_PWMN_Stop_IT+0xb2>
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	6a1a      	ldr	r2, [r3, #32]
 800d9d4:	f240 4344 	movw	r3, #1092	; 0x444
 800d9d8:	4013      	ands	r3, r2
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d107      	bne.n	800d9ee <HAL_TIMEx_PWMN_Stop_IT+0xb2>
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d9ec:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	6a1a      	ldr	r2, [r3, #32]
 800d9f4:	f241 1311 	movw	r3, #4369	; 0x1111
 800d9f8:	4013      	ands	r3, r2
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d10f      	bne.n	800da1e <HAL_TIMEx_PWMN_Stop_IT+0xe2>
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	6a1a      	ldr	r2, [r3, #32]
 800da04:	f240 4344 	movw	r3, #1092	; 0x444
 800da08:	4013      	ands	r3, r2
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d107      	bne.n	800da1e <HAL_TIMEx_PWMN_Stop_IT+0xe2>
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	681a      	ldr	r2, [r3, #0]
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	f022 0201 	bic.w	r2, r2, #1
 800da1c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800da1e:	2300      	movs	r3, #0
}
 800da20:	4618      	mov	r0, r3
 800da22:	3710      	adds	r7, #16
 800da24:	46bd      	mov	sp, r7
 800da26:	bd80      	pop	{r7, pc}

0800da28 <HAL_TIMEx_MasterConfigSynchronization>:
>>>>>>> master
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
<<<<<<< HEAD
 800d1dc:	b480      	push	{r7}
 800d1de:	b085      	sub	sp, #20
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
 800d1e4:	6039      	str	r1, [r7, #0]
=======
 800da28:	b480      	push	{r7}
 800da2a:	b085      	sub	sp, #20
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	6078      	str	r0, [r7, #4]
 800da30:	6039      	str	r1, [r7, #0]
>>>>>>> master
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
<<<<<<< HEAD
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d1ec:	2b01      	cmp	r3, #1
 800d1ee:	d101      	bne.n	800d1f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d1f0:	2302      	movs	r3, #2
 800d1f2:	e032      	b.n	800d25a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	2201      	movs	r2, #1
 800d1f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	2202      	movs	r2, #2
 800d200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	685b      	ldr	r3, [r3, #4]
 800d20a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	689b      	ldr	r3, [r3, #8]
 800d212:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d21a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d21c:	683b      	ldr	r3, [r7, #0]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	68fa      	ldr	r2, [r7, #12]
 800d222:	4313      	orrs	r3, r2
 800d224:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800d226:	68bb      	ldr	r3, [r7, #8]
 800d228:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d22c:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	685b      	ldr	r3, [r3, #4]
 800d232:	68ba      	ldr	r2, [r7, #8]
 800d234:	4313      	orrs	r3, r2
 800d236:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	68fa      	ldr	r2, [r7, #12]
 800d23e:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	68ba      	ldr	r2, [r7, #8]
 800d246:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	2201      	movs	r2, #1
 800d24c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	2200      	movs	r2, #0
 800d254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d258:	2300      	movs	r3, #0
}
 800d25a:	4618      	mov	r0, r3
 800d25c:	3714      	adds	r7, #20
 800d25e:	46bd      	mov	sp, r7
 800d260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d264:	4770      	bx	lr

0800d266 <HAL_TIMEx_ConfigBreakDeadTime>:
=======
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800da38:	2b01      	cmp	r3, #1
 800da3a:	d101      	bne.n	800da40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800da3c:	2302      	movs	r3, #2
 800da3e:	e032      	b.n	800daa6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	2201      	movs	r2, #1
 800da44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	2202      	movs	r2, #2
 800da4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	685b      	ldr	r3, [r3, #4]
 800da56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	689b      	ldr	r3, [r3, #8]
 800da5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	68fa      	ldr	r2, [r7, #12]
 800da6e:	4313      	orrs	r3, r2
 800da70:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800da72:	68bb      	ldr	r3, [r7, #8]
 800da74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800da78:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	685b      	ldr	r3, [r3, #4]
 800da7e:	68ba      	ldr	r2, [r7, #8]
 800da80:	4313      	orrs	r3, r2
 800da82:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	68fa      	ldr	r2, [r7, #12]
 800da8a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	68ba      	ldr	r2, [r7, #8]
 800da92:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2201      	movs	r2, #1
 800da98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	2200      	movs	r2, #0
 800daa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800daa4:	2300      	movs	r3, #0
}
 800daa6:	4618      	mov	r0, r3
 800daa8:	3714      	adds	r7, #20
 800daaa:	46bd      	mov	sp, r7
 800daac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab0:	4770      	bx	lr

0800dab2 <HAL_TIMEx_ConfigBreakDeadTime>:
>>>>>>> master
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
<<<<<<< HEAD
 800d266:	b480      	push	{r7}
 800d268:	b085      	sub	sp, #20
 800d26a:	af00      	add	r7, sp, #0
 800d26c:	6078      	str	r0, [r7, #4]
 800d26e:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d270:	2300      	movs	r3, #0
 800d272:	60fb      	str	r3, [r7, #12]
=======
 800dab2:	b480      	push	{r7}
 800dab4:	b085      	sub	sp, #20
 800dab6:	af00      	add	r7, sp, #0
 800dab8:	6078      	str	r0, [r7, #4]
 800daba:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800dabc:	2300      	movs	r3, #0
 800dabe:	60fb      	str	r3, [r7, #12]
>>>>>>> master
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
<<<<<<< HEAD
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d27a:	2b01      	cmp	r3, #1
 800d27c:	d101      	bne.n	800d282 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d27e:	2302      	movs	r3, #2
 800d280:	e03d      	b.n	800d2fe <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	2201      	movs	r2, #1
 800d286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dac6:	2b01      	cmp	r3, #1
 800dac8:	d101      	bne.n	800dace <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800daca:	2302      	movs	r3, #2
 800dacc:	e03d      	b.n	800db4a <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	2201      	movs	r2, #1
 800dad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
>>>>>>> master

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
<<<<<<< HEAD
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	68db      	ldr	r3, [r3, #12]
 800d294:	4313      	orrs	r3, r2
 800d296:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d29e:	683b      	ldr	r3, [r7, #0]
 800d2a0:	689b      	ldr	r3, [r3, #8]
 800d2a2:	4313      	orrs	r3, r2
 800d2a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	685b      	ldr	r3, [r3, #4]
 800d2b0:	4313      	orrs	r3, r2
 800d2b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d2ba:	683b      	ldr	r3, [r7, #0]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	4313      	orrs	r3, r2
 800d2c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d2c8:	683b      	ldr	r3, [r7, #0]
 800d2ca:	691b      	ldr	r3, [r3, #16]
 800d2cc:	4313      	orrs	r3, r2
 800d2ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	695b      	ldr	r3, [r3, #20]
 800d2da:	4313      	orrs	r3, r2
 800d2dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d2e4:	683b      	ldr	r3, [r7, #0]
 800d2e6:	69db      	ldr	r3, [r3, #28]
 800d2e8:	4313      	orrs	r3, r2
 800d2ea:	60fb      	str	r3, [r7, #12]
=======
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	68db      	ldr	r3, [r3, #12]
 800dae0:	4313      	orrs	r3, r2
 800dae2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	689b      	ldr	r3, [r3, #8]
 800daee:	4313      	orrs	r3, r2
 800daf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800daf8:	683b      	ldr	r3, [r7, #0]
 800dafa:	685b      	ldr	r3, [r3, #4]
 800dafc:	4313      	orrs	r3, r2
 800dafe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800db06:	683b      	ldr	r3, [r7, #0]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	4313      	orrs	r3, r2
 800db0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800db14:	683b      	ldr	r3, [r7, #0]
 800db16:	691b      	ldr	r3, [r3, #16]
 800db18:	4313      	orrs	r3, r2
 800db1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	695b      	ldr	r3, [r3, #20]
 800db26:	4313      	orrs	r3, r2
 800db28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800db30:	683b      	ldr	r3, [r7, #0]
 800db32:	69db      	ldr	r3, [r3, #28]
 800db34:	4313      	orrs	r3, r2
 800db36:	60fb      	str	r3, [r7, #12]
>>>>>>> master


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
<<<<<<< HEAD
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	68fa      	ldr	r2, [r7, #12]
 800d2f2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d2fc:	2300      	movs	r3, #0
}
 800d2fe:	4618      	mov	r0, r3
 800d300:	3714      	adds	r7, #20
 800d302:	46bd      	mov	sp, r7
 800d304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d308:	4770      	bx	lr

0800d30a <HAL_TIMEx_CommutCallback>:
=======
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	68fa      	ldr	r2, [r7, #12]
 800db3e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	2200      	movs	r2, #0
 800db44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800db48:	2300      	movs	r3, #0
}
 800db4a:	4618      	mov	r0, r3
 800db4c:	3714      	adds	r7, #20
 800db4e:	46bd      	mov	sp, r7
 800db50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db54:	4770      	bx	lr

0800db56 <HAL_TIMEx_CommutCallback>:
>>>>>>> master
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800d30a:	b480      	push	{r7}
 800d30c:	b083      	sub	sp, #12
 800d30e:	af00      	add	r7, sp, #0
 800d310:	6078      	str	r0, [r7, #4]
=======
 800db56:	b480      	push	{r7}
 800db58:	b083      	sub	sp, #12
 800db5a:	af00      	add	r7, sp, #0
 800db5c:	6078      	str	r0, [r7, #4]
>>>>>>> master
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800d312:	bf00      	nop
 800d314:	370c      	adds	r7, #12
 800d316:	46bd      	mov	sp, r7
 800d318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31c:	4770      	bx	lr

0800d31e <HAL_TIMEx_BreakCallback>:
=======
 800db5e:	bf00      	nop
 800db60:	370c      	adds	r7, #12
 800db62:	46bd      	mov	sp, r7
 800db64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db68:	4770      	bx	lr

0800db6a <HAL_TIMEx_BreakCallback>:
>>>>>>> master
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800d31e:	b480      	push	{r7}
 800d320:	b083      	sub	sp, #12
 800d322:	af00      	add	r7, sp, #0
 800d324:	6078      	str	r0, [r7, #4]
=======
 800db6a:	b480      	push	{r7}
 800db6c:	b083      	sub	sp, #12
 800db6e:	af00      	add	r7, sp, #0
 800db70:	6078      	str	r0, [r7, #4]
>>>>>>> master
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800d326:	bf00      	nop
 800d328:	370c      	adds	r7, #12
 800d32a:	46bd      	mov	sp, r7
 800d32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d330:	4770      	bx	lr

0800d332 <TIM_CCxNChannelCmd>:
=======
 800db72:	bf00      	nop
 800db74:	370c      	adds	r7, #12
 800db76:	46bd      	mov	sp, r7
 800db78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db7c:	4770      	bx	lr

0800db7e <TIM_CCxNChannelCmd>:
>>>>>>> master
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
<<<<<<< HEAD
 800d332:	b480      	push	{r7}
 800d334:	b087      	sub	sp, #28
 800d336:	af00      	add	r7, sp, #0
 800d338:	60f8      	str	r0, [r7, #12]
 800d33a:	60b9      	str	r1, [r7, #8]
 800d33c:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d33e:	68bb      	ldr	r3, [r7, #8]
 800d340:	f003 031f 	and.w	r3, r3, #31
 800d344:	2204      	movs	r2, #4
 800d346:	fa02 f303 	lsl.w	r3, r2, r3
 800d34a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	6a1a      	ldr	r2, [r3, #32]
 800d350:	697b      	ldr	r3, [r7, #20]
 800d352:	43db      	mvns	r3, r3
 800d354:	401a      	ands	r2, r3
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	6a1a      	ldr	r2, [r3, #32]
 800d35e:	68bb      	ldr	r3, [r7, #8]
 800d360:	f003 031f 	and.w	r3, r3, #31
 800d364:	6879      	ldr	r1, [r7, #4]
 800d366:	fa01 f303 	lsl.w	r3, r1, r3
 800d36a:	431a      	orrs	r2, r3
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	621a      	str	r2, [r3, #32]
}
 800d370:	bf00      	nop
 800d372:	371c      	adds	r7, #28
 800d374:	46bd      	mov	sp, r7
 800d376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37a:	4770      	bx	lr

0800d37c <HAL_UART_Init>:
=======
 800db7e:	b480      	push	{r7}
 800db80:	b087      	sub	sp, #28
 800db82:	af00      	add	r7, sp, #0
 800db84:	60f8      	str	r0, [r7, #12]
 800db86:	60b9      	str	r1, [r7, #8]
 800db88:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	f003 031f 	and.w	r3, r3, #31
 800db90:	2204      	movs	r2, #4
 800db92:	fa02 f303 	lsl.w	r3, r2, r3
 800db96:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	6a1a      	ldr	r2, [r3, #32]
 800db9c:	697b      	ldr	r3, [r7, #20]
 800db9e:	43db      	mvns	r3, r3
 800dba0:	401a      	ands	r2, r3
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	6a1a      	ldr	r2, [r3, #32]
 800dbaa:	68bb      	ldr	r3, [r7, #8]
 800dbac:	f003 031f 	and.w	r3, r3, #31
 800dbb0:	6879      	ldr	r1, [r7, #4]
 800dbb2:	fa01 f303 	lsl.w	r3, r1, r3
 800dbb6:	431a      	orrs	r2, r3
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	621a      	str	r2, [r3, #32]
}
 800dbbc:	bf00      	nop
 800dbbe:	371c      	adds	r7, #28
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc6:	4770      	bx	lr

0800dbc8 <HAL_UART_Init>:
>>>>>>> master
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b082      	sub	sp, #8
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d101      	bne.n	800d38e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d38a:	2301      	movs	r3, #1
 800d38c:	e03f      	b.n	800d40e <HAL_UART_Init+0x92>
=======
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b082      	sub	sp, #8
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d101      	bne.n	800dbda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800dbd6:	2301      	movs	r3, #1
 800dbd8:	e03f      	b.n	800dc5a <HAL_UART_Init+0x92>
>>>>>>> master
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
<<<<<<< HEAD
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d394:	b2db      	uxtb	r3, r3
 800d396:	2b00      	cmp	r3, #0
 800d398:	d106      	bne.n	800d3a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	2200      	movs	r2, #0
 800d39e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
=======
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800dbe0:	b2db      	uxtb	r3, r3
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d106      	bne.n	800dbf4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	2200      	movs	r2, #0
 800dbea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
>>>>>>> master

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
<<<<<<< HEAD
 800d3a2:	6878      	ldr	r0, [r7, #4]
 800d3a4:	f003 fd2e 	bl	8010e04 <HAL_UART_MspInit>
=======
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	f004 fab6 	bl	8012160 <HAL_UART_MspInit>
>>>>>>> master
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
<<<<<<< HEAD
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	2224      	movs	r2, #36	; 0x24
 800d3ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	68da      	ldr	r2, [r3, #12]
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d3be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d3c0:	6878      	ldr	r0, [r7, #4]
 800d3c2:	f000 fa65 	bl	800d890 <UART_SetConfig>
=======
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	2224      	movs	r2, #36	; 0x24
 800dbf8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	68da      	ldr	r2, [r3, #12]
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800dc0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800dc0c:	6878      	ldr	r0, [r7, #4]
 800dc0e:	f000 fb47 	bl	800e2a0 <UART_SetConfig>
>>>>>>> master

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
<<<<<<< HEAD
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	691a      	ldr	r2, [r3, #16]
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d3d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	695a      	ldr	r2, [r3, #20]
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d3e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	68da      	ldr	r2, [r3, #12]
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d3f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	2220      	movs	r2, #32
 800d400:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	2220      	movs	r2, #32
 800d408:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800d40c:	2300      	movs	r3, #0
}
 800d40e:	4618      	mov	r0, r3
 800d410:	3708      	adds	r7, #8
 800d412:	46bd      	mov	sp, r7
 800d414:	bd80      	pop	{r7, pc}
	...

0800d418 <HAL_UART_IRQHandler>:
=======
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	691a      	ldr	r2, [r3, #16]
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800dc20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	695a      	ldr	r2, [r3, #20]
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800dc30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	681b      	ldr	r3, [r3, #0]
 800dc36:	68da      	ldr	r2, [r3, #12]
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800dc40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	2200      	movs	r2, #0
 800dc46:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	2220      	movs	r2, #32
 800dc4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	2220      	movs	r2, #32
 800dc54:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800dc58:	2300      	movs	r3, #0
}
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	3708      	adds	r7, #8
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	bd80      	pop	{r7, pc}

0800dc62 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dc62:	b580      	push	{r7, lr}
 800dc64:	b088      	sub	sp, #32
 800dc66:	af02      	add	r7, sp, #8
 800dc68:	60f8      	str	r0, [r7, #12]
 800dc6a:	60b9      	str	r1, [r7, #8]
 800dc6c:	603b      	str	r3, [r7, #0]
 800dc6e:	4613      	mov	r3, r2
 800dc70:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800dc72:	2300      	movs	r3, #0
 800dc74:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800dc7c:	b2db      	uxtb	r3, r3
 800dc7e:	2b20      	cmp	r3, #32
 800dc80:	f040 8083 	bne.w	800dd8a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800dc84:	68bb      	ldr	r3, [r7, #8]
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d002      	beq.n	800dc90 <HAL_UART_Transmit+0x2e>
 800dc8a:	88fb      	ldrh	r3, [r7, #6]
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d101      	bne.n	800dc94 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800dc90:	2301      	movs	r3, #1
 800dc92:	e07b      	b.n	800dd8c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800dc9a:	2b01      	cmp	r3, #1
 800dc9c:	d101      	bne.n	800dca2 <HAL_UART_Transmit+0x40>
 800dc9e:	2302      	movs	r3, #2
 800dca0:	e074      	b.n	800dd8c <HAL_UART_Transmit+0x12a>
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	2201      	movs	r2, #1
 800dca6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	2200      	movs	r2, #0
 800dcae:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	2221      	movs	r2, #33	; 0x21
 800dcb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800dcb8:	f7fb f8e4 	bl	8008e84 <HAL_GetTick>
 800dcbc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	88fa      	ldrh	r2, [r7, #6]
 800dcc2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	88fa      	ldrh	r2, [r7, #6]
 800dcc8:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800dcca:	e042      	b.n	800dd52 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800dcd0:	b29b      	uxth	r3, r3
 800dcd2:	3b01      	subs	r3, #1
 800dcd4:	b29a      	uxth	r2, r3
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	689b      	ldr	r3, [r3, #8]
 800dcde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dce2:	d122      	bne.n	800dd2a <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800dce4:	683b      	ldr	r3, [r7, #0]
 800dce6:	9300      	str	r3, [sp, #0]
 800dce8:	697b      	ldr	r3, [r7, #20]
 800dcea:	2200      	movs	r2, #0
 800dcec:	2180      	movs	r1, #128	; 0x80
 800dcee:	68f8      	ldr	r0, [r7, #12]
 800dcf0:	f000 f96a 	bl	800dfc8 <UART_WaitOnFlagUntilTimeout>
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	2b00      	cmp	r3, #0
 800dcf8:	d001      	beq.n	800dcfe <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800dcfa:	2303      	movs	r3, #3
 800dcfc:	e046      	b.n	800dd8c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800dd02:	693b      	ldr	r3, [r7, #16]
 800dd04:	881b      	ldrh	r3, [r3, #0]
 800dd06:	461a      	mov	r2, r3
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800dd10:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	691b      	ldr	r3, [r3, #16]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d103      	bne.n	800dd22 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	3302      	adds	r3, #2
 800dd1e:	60bb      	str	r3, [r7, #8]
 800dd20:	e017      	b.n	800dd52 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800dd22:	68bb      	ldr	r3, [r7, #8]
 800dd24:	3301      	adds	r3, #1
 800dd26:	60bb      	str	r3, [r7, #8]
 800dd28:	e013      	b.n	800dd52 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	9300      	str	r3, [sp, #0]
 800dd2e:	697b      	ldr	r3, [r7, #20]
 800dd30:	2200      	movs	r2, #0
 800dd32:	2180      	movs	r1, #128	; 0x80
 800dd34:	68f8      	ldr	r0, [r7, #12]
 800dd36:	f000 f947 	bl	800dfc8 <UART_WaitOnFlagUntilTimeout>
 800dd3a:	4603      	mov	r3, r0
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d001      	beq.n	800dd44 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800dd40:	2303      	movs	r3, #3
 800dd42:	e023      	b.n	800dd8c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800dd44:	68bb      	ldr	r3, [r7, #8]
 800dd46:	1c5a      	adds	r2, r3, #1
 800dd48:	60ba      	str	r2, [r7, #8]
 800dd4a:	781a      	ldrb	r2, [r3, #0]
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800dd56:	b29b      	uxth	r3, r3
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d1b7      	bne.n	800dccc <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800dd5c:	683b      	ldr	r3, [r7, #0]
 800dd5e:	9300      	str	r3, [sp, #0]
 800dd60:	697b      	ldr	r3, [r7, #20]
 800dd62:	2200      	movs	r2, #0
 800dd64:	2140      	movs	r1, #64	; 0x40
 800dd66:	68f8      	ldr	r0, [r7, #12]
 800dd68:	f000 f92e 	bl	800dfc8 <UART_WaitOnFlagUntilTimeout>
 800dd6c:	4603      	mov	r3, r0
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d001      	beq.n	800dd76 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800dd72:	2303      	movs	r3, #3
 800dd74:	e00a      	b.n	800dd8c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	2220      	movs	r2, #32
 800dd7a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	2200      	movs	r2, #0
 800dd82:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800dd86:	2300      	movs	r3, #0
 800dd88:	e000      	b.n	800dd8c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800dd8a:	2302      	movs	r3, #2
  }
}
 800dd8c:	4618      	mov	r0, r3
 800dd8e:	3718      	adds	r7, #24
 800dd90:	46bd      	mov	sp, r7
 800dd92:	bd80      	pop	{r7, pc}

0800dd94 <HAL_UART_IRQHandler>:
>>>>>>> master
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800d418:	b580      	push	{r7, lr}
 800d41a:	b088      	sub	sp, #32
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	681b      	ldr	r3, [r3, #0]
 800d426:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681b      	ldr	r3, [r3, #0]
 800d42c:	68db      	ldr	r3, [r3, #12]
 800d42e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	695b      	ldr	r3, [r3, #20]
 800d436:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800d438:	2300      	movs	r3, #0
 800d43a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800d43c:	2300      	movs	r3, #0
 800d43e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800d440:	69fb      	ldr	r3, [r7, #28]
 800d442:	f003 030f 	and.w	r3, r3, #15
 800d446:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800d448:	693b      	ldr	r3, [r7, #16]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d10d      	bne.n	800d46a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d44e:	69fb      	ldr	r3, [r7, #28]
 800d450:	f003 0320 	and.w	r3, r3, #32
 800d454:	2b00      	cmp	r3, #0
 800d456:	d008      	beq.n	800d46a <HAL_UART_IRQHandler+0x52>
 800d458:	69bb      	ldr	r3, [r7, #24]
 800d45a:	f003 0320 	and.w	r3, r3, #32
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d003      	beq.n	800d46a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800d462:	6878      	ldr	r0, [r7, #4]
 800d464:	f000 f992 	bl	800d78c <UART_Receive_IT>
      return;
 800d468:	e0cc      	b.n	800d604 <HAL_UART_IRQHandler+0x1ec>
=======
 800dd94:	b580      	push	{r7, lr}
 800dd96:	b088      	sub	sp, #32
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	68db      	ldr	r3, [r3, #12]
 800ddaa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	695b      	ldr	r3, [r3, #20]
 800ddb2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800ddb8:	2300      	movs	r3, #0
 800ddba:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ddbc:	69fb      	ldr	r3, [r7, #28]
 800ddbe:	f003 030f 	and.w	r3, r3, #15
 800ddc2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800ddc4:	693b      	ldr	r3, [r7, #16]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d10d      	bne.n	800dde6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ddca:	69fb      	ldr	r3, [r7, #28]
 800ddcc:	f003 0320 	and.w	r3, r3, #32
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d008      	beq.n	800dde6 <HAL_UART_IRQHandler+0x52>
 800ddd4:	69bb      	ldr	r3, [r7, #24]
 800ddd6:	f003 0320 	and.w	r3, r3, #32
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d003      	beq.n	800dde6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800ddde:	6878      	ldr	r0, [r7, #4]
 800dde0:	f000 f9dc 	bl	800e19c <UART_Receive_IT>
      return;
 800dde4:	e0cc      	b.n	800df80 <HAL_UART_IRQHandler+0x1ec>
>>>>>>> master
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
<<<<<<< HEAD
 800d46a:	693b      	ldr	r3, [r7, #16]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	f000 80ab 	beq.w	800d5c8 <HAL_UART_IRQHandler+0x1b0>
 800d472:	697b      	ldr	r3, [r7, #20]
 800d474:	f003 0301 	and.w	r3, r3, #1
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d105      	bne.n	800d488 <HAL_UART_IRQHandler+0x70>
 800d47c:	69bb      	ldr	r3, [r7, #24]
 800d47e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800d482:	2b00      	cmp	r3, #0
 800d484:	f000 80a0 	beq.w	800d5c8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d488:	69fb      	ldr	r3, [r7, #28]
 800d48a:	f003 0301 	and.w	r3, r3, #1
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d00a      	beq.n	800d4a8 <HAL_UART_IRQHandler+0x90>
 800d492:	69bb      	ldr	r3, [r7, #24]
 800d494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d005      	beq.n	800d4a8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4a0:	f043 0201 	orr.w	r2, r3, #1
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800dde6:	693b      	ldr	r3, [r7, #16]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	f000 80ab 	beq.w	800df44 <HAL_UART_IRQHandler+0x1b0>
 800ddee:	697b      	ldr	r3, [r7, #20]
 800ddf0:	f003 0301 	and.w	r3, r3, #1
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d105      	bne.n	800de04 <HAL_UART_IRQHandler+0x70>
 800ddf8:	69bb      	ldr	r3, [r7, #24]
 800ddfa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	f000 80a0 	beq.w	800df44 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800de04:	69fb      	ldr	r3, [r7, #28]
 800de06:	f003 0301 	and.w	r3, r3, #1
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d00a      	beq.n	800de24 <HAL_UART_IRQHandler+0x90>
 800de0e:	69bb      	ldr	r3, [r7, #24]
 800de10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de14:	2b00      	cmp	r3, #0
 800de16:	d005      	beq.n	800de24 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de1c:	f043 0201 	orr.w	r2, r3, #1
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> master
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
<<<<<<< HEAD
 800d4a8:	69fb      	ldr	r3, [r7, #28]
 800d4aa:	f003 0304 	and.w	r3, r3, #4
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d00a      	beq.n	800d4c8 <HAL_UART_IRQHandler+0xb0>
 800d4b2:	697b      	ldr	r3, [r7, #20]
 800d4b4:	f003 0301 	and.w	r3, r3, #1
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d005      	beq.n	800d4c8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4c0:	f043 0202 	orr.w	r2, r3, #2
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800de24:	69fb      	ldr	r3, [r7, #28]
 800de26:	f003 0304 	and.w	r3, r3, #4
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d00a      	beq.n	800de44 <HAL_UART_IRQHandler+0xb0>
 800de2e:	697b      	ldr	r3, [r7, #20]
 800de30:	f003 0301 	and.w	r3, r3, #1
 800de34:	2b00      	cmp	r3, #0
 800de36:	d005      	beq.n	800de44 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de3c:	f043 0202 	orr.w	r2, r3, #2
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> master
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
<<<<<<< HEAD
 800d4c8:	69fb      	ldr	r3, [r7, #28]
 800d4ca:	f003 0302 	and.w	r3, r3, #2
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d00a      	beq.n	800d4e8 <HAL_UART_IRQHandler+0xd0>
 800d4d2:	697b      	ldr	r3, [r7, #20]
 800d4d4:	f003 0301 	and.w	r3, r3, #1
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d005      	beq.n	800d4e8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4e0:	f043 0204 	orr.w	r2, r3, #4
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800de44:	69fb      	ldr	r3, [r7, #28]
 800de46:	f003 0302 	and.w	r3, r3, #2
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d00a      	beq.n	800de64 <HAL_UART_IRQHandler+0xd0>
 800de4e:	697b      	ldr	r3, [r7, #20]
 800de50:	f003 0301 	and.w	r3, r3, #1
 800de54:	2b00      	cmp	r3, #0
 800de56:	d005      	beq.n	800de64 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de5c:	f043 0204 	orr.w	r2, r3, #4
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> master
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
<<<<<<< HEAD
 800d4e8:	69fb      	ldr	r3, [r7, #28]
 800d4ea:	f003 0308 	and.w	r3, r3, #8
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d00a      	beq.n	800d508 <HAL_UART_IRQHandler+0xf0>
 800d4f2:	697b      	ldr	r3, [r7, #20]
 800d4f4:	f003 0301 	and.w	r3, r3, #1
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d005      	beq.n	800d508 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d500:	f043 0208 	orr.w	r2, r3, #8
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800de64:	69fb      	ldr	r3, [r7, #28]
 800de66:	f003 0308 	and.w	r3, r3, #8
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d00a      	beq.n	800de84 <HAL_UART_IRQHandler+0xf0>
 800de6e:	697b      	ldr	r3, [r7, #20]
 800de70:	f003 0301 	and.w	r3, r3, #1
 800de74:	2b00      	cmp	r3, #0
 800de76:	d005      	beq.n	800de84 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de7c:	f043 0208 	orr.w	r2, r3, #8
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> master
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
<<<<<<< HEAD
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d078      	beq.n	800d602 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d510:	69fb      	ldr	r3, [r7, #28]
 800d512:	f003 0320 	and.w	r3, r3, #32
 800d516:	2b00      	cmp	r3, #0
 800d518:	d007      	beq.n	800d52a <HAL_UART_IRQHandler+0x112>
 800d51a:	69bb      	ldr	r3, [r7, #24]
 800d51c:	f003 0320 	and.w	r3, r3, #32
 800d520:	2b00      	cmp	r3, #0
 800d522:	d002      	beq.n	800d52a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800d524:	6878      	ldr	r0, [r7, #4]
 800d526:	f000 f931 	bl	800d78c <UART_Receive_IT>
=======
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d078      	beq.n	800df7e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800de8c:	69fb      	ldr	r3, [r7, #28]
 800de8e:	f003 0320 	and.w	r3, r3, #32
 800de92:	2b00      	cmp	r3, #0
 800de94:	d007      	beq.n	800dea6 <HAL_UART_IRQHandler+0x112>
 800de96:	69bb      	ldr	r3, [r7, #24]
 800de98:	f003 0320 	and.w	r3, r3, #32
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d002      	beq.n	800dea6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800dea0:	6878      	ldr	r0, [r7, #4]
 800dea2:	f000 f97b 	bl	800e19c <UART_Receive_IT>
>>>>>>> master
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
<<<<<<< HEAD
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	695b      	ldr	r3, [r3, #20]
 800d530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d534:	2b40      	cmp	r3, #64	; 0x40
 800d536:	bf0c      	ite	eq
 800d538:	2301      	moveq	r3, #1
 800d53a:	2300      	movne	r3, #0
 800d53c:	b2db      	uxtb	r3, r3
 800d53e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d544:	f003 0308 	and.w	r3, r3, #8
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d102      	bne.n	800d552 <HAL_UART_IRQHandler+0x13a>
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d031      	beq.n	800d5b6 <HAL_UART_IRQHandler+0x19e>
=======
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	695b      	ldr	r3, [r3, #20]
 800deac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800deb0:	2b40      	cmp	r3, #64	; 0x40
 800deb2:	bf0c      	ite	eq
 800deb4:	2301      	moveq	r3, #1
 800deb6:	2300      	movne	r3, #0
 800deb8:	b2db      	uxtb	r3, r3
 800deba:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dec0:	f003 0308 	and.w	r3, r3, #8
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d102      	bne.n	800dece <HAL_UART_IRQHandler+0x13a>
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d031      	beq.n	800df32 <HAL_UART_IRQHandler+0x19e>
>>>>>>> master
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
<<<<<<< HEAD
 800d552:	6878      	ldr	r0, [r7, #4]
 800d554:	f000 f87a 	bl	800d64c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	695b      	ldr	r3, [r3, #20]
 800d55e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d562:	2b40      	cmp	r3, #64	; 0x40
 800d564:	d123      	bne.n	800d5ae <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	695a      	ldr	r2, [r3, #20]
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d574:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d013      	beq.n	800d5a6 <HAL_UART_IRQHandler+0x18e>
=======
 800dece:	6878      	ldr	r0, [r7, #4]
 800ded0:	f000 f8c4 	bl	800e05c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	695b      	ldr	r3, [r3, #20]
 800deda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dede:	2b40      	cmp	r3, #64	; 0x40
 800dee0:	d123      	bne.n	800df2a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	695a      	ldr	r2, [r3, #20]
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800def0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800def6:	2b00      	cmp	r3, #0
 800def8:	d013      	beq.n	800df22 <HAL_UART_IRQHandler+0x18e>
>>>>>>> master
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
<<<<<<< HEAD
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d582:	4a22      	ldr	r2, [pc, #136]	; (800d60c <HAL_UART_IRQHandler+0x1f4>)
 800d584:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d58a:	4618      	mov	r0, r3
 800d58c:	f7fc fec8 	bl	800a320 <HAL_DMA_Abort_IT>
 800d590:	4603      	mov	r3, r0
 800d592:	2b00      	cmp	r3, #0
 800d594:	d016      	beq.n	800d5c4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d59a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d59c:	687a      	ldr	r2, [r7, #4]
 800d59e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800d5a0:	4610      	mov	r0, r2
 800d5a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d5a4:	e00e      	b.n	800d5c4 <HAL_UART_IRQHandler+0x1ac>
=======
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800defe:	4a22      	ldr	r2, [pc, #136]	; (800df88 <HAL_UART_IRQHandler+0x1f4>)
 800df00:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df06:	4618      	mov	r0, r3
 800df08:	f7fc fb72 	bl	800a5f0 <HAL_DMA_Abort_IT>
 800df0c:	4603      	mov	r3, r0
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d016      	beq.n	800df40 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800df18:	687a      	ldr	r2, [r7, #4]
 800df1a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800df1c:	4610      	mov	r0, r2
 800df1e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df20:	e00e      	b.n	800df40 <HAL_UART_IRQHandler+0x1ac>
>>>>>>> master
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
<<<<<<< HEAD
 800d5a6:	6878      	ldr	r0, [r7, #4]
 800d5a8:	f000 f846 	bl	800d638 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d5ac:	e00a      	b.n	800d5c4 <HAL_UART_IRQHandler+0x1ac>
=======
 800df22:	6878      	ldr	r0, [r7, #4]
 800df24:	f000 f846 	bl	800dfb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df28:	e00a      	b.n	800df40 <HAL_UART_IRQHandler+0x1ac>
>>>>>>> master
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
<<<<<<< HEAD
 800d5ae:	6878      	ldr	r0, [r7, #4]
 800d5b0:	f000 f842 	bl	800d638 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d5b4:	e006      	b.n	800d5c4 <HAL_UART_IRQHandler+0x1ac>
=======
 800df2a:	6878      	ldr	r0, [r7, #4]
 800df2c:	f000 f842 	bl	800dfb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df30:	e006      	b.n	800df40 <HAL_UART_IRQHandler+0x1ac>
>>>>>>> master
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
<<<<<<< HEAD
 800d5b6:	6878      	ldr	r0, [r7, #4]
 800d5b8:	f000 f83e 	bl	800d638 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	2200      	movs	r2, #0
 800d5c0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800d5c2:	e01e      	b.n	800d602 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d5c4:	bf00      	nop
    return;
 800d5c6:	e01c      	b.n	800d602 <HAL_UART_IRQHandler+0x1ea>
=======
 800df32:	6878      	ldr	r0, [r7, #4]
 800df34:	f000 f83e 	bl	800dfb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	2200      	movs	r2, #0
 800df3c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800df3e:	e01e      	b.n	800df7e <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800df40:	bf00      	nop
    return;
 800df42:	e01c      	b.n	800df7e <HAL_UART_IRQHandler+0x1ea>
>>>>>>> master
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
<<<<<<< HEAD
 800d5c8:	69fb      	ldr	r3, [r7, #28]
 800d5ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d008      	beq.n	800d5e4 <HAL_UART_IRQHandler+0x1cc>
 800d5d2:	69bb      	ldr	r3, [r7, #24]
 800d5d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d003      	beq.n	800d5e4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800d5dc:	6878      	ldr	r0, [r7, #4]
 800d5de:	f000 f867 	bl	800d6b0 <UART_Transmit_IT>
    return;
 800d5e2:	e00f      	b.n	800d604 <HAL_UART_IRQHandler+0x1ec>
=======
 800df44:	69fb      	ldr	r3, [r7, #28]
 800df46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d008      	beq.n	800df60 <HAL_UART_IRQHandler+0x1cc>
 800df4e:	69bb      	ldr	r3, [r7, #24]
 800df50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800df54:	2b00      	cmp	r3, #0
 800df56:	d003      	beq.n	800df60 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800df58:	6878      	ldr	r0, [r7, #4]
 800df5a:	f000 f8b1 	bl	800e0c0 <UART_Transmit_IT>
    return;
 800df5e:	e00f      	b.n	800df80 <HAL_UART_IRQHandler+0x1ec>
>>>>>>> master
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
<<<<<<< HEAD
 800d5e4:	69fb      	ldr	r3, [r7, #28]
 800d5e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d00a      	beq.n	800d604 <HAL_UART_IRQHandler+0x1ec>
 800d5ee:	69bb      	ldr	r3, [r7, #24]
 800d5f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d005      	beq.n	800d604 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800d5f8:	6878      	ldr	r0, [r7, #4]
 800d5fa:	f000 f8af 	bl	800d75c <UART_EndTransmit_IT>
    return;
 800d5fe:	bf00      	nop
 800d600:	e000      	b.n	800d604 <HAL_UART_IRQHandler+0x1ec>
    return;
 800d602:	bf00      	nop
  }
}
 800d604:	3720      	adds	r7, #32
 800d606:	46bd      	mov	sp, r7
 800d608:	bd80      	pop	{r7, pc}
 800d60a:	bf00      	nop
 800d60c:	0800d689 	.word	0x0800d689

0800d610 <HAL_UART_TxCpltCallback>:
=======
 800df60:	69fb      	ldr	r3, [r7, #28]
 800df62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df66:	2b00      	cmp	r3, #0
 800df68:	d00a      	beq.n	800df80 <HAL_UART_IRQHandler+0x1ec>
 800df6a:	69bb      	ldr	r3, [r7, #24]
 800df6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df70:	2b00      	cmp	r3, #0
 800df72:	d005      	beq.n	800df80 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800df74:	6878      	ldr	r0, [r7, #4]
 800df76:	f000 f8f9 	bl	800e16c <UART_EndTransmit_IT>
    return;
 800df7a:	bf00      	nop
 800df7c:	e000      	b.n	800df80 <HAL_UART_IRQHandler+0x1ec>
    return;
 800df7e:	bf00      	nop
  }
}
 800df80:	3720      	adds	r7, #32
 800df82:	46bd      	mov	sp, r7
 800df84:	bd80      	pop	{r7, pc}
 800df86:	bf00      	nop
 800df88:	0800e099 	.word	0x0800e099

0800df8c <HAL_UART_TxCpltCallback>:
>>>>>>> master
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800d610:	b480      	push	{r7}
 800d612:	b083      	sub	sp, #12
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
=======
 800df8c:	b480      	push	{r7}
 800df8e:	b083      	sub	sp, #12
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
>>>>>>> master
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800d618:	bf00      	nop
 800d61a:	370c      	adds	r7, #12
 800d61c:	46bd      	mov	sp, r7
 800d61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d622:	4770      	bx	lr

0800d624 <HAL_UART_RxCpltCallback>:
=======
 800df94:	bf00      	nop
 800df96:	370c      	adds	r7, #12
 800df98:	46bd      	mov	sp, r7
 800df9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df9e:	4770      	bx	lr

0800dfa0 <HAL_UART_RxCpltCallback>:
>>>>>>> master
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800d624:	b480      	push	{r7}
 800d626:	b083      	sub	sp, #12
 800d628:	af00      	add	r7, sp, #0
 800d62a:	6078      	str	r0, [r7, #4]
=======
 800dfa0:	b480      	push	{r7}
 800dfa2:	b083      	sub	sp, #12
 800dfa4:	af00      	add	r7, sp, #0
 800dfa6:	6078      	str	r0, [r7, #4]
>>>>>>> master
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800d62c:	bf00      	nop
 800d62e:	370c      	adds	r7, #12
 800d630:	46bd      	mov	sp, r7
 800d632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d636:	4770      	bx	lr

0800d638 <HAL_UART_ErrorCallback>:
=======
 800dfa8:	bf00      	nop
 800dfaa:	370c      	adds	r7, #12
 800dfac:	46bd      	mov	sp, r7
 800dfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb2:	4770      	bx	lr

0800dfb4 <HAL_UART_ErrorCallback>:
>>>>>>> master
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800d638:	b480      	push	{r7}
 800d63a:	b083      	sub	sp, #12
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	6078      	str	r0, [r7, #4]
=======
 800dfb4:	b480      	push	{r7}
 800dfb6:	b083      	sub	sp, #12
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	6078      	str	r0, [r7, #4]
>>>>>>> master
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
<<<<<<< HEAD
 800d640:	bf00      	nop
 800d642:	370c      	adds	r7, #12
 800d644:	46bd      	mov	sp, r7
 800d646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d64a:	4770      	bx	lr

0800d64c <UART_EndRxTransfer>:
=======
 800dfbc:	bf00      	nop
 800dfbe:	370c      	adds	r7, #12
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc6:	4770      	bx	lr

0800dfc8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b084      	sub	sp, #16
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	60f8      	str	r0, [r7, #12]
 800dfd0:	60b9      	str	r1, [r7, #8]
 800dfd2:	603b      	str	r3, [r7, #0]
 800dfd4:	4613      	mov	r3, r2
 800dfd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dfd8:	e02c      	b.n	800e034 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800dfda:	69bb      	ldr	r3, [r7, #24]
 800dfdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfe0:	d028      	beq.n	800e034 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800dfe2:	69bb      	ldr	r3, [r7, #24]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d007      	beq.n	800dff8 <UART_WaitOnFlagUntilTimeout+0x30>
 800dfe8:	f7fa ff4c 	bl	8008e84 <HAL_GetTick>
 800dfec:	4602      	mov	r2, r0
 800dfee:	683b      	ldr	r3, [r7, #0]
 800dff0:	1ad3      	subs	r3, r2, r3
 800dff2:	69ba      	ldr	r2, [r7, #24]
 800dff4:	429a      	cmp	r2, r3
 800dff6:	d21d      	bcs.n	800e034 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	68da      	ldr	r2, [r3, #12]
 800dffe:	68fb      	ldr	r3, [r7, #12]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e006:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	695a      	ldr	r2, [r3, #20]
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	f022 0201 	bic.w	r2, r2, #1
 800e016:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	2220      	movs	r2, #32
 800e01c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	2220      	movs	r2, #32
 800e024:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	2200      	movs	r2, #0
 800e02c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800e030:	2303      	movs	r3, #3
 800e032:	e00f      	b.n	800e054 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	681a      	ldr	r2, [r3, #0]
 800e03a:	68bb      	ldr	r3, [r7, #8]
 800e03c:	4013      	ands	r3, r2
 800e03e:	68ba      	ldr	r2, [r7, #8]
 800e040:	429a      	cmp	r2, r3
 800e042:	bf0c      	ite	eq
 800e044:	2301      	moveq	r3, #1
 800e046:	2300      	movne	r3, #0
 800e048:	b2db      	uxtb	r3, r3
 800e04a:	461a      	mov	r2, r3
 800e04c:	79fb      	ldrb	r3, [r7, #7]
 800e04e:	429a      	cmp	r2, r3
 800e050:	d0c3      	beq.n	800dfda <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800e052:	2300      	movs	r3, #0
}
 800e054:	4618      	mov	r0, r3
 800e056:	3710      	adds	r7, #16
 800e058:	46bd      	mov	sp, r7
 800e05a:	bd80      	pop	{r7, pc}

0800e05c <UART_EndRxTransfer>:
>>>>>>> master
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800d64c:	b480      	push	{r7}
 800d64e:	b083      	sub	sp, #12
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	68da      	ldr	r2, [r3, #12]
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d662:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	695a      	ldr	r2, [r3, #20]
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	f022 0201 	bic.w	r2, r2, #1
 800d672:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	2220      	movs	r2, #32
 800d678:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800d67c:	bf00      	nop
 800d67e:	370c      	adds	r7, #12
 800d680:	46bd      	mov	sp, r7
 800d682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d686:	4770      	bx	lr

0800d688 <UART_DMAAbortOnError>:
=======
 800e05c:	b480      	push	{r7}
 800e05e:	b083      	sub	sp, #12
 800e060:	af00      	add	r7, sp, #0
 800e062:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	68da      	ldr	r2, [r3, #12]
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e072:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	695a      	ldr	r2, [r3, #20]
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	f022 0201 	bic.w	r2, r2, #1
 800e082:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	2220      	movs	r2, #32
 800e088:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800e08c:	bf00      	nop
 800e08e:	370c      	adds	r7, #12
 800e090:	46bd      	mov	sp, r7
 800e092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e096:	4770      	bx	lr

0800e098 <UART_DMAAbortOnError>:
>>>>>>> master
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
<<<<<<< HEAD
 800d688:	b580      	push	{r7, lr}
 800d68a:	b084      	sub	sp, #16
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d694:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	2200      	movs	r2, #0
 800d69a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	2200      	movs	r2, #0
 800d6a0:	84da      	strh	r2, [r3, #38]	; 0x26
=======
 800e098:	b580      	push	{r7, lr}
 800e09a:	b084      	sub	sp, #16
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	2200      	movs	r2, #0
 800e0aa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	2200      	movs	r2, #0
 800e0b0:	84da      	strh	r2, [r3, #38]	; 0x26
>>>>>>> master
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
<<<<<<< HEAD
 800d6a2:	68f8      	ldr	r0, [r7, #12]
 800d6a4:	f7ff ffc8 	bl	800d638 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d6a8:	bf00      	nop
 800d6aa:	3710      	adds	r7, #16
 800d6ac:	46bd      	mov	sp, r7
 800d6ae:	bd80      	pop	{r7, pc}

0800d6b0 <UART_Transmit_IT>:
=======
 800e0b2:	68f8      	ldr	r0, [r7, #12]
 800e0b4:	f7ff ff7e 	bl	800dfb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e0b8:	bf00      	nop
 800e0ba:	3710      	adds	r7, #16
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	bd80      	pop	{r7, pc}

0800e0c0 <UART_Transmit_IT>:
>>>>>>> master
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800d6b0:	b480      	push	{r7}
 800d6b2:	b085      	sub	sp, #20
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
=======
 800e0c0:	b480      	push	{r7}
 800e0c2:	b085      	sub	sp, #20
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
>>>>>>> master
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
<<<<<<< HEAD
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d6be:	b2db      	uxtb	r3, r3
 800d6c0:	2b21      	cmp	r3, #33	; 0x21
 800d6c2:	d144      	bne.n	800d74e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	689b      	ldr	r3, [r3, #8]
 800d6c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d6cc:	d11a      	bne.n	800d704 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	6a1b      	ldr	r3, [r3, #32]
 800d6d2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	881b      	ldrh	r3, [r3, #0]
 800d6d8:	461a      	mov	r2, r3
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d6e2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	691b      	ldr	r3, [r3, #16]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d105      	bne.n	800d6f8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	6a1b      	ldr	r3, [r3, #32]
 800d6f0:	1c9a      	adds	r2, r3, #2
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	621a      	str	r2, [r3, #32]
 800d6f6:	e00e      	b.n	800d716 <UART_Transmit_IT+0x66>
=======
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800e0ce:	b2db      	uxtb	r3, r3
 800e0d0:	2b21      	cmp	r3, #33	; 0x21
 800e0d2:	d144      	bne.n	800e15e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	689b      	ldr	r3, [r3, #8]
 800e0d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e0dc:	d11a      	bne.n	800e114 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	6a1b      	ldr	r3, [r3, #32]
 800e0e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800e0e4:	68fb      	ldr	r3, [r7, #12]
 800e0e6:	881b      	ldrh	r3, [r3, #0]
 800e0e8:	461a      	mov	r2, r3
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e0f2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	691b      	ldr	r3, [r3, #16]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d105      	bne.n	800e108 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	6a1b      	ldr	r3, [r3, #32]
 800e100:	1c9a      	adds	r2, r3, #2
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	621a      	str	r2, [r3, #32]
 800e106:	e00e      	b.n	800e126 <UART_Transmit_IT+0x66>
>>>>>>> master
      }
      else
      {
        huart->pTxBuffPtr += 1U;
<<<<<<< HEAD
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	6a1b      	ldr	r3, [r3, #32]
 800d6fc:	1c5a      	adds	r2, r3, #1
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	621a      	str	r2, [r3, #32]
 800d702:	e008      	b.n	800d716 <UART_Transmit_IT+0x66>
=======
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	6a1b      	ldr	r3, [r3, #32]
 800e10c:	1c5a      	adds	r2, r3, #1
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	621a      	str	r2, [r3, #32]
 800e112:	e008      	b.n	800e126 <UART_Transmit_IT+0x66>
>>>>>>> master
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
<<<<<<< HEAD
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	6a1b      	ldr	r3, [r3, #32]
 800d708:	1c59      	adds	r1, r3, #1
 800d70a:	687a      	ldr	r2, [r7, #4]
 800d70c:	6211      	str	r1, [r2, #32]
 800d70e:	781a      	ldrb	r2, [r3, #0]
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d71a:	b29b      	uxth	r3, r3
 800d71c:	3b01      	subs	r3, #1
 800d71e:	b29b      	uxth	r3, r3
 800d720:	687a      	ldr	r2, [r7, #4]
 800d722:	4619      	mov	r1, r3
 800d724:	84d1      	strh	r1, [r2, #38]	; 0x26
 800d726:	2b00      	cmp	r3, #0
 800d728:	d10f      	bne.n	800d74a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	68da      	ldr	r2, [r3, #12]
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d738:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	68da      	ldr	r2, [r3, #12]
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d748:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d74a:	2300      	movs	r3, #0
 800d74c:	e000      	b.n	800d750 <UART_Transmit_IT+0xa0>
=======
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	6a1b      	ldr	r3, [r3, #32]
 800e118:	1c59      	adds	r1, r3, #1
 800e11a:	687a      	ldr	r2, [r7, #4]
 800e11c:	6211      	str	r1, [r2, #32]
 800e11e:	781a      	ldrb	r2, [r3, #0]
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e12a:	b29b      	uxth	r3, r3
 800e12c:	3b01      	subs	r3, #1
 800e12e:	b29b      	uxth	r3, r3
 800e130:	687a      	ldr	r2, [r7, #4]
 800e132:	4619      	mov	r1, r3
 800e134:	84d1      	strh	r1, [r2, #38]	; 0x26
 800e136:	2b00      	cmp	r3, #0
 800e138:	d10f      	bne.n	800e15a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	68da      	ldr	r2, [r3, #12]
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e148:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	68da      	ldr	r2, [r3, #12]
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e158:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800e15a:	2300      	movs	r3, #0
 800e15c:	e000      	b.n	800e160 <UART_Transmit_IT+0xa0>
>>>>>>> master
  }
  else
  {
    return HAL_BUSY;
<<<<<<< HEAD
 800d74e:	2302      	movs	r3, #2
  }
}
 800d750:	4618      	mov	r0, r3
 800d752:	3714      	adds	r7, #20
 800d754:	46bd      	mov	sp, r7
 800d756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75a:	4770      	bx	lr

0800d75c <UART_EndTransmit_IT>:
=======
 800e15e:	2302      	movs	r3, #2
  }
}
 800e160:	4618      	mov	r0, r3
 800e162:	3714      	adds	r7, #20
 800e164:	46bd      	mov	sp, r7
 800e166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16a:	4770      	bx	lr

0800e16c <UART_EndTransmit_IT>:
>>>>>>> master
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b082      	sub	sp, #8
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	68da      	ldr	r2, [r3, #12]
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d772:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	2220      	movs	r2, #32
 800d778:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
=======
 800e16c:	b580      	push	{r7, lr}
 800e16e:	b082      	sub	sp, #8
 800e170:	af00      	add	r7, sp, #0
 800e172:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	68da      	ldr	r2, [r3, #12]
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e182:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	2220      	movs	r2, #32
 800e188:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
>>>>>>> master
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
<<<<<<< HEAD
 800d77c:	6878      	ldr	r0, [r7, #4]
 800d77e:	f7ff ff47 	bl	800d610 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d782:	2300      	movs	r3, #0
}
 800d784:	4618      	mov	r0, r3
 800d786:	3708      	adds	r7, #8
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}

0800d78c <UART_Receive_IT>:
=======
 800e18c:	6878      	ldr	r0, [r7, #4]
 800e18e:	f7ff fefd 	bl	800df8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800e192:	2300      	movs	r3, #0
}
 800e194:	4618      	mov	r0, r3
 800e196:	3708      	adds	r7, #8
 800e198:	46bd      	mov	sp, r7
 800e19a:	bd80      	pop	{r7, pc}

0800e19c <UART_Receive_IT>:
>>>>>>> master
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800d78c:	b580      	push	{r7, lr}
 800d78e:	b084      	sub	sp, #16
 800d790:	af00      	add	r7, sp, #0
 800d792:	6078      	str	r0, [r7, #4]
=======
 800e19c:	b580      	push	{r7, lr}
 800e19e:	b084      	sub	sp, #16
 800e1a0:	af00      	add	r7, sp, #0
 800e1a2:	6078      	str	r0, [r7, #4]
>>>>>>> master
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
<<<<<<< HEAD
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800d79a:	b2db      	uxtb	r3, r3
 800d79c:	2b22      	cmp	r3, #34	; 0x22
 800d79e:	d171      	bne.n	800d884 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	689b      	ldr	r3, [r3, #8]
 800d7a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d7a8:	d123      	bne.n	800d7f2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7ae:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	691b      	ldr	r3, [r3, #16]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d10e      	bne.n	800d7d6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	681b      	ldr	r3, [r3, #0]
 800d7bc:	685b      	ldr	r3, [r3, #4]
 800d7be:	b29b      	uxth	r3, r3
 800d7c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7c4:	b29a      	uxth	r2, r3
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7ce:	1c9a      	adds	r2, r3, #2
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	629a      	str	r2, [r3, #40]	; 0x28
 800d7d4:	e029      	b.n	800d82a <UART_Receive_IT+0x9e>
=======
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800e1aa:	b2db      	uxtb	r3, r3
 800e1ac:	2b22      	cmp	r3, #34	; 0x22
 800e1ae:	d171      	bne.n	800e294 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	689b      	ldr	r3, [r3, #8]
 800e1b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e1b8:	d123      	bne.n	800e202 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1be:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	691b      	ldr	r3, [r3, #16]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d10e      	bne.n	800e1e6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	685b      	ldr	r3, [r3, #4]
 800e1ce:	b29b      	uxth	r3, r3
 800e1d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e1d4:	b29a      	uxth	r2, r3
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1de:	1c9a      	adds	r2, r3, #2
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	629a      	str	r2, [r3, #40]	; 0x28
 800e1e4:	e029      	b.n	800e23a <UART_Receive_IT+0x9e>
>>>>>>> master
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
<<<<<<< HEAD
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	685b      	ldr	r3, [r3, #4]
 800d7dc:	b29b      	uxth	r3, r3
 800d7de:	b2db      	uxtb	r3, r3
 800d7e0:	b29a      	uxth	r2, r3
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7ea:	1c5a      	adds	r2, r3, #1
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	629a      	str	r2, [r3, #40]	; 0x28
 800d7f0:	e01b      	b.n	800d82a <UART_Receive_IT+0x9e>
=======
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	685b      	ldr	r3, [r3, #4]
 800e1ec:	b29b      	uxth	r3, r3
 800e1ee:	b2db      	uxtb	r3, r3
 800e1f0:	b29a      	uxth	r2, r3
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800e1f6:	687b      	ldr	r3, [r7, #4]
 800e1f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e1fa:	1c5a      	adds	r2, r3, #1
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	629a      	str	r2, [r3, #40]	; 0x28
 800e200:	e01b      	b.n	800e23a <UART_Receive_IT+0x9e>
>>>>>>> master
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
<<<<<<< HEAD
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	691b      	ldr	r3, [r3, #16]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d10a      	bne.n	800d810 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	6858      	ldr	r0, [r3, #4]
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d804:	1c59      	adds	r1, r3, #1
 800d806:	687a      	ldr	r2, [r7, #4]
 800d808:	6291      	str	r1, [r2, #40]	; 0x28
 800d80a:	b2c2      	uxtb	r2, r0
 800d80c:	701a      	strb	r2, [r3, #0]
 800d80e:	e00c      	b.n	800d82a <UART_Receive_IT+0x9e>
=======
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	691b      	ldr	r3, [r3, #16]
 800e206:	2b00      	cmp	r3, #0
 800e208:	d10a      	bne.n	800e220 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	6858      	ldr	r0, [r3, #4]
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e214:	1c59      	adds	r1, r3, #1
 800e216:	687a      	ldr	r2, [r7, #4]
 800e218:	6291      	str	r1, [r2, #40]	; 0x28
 800e21a:	b2c2      	uxtb	r2, r0
 800e21c:	701a      	strb	r2, [r3, #0]
 800e21e:	e00c      	b.n	800e23a <UART_Receive_IT+0x9e>
>>>>>>> master
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
<<<<<<< HEAD
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	685b      	ldr	r3, [r3, #4]
 800d816:	b2da      	uxtb	r2, r3
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d81c:	1c58      	adds	r0, r3, #1
 800d81e:	6879      	ldr	r1, [r7, #4]
 800d820:	6288      	str	r0, [r1, #40]	; 0x28
 800d822:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d826:	b2d2      	uxtb	r2, r2
 800d828:	701a      	strb	r2, [r3, #0]
=======
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	685b      	ldr	r3, [r3, #4]
 800e226:	b2da      	uxtb	r2, r3
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e22c:	1c58      	adds	r0, r3, #1
 800e22e:	6879      	ldr	r1, [r7, #4]
 800e230:	6288      	str	r0, [r1, #40]	; 0x28
 800e232:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800e236:	b2d2      	uxtb	r2, r2
 800e238:	701a      	strb	r2, [r3, #0]
>>>>>>> master
      }
    }

    if (--huart->RxXferCount == 0U)
<<<<<<< HEAD
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d82e:	b29b      	uxth	r3, r3
 800d830:	3b01      	subs	r3, #1
 800d832:	b29b      	uxth	r3, r3
 800d834:	687a      	ldr	r2, [r7, #4]
 800d836:	4619      	mov	r1, r3
 800d838:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d120      	bne.n	800d880 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	68da      	ldr	r2, [r3, #12]
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	f022 0220 	bic.w	r2, r2, #32
 800d84c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	68da      	ldr	r2, [r3, #12]
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d85c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	695a      	ldr	r2, [r3, #20]
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	f022 0201 	bic.w	r2, r2, #1
 800d86c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	2220      	movs	r2, #32
 800d872:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
=======
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800e23e:	b29b      	uxth	r3, r3
 800e240:	3b01      	subs	r3, #1
 800e242:	b29b      	uxth	r3, r3
 800e244:	687a      	ldr	r2, [r7, #4]
 800e246:	4619      	mov	r1, r3
 800e248:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d120      	bne.n	800e290 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	68da      	ldr	r2, [r3, #12]
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	f022 0220 	bic.w	r2, r2, #32
 800e25c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	68da      	ldr	r2, [r3, #12]
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e26c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	681b      	ldr	r3, [r3, #0]
 800e272:	695a      	ldr	r2, [r3, #20]
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	f022 0201 	bic.w	r2, r2, #1
 800e27c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	2220      	movs	r2, #32
 800e282:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
>>>>>>> master
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
<<<<<<< HEAD
 800d876:	6878      	ldr	r0, [r7, #4]
 800d878:	f7ff fed4 	bl	800d624 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800d87c:	2300      	movs	r3, #0
 800d87e:	e002      	b.n	800d886 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800d880:	2300      	movs	r3, #0
 800d882:	e000      	b.n	800d886 <UART_Receive_IT+0xfa>
=======
 800e286:	6878      	ldr	r0, [r7, #4]
 800e288:	f7ff fe8a 	bl	800dfa0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800e28c:	2300      	movs	r3, #0
 800e28e:	e002      	b.n	800e296 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800e290:	2300      	movs	r3, #0
 800e292:	e000      	b.n	800e296 <UART_Receive_IT+0xfa>
>>>>>>> master
  }
  else
  {
    return HAL_BUSY;
<<<<<<< HEAD
 800d884:	2302      	movs	r3, #2
  }
}
 800d886:	4618      	mov	r0, r3
 800d888:	3710      	adds	r7, #16
 800d88a:	46bd      	mov	sp, r7
 800d88c:	bd80      	pop	{r7, pc}
	...

0800d890 <UART_SetConfig>:
=======
 800e294:	2302      	movs	r3, #2
  }
}
 800e296:	4618      	mov	r0, r3
 800e298:	3710      	adds	r7, #16
 800e29a:	46bd      	mov	sp, r7
 800e29c:	bd80      	pop	{r7, pc}
	...

0800e2a0 <UART_SetConfig>:
>>>>>>> master
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 800d890:	b5b0      	push	{r4, r5, r7, lr}
 800d892:	b084      	sub	sp, #16
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
=======
 800e2a0:	b5b0      	push	{r4, r5, r7, lr}
 800e2a2:	b084      	sub	sp, #16
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]
>>>>>>> master
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
<<<<<<< HEAD
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	691b      	ldr	r3, [r3, #16]
 800d89e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	68da      	ldr	r2, [r3, #12]
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	430a      	orrs	r2, r1
 800d8ac:	611a      	str	r2, [r3, #16]
=======
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	691b      	ldr	r3, [r3, #16]
 800e2ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	68da      	ldr	r2, [r3, #12]
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	430a      	orrs	r2, r1
 800e2bc:	611a      	str	r2, [r3, #16]
>>>>>>> master
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
<<<<<<< HEAD
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	689a      	ldr	r2, [r3, #8]
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	691b      	ldr	r3, [r3, #16]
 800d8b6:	431a      	orrs	r2, r3
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	695b      	ldr	r3, [r3, #20]
 800d8bc:	431a      	orrs	r2, r3
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	69db      	ldr	r3, [r3, #28]
 800d8c2:	4313      	orrs	r3, r2
 800d8c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	68db      	ldr	r3, [r3, #12]
 800d8cc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800d8d0:	f023 030c 	bic.w	r3, r3, #12
 800d8d4:	687a      	ldr	r2, [r7, #4]
 800d8d6:	6812      	ldr	r2, [r2, #0]
 800d8d8:	68f9      	ldr	r1, [r7, #12]
 800d8da:	430b      	orrs	r3, r1
 800d8dc:	60d3      	str	r3, [r2, #12]
=======
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	689a      	ldr	r2, [r3, #8]
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	691b      	ldr	r3, [r3, #16]
 800e2c6:	431a      	orrs	r2, r3
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	695b      	ldr	r3, [r3, #20]
 800e2cc:	431a      	orrs	r2, r3
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	69db      	ldr	r3, [r3, #28]
 800e2d2:	4313      	orrs	r3, r2
 800e2d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	68db      	ldr	r3, [r3, #12]
 800e2dc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800e2e0:	f023 030c 	bic.w	r3, r3, #12
 800e2e4:	687a      	ldr	r2, [r7, #4]
 800e2e6:	6812      	ldr	r2, [r2, #0]
 800e2e8:	68f9      	ldr	r1, [r7, #12]
 800e2ea:	430b      	orrs	r3, r1
 800e2ec:	60d3      	str	r3, [r2, #12]
>>>>>>> master
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
<<<<<<< HEAD
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	695b      	ldr	r3, [r3, #20]
 800d8e4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	699a      	ldr	r2, [r3, #24]
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	430a      	orrs	r2, r1
 800d8f2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	69db      	ldr	r3, [r3, #28]
 800d8f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d8fc:	f040 80e4 	bne.w	800dac8 <UART_SetConfig+0x238>
=======
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	695b      	ldr	r3, [r3, #20]
 800e2f4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	699a      	ldr	r2, [r3, #24]
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	430a      	orrs	r2, r1
 800e302:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	69db      	ldr	r3, [r3, #28]
 800e308:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e30c:	f040 80e4 	bne.w	800e4d8 <UART_SetConfig+0x238>
>>>>>>> master
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
<<<<<<< HEAD
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	4aab      	ldr	r2, [pc, #684]	; (800dbb4 <UART_SetConfig+0x324>)
 800d906:	4293      	cmp	r3, r2
 800d908:	d004      	beq.n	800d914 <UART_SetConfig+0x84>
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	4aaa      	ldr	r2, [pc, #680]	; (800dbb8 <UART_SetConfig+0x328>)
 800d910:	4293      	cmp	r3, r2
 800d912:	d16c      	bne.n	800d9ee <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800d914:	f7fd fd52 	bl	800b3bc <HAL_RCC_GetPCLK2Freq>
 800d918:	4602      	mov	r2, r0
 800d91a:	4613      	mov	r3, r2
 800d91c:	009b      	lsls	r3, r3, #2
 800d91e:	4413      	add	r3, r2
 800d920:	009a      	lsls	r2, r3, #2
 800d922:	441a      	add	r2, r3
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	005b      	lsls	r3, r3, #1
 800d92a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d92e:	4aa3      	ldr	r2, [pc, #652]	; (800dbbc <UART_SetConfig+0x32c>)
 800d930:	fba2 2303 	umull	r2, r3, r2, r3
 800d934:	095b      	lsrs	r3, r3, #5
 800d936:	011c      	lsls	r4, r3, #4
 800d938:	f7fd fd40 	bl	800b3bc <HAL_RCC_GetPCLK2Freq>
 800d93c:	4602      	mov	r2, r0
 800d93e:	4613      	mov	r3, r2
 800d940:	009b      	lsls	r3, r3, #2
 800d942:	4413      	add	r3, r2
 800d944:	009a      	lsls	r2, r3, #2
 800d946:	441a      	add	r2, r3
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	685b      	ldr	r3, [r3, #4]
 800d94c:	005b      	lsls	r3, r3, #1
 800d94e:	fbb2 f5f3 	udiv	r5, r2, r3
 800d952:	f7fd fd33 	bl	800b3bc <HAL_RCC_GetPCLK2Freq>
 800d956:	4602      	mov	r2, r0
 800d958:	4613      	mov	r3, r2
 800d95a:	009b      	lsls	r3, r3, #2
 800d95c:	4413      	add	r3, r2
 800d95e:	009a      	lsls	r2, r3, #2
 800d960:	441a      	add	r2, r3
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	685b      	ldr	r3, [r3, #4]
 800d966:	005b      	lsls	r3, r3, #1
 800d968:	fbb2 f3f3 	udiv	r3, r2, r3
 800d96c:	4a93      	ldr	r2, [pc, #588]	; (800dbbc <UART_SetConfig+0x32c>)
 800d96e:	fba2 2303 	umull	r2, r3, r2, r3
 800d972:	095b      	lsrs	r3, r3, #5
 800d974:	2264      	movs	r2, #100	; 0x64
 800d976:	fb02 f303 	mul.w	r3, r2, r3
 800d97a:	1aeb      	subs	r3, r5, r3
 800d97c:	00db      	lsls	r3, r3, #3
 800d97e:	3332      	adds	r3, #50	; 0x32
 800d980:	4a8e      	ldr	r2, [pc, #568]	; (800dbbc <UART_SetConfig+0x32c>)
 800d982:	fba2 2303 	umull	r2, r3, r2, r3
 800d986:	095b      	lsrs	r3, r3, #5
 800d988:	005b      	lsls	r3, r3, #1
 800d98a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d98e:	441c      	add	r4, r3
 800d990:	f7fd fd14 	bl	800b3bc <HAL_RCC_GetPCLK2Freq>
 800d994:	4602      	mov	r2, r0
 800d996:	4613      	mov	r3, r2
 800d998:	009b      	lsls	r3, r3, #2
 800d99a:	4413      	add	r3, r2
 800d99c:	009a      	lsls	r2, r3, #2
 800d99e:	441a      	add	r2, r3
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	685b      	ldr	r3, [r3, #4]
 800d9a4:	005b      	lsls	r3, r3, #1
 800d9a6:	fbb2 f5f3 	udiv	r5, r2, r3
 800d9aa:	f7fd fd07 	bl	800b3bc <HAL_RCC_GetPCLK2Freq>
 800d9ae:	4602      	mov	r2, r0
 800d9b0:	4613      	mov	r3, r2
 800d9b2:	009b      	lsls	r3, r3, #2
 800d9b4:	4413      	add	r3, r2
 800d9b6:	009a      	lsls	r2, r3, #2
 800d9b8:	441a      	add	r2, r3
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	685b      	ldr	r3, [r3, #4]
 800d9be:	005b      	lsls	r3, r3, #1
 800d9c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9c4:	4a7d      	ldr	r2, [pc, #500]	; (800dbbc <UART_SetConfig+0x32c>)
 800d9c6:	fba2 2303 	umull	r2, r3, r2, r3
 800d9ca:	095b      	lsrs	r3, r3, #5
 800d9cc:	2264      	movs	r2, #100	; 0x64
 800d9ce:	fb02 f303 	mul.w	r3, r2, r3
 800d9d2:	1aeb      	subs	r3, r5, r3
 800d9d4:	00db      	lsls	r3, r3, #3
 800d9d6:	3332      	adds	r3, #50	; 0x32
 800d9d8:	4a78      	ldr	r2, [pc, #480]	; (800dbbc <UART_SetConfig+0x32c>)
 800d9da:	fba2 2303 	umull	r2, r3, r2, r3
 800d9de:	095b      	lsrs	r3, r3, #5
 800d9e0:	f003 0207 	and.w	r2, r3, #7
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	4422      	add	r2, r4
 800d9ea:	609a      	str	r2, [r3, #8]
 800d9ec:	e154      	b.n	800dc98 <UART_SetConfig+0x408>
=======
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	4aab      	ldr	r2, [pc, #684]	; (800e5c4 <UART_SetConfig+0x324>)
 800e316:	4293      	cmp	r3, r2
 800e318:	d004      	beq.n	800e324 <UART_SetConfig+0x84>
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	4aaa      	ldr	r2, [pc, #680]	; (800e5c8 <UART_SetConfig+0x328>)
 800e320:	4293      	cmp	r3, r2
 800e322:	d16c      	bne.n	800e3fe <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800e324:	f7fd f998 	bl	800b658 <HAL_RCC_GetPCLK2Freq>
 800e328:	4602      	mov	r2, r0
 800e32a:	4613      	mov	r3, r2
 800e32c:	009b      	lsls	r3, r3, #2
 800e32e:	4413      	add	r3, r2
 800e330:	009a      	lsls	r2, r3, #2
 800e332:	441a      	add	r2, r3
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	685b      	ldr	r3, [r3, #4]
 800e338:	005b      	lsls	r3, r3, #1
 800e33a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e33e:	4aa3      	ldr	r2, [pc, #652]	; (800e5cc <UART_SetConfig+0x32c>)
 800e340:	fba2 2303 	umull	r2, r3, r2, r3
 800e344:	095b      	lsrs	r3, r3, #5
 800e346:	011c      	lsls	r4, r3, #4
 800e348:	f7fd f986 	bl	800b658 <HAL_RCC_GetPCLK2Freq>
 800e34c:	4602      	mov	r2, r0
 800e34e:	4613      	mov	r3, r2
 800e350:	009b      	lsls	r3, r3, #2
 800e352:	4413      	add	r3, r2
 800e354:	009a      	lsls	r2, r3, #2
 800e356:	441a      	add	r2, r3
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	685b      	ldr	r3, [r3, #4]
 800e35c:	005b      	lsls	r3, r3, #1
 800e35e:	fbb2 f5f3 	udiv	r5, r2, r3
 800e362:	f7fd f979 	bl	800b658 <HAL_RCC_GetPCLK2Freq>
 800e366:	4602      	mov	r2, r0
 800e368:	4613      	mov	r3, r2
 800e36a:	009b      	lsls	r3, r3, #2
 800e36c:	4413      	add	r3, r2
 800e36e:	009a      	lsls	r2, r3, #2
 800e370:	441a      	add	r2, r3
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	685b      	ldr	r3, [r3, #4]
 800e376:	005b      	lsls	r3, r3, #1
 800e378:	fbb2 f3f3 	udiv	r3, r2, r3
 800e37c:	4a93      	ldr	r2, [pc, #588]	; (800e5cc <UART_SetConfig+0x32c>)
 800e37e:	fba2 2303 	umull	r2, r3, r2, r3
 800e382:	095b      	lsrs	r3, r3, #5
 800e384:	2264      	movs	r2, #100	; 0x64
 800e386:	fb02 f303 	mul.w	r3, r2, r3
 800e38a:	1aeb      	subs	r3, r5, r3
 800e38c:	00db      	lsls	r3, r3, #3
 800e38e:	3332      	adds	r3, #50	; 0x32
 800e390:	4a8e      	ldr	r2, [pc, #568]	; (800e5cc <UART_SetConfig+0x32c>)
 800e392:	fba2 2303 	umull	r2, r3, r2, r3
 800e396:	095b      	lsrs	r3, r3, #5
 800e398:	005b      	lsls	r3, r3, #1
 800e39a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e39e:	441c      	add	r4, r3
 800e3a0:	f7fd f95a 	bl	800b658 <HAL_RCC_GetPCLK2Freq>
 800e3a4:	4602      	mov	r2, r0
 800e3a6:	4613      	mov	r3, r2
 800e3a8:	009b      	lsls	r3, r3, #2
 800e3aa:	4413      	add	r3, r2
 800e3ac:	009a      	lsls	r2, r3, #2
 800e3ae:	441a      	add	r2, r3
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	685b      	ldr	r3, [r3, #4]
 800e3b4:	005b      	lsls	r3, r3, #1
 800e3b6:	fbb2 f5f3 	udiv	r5, r2, r3
 800e3ba:	f7fd f94d 	bl	800b658 <HAL_RCC_GetPCLK2Freq>
 800e3be:	4602      	mov	r2, r0
 800e3c0:	4613      	mov	r3, r2
 800e3c2:	009b      	lsls	r3, r3, #2
 800e3c4:	4413      	add	r3, r2
 800e3c6:	009a      	lsls	r2, r3, #2
 800e3c8:	441a      	add	r2, r3
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	685b      	ldr	r3, [r3, #4]
 800e3ce:	005b      	lsls	r3, r3, #1
 800e3d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e3d4:	4a7d      	ldr	r2, [pc, #500]	; (800e5cc <UART_SetConfig+0x32c>)
 800e3d6:	fba2 2303 	umull	r2, r3, r2, r3
 800e3da:	095b      	lsrs	r3, r3, #5
 800e3dc:	2264      	movs	r2, #100	; 0x64
 800e3de:	fb02 f303 	mul.w	r3, r2, r3
 800e3e2:	1aeb      	subs	r3, r5, r3
 800e3e4:	00db      	lsls	r3, r3, #3
 800e3e6:	3332      	adds	r3, #50	; 0x32
 800e3e8:	4a78      	ldr	r2, [pc, #480]	; (800e5cc <UART_SetConfig+0x32c>)
 800e3ea:	fba2 2303 	umull	r2, r3, r2, r3
 800e3ee:	095b      	lsrs	r3, r3, #5
 800e3f0:	f003 0207 	and.w	r2, r3, #7
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	4422      	add	r2, r4
 800e3fa:	609a      	str	r2, [r3, #8]
 800e3fc:	e154      	b.n	800e6a8 <UART_SetConfig+0x408>
>>>>>>> master
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
<<<<<<< HEAD
 800d9ee:	f7fd fcd1 	bl	800b394 <HAL_RCC_GetPCLK1Freq>
 800d9f2:	4602      	mov	r2, r0
 800d9f4:	4613      	mov	r3, r2
 800d9f6:	009b      	lsls	r3, r3, #2
 800d9f8:	4413      	add	r3, r2
 800d9fa:	009a      	lsls	r2, r3, #2
 800d9fc:	441a      	add	r2, r3
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	685b      	ldr	r3, [r3, #4]
 800da02:	005b      	lsls	r3, r3, #1
 800da04:	fbb2 f3f3 	udiv	r3, r2, r3
 800da08:	4a6c      	ldr	r2, [pc, #432]	; (800dbbc <UART_SetConfig+0x32c>)
 800da0a:	fba2 2303 	umull	r2, r3, r2, r3
 800da0e:	095b      	lsrs	r3, r3, #5
 800da10:	011c      	lsls	r4, r3, #4
 800da12:	f7fd fcbf 	bl	800b394 <HAL_RCC_GetPCLK1Freq>
 800da16:	4602      	mov	r2, r0
 800da18:	4613      	mov	r3, r2
 800da1a:	009b      	lsls	r3, r3, #2
 800da1c:	4413      	add	r3, r2
 800da1e:	009a      	lsls	r2, r3, #2
 800da20:	441a      	add	r2, r3
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	685b      	ldr	r3, [r3, #4]
 800da26:	005b      	lsls	r3, r3, #1
 800da28:	fbb2 f5f3 	udiv	r5, r2, r3
 800da2c:	f7fd fcb2 	bl	800b394 <HAL_RCC_GetPCLK1Freq>
 800da30:	4602      	mov	r2, r0
 800da32:	4613      	mov	r3, r2
 800da34:	009b      	lsls	r3, r3, #2
 800da36:	4413      	add	r3, r2
 800da38:	009a      	lsls	r2, r3, #2
 800da3a:	441a      	add	r2, r3
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	685b      	ldr	r3, [r3, #4]
 800da40:	005b      	lsls	r3, r3, #1
 800da42:	fbb2 f3f3 	udiv	r3, r2, r3
 800da46:	4a5d      	ldr	r2, [pc, #372]	; (800dbbc <UART_SetConfig+0x32c>)
 800da48:	fba2 2303 	umull	r2, r3, r2, r3
 800da4c:	095b      	lsrs	r3, r3, #5
 800da4e:	2264      	movs	r2, #100	; 0x64
 800da50:	fb02 f303 	mul.w	r3, r2, r3
 800da54:	1aeb      	subs	r3, r5, r3
 800da56:	00db      	lsls	r3, r3, #3
 800da58:	3332      	adds	r3, #50	; 0x32
 800da5a:	4a58      	ldr	r2, [pc, #352]	; (800dbbc <UART_SetConfig+0x32c>)
 800da5c:	fba2 2303 	umull	r2, r3, r2, r3
 800da60:	095b      	lsrs	r3, r3, #5
 800da62:	005b      	lsls	r3, r3, #1
 800da64:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800da68:	441c      	add	r4, r3
 800da6a:	f7fd fc93 	bl	800b394 <HAL_RCC_GetPCLK1Freq>
 800da6e:	4602      	mov	r2, r0
 800da70:	4613      	mov	r3, r2
 800da72:	009b      	lsls	r3, r3, #2
 800da74:	4413      	add	r3, r2
 800da76:	009a      	lsls	r2, r3, #2
 800da78:	441a      	add	r2, r3
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	685b      	ldr	r3, [r3, #4]
 800da7e:	005b      	lsls	r3, r3, #1
 800da80:	fbb2 f5f3 	udiv	r5, r2, r3
 800da84:	f7fd fc86 	bl	800b394 <HAL_RCC_GetPCLK1Freq>
 800da88:	4602      	mov	r2, r0
 800da8a:	4613      	mov	r3, r2
 800da8c:	009b      	lsls	r3, r3, #2
 800da8e:	4413      	add	r3, r2
 800da90:	009a      	lsls	r2, r3, #2
 800da92:	441a      	add	r2, r3
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	685b      	ldr	r3, [r3, #4]
 800da98:	005b      	lsls	r3, r3, #1
 800da9a:	fbb2 f3f3 	udiv	r3, r2, r3
 800da9e:	4a47      	ldr	r2, [pc, #284]	; (800dbbc <UART_SetConfig+0x32c>)
 800daa0:	fba2 2303 	umull	r2, r3, r2, r3
 800daa4:	095b      	lsrs	r3, r3, #5
 800daa6:	2264      	movs	r2, #100	; 0x64
 800daa8:	fb02 f303 	mul.w	r3, r2, r3
 800daac:	1aeb      	subs	r3, r5, r3
 800daae:	00db      	lsls	r3, r3, #3
 800dab0:	3332      	adds	r3, #50	; 0x32
 800dab2:	4a42      	ldr	r2, [pc, #264]	; (800dbbc <UART_SetConfig+0x32c>)
 800dab4:	fba2 2303 	umull	r2, r3, r2, r3
 800dab8:	095b      	lsrs	r3, r3, #5
 800daba:	f003 0207 	and.w	r2, r3, #7
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	4422      	add	r2, r4
 800dac4:	609a      	str	r2, [r3, #8]
=======
 800e3fe:	f7fd f917 	bl	800b630 <HAL_RCC_GetPCLK1Freq>
 800e402:	4602      	mov	r2, r0
 800e404:	4613      	mov	r3, r2
 800e406:	009b      	lsls	r3, r3, #2
 800e408:	4413      	add	r3, r2
 800e40a:	009a      	lsls	r2, r3, #2
 800e40c:	441a      	add	r2, r3
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	685b      	ldr	r3, [r3, #4]
 800e412:	005b      	lsls	r3, r3, #1
 800e414:	fbb2 f3f3 	udiv	r3, r2, r3
 800e418:	4a6c      	ldr	r2, [pc, #432]	; (800e5cc <UART_SetConfig+0x32c>)
 800e41a:	fba2 2303 	umull	r2, r3, r2, r3
 800e41e:	095b      	lsrs	r3, r3, #5
 800e420:	011c      	lsls	r4, r3, #4
 800e422:	f7fd f905 	bl	800b630 <HAL_RCC_GetPCLK1Freq>
 800e426:	4602      	mov	r2, r0
 800e428:	4613      	mov	r3, r2
 800e42a:	009b      	lsls	r3, r3, #2
 800e42c:	4413      	add	r3, r2
 800e42e:	009a      	lsls	r2, r3, #2
 800e430:	441a      	add	r2, r3
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	685b      	ldr	r3, [r3, #4]
 800e436:	005b      	lsls	r3, r3, #1
 800e438:	fbb2 f5f3 	udiv	r5, r2, r3
 800e43c:	f7fd f8f8 	bl	800b630 <HAL_RCC_GetPCLK1Freq>
 800e440:	4602      	mov	r2, r0
 800e442:	4613      	mov	r3, r2
 800e444:	009b      	lsls	r3, r3, #2
 800e446:	4413      	add	r3, r2
 800e448:	009a      	lsls	r2, r3, #2
 800e44a:	441a      	add	r2, r3
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	685b      	ldr	r3, [r3, #4]
 800e450:	005b      	lsls	r3, r3, #1
 800e452:	fbb2 f3f3 	udiv	r3, r2, r3
 800e456:	4a5d      	ldr	r2, [pc, #372]	; (800e5cc <UART_SetConfig+0x32c>)
 800e458:	fba2 2303 	umull	r2, r3, r2, r3
 800e45c:	095b      	lsrs	r3, r3, #5
 800e45e:	2264      	movs	r2, #100	; 0x64
 800e460:	fb02 f303 	mul.w	r3, r2, r3
 800e464:	1aeb      	subs	r3, r5, r3
 800e466:	00db      	lsls	r3, r3, #3
 800e468:	3332      	adds	r3, #50	; 0x32
 800e46a:	4a58      	ldr	r2, [pc, #352]	; (800e5cc <UART_SetConfig+0x32c>)
 800e46c:	fba2 2303 	umull	r2, r3, r2, r3
 800e470:	095b      	lsrs	r3, r3, #5
 800e472:	005b      	lsls	r3, r3, #1
 800e474:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e478:	441c      	add	r4, r3
 800e47a:	f7fd f8d9 	bl	800b630 <HAL_RCC_GetPCLK1Freq>
 800e47e:	4602      	mov	r2, r0
 800e480:	4613      	mov	r3, r2
 800e482:	009b      	lsls	r3, r3, #2
 800e484:	4413      	add	r3, r2
 800e486:	009a      	lsls	r2, r3, #2
 800e488:	441a      	add	r2, r3
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	685b      	ldr	r3, [r3, #4]
 800e48e:	005b      	lsls	r3, r3, #1
 800e490:	fbb2 f5f3 	udiv	r5, r2, r3
 800e494:	f7fd f8cc 	bl	800b630 <HAL_RCC_GetPCLK1Freq>
 800e498:	4602      	mov	r2, r0
 800e49a:	4613      	mov	r3, r2
 800e49c:	009b      	lsls	r3, r3, #2
 800e49e:	4413      	add	r3, r2
 800e4a0:	009a      	lsls	r2, r3, #2
 800e4a2:	441a      	add	r2, r3
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	685b      	ldr	r3, [r3, #4]
 800e4a8:	005b      	lsls	r3, r3, #1
 800e4aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4ae:	4a47      	ldr	r2, [pc, #284]	; (800e5cc <UART_SetConfig+0x32c>)
 800e4b0:	fba2 2303 	umull	r2, r3, r2, r3
 800e4b4:	095b      	lsrs	r3, r3, #5
 800e4b6:	2264      	movs	r2, #100	; 0x64
 800e4b8:	fb02 f303 	mul.w	r3, r2, r3
 800e4bc:	1aeb      	subs	r3, r5, r3
 800e4be:	00db      	lsls	r3, r3, #3
 800e4c0:	3332      	adds	r3, #50	; 0x32
 800e4c2:	4a42      	ldr	r2, [pc, #264]	; (800e5cc <UART_SetConfig+0x32c>)
 800e4c4:	fba2 2303 	umull	r2, r3, r2, r3
 800e4c8:	095b      	lsrs	r3, r3, #5
 800e4ca:	f003 0207 	and.w	r2, r3, #7
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	4422      	add	r2, r4
 800e4d4:	609a      	str	r2, [r3, #8]
>>>>>>> master
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
<<<<<<< HEAD
 800dac6:	e0e7      	b.n	800dc98 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	4a39      	ldr	r2, [pc, #228]	; (800dbb4 <UART_SetConfig+0x324>)
 800dace:	4293      	cmp	r3, r2
 800dad0:	d004      	beq.n	800dadc <UART_SetConfig+0x24c>
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	4a38      	ldr	r2, [pc, #224]	; (800dbb8 <UART_SetConfig+0x328>)
 800dad8:	4293      	cmp	r3, r2
 800dada:	d171      	bne.n	800dbc0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800dadc:	f7fd fc6e 	bl	800b3bc <HAL_RCC_GetPCLK2Freq>
 800dae0:	4602      	mov	r2, r0
 800dae2:	4613      	mov	r3, r2
 800dae4:	009b      	lsls	r3, r3, #2
 800dae6:	4413      	add	r3, r2
 800dae8:	009a      	lsls	r2, r3, #2
 800daea:	441a      	add	r2, r3
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	685b      	ldr	r3, [r3, #4]
 800daf0:	009b      	lsls	r3, r3, #2
 800daf2:	fbb2 f3f3 	udiv	r3, r2, r3
 800daf6:	4a31      	ldr	r2, [pc, #196]	; (800dbbc <UART_SetConfig+0x32c>)
 800daf8:	fba2 2303 	umull	r2, r3, r2, r3
 800dafc:	095b      	lsrs	r3, r3, #5
 800dafe:	011c      	lsls	r4, r3, #4
 800db00:	f7fd fc5c 	bl	800b3bc <HAL_RCC_GetPCLK2Freq>
 800db04:	4602      	mov	r2, r0
 800db06:	4613      	mov	r3, r2
 800db08:	009b      	lsls	r3, r3, #2
 800db0a:	4413      	add	r3, r2
 800db0c:	009a      	lsls	r2, r3, #2
 800db0e:	441a      	add	r2, r3
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	685b      	ldr	r3, [r3, #4]
 800db14:	009b      	lsls	r3, r3, #2
 800db16:	fbb2 f5f3 	udiv	r5, r2, r3
 800db1a:	f7fd fc4f 	bl	800b3bc <HAL_RCC_GetPCLK2Freq>
 800db1e:	4602      	mov	r2, r0
 800db20:	4613      	mov	r3, r2
 800db22:	009b      	lsls	r3, r3, #2
 800db24:	4413      	add	r3, r2
 800db26:	009a      	lsls	r2, r3, #2
 800db28:	441a      	add	r2, r3
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	685b      	ldr	r3, [r3, #4]
 800db2e:	009b      	lsls	r3, r3, #2
 800db30:	fbb2 f3f3 	udiv	r3, r2, r3
 800db34:	4a21      	ldr	r2, [pc, #132]	; (800dbbc <UART_SetConfig+0x32c>)
 800db36:	fba2 2303 	umull	r2, r3, r2, r3
 800db3a:	095b      	lsrs	r3, r3, #5
 800db3c:	2264      	movs	r2, #100	; 0x64
 800db3e:	fb02 f303 	mul.w	r3, r2, r3
 800db42:	1aeb      	subs	r3, r5, r3
 800db44:	011b      	lsls	r3, r3, #4
 800db46:	3332      	adds	r3, #50	; 0x32
 800db48:	4a1c      	ldr	r2, [pc, #112]	; (800dbbc <UART_SetConfig+0x32c>)
 800db4a:	fba2 2303 	umull	r2, r3, r2, r3
 800db4e:	095b      	lsrs	r3, r3, #5
 800db50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800db54:	441c      	add	r4, r3
 800db56:	f7fd fc31 	bl	800b3bc <HAL_RCC_GetPCLK2Freq>
 800db5a:	4602      	mov	r2, r0
 800db5c:	4613      	mov	r3, r2
 800db5e:	009b      	lsls	r3, r3, #2
 800db60:	4413      	add	r3, r2
 800db62:	009a      	lsls	r2, r3, #2
 800db64:	441a      	add	r2, r3
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	685b      	ldr	r3, [r3, #4]
 800db6a:	009b      	lsls	r3, r3, #2
 800db6c:	fbb2 f5f3 	udiv	r5, r2, r3
 800db70:	f7fd fc24 	bl	800b3bc <HAL_RCC_GetPCLK2Freq>
 800db74:	4602      	mov	r2, r0
 800db76:	4613      	mov	r3, r2
 800db78:	009b      	lsls	r3, r3, #2
 800db7a:	4413      	add	r3, r2
 800db7c:	009a      	lsls	r2, r3, #2
 800db7e:	441a      	add	r2, r3
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	685b      	ldr	r3, [r3, #4]
 800db84:	009b      	lsls	r3, r3, #2
 800db86:	fbb2 f3f3 	udiv	r3, r2, r3
 800db8a:	4a0c      	ldr	r2, [pc, #48]	; (800dbbc <UART_SetConfig+0x32c>)
 800db8c:	fba2 2303 	umull	r2, r3, r2, r3
 800db90:	095b      	lsrs	r3, r3, #5
 800db92:	2264      	movs	r2, #100	; 0x64
 800db94:	fb02 f303 	mul.w	r3, r2, r3
 800db98:	1aeb      	subs	r3, r5, r3
 800db9a:	011b      	lsls	r3, r3, #4
 800db9c:	3332      	adds	r3, #50	; 0x32
 800db9e:	4a07      	ldr	r2, [pc, #28]	; (800dbbc <UART_SetConfig+0x32c>)
 800dba0:	fba2 2303 	umull	r2, r3, r2, r3
 800dba4:	095b      	lsrs	r3, r3, #5
 800dba6:	f003 020f 	and.w	r2, r3, #15
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	4422      	add	r2, r4
 800dbb0:	609a      	str	r2, [r3, #8]
 800dbb2:	e071      	b.n	800dc98 <UART_SetConfig+0x408>
 800dbb4:	40011000 	.word	0x40011000
 800dbb8:	40011400 	.word	0x40011400
 800dbbc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800dbc0:	f7fd fbe8 	bl	800b394 <HAL_RCC_GetPCLK1Freq>
 800dbc4:	4602      	mov	r2, r0
 800dbc6:	4613      	mov	r3, r2
 800dbc8:	009b      	lsls	r3, r3, #2
 800dbca:	4413      	add	r3, r2
 800dbcc:	009a      	lsls	r2, r3, #2
 800dbce:	441a      	add	r2, r3
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	685b      	ldr	r3, [r3, #4]
 800dbd4:	009b      	lsls	r3, r3, #2
 800dbd6:	fbb2 f3f3 	udiv	r3, r2, r3
 800dbda:	4a31      	ldr	r2, [pc, #196]	; (800dca0 <UART_SetConfig+0x410>)
 800dbdc:	fba2 2303 	umull	r2, r3, r2, r3
 800dbe0:	095b      	lsrs	r3, r3, #5
 800dbe2:	011c      	lsls	r4, r3, #4
 800dbe4:	f7fd fbd6 	bl	800b394 <HAL_RCC_GetPCLK1Freq>
 800dbe8:	4602      	mov	r2, r0
 800dbea:	4613      	mov	r3, r2
 800dbec:	009b      	lsls	r3, r3, #2
 800dbee:	4413      	add	r3, r2
 800dbf0:	009a      	lsls	r2, r3, #2
 800dbf2:	441a      	add	r2, r3
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	685b      	ldr	r3, [r3, #4]
 800dbf8:	009b      	lsls	r3, r3, #2
 800dbfa:	fbb2 f5f3 	udiv	r5, r2, r3
 800dbfe:	f7fd fbc9 	bl	800b394 <HAL_RCC_GetPCLK1Freq>
 800dc02:	4602      	mov	r2, r0
 800dc04:	4613      	mov	r3, r2
 800dc06:	009b      	lsls	r3, r3, #2
 800dc08:	4413      	add	r3, r2
 800dc0a:	009a      	lsls	r2, r3, #2
 800dc0c:	441a      	add	r2, r3
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	685b      	ldr	r3, [r3, #4]
 800dc12:	009b      	lsls	r3, r3, #2
 800dc14:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc18:	4a21      	ldr	r2, [pc, #132]	; (800dca0 <UART_SetConfig+0x410>)
 800dc1a:	fba2 2303 	umull	r2, r3, r2, r3
 800dc1e:	095b      	lsrs	r3, r3, #5
 800dc20:	2264      	movs	r2, #100	; 0x64
 800dc22:	fb02 f303 	mul.w	r3, r2, r3
 800dc26:	1aeb      	subs	r3, r5, r3
 800dc28:	011b      	lsls	r3, r3, #4
 800dc2a:	3332      	adds	r3, #50	; 0x32
 800dc2c:	4a1c      	ldr	r2, [pc, #112]	; (800dca0 <UART_SetConfig+0x410>)
 800dc2e:	fba2 2303 	umull	r2, r3, r2, r3
 800dc32:	095b      	lsrs	r3, r3, #5
 800dc34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dc38:	441c      	add	r4, r3
 800dc3a:	f7fd fbab 	bl	800b394 <HAL_RCC_GetPCLK1Freq>
 800dc3e:	4602      	mov	r2, r0
 800dc40:	4613      	mov	r3, r2
 800dc42:	009b      	lsls	r3, r3, #2
 800dc44:	4413      	add	r3, r2
 800dc46:	009a      	lsls	r2, r3, #2
 800dc48:	441a      	add	r2, r3
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	685b      	ldr	r3, [r3, #4]
 800dc4e:	009b      	lsls	r3, r3, #2
 800dc50:	fbb2 f5f3 	udiv	r5, r2, r3
 800dc54:	f7fd fb9e 	bl	800b394 <HAL_RCC_GetPCLK1Freq>
 800dc58:	4602      	mov	r2, r0
 800dc5a:	4613      	mov	r3, r2
 800dc5c:	009b      	lsls	r3, r3, #2
 800dc5e:	4413      	add	r3, r2
 800dc60:	009a      	lsls	r2, r3, #2
 800dc62:	441a      	add	r2, r3
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	685b      	ldr	r3, [r3, #4]
 800dc68:	009b      	lsls	r3, r3, #2
 800dc6a:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc6e:	4a0c      	ldr	r2, [pc, #48]	; (800dca0 <UART_SetConfig+0x410>)
 800dc70:	fba2 2303 	umull	r2, r3, r2, r3
 800dc74:	095b      	lsrs	r3, r3, #5
 800dc76:	2264      	movs	r2, #100	; 0x64
 800dc78:	fb02 f303 	mul.w	r3, r2, r3
 800dc7c:	1aeb      	subs	r3, r5, r3
 800dc7e:	011b      	lsls	r3, r3, #4
 800dc80:	3332      	adds	r3, #50	; 0x32
 800dc82:	4a07      	ldr	r2, [pc, #28]	; (800dca0 <UART_SetConfig+0x410>)
 800dc84:	fba2 2303 	umull	r2, r3, r2, r3
 800dc88:	095b      	lsrs	r3, r3, #5
 800dc8a:	f003 020f 	and.w	r2, r3, #15
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	4422      	add	r2, r4
 800dc94:	609a      	str	r2, [r3, #8]
}
 800dc96:	e7ff      	b.n	800dc98 <UART_SetConfig+0x408>
 800dc98:	bf00      	nop
 800dc9a:	3710      	adds	r7, #16
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	bdb0      	pop	{r4, r5, r7, pc}
 800dca0:	51eb851f 	.word	0x51eb851f

0800dca4 <ACR_Start>:
volatile float forced_theta_re = 0.0f;
=======
 800e4d6:	e0e7      	b.n	800e6a8 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	4a39      	ldr	r2, [pc, #228]	; (800e5c4 <UART_SetConfig+0x324>)
 800e4de:	4293      	cmp	r3, r2
 800e4e0:	d004      	beq.n	800e4ec <UART_SetConfig+0x24c>
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	4a38      	ldr	r2, [pc, #224]	; (800e5c8 <UART_SetConfig+0x328>)
 800e4e8:	4293      	cmp	r3, r2
 800e4ea:	d171      	bne.n	800e5d0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800e4ec:	f7fd f8b4 	bl	800b658 <HAL_RCC_GetPCLK2Freq>
 800e4f0:	4602      	mov	r2, r0
 800e4f2:	4613      	mov	r3, r2
 800e4f4:	009b      	lsls	r3, r3, #2
 800e4f6:	4413      	add	r3, r2
 800e4f8:	009a      	lsls	r2, r3, #2
 800e4fa:	441a      	add	r2, r3
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	685b      	ldr	r3, [r3, #4]
 800e500:	009b      	lsls	r3, r3, #2
 800e502:	fbb2 f3f3 	udiv	r3, r2, r3
 800e506:	4a31      	ldr	r2, [pc, #196]	; (800e5cc <UART_SetConfig+0x32c>)
 800e508:	fba2 2303 	umull	r2, r3, r2, r3
 800e50c:	095b      	lsrs	r3, r3, #5
 800e50e:	011c      	lsls	r4, r3, #4
 800e510:	f7fd f8a2 	bl	800b658 <HAL_RCC_GetPCLK2Freq>
 800e514:	4602      	mov	r2, r0
 800e516:	4613      	mov	r3, r2
 800e518:	009b      	lsls	r3, r3, #2
 800e51a:	4413      	add	r3, r2
 800e51c:	009a      	lsls	r2, r3, #2
 800e51e:	441a      	add	r2, r3
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	685b      	ldr	r3, [r3, #4]
 800e524:	009b      	lsls	r3, r3, #2
 800e526:	fbb2 f5f3 	udiv	r5, r2, r3
 800e52a:	f7fd f895 	bl	800b658 <HAL_RCC_GetPCLK2Freq>
 800e52e:	4602      	mov	r2, r0
 800e530:	4613      	mov	r3, r2
 800e532:	009b      	lsls	r3, r3, #2
 800e534:	4413      	add	r3, r2
 800e536:	009a      	lsls	r2, r3, #2
 800e538:	441a      	add	r2, r3
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	685b      	ldr	r3, [r3, #4]
 800e53e:	009b      	lsls	r3, r3, #2
 800e540:	fbb2 f3f3 	udiv	r3, r2, r3
 800e544:	4a21      	ldr	r2, [pc, #132]	; (800e5cc <UART_SetConfig+0x32c>)
 800e546:	fba2 2303 	umull	r2, r3, r2, r3
 800e54a:	095b      	lsrs	r3, r3, #5
 800e54c:	2264      	movs	r2, #100	; 0x64
 800e54e:	fb02 f303 	mul.w	r3, r2, r3
 800e552:	1aeb      	subs	r3, r5, r3
 800e554:	011b      	lsls	r3, r3, #4
 800e556:	3332      	adds	r3, #50	; 0x32
 800e558:	4a1c      	ldr	r2, [pc, #112]	; (800e5cc <UART_SetConfig+0x32c>)
 800e55a:	fba2 2303 	umull	r2, r3, r2, r3
 800e55e:	095b      	lsrs	r3, r3, #5
 800e560:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e564:	441c      	add	r4, r3
 800e566:	f7fd f877 	bl	800b658 <HAL_RCC_GetPCLK2Freq>
 800e56a:	4602      	mov	r2, r0
 800e56c:	4613      	mov	r3, r2
 800e56e:	009b      	lsls	r3, r3, #2
 800e570:	4413      	add	r3, r2
 800e572:	009a      	lsls	r2, r3, #2
 800e574:	441a      	add	r2, r3
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	685b      	ldr	r3, [r3, #4]
 800e57a:	009b      	lsls	r3, r3, #2
 800e57c:	fbb2 f5f3 	udiv	r5, r2, r3
 800e580:	f7fd f86a 	bl	800b658 <HAL_RCC_GetPCLK2Freq>
 800e584:	4602      	mov	r2, r0
 800e586:	4613      	mov	r3, r2
 800e588:	009b      	lsls	r3, r3, #2
 800e58a:	4413      	add	r3, r2
 800e58c:	009a      	lsls	r2, r3, #2
 800e58e:	441a      	add	r2, r3
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	685b      	ldr	r3, [r3, #4]
 800e594:	009b      	lsls	r3, r3, #2
 800e596:	fbb2 f3f3 	udiv	r3, r2, r3
 800e59a:	4a0c      	ldr	r2, [pc, #48]	; (800e5cc <UART_SetConfig+0x32c>)
 800e59c:	fba2 2303 	umull	r2, r3, r2, r3
 800e5a0:	095b      	lsrs	r3, r3, #5
 800e5a2:	2264      	movs	r2, #100	; 0x64
 800e5a4:	fb02 f303 	mul.w	r3, r2, r3
 800e5a8:	1aeb      	subs	r3, r5, r3
 800e5aa:	011b      	lsls	r3, r3, #4
 800e5ac:	3332      	adds	r3, #50	; 0x32
 800e5ae:	4a07      	ldr	r2, [pc, #28]	; (800e5cc <UART_SetConfig+0x32c>)
 800e5b0:	fba2 2303 	umull	r2, r3, r2, r3
 800e5b4:	095b      	lsrs	r3, r3, #5
 800e5b6:	f003 020f 	and.w	r2, r3, #15
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	4422      	add	r2, r4
 800e5c0:	609a      	str	r2, [r3, #8]
 800e5c2:	e071      	b.n	800e6a8 <UART_SetConfig+0x408>
 800e5c4:	40011000 	.word	0x40011000
 800e5c8:	40011400 	.word	0x40011400
 800e5cc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800e5d0:	f7fd f82e 	bl	800b630 <HAL_RCC_GetPCLK1Freq>
 800e5d4:	4602      	mov	r2, r0
 800e5d6:	4613      	mov	r3, r2
 800e5d8:	009b      	lsls	r3, r3, #2
 800e5da:	4413      	add	r3, r2
 800e5dc:	009a      	lsls	r2, r3, #2
 800e5de:	441a      	add	r2, r3
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	685b      	ldr	r3, [r3, #4]
 800e5e4:	009b      	lsls	r3, r3, #2
 800e5e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e5ea:	4a31      	ldr	r2, [pc, #196]	; (800e6b0 <UART_SetConfig+0x410>)
 800e5ec:	fba2 2303 	umull	r2, r3, r2, r3
 800e5f0:	095b      	lsrs	r3, r3, #5
 800e5f2:	011c      	lsls	r4, r3, #4
 800e5f4:	f7fd f81c 	bl	800b630 <HAL_RCC_GetPCLK1Freq>
 800e5f8:	4602      	mov	r2, r0
 800e5fa:	4613      	mov	r3, r2
 800e5fc:	009b      	lsls	r3, r3, #2
 800e5fe:	4413      	add	r3, r2
 800e600:	009a      	lsls	r2, r3, #2
 800e602:	441a      	add	r2, r3
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	685b      	ldr	r3, [r3, #4]
 800e608:	009b      	lsls	r3, r3, #2
 800e60a:	fbb2 f5f3 	udiv	r5, r2, r3
 800e60e:	f7fd f80f 	bl	800b630 <HAL_RCC_GetPCLK1Freq>
 800e612:	4602      	mov	r2, r0
 800e614:	4613      	mov	r3, r2
 800e616:	009b      	lsls	r3, r3, #2
 800e618:	4413      	add	r3, r2
 800e61a:	009a      	lsls	r2, r3, #2
 800e61c:	441a      	add	r2, r3
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	685b      	ldr	r3, [r3, #4]
 800e622:	009b      	lsls	r3, r3, #2
 800e624:	fbb2 f3f3 	udiv	r3, r2, r3
 800e628:	4a21      	ldr	r2, [pc, #132]	; (800e6b0 <UART_SetConfig+0x410>)
 800e62a:	fba2 2303 	umull	r2, r3, r2, r3
 800e62e:	095b      	lsrs	r3, r3, #5
 800e630:	2264      	movs	r2, #100	; 0x64
 800e632:	fb02 f303 	mul.w	r3, r2, r3
 800e636:	1aeb      	subs	r3, r5, r3
 800e638:	011b      	lsls	r3, r3, #4
 800e63a:	3332      	adds	r3, #50	; 0x32
 800e63c:	4a1c      	ldr	r2, [pc, #112]	; (800e6b0 <UART_SetConfig+0x410>)
 800e63e:	fba2 2303 	umull	r2, r3, r2, r3
 800e642:	095b      	lsrs	r3, r3, #5
 800e644:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e648:	441c      	add	r4, r3
 800e64a:	f7fc fff1 	bl	800b630 <HAL_RCC_GetPCLK1Freq>
 800e64e:	4602      	mov	r2, r0
 800e650:	4613      	mov	r3, r2
 800e652:	009b      	lsls	r3, r3, #2
 800e654:	4413      	add	r3, r2
 800e656:	009a      	lsls	r2, r3, #2
 800e658:	441a      	add	r2, r3
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	685b      	ldr	r3, [r3, #4]
 800e65e:	009b      	lsls	r3, r3, #2
 800e660:	fbb2 f5f3 	udiv	r5, r2, r3
 800e664:	f7fc ffe4 	bl	800b630 <HAL_RCC_GetPCLK1Freq>
 800e668:	4602      	mov	r2, r0
 800e66a:	4613      	mov	r3, r2
 800e66c:	009b      	lsls	r3, r3, #2
 800e66e:	4413      	add	r3, r2
 800e670:	009a      	lsls	r2, r3, #2
 800e672:	441a      	add	r2, r3
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	685b      	ldr	r3, [r3, #4]
 800e678:	009b      	lsls	r3, r3, #2
 800e67a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e67e:	4a0c      	ldr	r2, [pc, #48]	; (800e6b0 <UART_SetConfig+0x410>)
 800e680:	fba2 2303 	umull	r2, r3, r2, r3
 800e684:	095b      	lsrs	r3, r3, #5
 800e686:	2264      	movs	r2, #100	; 0x64
 800e688:	fb02 f303 	mul.w	r3, r2, r3
 800e68c:	1aeb      	subs	r3, r5, r3
 800e68e:	011b      	lsls	r3, r3, #4
 800e690:	3332      	adds	r3, #50	; 0x32
 800e692:	4a07      	ldr	r2, [pc, #28]	; (800e6b0 <UART_SetConfig+0x410>)
 800e694:	fba2 2303 	umull	r2, r3, r2, r3
 800e698:	095b      	lsrs	r3, r3, #5
 800e69a:	f003 020f 	and.w	r2, r3, #15
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	4422      	add	r2, r4
 800e6a4:	609a      	str	r2, [r3, #8]
}
 800e6a6:	e7ff      	b.n	800e6a8 <UART_SetConfig+0x408>
 800e6a8:	bf00      	nop
 800e6aa:	3710      	adds	r7, #16
 800e6ac:	46bd      	mov	sp, r7
 800e6ae:	bdb0      	pop	{r4, r5, r7, pc}
 800e6b0:	51eb851f 	.word	0x51eb851f

0800e6b4 <ACR_Init>:
ACR_TypeDef mainACR;
>>>>>>> master



void ACR_Init()
{
<<<<<<< HEAD
 800dca4:	b580      	push	{r7, lr}
 800dca6:	af00      	add	r7, sp, #0

	ACR_enable = 1;
 800dca8:	4b03      	ldr	r3, [pc, #12]	; (800dcb8 <ACR_Start+0x14>)
 800dcaa:	2201      	movs	r2, #1
 800dcac:	701a      	strb	r2, [r3, #0]
	ACR_Reset();
 800dcae:	f000 fa61 	bl	800e174 <ACR_Reset>

}
 800dcb2:	bf00      	nop
 800dcb4:	bd80      	pop	{r7, pc}
 800dcb6:	bf00      	nop
 800dcb8:	200000c0 	.word	0x200000c0
 800dcbc:	00000000 	.word	0x00000000

0800dcc0 <currentControl>:
=======
 800e6b4:	b580      	push	{r7, lr}
 800e6b6:	af00      	add	r7, sp, #0

	memset(&mainACR, 0x00, sizeof(mainACR));
 800e6b8:	2274      	movs	r2, #116	; 0x74
 800e6ba:	2100      	movs	r1, #0
 800e6bc:	4812      	ldr	r0, [pc, #72]	; (800e708 <ACR_Init+0x54>)
 800e6be:	f003 fdfe 	bl	80122be <memset>

	mainACR.Init.Kp = 0.1f;
 800e6c2:	4b11      	ldr	r3, [pc, #68]	; (800e708 <ACR_Init+0x54>)
 800e6c4:	4a11      	ldr	r2, [pc, #68]	; (800e70c <ACR_Init+0x58>)
 800e6c6:	601a      	str	r2, [r3, #0]
	mainACR.Init.Ki = 100.0f;
 800e6c8:	4b0f      	ldr	r3, [pc, #60]	; (800e708 <ACR_Init+0x54>)
 800e6ca:	4a11      	ldr	r2, [pc, #68]	; (800e710 <ACR_Init+0x5c>)
 800e6cc:	605a      	str	r2, [r3, #4]

	mainACR.Init.Id_limit = 5.0f;
 800e6ce:	4b0e      	ldr	r3, [pc, #56]	; (800e708 <ACR_Init+0x54>)
 800e6d0:	4a10      	ldr	r2, [pc, #64]	; (800e714 <ACR_Init+0x60>)
 800e6d2:	60da      	str	r2, [r3, #12]
	mainACR.Init.Iq_limit = 5.0f;
 800e6d4:	4b0c      	ldr	r3, [pc, #48]	; (800e708 <ACR_Init+0x54>)
 800e6d6:	4a0f      	ldr	r2, [pc, #60]	; (800e714 <ACR_Init+0x60>)
 800e6d8:	611a      	str	r2, [r3, #16]

	mainACR.Init.Id_error_integ_limit = 1.0f;
 800e6da:	4b0b      	ldr	r3, [pc, #44]	; (800e708 <ACR_Init+0x54>)
 800e6dc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800e6e0:	615a      	str	r2, [r3, #20]
	mainACR.Init.Iq_error_integ_limit = 1.0f;
 800e6e2:	4b09      	ldr	r3, [pc, #36]	; (800e708 <ACR_Init+0x54>)
 800e6e4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800e6e8:	619a      	str	r2, [r3, #24]

	mainACR.Init.cycleTime = 100E-6;
 800e6ea:	4b07      	ldr	r3, [pc, #28]	; (800e708 <ACR_Init+0x54>)
 800e6ec:	4a0a      	ldr	r2, [pc, #40]	; (800e718 <ACR_Init+0x64>)
 800e6ee:	609a      	str	r2, [r3, #8]

	mainACR.Init.hEncoder = &mainEncoder;
 800e6f0:	4b05      	ldr	r3, [pc, #20]	; (800e708 <ACR_Init+0x54>)
 800e6f2:	4a0a      	ldr	r2, [pc, #40]	; (800e71c <ACR_Init+0x68>)
 800e6f4:	61da      	str	r2, [r3, #28]

	mainACR.Init.hCS = &mainCS;
 800e6f6:	4b04      	ldr	r3, [pc, #16]	; (800e708 <ACR_Init+0x54>)
 800e6f8:	4a09      	ldr	r2, [pc, #36]	; (800e720 <ACR_Init+0x6c>)
 800e6fa:	621a      	str	r2, [r3, #32]
	mainACR.Init.htim = &htim8;
 800e6fc:	4b02      	ldr	r3, [pc, #8]	; (800e708 <ACR_Init+0x54>)
 800e6fe:	4a09      	ldr	r2, [pc, #36]	; (800e724 <ACR_Init+0x70>)
 800e700:	625a      	str	r2, [r3, #36]	; 0x24

}
 800e702:	bf00      	nop
 800e704:	bd80      	pop	{r7, pc}
 800e706:	bf00      	nop
 800e708:	200042d4 	.word	0x200042d4
 800e70c:	3dcccccd 	.word	0x3dcccccd
 800e710:	42c80000 	.word	0x42c80000
 800e714:	40a00000 	.word	0x40a00000
 800e718:	38d1b717 	.word	0x38d1b717
 800e71c:	20004708 	.word	0x20004708
 800e720:	200043e0 	.word	0x200043e0
 800e724:	20004804 	.word	0x20004804

0800e728 <ACR_Start>:



void ACR_Start(ACR_TypeDef *hACR)
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	b082      	sub	sp, #8
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]

	hACR->enable = 1;
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	2201      	movs	r2, #1
 800e734:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	ACR_Reset(hACR);
 800e738:	6878      	ldr	r0, [r7, #4]
 800e73a:	f000 fa8d 	bl	800ec58 <ACR_Reset>

}
 800e73e:	bf00      	nop
 800e740:	3708      	adds	r7, #8
 800e742:	46bd      	mov	sp, r7
 800e744:	bd80      	pop	{r7, pc}
	...

0800e748 <ACR_Refresh>:
>>>>>>> master
}



inline void ACR_Refresh(ACR_TypeDef *hACR)
{
<<<<<<< HEAD
 800dcc0:	b590      	push	{r4, r7, lr}
 800dcc2:	b083      	sub	sp, #12
 800dcc4:	af00      	add	r7, sp, #0
=======
 800e748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e74c:	b082      	sub	sp, #8
 800e74e:	af00      	add	r7, sp, #0
 800e750:	6078      	str	r0, [r7, #4]
	static float _Id_ref;
	static float _Iq_ref;
>>>>>>> master

	static ACR_InitTypeDef *hACR_Init;

	hACR_Init = &hACR->Init;
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	4ab4      	ldr	r2, [pc, #720]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e756:	6013      	str	r3, [r2, #0]

	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_SET);
<<<<<<< HEAD
 800dcc6:	2201      	movs	r2, #1
 800dcc8:	2140      	movs	r1, #64	; 0x40
 800dcca:	48bb      	ldr	r0, [pc, #748]	; (800dfb8 <currentControl+0x2f8>)
 800dccc:	f7fd fa40 	bl	800b150 <HAL_GPIO_WritePin>

=======
 800e758:	2201      	movs	r2, #1
 800e75a:	2140      	movs	r1, #64	; 0x40
 800e75c:	48b3      	ldr	r0, [pc, #716]	; (800ea2c <ACR_Refresh+0x2e4>)
 800e75e:	f7fc fe5f 	bl	800b420 <HAL_GPIO_WritePin>


	CurrentSensor_getIdq(&mainCS, &hACR->Id, &hACR->Iq, hACR_Init->hEncoder->cos_theta_re, hACR_Init->hEncoder->sin_theta_re);
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800e76e:	4bae      	ldr	r3, [pc, #696]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	69db      	ldr	r3, [r3, #28]
 800e774:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800e778:	4bab      	ldr	r3, [pc, #684]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	69db      	ldr	r3, [r3, #28]
 800e77e:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 800e782:	eef0 0a47 	vmov.f32	s1, s14
 800e786:	eeb0 0a67 	vmov.f32	s0, s15
 800e78a:	48a9      	ldr	r0, [pc, #676]	; (800ea30 <ACR_Refresh+0x2e8>)
 800e78c:	f000 fef8 	bl	800f580 <CurrentSensor_getIdq>


	/*
	 * 
	 */
	if(hACR->forced_commute_enable)
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800e796:	2b00      	cmp	r3, #0
 800e798:	d03d      	beq.n	800e816 <ACR_Refresh+0xce>
	{
>>>>>>> master

		hACR->forced_cos_theta_re = sin_table2[(int)((hACR->forced_theta_re * 0.3183f + 0.5f) * 5000.0f)];
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800e7a0:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 800ea34 <ACR_Refresh+0x2ec>
 800e7a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e7a8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800e7ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e7b0:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 800ea38 <ACR_Refresh+0x2f0>
 800e7b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e7b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e7bc:	ee17 3a90 	vmov	r3, s15
 800e7c0:	4a9e      	ldr	r2, [pc, #632]	; (800ea3c <ACR_Refresh+0x2f4>)
 800e7c2:	009b      	lsls	r3, r3, #2
 800e7c4:	4413      	add	r3, r2
 800e7c6:	681a      	ldr	r2, [r3, #0]
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	66da      	str	r2, [r3, #108]	; 0x6c
		hACR->forced_sin_theta_re = sin_table2[(int)(hACR->forced_theta_re * 1591.54943f)];
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800e7d2:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 800ea40 <ACR_Refresh+0x2f8>
 800e7d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e7da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e7de:	ee17 3a90 	vmov	r3, s15
 800e7e2:	4a96      	ldr	r2, [pc, #600]	; (800ea3c <ACR_Refresh+0x2f4>)
 800e7e4:	009b      	lsls	r3, r3, #2
 800e7e6:	4413      	add	r3, r2
 800e7e8:	681a      	ldr	r2, [r3, #0]
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	671a      	str	r2, [r3, #112]	; 0x70

		CurrentSensor_getIdq(&mainCS, &hACR->Id, &hACR->Iq, hACR->forced_cos_theta_re, hACR->forced_sin_theta_re);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 800e806:	eef0 0a47 	vmov.f32	s1, s14
 800e80a:	eeb0 0a67 	vmov.f32	s0, s15
 800e80e:	4888      	ldr	r0, [pc, #544]	; (800ea30 <ACR_Refresh+0x2e8>)
 800e810:	f000 feb6 	bl	800f580 <CurrentSensor_getIdq>
 800e814:	e016      	b.n	800e844 <ACR_Refresh+0xfc>

<<<<<<< HEAD
	if(forced_commute_enable)
 800dcd0:	4bba      	ldr	r3, [pc, #744]	; (800dfbc <currentControl+0x2fc>)
 800dcd2:	781b      	ldrb	r3, [r3, #0]
 800dcd4:	b2db      	uxtb	r3, r3
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d076      	beq.n	800ddc8 <currentControl+0x108>
	{
		float _forced_theta_re = fmodf(forced_theta * POLES / 2, 2.0f * M_PI);
 800dcda:	4bb9      	ldr	r3, [pc, #740]	; (800dfc0 <currentControl+0x300>)
 800dcdc:	edd3 7a00 	vldr	s15, [r3]
 800dce0:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 800dce4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dce8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800dcec:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800dcf0:	eddf 0ab4 	vldr	s1, [pc, #720]	; 800dfc4 <currentControl+0x304>
 800dcf4:	eeb0 0a66 	vmov.f32	s0, s13
 800dcf8:	f004 f8ce 	bl	8011e98 <fmodf>
 800dcfc:	ed87 0a01 	vstr	s0, [r7, #4]

		if(_forced_theta_re < 0.0f)				forced_theta_re = _forced_theta_re + 2 * M_PI;
 800dd00:	edd7 7a01 	vldr	s15, [r7, #4]
 800dd04:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800dd08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd0c:	d511      	bpl.n	800dd32 <currentControl+0x72>
 800dd0e:	6878      	ldr	r0, [r7, #4]
 800dd10:	f7fa fb4a 	bl	80083a8 <__aeabi_f2d>
 800dd14:	a3a4      	add	r3, pc, #656	; (adr r3, 800dfa8 <currentControl+0x2e8>)
 800dd16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd1a:	f7fa f9e7 	bl	80080ec <__adddf3>
 800dd1e:	4603      	mov	r3, r0
 800dd20:	460c      	mov	r4, r1
 800dd22:	4618      	mov	r0, r3
 800dd24:	4621      	mov	r1, r4
 800dd26:	f7fa fe59 	bl	80089dc <__aeabi_d2f>
 800dd2a:	4602      	mov	r2, r0
 800dd2c:	4ba6      	ldr	r3, [pc, #664]	; (800dfc8 <currentControl+0x308>)
 800dd2e:	601a      	str	r2, [r3, #0]
 800dd30:	e01f      	b.n	800dd72 <currentControl+0xb2>
		else if(_forced_theta_re >= 2 * M_PI)	forced_theta_re = _forced_theta_re - 2 * M_PI;
 800dd32:	6878      	ldr	r0, [r7, #4]
 800dd34:	f7fa fb38 	bl	80083a8 <__aeabi_f2d>
 800dd38:	a39b      	add	r3, pc, #620	; (adr r3, 800dfa8 <currentControl+0x2e8>)
 800dd3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd3e:	f7fa fe11 	bl	8008964 <__aeabi_dcmpge>
 800dd42:	4603      	mov	r3, r0
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d011      	beq.n	800dd6c <currentControl+0xac>
 800dd48:	6878      	ldr	r0, [r7, #4]
 800dd4a:	f7fa fb2d 	bl	80083a8 <__aeabi_f2d>
 800dd4e:	a396      	add	r3, pc, #600	; (adr r3, 800dfa8 <currentControl+0x2e8>)
 800dd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd54:	f7fa f9c8 	bl	80080e8 <__aeabi_dsub>
 800dd58:	4603      	mov	r3, r0
 800dd5a:	460c      	mov	r4, r1
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	4621      	mov	r1, r4
 800dd60:	f7fa fe3c 	bl	80089dc <__aeabi_d2f>
 800dd64:	4602      	mov	r2, r0
 800dd66:	4b98      	ldr	r3, [pc, #608]	; (800dfc8 <currentControl+0x308>)
 800dd68:	601a      	str	r2, [r3, #0]
 800dd6a:	e002      	b.n	800dd72 <currentControl+0xb2>
		else									forced_theta_re = _forced_theta_re;
 800dd6c:	4a96      	ldr	r2, [pc, #600]	; (800dfc8 <currentControl+0x308>)
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	6013      	str	r3, [r2, #0]

		cos_theta_re = sin_table2[(int)((forced_theta_re * 0.3183f + 0.5f) * 5000.0f)];
 800dd72:	4b95      	ldr	r3, [pc, #596]	; (800dfc8 <currentControl+0x308>)
 800dd74:	edd3 7a00 	vldr	s15, [r3]
 800dd78:	ed9f 7a94 	vldr	s14, [pc, #592]	; 800dfcc <currentControl+0x30c>
 800dd7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dd80:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800dd84:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dd88:	ed9f 7a91 	vldr	s14, [pc, #580]	; 800dfd0 <currentControl+0x310>
 800dd8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dd90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dd94:	ee17 3a90 	vmov	r3, s15
 800dd98:	4a8e      	ldr	r2, [pc, #568]	; (800dfd4 <currentControl+0x314>)
 800dd9a:	009b      	lsls	r3, r3, #2
 800dd9c:	4413      	add	r3, r2
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	4a8d      	ldr	r2, [pc, #564]	; (800dfd8 <currentControl+0x318>)
 800dda2:	6013      	str	r3, [r2, #0]
		sin_theta_re = sin_table2[(int)(forced_theta_re * 1591.54943f)];
 800dda4:	4b88      	ldr	r3, [pc, #544]	; (800dfc8 <currentControl+0x308>)
 800dda6:	edd3 7a00 	vldr	s15, [r3]
 800ddaa:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 800dfdc <currentControl+0x31c>
 800ddae:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ddb2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ddb6:	ee17 3a90 	vmov	r3, s15
 800ddba:	4a86      	ldr	r2, [pc, #536]	; (800dfd4 <currentControl+0x314>)
 800ddbc:	009b      	lsls	r3, r3, #2
 800ddbe:	4413      	add	r3, r2
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	4a87      	ldr	r2, [pc, #540]	; (800dfe0 <currentControl+0x320>)
 800ddc4:	6013      	str	r3, [r2, #0]
 800ddc6:	e001      	b.n	800ddcc <currentControl+0x10c>
	}
	else
	{
		refreshEncoder();
 800ddc8:	f002 fb8e 	bl	80104e8 <refreshEncoder>
	}

	get_current_dq(&Id, &Iq, sector_SVM, cos_theta_re, sin_theta_re);
 800ddcc:	4b85      	ldr	r3, [pc, #532]	; (800dfe4 <currentControl+0x324>)
 800ddce:	681a      	ldr	r2, [r3, #0]
 800ddd0:	4b81      	ldr	r3, [pc, #516]	; (800dfd8 <currentControl+0x318>)
 800ddd2:	edd3 7a00 	vldr	s15, [r3]
 800ddd6:	4b82      	ldr	r3, [pc, #520]	; (800dfe0 <currentControl+0x320>)
 800ddd8:	ed93 7a00 	vldr	s14, [r3]
 800dddc:	eef0 0a47 	vmov.f32	s1, s14
 800dde0:	eeb0 0a67 	vmov.f32	s0, s15
 800dde4:	4980      	ldr	r1, [pc, #512]	; (800dfe8 <currentControl+0x328>)
 800dde6:	4881      	ldr	r0, [pc, #516]	; (800dfec <currentControl+0x32c>)
 800dde8:	f000 fe58 	bl	800ea9c <get_current_dq>


	if(theta_re < M_PI)
 800ddec:	4b80      	ldr	r3, [pc, #512]	; (800dff0 <currentControl+0x330>)
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	f7fa fad9 	bl	80083a8 <__aeabi_f2d>
 800ddf6:	a36e      	add	r3, pc, #440	; (adr r3, 800dfb0 <currentControl+0x2f0>)
 800ddf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddfc:	f7fa fd9e 	bl	800893c <__aeabi_dcmplt>
 800de00:	4603      	mov	r3, r0
 800de02:	2b00      	cmp	r3, #0
 800de04:	d005      	beq.n	800de12 <currentControl+0x152>
		HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_RESET);
 800de06:	2200      	movs	r2, #0
 800de08:	2140      	movs	r1, #64	; 0x40
 800de0a:	487a      	ldr	r0, [pc, #488]	; (800dff4 <currentControl+0x334>)
 800de0c:	f7fd f9a0 	bl	800b150 <HAL_GPIO_WritePin>
 800de10:	e004      	b.n	800de1c <currentControl+0x15c>
	else
		HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_SET);
 800de12:	2201      	movs	r2, #1
 800de14:	2140      	movs	r1, #64	; 0x40
 800de16:	4877      	ldr	r0, [pc, #476]	; (800dff4 <currentControl+0x334>)
 800de18:	f7fd f99a 	bl	800b150 <HAL_GPIO_WritePin>
=======
	}
	else
	{

		CurrentSensor_getIdq(&mainCS, &hACR->Id, &hACR->Iq, hACR_Init->hEncoder->cos_theta_re, hACR_Init->hEncoder->sin_theta_re);
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800e822:	4b81      	ldr	r3, [pc, #516]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	69db      	ldr	r3, [r3, #28]
 800e828:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800e82c:	4b7e      	ldr	r3, [pc, #504]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	69db      	ldr	r3, [r3, #28]
 800e832:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 800e836:	eef0 0a47 	vmov.f32	s1, s14
 800e83a:	eeb0 0a67 	vmov.f32	s0, s15
 800e83e:	487c      	ldr	r0, [pc, #496]	; (800ea30 <ACR_Refresh+0x2e8>)
 800e840:	f000 fe9e 	bl	800f580 <CurrentSensor_getIdq>

	}



	if(hACR_Init->hEncoder->theta_re < M_PI)
 800e844:	4b78      	ldr	r3, [pc, #480]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	69db      	ldr	r3, [r3, #28]
 800e84a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e84c:	4618      	mov	r0, r3
 800e84e:	f7f9 fdb3 	bl	80083b8 <__aeabi_f2d>
 800e852:	a373      	add	r3, pc, #460	; (adr r3, 800ea20 <ACR_Refresh+0x2d8>)
 800e854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e858:	f7fa f878 	bl	800894c <__aeabi_dcmplt>
 800e85c:	4603      	mov	r3, r0
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d005      	beq.n	800e86e <ACR_Refresh+0x126>
		HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_RESET);
 800e862:	2200      	movs	r2, #0
 800e864:	2140      	movs	r1, #64	; 0x40
 800e866:	4877      	ldr	r0, [pc, #476]	; (800ea44 <ACR_Refresh+0x2fc>)
 800e868:	f7fc fdda 	bl	800b420 <HAL_GPIO_WritePin>
 800e86c:	e004      	b.n	800e878 <ACR_Refresh+0x130>
	else
		HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_SET);
 800e86e:	2201      	movs	r2, #1
 800e870:	2140      	movs	r1, #64	; 0x40
 800e872:	4874      	ldr	r0, [pc, #464]	; (800ea44 <ACR_Refresh+0x2fc>)
 800e874:	f7fc fdd4 	bl	800b420 <HAL_GPIO_WritePin>

>>>>>>> master


	/********** ACR (Auto Current Regulator) **********/

<<<<<<< HEAD
	if(ACR_enable)
 800de1c:	4b76      	ldr	r3, [pc, #472]	; (800dff8 <currentControl+0x338>)
 800de1e:	781b      	ldrb	r3, [r3, #0]
 800de20:	b2db      	uxtb	r3, r3
 800de22:	2b00      	cmp	r3, #0
 800de24:	f000 815c 	beq.w	800e0e0 <currentControl+0x420>
	{

		if(Id_ref < -Id_limit)		_Id_ref = -Id_limit;
 800de28:	4b74      	ldr	r3, [pc, #464]	; (800dffc <currentControl+0x33c>)
 800de2a:	edd3 7a00 	vldr	s15, [r3]
 800de2e:	eeb1 7a67 	vneg.f32	s14, s15
 800de32:	4b73      	ldr	r3, [pc, #460]	; (800e000 <currentControl+0x340>)
 800de34:	edd3 7a00 	vldr	s15, [r3]
 800de38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800de3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de40:	dd08      	ble.n	800de54 <currentControl+0x194>
 800de42:	4b6e      	ldr	r3, [pc, #440]	; (800dffc <currentControl+0x33c>)
 800de44:	edd3 7a00 	vldr	s15, [r3]
 800de48:	eef1 7a67 	vneg.f32	s15, s15
 800de4c:	4b6d      	ldr	r3, [pc, #436]	; (800e004 <currentControl+0x344>)
 800de4e:	edc3 7a00 	vstr	s15, [r3]
 800de52:	e013      	b.n	800de7c <currentControl+0x1bc>
		else if(Id_ref > Id_limit)	_Id_ref = Id_limit;
 800de54:	4b6a      	ldr	r3, [pc, #424]	; (800e000 <currentControl+0x340>)
 800de56:	ed93 7a00 	vldr	s14, [r3]
 800de5a:	4b68      	ldr	r3, [pc, #416]	; (800dffc <currentControl+0x33c>)
 800de5c:	edd3 7a00 	vldr	s15, [r3]
 800de60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800de64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de68:	dd04      	ble.n	800de74 <currentControl+0x1b4>
 800de6a:	4b64      	ldr	r3, [pc, #400]	; (800dffc <currentControl+0x33c>)
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	4a65      	ldr	r2, [pc, #404]	; (800e004 <currentControl+0x344>)
 800de70:	6013      	str	r3, [r2, #0]
 800de72:	e003      	b.n	800de7c <currentControl+0x1bc>
		else						_Id_ref = Id_ref;
 800de74:	4b62      	ldr	r3, [pc, #392]	; (800e000 <currentControl+0x340>)
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	4a62      	ldr	r2, [pc, #392]	; (800e004 <currentControl+0x344>)
 800de7a:	6013      	str	r3, [r2, #0]

		if(Iq_ref < -Iq_limit)		_Iq_ref = -Iq_limit;
 800de7c:	4b62      	ldr	r3, [pc, #392]	; (800e008 <currentControl+0x348>)
 800de7e:	edd3 7a00 	vldr	s15, [r3]
 800de82:	eeb1 7a67 	vneg.f32	s14, s15
 800de86:	4b61      	ldr	r3, [pc, #388]	; (800e00c <currentControl+0x34c>)
 800de88:	edd3 7a00 	vldr	s15, [r3]
 800de8c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800de90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de94:	dd08      	ble.n	800dea8 <currentControl+0x1e8>
 800de96:	4b5c      	ldr	r3, [pc, #368]	; (800e008 <currentControl+0x348>)
 800de98:	edd3 7a00 	vldr	s15, [r3]
 800de9c:	eef1 7a67 	vneg.f32	s15, s15
 800dea0:	4b5b      	ldr	r3, [pc, #364]	; (800e010 <currentControl+0x350>)
 800dea2:	edc3 7a00 	vstr	s15, [r3]
 800dea6:	e013      	b.n	800ded0 <currentControl+0x210>
		else if(Iq_ref > Iq_limit)	_Iq_ref = Iq_limit;
 800dea8:	4b58      	ldr	r3, [pc, #352]	; (800e00c <currentControl+0x34c>)
 800deaa:	ed93 7a00 	vldr	s14, [r3]
 800deae:	4b56      	ldr	r3, [pc, #344]	; (800e008 <currentControl+0x348>)
 800deb0:	edd3 7a00 	vldr	s15, [r3]
 800deb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800deb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800debc:	dd04      	ble.n	800dec8 <currentControl+0x208>
 800debe:	4b52      	ldr	r3, [pc, #328]	; (800e008 <currentControl+0x348>)
 800dec0:	681b      	ldr	r3, [r3, #0]
 800dec2:	4a53      	ldr	r2, [pc, #332]	; (800e010 <currentControl+0x350>)
 800dec4:	6013      	str	r3, [r2, #0]
 800dec6:	e003      	b.n	800ded0 <currentControl+0x210>
		else						_Iq_ref = Iq_ref;
 800dec8:	4b50      	ldr	r3, [pc, #320]	; (800e00c <currentControl+0x34c>)
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	4a50      	ldr	r2, [pc, #320]	; (800e010 <currentControl+0x350>)
 800dece:	6013      	str	r3, [r2, #0]


		Id_error = _Id_ref - Id;
 800ded0:	4b4c      	ldr	r3, [pc, #304]	; (800e004 <currentControl+0x344>)
 800ded2:	ed93 7a00 	vldr	s14, [r3]
 800ded6:	4b45      	ldr	r3, [pc, #276]	; (800dfec <currentControl+0x32c>)
 800ded8:	edd3 7a00 	vldr	s15, [r3]
 800dedc:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dee0:	4b4c      	ldr	r3, [pc, #304]	; (800e014 <currentControl+0x354>)
 800dee2:	edc3 7a00 	vstr	s15, [r3]
		Iq_error = _Iq_ref - Iq;
 800dee6:	4b4a      	ldr	r3, [pc, #296]	; (800e010 <currentControl+0x350>)
 800dee8:	ed93 7a00 	vldr	s14, [r3]
 800deec:	4b3e      	ldr	r3, [pc, #248]	; (800dfe8 <currentControl+0x328>)
 800deee:	edd3 7a00 	vldr	s15, [r3]
 800def2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800def6:	4b48      	ldr	r3, [pc, #288]	; (800e018 <currentControl+0x358>)
 800def8:	edc3 7a00 	vstr	s15, [r3]


		// integral
		Id_error_integ_temp1 = Id_error + Id_error_integ_temp2;
 800defc:	4b45      	ldr	r3, [pc, #276]	; (800e014 <currentControl+0x354>)
 800defe:	ed93 7a00 	vldr	s14, [r3]
 800df02:	4b46      	ldr	r3, [pc, #280]	; (800e01c <currentControl+0x35c>)
 800df04:	edd3 7a00 	vldr	s15, [r3]
 800df08:	ee77 7a27 	vadd.f32	s15, s14, s15
 800df0c:	4b44      	ldr	r3, [pc, #272]	; (800e020 <currentControl+0x360>)
 800df0e:	edc3 7a00 	vstr	s15, [r3]
		if(Id_error_integ_temp1 < -1000000.0) Id_error_integ_temp1 = -1000000.0;
 800df12:	4b43      	ldr	r3, [pc, #268]	; (800e020 <currentControl+0x360>)
 800df14:	edd3 7a00 	vldr	s15, [r3]
 800df18:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800e024 <currentControl+0x364>
 800df1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800df20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df24:	d503      	bpl.n	800df2e <currentControl+0x26e>
 800df26:	4b3e      	ldr	r3, [pc, #248]	; (800e020 <currentControl+0x360>)
 800df28:	4a3f      	ldr	r2, [pc, #252]	; (800e028 <currentControl+0x368>)
 800df2a:	601a      	str	r2, [r3, #0]
 800df2c:	e00c      	b.n	800df48 <currentControl+0x288>
		else if(Id_error_integ_temp1 > 1000000.0) Id_error_integ_temp1 = 1000000.0;
 800df2e:	4b3c      	ldr	r3, [pc, #240]	; (800e020 <currentControl+0x360>)
 800df30:	edd3 7a00 	vldr	s15, [r3]
 800df34:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800e02c <currentControl+0x36c>
 800df38:	eef4 7ac7 	vcmpe.f32	s15, s14
 800df3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df40:	dd02      	ble.n	800df48 <currentControl+0x288>
 800df42:	4b37      	ldr	r3, [pc, #220]	; (800e020 <currentControl+0x360>)
 800df44:	4a3a      	ldr	r2, [pc, #232]	; (800e030 <currentControl+0x370>)
 800df46:	601a      	str	r2, [r3, #0]
		Id_error_integ = ACR_cycleTime * 0.5f * (Id_error_integ_temp1 + Id_error_integ_temp2);
 800df48:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800e034 <currentControl+0x374>
 800df4c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800df50:	ee27 7a27 	vmul.f32	s14, s14, s15
 800df54:	4b32      	ldr	r3, [pc, #200]	; (800e020 <currentControl+0x360>)
 800df56:	edd3 6a00 	vldr	s13, [r3]
 800df5a:	4b30      	ldr	r3, [pc, #192]	; (800e01c <currentControl+0x35c>)
 800df5c:	edd3 7a00 	vldr	s15, [r3]
 800df60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df64:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df68:	4b33      	ldr	r3, [pc, #204]	; (800e038 <currentControl+0x378>)
 800df6a:	edc3 7a00 	vstr	s15, [r3]
		Id_error_integ_temp2 = Id_error_integ_temp1;
 800df6e:	4b2c      	ldr	r3, [pc, #176]	; (800e020 <currentControl+0x360>)
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	4a2a      	ldr	r2, [pc, #168]	; (800e01c <currentControl+0x35c>)
 800df74:	6013      	str	r3, [r2, #0]

		Iq_error_integ_temp1 = Iq_error + Iq_error_integ_temp2;
 800df76:	4b28      	ldr	r3, [pc, #160]	; (800e018 <currentControl+0x358>)
 800df78:	ed93 7a00 	vldr	s14, [r3]
 800df7c:	4b2f      	ldr	r3, [pc, #188]	; (800e03c <currentControl+0x37c>)
 800df7e:	edd3 7a00 	vldr	s15, [r3]
 800df82:	ee77 7a27 	vadd.f32	s15, s14, s15
 800df86:	4b2e      	ldr	r3, [pc, #184]	; (800e040 <currentControl+0x380>)
 800df88:	edc3 7a00 	vstr	s15, [r3]
		if(Iq_error_integ_temp1 < -1000000.0) Iq_error_integ_temp1 = -1000000.0;
 800df8c:	4b2c      	ldr	r3, [pc, #176]	; (800e040 <currentControl+0x380>)
 800df8e:	edd3 7a00 	vldr	s15, [r3]
 800df92:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800e024 <currentControl+0x364>
 800df96:	eef4 7ac7 	vcmpe.f32	s15, s14
 800df9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df9e:	d551      	bpl.n	800e044 <currentControl+0x384>
 800dfa0:	4b27      	ldr	r3, [pc, #156]	; (800e040 <currentControl+0x380>)
 800dfa2:	4a21      	ldr	r2, [pc, #132]	; (800e028 <currentControl+0x368>)
 800dfa4:	601a      	str	r2, [r3, #0]
 800dfa6:	e05a      	b.n	800e05e <currentControl+0x39e>
 800dfa8:	54442d18 	.word	0x54442d18
 800dfac:	401921fb 	.word	0x401921fb
 800dfb0:	54442d18 	.word	0x54442d18
 800dfb4:	400921fb 	.word	0x400921fb
 800dfb8:	40020400 	.word	0x40020400
 800dfbc:	200041e4 	.word	0x200041e4
 800dfc0:	200000f4 	.word	0x200000f4
 800dfc4:	40c90fdb 	.word	0x40c90fdb
 800dfc8:	200000f8 	.word	0x200000f8
 800dfcc:	3ea2f838 	.word	0x3ea2f838
 800dfd0:	459c4000 	.word	0x459c4000
 800dfd4:	08013148 	.word	0x08013148
 800dfd8:	20000034 	.word	0x20000034
 800dfdc:	44c6f195 	.word	0x44c6f195
 800dfe0:	200041e0 	.word	0x200041e0
 800dfe4:	20004190 	.word	0x20004190
 800dfe8:	200000d0 	.word	0x200000d0
 800dfec:	200000cc 	.word	0x200000cc
 800dff0:	200041dc 	.word	0x200041dc
 800dff4:	40020000 	.word	0x40020000
 800dff8:	200000c0 	.word	0x200000c0
 800dffc:	20000010 	.word	0x20000010
 800e000:	200000c4 	.word	0x200000c4
 800e004:	2000422c 	.word	0x2000422c
 800e008:	20000014 	.word	0x20000014
 800e00c:	200000c8 	.word	0x200000c8
 800e010:	20004230 	.word	0x20004230
 800e014:	200000d4 	.word	0x200000d4
 800e018:	200000d8 	.word	0x200000d8
 800e01c:	200000e8 	.word	0x200000e8
 800e020:	200000e4 	.word	0x200000e4
 800e024:	c9742400 	.word	0xc9742400
 800e028:	c9742400 	.word	0xc9742400
 800e02c:	49742400 	.word	0x49742400
 800e030:	49742400 	.word	0x49742400
 800e034:	38d1b717 	.word	0x38d1b717
 800e038:	200000dc 	.word	0x200000dc
 800e03c:	200000f0 	.word	0x200000f0
 800e040:	200000ec 	.word	0x200000ec
		else if(Iq_error_integ_temp1 > 1000000.0) Iq_error_integ_temp1 = 1000000.0;
 800e044:	4b39      	ldr	r3, [pc, #228]	; (800e12c <currentControl+0x46c>)
 800e046:	edd3 7a00 	vldr	s15, [r3]
 800e04a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800e130 <currentControl+0x470>
 800e04e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800e052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e056:	dd02      	ble.n	800e05e <currentControl+0x39e>
 800e058:	4b34      	ldr	r3, [pc, #208]	; (800e12c <currentControl+0x46c>)
 800e05a:	4a36      	ldr	r2, [pc, #216]	; (800e134 <currentControl+0x474>)
 800e05c:	601a      	str	r2, [r3, #0]
		Iq_error_integ = ACR_cycleTime * 0.5f * (Iq_error_integ_temp1 + Iq_error_integ_temp2);
 800e05e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800e138 <currentControl+0x478>
 800e062:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800e066:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e06a:	4b30      	ldr	r3, [pc, #192]	; (800e12c <currentControl+0x46c>)
 800e06c:	edd3 6a00 	vldr	s13, [r3]
 800e070:	4b32      	ldr	r3, [pc, #200]	; (800e13c <currentControl+0x47c>)
 800e072:	edd3 7a00 	vldr	s15, [r3]
 800e076:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e07a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e07e:	4b30      	ldr	r3, [pc, #192]	; (800e140 <currentControl+0x480>)
 800e080:	edc3 7a00 	vstr	s15, [r3]
		Iq_error_integ_temp2 = Iq_error_integ_temp1;
 800e084:	4b29      	ldr	r3, [pc, #164]	; (800e12c <currentControl+0x46c>)
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	4a2c      	ldr	r2, [pc, #176]	; (800e13c <currentControl+0x47c>)
 800e08a:	6013      	str	r3, [r2, #0]


		Vd_ref = Kp_ACR * Id_error + Ki_ACR * Id_error_integ;
 800e08c:	4b2d      	ldr	r3, [pc, #180]	; (800e144 <currentControl+0x484>)
 800e08e:	ed93 7a00 	vldr	s14, [r3]
 800e092:	4b2d      	ldr	r3, [pc, #180]	; (800e148 <currentControl+0x488>)
 800e094:	edd3 7a00 	vldr	s15, [r3]
 800e098:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e09c:	4b2b      	ldr	r3, [pc, #172]	; (800e14c <currentControl+0x48c>)
 800e09e:	edd3 6a00 	vldr	s13, [r3]
 800e0a2:	4b2b      	ldr	r3, [pc, #172]	; (800e150 <currentControl+0x490>)
 800e0a4:	edd3 7a00 	vldr	s15, [r3]
 800e0a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e0ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e0b0:	4b28      	ldr	r3, [pc, #160]	; (800e154 <currentControl+0x494>)
 800e0b2:	edc3 7a00 	vstr	s15, [r3]
		Vq_ref = Kp_ACR * Iq_error + Ki_ACR * Iq_error_integ;
 800e0b6:	4b23      	ldr	r3, [pc, #140]	; (800e144 <currentControl+0x484>)
 800e0b8:	ed93 7a00 	vldr	s14, [r3]
 800e0bc:	4b26      	ldr	r3, [pc, #152]	; (800e158 <currentControl+0x498>)
 800e0be:	edd3 7a00 	vldr	s15, [r3]
 800e0c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e0c6:	4b21      	ldr	r3, [pc, #132]	; (800e14c <currentControl+0x48c>)
 800e0c8:	edd3 6a00 	vldr	s13, [r3]
 800e0cc:	4b1c      	ldr	r3, [pc, #112]	; (800e140 <currentControl+0x480>)
 800e0ce:	edd3 7a00 	vldr	s15, [r3]
 800e0d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e0d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e0da:	4b20      	ldr	r3, [pc, #128]	; (800e15c <currentControl+0x49c>)
 800e0dc:	edc3 7a00 	vstr	s15, [r3]
	}

	/********* end of ACR **********/
=======
	if(hACR->enable /*&& soundCount == -1*/)
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e87e:	2b00      	cmp	r3, #0
 800e880:	f000 81c4 	beq.w	800ec0c <ACR_Refresh+0x4c4>
	{

		_Id_ref = hACR->Id_ref;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e888:	4a6f      	ldr	r2, [pc, #444]	; (800ea48 <ACR_Refresh+0x300>)
 800e88a:	6013      	str	r3, [r2, #0]
		//_Iq_ref = hACR->Iq_ref + 0.75f * sin_table2[(int)((fmod(mainEncoder.theta * POLES + 4.14159f, 2.0f * M_PI) * 0.3183f + 0.5f) * 5000.0f)];
		_Iq_ref = hACR->Iq_ref;
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e890:	4a6e      	ldr	r2, [pc, #440]	; (800ea4c <ACR_Refresh+0x304>)
 800e892:	6013      	str	r3, [r2, #0]


		if(_Id_ref < -hACR_Init->Id_limit)			_Id_ref = -hACR_Init->Id_limit;
 800e894:	4b64      	ldr	r3, [pc, #400]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	edd3 7a03 	vldr	s15, [r3, #12]
 800e89c:	eeb1 7a67 	vneg.f32	s14, s15
 800e8a0:	4b69      	ldr	r3, [pc, #420]	; (800ea48 <ACR_Refresh+0x300>)
 800e8a2:	edd3 7a00 	vldr	s15, [r3]
 800e8a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e8aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8ae:	dd09      	ble.n	800e8c4 <ACR_Refresh+0x17c>
 800e8b0:	4b5d      	ldr	r3, [pc, #372]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	edd3 7a03 	vldr	s15, [r3, #12]
 800e8b8:	eef1 7a67 	vneg.f32	s15, s15
 800e8bc:	4b62      	ldr	r3, [pc, #392]	; (800ea48 <ACR_Refresh+0x300>)
 800e8be:	edc3 7a00 	vstr	s15, [r3]
 800e8c2:	e010      	b.n	800e8e6 <ACR_Refresh+0x19e>
		else if(_Id_ref > hACR_Init->Id_limit)		_Id_ref = hACR_Init->Id_limit;
 800e8c4:	4b58      	ldr	r3, [pc, #352]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	ed93 7a03 	vldr	s14, [r3, #12]
 800e8cc:	4b5e      	ldr	r3, [pc, #376]	; (800ea48 <ACR_Refresh+0x300>)
 800e8ce:	edd3 7a00 	vldr	s15, [r3]
 800e8d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e8d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8da:	d504      	bpl.n	800e8e6 <ACR_Refresh+0x19e>
 800e8dc:	4b52      	ldr	r3, [pc, #328]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	68db      	ldr	r3, [r3, #12]
 800e8e2:	4a59      	ldr	r2, [pc, #356]	; (800ea48 <ACR_Refresh+0x300>)
 800e8e4:	6013      	str	r3, [r2, #0]

		if(_Iq_ref < -hACR_Init->Iq_limit)			_Iq_ref = -hACR_Init->Iq_limit;
 800e8e6:	4b50      	ldr	r3, [pc, #320]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	edd3 7a04 	vldr	s15, [r3, #16]
 800e8ee:	eeb1 7a67 	vneg.f32	s14, s15
 800e8f2:	4b56      	ldr	r3, [pc, #344]	; (800ea4c <ACR_Refresh+0x304>)
 800e8f4:	edd3 7a00 	vldr	s15, [r3]
 800e8f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e8fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e900:	dd09      	ble.n	800e916 <ACR_Refresh+0x1ce>
 800e902:	4b49      	ldr	r3, [pc, #292]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	edd3 7a04 	vldr	s15, [r3, #16]
 800e90a:	eef1 7a67 	vneg.f32	s15, s15
 800e90e:	4b4f      	ldr	r3, [pc, #316]	; (800ea4c <ACR_Refresh+0x304>)
 800e910:	edc3 7a00 	vstr	s15, [r3]
 800e914:	e010      	b.n	800e938 <ACR_Refresh+0x1f0>
		else if(_Iq_ref > hACR_Init->Iq_limit)		_Iq_ref = hACR_Init->Iq_limit;
 800e916:	4b44      	ldr	r3, [pc, #272]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	ed93 7a04 	vldr	s14, [r3, #16]
 800e91e:	4b4b      	ldr	r3, [pc, #300]	; (800ea4c <ACR_Refresh+0x304>)
 800e920:	edd3 7a00 	vldr	s15, [r3]
 800e924:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e92c:	d504      	bpl.n	800e938 <ACR_Refresh+0x1f0>
 800e92e:	4b3e      	ldr	r3, [pc, #248]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	691b      	ldr	r3, [r3, #16]
 800e934:	4a45      	ldr	r2, [pc, #276]	; (800ea4c <ACR_Refresh+0x304>)
 800e936:	6013      	str	r3, [r2, #0]

		hACR->Id_limitError = hACR->Id_ref - _Id_ref;
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800e93e:	4b42      	ldr	r3, [pc, #264]	; (800ea48 <ACR_Refresh+0x300>)
 800e940:	edd3 7a00 	vldr	s15, [r3]
 800e944:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		hACR->Iq_limitError = hACR->Iq_ref - _Iq_ref;
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800e954:	4b3d      	ldr	r3, [pc, #244]	; (800ea4c <ACR_Refresh+0x304>)
 800e956:	edd3 7a00 	vldr	s15, [r3]
 800e95a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30


		hACR->Id_error = _Id_ref - hACR->Id;
 800e964:	4b38      	ldr	r3, [pc, #224]	; (800ea48 <ACR_Refresh+0x300>)
 800e966:	ed93 7a00 	vldr	s14, [r3]
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800e970:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		hACR->Iq_error = _Iq_ref - hACR->Iq;
 800e97a:	4b34      	ldr	r3, [pc, #208]	; (800ea4c <ACR_Refresh+0x304>)
 800e97c:	ed93 7a00 	vldr	s14, [r3]
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800e986:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48


		hACR->Id_error_integ += hACR_Init->cycleTime * 0.5f * (hACR->Id_error + hACR->p_Id_error);
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800e996:	4b24      	ldr	r3, [pc, #144]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	edd3 7a02 	vldr	s15, [r3, #8]
 800e99e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800e9a2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	ed93 6a11 	vldr	s12, [r3, #68]	; 0x44
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800e9b2:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e9b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e9ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
		hACR->Iq_error_integ += hACR_Init->cycleTime * 0.5f * (hACR->Iq_error + hACR->p_Iq_error);
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 800e9ca:	4b17      	ldr	r3, [pc, #92]	; (800ea28 <ACR_Refresh+0x2e0>)
 800e9cc:	681b      	ldr	r3, [r3, #0]
 800e9ce:	edd3 7a02 	vldr	s15, [r3, #8]
 800e9d2:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800e9d6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	ed93 6a12 	vldr	s12, [r3, #72]	; 0x48
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800e9e6:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e9ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e9ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58


		if(hACR->Id_error_integ > hACR_Init->Id_error_integ_limit)
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800e9fe:	4b0a      	ldr	r3, [pc, #40]	; (800ea28 <ACR_Refresh+0x2e0>)
 800ea00:	681b      	ldr	r3, [r3, #0]
 800ea02:	edd3 7a05 	vldr	s15, [r3, #20]
 800ea06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ea0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea0e:	dd1f      	ble.n	800ea50 <ACR_Refresh+0x308>
		{
			hACR->Id_error_integ = hACR_Init->Id_error_integ_limit;
 800ea10:	4b05      	ldr	r3, [pc, #20]	; (800ea28 <ACR_Refresh+0x2e0>)
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	695a      	ldr	r2, [r3, #20]
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	655a      	str	r2, [r3, #84]	; 0x54
 800ea1a:	e048      	b.n	800eaae <ACR_Refresh+0x366>
 800ea1c:	f3af 8000 	nop.w
 800ea20:	54442d18 	.word	0x54442d18
 800ea24:	400921fb 	.word	0x400921fb
 800ea28:	20000204 	.word	0x20000204
 800ea2c:	40020400 	.word	0x40020400
 800ea30:	200043e0 	.word	0x200043e0
 800ea34:	3ea2f838 	.word	0x3ea2f838
 800ea38:	459c4000 	.word	0x459c4000
 800ea3c:	08014e00 	.word	0x08014e00
 800ea40:	44c6f195 	.word	0x44c6f195
 800ea44:	40020000 	.word	0x40020000
 800ea48:	20000208 	.word	0x20000208
 800ea4c:	2000020c 	.word	0x2000020c
		}
		else if(hACR->Id_error_integ < -1.0 * hACR_Init->Id_error_integ_limit)
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ea54:	4618      	mov	r0, r3
 800ea56:	f7f9 fcaf 	bl	80083b8 <__aeabi_f2d>
 800ea5a:	4682      	mov	sl, r0
 800ea5c:	468b      	mov	fp, r1
 800ea5e:	4b78      	ldr	r3, [pc, #480]	; (800ec40 <ACR_Refresh+0x4f8>)
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	695b      	ldr	r3, [r3, #20]
 800ea64:	4618      	mov	r0, r3
 800ea66:	f7f9 fca7 	bl	80083b8 <__aeabi_f2d>
 800ea6a:	4602      	mov	r2, r0
 800ea6c:	460b      	mov	r3, r1
 800ea6e:	4690      	mov	r8, r2
 800ea70:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800ea74:	4642      	mov	r2, r8
 800ea76:	464b      	mov	r3, r9
 800ea78:	4650      	mov	r0, sl
 800ea7a:	4659      	mov	r1, fp
 800ea7c:	f7f9 ff66 	bl	800894c <__aeabi_dcmplt>
 800ea80:	4603      	mov	r3, r0
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d013      	beq.n	800eaae <ACR_Refresh+0x366>
		{
			hACR->Id_error_integ = -1.0 * hACR_Init->Id_error_integ_limit;
 800ea86:	4b6e      	ldr	r3, [pc, #440]	; (800ec40 <ACR_Refresh+0x4f8>)
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	695b      	ldr	r3, [r3, #20]
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	f7f9 fc93 	bl	80083b8 <__aeabi_f2d>
 800ea92:	4602      	mov	r2, r0
 800ea94:	460b      	mov	r3, r1
 800ea96:	4610      	mov	r0, r2
 800ea98:	4619      	mov	r1, r3
 800ea9a:	f7f9 ffbd 	bl	8008a18 <__aeabi_d2f>
 800ea9e:	4603      	mov	r3, r0
 800eaa0:	ee07 3a90 	vmov	s15, r3
 800eaa4:	eef1 7a67 	vneg.f32	s15, s15
 800eaa8:	687b      	ldr	r3, [r7, #4]
 800eaaa:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
		}
>>>>>>> master

		if(hACR->Iq_error_integ > hACR_Init->Iq_error_integ_limit)
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 800eab4:	4b62      	ldr	r3, [pc, #392]	; (800ec40 <ACR_Refresh+0x4f8>)
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	edd3 7a06 	vldr	s15, [r3, #24]
 800eabc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800eac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eac4:	dd05      	ble.n	800ead2 <ACR_Refresh+0x38a>
		{
			hACR->Iq_error_integ = hACR_Init->Iq_error_integ_limit;
 800eac6:	4b5e      	ldr	r3, [pc, #376]	; (800ec40 <ACR_Refresh+0x4f8>)
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	699a      	ldr	r2, [r3, #24]
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	659a      	str	r2, [r3, #88]	; 0x58
 800ead0:	e02e      	b.n	800eb30 <ACR_Refresh+0x3e8>
		}
		else if(hACR->Iq_error_integ < -1.0 * hACR_Init->Iq_error_integ_limit)
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ead6:	4618      	mov	r0, r3
 800ead8:	f7f9 fc6e 	bl	80083b8 <__aeabi_f2d>
 800eadc:	4680      	mov	r8, r0
 800eade:	4689      	mov	r9, r1
 800eae0:	4b57      	ldr	r3, [pc, #348]	; (800ec40 <ACR_Refresh+0x4f8>)
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	699b      	ldr	r3, [r3, #24]
 800eae6:	4618      	mov	r0, r3
 800eae8:	f7f9 fc66 	bl	80083b8 <__aeabi_f2d>
 800eaec:	4602      	mov	r2, r0
 800eaee:	460b      	mov	r3, r1
 800eaf0:	4614      	mov	r4, r2
 800eaf2:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800eaf6:	4622      	mov	r2, r4
 800eaf8:	462b      	mov	r3, r5
 800eafa:	4640      	mov	r0, r8
 800eafc:	4649      	mov	r1, r9
 800eafe:	f7f9 ff25 	bl	800894c <__aeabi_dcmplt>
 800eb02:	4603      	mov	r3, r0
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d013      	beq.n	800eb30 <ACR_Refresh+0x3e8>
		{
			hACR->Iq_error_integ = -1.0 * hACR_Init->Iq_error_integ_limit;
 800eb08:	4b4d      	ldr	r3, [pc, #308]	; (800ec40 <ACR_Refresh+0x4f8>)
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	699b      	ldr	r3, [r3, #24]
 800eb0e:	4618      	mov	r0, r3
 800eb10:	f7f9 fc52 	bl	80083b8 <__aeabi_f2d>
 800eb14:	4603      	mov	r3, r0
 800eb16:	460c      	mov	r4, r1
 800eb18:	4618      	mov	r0, r3
 800eb1a:	4621      	mov	r1, r4
 800eb1c:	f7f9 ff7c 	bl	8008a18 <__aeabi_d2f>
 800eb20:	4603      	mov	r3, r0
 800eb22:	ee07 3a90 	vmov	s15, r3
 800eb26:	eef1 7a67 	vneg.f32	s15, s15
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
		}

<<<<<<< HEAD
	if(HAL_GPIO_ReadPin(BR_FLT_GPIO_Port, BR_FLT_Pin) == GPIO_PIN_RESET)
 800e0e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e0e4:	481e      	ldr	r0, [pc, #120]	; (800e160 <currentControl+0x4a0>)
 800e0e6:	f7fd f81b 	bl	800b120 <HAL_GPIO_ReadPin>
	{
		//HAL_NVIC_SystemReset();
	}
=======
>>>>>>> master

		hACR->p_Id_error = hACR->Id_error;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	64da      	str	r2, [r3, #76]	; 0x4c
		hACR->p_Iq_error = hACR->Iq_error;
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	651a      	str	r2, [r3, #80]	; 0x50

		// hACR->Vd_ref = - hACR_Init->Kp * hACR->Id + hACR_Init->Ki * hACR->Id_error_integ;
		// hACR->Vq_ref = - hACR_Init->Kp * hACR->Iq + hACR_Init->Ki * hACR->Iq_error_integ;

		hACR->Vd_ref = hACR_Init->Kp * hACR->Id_error + hACR_Init->Ki * hACR->Id_error_integ;
 800eb40:	4b3f      	ldr	r3, [pc, #252]	; (800ec40 <ACR_Refresh+0x4f8>)
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	ed93 7a00 	vldr	s14, [r3]
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800eb4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800eb52:	4b3b      	ldr	r3, [pc, #236]	; (800ec40 <ACR_Refresh+0x4f8>)
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	edd3 6a01 	vldr	s13, [r3, #4]
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800eb60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800eb64:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eb68:	687b      	ldr	r3, [r7, #4]
 800eb6a:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		hACR->Vq_ref = hACR_Init->Kp * hACR->Iq_error + hACR_Init->Ki * hACR->Iq_error_integ;
 800eb6e:	4b34      	ldr	r3, [pc, #208]	; (800ec40 <ACR_Refresh+0x4f8>)
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	ed93 7a00 	vldr	s14, [r3]
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800eb7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800eb80:	4b2f      	ldr	r3, [pc, #188]	; (800ec40 <ACR_Refresh+0x4f8>)
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	edd3 6a01 	vldr	s13, [r3, #4]
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800eb8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800eb92:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60


		if(hACR->forced_commute_enable)
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d017      	beq.n	800ebd6 <ACR_Refresh+0x48e>
		{
			setSVM_dq(&htim8, hACR->Vd_ref, hACR->Vq_ref, hACR->forced_cos_theta_re, hACR->forced_sin_theta_re);
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	ed93 6a1c 	vldr	s12, [r3, #112]	; 0x70
 800ebbe:	eef0 1a46 	vmov.f32	s3, s12
 800ebc2:	eeb0 1a66 	vmov.f32	s2, s13
 800ebc6:	eef0 0a47 	vmov.f32	s1, s14
 800ebca:	eeb0 0a67 	vmov.f32	s0, s15
 800ebce:	481d      	ldr	r0, [pc, #116]	; (800ec44 <ACR_Refresh+0x4fc>)
 800ebd0:	f002 fad8 	bl	8011184 <setSVM_dq>
 800ebd4:	e01a      	b.n	800ec0c <ACR_Refresh+0x4c4>
		}
		else
		{
			setSVM_dq(&htim8, hACR->Vd_ref, hACR->Vq_ref, hACR_Init->hEncoder->cos_theta_re, hACR_Init->hEncoder->sin_theta_re);
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800ebe2:	4b17      	ldr	r3, [pc, #92]	; (800ec40 <ACR_Refresh+0x4f8>)
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	69db      	ldr	r3, [r3, #28]
 800ebe8:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 800ebec:	4b14      	ldr	r3, [pc, #80]	; (800ec40 <ACR_Refresh+0x4f8>)
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	69db      	ldr	r3, [r3, #28]
 800ebf2:	ed93 6a0f 	vldr	s12, [r3, #60]	; 0x3c
 800ebf6:	eef0 1a46 	vmov.f32	s3, s12
 800ebfa:	eeb0 1a66 	vmov.f32	s2, s13
 800ebfe:	eef0 0a47 	vmov.f32	s1, s14
 800ec02:	eeb0 0a67 	vmov.f32	s0, s15
 800ec06:	480f      	ldr	r0, [pc, #60]	; (800ec44 <ACR_Refresh+0x4fc>)
 800ec08:	f002 fabc 	bl	8011184 <setSVM_dq>
	*/

<<<<<<< HEAD
	setSVM_dq();
 800e0ea:	f001 fb41 	bl	800f770 <setSVM_dq>
=======
>>>>>>> master



	if(HAL_GPIO_ReadPin(BR_FLT_GPIO_Port, BR_FLT_Pin) == GPIO_PIN_RESET)
 800ec0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ec10:	480d      	ldr	r0, [pc, #52]	; (800ec48 <ACR_Refresh+0x500>)
 800ec12:	f7fc fbed 	bl	800b3f0 <HAL_GPIO_ReadPin>
#endif

<<<<<<< HEAD
	if(!forced_commute_enable)
 800e0ee:	4b1d      	ldr	r3, [pc, #116]	; (800e164 <currentControl+0x4a4>)
 800e0f0:	781b      	ldrb	r3, [r3, #0]
 800e0f2:	b2db      	uxtb	r3, r3
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d101      	bne.n	800e0fc <currentControl+0x43c>
	{
		requestEncoder();
 800e0f8:	f002 f9d6 	bl	80104a8 <requestEncoder>
	}


	// Auto Speed Regulator launching
	ASR_prescalerCount += 1;
 800e0fc:	4b1a      	ldr	r3, [pc, #104]	; (800e168 <currentControl+0x4a8>)
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	3301      	adds	r3, #1
 800e102:	4a19      	ldr	r2, [pc, #100]	; (800e168 <currentControl+0x4a8>)
 800e104:	6013      	str	r3, [r2, #0]
	if(ASR_prescalerCount >= ASR_prescale)
 800e106:	4b18      	ldr	r3, [pc, #96]	; (800e168 <currentControl+0x4a8>)
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	2b09      	cmp	r3, #9
 800e10c:	dd05      	ble.n	800e11a <currentControl+0x45a>
	{
		ASR_flg = 1;
 800e10e:	4b17      	ldr	r3, [pc, #92]	; (800e16c <currentControl+0x4ac>)
 800e110:	2201      	movs	r2, #1
 800e112:	601a      	str	r2, [r3, #0]
		ASR_prescalerCount = 0;
 800e114:	4b14      	ldr	r3, [pc, #80]	; (800e168 <currentControl+0x4a8>)
 800e116:	2200      	movs	r2, #0
 800e118:	601a      	str	r2, [r3, #0]
	}
=======


>>>>>>> master

	msec += 0.1f;
 800ec16:	4b0d      	ldr	r3, [pc, #52]	; (800ec4c <ACR_Refresh+0x504>)
 800ec18:	edd3 7a00 	vldr	s15, [r3]
 800ec1c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800ec50 <ACR_Refresh+0x508>
 800ec20:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ec24:	4b09      	ldr	r3, [pc, #36]	; (800ec4c <ACR_Refresh+0x504>)
 800ec26:	edc3 7a00 	vstr	s15, [r3]


	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
<<<<<<< HEAD
 800e11a:	2200      	movs	r2, #0
 800e11c:	2140      	movs	r1, #64	; 0x40
 800e11e:	4814      	ldr	r0, [pc, #80]	; (800e170 <currentControl+0x4b0>)
 800e120:	f7fd f816 	bl	800b150 <HAL_GPIO_WritePin>

	return;
 800e124:	bf00      	nop
}
 800e126:	370c      	adds	r7, #12
 800e128:	46bd      	mov	sp, r7
 800e12a:	bd90      	pop	{r4, r7, pc}
 800e12c:	200000ec 	.word	0x200000ec
 800e130:	49742400 	.word	0x49742400
 800e134:	49742400 	.word	0x49742400
 800e138:	38d1b717 	.word	0x38d1b717
 800e13c:	200000f0 	.word	0x200000f0
 800e140:	200000e0 	.word	0x200000e0
 800e144:	20000008 	.word	0x20000008
 800e148:	200000d4 	.word	0x200000d4
 800e14c:	2000000c 	.word	0x2000000c
 800e150:	200000dc 	.word	0x200000dc
 800e154:	20004188 	.word	0x20004188
 800e158:	200000d8 	.word	0x200000d8
 800e15c:	2000418c 	.word	0x2000418c
 800e160:	40020000 	.word	0x40020000
 800e164:	200041e4 	.word	0x200041e4
 800e168:	20000118 	.word	0x20000118
 800e16c:	20000114 	.word	0x20000114
 800e170:	40020400 	.word	0x40020400

0800e174 <ACR_Reset>:



inline void ACR_Reset()
{
 800e174:	b480      	push	{r7}
 800e176:	af00      	add	r7, sp, #0

	Id_error_integ_temp1 = 0.0f;
 800e178:	4b14      	ldr	r3, [pc, #80]	; (800e1cc <ACR_Reset+0x58>)
 800e17a:	f04f 0200 	mov.w	r2, #0
 800e17e:	601a      	str	r2, [r3, #0]
	Id_error_integ_temp2 = 0.0f;
 800e180:	4b13      	ldr	r3, [pc, #76]	; (800e1d0 <ACR_Reset+0x5c>)
 800e182:	f04f 0200 	mov.w	r2, #0
 800e186:	601a      	str	r2, [r3, #0]
	Iq_error_integ_temp1 = 0.0f;
 800e188:	4b12      	ldr	r3, [pc, #72]	; (800e1d4 <ACR_Reset+0x60>)
 800e18a:	f04f 0200 	mov.w	r2, #0
 800e18e:	601a      	str	r2, [r3, #0]
	Iq_error_integ_temp2 = 0.0f;
 800e190:	4b11      	ldr	r3, [pc, #68]	; (800e1d8 <ACR_Reset+0x64>)
 800e192:	f04f 0200 	mov.w	r2, #0
 800e196:	601a      	str	r2, [r3, #0]


	Id = Id_ref = 0.0f;
 800e198:	f04f 0300 	mov.w	r3, #0
 800e19c:	4a0f      	ldr	r2, [pc, #60]	; (800e1dc <ACR_Reset+0x68>)
 800e19e:	6013      	str	r3, [r2, #0]
 800e1a0:	4a0f      	ldr	r2, [pc, #60]	; (800e1e0 <ACR_Reset+0x6c>)
 800e1a2:	6013      	str	r3, [r2, #0]
	Iq = Iq_ref = 0.0f;
 800e1a4:	f04f 0300 	mov.w	r3, #0
 800e1a8:	4a0e      	ldr	r2, [pc, #56]	; (800e1e4 <ACR_Reset+0x70>)
 800e1aa:	6013      	str	r3, [r2, #0]
 800e1ac:	4a0e      	ldr	r2, [pc, #56]	; (800e1e8 <ACR_Reset+0x74>)
 800e1ae:	6013      	str	r3, [r2, #0]

	Vd_ref = 0.0f;
 800e1b0:	4b0e      	ldr	r3, [pc, #56]	; (800e1ec <ACR_Reset+0x78>)
 800e1b2:	f04f 0200 	mov.w	r2, #0
 800e1b6:	601a      	str	r2, [r3, #0]
	Vq_ref = 0.0f;
 800e1b8:	4b0d      	ldr	r3, [pc, #52]	; (800e1f0 <ACR_Reset+0x7c>)
 800e1ba:	f04f 0200 	mov.w	r2, #0
 800e1be:	601a      	str	r2, [r3, #0]

}
 800e1c0:	bf00      	nop
 800e1c2:	46bd      	mov	sp, r7
 800e1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c8:	4770      	bx	lr
 800e1ca:	bf00      	nop
 800e1cc:	200000e4 	.word	0x200000e4
 800e1d0:	200000e8 	.word	0x200000e8
 800e1d4:	200000ec 	.word	0x200000ec
 800e1d8:	200000f0 	.word	0x200000f0
 800e1dc:	200000c4 	.word	0x200000c4
 800e1e0:	200000cc 	.word	0x200000cc
 800e1e4:	200000c8 	.word	0x200000c8
 800e1e8:	200000d0 	.word	0x200000d0
 800e1ec:	20004188 	.word	0x20004188
 800e1f0:	2000418c 	.word	0x2000418c

0800e1f4 <ASR_Start>:
float omega_error_integ_temp2 = 0.0f;



void ASR_Start()
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	af00      	add	r7, sp, #0

	ASR_enable = 1;
 800e1f8:	4b03      	ldr	r3, [pc, #12]	; (800e208 <ASR_Start+0x14>)
 800e1fa:	2201      	movs	r2, #1
 800e1fc:	701a      	strb	r2, [r3, #0]
	ASR_Reset();
 800e1fe:	f000 f9b1 	bl	800e564 <ASR_Reset>

}
 800e202:	bf00      	nop
 800e204:	bd80      	pop	{r7, pc}
 800e206:	bf00      	nop
 800e208:	200000fc 	.word	0x200000fc
 800e20c:	00000000 	.word	0x00000000

0800e210 <speedControl>:
=======
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	2140      	movs	r1, #64	; 0x40
 800ec2e:	4809      	ldr	r0, [pc, #36]	; (800ec54 <ACR_Refresh+0x50c>)
 800ec30:	f7fc fbf6 	bl	800b420 <HAL_GPIO_WritePin>

	return;
 800ec34:	bf00      	nop
}
 800ec36:	3708      	adds	r7, #8
 800ec38:	46bd      	mov	sp, r7
 800ec3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ec3e:	bf00      	nop
 800ec40:	20000204 	.word	0x20000204
 800ec44:	20004804 	.word	0x20004804
 800ec48:	40020000 	.word	0x40020000
 800ec4c:	20000200 	.word	0x20000200
 800ec50:	3dcccccd 	.word	0x3dcccccd
 800ec54:	40020400 	.word	0x40020400

0800ec58 <ACR_Reset>:



inline void ACR_Reset(ACR_TypeDef *hACR)
{
 800ec58:	b480      	push	{r7}
 800ec5a:	b083      	sub	sp, #12
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]

	hACR->Id_error_integ = 0.0f;
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	f04f 0200 	mov.w	r2, #0
 800ec66:	655a      	str	r2, [r3, #84]	; 0x54
	hACR->Iq_error_integ = 0.0f;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	f04f 0200 	mov.w	r2, #0
 800ec6e:	659a      	str	r2, [r3, #88]	; 0x58

	hACR->Id = hACR->Id_ref = 0.0f;
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	f04f 0200 	mov.w	r2, #0
 800ec76:	635a      	str	r2, [r3, #52]	; 0x34
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	63da      	str	r2, [r3, #60]	; 0x3c
	hACR->Iq = hACR->Iq_ref = 0.0f;
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	f04f 0200 	mov.w	r2, #0
 800ec86:	639a      	str	r2, [r3, #56]	; 0x38
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	641a      	str	r2, [r3, #64]	; 0x40

	hACR->Vd_ref = 0.0f;
 800ec90:	687b      	ldr	r3, [r7, #4]
 800ec92:	f04f 0200 	mov.w	r2, #0
 800ec96:	65da      	str	r2, [r3, #92]	; 0x5c
	hACR->Vq_ref = 0.0f;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	f04f 0200 	mov.w	r2, #0
 800ec9e:	661a      	str	r2, [r3, #96]	; 0x60

}
 800eca0:	bf00      	nop
 800eca2:	370c      	adds	r7, #12
 800eca4:	46bd      	mov	sp, r7
 800eca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecaa:	4770      	bx	lr

0800ecac <APR_Init>:

APR_TypeDef mainAPR;


void APR_Init()
{
 800ecac:	b580      	push	{r7, lr}
 800ecae:	af00      	add	r7, sp, #0
	memset(&mainAPR, 0x00, sizeof(mainAPR));
 800ecb0:	2254      	movs	r2, #84	; 0x54
 800ecb2:	2100      	movs	r1, #0
 800ecb4:	4814      	ldr	r0, [pc, #80]	; (800ed08 <APR_Init+0x5c>)
 800ecb6:	f003 fb02 	bl	80122be <memset>

	mainAPR.Init.Kp = 0.1f;
 800ecba:	4b13      	ldr	r3, [pc, #76]	; (800ed08 <APR_Init+0x5c>)
 800ecbc:	4a13      	ldr	r2, [pc, #76]	; (800ed0c <APR_Init+0x60>)
 800ecbe:	601a      	str	r2, [r3, #0]
	mainAPR.Init.Ki = 0.0f;
 800ecc0:	4b11      	ldr	r3, [pc, #68]	; (800ed08 <APR_Init+0x5c>)
 800ecc2:	f04f 0200 	mov.w	r2, #0
 800ecc6:	605a      	str	r2, [r3, #4]
	mainAPR.Init.Kd = 0.0f;
 800ecc8:	4b0f      	ldr	r3, [pc, #60]	; (800ed08 <APR_Init+0x5c>)
 800ecca:	f04f 0200 	mov.w	r2, #0
 800ecce:	609a      	str	r2, [r3, #8]

	mainAPR.Init.theta_error_integ_limit = 10000.0f;
 800ecd0:	4b0d      	ldr	r3, [pc, #52]	; (800ed08 <APR_Init+0x5c>)
 800ecd2:	4a0f      	ldr	r2, [pc, #60]	; (800ed10 <APR_Init+0x64>)
 800ecd4:	611a      	str	r2, [r3, #16]
	mainAPR.Init.cycleTime = 1E-3;
 800ecd6:	4b0c      	ldr	r3, [pc, #48]	; (800ed08 <APR_Init+0x5c>)
 800ecd8:	4a0e      	ldr	r2, [pc, #56]	; (800ed14 <APR_Init+0x68>)
 800ecda:	60da      	str	r2, [r3, #12]
	mainAPR.Init.prescaler = 10;
 800ecdc:	4b0a      	ldr	r3, [pc, #40]	; (800ed08 <APR_Init+0x5c>)
 800ecde:	220a      	movs	r2, #10
 800ece0:	625a      	str	r2, [r3, #36]	; 0x24

	mainAPR.Init.hEncoder = &mainEncoder;
 800ece2:	4b09      	ldr	r3, [pc, #36]	; (800ed08 <APR_Init+0x5c>)
 800ece4:	4a0c      	ldr	r2, [pc, #48]	; (800ed18 <APR_Init+0x6c>)
 800ece6:	615a      	str	r2, [r3, #20]
	mainAPR.Init.hASR = &mainASR;
 800ece8:	4b07      	ldr	r3, [pc, #28]	; (800ed08 <APR_Init+0x5c>)
 800ecea:	4a0c      	ldr	r2, [pc, #48]	; (800ed1c <APR_Init+0x70>)
 800ecec:	619a      	str	r2, [r3, #24]
	mainAPR.Init.hACR = &mainACR;
 800ecee:	4b06      	ldr	r3, [pc, #24]	; (800ed08 <APR_Init+0x5c>)
 800ecf0:	4a0b      	ldr	r2, [pc, #44]	; (800ed20 <APR_Init+0x74>)
 800ecf2:	61da      	str	r2, [r3, #28]
	mainAPR.Init.htim = &htim8;
 800ecf4:	4b04      	ldr	r3, [pc, #16]	; (800ed08 <APR_Init+0x5c>)
 800ecf6:	4a0b      	ldr	r2, [pc, #44]	; (800ed24 <APR_Init+0x78>)
 800ecf8:	621a      	str	r2, [r3, #32]

	mainAPR.MV_type = 0;
 800ecfa:	4b03      	ldr	r3, [pc, #12]	; (800ed08 <APR_Init+0x5c>)
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29


}
 800ed02:	bf00      	nop
 800ed04:	bd80      	pop	{r7, pc}
 800ed06:	bf00      	nop
 800ed08:	20004348 	.word	0x20004348
 800ed0c:	3dcccccd 	.word	0x3dcccccd
 800ed10:	461c4000 	.word	0x461c4000
 800ed14:	3a83126f 	.word	0x3a83126f
 800ed18:	20004708 	.word	0x20004708
 800ed1c:	2000439c 	.word	0x2000439c
 800ed20:	200042d4 	.word	0x200042d4
 800ed24:	20004804 	.word	0x20004804

0800ed28 <APR_prescaler>:

}


inline void APR_prescaler(APR_TypeDef *hAPR)
{
 800ed28:	b480      	push	{r7}
 800ed2a:	b083      	sub	sp, #12
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	6078      	str	r0, [r7, #4]

	hAPR->prescalerCount += 1;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ed34:	1c5a      	adds	r2, r3, #1
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	64da      	str	r2, [r3, #76]	; 0x4c

	if(hAPR->prescalerCount >= hAPR->Init.prescaler)
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ed42:	429a      	cmp	r2, r3
 800ed44:	d306      	bcc.n	800ed54 <APR_prescaler+0x2c>
	{
		hAPR->launchFlg = 1;
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	2201      	movs	r2, #1
 800ed4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		hAPR->prescalerCount = 0;
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	2200      	movs	r2, #0
 800ed52:	64da      	str	r2, [r3, #76]	; 0x4c
	}

>>>>>>> master
}
 800ed54:	bf00      	nop
 800ed56:	370c      	adds	r7, #12
 800ed58:	46bd      	mov	sp, r7
 800ed5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed5e:	4770      	bx	lr

0800ed60 <APR_Refresh>:


inline void APR_Refresh(APR_TypeDef *hAPR)
{
<<<<<<< HEAD
 800e210:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800e214:	af00      	add	r7, sp, #0



	  if(ASR_steps <= 0)
 800e216:	4bbc      	ldr	r3, [pc, #752]	; (800e508 <speedControl+0x2f8>)
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	dc04      	bgt.n	800e228 <speedControl+0x18>
	  {
		  d_theta = 0.0f;
 800e21e:	4bbb      	ldr	r3, [pc, #748]	; (800e50c <speedControl+0x2fc>)
 800e220:	f04f 0200 	mov.w	r2, #0
 800e224:	601a      	str	r2, [r3, #0]
 800e226:	e00a      	b.n	800e23e <speedControl+0x2e>
	  }
	  else
	  {
		  d_theta = theta - p_theta;
 800e228:	4bb9      	ldr	r3, [pc, #740]	; (800e510 <speedControl+0x300>)
 800e22a:	ed93 7a00 	vldr	s14, [r3]
 800e22e:	4bb9      	ldr	r3, [pc, #740]	; (800e514 <speedControl+0x304>)
 800e230:	edd3 7a00 	vldr	s15, [r3]
 800e234:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e238:	4bb4      	ldr	r3, [pc, #720]	; (800e50c <speedControl+0x2fc>)
 800e23a:	edc3 7a00 	vstr	s15, [r3]
	  }
	  ASR_steps += 1;
 800e23e:	4bb2      	ldr	r3, [pc, #712]	; (800e508 <speedControl+0x2f8>)
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	3301      	adds	r3, #1
 800e244:	4ab0      	ldr	r2, [pc, #704]	; (800e508 <speedControl+0x2f8>)
 800e246:	6013      	str	r3, [r2, #0]

	  p_theta = theta;
 800e248:	4bb1      	ldr	r3, [pc, #708]	; (800e510 <speedControl+0x300>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	4ab1      	ldr	r2, [pc, #708]	; (800e514 <speedControl+0x304>)
 800e24e:	6013      	str	r3, [r2, #0]

	  if(d_theta < - M_PI)		d_theta += 2 * M_PI;
 800e250:	4bae      	ldr	r3, [pc, #696]	; (800e50c <speedControl+0x2fc>)
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	4618      	mov	r0, r3
 800e256:	f7fa f8a7 	bl	80083a8 <__aeabi_f2d>
 800e25a:	a3a3      	add	r3, pc, #652	; (adr r3, 800e4e8 <speedControl+0x2d8>)
 800e25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e260:	f7fa fb6c 	bl	800893c <__aeabi_dcmplt>
 800e264:	4603      	mov	r3, r0
 800e266:	2b00      	cmp	r3, #0
 800e268:	d013      	beq.n	800e292 <speedControl+0x82>
 800e26a:	4ba8      	ldr	r3, [pc, #672]	; (800e50c <speedControl+0x2fc>)
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	4618      	mov	r0, r3
 800e270:	f7fa f89a 	bl	80083a8 <__aeabi_f2d>
 800e274:	a39e      	add	r3, pc, #632	; (adr r3, 800e4f0 <speedControl+0x2e0>)
 800e276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e27a:	f7f9 ff37 	bl	80080ec <__adddf3>
 800e27e:	4603      	mov	r3, r0
 800e280:	460c      	mov	r4, r1
 800e282:	4618      	mov	r0, r3
 800e284:	4621      	mov	r1, r4
 800e286:	f7fa fba9 	bl	80089dc <__aeabi_d2f>
 800e28a:	4602      	mov	r2, r0
 800e28c:	4b9f      	ldr	r3, [pc, #636]	; (800e50c <speedControl+0x2fc>)
 800e28e:	601a      	str	r2, [r3, #0]
 800e290:	e01f      	b.n	800e2d2 <speedControl+0xc2>
	  else if(d_theta > M_PI)	d_theta -= 2 * M_PI;
 800e292:	4b9e      	ldr	r3, [pc, #632]	; (800e50c <speedControl+0x2fc>)
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	4618      	mov	r0, r3
 800e298:	f7fa f886 	bl	80083a8 <__aeabi_f2d>
 800e29c:	a396      	add	r3, pc, #600	; (adr r3, 800e4f8 <speedControl+0x2e8>)
 800e29e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2a2:	f7fa fb69 	bl	8008978 <__aeabi_dcmpgt>
 800e2a6:	4603      	mov	r3, r0
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d012      	beq.n	800e2d2 <speedControl+0xc2>
 800e2ac:	4b97      	ldr	r3, [pc, #604]	; (800e50c <speedControl+0x2fc>)
 800e2ae:	681b      	ldr	r3, [r3, #0]
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	f7fa f879 	bl	80083a8 <__aeabi_f2d>
 800e2b6:	a38e      	add	r3, pc, #568	; (adr r3, 800e4f0 <speedControl+0x2e0>)
 800e2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2bc:	f7f9 ff14 	bl	80080e8 <__aeabi_dsub>
 800e2c0:	4603      	mov	r3, r0
 800e2c2:	460c      	mov	r4, r1
 800e2c4:	4618      	mov	r0, r3
 800e2c6:	4621      	mov	r1, r4
 800e2c8:	f7fa fb88 	bl	80089dc <__aeabi_d2f>
 800e2cc:	4602      	mov	r2, r0
 800e2ce:	4b8f      	ldr	r3, [pc, #572]	; (800e50c <speedControl+0x2fc>)
 800e2d0:	601a      	str	r2, [r3, #0]

	  omega = omega * 0.5 + 0.5 * d_theta / ASR_cycleTime;
 800e2d2:	4b91      	ldr	r3, [pc, #580]	; (800e518 <speedControl+0x308>)
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	f7fa f866 	bl	80083a8 <__aeabi_f2d>
 800e2dc:	f04f 0200 	mov.w	r2, #0
 800e2e0:	4b8e      	ldr	r3, [pc, #568]	; (800e51c <speedControl+0x30c>)
 800e2e2:	f7fa f8b9 	bl	8008458 <__aeabi_dmul>
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	460c      	mov	r4, r1
 800e2ea:	4625      	mov	r5, r4
 800e2ec:	461c      	mov	r4, r3
 800e2ee:	4b87      	ldr	r3, [pc, #540]	; (800e50c <speedControl+0x2fc>)
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	4618      	mov	r0, r3
 800e2f4:	f7fa f858 	bl	80083a8 <__aeabi_f2d>
 800e2f8:	f04f 0200 	mov.w	r2, #0
 800e2fc:	4b87      	ldr	r3, [pc, #540]	; (800e51c <speedControl+0x30c>)
 800e2fe:	f7fa f8ab 	bl	8008458 <__aeabi_dmul>
 800e302:	4602      	mov	r2, r0
 800e304:	460b      	mov	r3, r1
 800e306:	4690      	mov	r8, r2
 800e308:	4699      	mov	r9, r3
 800e30a:	4b85      	ldr	r3, [pc, #532]	; (800e520 <speedControl+0x310>)
 800e30c:	4618      	mov	r0, r3
 800e30e:	f7fa f84b 	bl	80083a8 <__aeabi_f2d>
 800e312:	4602      	mov	r2, r0
 800e314:	460b      	mov	r3, r1
 800e316:	4640      	mov	r0, r8
 800e318:	4649      	mov	r1, r9
 800e31a:	f7fa f9c7 	bl	80086ac <__aeabi_ddiv>
 800e31e:	4602      	mov	r2, r0
 800e320:	460b      	mov	r3, r1
 800e322:	4620      	mov	r0, r4
 800e324:	4629      	mov	r1, r5
 800e326:	f7f9 fee1 	bl	80080ec <__adddf3>
 800e32a:	4603      	mov	r3, r0
 800e32c:	460c      	mov	r4, r1
 800e32e:	4618      	mov	r0, r3
 800e330:	4621      	mov	r1, r4
 800e332:	f7fa fb53 	bl	80089dc <__aeabi_d2f>
 800e336:	4602      	mov	r2, r0
 800e338:	4b77      	ldr	r3, [pc, #476]	; (800e518 <speedControl+0x308>)
 800e33a:	601a      	str	r2, [r3, #0]


	  if(ASR_enable)
 800e33c:	4b79      	ldr	r3, [pc, #484]	; (800e524 <speedControl+0x314>)
 800e33e:	781b      	ldrb	r3, [r3, #0]
 800e340:	b2db      	uxtb	r3, r3
 800e342:	2b00      	cmp	r3, #0
 800e344:	f000 80cd 	beq.w	800e4e2 <speedControl+0x2d2>
	  {

		  if(omega_ref < -omega_limit)		_omega_ref = -omega_limit;
 800e348:	4b77      	ldr	r3, [pc, #476]	; (800e528 <speedControl+0x318>)
 800e34a:	edd3 7a00 	vldr	s15, [r3]
 800e34e:	eeb1 7a67 	vneg.f32	s14, s15
 800e352:	4b76      	ldr	r3, [pc, #472]	; (800e52c <speedControl+0x31c>)
 800e354:	edd3 7a00 	vldr	s15, [r3]
 800e358:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e35c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e360:	dd08      	ble.n	800e374 <speedControl+0x164>
 800e362:	4b71      	ldr	r3, [pc, #452]	; (800e528 <speedControl+0x318>)
 800e364:	edd3 7a00 	vldr	s15, [r3]
 800e368:	eef1 7a67 	vneg.f32	s15, s15
 800e36c:	4b70      	ldr	r3, [pc, #448]	; (800e530 <speedControl+0x320>)
 800e36e:	edc3 7a00 	vstr	s15, [r3]
 800e372:	e013      	b.n	800e39c <speedControl+0x18c>
		  else if(omega_ref > omega_limit)	_omega_ref = omega_limit;
 800e374:	4b6d      	ldr	r3, [pc, #436]	; (800e52c <speedControl+0x31c>)
 800e376:	ed93 7a00 	vldr	s14, [r3]
 800e37a:	4b6b      	ldr	r3, [pc, #428]	; (800e528 <speedControl+0x318>)
 800e37c:	edd3 7a00 	vldr	s15, [r3]
 800e380:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e388:	dd04      	ble.n	800e394 <speedControl+0x184>
 800e38a:	4b67      	ldr	r3, [pc, #412]	; (800e528 <speedControl+0x318>)
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	4a68      	ldr	r2, [pc, #416]	; (800e530 <speedControl+0x320>)
 800e390:	6013      	str	r3, [r2, #0]
 800e392:	e003      	b.n	800e39c <speedControl+0x18c>
		  else								_omega_ref = omega_ref;
 800e394:	4b65      	ldr	r3, [pc, #404]	; (800e52c <speedControl+0x31c>)
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	4a65      	ldr	r2, [pc, #404]	; (800e530 <speedControl+0x320>)
 800e39a:	6013      	str	r3, [r2, #0]

		  omega_error = _omega_ref - omega;
 800e39c:	4b64      	ldr	r3, [pc, #400]	; (800e530 <speedControl+0x320>)
 800e39e:	ed93 7a00 	vldr	s14, [r3]
 800e3a2:	4b5d      	ldr	r3, [pc, #372]	; (800e518 <speedControl+0x308>)
 800e3a4:	edd3 7a00 	vldr	s15, [r3]
 800e3a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e3ac:	4b61      	ldr	r3, [pc, #388]	; (800e534 <speedControl+0x324>)
 800e3ae:	edc3 7a00 	vstr	s15, [r3]

		  // integral
		  omega_error_integ_temp1 = omega_error + omega_error_integ_temp2;
 800e3b2:	4b60      	ldr	r3, [pc, #384]	; (800e534 <speedControl+0x324>)
 800e3b4:	ed93 7a00 	vldr	s14, [r3]
 800e3b8:	4b5f      	ldr	r3, [pc, #380]	; (800e538 <speedControl+0x328>)
 800e3ba:	edd3 7a00 	vldr	s15, [r3]
 800e3be:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e3c2:	4b5e      	ldr	r3, [pc, #376]	; (800e53c <speedControl+0x32c>)
 800e3c4:	edc3 7a00 	vstr	s15, [r3]
		  if(omega_error_integ_temp1 < -6.0 / ASR_cycleTime)
 800e3c8:	4b5c      	ldr	r3, [pc, #368]	; (800e53c <speedControl+0x32c>)
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	f7f9 ffeb 	bl	80083a8 <__aeabi_f2d>
 800e3d2:	4604      	mov	r4, r0
 800e3d4:	460d      	mov	r5, r1
 800e3d6:	4b52      	ldr	r3, [pc, #328]	; (800e520 <speedControl+0x310>)
 800e3d8:	4618      	mov	r0, r3
 800e3da:	f7f9 ffe5 	bl	80083a8 <__aeabi_f2d>
 800e3de:	4602      	mov	r2, r0
 800e3e0:	460b      	mov	r3, r1
 800e3e2:	f04f 0000 	mov.w	r0, #0
 800e3e6:	4956      	ldr	r1, [pc, #344]	; (800e540 <speedControl+0x330>)
 800e3e8:	f7fa f960 	bl	80086ac <__aeabi_ddiv>
 800e3ec:	4602      	mov	r2, r0
 800e3ee:	460b      	mov	r3, r1
 800e3f0:	4620      	mov	r0, r4
 800e3f2:	4629      	mov	r1, r5
 800e3f4:	f7fa faa2 	bl	800893c <__aeabi_dcmplt>
 800e3f8:	4603      	mov	r3, r0
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d009      	beq.n	800e412 <speedControl+0x202>
		  {
			  omega_error_integ_temp1 = -6.0 / ASR_cycleTime;
 800e3fe:	ed9f 7a51 	vldr	s14, [pc, #324]	; 800e544 <speedControl+0x334>
 800e402:	eef9 6a08 	vmov.f32	s13, #152	; 0xc0c00000 -6.0
 800e406:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e40a:	4b4c      	ldr	r3, [pc, #304]	; (800e53c <speedControl+0x32c>)
 800e40c:	edc3 7a00 	vstr	s15, [r3]
 800e410:	e023      	b.n	800e45a <speedControl+0x24a>
		  }
		  else if(omega_error_integ_temp1 > 6.0 / ASR_cycleTime)
 800e412:	4b4a      	ldr	r3, [pc, #296]	; (800e53c <speedControl+0x32c>)
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	4618      	mov	r0, r3
 800e418:	f7f9 ffc6 	bl	80083a8 <__aeabi_f2d>
 800e41c:	4604      	mov	r4, r0
 800e41e:	460d      	mov	r5, r1
 800e420:	4b3f      	ldr	r3, [pc, #252]	; (800e520 <speedControl+0x310>)
 800e422:	4618      	mov	r0, r3
 800e424:	f7f9 ffc0 	bl	80083a8 <__aeabi_f2d>
 800e428:	4602      	mov	r2, r0
 800e42a:	460b      	mov	r3, r1
 800e42c:	f04f 0000 	mov.w	r0, #0
 800e430:	4945      	ldr	r1, [pc, #276]	; (800e548 <speedControl+0x338>)
 800e432:	f7fa f93b 	bl	80086ac <__aeabi_ddiv>
 800e436:	4602      	mov	r2, r0
 800e438:	460b      	mov	r3, r1
 800e43a:	4620      	mov	r0, r4
 800e43c:	4629      	mov	r1, r5
 800e43e:	f7fa fa9b 	bl	8008978 <__aeabi_dcmpgt>
 800e442:	4603      	mov	r3, r0
 800e444:	2b00      	cmp	r3, #0
 800e446:	d008      	beq.n	800e45a <speedControl+0x24a>
		  {
			  omega_error_integ_temp1 = 6.0 / ASR_cycleTime;
 800e448:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 800e544 <speedControl+0x334>
 800e44c:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 800e450:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e454:	4b39      	ldr	r3, [pc, #228]	; (800e53c <speedControl+0x32c>)
 800e456:	edc3 7a00 	vstr	s15, [r3]
		  }
		  omega_error_integ = ASR_cycleTime * 0.5f * (omega_error_integ_temp1 + omega_error_integ_temp2);
 800e45a:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800e544 <speedControl+0x334>
 800e45e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800e462:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e466:	4b35      	ldr	r3, [pc, #212]	; (800e53c <speedControl+0x32c>)
 800e468:	edd3 6a00 	vldr	s13, [r3]
 800e46c:	4b32      	ldr	r3, [pc, #200]	; (800e538 <speedControl+0x328>)
 800e46e:	edd3 7a00 	vldr	s15, [r3]
 800e472:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e476:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e47a:	4b34      	ldr	r3, [pc, #208]	; (800e54c <speedControl+0x33c>)
 800e47c:	edc3 7a00 	vstr	s15, [r3]
		  omega_error_integ_temp2 = omega_error_integ_temp1;
 800e480:	4b2e      	ldr	r3, [pc, #184]	; (800e53c <speedControl+0x32c>)
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	4a2c      	ldr	r2, [pc, #176]	; (800e538 <speedControl+0x328>)
 800e486:	6013      	str	r3, [r2, #0]


		  torque_ref = Kp_ASR * omega_error + Ki_ASR * omega_error_integ;
 800e488:	4b31      	ldr	r3, [pc, #196]	; (800e550 <speedControl+0x340>)
 800e48a:	ed93 7a00 	vldr	s14, [r3]
 800e48e:	4b29      	ldr	r3, [pc, #164]	; (800e534 <speedControl+0x324>)
 800e490:	edd3 7a00 	vldr	s15, [r3]
 800e494:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e498:	4b2e      	ldr	r3, [pc, #184]	; (800e554 <speedControl+0x344>)
 800e49a:	edd3 6a00 	vldr	s13, [r3]
 800e49e:	4b2b      	ldr	r3, [pc, #172]	; (800e54c <speedControl+0x33c>)
 800e4a0:	edd3 7a00 	vldr	s15, [r3]
 800e4a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e4a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e4ac:	4b2a      	ldr	r3, [pc, #168]	; (800e558 <speedControl+0x348>)
 800e4ae:	edc3 7a00 	vstr	s15, [r3]

		  Id_ref = 0.0f;
 800e4b2:	4b2a      	ldr	r3, [pc, #168]	; (800e55c <speedControl+0x34c>)
 800e4b4:	f04f 0200 	mov.w	r2, #0
 800e4b8:	601a      	str	r2, [r3, #0]
		  Iq_ref = KT * torque_ref;
 800e4ba:	4b27      	ldr	r3, [pc, #156]	; (800e558 <speedControl+0x348>)
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	4618      	mov	r0, r3
 800e4c0:	f7f9 ff72 	bl	80083a8 <__aeabi_f2d>
 800e4c4:	a30e      	add	r3, pc, #56	; (adr r3, 800e500 <speedControl+0x2f0>)
 800e4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ca:	f7f9 ffc5 	bl	8008458 <__aeabi_dmul>
 800e4ce:	4603      	mov	r3, r0
 800e4d0:	460c      	mov	r4, r1
 800e4d2:	4618      	mov	r0, r3
 800e4d4:	4621      	mov	r1, r4
 800e4d6:	f7fa fa81 	bl	80089dc <__aeabi_d2f>
 800e4da:	4602      	mov	r2, r0
 800e4dc:	4b20      	ldr	r3, [pc, #128]	; (800e560 <speedControl+0x350>)
 800e4de:	601a      	str	r2, [r3, #0]
	  }
=======
 800ed60:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ed64:	b082      	sub	sp, #8
 800ed66:	af00      	add	r7, sp, #0
 800ed68:	6078      	str	r0, [r7, #4]

	static APR_InitTypeDef *hAPR_Init;

	// 
	if(hAPR->enable == 0)
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	f000 80c1 	beq.w	800eef8 <APR_Refresh+0x198>
	{
		return;
	}
>>>>>>> master

	// 
	if(hAPR->launchFlg == 0)
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	f000 80bd 	beq.w	800eefc <APR_Refresh+0x19c>
	{
		return;
	}
	hAPR->launchFlg = 0;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	2200      	movs	r2, #0
 800ed86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51


	hAPR_Init = &hAPR->Init;
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	4a5f      	ldr	r2, [pc, #380]	; (800ef0c <APR_Refresh+0x1ac>)
 800ed8e:	6013      	str	r3, [r2, #0]

	hAPR->theta = hAPR_Init->hEncoder->theta_multiturn;
 800ed90:	4b5e      	ldr	r3, [pc, #376]	; (800ef0c <APR_Refresh+0x1ac>)
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	695b      	ldr	r3, [r3, #20]
 800ed96:	6a1a      	ldr	r2, [r3, #32]
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	631a      	str	r2, [r3, #48]	; 0x30

	// 
	hAPR->theta_error = hAPR->theta_ref - hAPR->theta;
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800eda8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

	// integral
	hAPR->theta_error_integ += hAPR_Init->cycleTime * 0.5 * (hAPR->theta_error + hAPR->p_theta_error);
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800edb6:	4618      	mov	r0, r3
 800edb8:	f7f9 fafe 	bl	80083b8 <__aeabi_f2d>
 800edbc:	4604      	mov	r4, r0
 800edbe:	460d      	mov	r5, r1
 800edc0:	4b52      	ldr	r3, [pc, #328]	; (800ef0c <APR_Refresh+0x1ac>)
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	68db      	ldr	r3, [r3, #12]
 800edc6:	4618      	mov	r0, r3
 800edc8:	f7f9 faf6 	bl	80083b8 <__aeabi_f2d>
 800edcc:	f04f 0200 	mov.w	r2, #0
 800edd0:	4b4f      	ldr	r3, [pc, #316]	; (800ef10 <APR_Refresh+0x1b0>)
 800edd2:	f7f9 fb49 	bl	8008468 <__aeabi_dmul>
 800edd6:	4602      	mov	r2, r0
 800edd8:	460b      	mov	r3, r1
 800edda:	4690      	mov	r8, r2
 800eddc:	4699      	mov	r9, r3
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800edea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800edee:	ee17 0a90 	vmov	r0, s15
 800edf2:	f7f9 fae1 	bl	80083b8 <__aeabi_f2d>
 800edf6:	4602      	mov	r2, r0
 800edf8:	460b      	mov	r3, r1
 800edfa:	4640      	mov	r0, r8
 800edfc:	4649      	mov	r1, r9
 800edfe:	f7f9 fb33 	bl	8008468 <__aeabi_dmul>
 800ee02:	4602      	mov	r2, r0
 800ee04:	460b      	mov	r3, r1
 800ee06:	4620      	mov	r0, r4
 800ee08:	4629      	mov	r1, r5
 800ee0a:	f7f9 f977 	bl	80080fc <__adddf3>
 800ee0e:	4603      	mov	r3, r0
 800ee10:	460c      	mov	r4, r1
 800ee12:	4618      	mov	r0, r3
 800ee14:	4621      	mov	r1, r4
 800ee16:	f7f9 fdff 	bl	8008a18 <__aeabi_d2f>
 800ee1a:	4602      	mov	r2, r0
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	63da      	str	r2, [r3, #60]	; 0x3c

	hAPR->p_theta_error = hAPR->theta_error;
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	639a      	str	r2, [r3, #56]	; 0x38

	if(hAPR->MV_type == 0)
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d11f      	bne.n	800ee72 <APR_Refresh+0x112>
	{
		// P-D
		hAPR_Init->hASR->omega_ref = hAPR->omega_ref = hAPR_Init->Kp * hAPR->theta_error - hAPR_Init->Kd * hAPR_Init->hEncoder->omega;
 800ee32:	4b36      	ldr	r3, [pc, #216]	; (800ef0c <APR_Refresh+0x1ac>)
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	ed93 7a00 	vldr	s14, [r3]
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800ee40:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ee44:	4b31      	ldr	r3, [pc, #196]	; (800ef0c <APR_Refresh+0x1ac>)
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	edd3 6a02 	vldr	s13, [r3, #8]
 800ee4c:	4b2f      	ldr	r3, [pc, #188]	; (800ef0c <APR_Refresh+0x1ac>)
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	695b      	ldr	r3, [r3, #20]
 800ee52:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800ee56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ee5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
 800ee64:	4b29      	ldr	r3, [pc, #164]	; (800ef0c <APR_Refresh+0x1ac>)
 800ee66:	681b      	ldr	r3, [r3, #0]
 800ee68:	699b      	ldr	r3, [r3, #24]
 800ee6a:	687a      	ldr	r2, [r7, #4]
 800ee6c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ee6e:	625a      	str	r2, [r3, #36]	; 0x24
		setSVM_dq(&htim8, 0.0f, hAPR->Vq_ref, hAPR_Init->hEncoder->cos_theta_re, hAPR_Init->hEncoder->sin_theta_re);

	}


	return;
<<<<<<< HEAD
 800e4e0:	bf00      	nop
 800e4e2:	bf00      	nop
}
 800e4e4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800e4e8:	54442d18 	.word	0x54442d18
 800e4ec:	c00921fb 	.word	0xc00921fb
 800e4f0:	54442d18 	.word	0x54442d18
 800e4f4:	401921fb 	.word	0x401921fb
 800e4f8:	54442d18 	.word	0x54442d18
 800e4fc:	400921fb 	.word	0x400921fb
 800e500:	7b830193 	.word	0x7b830193
 800e504:	3fd6eb16 	.word	0x3fd6eb16
 800e508:	20000110 	.word	0x20000110
 800e50c:	20004234 	.word	0x20004234
 800e510:	200041d8 	.word	0x200041d8
 800e514:	20000120 	.word	0x20000120
 800e518:	2000011c 	.word	0x2000011c
 800e51c:	3fe00000 	.word	0x3fe00000
 800e520:	3a83126f 	.word	0x3a83126f
 800e524:	200000fc 	.word	0x200000fc
 800e528:	20000020 	.word	0x20000020
 800e52c:	20000100 	.word	0x20000100
 800e530:	20004238 	.word	0x20004238
 800e534:	20000104 	.word	0x20000104
 800e538:	20000128 	.word	0x20000128
 800e53c:	20000124 	.word	0x20000124
 800e540:	c0180000 	.word	0xc0180000
 800e544:	3a83126f 	.word	0x3a83126f
 800e548:	40180000 	.word	0x40180000
 800e54c:	20000108 	.word	0x20000108
 800e550:	20000018 	.word	0x20000018
 800e554:	2000001c 	.word	0x2000001c
 800e558:	2000010c 	.word	0x2000010c
 800e55c:	200000c4 	.word	0x200000c4
 800e560:	200000c8 	.word	0x200000c8

0800e564 <ASR_Reset>:



inline void ASR_Reset()
{
 800e564:	b480      	push	{r7}
 800e566:	af00      	add	r7, sp, #0

	p_theta = 0.0f;
 800e568:	4b0c      	ldr	r3, [pc, #48]	; (800e59c <ASR_Reset+0x38>)
 800e56a:	f04f 0200 	mov.w	r2, #0
 800e56e:	601a      	str	r2, [r3, #0]

	omega_error_integ_temp1 = 0.0f;
 800e570:	4b0b      	ldr	r3, [pc, #44]	; (800e5a0 <ASR_Reset+0x3c>)
 800e572:	f04f 0200 	mov.w	r2, #0
 800e576:	601a      	str	r2, [r3, #0]
	omega_error_integ_temp2 = 0.0f;
 800e578:	4b0a      	ldr	r3, [pc, #40]	; (800e5a4 <ASR_Reset+0x40>)
 800e57a:	f04f 0200 	mov.w	r2, #0
 800e57e:	601a      	str	r2, [r3, #0]

	omega = omega_ref = 0.0f;
 800e580:	f04f 0300 	mov.w	r3, #0
 800e584:	4a08      	ldr	r2, [pc, #32]	; (800e5a8 <ASR_Reset+0x44>)
 800e586:	6013      	str	r3, [r2, #0]
 800e588:	4a08      	ldr	r2, [pc, #32]	; (800e5ac <ASR_Reset+0x48>)
 800e58a:	6013      	str	r3, [r2, #0]

	ASR_steps = 0;
 800e58c:	4b08      	ldr	r3, [pc, #32]	; (800e5b0 <ASR_Reset+0x4c>)
 800e58e:	2200      	movs	r2, #0
 800e590:	601a      	str	r2, [r3, #0]

}
 800e592:	bf00      	nop
 800e594:	46bd      	mov	sp, r7
 800e596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e59a:	4770      	bx	lr
 800e59c:	20000120 	.word	0x20000120
 800e5a0:	20000124 	.word	0x20000124
 800e5a4:	20000128 	.word	0x20000128
 800e5a8:	20000100 	.word	0x20000100
 800e5ac:	2000011c 	.word	0x2000011c
 800e5b0:	20000110 	.word	0x20000110

0800e5b4 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b084      	sub	sp, #16
 800e5b8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800e5ba:	463b      	mov	r3, r7
 800e5bc:	2200      	movs	r2, #0
 800e5be:	601a      	str	r2, [r3, #0]
 800e5c0:	605a      	str	r2, [r3, #4]
 800e5c2:	609a      	str	r2, [r3, #8]
 800e5c4:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800e5c6:	4b22      	ldr	r3, [pc, #136]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e5c8:	4a22      	ldr	r2, [pc, #136]	; (800e654 <MX_ADC1_Init+0xa0>)
 800e5ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800e5cc:	4b20      	ldr	r3, [pc, #128]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e5ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800e5d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800e5d4:	4b1e      	ldr	r3, [pc, #120]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e5d6:	2200      	movs	r2, #0
 800e5d8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800e5da:	4b1d      	ldr	r3, [pc, #116]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e5dc:	2201      	movs	r2, #1
 800e5de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800e5e0:	4b1b      	ldr	r3, [pc, #108]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e5e2:	2201      	movs	r2, #1
 800e5e4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800e5e6:	4b1a      	ldr	r3, [pc, #104]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e5e8:	2200      	movs	r2, #0
 800e5ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800e5ee:	4b18      	ldr	r3, [pc, #96]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e5f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e5f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800e5f6:	4b16      	ldr	r3, [pc, #88]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e5f8:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800e5fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e5fe:	4b14      	ldr	r3, [pc, #80]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e600:	2200      	movs	r2, #0
 800e602:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800e604:	4b12      	ldr	r3, [pc, #72]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e606:	2201      	movs	r2, #1
 800e608:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800e60a:	4b11      	ldr	r3, [pc, #68]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e60c:	2201      	movs	r2, #1
 800e60e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800e612:	4b0f      	ldr	r3, [pc, #60]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e614:	2200      	movs	r2, #0
 800e616:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800e618:	480d      	ldr	r0, [pc, #52]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e61a:	f7fa fc43 	bl	8008ea4 <HAL_ADC_Init>
 800e61e:	4603      	mov	r3, r0
 800e620:	2b00      	cmp	r3, #0
 800e622:	d001      	beq.n	800e628 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800e624:	f001 f89c 	bl	800f760 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800e628:	2300      	movs	r3, #0
 800e62a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800e62c:	2301      	movs	r3, #1
 800e62e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800e630:	2300      	movs	r3, #0
 800e632:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800e634:	463b      	mov	r3, r7
 800e636:	4619      	mov	r1, r3
 800e638:	4805      	ldr	r0, [pc, #20]	; (800e650 <MX_ADC1_Init+0x9c>)
 800e63a:	f7fa fd87 	bl	800914c <HAL_ADC_ConfigChannel>
 800e63e:	4603      	mov	r3, r0
 800e640:	2b00      	cmp	r3, #0
 800e642:	d001      	beq.n	800e648 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800e644:	f001 f88c 	bl	800f760 <Error_Handler>
  }

}
 800e648:	bf00      	nop
 800e64a:	3710      	adds	r7, #16
 800e64c:	46bd      	mov	sp, r7
 800e64e:	bd80      	pop	{r7, pc}
 800e650:	200042e4 	.word	0x200042e4
 800e654:	40012000 	.word	0x40012000

0800e658 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b084      	sub	sp, #16
 800e65c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800e65e:	463b      	mov	r3, r7
 800e660:	2200      	movs	r2, #0
 800e662:	601a      	str	r2, [r3, #0]
 800e664:	605a      	str	r2, [r3, #4]
 800e666:	609a      	str	r2, [r3, #8]
 800e668:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 800e66a:	4b22      	ldr	r3, [pc, #136]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e66c:	4a22      	ldr	r2, [pc, #136]	; (800e6f8 <MX_ADC2_Init+0xa0>)
 800e66e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800e670:	4b20      	ldr	r3, [pc, #128]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e672:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800e676:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800e678:	4b1e      	ldr	r3, [pc, #120]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e67a:	2200      	movs	r2, #0
 800e67c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800e67e:	4b1d      	ldr	r3, [pc, #116]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e680:	2200      	movs	r2, #0
 800e682:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800e684:	4b1b      	ldr	r3, [pc, #108]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e686:	2200      	movs	r2, #0
 800e688:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800e68a:	4b1a      	ldr	r3, [pc, #104]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e68c:	2200      	movs	r2, #0
 800e68e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800e692:	4b18      	ldr	r3, [pc, #96]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e694:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e698:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800e69a:	4b16      	ldr	r3, [pc, #88]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e69c:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800e6a0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e6a2:	4b14      	ldr	r3, [pc, #80]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e6a4:	2200      	movs	r2, #0
 800e6a6:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800e6a8:	4b12      	ldr	r3, [pc, #72]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e6aa:	2201      	movs	r2, #1
 800e6ac:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800e6ae:	4b11      	ldr	r3, [pc, #68]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e6b0:	2201      	movs	r2, #1
 800e6b2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e6b6:	4b0f      	ldr	r3, [pc, #60]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e6b8:	2201      	movs	r2, #1
 800e6ba:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800e6bc:	480d      	ldr	r0, [pc, #52]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e6be:	f7fa fbf1 	bl	8008ea4 <HAL_ADC_Init>
 800e6c2:	4603      	mov	r3, r0
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d001      	beq.n	800e6cc <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 800e6c8:	f001 f84a 	bl	800f760 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800e6cc:	2304      	movs	r3, #4
 800e6ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800e6d0:	2301      	movs	r3, #1
 800e6d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800e6d8:	463b      	mov	r3, r7
 800e6da:	4619      	mov	r1, r3
 800e6dc:	4805      	ldr	r0, [pc, #20]	; (800e6f4 <MX_ADC2_Init+0x9c>)
 800e6de:	f7fa fd35 	bl	800914c <HAL_ADC_ConfigChannel>
 800e6e2:	4603      	mov	r3, r0
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d001      	beq.n	800e6ec <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 800e6e8:	f001 f83a 	bl	800f760 <Error_Handler>
  }

}
 800e6ec:	bf00      	nop
 800e6ee:	3710      	adds	r7, #16
 800e6f0:	46bd      	mov	sp, r7
 800e6f2:	bd80      	pop	{r7, pc}
 800e6f4:	2000423c 	.word	0x2000423c
 800e6f8:	40012100 	.word	0x40012100

0800e6fc <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b084      	sub	sp, #16
 800e700:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800e702:	463b      	mov	r3, r7
 800e704:	2200      	movs	r2, #0
 800e706:	601a      	str	r2, [r3, #0]
 800e708:	605a      	str	r2, [r3, #4]
 800e70a:	609a      	str	r2, [r3, #8]
 800e70c:	60da      	str	r2, [r3, #12]
=======
 800ee70:	e046      	b.n	800ef00 <APR_Refresh+0x1a0>
	else if(hAPR->MV_type == 2)
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800ee78:	2b02      	cmp	r3, #2
 800ee7a:	d141      	bne.n	800ef00 <APR_Refresh+0x1a0>
				hAPR_Init->Kp * hAPR->theta_error
 800ee7c:	4b23      	ldr	r3, [pc, #140]	; (800ef0c <APR_Refresh+0x1ac>)
 800ee7e:	681b      	ldr	r3, [r3, #0]
 800ee80:	ed93 7a00 	vldr	s14, [r3]
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800ee8a:	ee27 7a27 	vmul.f32	s14, s14, s15
				+ hAPR_Init->Ki * hAPR->theta_error_integ
 800ee8e:	4b1f      	ldr	r3, [pc, #124]	; (800ef0c <APR_Refresh+0x1ac>)
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	edd3 6a01 	vldr	s13, [r3, #4]
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800ee9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800eea0:	ee37 7a27 	vadd.f32	s14, s14, s15
				- hAPR_Init->Kd * hAPR_Init->hEncoder->omega;
 800eea4:	4b19      	ldr	r3, [pc, #100]	; (800ef0c <APR_Refresh+0x1ac>)
 800eea6:	681b      	ldr	r3, [r3, #0]
 800eea8:	edd3 6a02 	vldr	s13, [r3, #8]
 800eeac:	4b17      	ldr	r3, [pc, #92]	; (800ef0c <APR_Refresh+0x1ac>)
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	695b      	ldr	r3, [r3, #20]
 800eeb2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800eeb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800eeba:	ee77 7a67 	vsub.f32	s15, s14, s15
		hAPR->Vq_ref =
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		setSVM_dq(&htim8, 0.0f, hAPR->Vq_ref, hAPR_Init->hEncoder->cos_theta_re, hAPR_Init->hEncoder->sin_theta_re);
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800eeca:	4b10      	ldr	r3, [pc, #64]	; (800ef0c <APR_Refresh+0x1ac>)
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	695b      	ldr	r3, [r3, #20]
 800eed0:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800eed4:	4b0d      	ldr	r3, [pc, #52]	; (800ef0c <APR_Refresh+0x1ac>)
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	695b      	ldr	r3, [r3, #20]
 800eeda:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 800eede:	eef0 1a66 	vmov.f32	s3, s13
 800eee2:	eeb0 1a47 	vmov.f32	s2, s14
 800eee6:	eef0 0a67 	vmov.f32	s1, s15
 800eeea:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800ef14 <APR_Refresh+0x1b4>
 800eeee:	480a      	ldr	r0, [pc, #40]	; (800ef18 <APR_Refresh+0x1b8>)
 800eef0:	f002 f948 	bl	8011184 <setSVM_dq>
	return;
 800eef4:	bf00      	nop
 800eef6:	e003      	b.n	800ef00 <APR_Refresh+0x1a0>
		return;
 800eef8:	bf00      	nop
 800eefa:	e002      	b.n	800ef02 <APR_Refresh+0x1a2>
		return;
 800eefc:	bf00      	nop
 800eefe:	e000      	b.n	800ef02 <APR_Refresh+0x1a2>
	return;
 800ef00:	bf00      	nop
}
 800ef02:	3708      	adds	r7, #8
 800ef04:	46bd      	mov	sp, r7
 800ef06:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800ef0a:	bf00      	nop
 800ef0c:	20000210 	.word	0x20000210
 800ef10:	3fe00000 	.word	0x3fe00000
 800ef14:	00000000 	.word	0x00000000
 800ef18:	20004804 	.word	0x20004804

0800ef1c <ASR_Init>:

ASR_TypeDef mainASR;


void ASR_Init()
{
 800ef1c:	b580      	push	{r7, lr}
 800ef1e:	af00      	add	r7, sp, #0
	memset(&mainASR, 0x00, sizeof(mainASR));
 800ef20:	2244      	movs	r2, #68	; 0x44
 800ef22:	2100      	movs	r1, #0
 800ef24:	4812      	ldr	r0, [pc, #72]	; (800ef70 <ASR_Init+0x54>)
 800ef26:	f003 f9ca 	bl	80122be <memset>

	mainASR.Init.Kp = 0.5f;
 800ef2a:	4b11      	ldr	r3, [pc, #68]	; (800ef70 <ASR_Init+0x54>)
 800ef2c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800ef30:	601a      	str	r2, [r3, #0]
	mainASR.Init.Ki = 15.0f;
 800ef32:	4b0f      	ldr	r3, [pc, #60]	; (800ef70 <ASR_Init+0x54>)
 800ef34:	4a0f      	ldr	r2, [pc, #60]	; (800ef74 <ASR_Init+0x58>)
 800ef36:	605a      	str	r2, [r3, #4]
	mainASR.Init.omega_limit = 400.0f;
 800ef38:	4b0d      	ldr	r3, [pc, #52]	; (800ef70 <ASR_Init+0x54>)
 800ef3a:	4a0f      	ldr	r2, [pc, #60]	; (800ef78 <ASR_Init+0x5c>)
 800ef3c:	60da      	str	r2, [r3, #12]
	mainASR.Init.omega_error_integ_limit = 1000.0f;
 800ef3e:	4b0c      	ldr	r3, [pc, #48]	; (800ef70 <ASR_Init+0x54>)
 800ef40:	4a0e      	ldr	r2, [pc, #56]	; (800ef7c <ASR_Init+0x60>)
 800ef42:	611a      	str	r2, [r3, #16]
	mainASR.Init.cycleTime = 1E-3;
 800ef44:	4b0a      	ldr	r3, [pc, #40]	; (800ef70 <ASR_Init+0x54>)
 800ef46:	4a0e      	ldr	r2, [pc, #56]	; (800ef80 <ASR_Init+0x64>)
 800ef48:	609a      	str	r2, [r3, #8]
	mainASR.Init.prescaler = 10;
 800ef4a:	4b09      	ldr	r3, [pc, #36]	; (800ef70 <ASR_Init+0x54>)
 800ef4c:	220a      	movs	r2, #10
 800ef4e:	61da      	str	r2, [r3, #28]

	mainASR.Init.hEncoder = &mainEncoder;
 800ef50:	4b07      	ldr	r3, [pc, #28]	; (800ef70 <ASR_Init+0x54>)
 800ef52:	4a0c      	ldr	r2, [pc, #48]	; (800ef84 <ASR_Init+0x68>)
 800ef54:	615a      	str	r2, [r3, #20]
	mainASR.Init.hACR = &mainACR;
 800ef56:	4b06      	ldr	r3, [pc, #24]	; (800ef70 <ASR_Init+0x54>)
 800ef58:	4a0b      	ldr	r2, [pc, #44]	; (800ef88 <ASR_Init+0x6c>)
 800ef5a:	619a      	str	r2, [r3, #24]

	mainASR.firstLaunch = 1;
 800ef5c:	4b04      	ldr	r3, [pc, #16]	; (800ef70 <ASR_Init+0x54>)
 800ef5e:	2201      	movs	r2, #1
 800ef60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	mainASR.omega = 0.0f;
 800ef64:	4b02      	ldr	r3, [pc, #8]	; (800ef70 <ASR_Init+0x54>)
 800ef66:	f04f 0200 	mov.w	r2, #0
 800ef6a:	629a      	str	r2, [r3, #40]	; 0x28

}
 800ef6c:	bf00      	nop
 800ef6e:	bd80      	pop	{r7, pc}
 800ef70:	2000439c 	.word	0x2000439c
 800ef74:	41700000 	.word	0x41700000
 800ef78:	43c80000 	.word	0x43c80000
 800ef7c:	447a0000 	.word	0x447a0000
 800ef80:	3a83126f 	.word	0x3a83126f
 800ef84:	20004708 	.word	0x20004708
 800ef88:	200042d4 	.word	0x200042d4

0800ef8c <ASR_Start>:


void ASR_Start(ASR_TypeDef *hASR)
{
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	b082      	sub	sp, #8
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	6078      	str	r0, [r7, #4]

	hASR->enable = 1;
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	2201      	movs	r2, #1
 800ef98:	f883 2020 	strb.w	r2, [r3, #32]
	ASR_Reset(hASR);
 800ef9c:	6878      	ldr	r0, [r7, #4]
 800ef9e:	f000 f935 	bl	800f20c <ASR_Reset>

}
 800efa2:	bf00      	nop
 800efa4:	3708      	adds	r7, #8
 800efa6:	46bd      	mov	sp, r7
 800efa8:	bd80      	pop	{r7, pc}

0800efaa <ASR_prescaler>:

}


inline void ASR_prescaler(ASR_TypeDef *hASR)
{
 800efaa:	b480      	push	{r7}
 800efac:	b083      	sub	sp, #12
 800efae:	af00      	add	r7, sp, #0
 800efb0:	6078      	str	r0, [r7, #4]

	hASR->prescalerCount += 1;
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800efb6:	1c5a      	adds	r2, r3, #1
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	63da      	str	r2, [r3, #60]	; 0x3c

	if(hASR->prescalerCount >= hASR->Init.prescaler)
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	69db      	ldr	r3, [r3, #28]
 800efc4:	429a      	cmp	r2, r3
 800efc6:	d306      	bcc.n	800efd6 <ASR_prescaler+0x2c>
	{
		hASR->launchFlg = 1;
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	2201      	movs	r2, #1
 800efcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
		hASR->prescalerCount = 0;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	2200      	movs	r2, #0
 800efd4:	63da      	str	r2, [r3, #60]	; 0x3c
	}

}
 800efd6:	bf00      	nop
 800efd8:	370c      	adds	r7, #12
 800efda:	46bd      	mov	sp, r7
 800efdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efe0:	4770      	bx	lr
 800efe2:	0000      	movs	r0, r0
 800efe4:	0000      	movs	r0, r0
	...

0800efe8 <ASR_Refresh>:


inline void ASR_Refresh(ASR_TypeDef *hASR)
{
 800efe8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800efec:	b082      	sub	sp, #8
 800efee:	af00      	add	r7, sp, #0
 800eff0:	6078      	str	r0, [r7, #4]
	static float integInput;

	static ASR_InitTypeDef *hASR_Init;

	// 
	if(hASR->enable == 0)
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	f000 80ef 	beq.w	800f1dc <ASR_Refresh+0x1f4>
	{
		return;
	}

	// 
	if(hASR->launchFlg == 0)
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f004:	2b00      	cmp	r3, #0
 800f006:	f000 80eb 	beq.w	800f1e0 <ASR_Refresh+0x1f8>
	{
		return;
	}
	hASR->launchFlg = 0;
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	2200      	movs	r2, #0
 800f00e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


	hASR_Init = &hASR->Init;
 800f012:	687b      	ldr	r3, [r7, #4]
 800f014:	4a78      	ldr	r2, [pc, #480]	; (800f1f8 <ASR_Refresh+0x210>)
 800f016:	6013      	str	r3, [r2, #0]

	hASR->omega = hASR_Init->hEncoder->omega;
 800f018:	4b77      	ldr	r3, [pc, #476]	; (800f1f8 <ASR_Refresh+0x210>)
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	695b      	ldr	r3, [r3, #20]
 800f01e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	629a      	str	r2, [r3, #40]	; 0x28

	// 
	if(hASR->omega_ref < -hASR_Init->omega_limit)		_omega_ref = -hASR_Init->omega_limit;
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800f02a:	4b73      	ldr	r3, [pc, #460]	; (800f1f8 <ASR_Refresh+0x210>)
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	edd3 7a03 	vldr	s15, [r3, #12]
 800f032:	eef1 7a67 	vneg.f32	s15, s15
 800f036:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f03a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f03e:	d509      	bpl.n	800f054 <ASR_Refresh+0x6c>
 800f040:	4b6d      	ldr	r3, [pc, #436]	; (800f1f8 <ASR_Refresh+0x210>)
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	edd3 7a03 	vldr	s15, [r3, #12]
 800f048:	eef1 7a67 	vneg.f32	s15, s15
 800f04c:	4b6b      	ldr	r3, [pc, #428]	; (800f1fc <ASR_Refresh+0x214>)
 800f04e:	edc3 7a00 	vstr	s15, [r3]
 800f052:	e015      	b.n	800f080 <ASR_Refresh+0x98>
	else if(hASR->omega_ref > hASR_Init->omega_limit)	_omega_ref = hASR_Init->omega_limit;
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800f05a:	4b67      	ldr	r3, [pc, #412]	; (800f1f8 <ASR_Refresh+0x210>)
 800f05c:	681b      	ldr	r3, [r3, #0]
 800f05e:	edd3 7a03 	vldr	s15, [r3, #12]
 800f062:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f06a:	dd05      	ble.n	800f078 <ASR_Refresh+0x90>
 800f06c:	4b62      	ldr	r3, [pc, #392]	; (800f1f8 <ASR_Refresh+0x210>)
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	68db      	ldr	r3, [r3, #12]
 800f072:	4a62      	ldr	r2, [pc, #392]	; (800f1fc <ASR_Refresh+0x214>)
 800f074:	6013      	str	r3, [r2, #0]
 800f076:	e003      	b.n	800f080 <ASR_Refresh+0x98>
	else												_omega_ref = hASR->omega_ref;
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f07c:	4a5f      	ldr	r2, [pc, #380]	; (800f1fc <ASR_Refresh+0x214>)
 800f07e:	6013      	str	r3, [r2, #0]

	// 
	hASR->omega_error = _omega_ref - hASR->omega;
 800f080:	4b5e      	ldr	r3, [pc, #376]	; (800f1fc <ASR_Refresh+0x214>)
 800f082:	ed93 7a00 	vldr	s14, [r3]
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800f08c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

#if USE_ANTI_WINDUP
	// 

	integInput = hASR->omega_error - hASR_Init->hACR->Iq_limitError / (KT * hASR_Init->Kp);
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f09a:	4618      	mov	r0, r3
 800f09c:	f7f9 f98c 	bl	80083b8 <__aeabi_f2d>
 800f0a0:	4604      	mov	r4, r0
 800f0a2:	460d      	mov	r5, r1
 800f0a4:	4b54      	ldr	r3, [pc, #336]	; (800f1f8 <ASR_Refresh+0x210>)
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	699b      	ldr	r3, [r3, #24]
 800f0aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f0ac:	4618      	mov	r0, r3
 800f0ae:	f7f9 f983 	bl	80083b8 <__aeabi_f2d>
 800f0b2:	4680      	mov	r8, r0
 800f0b4:	4689      	mov	r9, r1
 800f0b6:	4b50      	ldr	r3, [pc, #320]	; (800f1f8 <ASR_Refresh+0x210>)
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	4618      	mov	r0, r3
 800f0be:	f7f9 f97b 	bl	80083b8 <__aeabi_f2d>
 800f0c2:	a34b      	add	r3, pc, #300	; (adr r3, 800f1f0 <ASR_Refresh+0x208>)
 800f0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0c8:	f7f9 f9ce 	bl	8008468 <__aeabi_dmul>
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	460b      	mov	r3, r1
 800f0d0:	4640      	mov	r0, r8
 800f0d2:	4649      	mov	r1, r9
 800f0d4:	f7f9 faf2 	bl	80086bc <__aeabi_ddiv>
 800f0d8:	4602      	mov	r2, r0
 800f0da:	460b      	mov	r3, r1
 800f0dc:	4620      	mov	r0, r4
 800f0de:	4629      	mov	r1, r5
 800f0e0:	f7f9 f80a 	bl	80080f8 <__aeabi_dsub>
 800f0e4:	4603      	mov	r3, r0
 800f0e6:	460c      	mov	r4, r1
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	4621      	mov	r1, r4
 800f0ec:	f7f9 fc94 	bl	8008a18 <__aeabi_d2f>
 800f0f0:	4602      	mov	r2, r0
 800f0f2:	4b43      	ldr	r3, [pc, #268]	; (800f200 <ASR_Refresh+0x218>)
 800f0f4:	601a      	str	r2, [r3, #0]

	hASR->omega_error_integ += hASR_Init->cycleTime * 0.5 * (integInput + hASR->p_omega_error);
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	f7f9 f95c 	bl	80083b8 <__aeabi_f2d>
 800f100:	4604      	mov	r4, r0
 800f102:	460d      	mov	r5, r1
 800f104:	4b3c      	ldr	r3, [pc, #240]	; (800f1f8 <ASR_Refresh+0x210>)
 800f106:	681b      	ldr	r3, [r3, #0]
 800f108:	689b      	ldr	r3, [r3, #8]
 800f10a:	4618      	mov	r0, r3
 800f10c:	f7f9 f954 	bl	80083b8 <__aeabi_f2d>
 800f110:	f04f 0200 	mov.w	r2, #0
 800f114:	4b3b      	ldr	r3, [pc, #236]	; (800f204 <ASR_Refresh+0x21c>)
 800f116:	f7f9 f9a7 	bl	8008468 <__aeabi_dmul>
 800f11a:	4602      	mov	r2, r0
 800f11c:	460b      	mov	r3, r1
 800f11e:	4690      	mov	r8, r2
 800f120:	4699      	mov	r9, r3
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800f128:	4b35      	ldr	r3, [pc, #212]	; (800f200 <ASR_Refresh+0x218>)
 800f12a:	edd3 7a00 	vldr	s15, [r3]
 800f12e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f132:	ee17 0a90 	vmov	r0, s15
 800f136:	f7f9 f93f 	bl	80083b8 <__aeabi_f2d>
 800f13a:	4602      	mov	r2, r0
 800f13c:	460b      	mov	r3, r1
 800f13e:	4640      	mov	r0, r8
 800f140:	4649      	mov	r1, r9
 800f142:	f7f9 f991 	bl	8008468 <__aeabi_dmul>
 800f146:	4602      	mov	r2, r0
 800f148:	460b      	mov	r3, r1
 800f14a:	4620      	mov	r0, r4
 800f14c:	4629      	mov	r1, r5
 800f14e:	f7f8 ffd5 	bl	80080fc <__adddf3>
 800f152:	4603      	mov	r3, r0
 800f154:	460c      	mov	r4, r1
 800f156:	4618      	mov	r0, r3
 800f158:	4621      	mov	r1, r4
 800f15a:	f7f9 fc5d 	bl	8008a18 <__aeabi_d2f>
 800f15e:	4602      	mov	r2, r0
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	635a      	str	r2, [r3, #52]	; 0x34

	hASR->p_omega_error = integInput;
 800f164:	4b26      	ldr	r3, [pc, #152]	; (800f200 <ASR_Refresh+0x218>)
 800f166:	681a      	ldr	r2, [r3, #0]
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	631a      	str	r2, [r3, #48]	; 0x30
	hASR->omega_error_integ += hASR_Init->cycleTime * 0.5 * (hASR->omega_error + hASR->p_omega_error);
	hASR->p_omega_error = hASR->omega_error;
#endif


	torque_ref = hASR_Init->Kp * hASR->omega_error + hASR_Init->Ki * hASR->omega_error_integ;
 800f16c:	4b22      	ldr	r3, [pc, #136]	; (800f1f8 <ASR_Refresh+0x210>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	ed93 7a00 	vldr	s14, [r3]
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800f17a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f17e:	4b1e      	ldr	r3, [pc, #120]	; (800f1f8 <ASR_Refresh+0x210>)
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	edd3 6a01 	vldr	s13, [r3, #4]
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800f18c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f190:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f194:	4b1c      	ldr	r3, [pc, #112]	; (800f208 <ASR_Refresh+0x220>)
 800f196:	edc3 7a00 	vstr	s15, [r3]

	hASR_Init->hACR->Id_ref = 0.0f;
 800f19a:	4b17      	ldr	r3, [pc, #92]	; (800f1f8 <ASR_Refresh+0x210>)
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	699b      	ldr	r3, [r3, #24]
 800f1a0:	f04f 0200 	mov.w	r2, #0
 800f1a4:	635a      	str	r2, [r3, #52]	; 0x34
	hASR_Init->hACR->Iq_ref = hASR->Iq_ref = KT * torque_ref;
 800f1a6:	4b18      	ldr	r3, [pc, #96]	; (800f208 <ASR_Refresh+0x220>)
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	4618      	mov	r0, r3
 800f1ac:	f7f9 f904 	bl	80083b8 <__aeabi_f2d>
 800f1b0:	a30f      	add	r3, pc, #60	; (adr r3, 800f1f0 <ASR_Refresh+0x208>)
 800f1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1b6:	f7f9 f957 	bl	8008468 <__aeabi_dmul>
 800f1ba:	4603      	mov	r3, r0
 800f1bc:	460c      	mov	r4, r1
 800f1be:	4618      	mov	r0, r3
 800f1c0:	4621      	mov	r1, r4
 800f1c2:	f7f9 fc29 	bl	8008a18 <__aeabi_d2f>
 800f1c6:	4602      	mov	r2, r0
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	639a      	str	r2, [r3, #56]	; 0x38
 800f1cc:	4b0a      	ldr	r3, [pc, #40]	; (800f1f8 <ASR_Refresh+0x210>)
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	699b      	ldr	r3, [r3, #24]
 800f1d2:	687a      	ldr	r2, [r7, #4]
 800f1d4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800f1d6:	639a      	str	r2, [r3, #56]	; 0x38


	return;
 800f1d8:	bf00      	nop
 800f1da:	e002      	b.n	800f1e2 <ASR_Refresh+0x1fa>
		return;
 800f1dc:	bf00      	nop
 800f1de:	e000      	b.n	800f1e2 <ASR_Refresh+0x1fa>
		return;
 800f1e0:	bf00      	nop
}
 800f1e2:	3708      	adds	r7, #8
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800f1ea:	bf00      	nop
 800f1ec:	f3af 8000 	nop.w
 800f1f0:	d9ad78ef 	.word	0xd9ad78ef
 800f1f4:	3fc563f2 	.word	0x3fc563f2
 800f1f8:	20000214 	.word	0x20000214
 800f1fc:	20000218 	.word	0x20000218
 800f200:	2000021c 	.word	0x2000021c
 800f204:	3fe00000 	.word	0x3fe00000
 800f208:	20000220 	.word	0x20000220

0800f20c <ASR_Reset>:



inline void ASR_Reset(ASR_TypeDef *hASR)
{
 800f20c:	b480      	push	{r7}
 800f20e:	b083      	sub	sp, #12
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]

	hASR->firstLaunch = 1;
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	2201      	movs	r2, #1
 800f218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	hASR->omega_error_integ = 0.0f;
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	f04f 0200 	mov.w	r2, #0
 800f222:	635a      	str	r2, [r3, #52]	; 0x34

	hASR->omega = 0.0f;
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	f04f 0200 	mov.w	r2, #0
 800f22a:	629a      	str	r2, [r3, #40]	; 0x28

	hASR->omega_ref = 0.0f;
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	f04f 0200 	mov.w	r2, #0
 800f232:	625a      	str	r2, [r3, #36]	; 0x24


}
 800f234:	bf00      	nop
 800f236:	370c      	adds	r7, #12
 800f238:	46bd      	mov	sp, r7
 800f23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f23e:	4770      	bx	lr

0800f240 <CurrentSensor_Init>:

int32_t median5(int32_t *buf);


void CurrentSensor_Init()
{
 800f240:	b580      	push	{r7, lr}
 800f242:	af00      	add	r7, sp, #0

	memset(&mainCS, 0x00, sizeof(mainCS));
 800f244:	2290      	movs	r2, #144	; 0x90
 800f246:	2100      	movs	r1, #0
 800f248:	4812      	ldr	r0, [pc, #72]	; (800f294 <CurrentSensor_Init+0x54>)
 800f24a:	f003 f838 	bl	80122be <memset>

	mainCS.Init.CS_Type = CS_Type_3shunt;
 800f24e:	4b11      	ldr	r3, [pc, #68]	; (800f294 <CurrentSensor_Init+0x54>)
 800f250:	2200      	movs	r2, #0
 800f252:	701a      	strb	r2, [r3, #0]
	mainCS.Init.Iu_Gain = -10.0f;//9.0f;	// 1 / ( R * OPAmpGain) [A / V]
 800f254:	4b0f      	ldr	r3, [pc, #60]	; (800f294 <CurrentSensor_Init+0x54>)
 800f256:	4a10      	ldr	r2, [pc, #64]	; (800f298 <CurrentSensor_Init+0x58>)
 800f258:	615a      	str	r2, [r3, #20]
	mainCS.Init.Iv_Gain = -10.0f;//5.3f;	// 1 / ( R * OPAmpGain) [A / V]
 800f25a:	4b0e      	ldr	r3, [pc, #56]	; (800f294 <CurrentSensor_Init+0x54>)
 800f25c:	4a0e      	ldr	r2, [pc, #56]	; (800f298 <CurrentSensor_Init+0x58>)
 800f25e:	619a      	str	r2, [r3, #24]
	mainCS.Init.Iw_Gain = -10.0f;//5.5f;	// 1 / ( R * OPAmpGain) [A / V]
 800f260:	4b0c      	ldr	r3, [pc, #48]	; (800f294 <CurrentSensor_Init+0x54>)
 800f262:	4a0d      	ldr	r2, [pc, #52]	; (800f298 <CurrentSensor_Init+0x58>)
 800f264:	61da      	str	r2, [r3, #28]
	mainCS.Init.V_Iu_offset = 1.65;
 800f266:	4b0b      	ldr	r3, [pc, #44]	; (800f294 <CurrentSensor_Init+0x54>)
 800f268:	4a0c      	ldr	r2, [pc, #48]	; (800f29c <CurrentSensor_Init+0x5c>)
 800f26a:	621a      	str	r2, [r3, #32]
	mainCS.Init.V_Iv_offset = 1.65;
 800f26c:	4b09      	ldr	r3, [pc, #36]	; (800f294 <CurrentSensor_Init+0x54>)
 800f26e:	4a0b      	ldr	r2, [pc, #44]	; (800f29c <CurrentSensor_Init+0x5c>)
 800f270:	625a      	str	r2, [r3, #36]	; 0x24
	mainCS.Init.V_Iw_offset = 1.65;
 800f272:	4b08      	ldr	r3, [pc, #32]	; (800f294 <CurrentSensor_Init+0x54>)
 800f274:	4a09      	ldr	r2, [pc, #36]	; (800f29c <CurrentSensor_Init+0x5c>)
 800f276:	629a      	str	r2, [r3, #40]	; 0x28
	mainCS.Init.hadc_Iu = &hadc1;
 800f278:	4b06      	ldr	r3, [pc, #24]	; (800f294 <CurrentSensor_Init+0x54>)
 800f27a:	4a09      	ldr	r2, [pc, #36]	; (800f2a0 <CurrentSensor_Init+0x60>)
 800f27c:	605a      	str	r2, [r3, #4]
	mainCS.Init.hadc_Iv = &hadc2;
 800f27e:	4b05      	ldr	r3, [pc, #20]	; (800f294 <CurrentSensor_Init+0x54>)
 800f280:	4a08      	ldr	r2, [pc, #32]	; (800f2a4 <CurrentSensor_Init+0x64>)
 800f282:	609a      	str	r2, [r3, #8]
	mainCS.Init.hadc_Iw = &hadc3;
 800f284:	4b03      	ldr	r3, [pc, #12]	; (800f294 <CurrentSensor_Init+0x54>)
 800f286:	4a08      	ldr	r2, [pc, #32]	; (800f2a8 <CurrentSensor_Init+0x68>)
 800f288:	60da      	str	r2, [r3, #12]

	mainCS.pos_MEDF_I = 0;
 800f28a:	4b02      	ldr	r3, [pc, #8]	; (800f294 <CurrentSensor_Init+0x54>)
 800f28c:	2200      	movs	r2, #0
 800f28e:	639a      	str	r2, [r3, #56]	; 0x38

}
 800f290:	bf00      	nop
 800f292:	bd80      	pop	{r7, pc}
 800f294:	200043e0 	.word	0x200043e0
 800f298:	c1200000 	.word	0xc1200000
 800f29c:	3fd33333 	.word	0x3fd33333
 800f2a0:	20004544 	.word	0x20004544
 800f2a4:	2000449c 	.word	0x2000449c
 800f2a8:	2000458c 	.word	0x2000458c

0800f2ac <CurrentSensor_Start>:


void CurrentSensor_Start(CurrentSensor_TypeDef *hCS)
{
 800f2ac:	b580      	push	{r7, lr}
 800f2ae:	b082      	sub	sp, #8
 800f2b0:	af00      	add	r7, sp, #0
 800f2b2:	6078      	str	r0, [r7, #4]

	switch(hCS->Init.CS_Type)
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	781b      	ldrb	r3, [r3, #0]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d000      	beq.n	800f2be <CurrentSensor_Start+0x12>
		break;
	}



}
 800f2bc:	e018      	b.n	800f2f0 <CurrentSensor_Start+0x44>
		HAL_ADC_Start_DMA(hCS->Init.hadc_Iu, hCS->AD_Iu, 1);
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	6858      	ldr	r0, [r3, #4]
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	3330      	adds	r3, #48	; 0x30
 800f2c6:	2201      	movs	r2, #1
 800f2c8:	4619      	mov	r1, r3
 800f2ca:	f7f9 fe4d 	bl	8008f68 <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(hCS->Init.hadc_Iv, hCS->AD_Iv, 1);
 800f2ce:	687b      	ldr	r3, [r7, #4]
 800f2d0:	6898      	ldr	r0, [r3, #8]
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	3332      	adds	r3, #50	; 0x32
 800f2d6:	2201      	movs	r2, #1
 800f2d8:	4619      	mov	r1, r3
 800f2da:	f7f9 fe45 	bl	8008f68 <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(hCS->Init.hadc_Iw, hCS->AD_Iw, 1);
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	68d8      	ldr	r0, [r3, #12]
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	3334      	adds	r3, #52	; 0x34
 800f2e6:	2201      	movs	r2, #1
 800f2e8:	4619      	mov	r1, r3
 800f2ea:	f7f9 fe3d 	bl	8008f68 <HAL_ADC_Start_DMA>
		break;
 800f2ee:	bf00      	nop
}
 800f2f0:	bf00      	nop
 800f2f2:	3708      	adds	r7, #8
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	bd80      	pop	{r7, pc}

0800f2f8 <CurrentSensor_Refresh>:
/*
 * UVW
 * 
 */
inline void CurrentSensor_Refresh(CurrentSensor_TypeDef *hCS, uint8_t SVM_sector)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b082      	sub	sp, #8
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]
 800f300:	460b      	mov	r3, r1
 800f302:	70fb      	strb	r3, [r7, #3]
	static int32_t AD_Iv_MEDF = 0;
	static int32_t AD_Iw_MEDF = 0;

	static CurrentSensor_InitTypeDef *hCS_Init;

	hCS_Init = &hCS->Init;
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	4a98      	ldr	r2, [pc, #608]	; (800f568 <CurrentSensor_Refresh+0x270>)
 800f308:	6013      	str	r3, [r2, #0]

	switch(hCS->Init.CS_Type)
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	781b      	ldrb	r3, [r3, #0]
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d000      	beq.n	800f314 <CurrentSensor_Refresh+0x1c>

		break; /* CS_Type_3shunt */


		default:
			break;
 800f312:	e124      	b.n	800f55e <CurrentSensor_Refresh+0x266>
		HAL_ADC_Start_DMA(hCS_Init->hadc_Iu, hCS->AD_Iu, 1);
 800f314:	4b94      	ldr	r3, [pc, #592]	; (800f568 <CurrentSensor_Refresh+0x270>)
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	6858      	ldr	r0, [r3, #4]
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	3330      	adds	r3, #48	; 0x30
 800f31e:	2201      	movs	r2, #1
 800f320:	4619      	mov	r1, r3
 800f322:	f7f9 fe21 	bl	8008f68 <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(hCS_Init->hadc_Iv, hCS->AD_Iv, 1);
 800f326:	4b90      	ldr	r3, [pc, #576]	; (800f568 <CurrentSensor_Refresh+0x270>)
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	6898      	ldr	r0, [r3, #8]
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	3332      	adds	r3, #50	; 0x32
 800f330:	2201      	movs	r2, #1
 800f332:	4619      	mov	r1, r3
 800f334:	f7f9 fe18 	bl	8008f68 <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(hCS_Init->hadc_Iw, hCS->AD_Iw, 1);
 800f338:	4b8b      	ldr	r3, [pc, #556]	; (800f568 <CurrentSensor_Refresh+0x270>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	68d8      	ldr	r0, [r3, #12]
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	3334      	adds	r3, #52	; 0x34
 800f342:	2201      	movs	r2, #1
 800f344:	4619      	mov	r1, r3
 800f346:	f7f9 fe0f 	bl	8008f68 <HAL_ADC_Start_DMA>
		hCS->AD_Iu_buf[hCS->pos_MEDF_I] = (int32_t)hCS->AD_Iu[0];
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f352:	4611      	mov	r1, r2
 800f354:	687a      	ldr	r2, [r7, #4]
 800f356:	330e      	adds	r3, #14
 800f358:	009b      	lsls	r3, r3, #2
 800f35a:	4413      	add	r3, r2
 800f35c:	6059      	str	r1, [r3, #4]
		hCS->AD_Iv_buf[hCS->pos_MEDF_I] = (int32_t)hCS->AD_Iv[0];
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	8e59      	ldrh	r1, [r3, #50]	; 0x32
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	3214      	adds	r2, #20
 800f36a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		hCS->AD_Iw_buf[hCS->pos_MEDF_I] = (int32_t)hCS->AD_Iw[0];
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f376:	4611      	mov	r1, r2
 800f378:	687a      	ldr	r2, [r7, #4]
 800f37a:	3318      	adds	r3, #24
 800f37c:	009b      	lsls	r3, r3, #2
 800f37e:	4413      	add	r3, r2
 800f380:	6059      	str	r1, [r3, #4]
		hCS->pos_MEDF_I += 1;
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f386:	1c5a      	adds	r2, r3, #1
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	639a      	str	r2, [r3, #56]	; 0x38
		if(hCS->pos_MEDF_I >= MEDIAN_ORDER)
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f390:	2b04      	cmp	r3, #4
 800f392:	dd02      	ble.n	800f39a <CurrentSensor_Refresh+0xa2>
			hCS->pos_MEDF_I = 0;
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	2200      	movs	r2, #0
 800f398:	639a      	str	r2, [r3, #56]	; 0x38
		AD_Iu_MEDF = median5(hCS->AD_Iu_buf);
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	333c      	adds	r3, #60	; 0x3c
 800f39e:	4618      	mov	r0, r3
 800f3a0:	f000 f974 	bl	800f68c <median5>
 800f3a4:	4602      	mov	r2, r0
 800f3a6:	4b71      	ldr	r3, [pc, #452]	; (800f56c <CurrentSensor_Refresh+0x274>)
 800f3a8:	601a      	str	r2, [r3, #0]
		AD_Iv_MEDF = median5(hCS->AD_Iv_buf);
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	3350      	adds	r3, #80	; 0x50
 800f3ae:	4618      	mov	r0, r3
 800f3b0:	f000 f96c 	bl	800f68c <median5>
 800f3b4:	4602      	mov	r2, r0
 800f3b6:	4b6e      	ldr	r3, [pc, #440]	; (800f570 <CurrentSensor_Refresh+0x278>)
 800f3b8:	601a      	str	r2, [r3, #0]
		AD_Iw_MEDF = median5(hCS->AD_Iw_buf);
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	3364      	adds	r3, #100	; 0x64
 800f3be:	4618      	mov	r0, r3
 800f3c0:	f000 f964 	bl	800f68c <median5>
 800f3c4:	4602      	mov	r2, r0
 800f3c6:	4b6b      	ldr	r3, [pc, #428]	; (800f574 <CurrentSensor_Refresh+0x27c>)
 800f3c8:	601a      	str	r2, [r3, #0]
		hCS->V_Iu = (float)AD_Iu_MEDF / AD_Range * Vref_AD - hCS_Init->V_Iu_offset;
 800f3ca:	4b68      	ldr	r3, [pc, #416]	; (800f56c <CurrentSensor_Refresh+0x274>)
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	ee07 3a90 	vmov	s15, r3
 800f3d2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f3d6:	eddf 7a68 	vldr	s15, [pc, #416]	; 800f578 <CurrentSensor_Refresh+0x280>
 800f3da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f3de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f3e2:	ed9f 7a66 	vldr	s14, [pc, #408]	; 800f57c <CurrentSensor_Refresh+0x284>
 800f3e6:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f3ea:	4b5f      	ldr	r3, [pc, #380]	; (800f568 <CurrentSensor_Refresh+0x270>)
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	edd3 7a08 	vldr	s15, [r3, #32]
 800f3f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
		hCS->V_Iv = (float)AD_Iv_MEDF / AD_Range * Vref_AD - hCS_Init->V_Iv_offset;
 800f3fc:	4b5c      	ldr	r3, [pc, #368]	; (800f570 <CurrentSensor_Refresh+0x278>)
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	ee07 3a90 	vmov	s15, r3
 800f404:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f408:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800f578 <CurrentSensor_Refresh+0x280>
 800f40c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f410:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f414:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800f57c <CurrentSensor_Refresh+0x284>
 800f418:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f41c:	4b52      	ldr	r3, [pc, #328]	; (800f568 <CurrentSensor_Refresh+0x270>)
 800f41e:	681b      	ldr	r3, [r3, #0]
 800f420:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800f424:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
		hCS->V_Iw = (float)AD_Iw_MEDF / AD_Range * Vref_AD - hCS_Init->V_Iw_offset;
 800f42e:	4b51      	ldr	r3, [pc, #324]	; (800f574 <CurrentSensor_Refresh+0x27c>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	ee07 3a90 	vmov	s15, r3
 800f436:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f43a:	eddf 7a4f 	vldr	s15, [pc, #316]	; 800f578 <CurrentSensor_Refresh+0x280>
 800f43e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f442:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f446:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800f57c <CurrentSensor_Refresh+0x284>
 800f44a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f44e:	4b46      	ldr	r3, [pc, #280]	; (800f568 <CurrentSensor_Refresh+0x270>)
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800f456:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
		switch(SVM_sector)
 800f460:	78fb      	ldrb	r3, [r7, #3]
 800f462:	2b05      	cmp	r3, #5
 800f464:	d87a      	bhi.n	800f55c <CurrentSensor_Refresh+0x264>
 800f466:	a201      	add	r2, pc, #4	; (adr r2, 800f46c <CurrentSensor_Refresh+0x174>)
 800f468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f46c:	0800f485 	.word	0x0800f485
 800f470:	0800f4cd 	.word	0x0800f4cd
 800f474:	0800f4cd 	.word	0x0800f4cd
 800f478:	0800f515 	.word	0x0800f515
 800f47c:	0800f515 	.word	0x0800f515
 800f480:	0800f485 	.word	0x0800f485
			hCS->Iv = hCS->V_Iv * hCS->Init.Iv_Gain;
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	edd3 7a06 	vldr	s15, [r3, #24]
 800f490:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
			hCS->Iw = hCS->V_Iw * hCS->Init.Iw_Gain;
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	edd3 7a07 	vldr	s15, [r3, #28]
 800f4a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
			hCS->Iu = - hCS->Iv - hCS->Iw;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800f4b6:	eeb1 7a67 	vneg.f32	s14, s15
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 800f4c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
			break;
 800f4ca:	e047      	b.n	800f55c <CurrentSensor_Refresh+0x264>
			hCS->Iw = hCS->V_Iw * hCS->Init.Iw_Gain;
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	edd3 7a07 	vldr	s15, [r3, #28]
 800f4d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
			hCS->Iu = hCS->V_Iu * hCS->Init.Iu_Gain;
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	edd3 7a05 	vldr	s15, [r3, #20]
 800f4ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
			hCS->Iv = - hCS->Iw - hCS->Iu;
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 800f4fe:	eeb1 7a67 	vneg.f32	s14, s15
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 800f508:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
			break;
 800f512:	e023      	b.n	800f55c <CurrentSensor_Refresh+0x264>
			hCS->Iu = hCS->V_Iu * hCS->Init.Iu_Gain;
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	edd3 7a05 	vldr	s15, [r3, #20]
 800f520:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
			hCS->Iv = hCS->V_Iv * hCS->Init.Iv_Gain;
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	edd3 7a06 	vldr	s15, [r3, #24]
 800f536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
			hCS->Iw = - hCS->Iu - hCS->Iv;
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 800f546:	eeb1 7a67 	vneg.f32	s14, s15
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800f550:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
			break;
 800f55a:	bf00      	nop
		break; /* CS_Type_3shunt */
 800f55c:	bf00      	nop
	}




}
 800f55e:	bf00      	nop
 800f560:	3708      	adds	r7, #8
 800f562:	46bd      	mov	sp, r7
 800f564:	bd80      	pop	{r7, pc}
 800f566:	bf00      	nop
 800f568:	20000224 	.word	0x20000224
 800f56c:	20000228 	.word	0x20000228
 800f570:	2000022c 	.word	0x2000022c
 800f574:	20000230 	.word	0x20000230
 800f578:	00001000 	.word	0x00001000
 800f57c:	40533333 	.word	0x40533333

0800f580 <CurrentSensor_getIdq>:

/*
 * 
 */
inline void CurrentSensor_getIdq(CurrentSensor_TypeDef *hCS, float *Id, float *Iq, float cos_theta_re, float sin_theta_re)
{
 800f580:	b480      	push	{r7}
 800f582:	b087      	sub	sp, #28
 800f584:	af00      	add	r7, sp, #0
 800f586:	6178      	str	r0, [r7, #20]
 800f588:	6139      	str	r1, [r7, #16]
 800f58a:	60fa      	str	r2, [r7, #12]
 800f58c:	ed87 0a02 	vstr	s0, [r7, #8]
 800f590:	edc7 0a01 	vstr	s1, [r7, #4]

	*Id = 0.8165f * (
			+ hCS->Iu * cos_theta_re
 800f594:	697b      	ldr	r3, [r7, #20]
 800f596:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 800f59a:	edd7 7a02 	vldr	s15, [r7, #8]
 800f59e:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ hCS->Iv * (-0.5f * cos_theta_re + 0.855f * sin_theta_re)
 800f5a2:	697b      	ldr	r3, [r7, #20]
 800f5a4:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 800f5a8:	edd7 7a02 	vldr	s15, [r7, #8]
 800f5ac:	eebe 6a00 	vmov.f32	s12, #224	; 0xbf000000 -0.5
 800f5b0:	ee27 6a86 	vmul.f32	s12, s15, s12
 800f5b4:	edd7 7a01 	vldr	s15, [r7, #4]
 800f5b8:	eddf 5a32 	vldr	s11, [pc, #200]	; 800f684 <CurrentSensor_getIdq+0x104>
 800f5bc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f5c0:	ee76 7a27 	vadd.f32	s15, s12, s15
 800f5c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f5c8:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ hCS->Iw * (-0.5f * cos_theta_re - 0.855f * sin_theta_re));
 800f5cc:	697b      	ldr	r3, [r7, #20]
 800f5ce:	edd3 6a23 	vldr	s13, [r3, #140]	; 0x8c
 800f5d2:	edd7 7a02 	vldr	s15, [r7, #8]
 800f5d6:	eebe 6a00 	vmov.f32	s12, #224	; 0xbf000000 -0.5
 800f5da:	ee27 6a86 	vmul.f32	s12, s15, s12
 800f5de:	edd7 7a01 	vldr	s15, [r7, #4]
 800f5e2:	eddf 5a28 	vldr	s11, [pc, #160]	; 800f684 <CurrentSensor_getIdq+0x104>
 800f5e6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f5ea:	ee76 7a67 	vsub.f32	s15, s12, s15
 800f5ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f5f2:	ee77 7a27 	vadd.f32	s15, s14, s15
	*Id = 0.8165f * (
 800f5f6:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800f688 <CurrentSensor_getIdq+0x108>
 800f5fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f5fe:	693b      	ldr	r3, [r7, #16]
 800f600:	edc3 7a00 	vstr	s15, [r3]

	*Iq = 0.8165f * (
			- hCS->Iu * sin_theta_re
 800f604:	697b      	ldr	r3, [r7, #20]
 800f606:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 800f60a:	eeb1 7a67 	vneg.f32	s14, s15
 800f60e:	edd7 7a01 	vldr	s15, [r7, #4]
 800f612:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ hCS->Iv * (0.5f * sin_theta_re + 0.855f * cos_theta_re)
 800f616:	697b      	ldr	r3, [r7, #20]
 800f618:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 800f61c:	edd7 7a01 	vldr	s15, [r7, #4]
 800f620:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800f624:	ee27 6a86 	vmul.f32	s12, s15, s12
 800f628:	edd7 7a02 	vldr	s15, [r7, #8]
 800f62c:	eddf 5a15 	vldr	s11, [pc, #84]	; 800f684 <CurrentSensor_getIdq+0x104>
 800f630:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f634:	ee76 7a27 	vadd.f32	s15, s12, s15
 800f638:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f63c:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ hCS->Iw * (0.5f * sin_theta_re - 0.855f * cos_theta_re));
 800f640:	697b      	ldr	r3, [r7, #20]
 800f642:	edd3 6a23 	vldr	s13, [r3, #140]	; 0x8c
 800f646:	edd7 7a01 	vldr	s15, [r7, #4]
 800f64a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800f64e:	ee27 6a86 	vmul.f32	s12, s15, s12
 800f652:	edd7 7a02 	vldr	s15, [r7, #8]
 800f656:	eddf 5a0b 	vldr	s11, [pc, #44]	; 800f684 <CurrentSensor_getIdq+0x104>
 800f65a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f65e:	ee76 7a67 	vsub.f32	s15, s12, s15
 800f662:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f666:	ee77 7a27 	vadd.f32	s15, s14, s15
	*Iq = 0.8165f * (
 800f66a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800f688 <CurrentSensor_getIdq+0x108>
 800f66e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	edc3 7a00 	vstr	s15, [r3]

}
 800f678:	bf00      	nop
 800f67a:	371c      	adds	r7, #28
 800f67c:	46bd      	mov	sp, r7
 800f67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f682:	4770      	bx	lr
 800f684:	3f5ae148 	.word	0x3f5ae148
 800f688:	3f510625 	.word	0x3f510625

0800f68c <median5>:
	return 0;
}


inline int32_t median5(int32_t *buf)
{
 800f68c:	b480      	push	{r7}
 800f68e:	b083      	sub	sp, #12
 800f690:	af00      	add	r7, sp, #0
 800f692:	6078      	str	r0, [r7, #4]
	static uint32_t winCount[5] = {0};

	winCount[0] = 0;
 800f694:	4b76      	ldr	r3, [pc, #472]	; (800f870 <median5+0x1e4>)
 800f696:	2200      	movs	r2, #0
 800f698:	601a      	str	r2, [r3, #0]
	winCount[1] = 0;
 800f69a:	4b75      	ldr	r3, [pc, #468]	; (800f870 <median5+0x1e4>)
 800f69c:	2200      	movs	r2, #0
 800f69e:	605a      	str	r2, [r3, #4]
	winCount[2] = 0;
 800f6a0:	4b73      	ldr	r3, [pc, #460]	; (800f870 <median5+0x1e4>)
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	609a      	str	r2, [r3, #8]
	winCount[3] = 0;
 800f6a6:	4b72      	ldr	r3, [pc, #456]	; (800f870 <median5+0x1e4>)
 800f6a8:	2200      	movs	r2, #0
 800f6aa:	60da      	str	r2, [r3, #12]
	winCount[4] = 0;
 800f6ac:	4b70      	ldr	r3, [pc, #448]	; (800f870 <median5+0x1e4>)
 800f6ae:	2200      	movs	r2, #0
 800f6b0:	611a      	str	r2, [r3, #16]

	if (buf[0] > buf[1]) winCount[0]++; else winCount[1]++;
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	681a      	ldr	r2, [r3, #0]
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	3304      	adds	r3, #4
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	429a      	cmp	r2, r3
 800f6be:	dd05      	ble.n	800f6cc <median5+0x40>
 800f6c0:	4b6b      	ldr	r3, [pc, #428]	; (800f870 <median5+0x1e4>)
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	3301      	adds	r3, #1
 800f6c6:	4a6a      	ldr	r2, [pc, #424]	; (800f870 <median5+0x1e4>)
 800f6c8:	6013      	str	r3, [r2, #0]
 800f6ca:	e004      	b.n	800f6d6 <median5+0x4a>
 800f6cc:	4b68      	ldr	r3, [pc, #416]	; (800f870 <median5+0x1e4>)
 800f6ce:	685b      	ldr	r3, [r3, #4]
 800f6d0:	3301      	adds	r3, #1
 800f6d2:	4a67      	ldr	r2, [pc, #412]	; (800f870 <median5+0x1e4>)
 800f6d4:	6053      	str	r3, [r2, #4]
	if (buf[0] > buf[2]) winCount[0]++; else winCount[2]++;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	681a      	ldr	r2, [r3, #0]
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	3308      	adds	r3, #8
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	429a      	cmp	r2, r3
 800f6e2:	dd05      	ble.n	800f6f0 <median5+0x64>
 800f6e4:	4b62      	ldr	r3, [pc, #392]	; (800f870 <median5+0x1e4>)
 800f6e6:	681b      	ldr	r3, [r3, #0]
 800f6e8:	3301      	adds	r3, #1
 800f6ea:	4a61      	ldr	r2, [pc, #388]	; (800f870 <median5+0x1e4>)
 800f6ec:	6013      	str	r3, [r2, #0]
 800f6ee:	e004      	b.n	800f6fa <median5+0x6e>
 800f6f0:	4b5f      	ldr	r3, [pc, #380]	; (800f870 <median5+0x1e4>)
 800f6f2:	689b      	ldr	r3, [r3, #8]
 800f6f4:	3301      	adds	r3, #1
 800f6f6:	4a5e      	ldr	r2, [pc, #376]	; (800f870 <median5+0x1e4>)
 800f6f8:	6093      	str	r3, [r2, #8]
	if (buf[0] > buf[3]) winCount[0]++; else winCount[3]++;
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	681a      	ldr	r2, [r3, #0]
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	330c      	adds	r3, #12
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	429a      	cmp	r2, r3
 800f706:	dd05      	ble.n	800f714 <median5+0x88>
 800f708:	4b59      	ldr	r3, [pc, #356]	; (800f870 <median5+0x1e4>)
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	3301      	adds	r3, #1
 800f70e:	4a58      	ldr	r2, [pc, #352]	; (800f870 <median5+0x1e4>)
 800f710:	6013      	str	r3, [r2, #0]
 800f712:	e004      	b.n	800f71e <median5+0x92>
 800f714:	4b56      	ldr	r3, [pc, #344]	; (800f870 <median5+0x1e4>)
 800f716:	68db      	ldr	r3, [r3, #12]
 800f718:	3301      	adds	r3, #1
 800f71a:	4a55      	ldr	r2, [pc, #340]	; (800f870 <median5+0x1e4>)
 800f71c:	60d3      	str	r3, [r2, #12]
	if (buf[0] > buf[4]) winCount[0]++; else winCount[4]++;
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	681a      	ldr	r2, [r3, #0]
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	3310      	adds	r3, #16
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	429a      	cmp	r2, r3
 800f72a:	dd05      	ble.n	800f738 <median5+0xac>
 800f72c:	4b50      	ldr	r3, [pc, #320]	; (800f870 <median5+0x1e4>)
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	3301      	adds	r3, #1
 800f732:	4a4f      	ldr	r2, [pc, #316]	; (800f870 <median5+0x1e4>)
 800f734:	6013      	str	r3, [r2, #0]
 800f736:	e004      	b.n	800f742 <median5+0xb6>
 800f738:	4b4d      	ldr	r3, [pc, #308]	; (800f870 <median5+0x1e4>)
 800f73a:	691b      	ldr	r3, [r3, #16]
 800f73c:	3301      	adds	r3, #1
 800f73e:	4a4c      	ldr	r2, [pc, #304]	; (800f870 <median5+0x1e4>)
 800f740:	6113      	str	r3, [r2, #16]

	if (winCount[0] == 2) return buf[0];
 800f742:	4b4b      	ldr	r3, [pc, #300]	; (800f870 <median5+0x1e4>)
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	2b02      	cmp	r3, #2
 800f748:	d102      	bne.n	800f750 <median5+0xc4>
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	e088      	b.n	800f862 <median5+0x1d6>

	if (buf[1] > buf[2]) winCount[1]++; else winCount[2]++;
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	3304      	adds	r3, #4
 800f754:	681a      	ldr	r2, [r3, #0]
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	3308      	adds	r3, #8
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	429a      	cmp	r2, r3
 800f75e:	dd05      	ble.n	800f76c <median5+0xe0>
 800f760:	4b43      	ldr	r3, [pc, #268]	; (800f870 <median5+0x1e4>)
 800f762:	685b      	ldr	r3, [r3, #4]
 800f764:	3301      	adds	r3, #1
 800f766:	4a42      	ldr	r2, [pc, #264]	; (800f870 <median5+0x1e4>)
 800f768:	6053      	str	r3, [r2, #4]
 800f76a:	e004      	b.n	800f776 <median5+0xea>
 800f76c:	4b40      	ldr	r3, [pc, #256]	; (800f870 <median5+0x1e4>)
 800f76e:	689b      	ldr	r3, [r3, #8]
 800f770:	3301      	adds	r3, #1
 800f772:	4a3f      	ldr	r2, [pc, #252]	; (800f870 <median5+0x1e4>)
 800f774:	6093      	str	r3, [r2, #8]
	if (buf[1] > buf[3]) winCount[1]++; else winCount[3]++;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	3304      	adds	r3, #4
 800f77a:	681a      	ldr	r2, [r3, #0]
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	330c      	adds	r3, #12
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	429a      	cmp	r2, r3
 800f784:	dd05      	ble.n	800f792 <median5+0x106>
 800f786:	4b3a      	ldr	r3, [pc, #232]	; (800f870 <median5+0x1e4>)
 800f788:	685b      	ldr	r3, [r3, #4]
 800f78a:	3301      	adds	r3, #1
 800f78c:	4a38      	ldr	r2, [pc, #224]	; (800f870 <median5+0x1e4>)
 800f78e:	6053      	str	r3, [r2, #4]
 800f790:	e004      	b.n	800f79c <median5+0x110>
 800f792:	4b37      	ldr	r3, [pc, #220]	; (800f870 <median5+0x1e4>)
 800f794:	68db      	ldr	r3, [r3, #12]
 800f796:	3301      	adds	r3, #1
 800f798:	4a35      	ldr	r2, [pc, #212]	; (800f870 <median5+0x1e4>)
 800f79a:	60d3      	str	r3, [r2, #12]
	if (buf[1] > buf[4]) winCount[1]++; else winCount[4]++;
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	3304      	adds	r3, #4
 800f7a0:	681a      	ldr	r2, [r3, #0]
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	3310      	adds	r3, #16
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	429a      	cmp	r2, r3
 800f7aa:	dd05      	ble.n	800f7b8 <median5+0x12c>
 800f7ac:	4b30      	ldr	r3, [pc, #192]	; (800f870 <median5+0x1e4>)
 800f7ae:	685b      	ldr	r3, [r3, #4]
 800f7b0:	3301      	adds	r3, #1
 800f7b2:	4a2f      	ldr	r2, [pc, #188]	; (800f870 <median5+0x1e4>)
 800f7b4:	6053      	str	r3, [r2, #4]
 800f7b6:	e004      	b.n	800f7c2 <median5+0x136>
 800f7b8:	4b2d      	ldr	r3, [pc, #180]	; (800f870 <median5+0x1e4>)
 800f7ba:	691b      	ldr	r3, [r3, #16]
 800f7bc:	3301      	adds	r3, #1
 800f7be:	4a2c      	ldr	r2, [pc, #176]	; (800f870 <median5+0x1e4>)
 800f7c0:	6113      	str	r3, [r2, #16]

	if (winCount[1] == 2) return buf[1];
 800f7c2:	4b2b      	ldr	r3, [pc, #172]	; (800f870 <median5+0x1e4>)
 800f7c4:	685b      	ldr	r3, [r3, #4]
 800f7c6:	2b02      	cmp	r3, #2
 800f7c8:	d102      	bne.n	800f7d0 <median5+0x144>
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	685b      	ldr	r3, [r3, #4]
 800f7ce:	e048      	b.n	800f862 <median5+0x1d6>

	if (buf[2] > buf[3]) winCount[2]++; else winCount[3]++;
 800f7d0:	687b      	ldr	r3, [r7, #4]
 800f7d2:	3308      	adds	r3, #8
 800f7d4:	681a      	ldr	r2, [r3, #0]
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	330c      	adds	r3, #12
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	429a      	cmp	r2, r3
 800f7de:	dd05      	ble.n	800f7ec <median5+0x160>
 800f7e0:	4b23      	ldr	r3, [pc, #140]	; (800f870 <median5+0x1e4>)
 800f7e2:	689b      	ldr	r3, [r3, #8]
 800f7e4:	3301      	adds	r3, #1
 800f7e6:	4a22      	ldr	r2, [pc, #136]	; (800f870 <median5+0x1e4>)
 800f7e8:	6093      	str	r3, [r2, #8]
 800f7ea:	e004      	b.n	800f7f6 <median5+0x16a>
 800f7ec:	4b20      	ldr	r3, [pc, #128]	; (800f870 <median5+0x1e4>)
 800f7ee:	68db      	ldr	r3, [r3, #12]
 800f7f0:	3301      	adds	r3, #1
 800f7f2:	4a1f      	ldr	r2, [pc, #124]	; (800f870 <median5+0x1e4>)
 800f7f4:	60d3      	str	r3, [r2, #12]
	if (buf[2] > buf[4]) winCount[2]++; else winCount[4]++;
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	3308      	adds	r3, #8
 800f7fa:	681a      	ldr	r2, [r3, #0]
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	3310      	adds	r3, #16
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	429a      	cmp	r2, r3
 800f804:	dd05      	ble.n	800f812 <median5+0x186>
 800f806:	4b1a      	ldr	r3, [pc, #104]	; (800f870 <median5+0x1e4>)
 800f808:	689b      	ldr	r3, [r3, #8]
 800f80a:	3301      	adds	r3, #1
 800f80c:	4a18      	ldr	r2, [pc, #96]	; (800f870 <median5+0x1e4>)
 800f80e:	6093      	str	r3, [r2, #8]
 800f810:	e004      	b.n	800f81c <median5+0x190>
 800f812:	4b17      	ldr	r3, [pc, #92]	; (800f870 <median5+0x1e4>)
 800f814:	691b      	ldr	r3, [r3, #16]
 800f816:	3301      	adds	r3, #1
 800f818:	4a15      	ldr	r2, [pc, #84]	; (800f870 <median5+0x1e4>)
 800f81a:	6113      	str	r3, [r2, #16]

	if (winCount[2] == 2) return buf[2];
 800f81c:	4b14      	ldr	r3, [pc, #80]	; (800f870 <median5+0x1e4>)
 800f81e:	689b      	ldr	r3, [r3, #8]
 800f820:	2b02      	cmp	r3, #2
 800f822:	d102      	bne.n	800f82a <median5+0x19e>
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	689b      	ldr	r3, [r3, #8]
 800f828:	e01b      	b.n	800f862 <median5+0x1d6>

	if (buf[3] > buf[4]) winCount[3]++; else winCount[4]++;
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	330c      	adds	r3, #12
 800f82e:	681a      	ldr	r2, [r3, #0]
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	3310      	adds	r3, #16
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	429a      	cmp	r2, r3
 800f838:	dd05      	ble.n	800f846 <median5+0x1ba>
 800f83a:	4b0d      	ldr	r3, [pc, #52]	; (800f870 <median5+0x1e4>)
 800f83c:	68db      	ldr	r3, [r3, #12]
 800f83e:	3301      	adds	r3, #1
 800f840:	4a0b      	ldr	r2, [pc, #44]	; (800f870 <median5+0x1e4>)
 800f842:	60d3      	str	r3, [r2, #12]
 800f844:	e004      	b.n	800f850 <median5+0x1c4>
 800f846:	4b0a      	ldr	r3, [pc, #40]	; (800f870 <median5+0x1e4>)
 800f848:	691b      	ldr	r3, [r3, #16]
 800f84a:	3301      	adds	r3, #1
 800f84c:	4a08      	ldr	r2, [pc, #32]	; (800f870 <median5+0x1e4>)
 800f84e:	6113      	str	r3, [r2, #16]

	if (winCount[3] == 2) return buf[3];
 800f850:	4b07      	ldr	r3, [pc, #28]	; (800f870 <median5+0x1e4>)
 800f852:	68db      	ldr	r3, [r3, #12]
 800f854:	2b02      	cmp	r3, #2
 800f856:	d102      	bne.n	800f85e <median5+0x1d2>
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	68db      	ldr	r3, [r3, #12]
 800f85c:	e001      	b.n	800f862 <median5+0x1d6>

	return buf[4];
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	691b      	ldr	r3, [r3, #16]

}
 800f862:	4618      	mov	r0, r3
 800f864:	370c      	adds	r7, #12
 800f866:	46bd      	mov	sp, r7
 800f868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f86c:	4770      	bx	lr
 800f86e:	bf00      	nop
 800f870:	20000234 	.word	0x20000234

0800f874 <DRV_Init>:
DRV_TypeDef drv8323;



void DRV_Init()
{
 800f874:	b480      	push	{r7}
 800f876:	af00      	add	r7, sp, #0

	drv8323.NSS_GPIOx = SPI3_NSS_GPIO_Port;
 800f878:	4b07      	ldr	r3, [pc, #28]	; (800f898 <DRV_Init+0x24>)
 800f87a:	4a08      	ldr	r2, [pc, #32]	; (800f89c <DRV_Init+0x28>)
 800f87c:	621a      	str	r2, [r3, #32]
	drv8323.NSS_GPIO_Pin = SPI3_NSS_Pin;
 800f87e:	4b06      	ldr	r3, [pc, #24]	; (800f898 <DRV_Init+0x24>)
 800f880:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800f884:	849a      	strh	r2, [r3, #36]	; 0x24
	drv8323.hspi = &hspi3;
 800f886:	4b04      	ldr	r3, [pc, #16]	; (800f898 <DRV_Init+0x24>)
 800f888:	4a05      	ldr	r2, [pc, #20]	; (800f8a0 <DRV_Init+0x2c>)
 800f88a:	61da      	str	r2, [r3, #28]



}
 800f88c:	bf00      	nop
 800f88e:	46bd      	mov	sp, r7
 800f890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f894:	4770      	bx	lr
 800f896:	bf00      	nop
 800f898:	20004470 	.word	0x20004470
 800f89c:	40020000 	.word	0x40020000
 800f8a0:	200047ac 	.word	0x200047ac

0800f8a4 <DRV_WriteData>:


void DRV_WriteData(DRV_TypeDef *hdrv, regAddr_t addr)
{
 800f8a4:	b580      	push	{r7, lr}
 800f8a6:	b084      	sub	sp, #16
 800f8a8:	af02      	add	r7, sp, #8
 800f8aa:	6078      	str	r0, [r7, #4]
 800f8ac:	460b      	mov	r3, r1
 800f8ae:	70fb      	strb	r3, [r7, #3]

	// MSB
	hdrv->txBuf[0] = (addr << 3) | (hdrv->Reg.words[addr] >> 8);
 800f8b0:	78fb      	ldrb	r3, [r7, #3]
 800f8b2:	00db      	lsls	r3, r3, #3
 800f8b4:	b2da      	uxtb	r2, r3
 800f8b6:	78f9      	ldrb	r1, [r7, #3]
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f8be:	0a1b      	lsrs	r3, r3, #8
 800f8c0:	b2db      	uxtb	r3, r3
 800f8c2:	4313      	orrs	r3, r2
 800f8c4:	b2da      	uxtb	r2, r3
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	// LSB
	hdrv->txBuf[1] = hdrv->Reg.words[addr] & 0xff;
 800f8cc:	78fa      	ldrb	r2, [r7, #3]
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f8d4:	b2da      	uxtb	r2, r3
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	HAL_GPIO_WritePin(hdrv->NSS_GPIOx, hdrv->NSS_GPIO_Pin, GPIO_PIN_RESET);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	6a18      	ldr	r0, [r3, #32]
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f8e4:	2200      	movs	r2, #0
 800f8e6:	4619      	mov	r1, r3
 800f8e8:	f7fb fd9a 	bl	800b420 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(hdrv->hspi, hdrv->txBuf, hdrv->rxBuf, 2, 1);
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	69d8      	ldr	r0, [r3, #28]
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	f103 0126 	add.w	r1, r3, #38	; 0x26
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800f8fc:	2301      	movs	r3, #1
 800f8fe:	9300      	str	r3, [sp, #0]
 800f900:	2302      	movs	r3, #2
 800f902:	f7fc fb1b 	bl	800bf3c <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(hdrv->NSS_GPIOx, hdrv->NSS_GPIO_Pin, GPIO_PIN_SET);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6a18      	ldr	r0, [r3, #32]
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f90e:	2201      	movs	r2, #1
 800f910:	4619      	mov	r1, r3
 800f912:	f7fb fd85 	bl	800b420 <HAL_GPIO_WritePin>

}
 800f916:	bf00      	nop
 800f918:	3708      	adds	r7, #8
 800f91a:	46bd      	mov	sp, r7
 800f91c:	bd80      	pop	{r7, pc}

0800f91e <DRV_ReadData>:



void DRV_ReadData(DRV_TypeDef *hdrv, regAddr_t addr)
{
 800f91e:	b580      	push	{r7, lr}
 800f920:	b084      	sub	sp, #16
 800f922:	af02      	add	r7, sp, #8
 800f924:	6078      	str	r0, [r7, #4]
 800f926:	460b      	mov	r3, r1
 800f928:	70fb      	strb	r3, [r7, #3]

	// MSB
	hdrv->txBuf[0] = 0x80 | (addr << 3);
 800f92a:	78fb      	ldrb	r3, [r7, #3]
 800f92c:	00db      	lsls	r3, r3, #3
 800f92e:	b25b      	sxtb	r3, r3
 800f930:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f934:	b25b      	sxtb	r3, r3
 800f936:	b2da      	uxtb	r2, r3
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	// LSB
	hdrv->txBuf[1] = 0x00;
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	2200      	movs	r2, #0
 800f942:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	HAL_GPIO_WritePin(hdrv->NSS_GPIOx, hdrv->NSS_GPIO_Pin, GPIO_PIN_RESET);
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	6a18      	ldr	r0, [r3, #32]
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f94e:	2200      	movs	r2, #0
 800f950:	4619      	mov	r1, r3
 800f952:	f7fb fd65 	bl	800b420 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(hdrv->hspi, hdrv->txBuf, hdrv->rxBuf, 2, 1);
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	69d8      	ldr	r0, [r3, #28]
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	f103 0126 	add.w	r1, r3, #38	; 0x26
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800f966:	2301      	movs	r3, #1
 800f968:	9300      	str	r3, [sp, #0]
 800f96a:	2302      	movs	r3, #2
 800f96c:	f7fc fae6 	bl	800bf3c <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(hdrv->NSS_GPIOx, hdrv->NSS_GPIO_Pin, GPIO_PIN_SET);
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	6a18      	ldr	r0, [r3, #32]
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f978:	2201      	movs	r2, #1
 800f97a:	4619      	mov	r1, r3
 800f97c:	f7fb fd50 	bl	800b420 <HAL_GPIO_WritePin>

	hdrv->Reg.words[addr] = (hdrv->rxBuf[0] << 8) | hdrv->rxBuf[1];
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f986:	021b      	lsls	r3, r3, #8
 800f988:	687a      	ldr	r2, [r7, #4]
 800f98a:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 800f98e:	4313      	orrs	r3, r2
 800f990:	78fa      	ldrb	r2, [r7, #3]
 800f992:	4619      	mov	r1, r3
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

}
 800f99a:	bf00      	nop
 800f99c:	3708      	adds	r7, #8
 800f99e:	46bd      	mov	sp, r7
 800f9a0:	bd80      	pop	{r7, pc}
	...

0800f9a4 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800f9a4:	b580      	push	{r7, lr}
 800f9a6:	b084      	sub	sp, #16
 800f9a8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800f9aa:	463b      	mov	r3, r7
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	601a      	str	r2, [r3, #0]
 800f9b0:	605a      	str	r2, [r3, #4]
 800f9b2:	609a      	str	r2, [r3, #8]
 800f9b4:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800f9b6:	4b22      	ldr	r3, [pc, #136]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800f9b8:	4a22      	ldr	r2, [pc, #136]	; (800fa44 <MX_ADC1_Init+0xa0>)
 800f9ba:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800f9bc:	4b20      	ldr	r3, [pc, #128]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800f9be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800f9c2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800f9c4:	4b1e      	ldr	r3, [pc, #120]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800f9ca:	4b1d      	ldr	r3, [pc, #116]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800f9cc:	2200      	movs	r2, #0
 800f9ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800f9d0:	4b1b      	ldr	r3, [pc, #108]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800f9d2:	2200      	movs	r2, #0
 800f9d4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800f9d6:	4b1a      	ldr	r3, [pc, #104]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800f9d8:	2200      	movs	r2, #0
 800f9da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 800f9de:	4b18      	ldr	r3, [pc, #96]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800f9e0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800f9e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800f9e6:	4b16      	ldr	r3, [pc, #88]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800f9e8:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800f9ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800f9ee:	4b14      	ldr	r3, [pc, #80]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800f9f0:	2200      	movs	r2, #0
 800f9f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800f9f4:	4b12      	ldr	r3, [pc, #72]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800f9f6:	2201      	movs	r2, #1
 800f9f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800f9fa:	4b11      	ldr	r3, [pc, #68]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800f9fc:	2201      	movs	r2, #1
 800f9fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800fa02:	4b0f      	ldr	r3, [pc, #60]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800fa04:	2201      	movs	r2, #1
 800fa06:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800fa08:	480d      	ldr	r0, [pc, #52]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800fa0a:	f7f9 fa69 	bl	8008ee0 <HAL_ADC_Init>
 800fa0e:	4603      	mov	r3, r0
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d001      	beq.n	800fa18 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800fa14:	f001 fb54 	bl	80110c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800fa18:	2300      	movs	r3, #0
 800fa1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800fa1c:	2301      	movs	r3, #1
 800fa1e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800fa20:	2301      	movs	r3, #1
 800fa22:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800fa24:	463b      	mov	r3, r7
 800fa26:	4619      	mov	r1, r3
 800fa28:	4805      	ldr	r0, [pc, #20]	; (800fa40 <MX_ADC1_Init+0x9c>)
 800fa2a:	f7f9 fbad 	bl	8009188 <HAL_ADC_ConfigChannel>
 800fa2e:	4603      	mov	r3, r0
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	d001      	beq.n	800fa38 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800fa34:	f001 fb44 	bl	80110c0 <Error_Handler>
  }

}
 800fa38:	bf00      	nop
 800fa3a:	3710      	adds	r7, #16
 800fa3c:	46bd      	mov	sp, r7
 800fa3e:	bd80      	pop	{r7, pc}
 800fa40:	20004544 	.word	0x20004544
 800fa44:	40012000 	.word	0x40012000

0800fa48 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800fa48:	b580      	push	{r7, lr}
 800fa4a:	b084      	sub	sp, #16
 800fa4c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800fa4e:	463b      	mov	r3, r7
 800fa50:	2200      	movs	r2, #0
 800fa52:	601a      	str	r2, [r3, #0]
 800fa54:	605a      	str	r2, [r3, #4]
 800fa56:	609a      	str	r2, [r3, #8]
 800fa58:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 800fa5a:	4b22      	ldr	r3, [pc, #136]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800fa5c:	4a22      	ldr	r2, [pc, #136]	; (800fae8 <MX_ADC2_Init+0xa0>)
 800fa5e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800fa60:	4b20      	ldr	r3, [pc, #128]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800fa62:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800fa66:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800fa68:	4b1e      	ldr	r3, [pc, #120]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800fa6a:	2200      	movs	r2, #0
 800fa6c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800fa6e:	4b1d      	ldr	r3, [pc, #116]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800fa70:	2200      	movs	r2, #0
 800fa72:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800fa74:	4b1b      	ldr	r3, [pc, #108]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800fa76:	2200      	movs	r2, #0
 800fa78:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800fa7a:	4b1a      	ldr	r3, [pc, #104]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800fa7c:	2200      	movs	r2, #0
 800fa7e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 800fa82:	4b18      	ldr	r3, [pc, #96]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800fa84:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800fa88:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800fa8a:	4b16      	ldr	r3, [pc, #88]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800fa8c:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800fa90:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800fa92:	4b14      	ldr	r3, [pc, #80]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800fa94:	2200      	movs	r2, #0
 800fa96:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800fa98:	4b12      	ldr	r3, [pc, #72]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800fa9a:	2201      	movs	r2, #1
 800fa9c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800fa9e:	4b11      	ldr	r3, [pc, #68]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800faa0:	2201      	movs	r2, #1
 800faa2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800faa6:	4b0f      	ldr	r3, [pc, #60]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800faa8:	2201      	movs	r2, #1
 800faaa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800faac:	480d      	ldr	r0, [pc, #52]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800faae:	f7f9 fa17 	bl	8008ee0 <HAL_ADC_Init>
 800fab2:	4603      	mov	r3, r0
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d001      	beq.n	800fabc <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 800fab8:	f001 fb02 	bl	80110c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800fabc:	2304      	movs	r3, #4
 800fabe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800fac0:	2301      	movs	r3, #1
 800fac2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800fac4:	2301      	movs	r3, #1
 800fac6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800fac8:	463b      	mov	r3, r7
 800faca:	4619      	mov	r1, r3
 800facc:	4805      	ldr	r0, [pc, #20]	; (800fae4 <MX_ADC2_Init+0x9c>)
 800face:	f7f9 fb5b 	bl	8009188 <HAL_ADC_ConfigChannel>
 800fad2:	4603      	mov	r3, r0
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d001      	beq.n	800fadc <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 800fad8:	f001 faf2 	bl	80110c0 <Error_Handler>
  }

}
 800fadc:	bf00      	nop
 800fade:	3710      	adds	r7, #16
 800fae0:	46bd      	mov	sp, r7
 800fae2:	bd80      	pop	{r7, pc}
 800fae4:	2000449c 	.word	0x2000449c
 800fae8:	40012100 	.word	0x40012100

0800faec <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b084      	sub	sp, #16
 800faf0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800faf2:	463b      	mov	r3, r7
 800faf4:	2200      	movs	r2, #0
 800faf6:	601a      	str	r2, [r3, #0]
 800faf8:	605a      	str	r2, [r3, #4]
 800fafa:	609a      	str	r2, [r3, #8]
 800fafc:	60da      	str	r2, [r3, #12]
>>>>>>> master

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
<<<<<<< HEAD
 800e70e:	4b22      	ldr	r3, [pc, #136]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e710:	4a22      	ldr	r2, [pc, #136]	; (800e79c <MX_ADC3_Init+0xa0>)
 800e712:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800e714:	4b20      	ldr	r3, [pc, #128]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e716:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800e71a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800e71c:	4b1e      	ldr	r3, [pc, #120]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e71e:	2200      	movs	r2, #0
 800e720:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 800e722:	4b1d      	ldr	r3, [pc, #116]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e724:	2200      	movs	r2, #0
 800e726:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800e728:	4b1b      	ldr	r3, [pc, #108]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e72a:	2200      	movs	r2, #0
 800e72c:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800e72e:	4b1a      	ldr	r3, [pc, #104]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e730:	2200      	movs	r2, #0
 800e732:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800e736:	4b18      	ldr	r3, [pc, #96]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e738:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e73c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800e73e:	4b16      	ldr	r3, [pc, #88]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e740:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800e744:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800e746:	4b14      	ldr	r3, [pc, #80]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e748:	2200      	movs	r2, #0
 800e74a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800e74c:	4b12      	ldr	r3, [pc, #72]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e74e:	2201      	movs	r2, #1
 800e750:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800e752:	4b11      	ldr	r3, [pc, #68]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e754:	2201      	movs	r2, #1
 800e756:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800e75a:	4b0f      	ldr	r3, [pc, #60]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e75c:	2201      	movs	r2, #1
 800e75e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800e760:	480d      	ldr	r0, [pc, #52]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e762:	f7fa fb9f 	bl	8008ea4 <HAL_ADC_Init>
 800e766:	4603      	mov	r3, r0
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d001      	beq.n	800e770 <MX_ADC3_Init+0x74>
  {
    Error_Handler();
 800e76c:	f000 fff8 	bl	800f760 <Error_Handler>
=======
 800fafe:	4b22      	ldr	r3, [pc, #136]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb00:	4a22      	ldr	r2, [pc, #136]	; (800fb8c <MX_ADC3_Init+0xa0>)
 800fb02:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800fb04:	4b20      	ldr	r3, [pc, #128]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb06:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800fb0a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800fb0c:	4b1e      	ldr	r3, [pc, #120]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb0e:	2200      	movs	r2, #0
 800fb10:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 800fb12:	4b1d      	ldr	r3, [pc, #116]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb14:	2200      	movs	r2, #0
 800fb16:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800fb18:	4b1b      	ldr	r3, [pc, #108]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800fb1e:	4b1a      	ldr	r3, [pc, #104]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb20:	2200      	movs	r2, #0
 800fb22:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 800fb26:	4b18      	ldr	r3, [pc, #96]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb28:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800fb2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800fb2e:	4b16      	ldr	r3, [pc, #88]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb30:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800fb34:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800fb36:	4b14      	ldr	r3, [pc, #80]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb38:	2200      	movs	r2, #0
 800fb3a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800fb3c:	4b12      	ldr	r3, [pc, #72]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb3e:	2201      	movs	r2, #1
 800fb40:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800fb42:	4b11      	ldr	r3, [pc, #68]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb44:	2201      	movs	r2, #1
 800fb46:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800fb4a:	4b0f      	ldr	r3, [pc, #60]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb4c:	2201      	movs	r2, #1
 800fb4e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800fb50:	480d      	ldr	r0, [pc, #52]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb52:	f7f9 f9c5 	bl	8008ee0 <HAL_ADC_Init>
 800fb56:	4603      	mov	r3, r0
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d001      	beq.n	800fb60 <MX_ADC3_Init+0x74>
  {
    Error_Handler();
 800fb5c:	f001 fab0 	bl	80110c0 <Error_Handler>
>>>>>>> master
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
<<<<<<< HEAD
 800e770:	2301      	movs	r3, #1
 800e772:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800e774:	2301      	movs	r3, #1
 800e776:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800e778:	2300      	movs	r3, #0
 800e77a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800e77c:	463b      	mov	r3, r7
 800e77e:	4619      	mov	r1, r3
 800e780:	4805      	ldr	r0, [pc, #20]	; (800e798 <MX_ADC3_Init+0x9c>)
 800e782:	f7fa fce3 	bl	800914c <HAL_ADC_ConfigChannel>
 800e786:	4603      	mov	r3, r0
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d001      	beq.n	800e790 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 800e78c:	f000 ffe8 	bl	800f760 <Error_Handler>
  }

}
 800e790:	bf00      	nop
 800e792:	3710      	adds	r7, #16
 800e794:	46bd      	mov	sp, r7
 800e796:	bd80      	pop	{r7, pc}
 800e798:	2000432c 	.word	0x2000432c
 800e79c:	40012200 	.word	0x40012200

0800e7a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800e7a0:	b580      	push	{r7, lr}
 800e7a2:	b08e      	sub	sp, #56	; 0x38
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e7a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e7ac:	2200      	movs	r2, #0
 800e7ae:	601a      	str	r2, [r3, #0]
 800e7b0:	605a      	str	r2, [r3, #4]
 800e7b2:	609a      	str	r2, [r3, #8]
 800e7b4:	60da      	str	r2, [r3, #12]
 800e7b6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	4a9b      	ldr	r2, [pc, #620]	; (800ea2c <HAL_ADC_MspInit+0x28c>)
 800e7be:	4293      	cmp	r3, r2
 800e7c0:	d172      	bne.n	800e8a8 <HAL_ADC_MspInit+0x108>
=======
 800fb60:	2301      	movs	r3, #1
 800fb62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800fb64:	2301      	movs	r3, #1
 800fb66:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800fb68:	2301      	movs	r3, #1
 800fb6a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800fb6c:	463b      	mov	r3, r7
 800fb6e:	4619      	mov	r1, r3
 800fb70:	4805      	ldr	r0, [pc, #20]	; (800fb88 <MX_ADC3_Init+0x9c>)
 800fb72:	f7f9 fb09 	bl	8009188 <HAL_ADC_ConfigChannel>
 800fb76:	4603      	mov	r3, r0
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d001      	beq.n	800fb80 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 800fb7c:	f001 faa0 	bl	80110c0 <Error_Handler>
  }

}
 800fb80:	bf00      	nop
 800fb82:	3710      	adds	r7, #16
 800fb84:	46bd      	mov	sp, r7
 800fb86:	bd80      	pop	{r7, pc}
 800fb88:	2000458c 	.word	0x2000458c
 800fb8c:	40012200 	.word	0x40012200

0800fb90 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800fb90:	b580      	push	{r7, lr}
 800fb92:	b08e      	sub	sp, #56	; 0x38
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fb98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	601a      	str	r2, [r3, #0]
 800fba0:	605a      	str	r2, [r3, #4]
 800fba2:	609a      	str	r2, [r3, #8]
 800fba4:	60da      	str	r2, [r3, #12]
 800fba6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	4a9b      	ldr	r2, [pc, #620]	; (800fe1c <HAL_ADC_MspInit+0x28c>)
 800fbae:	4293      	cmp	r3, r2
 800fbb0:	d172      	bne.n	800fc98 <HAL_ADC_MspInit+0x108>
>>>>>>> master
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
<<<<<<< HEAD
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	623b      	str	r3, [r7, #32]
 800e7c6:	4b9a      	ldr	r3, [pc, #616]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e7c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e7ca:	4a99      	ldr	r2, [pc, #612]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e7cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e7d0:	6453      	str	r3, [r2, #68]	; 0x44
 800e7d2:	4b97      	ldr	r3, [pc, #604]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e7d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e7d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e7da:	623b      	str	r3, [r7, #32]
 800e7dc:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800e7de:	2300      	movs	r3, #0
 800e7e0:	61fb      	str	r3, [r7, #28]
 800e7e2:	4b93      	ldr	r3, [pc, #588]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e7e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7e6:	4a92      	ldr	r2, [pc, #584]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e7e8:	f043 0304 	orr.w	r3, r3, #4
 800e7ec:	6313      	str	r3, [r2, #48]	; 0x30
 800e7ee:	4b90      	ldr	r3, [pc, #576]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e7f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7f2:	f003 0304 	and.w	r3, r3, #4
 800e7f6:	61fb      	str	r3, [r7, #28]
 800e7f8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	61bb      	str	r3, [r7, #24]
 800e7fe:	4b8c      	ldr	r3, [pc, #560]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e802:	4a8b      	ldr	r2, [pc, #556]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e804:	f043 0301 	orr.w	r3, r3, #1
 800e808:	6313      	str	r3, [r2, #48]	; 0x30
 800e80a:	4b89      	ldr	r3, [pc, #548]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e80c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e80e:	f003 0301 	and.w	r3, r3, #1
 800e812:	61bb      	str	r3, [r7, #24]
 800e814:	69bb      	ldr	r3, [r7, #24]
=======
 800fbb2:	2300      	movs	r3, #0
 800fbb4:	623b      	str	r3, [r7, #32]
 800fbb6:	4b9a      	ldr	r3, [pc, #616]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fbb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fbba:	4a99      	ldr	r2, [pc, #612]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fbbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fbc0:	6453      	str	r3, [r2, #68]	; 0x44
 800fbc2:	4b97      	ldr	r3, [pc, #604]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fbc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fbc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fbca:	623b      	str	r3, [r7, #32]
 800fbcc:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800fbce:	2300      	movs	r3, #0
 800fbd0:	61fb      	str	r3, [r7, #28]
 800fbd2:	4b93      	ldr	r3, [pc, #588]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fbd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fbd6:	4a92      	ldr	r2, [pc, #584]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fbd8:	f043 0304 	orr.w	r3, r3, #4
 800fbdc:	6313      	str	r3, [r2, #48]	; 0x30
 800fbde:	4b90      	ldr	r3, [pc, #576]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fbe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fbe2:	f003 0304 	and.w	r3, r3, #4
 800fbe6:	61fb      	str	r3, [r7, #28]
 800fbe8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fbea:	2300      	movs	r3, #0
 800fbec:	61bb      	str	r3, [r7, #24]
 800fbee:	4b8c      	ldr	r3, [pc, #560]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fbf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fbf2:	4a8b      	ldr	r2, [pc, #556]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fbf4:	f043 0301 	orr.w	r3, r3, #1
 800fbf8:	6313      	str	r3, [r2, #48]	; 0x30
 800fbfa:	4b89      	ldr	r3, [pc, #548]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fbfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fbfe:	f003 0301 	and.w	r3, r3, #1
 800fc02:	61bb      	str	r3, [r7, #24]
 800fc04:	69bb      	ldr	r3, [r7, #24]
>>>>>>> master
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN10
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
<<<<<<< HEAD
 800e816:	2301      	movs	r3, #1
 800e818:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e81a:	2303      	movs	r3, #3
 800e81c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e81e:	2300      	movs	r3, #0
 800e820:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e822:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e826:	4619      	mov	r1, r3
 800e828:	4882      	ldr	r0, [pc, #520]	; (800ea34 <HAL_ADC_MspInit+0x294>)
 800e82a:	f7fc fae7 	bl	800adfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800e82e:	2301      	movs	r3, #1
 800e830:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e832:	2303      	movs	r3, #3
 800e834:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e836:	2300      	movs	r3, #0
 800e838:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e83a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e83e:	4619      	mov	r1, r3
 800e840:	487d      	ldr	r0, [pc, #500]	; (800ea38 <HAL_ADC_MspInit+0x298>)
 800e842:	f7fc fadb 	bl	800adfc <HAL_GPIO_Init>
=======
 800fc06:	2301      	movs	r3, #1
 800fc08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fc0a:	2303      	movs	r3, #3
 800fc0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc0e:	2300      	movs	r3, #0
 800fc10:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fc12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fc16:	4619      	mov	r1, r3
 800fc18:	4882      	ldr	r0, [pc, #520]	; (800fe24 <HAL_ADC_MspInit+0x294>)
 800fc1a:	f7fb fa57 	bl	800b0cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800fc1e:	2301      	movs	r3, #1
 800fc20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fc22:	2303      	movs	r3, #3
 800fc24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fc26:	2300      	movs	r3, #0
 800fc28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fc2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fc2e:	4619      	mov	r1, r3
 800fc30:	487d      	ldr	r0, [pc, #500]	; (800fe28 <HAL_ADC_MspInit+0x298>)
 800fc32:	f7fb fa4b 	bl	800b0cc <HAL_GPIO_Init>
>>>>>>> master

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
<<<<<<< HEAD
 800e846:	4b7d      	ldr	r3, [pc, #500]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e848:	4a7d      	ldr	r2, [pc, #500]	; (800ea40 <HAL_ADC_MspInit+0x2a0>)
 800e84a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800e84c:	4b7b      	ldr	r3, [pc, #492]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e84e:	2200      	movs	r2, #0
 800e850:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e852:	4b7a      	ldr	r3, [pc, #488]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e854:	2200      	movs	r2, #0
 800e856:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800e858:	4b78      	ldr	r3, [pc, #480]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e85a:	2200      	movs	r2, #0
 800e85c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800e85e:	4b77      	ldr	r3, [pc, #476]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e860:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e864:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e866:	4b75      	ldr	r3, [pc, #468]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e868:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e86c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e86e:	4b73      	ldr	r3, [pc, #460]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e870:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e874:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800e876:	4b71      	ldr	r3, [pc, #452]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e878:	2200      	movs	r2, #0
 800e87a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800e87c:	4b6f      	ldr	r3, [pc, #444]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e87e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800e882:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e884:	4b6d      	ldr	r3, [pc, #436]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e886:	2200      	movs	r2, #0
 800e888:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800e88a:	486c      	ldr	r0, [pc, #432]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e88c:	f7fb fc3a 	bl	800a104 <HAL_DMA_Init>
 800e890:	4603      	mov	r3, r0
 800e892:	2b00      	cmp	r3, #0
 800e894:	d001      	beq.n	800e89a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800e896:	f000 ff63 	bl	800f760 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	4a67      	ldr	r2, [pc, #412]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e89e:	639a      	str	r2, [r3, #56]	; 0x38
 800e8a0:	4a66      	ldr	r2, [pc, #408]	; (800ea3c <HAL_ADC_MspInit+0x29c>)
 800e8a2:	687b      	ldr	r3, [r7, #4]
 800e8a4:	6393      	str	r3, [r2, #56]	; 0x38
=======
 800fc36:	4b7d      	ldr	r3, [pc, #500]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc38:	4a7d      	ldr	r2, [pc, #500]	; (800fe30 <HAL_ADC_MspInit+0x2a0>)
 800fc3a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800fc3c:	4b7b      	ldr	r3, [pc, #492]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc3e:	2200      	movs	r2, #0
 800fc40:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fc42:	4b7a      	ldr	r3, [pc, #488]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc44:	2200      	movs	r2, #0
 800fc46:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800fc48:	4b78      	ldr	r3, [pc, #480]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc4a:	2200      	movs	r2, #0
 800fc4c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800fc4e:	4b77      	ldr	r3, [pc, #476]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fc54:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800fc56:	4b75      	ldr	r3, [pc, #468]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fc5c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800fc5e:	4b73      	ldr	r3, [pc, #460]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc60:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fc64:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800fc66:	4b71      	ldr	r3, [pc, #452]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc68:	2200      	movs	r2, #0
 800fc6a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800fc6c:	4b6f      	ldr	r3, [pc, #444]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc6e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800fc72:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800fc74:	4b6d      	ldr	r3, [pc, #436]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc76:	2200      	movs	r2, #0
 800fc78:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800fc7a:	486c      	ldr	r0, [pc, #432]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc7c:	f7fa fbaa 	bl	800a3d4 <HAL_DMA_Init>
 800fc80:	4603      	mov	r3, r0
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d001      	beq.n	800fc8a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800fc86:	f001 fa1b 	bl	80110c0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	4a67      	ldr	r2, [pc, #412]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc8e:	639a      	str	r2, [r3, #56]	; 0x38
 800fc90:	4a66      	ldr	r2, [pc, #408]	; (800fe2c <HAL_ADC_MspInit+0x29c>)
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	6393      	str	r3, [r2, #56]	; 0x38
>>>>>>> master

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
<<<<<<< HEAD
 800e8a6:	e0bc      	b.n	800ea22 <HAL_ADC_MspInit+0x282>
  else if(adcHandle->Instance==ADC2)
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	4a65      	ldr	r2, [pc, #404]	; (800ea44 <HAL_ADC_MspInit+0x2a4>)
 800e8ae:	4293      	cmp	r3, r2
 800e8b0:	d159      	bne.n	800e966 <HAL_ADC_MspInit+0x1c6>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800e8b2:	2300      	movs	r3, #0
 800e8b4:	617b      	str	r3, [r7, #20]
 800e8b6:	4b5e      	ldr	r3, [pc, #376]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e8b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8ba:	4a5d      	ldr	r2, [pc, #372]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e8bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e8c0:	6453      	str	r3, [r2, #68]	; 0x44
 800e8c2:	4b5b      	ldr	r3, [pc, #364]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e8c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e8c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e8ca:	617b      	str	r3, [r7, #20]
 800e8cc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	613b      	str	r3, [r7, #16]
 800e8d2:	4b57      	ldr	r3, [pc, #348]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e8d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8d6:	4a56      	ldr	r2, [pc, #344]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e8d8:	f043 0301 	orr.w	r3, r3, #1
 800e8dc:	6313      	str	r3, [r2, #48]	; 0x30
 800e8de:	4b54      	ldr	r3, [pc, #336]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e8e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e8e2:	f003 0301 	and.w	r3, r3, #1
 800e8e6:	613b      	str	r3, [r7, #16]
 800e8e8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800e8ea:	2310      	movs	r3, #16
 800e8ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e8ee:	2303      	movs	r3, #3
 800e8f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e8f2:	2300      	movs	r3, #0
 800e8f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e8f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e8fa:	4619      	mov	r1, r3
 800e8fc:	484e      	ldr	r0, [pc, #312]	; (800ea38 <HAL_ADC_MspInit+0x298>)
 800e8fe:	f7fc fa7d 	bl	800adfc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800e902:	4b51      	ldr	r3, [pc, #324]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e904:	4a51      	ldr	r2, [pc, #324]	; (800ea4c <HAL_ADC_MspInit+0x2ac>)
 800e906:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800e908:	4b4f      	ldr	r3, [pc, #316]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e90a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800e90e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e910:	4b4d      	ldr	r3, [pc, #308]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e912:	2200      	movs	r2, #0
 800e914:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800e916:	4b4c      	ldr	r3, [pc, #304]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e918:	2200      	movs	r2, #0
 800e91a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800e91c:	4b4a      	ldr	r3, [pc, #296]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e91e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e922:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e924:	4b48      	ldr	r3, [pc, #288]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e926:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e92a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e92c:	4b46      	ldr	r3, [pc, #280]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e92e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e932:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 800e934:	4b44      	ldr	r3, [pc, #272]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e936:	2200      	movs	r2, #0
 800e938:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 800e93a:	4b43      	ldr	r3, [pc, #268]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e93c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800e940:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800e942:	4b41      	ldr	r3, [pc, #260]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e944:	2200      	movs	r2, #0
 800e946:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800e948:	483f      	ldr	r0, [pc, #252]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e94a:	f7fb fbdb 	bl	800a104 <HAL_DMA_Init>
 800e94e:	4603      	mov	r3, r0
 800e950:	2b00      	cmp	r3, #0
 800e952:	d001      	beq.n	800e958 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 800e954:	f000 ff04 	bl	800f760 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	4a3b      	ldr	r2, [pc, #236]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e95c:	639a      	str	r2, [r3, #56]	; 0x38
 800e95e:	4a3a      	ldr	r2, [pc, #232]	; (800ea48 <HAL_ADC_MspInit+0x2a8>)
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	6393      	str	r3, [r2, #56]	; 0x38
}
 800e964:	e05d      	b.n	800ea22 <HAL_ADC_MspInit+0x282>
  else if(adcHandle->Instance==ADC3)
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	4a39      	ldr	r2, [pc, #228]	; (800ea50 <HAL_ADC_MspInit+0x2b0>)
 800e96c:	4293      	cmp	r3, r2
 800e96e:	d158      	bne.n	800ea22 <HAL_ADC_MspInit+0x282>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800e970:	2300      	movs	r3, #0
 800e972:	60fb      	str	r3, [r7, #12]
 800e974:	4b2e      	ldr	r3, [pc, #184]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e978:	4a2d      	ldr	r2, [pc, #180]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e97a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800e97e:	6453      	str	r3, [r2, #68]	; 0x44
 800e980:	4b2b      	ldr	r3, [pc, #172]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e984:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e988:	60fb      	str	r3, [r7, #12]
 800e98a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e98c:	2300      	movs	r3, #0
 800e98e:	60bb      	str	r3, [r7, #8]
 800e990:	4b27      	ldr	r3, [pc, #156]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e994:	4a26      	ldr	r2, [pc, #152]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e996:	f043 0301 	orr.w	r3, r3, #1
 800e99a:	6313      	str	r3, [r2, #48]	; 0x30
 800e99c:	4b24      	ldr	r3, [pc, #144]	; (800ea30 <HAL_ADC_MspInit+0x290>)
 800e99e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e9a0:	f003 0301 	and.w	r3, r3, #1
 800e9a4:	60bb      	str	r3, [r7, #8]
 800e9a6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800e9a8:	2302      	movs	r3, #2
 800e9aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e9ac:	2303      	movs	r3, #3
 800e9ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e9b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e9b8:	4619      	mov	r1, r3
 800e9ba:	481f      	ldr	r0, [pc, #124]	; (800ea38 <HAL_ADC_MspInit+0x298>)
 800e9bc:	f7fc fa1e 	bl	800adfc <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 800e9c0:	4b24      	ldr	r3, [pc, #144]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800e9c2:	4a25      	ldr	r2, [pc, #148]	; (800ea58 <HAL_ADC_MspInit+0x2b8>)
 800e9c4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 800e9c6:	4b23      	ldr	r3, [pc, #140]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800e9c8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800e9cc:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800e9ce:	4b21      	ldr	r3, [pc, #132]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800e9d0:	2200      	movs	r2, #0
 800e9d2:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800e9d4:	4b1f      	ldr	r3, [pc, #124]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800e9da:	4b1e      	ldr	r3, [pc, #120]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800e9dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e9e0:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800e9e2:	4b1c      	ldr	r3, [pc, #112]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800e9e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e9e8:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800e9ea:	4b1a      	ldr	r3, [pc, #104]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800e9ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e9f0:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 800e9f2:	4b18      	ldr	r3, [pc, #96]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800e9f4:	2200      	movs	r2, #0
 800e9f6:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800e9f8:	4b16      	ldr	r3, [pc, #88]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800e9fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800e9fe:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800ea00:	4b14      	ldr	r3, [pc, #80]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800ea02:	2200      	movs	r2, #0
 800ea04:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800ea06:	4813      	ldr	r0, [pc, #76]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800ea08:	f7fb fb7c 	bl	800a104 <HAL_DMA_Init>
 800ea0c:	4603      	mov	r3, r0
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d001      	beq.n	800ea16 <HAL_ADC_MspInit+0x276>
      Error_Handler();
 800ea12:	f000 fea5 	bl	800f760 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	4a0e      	ldr	r2, [pc, #56]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800ea1a:	639a      	str	r2, [r3, #56]	; 0x38
 800ea1c:	4a0d      	ldr	r2, [pc, #52]	; (800ea54 <HAL_ADC_MspInit+0x2b4>)
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	6393      	str	r3, [r2, #56]	; 0x38
}
 800ea22:	bf00      	nop
 800ea24:	3738      	adds	r7, #56	; 0x38
 800ea26:	46bd      	mov	sp, r7
 800ea28:	bd80      	pop	{r7, pc}
 800ea2a:	bf00      	nop
 800ea2c:	40012000 	.word	0x40012000
 800ea30:	40023800 	.word	0x40023800
 800ea34:	40020800 	.word	0x40020800
 800ea38:	40020000 	.word	0x40020000
 800ea3c:	20004374 	.word	0x20004374
 800ea40:	40026410 	.word	0x40026410
 800ea44:	40012100 	.word	0x40012100
 800ea48:	200043d4 	.word	0x200043d4
 800ea4c:	40026440 	.word	0x40026440
 800ea50:	40012200 	.word	0x40012200
 800ea54:	20004284 	.word	0x20004284
 800ea58:	40026428 	.word	0x40026428

0800ea5c <ADC_Init>:

/* USER CODE BEGIN 1 */


void ADC_Init(void)
{
 800ea5c:	b580      	push	{r7, lr}
 800ea5e:	af00      	add	r7, sp, #0

	  // ADC Starting
	  HAL_ADC_Start_DMA(&hadc1, AD_Iu, 2);
 800ea60:	2202      	movs	r2, #2
 800ea62:	4908      	ldr	r1, [pc, #32]	; (800ea84 <ADC_Init+0x28>)
 800ea64:	4808      	ldr	r0, [pc, #32]	; (800ea88 <ADC_Init+0x2c>)
 800ea66:	f7fa fa61 	bl	8008f2c <HAL_ADC_Start_DMA>
	  HAL_ADC_Start_DMA(&hadc2, AD_Iv, 1);
 800ea6a:	2201      	movs	r2, #1
 800ea6c:	4907      	ldr	r1, [pc, #28]	; (800ea8c <ADC_Init+0x30>)
 800ea6e:	4808      	ldr	r0, [pc, #32]	; (800ea90 <ADC_Init+0x34>)
 800ea70:	f7fa fa5c 	bl	8008f2c <HAL_ADC_Start_DMA>
	  HAL_ADC_Start_DMA(&hadc3, AD_Iw, 1);
 800ea74:	2201      	movs	r2, #1
 800ea76:	4907      	ldr	r1, [pc, #28]	; (800ea94 <ADC_Init+0x38>)
 800ea78:	4807      	ldr	r0, [pc, #28]	; (800ea98 <ADC_Init+0x3c>)
 800ea7a:	f7fa fa57 	bl	8008f2c <HAL_ADC_Start_DMA>

}
 800ea7e:	bf00      	nop
 800ea80:	bd80      	pop	{r7, pc}
 800ea82:	bf00      	nop
 800ea84:	2000012c 	.word	0x2000012c
 800ea88:	200042e4 	.word	0x200042e4
 800ea8c:	20000130 	.word	0x20000130
 800ea90:	2000423c 	.word	0x2000423c
 800ea94:	20000134 	.word	0x20000134
 800ea98:	2000432c 	.word	0x2000432c

0800ea9c <get_current_dq>:


void get_current_dq(float *Id, float *Iq, int SVM_sector, float cos_theta_re, float sin_theta_re)
{
 800ea9c:	b580      	push	{r7, lr}
 800ea9e:	b086      	sub	sp, #24
 800eaa0:	af00      	add	r7, sp, #0
 800eaa2:	6178      	str	r0, [r7, #20]
 800eaa4:	6139      	str	r1, [r7, #16]
 800eaa6:	60fa      	str	r2, [r7, #12]
 800eaa8:	ed87 0a02 	vstr	s0, [r7, #8]
 800eaac:	edc7 0a01 	vstr	s1, [r7, #4]
	AD_Iu = HAL_ADC_GetValue(&hadc1);
	AD_Iv = HAL_ADC_GetValue(&hadc2);
	AD_Iw = HAL_ADC_GetValue(&hadc3);
	*/

	HAL_ADC_Start_DMA(&hadc1, AD_Iu, 2);
 800eab0:	2202      	movs	r2, #2
 800eab2:	49be      	ldr	r1, [pc, #760]	; (800edac <get_current_dq+0x310>)
 800eab4:	48be      	ldr	r0, [pc, #760]	; (800edb0 <get_current_dq+0x314>)
 800eab6:	f7fa fa39 	bl	8008f2c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, AD_Iv, 1);
 800eaba:	2201      	movs	r2, #1
 800eabc:	49bd      	ldr	r1, [pc, #756]	; (800edb4 <get_current_dq+0x318>)
 800eabe:	48be      	ldr	r0, [pc, #760]	; (800edb8 <get_current_dq+0x31c>)
 800eac0:	f7fa fa34 	bl	8008f2c <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc3, AD_Iw, 1);
 800eac4:	2201      	movs	r2, #1
 800eac6:	49bd      	ldr	r1, [pc, #756]	; (800edbc <get_current_dq+0x320>)
 800eac8:	48bd      	ldr	r0, [pc, #756]	; (800edc0 <get_current_dq+0x324>)
 800eaca:	f7fa fa2f 	bl	8008f2c <HAL_ADC_Start_DMA>

#endif

#if _MEDF_ENABLE_

	AD_Iu_buf[pos_MEDF_I] = (int32_t)AD_Iu[0];
 800eace:	4bb7      	ldr	r3, [pc, #732]	; (800edac <get_current_dq+0x310>)
 800ead0:	881b      	ldrh	r3, [r3, #0]
 800ead2:	b29a      	uxth	r2, r3
 800ead4:	4bbb      	ldr	r3, [pc, #748]	; (800edc4 <get_current_dq+0x328>)
 800ead6:	681b      	ldr	r3, [r3, #0]
 800ead8:	4611      	mov	r1, r2
 800eada:	4abb      	ldr	r2, [pc, #748]	; (800edc8 <get_current_dq+0x32c>)
 800eadc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	AD_Iv_buf[pos_MEDF_I] = (int32_t)AD_Iv[0];
 800eae0:	4bb4      	ldr	r3, [pc, #720]	; (800edb4 <get_current_dq+0x318>)
 800eae2:	881b      	ldrh	r3, [r3, #0]
 800eae4:	b29a      	uxth	r2, r3
 800eae6:	4bb7      	ldr	r3, [pc, #732]	; (800edc4 <get_current_dq+0x328>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	4611      	mov	r1, r2
 800eaec:	4ab7      	ldr	r2, [pc, #732]	; (800edcc <get_current_dq+0x330>)
 800eaee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	AD_Iw_buf[pos_MEDF_I] = (int32_t)AD_Iw[0];
 800eaf2:	4bb2      	ldr	r3, [pc, #712]	; (800edbc <get_current_dq+0x320>)
 800eaf4:	881b      	ldrh	r3, [r3, #0]
 800eaf6:	b29a      	uxth	r2, r3
 800eaf8:	4bb2      	ldr	r3, [pc, #712]	; (800edc4 <get_current_dq+0x328>)
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	4611      	mov	r1, r2
 800eafe:	4ab4      	ldr	r2, [pc, #720]	; (800edd0 <get_current_dq+0x334>)
 800eb00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	pos_MEDF_I += 1;
 800eb04:	4baf      	ldr	r3, [pc, #700]	; (800edc4 <get_current_dq+0x328>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	3301      	adds	r3, #1
 800eb0a:	4aae      	ldr	r2, [pc, #696]	; (800edc4 <get_current_dq+0x328>)
 800eb0c:	6013      	str	r3, [r2, #0]
	if(pos_MEDF_I >= N_MEDF_I)
 800eb0e:	4bad      	ldr	r3, [pc, #692]	; (800edc4 <get_current_dq+0x328>)
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	2b02      	cmp	r3, #2
 800eb14:	dd02      	ble.n	800eb1c <get_current_dq+0x80>
	{
		pos_MEDF_I = 0;
 800eb16:	4bab      	ldr	r3, [pc, #684]	; (800edc4 <get_current_dq+0x328>)
 800eb18:	2200      	movs	r2, #0
 800eb1a:	601a      	str	r2, [r3, #0]
	}

	AD_Iu_MEDF = median3(AD_Iu_buf);
 800eb1c:	48aa      	ldr	r0, [pc, #680]	; (800edc8 <get_current_dq+0x32c>)
 800eb1e:	f000 f979 	bl	800ee14 <median3>
 800eb22:	4602      	mov	r2, r0
 800eb24:	4bab      	ldr	r3, [pc, #684]	; (800edd4 <get_current_dq+0x338>)
 800eb26:	601a      	str	r2, [r3, #0]
	AD_Iv_MEDF = median3(AD_Iv_buf);
 800eb28:	48a8      	ldr	r0, [pc, #672]	; (800edcc <get_current_dq+0x330>)
 800eb2a:	f000 f973 	bl	800ee14 <median3>
 800eb2e:	4602      	mov	r2, r0
 800eb30:	4ba9      	ldr	r3, [pc, #676]	; (800edd8 <get_current_dq+0x33c>)
 800eb32:	601a      	str	r2, [r3, #0]
	AD_Iw_MEDF = median3(AD_Iw_buf);
 800eb34:	48a6      	ldr	r0, [pc, #664]	; (800edd0 <get_current_dq+0x334>)
 800eb36:	f000 f96d 	bl	800ee14 <median3>
 800eb3a:	4602      	mov	r2, r0
 800eb3c:	4ba7      	ldr	r3, [pc, #668]	; (800eddc <get_current_dq+0x340>)
 800eb3e:	601a      	str	r2, [r3, #0]

	V_Iu = (float)AD_Iu_MEDF / AD_Range * Vref_AD - V_Iu_offset;
 800eb40:	4ba4      	ldr	r3, [pc, #656]	; (800edd4 <get_current_dq+0x338>)
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	ee07 3a90 	vmov	s15, r3
 800eb48:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800eb4c:	eddf 7aa4 	vldr	s15, [pc, #656]	; 800ede0 <get_current_dq+0x344>
 800eb50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eb54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eb58:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 800ede4 <get_current_dq+0x348>
 800eb5c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800eb60:	4ba1      	ldr	r3, [pc, #644]	; (800ede8 <get_current_dq+0x34c>)
 800eb62:	edd3 7a00 	vldr	s15, [r3]
 800eb66:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eb6a:	4ba0      	ldr	r3, [pc, #640]	; (800edec <get_current_dq+0x350>)
 800eb6c:	edc3 7a00 	vstr	s15, [r3]
	V_Iv = (float)AD_Iv_MEDF / AD_Range * Vref_AD - V_Iv_offset;
 800eb70:	4b99      	ldr	r3, [pc, #612]	; (800edd8 <get_current_dq+0x33c>)
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	ee07 3a90 	vmov	s15, r3
 800eb78:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800eb7c:	eddf 7a98 	vldr	s15, [pc, #608]	; 800ede0 <get_current_dq+0x344>
 800eb80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eb84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eb88:	ed9f 7a96 	vldr	s14, [pc, #600]	; 800ede4 <get_current_dq+0x348>
 800eb8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800eb90:	4b97      	ldr	r3, [pc, #604]	; (800edf0 <get_current_dq+0x354>)
 800eb92:	edd3 7a00 	vldr	s15, [r3]
 800eb96:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eb9a:	4b96      	ldr	r3, [pc, #600]	; (800edf4 <get_current_dq+0x358>)
 800eb9c:	edc3 7a00 	vstr	s15, [r3]
	V_Iw = (float)AD_Iw_MEDF / AD_Range * Vref_AD - V_Iw_offset;
 800eba0:	4b8e      	ldr	r3, [pc, #568]	; (800eddc <get_current_dq+0x340>)
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	ee07 3a90 	vmov	s15, r3
 800eba8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800ebac:	eddf 7a8c 	vldr	s15, [pc, #560]	; 800ede0 <get_current_dq+0x344>
 800ebb0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ebb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ebb8:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 800ede4 <get_current_dq+0x348>
 800ebbc:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ebc0:	4b8d      	ldr	r3, [pc, #564]	; (800edf8 <get_current_dq+0x35c>)
 800ebc2:	edd3 7a00 	vldr	s15, [r3]
 800ebc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ebca:	4b8c      	ldr	r3, [pc, #560]	; (800edfc <get_current_dq+0x360>)
 800ebcc:	edc3 7a00 	vstr	s15, [r3]

#endif

	//Vdc = Vdc * 0.9 + 0.1 * (float)AD_Iu[1] / AD_Range * Vref_AD * Gain_Vdc_sense;

	switch(SVM_sector)
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	2b05      	cmp	r3, #5
 800ebd4:	d874      	bhi.n	800ecc0 <get_current_dq+0x224>
 800ebd6:	a201      	add	r2, pc, #4	; (adr r2, 800ebdc <get_current_dq+0x140>)
 800ebd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebdc:	0800ebf5 	.word	0x0800ebf5
 800ebe0:	0800ec39 	.word	0x0800ec39
 800ebe4:	0800ec39 	.word	0x0800ec39
 800ebe8:	0800ec7d 	.word	0x0800ec7d
 800ebec:	0800ec7d 	.word	0x0800ec7d
 800ebf0:	0800ebf5 	.word	0x0800ebf5
	{
	case 0: case 5:
		Iv = V_Iv * Gain_currentSense;
 800ebf4:	4b7f      	ldr	r3, [pc, #508]	; (800edf4 <get_current_dq+0x358>)
 800ebf6:	edd3 7a00 	vldr	s15, [r3]
 800ebfa:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 800ebfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ec02:	4b7f      	ldr	r3, [pc, #508]	; (800ee00 <get_current_dq+0x364>)
 800ec04:	edc3 7a00 	vstr	s15, [r3]
		Iw = V_Iw * Gain_currentSense;
 800ec08:	4b7c      	ldr	r3, [pc, #496]	; (800edfc <get_current_dq+0x360>)
 800ec0a:	edd3 7a00 	vldr	s15, [r3]
 800ec0e:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 800ec12:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ec16:	4b7b      	ldr	r3, [pc, #492]	; (800ee04 <get_current_dq+0x368>)
 800ec18:	edc3 7a00 	vstr	s15, [r3]
		Iu = - Iv - Iw;
 800ec1c:	4b78      	ldr	r3, [pc, #480]	; (800ee00 <get_current_dq+0x364>)
 800ec1e:	edd3 7a00 	vldr	s15, [r3]
 800ec22:	eeb1 7a67 	vneg.f32	s14, s15
 800ec26:	4b77      	ldr	r3, [pc, #476]	; (800ee04 <get_current_dq+0x368>)
 800ec28:	edd3 7a00 	vldr	s15, [r3]
 800ec2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ec30:	4b75      	ldr	r3, [pc, #468]	; (800ee08 <get_current_dq+0x36c>)
 800ec32:	edc3 7a00 	vstr	s15, [r3]
		break;
 800ec36:	e043      	b.n	800ecc0 <get_current_dq+0x224>

	case 1: case 2:
		Iw = V_Iw * Gain_currentSense;
 800ec38:	4b70      	ldr	r3, [pc, #448]	; (800edfc <get_current_dq+0x360>)
 800ec3a:	edd3 7a00 	vldr	s15, [r3]
 800ec3e:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 800ec42:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ec46:	4b6f      	ldr	r3, [pc, #444]	; (800ee04 <get_current_dq+0x368>)
 800ec48:	edc3 7a00 	vstr	s15, [r3]
		Iu = V_Iu * Gain_currentSense;
 800ec4c:	4b67      	ldr	r3, [pc, #412]	; (800edec <get_current_dq+0x350>)
 800ec4e:	edd3 7a00 	vldr	s15, [r3]
 800ec52:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 800ec56:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ec5a:	4b6b      	ldr	r3, [pc, #428]	; (800ee08 <get_current_dq+0x36c>)
 800ec5c:	edc3 7a00 	vstr	s15, [r3]
		Iv = - Iw - Iu;
 800ec60:	4b68      	ldr	r3, [pc, #416]	; (800ee04 <get_current_dq+0x368>)
 800ec62:	edd3 7a00 	vldr	s15, [r3]
 800ec66:	eeb1 7a67 	vneg.f32	s14, s15
 800ec6a:	4b67      	ldr	r3, [pc, #412]	; (800ee08 <get_current_dq+0x36c>)
 800ec6c:	edd3 7a00 	vldr	s15, [r3]
 800ec70:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ec74:	4b62      	ldr	r3, [pc, #392]	; (800ee00 <get_current_dq+0x364>)
 800ec76:	edc3 7a00 	vstr	s15, [r3]
		break;
 800ec7a:	e021      	b.n	800ecc0 <get_current_dq+0x224>

	case 3: case 4:
		Iu = V_Iu * Gain_currentSense;
 800ec7c:	4b5b      	ldr	r3, [pc, #364]	; (800edec <get_current_dq+0x350>)
 800ec7e:	edd3 7a00 	vldr	s15, [r3]
 800ec82:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 800ec86:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ec8a:	4b5f      	ldr	r3, [pc, #380]	; (800ee08 <get_current_dq+0x36c>)
 800ec8c:	edc3 7a00 	vstr	s15, [r3]
		Iv = V_Iv * Gain_currentSense;
 800ec90:	4b58      	ldr	r3, [pc, #352]	; (800edf4 <get_current_dq+0x358>)
 800ec92:	edd3 7a00 	vldr	s15, [r3]
 800ec96:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 800ec9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ec9e:	4b58      	ldr	r3, [pc, #352]	; (800ee00 <get_current_dq+0x364>)
 800eca0:	edc3 7a00 	vstr	s15, [r3]
		Iw = - Iu - Iv;
 800eca4:	4b58      	ldr	r3, [pc, #352]	; (800ee08 <get_current_dq+0x36c>)
 800eca6:	edd3 7a00 	vldr	s15, [r3]
 800ecaa:	eeb1 7a67 	vneg.f32	s14, s15
 800ecae:	4b54      	ldr	r3, [pc, #336]	; (800ee00 <get_current_dq+0x364>)
 800ecb0:	edd3 7a00 	vldr	s15, [r3]
 800ecb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ecb8:	4b52      	ldr	r3, [pc, #328]	; (800ee04 <get_current_dq+0x368>)
 800ecba:	edc3 7a00 	vstr	s15, [r3]
		break;
 800ecbe:	bf00      	nop
	}

	*Id = 0.8165f * (Iu * cos_theta_re + Iv * (-0.5f * cos_theta_re + 0.855f * sin_theta_re) + Iw * (-0.5f * cos_theta_re - 0.855f * sin_theta_re));
 800ecc0:	4b51      	ldr	r3, [pc, #324]	; (800ee08 <get_current_dq+0x36c>)
 800ecc2:	ed93 7a00 	vldr	s14, [r3]
 800ecc6:	edd7 7a02 	vldr	s15, [r7, #8]
 800ecca:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ecce:	edd7 7a02 	vldr	s15, [r7, #8]
 800ecd2:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
 800ecd6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800ecda:	edd7 7a01 	vldr	s15, [r7, #4]
 800ecde:	ed9f 6a4b 	vldr	s12, [pc, #300]	; 800ee0c <get_current_dq+0x370>
 800ece2:	ee67 7a86 	vmul.f32	s15, s15, s12
 800ece6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800ecea:	4b45      	ldr	r3, [pc, #276]	; (800ee00 <get_current_dq+0x364>)
 800ecec:	edd3 7a00 	vldr	s15, [r3]
 800ecf0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ecf4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ecf8:	edd7 7a02 	vldr	s15, [r7, #8]
 800ecfc:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
 800ed00:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800ed04:	edd7 7a01 	vldr	s15, [r7, #4]
 800ed08:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800ee0c <get_current_dq+0x370>
 800ed0c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800ed10:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800ed14:	4b3b      	ldr	r3, [pc, #236]	; (800ee04 <get_current_dq+0x368>)
 800ed16:	edd3 7a00 	vldr	s15, [r3]
 800ed1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ed1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ed22:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800ee10 <get_current_dq+0x374>
 800ed26:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ed2a:	697b      	ldr	r3, [r7, #20]
 800ed2c:	edc3 7a00 	vstr	s15, [r3]
	*Iq = 0.8165f * (-Iu * sin_theta_re + Iv * (0.5f * sin_theta_re + 0.855f * cos_theta_re) + Iw * (0.5f * sin_theta_re - 0.855f * cos_theta_re));
 800ed30:	4b35      	ldr	r3, [pc, #212]	; (800ee08 <get_current_dq+0x36c>)
 800ed32:	edd3 7a00 	vldr	s15, [r3]
 800ed36:	eeb1 7a67 	vneg.f32	s14, s15
 800ed3a:	edd7 7a01 	vldr	s15, [r7, #4]
 800ed3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ed42:	edd7 7a01 	vldr	s15, [r7, #4]
 800ed46:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800ed4a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800ed4e:	edd7 7a02 	vldr	s15, [r7, #8]
 800ed52:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 800ee0c <get_current_dq+0x370>
 800ed56:	ee67 7a86 	vmul.f32	s15, s15, s12
 800ed5a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800ed5e:	4b28      	ldr	r3, [pc, #160]	; (800ee00 <get_current_dq+0x364>)
 800ed60:	edd3 7a00 	vldr	s15, [r3]
 800ed64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ed68:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ed6c:	edd7 7a01 	vldr	s15, [r7, #4]
 800ed70:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800ed74:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800ed78:	edd7 7a02 	vldr	s15, [r7, #8]
 800ed7c:	ed9f 6a23 	vldr	s12, [pc, #140]	; 800ee0c <get_current_dq+0x370>
 800ed80:	ee67 7a86 	vmul.f32	s15, s15, s12
 800ed84:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800ed88:	4b1e      	ldr	r3, [pc, #120]	; (800ee04 <get_current_dq+0x368>)
 800ed8a:	edd3 7a00 	vldr	s15, [r3]
 800ed8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ed92:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ed96:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800ee10 <get_current_dq+0x374>
 800ed9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ed9e:	693b      	ldr	r3, [r7, #16]
 800eda0:	edc3 7a00 	vstr	s15, [r3]


	return;
 800eda4:	bf00      	nop

}
 800eda6:	3718      	adds	r7, #24
 800eda8:	46bd      	mov	sp, r7
 800edaa:	bd80      	pop	{r7, pc}
 800edac:	2000012c 	.word	0x2000012c
 800edb0:	200042e4 	.word	0x200042e4
 800edb4:	20000130 	.word	0x20000130
 800edb8:	2000423c 	.word	0x2000423c
 800edbc:	20000134 	.word	0x20000134
 800edc0:	2000432c 	.word	0x2000432c
 800edc4:	20000150 	.word	0x20000150
 800edc8:	20000154 	.word	0x20000154
 800edcc:	20000160 	.word	0x20000160
 800edd0:	2000016c 	.word	0x2000016c
 800edd4:	20000178 	.word	0x20000178
 800edd8:	2000017c 	.word	0x2000017c
 800eddc:	20000180 	.word	0x20000180
 800ede0:	00001000 	.word	0x00001000
 800ede4:	40533333 	.word	0x40533333
 800ede8:	20000024 	.word	0x20000024
 800edec:	20000138 	.word	0x20000138
 800edf0:	20000028 	.word	0x20000028
 800edf4:	2000013c 	.word	0x2000013c
 800edf8:	2000002c 	.word	0x2000002c
 800edfc:	20000140 	.word	0x20000140
 800ee00:	20000148 	.word	0x20000148
 800ee04:	2000014c 	.word	0x2000014c
 800ee08:	20000144 	.word	0x20000144
 800ee0c:	3f5ae148 	.word	0x3f5ae148
 800ee10:	3f510625 	.word	0x3f510625

0800ee14 <median3>:



extern int32_t median3(int32_t *buf)
{
 800ee14:	b480      	push	{r7}
 800ee16:	b083      	sub	sp, #12
 800ee18:	af00      	add	r7, sp, #0
 800ee1a:	6078      	str	r0, [r7, #4]

	if(buf[0] < buf[1])
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	681a      	ldr	r2, [r3, #0]
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	3304      	adds	r3, #4
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	429a      	cmp	r2, r3
 800ee28:	da17      	bge.n	800ee5a <median3+0x46>
	{
		if(buf[2] < buf[0])			return buf[0];
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	3308      	adds	r3, #8
 800ee2e:	681a      	ldr	r2, [r3, #0]
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	429a      	cmp	r2, r3
 800ee36:	da02      	bge.n	800ee3e <median3+0x2a>
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	681b      	ldr	r3, [r3, #0]
 800ee3c:	e025      	b.n	800ee8a <median3+0x76>
		else if(buf[2] < buf[1])	return buf[2];
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	3308      	adds	r3, #8
 800ee42:	681a      	ldr	r2, [r3, #0]
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	3304      	adds	r3, #4
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	429a      	cmp	r2, r3
 800ee4c:	da02      	bge.n	800ee54 <median3+0x40>
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	689b      	ldr	r3, [r3, #8]
 800ee52:	e01a      	b.n	800ee8a <median3+0x76>
		else						return buf[1];
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	685b      	ldr	r3, [r3, #4]
 800ee58:	e017      	b.n	800ee8a <median3+0x76>
	}
	else
	{
		if(buf[2] < buf[1])			return buf[1];
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	3308      	adds	r3, #8
 800ee5e:	681a      	ldr	r2, [r3, #0]
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	3304      	adds	r3, #4
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	429a      	cmp	r2, r3
 800ee68:	da02      	bge.n	800ee70 <median3+0x5c>
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	685b      	ldr	r3, [r3, #4]
 800ee6e:	e00c      	b.n	800ee8a <median3+0x76>
		else if(buf[2] < buf[1])	return buf[2];
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	3308      	adds	r3, #8
 800ee74:	681a      	ldr	r2, [r3, #0]
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	3304      	adds	r3, #4
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	da02      	bge.n	800ee86 <median3+0x72>
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	689b      	ldr	r3, [r3, #8]
 800ee84:	e001      	b.n	800ee8a <median3+0x76>
		else						return buf[0];
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	681b      	ldr	r3, [r3, #0]
	}

	return 0;
}
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	370c      	adds	r7, #12
 800ee8e:	46bd      	mov	sp, r7
 800ee90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee94:	4770      	bx	lr
	...

0800ee98 <MX_CAN1_Init>:
=======
 800fc96:	e0bc      	b.n	800fe12 <HAL_ADC_MspInit+0x282>
  else if(adcHandle->Instance==ADC2)
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	4a65      	ldr	r2, [pc, #404]	; (800fe34 <HAL_ADC_MspInit+0x2a4>)
 800fc9e:	4293      	cmp	r3, r2
 800fca0:	d159      	bne.n	800fd56 <HAL_ADC_MspInit+0x1c6>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800fca2:	2300      	movs	r3, #0
 800fca4:	617b      	str	r3, [r7, #20]
 800fca6:	4b5e      	ldr	r3, [pc, #376]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fcaa:	4a5d      	ldr	r2, [pc, #372]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fcac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fcb0:	6453      	str	r3, [r2, #68]	; 0x44
 800fcb2:	4b5b      	ldr	r3, [pc, #364]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fcb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fcb6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800fcba:	617b      	str	r3, [r7, #20]
 800fcbc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	613b      	str	r3, [r7, #16]
 800fcc2:	4b57      	ldr	r3, [pc, #348]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fcc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fcc6:	4a56      	ldr	r2, [pc, #344]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fcc8:	f043 0301 	orr.w	r3, r3, #1
 800fccc:	6313      	str	r3, [r2, #48]	; 0x30
 800fcce:	4b54      	ldr	r3, [pc, #336]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fcd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fcd2:	f003 0301 	and.w	r3, r3, #1
 800fcd6:	613b      	str	r3, [r7, #16]
 800fcd8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800fcda:	2310      	movs	r3, #16
 800fcdc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fcde:	2303      	movs	r3, #3
 800fce0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fce2:	2300      	movs	r3, #0
 800fce4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fce6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fcea:	4619      	mov	r1, r3
 800fcec:	484e      	ldr	r0, [pc, #312]	; (800fe28 <HAL_ADC_MspInit+0x298>)
 800fcee:	f7fb f9ed 	bl	800b0cc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800fcf2:	4b51      	ldr	r3, [pc, #324]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fcf4:	4a51      	ldr	r2, [pc, #324]	; (800fe3c <HAL_ADC_MspInit+0x2ac>)
 800fcf6:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800fcf8:	4b4f      	ldr	r3, [pc, #316]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fcfa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800fcfe:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fd00:	4b4d      	ldr	r3, [pc, #308]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fd02:	2200      	movs	r2, #0
 800fd04:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800fd06:	4b4c      	ldr	r3, [pc, #304]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fd08:	2200      	movs	r2, #0
 800fd0a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800fd0c:	4b4a      	ldr	r3, [pc, #296]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fd0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fd12:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800fd14:	4b48      	ldr	r3, [pc, #288]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fd16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fd1a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800fd1c:	4b46      	ldr	r3, [pc, #280]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fd1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fd22:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 800fd24:	4b44      	ldr	r3, [pc, #272]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fd26:	2200      	movs	r2, #0
 800fd28:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 800fd2a:	4b43      	ldr	r3, [pc, #268]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fd2c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800fd30:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800fd32:	4b41      	ldr	r3, [pc, #260]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fd34:	2200      	movs	r2, #0
 800fd36:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800fd38:	483f      	ldr	r0, [pc, #252]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fd3a:	f7fa fb4b 	bl	800a3d4 <HAL_DMA_Init>
 800fd3e:	4603      	mov	r3, r0
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d001      	beq.n	800fd48 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 800fd44:	f001 f9bc 	bl	80110c0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	4a3b      	ldr	r2, [pc, #236]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fd4c:	639a      	str	r2, [r3, #56]	; 0x38
 800fd4e:	4a3a      	ldr	r2, [pc, #232]	; (800fe38 <HAL_ADC_MspInit+0x2a8>)
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	6393      	str	r3, [r2, #56]	; 0x38
}
 800fd54:	e05d      	b.n	800fe12 <HAL_ADC_MspInit+0x282>
  else if(adcHandle->Instance==ADC3)
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	4a39      	ldr	r2, [pc, #228]	; (800fe40 <HAL_ADC_MspInit+0x2b0>)
 800fd5c:	4293      	cmp	r3, r2
 800fd5e:	d158      	bne.n	800fe12 <HAL_ADC_MspInit+0x282>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800fd60:	2300      	movs	r3, #0
 800fd62:	60fb      	str	r3, [r7, #12]
 800fd64:	4b2e      	ldr	r3, [pc, #184]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fd66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fd68:	4a2d      	ldr	r2, [pc, #180]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fd6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800fd6e:	6453      	str	r3, [r2, #68]	; 0x44
 800fd70:	4b2b      	ldr	r3, [pc, #172]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fd72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fd74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800fd78:	60fb      	str	r3, [r7, #12]
 800fd7a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fd7c:	2300      	movs	r3, #0
 800fd7e:	60bb      	str	r3, [r7, #8]
 800fd80:	4b27      	ldr	r3, [pc, #156]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fd82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd84:	4a26      	ldr	r2, [pc, #152]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fd86:	f043 0301 	orr.w	r3, r3, #1
 800fd8a:	6313      	str	r3, [r2, #48]	; 0x30
 800fd8c:	4b24      	ldr	r3, [pc, #144]	; (800fe20 <HAL_ADC_MspInit+0x290>)
 800fd8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd90:	f003 0301 	and.w	r3, r3, #1
 800fd94:	60bb      	str	r3, [r7, #8]
 800fd96:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800fd98:	2302      	movs	r3, #2
 800fd9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fd9c:	2303      	movs	r3, #3
 800fd9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fda0:	2300      	movs	r3, #0
 800fda2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fda4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fda8:	4619      	mov	r1, r3
 800fdaa:	481f      	ldr	r0, [pc, #124]	; (800fe28 <HAL_ADC_MspInit+0x298>)
 800fdac:	f7fb f98e 	bl	800b0cc <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 800fdb0:	4b24      	ldr	r3, [pc, #144]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fdb2:	4a25      	ldr	r2, [pc, #148]	; (800fe48 <HAL_ADC_MspInit+0x2b8>)
 800fdb4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 800fdb6:	4b23      	ldr	r3, [pc, #140]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fdb8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800fdbc:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fdbe:	4b21      	ldr	r3, [pc, #132]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fdc0:	2200      	movs	r2, #0
 800fdc2:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800fdc4:	4b1f      	ldr	r3, [pc, #124]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fdc6:	2200      	movs	r2, #0
 800fdc8:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800fdca:	4b1e      	ldr	r3, [pc, #120]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fdcc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800fdd0:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800fdd2:	4b1c      	ldr	r3, [pc, #112]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fdd4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800fdd8:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800fdda:	4b1a      	ldr	r3, [pc, #104]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fddc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fde0:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 800fde2:	4b18      	ldr	r3, [pc, #96]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fde4:	2200      	movs	r2, #0
 800fde6:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800fde8:	4b16      	ldr	r3, [pc, #88]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fdea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800fdee:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800fdf0:	4b14      	ldr	r3, [pc, #80]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fdf2:	2200      	movs	r2, #0
 800fdf4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800fdf6:	4813      	ldr	r0, [pc, #76]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fdf8:	f7fa faec 	bl	800a3d4 <HAL_DMA_Init>
 800fdfc:	4603      	mov	r3, r0
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d001      	beq.n	800fe06 <HAL_ADC_MspInit+0x276>
      Error_Handler();
 800fe02:	f001 f95d 	bl	80110c0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	4a0e      	ldr	r2, [pc, #56]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fe0a:	639a      	str	r2, [r3, #56]	; 0x38
 800fe0c:	4a0d      	ldr	r2, [pc, #52]	; (800fe44 <HAL_ADC_MspInit+0x2b4>)
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	6393      	str	r3, [r2, #56]	; 0x38
}
 800fe12:	bf00      	nop
 800fe14:	3738      	adds	r7, #56	; 0x38
 800fe16:	46bd      	mov	sp, r7
 800fe18:	bd80      	pop	{r7, pc}
 800fe1a:	bf00      	nop
 800fe1c:	40012000 	.word	0x40012000
 800fe20:	40023800 	.word	0x40023800
 800fe24:	40020800 	.word	0x40020800
 800fe28:	40020000 	.word	0x40020000
 800fe2c:	200045d4 	.word	0x200045d4
 800fe30:	40026410 	.word	0x40026410
 800fe34:	40012100 	.word	0x40012100
 800fe38:	20004634 	.word	0x20004634
 800fe3c:	40026440 	.word	0x40026440
 800fe40:	40012200 	.word	0x40012200
 800fe44:	200044e4 	.word	0x200044e4
 800fe48:	40026428 	.word	0x40026428

0800fe4c <MX_CAN1_Init>:
>>>>>>> master

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
<<<<<<< HEAD
 800ee98:	b580      	push	{r7, lr}
 800ee9a:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 800ee9c:	4b18      	ldr	r3, [pc, #96]	; (800ef00 <MX_CAN1_Init+0x68>)
 800ee9e:	4a19      	ldr	r2, [pc, #100]	; (800ef04 <MX_CAN1_Init+0x6c>)
 800eea0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 800eea2:	4b17      	ldr	r3, [pc, #92]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eea4:	2204      	movs	r2, #4
 800eea6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800eea8:	4b15      	ldr	r3, [pc, #84]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eeaa:	2200      	movs	r2, #0
 800eeac:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800eeae:	4b14      	ldr	r3, [pc, #80]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eeb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800eeb4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 800eeb6:	4b12      	ldr	r3, [pc, #72]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eeb8:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800eebc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800eebe:	4b10      	ldr	r3, [pc, #64]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eec0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800eec4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800eec6:	4b0e      	ldr	r3, [pc, #56]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eec8:	2200      	movs	r2, #0
 800eeca:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800eecc:	4b0c      	ldr	r3, [pc, #48]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eece:	2200      	movs	r2, #0
 800eed0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800eed2:	4b0b      	ldr	r3, [pc, #44]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eed4:	2200      	movs	r2, #0
 800eed6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800eed8:	4b09      	ldr	r3, [pc, #36]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eeda:	2200      	movs	r2, #0
 800eedc:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800eede:	4b08      	ldr	r3, [pc, #32]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eee0:	2200      	movs	r2, #0
 800eee2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800eee4:	4b06      	ldr	r3, [pc, #24]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eee6:	2200      	movs	r2, #0
 800eee8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800eeea:	4805      	ldr	r0, [pc, #20]	; (800ef00 <MX_CAN1_Init+0x68>)
 800eeec:	f7fa fbde 	bl	80096ac <HAL_CAN_Init>
 800eef0:	4603      	mov	r3, r0
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d001      	beq.n	800eefa <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 800eef6:	f000 fc33 	bl	800f760 <Error_Handler>
  }

}
 800eefa:	bf00      	nop
 800eefc:	bd80      	pop	{r7, pc}
 800eefe:	bf00      	nop
 800ef00:	20004480 	.word	0x20004480
 800ef04:	40006400 	.word	0x40006400

0800ef08 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800ef08:	b580      	push	{r7, lr}
 800ef0a:	b08a      	sub	sp, #40	; 0x28
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ef10:	f107 0314 	add.w	r3, r7, #20
 800ef14:	2200      	movs	r2, #0
 800ef16:	601a      	str	r2, [r3, #0]
 800ef18:	605a      	str	r2, [r3, #4]
 800ef1a:	609a      	str	r2, [r3, #8]
 800ef1c:	60da      	str	r2, [r3, #12]
 800ef1e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	4a21      	ldr	r2, [pc, #132]	; (800efac <HAL_CAN_MspInit+0xa4>)
 800ef26:	4293      	cmp	r3, r2
 800ef28:	d13c      	bne.n	800efa4 <HAL_CAN_MspInit+0x9c>
=======
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 800fe50:	4b18      	ldr	r3, [pc, #96]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe52:	4a19      	ldr	r2, [pc, #100]	; (800feb8 <MX_CAN1_Init+0x6c>)
 800fe54:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 800fe56:	4b17      	ldr	r3, [pc, #92]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe58:	2204      	movs	r2, #4
 800fe5a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800fe5c:	4b15      	ldr	r3, [pc, #84]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe5e:	2200      	movs	r2, #0
 800fe60:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800fe62:	4b14      	ldr	r3, [pc, #80]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe64:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800fe68:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 800fe6a:	4b12      	ldr	r3, [pc, #72]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe6c:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800fe70:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800fe72:	4b10      	ldr	r3, [pc, #64]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe74:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800fe78:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800fe7a:	4b0e      	ldr	r3, [pc, #56]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe7c:	2200      	movs	r2, #0
 800fe7e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800fe80:	4b0c      	ldr	r3, [pc, #48]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe82:	2200      	movs	r2, #0
 800fe84:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800fe86:	4b0b      	ldr	r3, [pc, #44]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe88:	2200      	movs	r2, #0
 800fe8a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800fe8c:	4b09      	ldr	r3, [pc, #36]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe8e:	2200      	movs	r2, #0
 800fe90:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800fe92:	4b08      	ldr	r3, [pc, #32]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe94:	2200      	movs	r2, #0
 800fe96:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800fe98:	4b06      	ldr	r3, [pc, #24]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fe9a:	2200      	movs	r2, #0
 800fe9c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800fe9e:	4805      	ldr	r0, [pc, #20]	; (800feb4 <MX_CAN1_Init+0x68>)
 800fea0:	f7f9 fc22 	bl	80096e8 <HAL_CAN_Init>
 800fea4:	4603      	mov	r3, r0
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d001      	beq.n	800feae <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 800feaa:	f001 f909 	bl	80110c0 <Error_Handler>
  }

}
 800feae:	bf00      	nop
 800feb0:	bd80      	pop	{r7, pc}
 800feb2:	bf00      	nop
 800feb4:	200046e0 	.word	0x200046e0
 800feb8:	40006400 	.word	0x40006400

0800febc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800febc:	b580      	push	{r7, lr}
 800febe:	b08a      	sub	sp, #40	; 0x28
 800fec0:	af00      	add	r7, sp, #0
 800fec2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fec4:	f107 0314 	add.w	r3, r7, #20
 800fec8:	2200      	movs	r2, #0
 800feca:	601a      	str	r2, [r3, #0]
 800fecc:	605a      	str	r2, [r3, #4]
 800fece:	609a      	str	r2, [r3, #8]
 800fed0:	60da      	str	r2, [r3, #12]
 800fed2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	4a21      	ldr	r2, [pc, #132]	; (800ff60 <HAL_CAN_MspInit+0xa4>)
 800feda:	4293      	cmp	r3, r2
 800fedc:	d13c      	bne.n	800ff58 <HAL_CAN_MspInit+0x9c>
>>>>>>> master
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
<<<<<<< HEAD
 800ef2a:	2300      	movs	r3, #0
 800ef2c:	613b      	str	r3, [r7, #16]
 800ef2e:	4b20      	ldr	r3, [pc, #128]	; (800efb0 <HAL_CAN_MspInit+0xa8>)
 800ef30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef32:	4a1f      	ldr	r2, [pc, #124]	; (800efb0 <HAL_CAN_MspInit+0xa8>)
 800ef34:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800ef38:	6413      	str	r3, [r2, #64]	; 0x40
 800ef3a:	4b1d      	ldr	r3, [pc, #116]	; (800efb0 <HAL_CAN_MspInit+0xa8>)
 800ef3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ef42:	613b      	str	r3, [r7, #16]
 800ef44:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ef46:	2300      	movs	r3, #0
 800ef48:	60fb      	str	r3, [r7, #12]
 800ef4a:	4b19      	ldr	r3, [pc, #100]	; (800efb0 <HAL_CAN_MspInit+0xa8>)
 800ef4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef4e:	4a18      	ldr	r2, [pc, #96]	; (800efb0 <HAL_CAN_MspInit+0xa8>)
 800ef50:	f043 0301 	orr.w	r3, r3, #1
 800ef54:	6313      	str	r3, [r2, #48]	; 0x30
 800ef56:	4b16      	ldr	r3, [pc, #88]	; (800efb0 <HAL_CAN_MspInit+0xa8>)
 800ef58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef5a:	f003 0301 	and.w	r3, r3, #1
 800ef5e:	60fb      	str	r3, [r7, #12]
 800ef60:	68fb      	ldr	r3, [r7, #12]
=======
 800fede:	2300      	movs	r3, #0
 800fee0:	613b      	str	r3, [r7, #16]
 800fee2:	4b20      	ldr	r3, [pc, #128]	; (800ff64 <HAL_CAN_MspInit+0xa8>)
 800fee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fee6:	4a1f      	ldr	r2, [pc, #124]	; (800ff64 <HAL_CAN_MspInit+0xa8>)
 800fee8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800feec:	6413      	str	r3, [r2, #64]	; 0x40
 800feee:	4b1d      	ldr	r3, [pc, #116]	; (800ff64 <HAL_CAN_MspInit+0xa8>)
 800fef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fef6:	613b      	str	r3, [r7, #16]
 800fef8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fefa:	2300      	movs	r3, #0
 800fefc:	60fb      	str	r3, [r7, #12]
 800fefe:	4b19      	ldr	r3, [pc, #100]	; (800ff64 <HAL_CAN_MspInit+0xa8>)
 800ff00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ff02:	4a18      	ldr	r2, [pc, #96]	; (800ff64 <HAL_CAN_MspInit+0xa8>)
 800ff04:	f043 0301 	orr.w	r3, r3, #1
 800ff08:	6313      	str	r3, [r2, #48]	; 0x30
 800ff0a:	4b16      	ldr	r3, [pc, #88]	; (800ff64 <HAL_CAN_MspInit+0xa8>)
 800ff0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ff0e:	f003 0301 	and.w	r3, r3, #1
 800ff12:	60fb      	str	r3, [r7, #12]
 800ff14:	68fb      	ldr	r3, [r7, #12]
>>>>>>> master
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
<<<<<<< HEAD
 800ef62:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ef66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ef68:	2302      	movs	r3, #2
 800ef6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ef70:	2303      	movs	r3, #3
 800ef72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800ef74:	2309      	movs	r3, #9
 800ef76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ef78:	f107 0314 	add.w	r3, r7, #20
 800ef7c:	4619      	mov	r1, r3
 800ef7e:	480d      	ldr	r0, [pc, #52]	; (800efb4 <HAL_CAN_MspInit+0xac>)
 800ef80:	f7fb ff3c 	bl	800adfc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800ef84:	2200      	movs	r2, #0
 800ef86:	2100      	movs	r1, #0
 800ef88:	2013      	movs	r0, #19
 800ef8a:	f7fb f884 	bl	800a096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800ef8e:	2013      	movs	r0, #19
 800ef90:	f7fb f89d 	bl	800a0ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800ef94:	2200      	movs	r2, #0
 800ef96:	2100      	movs	r1, #0
 800ef98:	2014      	movs	r0, #20
 800ef9a:	f7fb f87c 	bl	800a096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800ef9e:	2014      	movs	r0, #20
 800efa0:	f7fb f895 	bl	800a0ce <HAL_NVIC_EnableIRQ>
=======
 800ff16:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ff1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ff1c:	2302      	movs	r3, #2
 800ff1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ff20:	2300      	movs	r3, #0
 800ff22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ff24:	2303      	movs	r3, #3
 800ff26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800ff28:	2309      	movs	r3, #9
 800ff2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ff2c:	f107 0314 	add.w	r3, r7, #20
 800ff30:	4619      	mov	r1, r3
 800ff32:	480d      	ldr	r0, [pc, #52]	; (800ff68 <HAL_CAN_MspInit+0xac>)
 800ff34:	f7fb f8ca 	bl	800b0cc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800ff38:	2200      	movs	r2, #0
 800ff3a:	2100      	movs	r1, #0
 800ff3c:	2013      	movs	r0, #19
 800ff3e:	f7fa fa12 	bl	800a366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800ff42:	2013      	movs	r0, #19
 800ff44:	f7fa fa2b 	bl	800a39e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800ff48:	2200      	movs	r2, #0
 800ff4a:	2100      	movs	r1, #0
 800ff4c:	2014      	movs	r0, #20
 800ff4e:	f7fa fa0a 	bl	800a366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800ff52:	2014      	movs	r0, #20
 800ff54:	f7fa fa23 	bl	800a39e <HAL_NVIC_EnableIRQ>
>>>>>>> master
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
<<<<<<< HEAD
 800efa4:	bf00      	nop
 800efa6:	3728      	adds	r7, #40	; 0x28
 800efa8:	46bd      	mov	sp, r7
 800efaa:	bd80      	pop	{r7, pc}
 800efac:	40006400 	.word	0x40006400
 800efb0:	40023800 	.word	0x40023800
 800efb4:	40020000 	.word	0x40020000
=======
 800ff58:	bf00      	nop
 800ff5a:	3728      	adds	r7, #40	; 0x28
 800ff5c:	46bd      	mov	sp, r7
 800ff5e:	bd80      	pop	{r7, pc}
 800ff60:	40006400 	.word	0x40006400
 800ff64:	40023800 	.word	0x40023800
 800ff68:	40020000 	.word	0x40020000

0800ff6c <CAN_Init>:

/* USER CODE BEGIN 1 */


void CAN_Init()
{
 800ff6c:	b580      	push	{r7, lr}
 800ff6e:	af00      	add	r7, sp, #0

	motorChannel = getChannel();
 800ff70:	f000 f84a 	bl	8010008 <getChannel>
 800ff74:	4603      	mov	r3, r0
 800ff76:	461a      	mov	r2, r3
 800ff78:	4b20      	ldr	r3, [pc, #128]	; (800fffc <CAN_Init+0x90>)
 800ff7a:	701a      	strb	r2, [r3, #0]


	sFilterConfig.FilterBank = 0;
 800ff7c:	4b20      	ldr	r3, [pc, #128]	; (8010000 <CAN_Init+0x94>)
 800ff7e:	2200      	movs	r2, #0
 800ff80:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800ff82:	4b1f      	ldr	r3, [pc, #124]	; (8010000 <CAN_Init+0x94>)
 800ff84:	2200      	movs	r2, #0
 800ff86:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800ff88:	4b1d      	ldr	r3, [pc, #116]	; (8010000 <CAN_Init+0x94>)
 800ff8a:	2201      	movs	r2, #1
 800ff8c:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x4000 | motorChannel << 10;
 800ff8e:	4b1b      	ldr	r3, [pc, #108]	; (800fffc <CAN_Init+0x90>)
 800ff90:	781b      	ldrb	r3, [r3, #0]
 800ff92:	029b      	lsls	r3, r3, #10
 800ff94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ff98:	461a      	mov	r2, r3
 800ff9a:	4b19      	ldr	r3, [pc, #100]	; (8010000 <CAN_Init+0x94>)
 800ff9c:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 800ff9e:	4b18      	ldr	r3, [pc, #96]	; (8010000 <CAN_Init+0x94>)
 800ffa0:	2200      	movs	r2, #0
 800ffa2:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0xfc00;
 800ffa4:	4b16      	ldr	r3, [pc, #88]	; (8010000 <CAN_Init+0x94>)
 800ffa6:	f44f 427c 	mov.w	r2, #64512	; 0xfc00
 800ffaa:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0006;
 800ffac:	4b14      	ldr	r3, [pc, #80]	; (8010000 <CAN_Init+0x94>)
 800ffae:	2206      	movs	r2, #6
 800ffb0:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800ffb2:	4b13      	ldr	r3, [pc, #76]	; (8010000 <CAN_Init+0x94>)
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 800ffb8:	4b11      	ldr	r3, [pc, #68]	; (8010000 <CAN_Init+0x94>)
 800ffba:	2201      	movs	r2, #1
 800ffbc:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 800ffbe:	4b10      	ldr	r3, [pc, #64]	; (8010000 <CAN_Init+0x94>)
 800ffc0:	220e      	movs	r2, #14
 800ffc2:	625a      	str	r2, [r3, #36]	; 0x24

	if(HAL_CAN_ConfigFilter(&hcan1,&sFilterConfig) != HAL_OK)
 800ffc4:	490e      	ldr	r1, [pc, #56]	; (8010000 <CAN_Init+0x94>)
 800ffc6:	480f      	ldr	r0, [pc, #60]	; (8010004 <CAN_Init+0x98>)
 800ffc8:	f7f9 fc8a 	bl	80098e0 <HAL_CAN_ConfigFilter>
 800ffcc:	4603      	mov	r3, r0
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d001      	beq.n	800ffd6 <CAN_Init+0x6a>
	{
	  Error_Handler();
 800ffd2:	f001 f875 	bl	80110c0 <Error_Handler>
	}

	if(HAL_CAN_Start(&hcan1) != HAL_OK)
 800ffd6:	480b      	ldr	r0, [pc, #44]	; (8010004 <CAN_Init+0x98>)
 800ffd8:	f7f9 fd62 	bl	8009aa0 <HAL_CAN_Start>
 800ffdc:	4603      	mov	r3, r0
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d001      	beq.n	800ffe6 <CAN_Init+0x7a>
	{
	  Error_Handler();
 800ffe2:	f001 f86d 	bl	80110c0 <Error_Handler>
	}

	if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 800ffe6:	2103      	movs	r1, #3
 800ffe8:	4806      	ldr	r0, [pc, #24]	; (8010004 <CAN_Init+0x98>)
 800ffea:	f7f9 feb0 	bl	8009d4e <HAL_CAN_ActivateNotification>
 800ffee:	4603      	mov	r3, r0
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d001      	beq.n	800fff8 <CAN_Init+0x8c>
	{
	  Error_Handler();
 800fff4:	f001 f864 	bl	80110c0 <Error_Handler>
	}
>>>>>>> master

0800efb8 <getChannel>:

}
<<<<<<< HEAD
=======
 800fff8:	bf00      	nop
 800fffa:	bd80      	pop	{r7, pc}
 800fffc:	20000248 	.word	0x20000248
 8010000:	20004694 	.word	0x20004694
 8010004:	200046e0 	.word	0x200046e0

08010008 <getChannel>:
>>>>>>> master


uint8_t getChannel()
{
<<<<<<< HEAD
 800efb8:	b580      	push	{r7, lr}
 800efba:	b082      	sub	sp, #8
 800efbc:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 800efbe:	2300      	movs	r3, #0
 800efc0:	71fb      	strb	r3, [r7, #7]

	ch |= !HAL_GPIO_ReadPin(CH_b0_GPIO_Port, CH_b0_Pin) << 0;
 800efc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800efc6:	481b      	ldr	r0, [pc, #108]	; (800f034 <getChannel+0x7c>)
 800efc8:	f7fc f8aa 	bl	800b120 <HAL_GPIO_ReadPin>
 800efcc:	4603      	mov	r3, r0
 800efce:	2b00      	cmp	r3, #0
 800efd0:	bf0c      	ite	eq
 800efd2:	2301      	moveq	r3, #1
 800efd4:	2300      	movne	r3, #0
 800efd6:	b2db      	uxtb	r3, r3
 800efd8:	b25a      	sxtb	r2, r3
 800efda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800efde:	4313      	orrs	r3, r2
 800efe0:	b25b      	sxtb	r3, r3
 800efe2:	71fb      	strb	r3, [r7, #7]
	ch |= !HAL_GPIO_ReadPin(CH_b1_GPIO_Port, CH_b1_Pin) << 1;
 800efe4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800efe8:	4812      	ldr	r0, [pc, #72]	; (800f034 <getChannel+0x7c>)
 800efea:	f7fc f899 	bl	800b120 <HAL_GPIO_ReadPin>
 800efee:	4603      	mov	r3, r0
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d101      	bne.n	800eff8 <getChannel+0x40>
 800eff4:	2302      	movs	r3, #2
 800eff6:	e000      	b.n	800effa <getChannel+0x42>
 800eff8:	2300      	movs	r3, #0
 800effa:	b25a      	sxtb	r2, r3
 800effc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f000:	4313      	orrs	r3, r2
 800f002:	b25b      	sxtb	r3, r3
 800f004:	71fb      	strb	r3, [r7, #7]
	ch |= !HAL_GPIO_ReadPin(CH_b2_GPIO_Port, CH_b2_Pin) << 2;
 800f006:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f00a:	480a      	ldr	r0, [pc, #40]	; (800f034 <getChannel+0x7c>)
 800f00c:	f7fc f888 	bl	800b120 <HAL_GPIO_ReadPin>
 800f010:	4603      	mov	r3, r0
 800f012:	2b00      	cmp	r3, #0
 800f014:	d101      	bne.n	800f01a <getChannel+0x62>
 800f016:	2304      	movs	r3, #4
 800f018:	e000      	b.n	800f01c <getChannel+0x64>
 800f01a:	2300      	movs	r3, #0
 800f01c:	b25a      	sxtb	r2, r3
 800f01e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800f022:	4313      	orrs	r3, r2
 800f024:	b25b      	sxtb	r3, r3
 800f026:	71fb      	strb	r3, [r7, #7]

	return ch;
 800f028:	79fb      	ldrb	r3, [r7, #7]
}
 800f02a:	4618      	mov	r0, r3
 800f02c:	3708      	adds	r7, #8
 800f02e:	46bd      	mov	sp, r7
 800f030:	bd80      	pop	{r7, pc}
 800f032:	bf00      	nop
 800f034:	40020400 	.word	0x40020400

0800f038 <HAL_CAN_TxMailbox0CompleteCallback>:
=======
 8010008:	b580      	push	{r7, lr}
 801000a:	b082      	sub	sp, #8
 801000c:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 801000e:	2300      	movs	r3, #0
 8010010:	71fb      	strb	r3, [r7, #7]

	ch |= !HAL_GPIO_ReadPin(CH_b0_GPIO_Port, CH_b0_Pin) << 0;
 8010012:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010016:	481b      	ldr	r0, [pc, #108]	; (8010084 <getChannel+0x7c>)
 8010018:	f7fb f9ea 	bl	800b3f0 <HAL_GPIO_ReadPin>
 801001c:	4603      	mov	r3, r0
 801001e:	2b00      	cmp	r3, #0
 8010020:	bf0c      	ite	eq
 8010022:	2301      	moveq	r3, #1
 8010024:	2300      	movne	r3, #0
 8010026:	b2db      	uxtb	r3, r3
 8010028:	b25a      	sxtb	r2, r3
 801002a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801002e:	4313      	orrs	r3, r2
 8010030:	b25b      	sxtb	r3, r3
 8010032:	71fb      	strb	r3, [r7, #7]
	ch |= !HAL_GPIO_ReadPin(CH_b1_GPIO_Port, CH_b1_Pin) << 1;
 8010034:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8010038:	4812      	ldr	r0, [pc, #72]	; (8010084 <getChannel+0x7c>)
 801003a:	f7fb f9d9 	bl	800b3f0 <HAL_GPIO_ReadPin>
 801003e:	4603      	mov	r3, r0
 8010040:	2b00      	cmp	r3, #0
 8010042:	d101      	bne.n	8010048 <getChannel+0x40>
 8010044:	2302      	movs	r3, #2
 8010046:	e000      	b.n	801004a <getChannel+0x42>
 8010048:	2300      	movs	r3, #0
 801004a:	b25a      	sxtb	r2, r3
 801004c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010050:	4313      	orrs	r3, r2
 8010052:	b25b      	sxtb	r3, r3
 8010054:	71fb      	strb	r3, [r7, #7]
	ch |= !HAL_GPIO_ReadPin(CH_b2_GPIO_Port, CH_b2_Pin) << 2;
 8010056:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801005a:	480a      	ldr	r0, [pc, #40]	; (8010084 <getChannel+0x7c>)
 801005c:	f7fb f9c8 	bl	800b3f0 <HAL_GPIO_ReadPin>
 8010060:	4603      	mov	r3, r0
 8010062:	2b00      	cmp	r3, #0
 8010064:	d101      	bne.n	801006a <getChannel+0x62>
 8010066:	2304      	movs	r3, #4
 8010068:	e000      	b.n	801006c <getChannel+0x64>
 801006a:	2300      	movs	r3, #0
 801006c:	b25a      	sxtb	r2, r3
 801006e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010072:	4313      	orrs	r3, r2
 8010074:	b25b      	sxtb	r3, r3
 8010076:	71fb      	strb	r3, [r7, #7]

	return ch;
 8010078:	79fb      	ldrb	r3, [r7, #7]
}
 801007a:	4618      	mov	r0, r3
 801007c:	3708      	adds	r7, #8
 801007e:	46bd      	mov	sp, r7
 8010080:	bd80      	pop	{r7, pc}
 8010082:	bf00      	nop
 8010084:	40020400 	.word	0x40020400

08010088 <HAL_CAN_TxMailbox0CompleteCallback>:
>>>>>>> master




void HAL_CAN_TxMailbox0CompleteCallback (CAN_HandleTypeDef * hcan)
{
<<<<<<< HEAD
 800f038:	b580      	push	{r7, lr}
 800f03a:	b082      	sub	sp, #8
 800f03c:	af00      	add	r7, sp, #0
 800f03e:	6078      	str	r0, [r7, #4]
=======
 8010088:	b580      	push	{r7, lr}
 801008a:	b082      	sub	sp, #8
 801008c:	af00      	add	r7, sp, #0
 801008e:	6078      	str	r0, [r7, #4]
>>>>>>> master
	if(hcan->Instance == CAN1)
	{
	}
	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
<<<<<<< HEAD
 800f040:	2200      	movs	r2, #0
 800f042:	2140      	movs	r1, #64	; 0x40
 800f044:	4803      	ldr	r0, [pc, #12]	; (800f054 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>)
 800f046:	f7fc f883 	bl	800b150 <HAL_GPIO_WritePin>

}
 800f04a:	bf00      	nop
 800f04c:	3708      	adds	r7, #8
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd80      	pop	{r7, pc}
 800f052:	bf00      	nop
 800f054:	40020400 	.word	0x40020400

0800f058 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback (CAN_HandleTypeDef * hcan)
{
 800f058:	b580      	push	{r7, lr}
 800f05a:	b082      	sub	sp, #8
 800f05c:	af00      	add	r7, sp, #0
 800f05e:	6078      	str	r0, [r7, #4]
=======
 8010090:	2200      	movs	r2, #0
 8010092:	2140      	movs	r1, #64	; 0x40
 8010094:	4803      	ldr	r0, [pc, #12]	; (80100a4 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>)
 8010096:	f7fb f9c3 	bl	800b420 <HAL_GPIO_WritePin>

}
 801009a:	bf00      	nop
 801009c:	3708      	adds	r7, #8
 801009e:	46bd      	mov	sp, r7
 80100a0:	bd80      	pop	{r7, pc}
 80100a2:	bf00      	nop
 80100a4:	40020400 	.word	0x40020400

080100a8 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback (CAN_HandleTypeDef * hcan)
{
 80100a8:	b580      	push	{r7, lr}
 80100aa:	b082      	sub	sp, #8
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	6078      	str	r0, [r7, #4]
>>>>>>> master
	if(hcan->Instance == CAN1)
	{
	}
	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
<<<<<<< HEAD
 800f060:	2200      	movs	r2, #0
 800f062:	2140      	movs	r1, #64	; 0x40
 800f064:	4803      	ldr	r0, [pc, #12]	; (800f074 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>)
 800f066:	f7fc f873 	bl	800b150 <HAL_GPIO_WritePin>

}
 800f06a:	bf00      	nop
 800f06c:	3708      	adds	r7, #8
 800f06e:	46bd      	mov	sp, r7
 800f070:	bd80      	pop	{r7, pc}
 800f072:	bf00      	nop
 800f074:	40020400 	.word	0x40020400

0800f078 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback (CAN_HandleTypeDef * hcan)
{
 800f078:	b580      	push	{r7, lr}
 800f07a:	b082      	sub	sp, #8
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	6078      	str	r0, [r7, #4]
=======
 80100b0:	2200      	movs	r2, #0
 80100b2:	2140      	movs	r1, #64	; 0x40
 80100b4:	4803      	ldr	r0, [pc, #12]	; (80100c4 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>)
 80100b6:	f7fb f9b3 	bl	800b420 <HAL_GPIO_WritePin>

}
 80100ba:	bf00      	nop
 80100bc:	3708      	adds	r7, #8
 80100be:	46bd      	mov	sp, r7
 80100c0:	bd80      	pop	{r7, pc}
 80100c2:	bf00      	nop
 80100c4:	40020400 	.word	0x40020400

080100c8 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback (CAN_HandleTypeDef * hcan)
{
 80100c8:	b580      	push	{r7, lr}
 80100ca:	b082      	sub	sp, #8
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	6078      	str	r0, [r7, #4]
>>>>>>> master
	if(hcan->Instance == CAN1)
	{
	}
	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
<<<<<<< HEAD
 800f080:	2200      	movs	r2, #0
 800f082:	2140      	movs	r1, #64	; 0x40
 800f084:	4803      	ldr	r0, [pc, #12]	; (800f094 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>)
 800f086:	f7fc f863 	bl	800b150 <HAL_GPIO_WritePin>

}
 800f08a:	bf00      	nop
 800f08c:	3708      	adds	r7, #8
 800f08e:	46bd      	mov	sp, r7
 800f090:	bd80      	pop	{r7, pc}
 800f092:	bf00      	nop
 800f094:	40020400 	.word	0x40020400

0800f098 <HAL_CAN_RxFifo0MsgPendingCallback>:
=======
 80100d0:	2200      	movs	r2, #0
 80100d2:	2140      	movs	r1, #64	; 0x40
 80100d4:	4803      	ldr	r0, [pc, #12]	; (80100e4 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>)
 80100d6:	f7fb f9a3 	bl	800b420 <HAL_GPIO_WritePin>

}
 80100da:	bf00      	nop
 80100dc:	3708      	adds	r7, #8
 80100de:	46bd      	mov	sp, r7
 80100e0:	bd80      	pop	{r7, pc}
 80100e2:	bf00      	nop
 80100e4:	40020400 	.word	0x40020400

080100e8 <HAL_CAN_RxFifo0MsgPendingCallback>:
>>>>>>> master



void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
<<<<<<< HEAD
 800f098:	b580      	push	{r7, lr}
 800f09a:	b084      	sub	sp, #16
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
=======
 80100e8:	b580      	push	{r7, lr}
 80100ea:	b084      	sub	sp, #16
 80100ec:	af00      	add	r7, sp, #0
 80100ee:	6078      	str	r0, [r7, #4]
>>>>>>> master
			uint8_t byte[4];
		};
	}controlRef;


	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can1RxHeader, can1RxData);
<<<<<<< HEAD
 800f0a0:	4b16      	ldr	r3, [pc, #88]	; (800f0fc <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 800f0a2:	4a17      	ldr	r2, [pc, #92]	; (800f100 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 800f0a4:	2100      	movs	r1, #0
 800f0a6:	6878      	ldr	r0, [r7, #4]
 800f0a8:	f7fa fbfb 	bl	80098a2 <HAL_CAN_GetRxMessage>

	can1RxFlg = 1;
 800f0ac:	4b15      	ldr	r3, [pc, #84]	; (800f104 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 800f0ae:	2201      	movs	r2, #1
 800f0b0:	701a      	strb	r2, [r3, #0]

	if(((can1RxHeader.StdId & 0x1c) >> 2) == 0x01 && can1RxHeader.DLC == 0x4)
 800f0b2:	4b13      	ldr	r3, [pc, #76]	; (800f100 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	089b      	lsrs	r3, r3, #2
 800f0b8:	f003 0307 	and.w	r3, r3, #7
 800f0bc:	2b01      	cmp	r3, #1
 800f0be:	d114      	bne.n	800f0ea <HAL_CAN_RxFifo0MsgPendingCallback+0x52>
 800f0c0:	4b0f      	ldr	r3, [pc, #60]	; (800f100 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 800f0c2:	691b      	ldr	r3, [r3, #16]
 800f0c4:	2b04      	cmp	r3, #4
 800f0c6:	d110      	bne.n	800f0ea <HAL_CAN_RxFifo0MsgPendingCallback+0x52>
	{
		controlRef.byte[0] = can1RxData[0];
 800f0c8:	4b0c      	ldr	r3, [pc, #48]	; (800f0fc <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 800f0ca:	781b      	ldrb	r3, [r3, #0]
 800f0cc:	733b      	strb	r3, [r7, #12]
		controlRef.byte[1] = can1RxData[1];
 800f0ce:	4b0b      	ldr	r3, [pc, #44]	; (800f0fc <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 800f0d0:	785b      	ldrb	r3, [r3, #1]
 800f0d2:	737b      	strb	r3, [r7, #13]
		controlRef.byte[2] = can1RxData[2];
 800f0d4:	4b09      	ldr	r3, [pc, #36]	; (800f0fc <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 800f0d6:	789b      	ldrb	r3, [r3, #2]
 800f0d8:	73bb      	strb	r3, [r7, #14]
		controlRef.byte[3] = can1RxData[3];
 800f0da:	4b08      	ldr	r3, [pc, #32]	; (800f0fc <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 800f0dc:	78db      	ldrb	r3, [r3, #3]
 800f0de:	73fb      	strb	r3, [r7, #15]

		omega_ref = controlRef.fval;
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	4a09      	ldr	r2, [pc, #36]	; (800f108 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 800f0e4:	6013      	str	r3, [r2, #0]

		timeoutReset();
 800f0e6:	f001 fe49 	bl	8010d7c <timeoutReset>
		theta_ref = controlRef.fval;
=======
 80100f0:	4b24      	ldr	r3, [pc, #144]	; (8010184 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 80100f2:	4a25      	ldr	r2, [pc, #148]	; (8010188 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 80100f4:	2100      	movs	r1, #0
 80100f6:	6878      	ldr	r0, [r7, #4]
 80100f8:	f7f9 fd16 	bl	8009b28 <HAL_CAN_GetRxMessage>

	can1RxFlg = 1;
 80100fc:	4b23      	ldr	r3, [pc, #140]	; (801018c <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 80100fe:	2201      	movs	r2, #1
 8010100:	701a      	strb	r2, [r3, #0]

	if(((can1RxHeader.StdId & 0x1c) >> 2) == 0x01 && can1RxHeader.DLC == 0x4)
 8010102:	4b21      	ldr	r3, [pc, #132]	; (8010188 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	089b      	lsrs	r3, r3, #2
 8010108:	f003 0307 	and.w	r3, r3, #7
 801010c:	2b01      	cmp	r3, #1
 801010e:	d114      	bne.n	801013a <HAL_CAN_RxFifo0MsgPendingCallback+0x52>
 8010110:	4b1d      	ldr	r3, [pc, #116]	; (8010188 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 8010112:	691b      	ldr	r3, [r3, #16]
 8010114:	2b04      	cmp	r3, #4
 8010116:	d110      	bne.n	801013a <HAL_CAN_RxFifo0MsgPendingCallback+0x52>
	{
		controlRef.byte[0] = can1RxData[0];
 8010118:	4b1a      	ldr	r3, [pc, #104]	; (8010184 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 801011a:	781b      	ldrb	r3, [r3, #0]
 801011c:	733b      	strb	r3, [r7, #12]
		controlRef.byte[1] = can1RxData[1];
 801011e:	4b19      	ldr	r3, [pc, #100]	; (8010184 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8010120:	785b      	ldrb	r3, [r3, #1]
 8010122:	737b      	strb	r3, [r7, #13]
		controlRef.byte[2] = can1RxData[2];
 8010124:	4b17      	ldr	r3, [pc, #92]	; (8010184 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8010126:	789b      	ldrb	r3, [r3, #2]
 8010128:	73bb      	strb	r3, [r7, #14]
		controlRef.byte[3] = can1RxData[3];
 801012a:	4b16      	ldr	r3, [pc, #88]	; (8010184 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 801012c:	78db      	ldrb	r3, [r3, #3]
 801012e:	73fb      	strb	r3, [r7, #15]

		mainASR.omega_ref = controlRef.fval;
 8010130:	68fb      	ldr	r3, [r7, #12]
 8010132:	4a17      	ldr	r2, [pc, #92]	; (8010190 <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>)
 8010134:	6253      	str	r3, [r2, #36]	; 0x24

		timeoutReset();
 8010136:	f000 ffa1 	bl	801107c <timeoutReset>

	}


	if(((can1RxHeader.StdId & 0x1c) >> 2) == 0x02 && can1RxHeader.DLC == 0x4)
 801013a:	4b13      	ldr	r3, [pc, #76]	; (8010188 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	089b      	lsrs	r3, r3, #2
 8010140:	f003 0307 	and.w	r3, r3, #7
 8010144:	2b02      	cmp	r3, #2
 8010146:	d114      	bne.n	8010172 <HAL_CAN_RxFifo0MsgPendingCallback+0x8a>
 8010148:	4b0f      	ldr	r3, [pc, #60]	; (8010188 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 801014a:	691b      	ldr	r3, [r3, #16]
 801014c:	2b04      	cmp	r3, #4
 801014e:	d110      	bne.n	8010172 <HAL_CAN_RxFifo0MsgPendingCallback+0x8a>
	{
		controlRef.byte[0] = can1RxData[0];
 8010150:	4b0c      	ldr	r3, [pc, #48]	; (8010184 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8010152:	781b      	ldrb	r3, [r3, #0]
 8010154:	733b      	strb	r3, [r7, #12]
		controlRef.byte[1] = can1RxData[1];
 8010156:	4b0b      	ldr	r3, [pc, #44]	; (8010184 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8010158:	785b      	ldrb	r3, [r3, #1]
 801015a:	737b      	strb	r3, [r7, #13]
		controlRef.byte[2] = can1RxData[2];
 801015c:	4b09      	ldr	r3, [pc, #36]	; (8010184 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 801015e:	789b      	ldrb	r3, [r3, #2]
 8010160:	73bb      	strb	r3, [r7, #14]
		controlRef.byte[3] = can1RxData[3];
 8010162:	4b08      	ldr	r3, [pc, #32]	; (8010184 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8010164:	78db      	ldrb	r3, [r3, #3]
 8010166:	73fb      	strb	r3, [r7, #15]

		mainAPR.theta_ref = controlRef.fval;
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	4a0a      	ldr	r2, [pc, #40]	; (8010194 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>)
 801016c:	62d3      	str	r3, [r2, #44]	; 0x2c

		timeoutReset();
 801016e:	f000 ff85 	bl	801107c <timeoutReset>
>>>>>>> master
	}


	HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_SET);
<<<<<<< HEAD
 800f0ea:	2201      	movs	r2, #1
 800f0ec:	2140      	movs	r1, #64	; 0x40
 800f0ee:	4807      	ldr	r0, [pc, #28]	; (800f10c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 800f0f0:	f7fc f82e 	bl	800b150 <HAL_GPIO_WritePin>

}
 800f0f4:	bf00      	nop
 800f0f6:	3710      	adds	r7, #16
 800f0f8:	46bd      	mov	sp, r7
 800f0fa:	bd80      	pop	{r7, pc}
 800f0fc:	20004478 	.word	0x20004478
 800f100:	2000445c 	.word	0x2000445c
 800f104:	20000184 	.word	0x20000184
 800f108:	20000100 	.word	0x20000100
 800f10c:	40020000 	.word	0x40020000

0800f110 <MX_DMA_Init>:
=======
 8010172:	2201      	movs	r2, #1
 8010174:	2140      	movs	r1, #64	; 0x40
 8010176:	4808      	ldr	r0, [pc, #32]	; (8010198 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>)
 8010178:	f7fb f952 	bl	800b420 <HAL_GPIO_WritePin>

}
 801017c:	bf00      	nop
 801017e:	3710      	adds	r7, #16
 8010180:	46bd      	mov	sp, r7
 8010182:	bd80      	pop	{r7, pc}
 8010184:	200046d8 	.word	0x200046d8
 8010188:	200046bc 	.word	0x200046bc
 801018c:	20000249 	.word	0x20000249
 8010190:	2000439c 	.word	0x2000439c
 8010194:	20004348 	.word	0x20004348
 8010198:	40020000 	.word	0x40020000

0801019c <MX_DMA_Init>:
>>>>>>> master

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
<<<<<<< HEAD
 800f110:	b580      	push	{r7, lr}
 800f112:	b082      	sub	sp, #8
 800f114:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800f116:	2300      	movs	r3, #0
 800f118:	607b      	str	r3, [r7, #4]
 800f11a:	4b14      	ldr	r3, [pc, #80]	; (800f16c <MX_DMA_Init+0x5c>)
 800f11c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f11e:	4a13      	ldr	r2, [pc, #76]	; (800f16c <MX_DMA_Init+0x5c>)
 800f120:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800f124:	6313      	str	r3, [r2, #48]	; 0x30
 800f126:	4b11      	ldr	r3, [pc, #68]	; (800f16c <MX_DMA_Init+0x5c>)
 800f128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f12a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f12e:	607b      	str	r3, [r7, #4]
 800f130:	687b      	ldr	r3, [r7, #4]
=======
 801019c:	b580      	push	{r7, lr}
 801019e:	b082      	sub	sp, #8
 80101a0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80101a2:	2300      	movs	r3, #0
 80101a4:	607b      	str	r3, [r7, #4]
 80101a6:	4b14      	ldr	r3, [pc, #80]	; (80101f8 <MX_DMA_Init+0x5c>)
 80101a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80101aa:	4a13      	ldr	r2, [pc, #76]	; (80101f8 <MX_DMA_Init+0x5c>)
 80101ac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80101b0:	6313      	str	r3, [r2, #48]	; 0x30
 80101b2:	4b11      	ldr	r3, [pc, #68]	; (80101f8 <MX_DMA_Init+0x5c>)
 80101b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80101b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80101ba:	607b      	str	r3, [r7, #4]
 80101bc:	687b      	ldr	r3, [r7, #4]
>>>>>>> master

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
<<<<<<< HEAD
 800f132:	2200      	movs	r2, #0
 800f134:	2100      	movs	r1, #0
 800f136:	2038      	movs	r0, #56	; 0x38
 800f138:	f7fa ffad 	bl	800a096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800f13c:	2038      	movs	r0, #56	; 0x38
 800f13e:	f7fa ffc6 	bl	800a0ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800f142:	2200      	movs	r2, #0
 800f144:	2100      	movs	r1, #0
 800f146:	2039      	movs	r0, #57	; 0x39
 800f148:	f7fa ffa5 	bl	800a096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800f14c:	2039      	movs	r0, #57	; 0x39
 800f14e:	f7fa ffbe 	bl	800a0ce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800f152:	2200      	movs	r2, #0
 800f154:	2100      	movs	r1, #0
 800f156:	203a      	movs	r0, #58	; 0x3a
 800f158:	f7fa ff9d 	bl	800a096 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800f15c:	203a      	movs	r0, #58	; 0x3a
 800f15e:	f7fa ffb6 	bl	800a0ce <HAL_NVIC_EnableIRQ>

}
 800f162:	bf00      	nop
 800f164:	3708      	adds	r7, #8
 800f166:	46bd      	mov	sp, r7
 800f168:	bd80      	pop	{r7, pc}
 800f16a:	bf00      	nop
 800f16c:	40023800 	.word	0x40023800

0800f170 <Flash_clear>:
=======
 80101be:	2200      	movs	r2, #0
 80101c0:	2100      	movs	r1, #0
 80101c2:	2038      	movs	r0, #56	; 0x38
 80101c4:	f7fa f8cf 	bl	800a366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80101c8:	2038      	movs	r0, #56	; 0x38
 80101ca:	f7fa f8e8 	bl	800a39e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80101ce:	2200      	movs	r2, #0
 80101d0:	2100      	movs	r1, #0
 80101d2:	2039      	movs	r0, #57	; 0x39
 80101d4:	f7fa f8c7 	bl	800a366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80101d8:	2039      	movs	r0, #57	; 0x39
 80101da:	f7fa f8e0 	bl	800a39e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80101de:	2200      	movs	r2, #0
 80101e0:	2100      	movs	r1, #0
 80101e2:	203a      	movs	r0, #58	; 0x3a
 80101e4:	f7fa f8bf 	bl	800a366 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80101e8:	203a      	movs	r0, #58	; 0x3a
 80101ea:	f7fa f8d8 	bl	800a39e <HAL_NVIC_EnableIRQ>

}
 80101ee:	bf00      	nop
 80101f0:	3708      	adds	r7, #8
 80101f2:	46bd      	mov	sp, r7
 80101f4:	bd80      	pop	{r7, pc}
 80101f6:	bf00      	nop
 80101f8:	40023800 	.word	0x40023800

080101fc <Encoder_Init>:
Encoder_TypeDef mainEncoder;



void Encoder_Init()
{
 80101fc:	b480      	push	{r7}
 80101fe:	af00      	add	r7, sp, #0

	mainEncoder.Init.hspi = &hspi2;
 8010200:	4b1d      	ldr	r3, [pc, #116]	; (8010278 <Encoder_Init+0x7c>)
 8010202:	4a1e      	ldr	r2, [pc, #120]	; (801027c <Encoder_Init+0x80>)
 8010204:	60da      	str	r2, [r3, #12]
	mainEncoder.Init.SPI_NSS_Port = SPI2_NSS_GPIO_Port;
 8010206:	4b1c      	ldr	r3, [pc, #112]	; (8010278 <Encoder_Init+0x7c>)
 8010208:	4a1d      	ldr	r2, [pc, #116]	; (8010280 <Encoder_Init+0x84>)
 801020a:	611a      	str	r2, [r3, #16]
	mainEncoder.Init.SPI_NSS_Pin = SPI2_NSS_Pin;
 801020c:	4b1a      	ldr	r3, [pc, #104]	; (8010278 <Encoder_Init+0x7c>)
 801020e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010212:	829a      	strh	r2, [r3, #20]

	mainEncoder.Init.theta_offset = 0.0f;
 8010214:	4b18      	ldr	r3, [pc, #96]	; (8010278 <Encoder_Init+0x7c>)
 8010216:	f04f 0200 	mov.w	r2, #0
 801021a:	601a      	str	r2, [r3, #0]
	mainEncoder.Init.theta_re_offset = -3.0723f;
 801021c:	4b16      	ldr	r3, [pc, #88]	; (8010278 <Encoder_Init+0x7c>)
 801021e:	4a19      	ldr	r2, [pc, #100]	; (8010284 <Encoder_Init+0x88>)
 8010220:	605a      	str	r2, [r3, #4]
	mainEncoder.Init.cycleTime = 100E-6;
 8010222:	4b15      	ldr	r3, [pc, #84]	; (8010278 <Encoder_Init+0x7c>)
 8010224:	4a18      	ldr	r2, [pc, #96]	; (8010288 <Encoder_Init+0x8c>)
 8010226:	609a      	str	r2, [r3, #8]

	mainEncoder.theta = 0.0f;
 8010228:	4b13      	ldr	r3, [pc, #76]	; (8010278 <Encoder_Init+0x7c>)
 801022a:	f04f 0200 	mov.w	r2, #0
 801022e:	619a      	str	r2, [r3, #24]
	mainEncoder.theta_re = 0.0f;
 8010230:	4b11      	ldr	r3, [pc, #68]	; (8010278 <Encoder_Init+0x7c>)
 8010232:	f04f 0200 	mov.w	r2, #0
 8010236:	635a      	str	r2, [r3, #52]	; 0x34
	mainEncoder.forced_commute_enable = 0;
 8010238:	4b0f      	ldr	r3, [pc, #60]	; (8010278 <Encoder_Init+0x7c>)
 801023a:	2200      	movs	r2, #0
 801023c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	mainEncoder.cos_theta_re = 1.0f;
 8010240:	4b0d      	ldr	r3, [pc, #52]	; (8010278 <Encoder_Init+0x7c>)
 8010242:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8010246:	639a      	str	r2, [r3, #56]	; 0x38
	mainEncoder.sin_theta_re = 0.0f;
 8010248:	4b0b      	ldr	r3, [pc, #44]	; (8010278 <Encoder_Init+0x7c>)
 801024a:	f04f 0200 	mov.w	r2, #0
 801024e:	63da      	str	r2, [r3, #60]	; 0x3c


	mainEncoder.firstLaunch = 1;
 8010250:	4b09      	ldr	r3, [pc, #36]	; (8010278 <Encoder_Init+0x7c>)
 8010252:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8010256:	62da      	str	r2, [r3, #44]	; 0x2c

	// SPI Interrupt Setting
	__HAL_SPI_ENABLE_IT(mainEncoder.Init.hspi, SPI_IT_TXE | SPI_IT_RXNE);
 8010258:	4b07      	ldr	r3, [pc, #28]	; (8010278 <Encoder_Init+0x7c>)
 801025a:	68db      	ldr	r3, [r3, #12]
 801025c:	681b      	ldr	r3, [r3, #0]
 801025e:	685a      	ldr	r2, [r3, #4]
 8010260:	4b05      	ldr	r3, [pc, #20]	; (8010278 <Encoder_Init+0x7c>)
 8010262:	68db      	ldr	r3, [r3, #12]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 801026a:	605a      	str	r2, [r3, #4]


}
 801026c:	bf00      	nop
 801026e:	46bd      	mov	sp, r7
 8010270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010274:	4770      	bx	lr
 8010276:	bf00      	nop
 8010278:	20004708 	.word	0x20004708
 801027c:	20004754 	.word	0x20004754
 8010280:	40020400 	.word	0x40020400
 8010284:	c044a090 	.word	0xc044a090
 8010288:	38d1b717 	.word	0x38d1b717
 801028c:	00000000 	.word	0x00000000

08010290 <setZeroEncoder>:


#if 1

void setZeroEncoder(uint8_t exe)
{
 8010290:	b590      	push	{r4, r7, lr}
 8010292:	b08b      	sub	sp, #44	; 0x2c
 8010294:	af00      	add	r7, sp, #0
 8010296:	4603      	mov	r3, r0
 8010298:	71fb      	strb	r3, [r7, #7]

	const int32_t forced_commute_steps = 2000;
 801029a:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801029e:	627b      	str	r3, [r7, #36]	; 0x24



	volatile uint32_t forced_commute_count = 0;
 80102a0:	2300      	movs	r3, #0
 80102a2:	61bb      	str	r3, [r7, #24]

	const float forced_I_gamma_ref = 5.0f;
 80102a4:	4b9a      	ldr	r3, [pc, #616]	; (8010510 <setZeroEncoder+0x280>)
 80102a6:	623b      	str	r3, [r7, #32]
	const float forced_I_delta_ref = 0.0f;
 80102a8:	f04f 0300 	mov.w	r3, #0
 80102ac:	61fb      	str	r3, [r7, #28]

	volatile float sensed_theta_re_error;

	volatile float sensed_theta_error;
	volatile float sensed_theta_error_sum = 0.0f;
 80102ae:	f04f 0300 	mov.w	r3, #0
 80102b2:	60fb      	str	r3, [r7, #12]
	volatile float sensed_theta_error_ave = 0.0f;
 80102b4:	f04f 0300 	mov.w	r3, #0
 80102b8:	60bb      	str	r3, [r7, #8]


	flash_data = (uint32_t*)Flash_load();
 80102ba:	f000 fbb9 	bl	8010a30 <Flash_load>
 80102be:	4602      	mov	r2, r0
 80102c0:	4b94      	ldr	r3, [pc, #592]	; (8010514 <setZeroEncoder+0x284>)
 80102c2:	601a      	str	r2, [r3, #0]

	if(exe == 0)
 80102c4:	79fb      	ldrb	r3, [r7, #7]
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d126      	bne.n	8010318 <setZeroEncoder+0x88>
	{

		memcpy(&mainEncoder.Init.theta_re_offset, flash_data, 4);
 80102ca:	4b92      	ldr	r3, [pc, #584]	; (8010514 <setZeroEncoder+0x284>)
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	461a      	mov	r2, r3
 80102d2:	4b91      	ldr	r3, [pc, #580]	; (8010518 <setZeroEncoder+0x288>)
 80102d4:	605a      	str	r2, [r3, #4]

#if DEBUG_PRINT_ENABLE
		printf("flash_data:%d\n", mainEncoder.Init.theta_re_offset * 100000);
 80102d6:	4b90      	ldr	r3, [pc, #576]	; (8010518 <setZeroEncoder+0x288>)
 80102d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80102dc:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 801051c <setZeroEncoder+0x28c>
 80102e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80102e4:	ee17 0a90 	vmov	r0, s15
 80102e8:	f7f8 f866 	bl	80083b8 <__aeabi_f2d>
 80102ec:	4603      	mov	r3, r0
 80102ee:	460c      	mov	r4, r1
 80102f0:	461a      	mov	r2, r3
 80102f2:	4623      	mov	r3, r4
 80102f4:	488a      	ldr	r0, [pc, #552]	; (8010520 <setZeroEncoder+0x290>)
 80102f6:	f002 fc47 	bl	8012b88 <iprintf>
		printf(" theta_re_offset = %d\n", (int)(mainEncoder.Init.theta_re_offset * 100000));
 80102fa:	4b87      	ldr	r3, [pc, #540]	; (8010518 <setZeroEncoder+0x288>)
 80102fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8010300:	ed9f 7a86 	vldr	s14, [pc, #536]	; 801051c <setZeroEncoder+0x28c>
 8010304:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010308:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801030c:	ee17 1a90 	vmov	r1, s15
 8010310:	4884      	ldr	r0, [pc, #528]	; (8010524 <setZeroEncoder+0x294>)
 8010312:	f002 fc39 	bl	8012b88 <iprintf>
#endif

		return;
 8010316:	e0ea      	b.n	80104ee <setZeroEncoder+0x25e>
	}


	mainACR.Id_ref = forced_I_gamma_ref;
 8010318:	4a83      	ldr	r2, [pc, #524]	; (8010528 <setZeroEncoder+0x298>)
 801031a:	6a3b      	ldr	r3, [r7, #32]
 801031c:	6353      	str	r3, [r2, #52]	; 0x34
	mainACR.Iq_ref = forced_I_delta_ref;
 801031e:	4a82      	ldr	r2, [pc, #520]	; (8010528 <setZeroEncoder+0x298>)
 8010320:	69fb      	ldr	r3, [r7, #28]
 8010322:	6393      	str	r3, [r2, #56]	; 0x38

	mainEncoder.Init.theta_re_offset = 0.0f;
 8010324:	4b7c      	ldr	r3, [pc, #496]	; (8010518 <setZeroEncoder+0x288>)
 8010326:	f04f 0200 	mov.w	r2, #0
 801032a:	605a      	str	r2, [r3, #4]

	mainACR.forced_theta_re = 0.0f;
 801032c:	4b7e      	ldr	r3, [pc, #504]	; (8010528 <setZeroEncoder+0x298>)
 801032e:	f04f 0200 	mov.w	r2, #0
 8010332:	669a      	str	r2, [r3, #104]	; 0x68

	mainACR.forced_commute_enable = 1;
 8010334:	4b7c      	ldr	r3, [pc, #496]	; (8010528 <setZeroEncoder+0x298>)
 8010336:	2201      	movs	r2, #1
 8010338:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

	HAL_Delay(1000);
 801033c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8010340:	f7f8 fdac 	bl	8008e9c <HAL_Delay>


	mainEncoder.Init.theta_re_offset = 0.0f - mainEncoder.theta_re;
 8010344:	4b74      	ldr	r3, [pc, #464]	; (8010518 <setZeroEncoder+0x288>)
 8010346:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 801034a:	ed9f 7a78 	vldr	s14, [pc, #480]	; 801052c <setZeroEncoder+0x29c>
 801034e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010352:	4b71      	ldr	r3, [pc, #452]	; (8010518 <setZeroEncoder+0x288>)
 8010354:	edc3 7a01 	vstr	s15, [r3, #4]

	mainACR.Id_ref = 0.0f;
 8010358:	4b73      	ldr	r3, [pc, #460]	; (8010528 <setZeroEncoder+0x298>)
 801035a:	f04f 0200 	mov.w	r2, #0
 801035e:	635a      	str	r2, [r3, #52]	; 0x34
	mainACR.Iq_ref = 0.0f;
 8010360:	4b71      	ldr	r3, [pc, #452]	; (8010528 <setZeroEncoder+0x298>)
 8010362:	f04f 0200 	mov.w	r2, #0
 8010366:	639a      	str	r2, [r3, #56]	; 0x38


	while(mainEncoder.Init.theta_re_offset < -M_PI)	mainEncoder.Init.theta_re_offset += 2.0f * M_PI;
 8010368:	e012      	b.n	8010390 <setZeroEncoder+0x100>
 801036a:	4b6b      	ldr	r3, [pc, #428]	; (8010518 <setZeroEncoder+0x288>)
 801036c:	685b      	ldr	r3, [r3, #4]
 801036e:	4618      	mov	r0, r3
 8010370:	f7f8 f822 	bl	80083b8 <__aeabi_f2d>
 8010374:	a360      	add	r3, pc, #384	; (adr r3, 80104f8 <setZeroEncoder+0x268>)
 8010376:	e9d3 2300 	ldrd	r2, r3, [r3]
 801037a:	f7f7 febf 	bl	80080fc <__adddf3>
 801037e:	4603      	mov	r3, r0
 8010380:	460c      	mov	r4, r1
 8010382:	4618      	mov	r0, r3
 8010384:	4621      	mov	r1, r4
 8010386:	f7f8 fb47 	bl	8008a18 <__aeabi_d2f>
 801038a:	4602      	mov	r2, r0
 801038c:	4b62      	ldr	r3, [pc, #392]	; (8010518 <setZeroEncoder+0x288>)
 801038e:	605a      	str	r2, [r3, #4]
 8010390:	4b61      	ldr	r3, [pc, #388]	; (8010518 <setZeroEncoder+0x288>)
 8010392:	685b      	ldr	r3, [r3, #4]
 8010394:	4618      	mov	r0, r3
 8010396:	f7f8 f80f 	bl	80083b8 <__aeabi_f2d>
 801039a:	a359      	add	r3, pc, #356	; (adr r3, 8010500 <setZeroEncoder+0x270>)
 801039c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103a0:	f7f8 fad4 	bl	800894c <__aeabi_dcmplt>
 80103a4:	4603      	mov	r3, r0
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d1df      	bne.n	801036a <setZeroEncoder+0xda>
	while(mainEncoder.Init.theta_re_offset > M_PI)	mainEncoder.Init.theta_re_offset -= 2.0f * M_PI;
 80103aa:	e012      	b.n	80103d2 <setZeroEncoder+0x142>
 80103ac:	4b5a      	ldr	r3, [pc, #360]	; (8010518 <setZeroEncoder+0x288>)
 80103ae:	685b      	ldr	r3, [r3, #4]
 80103b0:	4618      	mov	r0, r3
 80103b2:	f7f8 f801 	bl	80083b8 <__aeabi_f2d>
 80103b6:	a350      	add	r3, pc, #320	; (adr r3, 80104f8 <setZeroEncoder+0x268>)
 80103b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103bc:	f7f7 fe9c 	bl	80080f8 <__aeabi_dsub>
 80103c0:	4603      	mov	r3, r0
 80103c2:	460c      	mov	r4, r1
 80103c4:	4618      	mov	r0, r3
 80103c6:	4621      	mov	r1, r4
 80103c8:	f7f8 fb26 	bl	8008a18 <__aeabi_d2f>
 80103cc:	4602      	mov	r2, r0
 80103ce:	4b52      	ldr	r3, [pc, #328]	; (8010518 <setZeroEncoder+0x288>)
 80103d0:	605a      	str	r2, [r3, #4]
 80103d2:	4b51      	ldr	r3, [pc, #324]	; (8010518 <setZeroEncoder+0x288>)
 80103d4:	685b      	ldr	r3, [r3, #4]
 80103d6:	4618      	mov	r0, r3
 80103d8:	f7f7 ffee 	bl	80083b8 <__aeabi_f2d>
 80103dc:	a34a      	add	r3, pc, #296	; (adr r3, 8010508 <setZeroEncoder+0x278>)
 80103de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103e2:	f7f8 fad1 	bl	8008988 <__aeabi_dcmpgt>
 80103e6:	4603      	mov	r3, r0
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d1df      	bne.n	80103ac <setZeroEncoder+0x11c>

#if DEBUG_PRINT_ENABLE

	printf(" theta_re_offset = %d -- ", (int)(mainEncoder.Init.theta_re_offset * 100000));
 80103ec:	4b4a      	ldr	r3, [pc, #296]	; (8010518 <setZeroEncoder+0x288>)
 80103ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80103f2:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 801051c <setZeroEncoder+0x28c>
 80103f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80103fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80103fe:	ee17 1a90 	vmov	r1, s15
 8010402:	484b      	ldr	r0, [pc, #300]	; (8010530 <setZeroEncoder+0x2a0>)
 8010404:	f002 fbc0 	bl	8012b88 <iprintf>
	HAL_Delay(1);
 8010408:	2001      	movs	r0, #1
 801040a:	f7f8 fd47 	bl	8008e9c <HAL_Delay>
	printf(" theta_re_offset = %d\n", (int)(mainEncoder.Init.theta_re_offset * 100000));
 801040e:	4b42      	ldr	r3, [pc, #264]	; (8010518 <setZeroEncoder+0x288>)
 8010410:	edd3 7a01 	vldr	s15, [r3, #4]
 8010414:	ed9f 7a41 	vldr	s14, [pc, #260]	; 801051c <setZeroEncoder+0x28c>
 8010418:	ee67 7a87 	vmul.f32	s15, s15, s14
 801041c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010420:	ee17 1a90 	vmov	r1, s15
 8010424:	483f      	ldr	r0, [pc, #252]	; (8010524 <setZeroEncoder+0x294>)
 8010426:	f002 fbaf 	bl	8012b88 <iprintf>
	HAL_Delay(1);
 801042a:	2001      	movs	r0, #1
 801042c:	f7f8 fd36 	bl	8008e9c <HAL_Delay>
	printf(" theta_re_offset(4) = %d -- ", (int)(mainEncoder.Init.theta_re_offset * 10000));
 8010430:	4b39      	ldr	r3, [pc, #228]	; (8010518 <setZeroEncoder+0x288>)
 8010432:	edd3 7a01 	vldr	s15, [r3, #4]
 8010436:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8010534 <setZeroEncoder+0x2a4>
 801043a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801043e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010442:	ee17 1a90 	vmov	r1, s15
 8010446:	483c      	ldr	r0, [pc, #240]	; (8010538 <setZeroEncoder+0x2a8>)
 8010448:	f002 fb9e 	bl	8012b88 <iprintf>
	HAL_Delay(1);
 801044c:	2001      	movs	r0, #1
 801044e:	f7f8 fd25 	bl	8008e9c <HAL_Delay>
	printf(" theta_re_offset(4) = %d\n", (int)(mainEncoder.Init.theta_re_offset * 10000));
 8010452:	4b31      	ldr	r3, [pc, #196]	; (8010518 <setZeroEncoder+0x288>)
 8010454:	edd3 7a01 	vldr	s15, [r3, #4]
 8010458:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8010534 <setZeroEncoder+0x2a4>
 801045c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010460:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010464:	ee17 1a90 	vmov	r1, s15
 8010468:	4834      	ldr	r0, [pc, #208]	; (801053c <setZeroEncoder+0x2ac>)
 801046a:	f002 fb8d 	bl	8012b88 <iprintf>
	HAL_Delay(1);
 801046e:	2001      	movs	r0, #1
 8010470:	f7f8 fd14 	bl	8008e9c <HAL_Delay>

	printf("(theta_re_offset < 1.0f) = %d\n", (int)(mainEncoder.Init.theta_re_offset < 1.0f));
 8010474:	4b28      	ldr	r3, [pc, #160]	; (8010518 <setZeroEncoder+0x288>)
 8010476:	edd3 7a01 	vldr	s15, [r3, #4]
 801047a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801047e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8010482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010486:	bf4c      	ite	mi
 8010488:	2301      	movmi	r3, #1
 801048a:	2300      	movpl	r3, #0
 801048c:	b2db      	uxtb	r3, r3
 801048e:	4619      	mov	r1, r3
 8010490:	482b      	ldr	r0, [pc, #172]	; (8010540 <setZeroEncoder+0x2b0>)
 8010492:	f002 fb79 	bl	8012b88 <iprintf>

	printf("(theta_re_offset > -1.0f) = %d\n", (int)(mainEncoder.Init.theta_re_offset > -1.0f));
 8010496:	4b20      	ldr	r3, [pc, #128]	; (8010518 <setZeroEncoder+0x288>)
 8010498:	edd3 7a01 	vldr	s15, [r3, #4]
 801049c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80104a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80104a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80104a8:	bfcc      	ite	gt
 80104aa:	2301      	movgt	r3, #1
 80104ac:	2300      	movle	r3, #0
 80104ae:	b2db      	uxtb	r3, r3
 80104b0:	4619      	mov	r1, r3
 80104b2:	4824      	ldr	r0, [pc, #144]	; (8010544 <setZeroEncoder+0x2b4>)
 80104b4:	f002 fb68 	bl	8012b88 <iprintf>

#endif

	memcpy(flash_data, &mainEncoder.Init.theta_re_offset, 4);
 80104b8:	4b16      	ldr	r3, [pc, #88]	; (8010514 <setZeroEncoder+0x284>)
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	4a16      	ldr	r2, [pc, #88]	; (8010518 <setZeroEncoder+0x288>)
 80104be:	6852      	ldr	r2, [r2, #4]
 80104c0:	601a      	str	r2, [r3, #0]

	if (!Flash_store())
 80104c2:	f000 fac7 	bl	8010a54 <Flash_store>
 80104c6:	4603      	mov	r3, r0
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d102      	bne.n	80104d2 <setZeroEncoder+0x242>
	{
#if DEBUG_PRINT_ENABLE
		printf("Failed to write flash\n");
 80104cc:	481e      	ldr	r0, [pc, #120]	; (8010548 <setZeroEncoder+0x2b8>)
 80104ce:	f002 fbcf 	bl	8012c70 <puts>
#endif
	}


#if DEBUG_PRINT_ENABLE
	printf("flash_data:%lu\n", *flash_data);
 80104d2:	4b10      	ldr	r3, [pc, #64]	; (8010514 <setZeroEncoder+0x284>)
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	4619      	mov	r1, r3
 80104da:	481c      	ldr	r0, [pc, #112]	; (801054c <setZeroEncoder+0x2bc>)
 80104dc:	f002 fb54 	bl	8012b88 <iprintf>
#endif


	mainACR.forced_commute_enable = 0;
 80104e0:	4b11      	ldr	r3, [pc, #68]	; (8010528 <setZeroEncoder+0x298>)
 80104e2:	2200      	movs	r2, #0
 80104e4:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

	ACR_Reset(&mainACR);
 80104e8:	480f      	ldr	r0, [pc, #60]	; (8010528 <setZeroEncoder+0x298>)
 80104ea:	f7fe fbb5 	bl	800ec58 <ACR_Reset>


#endif


}
 80104ee:	372c      	adds	r7, #44	; 0x2c
 80104f0:	46bd      	mov	sp, r7
 80104f2:	bd90      	pop	{r4, r7, pc}
 80104f4:	f3af 8000 	nop.w
 80104f8:	54442d18 	.word	0x54442d18
 80104fc:	401921fb 	.word	0x401921fb
 8010500:	54442d18 	.word	0x54442d18
 8010504:	c00921fb 	.word	0xc00921fb
 8010508:	54442d18 	.word	0x54442d18
 801050c:	400921fb 	.word	0x400921fb
 8010510:	40a00000 	.word	0x40a00000
 8010514:	20004750 	.word	0x20004750
 8010518:	20004708 	.word	0x20004708
 801051c:	47c35000 	.word	0x47c35000
 8010520:	08014bb8 	.word	0x08014bb8
 8010524:	08014bc8 	.word	0x08014bc8
 8010528:	200042d4 	.word	0x200042d4
 801052c:	00000000 	.word	0x00000000
 8010530:	08014be0 	.word	0x08014be0
 8010534:	461c4000 	.word	0x461c4000
 8010538:	08014bfc 	.word	0x08014bfc
 801053c:	08014c1c 	.word	0x08014c1c
 8010540:	08014c38 	.word	0x08014c38
 8010544:	08014c58 	.word	0x08014c58
 8010548:	08014c78 	.word	0x08014c78
 801054c:	08014c90 	.word	0x08014c90

08010550 <Encoder_Request>:

#endif


inline void Encoder_Request(Encoder_TypeDef *hEncoder)
{
 8010550:	b580      	push	{r7, lr}
 8010552:	b082      	sub	sp, #8
 8010554:	af00      	add	r7, sp, #0
 8010556:	6078      	str	r0, [r7, #4]


	// Reading Encoder for next sampling
	hEncoder->spi2txBuf[0] = 0xff;
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	22ff      	movs	r2, #255	; 0xff
 801055c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	hEncoder->spi2txBuf[1] = 0xff;
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	22ff      	movs	r2, #255	; 0xff
 8010564:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	HAL_GPIO_WritePin(hEncoder->Init.SPI_NSS_Port, hEncoder->Init.SPI_NSS_Pin, GPIO_PIN_RESET);
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	6918      	ldr	r0, [r3, #16]
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	8a9b      	ldrh	r3, [r3, #20]
 8010570:	2200      	movs	r2, #0
 8010572:	4619      	mov	r1, r3
 8010574:	f7fa ff54 	bl	800b420 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive_IT(hEncoder->Init.hspi, hEncoder->spi2txBuf, hEncoder->spi2rxBuf, 1);
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	68d8      	ldr	r0, [r3, #12]
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	f103 0141 	add.w	r1, r3, #65	; 0x41
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	f103 0243 	add.w	r2, r3, #67	; 0x43
 8010588:	2301      	movs	r3, #1
 801058a:	f7fb fe79 	bl	800c280 <HAL_SPI_TransmitReceive_IT>


}
 801058e:	bf00      	nop
 8010590:	3708      	adds	r7, #8
 8010592:	46bd      	mov	sp, r7
 8010594:	bd80      	pop	{r7, pc}
	...

08010598 <Encoder_Refresh>:


inline int Encoder_Refresh(Encoder_TypeDef *hEncoder)
{
 8010598:	b5b0      	push	{r4, r5, r7, lr}
 801059a:	b082      	sub	sp, #8
 801059c:	af00      	add	r7, sp, #0
 801059e:	6078      	str	r0, [r7, #4]
	static float _theta;
	static float _theta_re;
	static float d_theta;

	// Reading RX Data from SPI Encoder
	HAL_GPIO_WritePin(hEncoder->Init.SPI_NSS_Port, hEncoder->Init.SPI_NSS_Pin, GPIO_PIN_SET);
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	6918      	ldr	r0, [r3, #16]
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	8a9b      	ldrh	r3, [r3, #20]
 80105a8:	2201      	movs	r2, #1
 80105aa:	4619      	mov	r1, r3
 80105ac:	f7fa ff38 	bl	800b420 <HAL_GPIO_WritePin>

	angle_raw = (hEncoder->spi2rxBuf[1] & 0x3f) << 8 | hEncoder->spi2rxBuf[0];
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80105b6:	021b      	lsls	r3, r3, #8
 80105b8:	b21b      	sxth	r3, r3
 80105ba:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 80105be:	b21a      	sxth	r2, r3
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80105c6:	b21b      	sxth	r3, r3
 80105c8:	4313      	orrs	r3, r2
 80105ca:	b21b      	sxth	r3, r3
 80105cc:	b29a      	uxth	r2, r3
 80105ce:	4b62      	ldr	r3, [pc, #392]	; (8010758 <Encoder_Refresh+0x1c0>)
 80105d0:	801a      	strh	r2, [r3, #0]

	_theta = (float)angle_raw / (float)ENCODER_RESOL * 2.0f * M_PI + hEncoder->Init.theta_offset;
 80105d2:	4b61      	ldr	r3, [pc, #388]	; (8010758 <Encoder_Refresh+0x1c0>)
 80105d4:	881b      	ldrh	r3, [r3, #0]
 80105d6:	ee07 3a90 	vmov	s15, r3
 80105da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80105de:	eddf 6a5f 	vldr	s13, [pc, #380]	; 801075c <Encoder_Refresh+0x1c4>
 80105e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80105e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80105ea:	ee17 0a90 	vmov	r0, s15
 80105ee:	f7f7 fee3 	bl	80083b8 <__aeabi_f2d>
 80105f2:	a353      	add	r3, pc, #332	; (adr r3, 8010740 <Encoder_Refresh+0x1a8>)
 80105f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105f8:	f7f7 ff36 	bl	8008468 <__aeabi_dmul>
 80105fc:	4603      	mov	r3, r0
 80105fe:	460c      	mov	r4, r1
 8010600:	4625      	mov	r5, r4
 8010602:	461c      	mov	r4, r3
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	4618      	mov	r0, r3
 801060a:	f7f7 fed5 	bl	80083b8 <__aeabi_f2d>
 801060e:	4602      	mov	r2, r0
 8010610:	460b      	mov	r3, r1
 8010612:	4620      	mov	r0, r4
 8010614:	4629      	mov	r1, r5
 8010616:	f7f7 fd71 	bl	80080fc <__adddf3>
 801061a:	4603      	mov	r3, r0
 801061c:	460c      	mov	r4, r1
 801061e:	4618      	mov	r0, r3
 8010620:	4621      	mov	r1, r4
 8010622:	f7f8 f9f9 	bl	8008a18 <__aeabi_d2f>
 8010626:	4602      	mov	r2, r0
 8010628:	4b4d      	ldr	r3, [pc, #308]	; (8010760 <Encoder_Refresh+0x1c8>)
 801062a:	601a      	str	r2, [r3, #0]

	if(_theta < 0.0f)			hEncoder->theta = _theta + 2 * M_PI;
 801062c:	4b4c      	ldr	r3, [pc, #304]	; (8010760 <Encoder_Refresh+0x1c8>)
 801062e:	edd3 7a00 	vldr	s15, [r3]
 8010632:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801063a:	d513      	bpl.n	8010664 <Encoder_Refresh+0xcc>
 801063c:	4b48      	ldr	r3, [pc, #288]	; (8010760 <Encoder_Refresh+0x1c8>)
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	4618      	mov	r0, r3
 8010642:	f7f7 feb9 	bl	80083b8 <__aeabi_f2d>
 8010646:	a340      	add	r3, pc, #256	; (adr r3, 8010748 <Encoder_Refresh+0x1b0>)
 8010648:	e9d3 2300 	ldrd	r2, r3, [r3]
 801064c:	f7f7 fd56 	bl	80080fc <__adddf3>
 8010650:	4603      	mov	r3, r0
 8010652:	460c      	mov	r4, r1
 8010654:	4618      	mov	r0, r3
 8010656:	4621      	mov	r1, r4
 8010658:	f7f8 f9de 	bl	8008a18 <__aeabi_d2f>
 801065c:	4602      	mov	r2, r0
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	619a      	str	r2, [r3, #24]
 8010662:	e024      	b.n	80106ae <Encoder_Refresh+0x116>
	else if(_theta >= 2 * M_PI)	hEncoder->theta = _theta - 2 * M_PI;
 8010664:	4b3e      	ldr	r3, [pc, #248]	; (8010760 <Encoder_Refresh+0x1c8>)
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	4618      	mov	r0, r3
 801066a:	f7f7 fea5 	bl	80083b8 <__aeabi_f2d>
 801066e:	a336      	add	r3, pc, #216	; (adr r3, 8010748 <Encoder_Refresh+0x1b0>)
 8010670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010674:	f7f8 f97e 	bl	8008974 <__aeabi_dcmpge>
 8010678:	4603      	mov	r3, r0
 801067a:	2b00      	cmp	r3, #0
 801067c:	d013      	beq.n	80106a6 <Encoder_Refresh+0x10e>
 801067e:	4b38      	ldr	r3, [pc, #224]	; (8010760 <Encoder_Refresh+0x1c8>)
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	4618      	mov	r0, r3
 8010684:	f7f7 fe98 	bl	80083b8 <__aeabi_f2d>
 8010688:	a32f      	add	r3, pc, #188	; (adr r3, 8010748 <Encoder_Refresh+0x1b0>)
 801068a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801068e:	f7f7 fd33 	bl	80080f8 <__aeabi_dsub>
 8010692:	4603      	mov	r3, r0
 8010694:	460c      	mov	r4, r1
 8010696:	4618      	mov	r0, r3
 8010698:	4621      	mov	r1, r4
 801069a:	f7f8 f9bd 	bl	8008a18 <__aeabi_d2f>
 801069e:	4602      	mov	r2, r0
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	619a      	str	r2, [r3, #24]
 80106a4:	e003      	b.n	80106ae <Encoder_Refresh+0x116>
	else						hEncoder->theta = _theta;
 80106a6:	4b2e      	ldr	r3, [pc, #184]	; (8010760 <Encoder_Refresh+0x1c8>)
 80106a8:	681a      	ldr	r2, [r3, #0]
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	619a      	str	r2, [r3, #24]


	// 
	if(hEncoder->firstLaunch != 0)
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80106b4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80106b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80106bc:	d008      	beq.n	80106d0 <Encoder_Refresh+0x138>
	{
		d_theta = 0.0f;
 80106be:	4b29      	ldr	r3, [pc, #164]	; (8010764 <Encoder_Refresh+0x1cc>)
 80106c0:	f04f 0200 	mov.w	r2, #0
 80106c4:	601a      	str	r2, [r3, #0]
		hEncoder->firstLaunch = 0;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	f04f 0200 	mov.w	r2, #0
 80106cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80106ce:	e00a      	b.n	80106e6 <Encoder_Refresh+0x14e>
	}
	else
	{
		d_theta = hEncoder->theta - hEncoder->p_theta;
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	ed93 7a06 	vldr	s14, [r3, #24]
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80106dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80106e0:	4b20      	ldr	r3, [pc, #128]	; (8010764 <Encoder_Refresh+0x1cc>)
 80106e2:	edc3 7a00 	vstr	s15, [r3]
	}
	hEncoder->p_theta = hEncoder->theta;
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	699a      	ldr	r2, [r3, #24]
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	625a      	str	r2, [r3, #36]	; 0x24

	// Unwrapping Process
	if(d_theta < - M_PI)
 80106ee:	4b1d      	ldr	r3, [pc, #116]	; (8010764 <Encoder_Refresh+0x1cc>)
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	4618      	mov	r0, r3
 80106f4:	f7f7 fe60 	bl	80083b8 <__aeabi_f2d>
 80106f8:	a315      	add	r3, pc, #84	; (adr r3, 8010750 <Encoder_Refresh+0x1b8>)
 80106fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106fe:	f7f8 f925 	bl	800894c <__aeabi_dcmplt>
 8010702:	4603      	mov	r3, r0
 8010704:	2b00      	cmp	r3, #0
 8010706:	d02f      	beq.n	8010768 <Encoder_Refresh+0x1d0>
	{
		d_theta += 2 * M_PI;
 8010708:	4b16      	ldr	r3, [pc, #88]	; (8010764 <Encoder_Refresh+0x1cc>)
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	4618      	mov	r0, r3
 801070e:	f7f7 fe53 	bl	80083b8 <__aeabi_f2d>
 8010712:	a30d      	add	r3, pc, #52	; (adr r3, 8010748 <Encoder_Refresh+0x1b0>)
 8010714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010718:	f7f7 fcf0 	bl	80080fc <__adddf3>
 801071c:	4603      	mov	r3, r0
 801071e:	460c      	mov	r4, r1
 8010720:	4618      	mov	r0, r3
 8010722:	4621      	mov	r1, r4
 8010724:	f7f8 f978 	bl	8008a18 <__aeabi_d2f>
 8010728:	4602      	mov	r2, r0
 801072a:	4b0e      	ldr	r3, [pc, #56]	; (8010764 <Encoder_Refresh+0x1cc>)
 801072c:	601a      	str	r2, [r3, #0]
		hEncoder->turnCount += 1;
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	69db      	ldr	r3, [r3, #28]
 8010732:	1c5a      	adds	r2, r3, #1
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	61da      	str	r2, [r3, #28]
 8010738:	e03b      	b.n	80107b2 <Encoder_Refresh+0x21a>
 801073a:	bf00      	nop
 801073c:	f3af 8000 	nop.w
 8010740:	54442d18 	.word	0x54442d18
 8010744:	400921fb 	.word	0x400921fb
 8010748:	54442d18 	.word	0x54442d18
 801074c:	401921fb 	.word	0x401921fb
 8010750:	54442d18 	.word	0x54442d18
 8010754:	c00921fb 	.word	0xc00921fb
 8010758:	2000024a 	.word	0x2000024a
 801075c:	46800000 	.word	0x46800000
 8010760:	2000024c 	.word	0x2000024c
 8010764:	20000250 	.word	0x20000250
	}
	else if(d_theta > M_PI)
 8010768:	4b93      	ldr	r3, [pc, #588]	; (80109b8 <Encoder_Refresh+0x420>)
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	4618      	mov	r0, r3
 801076e:	f7f7 fe23 	bl	80083b8 <__aeabi_f2d>
 8010772:	a389      	add	r3, pc, #548	; (adr r3, 8010998 <Encoder_Refresh+0x400>)
 8010774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010778:	f7f8 f906 	bl	8008988 <__aeabi_dcmpgt>
 801077c:	4603      	mov	r3, r0
 801077e:	2b00      	cmp	r3, #0
 8010780:	d017      	beq.n	80107b2 <Encoder_Refresh+0x21a>
	{
		d_theta -= 2 * M_PI;
 8010782:	4b8d      	ldr	r3, [pc, #564]	; (80109b8 <Encoder_Refresh+0x420>)
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	4618      	mov	r0, r3
 8010788:	f7f7 fe16 	bl	80083b8 <__aeabi_f2d>
 801078c:	a384      	add	r3, pc, #528	; (adr r3, 80109a0 <Encoder_Refresh+0x408>)
 801078e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010792:	f7f7 fcb1 	bl	80080f8 <__aeabi_dsub>
 8010796:	4603      	mov	r3, r0
 8010798:	460c      	mov	r4, r1
 801079a:	4618      	mov	r0, r3
 801079c:	4621      	mov	r1, r4
 801079e:	f7f8 f93b 	bl	8008a18 <__aeabi_d2f>
 80107a2:	4602      	mov	r2, r0
 80107a4:	4b84      	ldr	r3, [pc, #528]	; (80109b8 <Encoder_Refresh+0x420>)
 80107a6:	601a      	str	r2, [r3, #0]
		hEncoder->turnCount += -1;
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	69db      	ldr	r3, [r3, #28]
 80107ac:	1e5a      	subs	r2, r3, #1
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	61da      	str	r2, [r3, #28]
	}

	// LPF
	hEncoder->omega = hEncoder->omega * SPEED_LPF_COEFF + d_theta / hEncoder->Init.cycleTime * (1.0f - SPEED_LPF_COEFF);
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80107b6:	4618      	mov	r0, r3
 80107b8:	f7f7 fdfe 	bl	80083b8 <__aeabi_f2d>
 80107bc:	a37a      	add	r3, pc, #488	; (adr r3, 80109a8 <Encoder_Refresh+0x410>)
 80107be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107c2:	f7f7 fe51 	bl	8008468 <__aeabi_dmul>
 80107c6:	4603      	mov	r3, r0
 80107c8:	460c      	mov	r4, r1
 80107ca:	4625      	mov	r5, r4
 80107cc:	461c      	mov	r4, r3
 80107ce:	4b7a      	ldr	r3, [pc, #488]	; (80109b8 <Encoder_Refresh+0x420>)
 80107d0:	ed93 7a00 	vldr	s14, [r3]
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	edd3 7a02 	vldr	s15, [r3, #8]
 80107da:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80107de:	ee16 0a90 	vmov	r0, s13
 80107e2:	f7f7 fde9 	bl	80083b8 <__aeabi_f2d>
 80107e6:	a372      	add	r3, pc, #456	; (adr r3, 80109b0 <Encoder_Refresh+0x418>)
 80107e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107ec:	f7f7 fe3c 	bl	8008468 <__aeabi_dmul>
 80107f0:	4602      	mov	r2, r0
 80107f2:	460b      	mov	r3, r1
 80107f4:	4620      	mov	r0, r4
 80107f6:	4629      	mov	r1, r5
 80107f8:	f7f7 fc80 	bl	80080fc <__adddf3>
 80107fc:	4603      	mov	r3, r0
 80107fe:	460c      	mov	r4, r1
 8010800:	4618      	mov	r0, r3
 8010802:	4621      	mov	r1, r4
 8010804:	f7f8 f908 	bl	8008a18 <__aeabi_d2f>
 8010808:	4602      	mov	r2, r0
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	629a      	str	r2, [r3, #40]	; 0x28

	// 
	hEncoder->theta_multiturn = hEncoder->theta + 2.0f * M_PI * hEncoder->turnCount;
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	699b      	ldr	r3, [r3, #24]
 8010812:	4618      	mov	r0, r3
 8010814:	f7f7 fdd0 	bl	80083b8 <__aeabi_f2d>
 8010818:	4604      	mov	r4, r0
 801081a:	460d      	mov	r5, r1
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	69db      	ldr	r3, [r3, #28]
 8010820:	4618      	mov	r0, r3
 8010822:	f7f7 fdb7 	bl	8008394 <__aeabi_i2d>
 8010826:	a35e      	add	r3, pc, #376	; (adr r3, 80109a0 <Encoder_Refresh+0x408>)
 8010828:	e9d3 2300 	ldrd	r2, r3, [r3]
 801082c:	f7f7 fe1c 	bl	8008468 <__aeabi_dmul>
 8010830:	4602      	mov	r2, r0
 8010832:	460b      	mov	r3, r1
 8010834:	4620      	mov	r0, r4
 8010836:	4629      	mov	r1, r5
 8010838:	f7f7 fc60 	bl	80080fc <__adddf3>
 801083c:	4603      	mov	r3, r0
 801083e:	460c      	mov	r4, r1
 8010840:	4618      	mov	r0, r3
 8010842:	4621      	mov	r1, r4
 8010844:	f7f8 f8e8 	bl	8008a18 <__aeabi_d2f>
 8010848:	4602      	mov	r2, r0
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	621a      	str	r2, [r3, #32]

	// 
	_theta_re = fmodf((float)angle_raw / (float)ENCODER_RESOL * 2.0f * M_PI * POLE_PAIRS, 2.0f * M_PI) + hEncoder->Init.theta_re_offset;
 801084e:	4b5b      	ldr	r3, [pc, #364]	; (80109bc <Encoder_Refresh+0x424>)
 8010850:	881b      	ldrh	r3, [r3, #0]
 8010852:	ee07 3a90 	vmov	s15, r3
 8010856:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 801085a:	eddf 6a59 	vldr	s13, [pc, #356]	; 80109c0 <Encoder_Refresh+0x428>
 801085e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010862:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010866:	ee17 0a90 	vmov	r0, s15
 801086a:	f7f7 fda5 	bl	80083b8 <__aeabi_f2d>
 801086e:	a34a      	add	r3, pc, #296	; (adr r3, 8010998 <Encoder_Refresh+0x400>)
 8010870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010874:	f7f7 fdf8 	bl	8008468 <__aeabi_dmul>
 8010878:	4603      	mov	r3, r0
 801087a:	460c      	mov	r4, r1
 801087c:	4618      	mov	r0, r3
 801087e:	4621      	mov	r1, r4
 8010880:	f04f 0200 	mov.w	r2, #0
 8010884:	4b4f      	ldr	r3, [pc, #316]	; (80109c4 <Encoder_Refresh+0x42c>)
 8010886:	f7f7 fdef 	bl	8008468 <__aeabi_dmul>
 801088a:	4603      	mov	r3, r0
 801088c:	460c      	mov	r4, r1
 801088e:	4618      	mov	r0, r3
 8010890:	4621      	mov	r1, r4
 8010892:	f7f8 f8c1 	bl	8008a18 <__aeabi_d2f>
 8010896:	4603      	mov	r3, r0
 8010898:	eddf 0a4b 	vldr	s1, [pc, #300]	; 80109c8 <Encoder_Refresh+0x430>
 801089c:	ee00 3a10 	vmov	s0, r3
 80108a0:	f004 f896 	bl	80149d0 <fmodf>
 80108a4:	eeb0 7a40 	vmov.f32	s14, s0
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	edd3 7a01 	vldr	s15, [r3, #4]
 80108ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80108b2:	4b46      	ldr	r3, [pc, #280]	; (80109cc <Encoder_Refresh+0x434>)
 80108b4:	edc3 7a00 	vstr	s15, [r3]

	if(_theta_re < 0.0f)			hEncoder->theta_re = _theta_re + 2 * M_PI;
 80108b8:	4b44      	ldr	r3, [pc, #272]	; (80109cc <Encoder_Refresh+0x434>)
 80108ba:	edd3 7a00 	vldr	s15, [r3]
 80108be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80108c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108c6:	d513      	bpl.n	80108f0 <Encoder_Refresh+0x358>
 80108c8:	4b40      	ldr	r3, [pc, #256]	; (80109cc <Encoder_Refresh+0x434>)
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	4618      	mov	r0, r3
 80108ce:	f7f7 fd73 	bl	80083b8 <__aeabi_f2d>
 80108d2:	a333      	add	r3, pc, #204	; (adr r3, 80109a0 <Encoder_Refresh+0x408>)
 80108d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108d8:	f7f7 fc10 	bl	80080fc <__adddf3>
 80108dc:	4603      	mov	r3, r0
 80108de:	460c      	mov	r4, r1
 80108e0:	4618      	mov	r0, r3
 80108e2:	4621      	mov	r1, r4
 80108e4:	f7f8 f898 	bl	8008a18 <__aeabi_d2f>
 80108e8:	4602      	mov	r2, r0
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	635a      	str	r2, [r3, #52]	; 0x34
 80108ee:	e024      	b.n	801093a <Encoder_Refresh+0x3a2>
	else if(_theta_re >= 2 * M_PI)	hEncoder->theta_re = _theta_re - 2 * M_PI;
 80108f0:	4b36      	ldr	r3, [pc, #216]	; (80109cc <Encoder_Refresh+0x434>)
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	4618      	mov	r0, r3
 80108f6:	f7f7 fd5f 	bl	80083b8 <__aeabi_f2d>
 80108fa:	a329      	add	r3, pc, #164	; (adr r3, 80109a0 <Encoder_Refresh+0x408>)
 80108fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010900:	f7f8 f838 	bl	8008974 <__aeabi_dcmpge>
 8010904:	4603      	mov	r3, r0
 8010906:	2b00      	cmp	r3, #0
 8010908:	d013      	beq.n	8010932 <Encoder_Refresh+0x39a>
 801090a:	4b30      	ldr	r3, [pc, #192]	; (80109cc <Encoder_Refresh+0x434>)
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	4618      	mov	r0, r3
 8010910:	f7f7 fd52 	bl	80083b8 <__aeabi_f2d>
 8010914:	a322      	add	r3, pc, #136	; (adr r3, 80109a0 <Encoder_Refresh+0x408>)
 8010916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801091a:	f7f7 fbed 	bl	80080f8 <__aeabi_dsub>
 801091e:	4603      	mov	r3, r0
 8010920:	460c      	mov	r4, r1
 8010922:	4618      	mov	r0, r3
 8010924:	4621      	mov	r1, r4
 8010926:	f7f8 f877 	bl	8008a18 <__aeabi_d2f>
 801092a:	4602      	mov	r2, r0
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	635a      	str	r2, [r3, #52]	; 0x34
 8010930:	e003      	b.n	801093a <Encoder_Refresh+0x3a2>
	else							hEncoder->theta_re = _theta_re;
 8010932:	4b26      	ldr	r3, [pc, #152]	; (80109cc <Encoder_Refresh+0x434>)
 8010934:	681a      	ldr	r2, [r3, #0]
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	635a      	str	r2, [r3, #52]	; 0x34

	hEncoder->cos_theta_re = sin_table2[(int)((hEncoder->theta_re * 0.3183f + 0.5f) * 5000.0f)];
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8010940:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80109d0 <Encoder_Refresh+0x438>
 8010944:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010948:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801094c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010950:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80109d4 <Encoder_Refresh+0x43c>
 8010954:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010958:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801095c:	ee17 3a90 	vmov	r3, s15
 8010960:	4a1d      	ldr	r2, [pc, #116]	; (80109d8 <Encoder_Refresh+0x440>)
 8010962:	009b      	lsls	r3, r3, #2
 8010964:	4413      	add	r3, r2
 8010966:	681a      	ldr	r2, [r3, #0]
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	639a      	str	r2, [r3, #56]	; 0x38
	hEncoder->sin_theta_re = sin_table2[(int)(hEncoder->theta_re * 1591.54943f)];
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8010972:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80109dc <Encoder_Refresh+0x444>
 8010976:	ee67 7a87 	vmul.f32	s15, s15, s14
 801097a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801097e:	ee17 3a90 	vmov	r3, s15
 8010982:	4a15      	ldr	r2, [pc, #84]	; (80109d8 <Encoder_Refresh+0x440>)
 8010984:	009b      	lsls	r3, r3, #2
 8010986:	4413      	add	r3, r2
 8010988:	681a      	ldr	r2, [r3, #0]
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	63da      	str	r2, [r3, #60]	; 0x3c


	return 0;
 801098e:	2300      	movs	r3, #0

}
 8010990:	4618      	mov	r0, r3
 8010992:	3708      	adds	r7, #8
 8010994:	46bd      	mov	sp, r7
 8010996:	bdb0      	pop	{r4, r5, r7, pc}
 8010998:	54442d18 	.word	0x54442d18
 801099c:	400921fb 	.word	0x400921fb
 80109a0:	54442d18 	.word	0x54442d18
 80109a4:	401921fb 	.word	0x401921fb
 80109a8:	aa57066e 	.word	0xaa57066e
 80109ac:	3fe859a4 	.word	0x3fe859a4
 80109b0:	56a3e648 	.word	0x56a3e648
 80109b4:	3fce996d 	.word	0x3fce996d
 80109b8:	20000250 	.word	0x20000250
 80109bc:	2000024a 	.word	0x2000024a
 80109c0:	46800000 	.word	0x46800000
 80109c4:	401c0000 	.word	0x401c0000
 80109c8:	40c90fdb 	.word	0x40c90fdb
 80109cc:	20000254 	.word	0x20000254
 80109d0:	3ea2f838 	.word	0x3ea2f838
 80109d4:	459c4000 	.word	0x459c4000
 80109d8:	08014e00 	.word	0x08014e00
 80109dc:	44c6f195 	.word	0x44c6f195

080109e0 <Flash_clear>:
>>>>>>> master
extern char _backup_flash_start;


// Flashsectoe1
HAL_StatusTypeDef Flash_clear()
{
<<<<<<< HEAD
 800f170:	b580      	push	{r7, lr}
 800f172:	b088      	sub	sp, #32
 800f174:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800f176:	f7fb fbb1 	bl	800a8dc <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800f17a:	2300      	movs	r3, #0
 800f17c:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM;
 800f17e:	2301      	movs	r3, #1
 800f180:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800f182:	2302      	movs	r3, #2
 800f184:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 800f186:	2301      	movs	r3, #1
 800f188:	617b      	str	r3, [r7, #20]
=======
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b088      	sub	sp, #32
 80109e4:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 80109e6:	f7fa f8e1 	bl	800abac <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 80109ea:	2300      	movs	r3, #0
 80109ec:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM;
 80109ee:	2301      	movs	r3, #1
 80109f0:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80109f2:	2302      	movs	r3, #2
 80109f4:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 80109f6:	2301      	movs	r3, #1
 80109f8:	617b      	str	r3, [r7, #20]
>>>>>>> master

    // Erasesectorerror_sector
    // Erase0xFFFFFFFF
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
<<<<<<< HEAD
 800f18a:	1d3a      	adds	r2, r7, #4
 800f18c:	f107 0308 	add.w	r3, r7, #8
 800f190:	4611      	mov	r1, r2
 800f192:	4618      	mov	r0, r3
 800f194:	f7fb fd10 	bl	800abb8 <HAL_FLASHEx_Erase>
 800f198:	4603      	mov	r3, r0
 800f19a:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 800f19c:	f7fb fbc0 	bl	800a920 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 800f1a0:	7ffb      	ldrb	r3, [r7, #31]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d105      	bne.n	800f1b2 <Flash_clear+0x42>
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1ac:	d101      	bne.n	800f1b2 <Flash_clear+0x42>
 800f1ae:	2301      	movs	r3, #1
 800f1b0:	e000      	b.n	800f1b4 <Flash_clear+0x44>
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	b2db      	uxtb	r3, r3
}
 800f1b6:	4618      	mov	r0, r3
 800f1b8:	3720      	adds	r7, #32
 800f1ba:	46bd      	mov	sp, r7
 800f1bc:	bd80      	pop	{r7, pc}
	...

0800f1c0 <Flash_load>:
=======
 80109fa:	1d3a      	adds	r2, r7, #4
 80109fc:	f107 0308 	add.w	r3, r7, #8
 8010a00:	4611      	mov	r1, r2
 8010a02:	4618      	mov	r0, r3
 8010a04:	f7fa fa40 	bl	800ae88 <HAL_FLASHEx_Erase>
 8010a08:	4603      	mov	r3, r0
 8010a0a:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 8010a0c:	f7fa f8f0 	bl	800abf0 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 8010a10:	7ffb      	ldrb	r3, [r7, #31]
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d105      	bne.n	8010a22 <Flash_clear+0x42>
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a1c:	d101      	bne.n	8010a22 <Flash_clear+0x42>
 8010a1e:	2301      	movs	r3, #1
 8010a20:	e000      	b.n	8010a24 <Flash_clear+0x44>
 8010a22:	2300      	movs	r3, #0
 8010a24:	b2db      	uxtb	r3, r3
}
 8010a26:	4618      	mov	r0, r3
 8010a28:	3720      	adds	r7, #32
 8010a2a:	46bd      	mov	sp, r7
 8010a2c:	bd80      	pop	{r7, pc}
	...

08010a30 <Flash_load>:
>>>>>>> master

// Flashsector1work_ram
// work_ram
uint8_t* Flash_load()
{
<<<<<<< HEAD
 800f1c0:	b580      	push	{r7, lr}
 800f1c2:	af00      	add	r7, sp, #0
    memcpy(work_ram, &_backup_flash_start, BACKUP_FLASH_SECTOR_SIZE);
 800f1c4:	4a05      	ldr	r2, [pc, #20]	; (800f1dc <Flash_load+0x1c>)
 800f1c6:	4b06      	ldr	r3, [pc, #24]	; (800f1e0 <Flash_load+0x20>)
 800f1c8:	4610      	mov	r0, r2
 800f1ca:	4619      	mov	r1, r3
 800f1cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f1d0:	461a      	mov	r2, r3
 800f1d2:	f001 febb 	bl	8010f4c <memcpy>
    return work_ram;
 800f1d6:	4b01      	ldr	r3, [pc, #4]	; (800f1dc <Flash_load+0x1c>)
}
 800f1d8:	4618      	mov	r0, r3
 800f1da:	bd80      	pop	{r7, pc}
 800f1dc:	20000188 	.word	0x20000188
 800f1e0:	08004000 	.word	0x08004000

0800f1e4 <Flash_store>:
=======
 8010a30:	b580      	push	{r7, lr}
 8010a32:	af00      	add	r7, sp, #0
    memcpy(work_ram, &_backup_flash_start, BACKUP_FLASH_SECTOR_SIZE);
 8010a34:	4a05      	ldr	r2, [pc, #20]	; (8010a4c <Flash_load+0x1c>)
 8010a36:	4b06      	ldr	r3, [pc, #24]	; (8010a50 <Flash_load+0x20>)
 8010a38:	4610      	mov	r0, r2
 8010a3a:	4619      	mov	r1, r3
 8010a3c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8010a40:	461a      	mov	r2, r3
 8010a42:	f001 fc31 	bl	80122a8 <memcpy>
    return work_ram;
 8010a46:	4b01      	ldr	r3, [pc, #4]	; (8010a4c <Flash_load+0x1c>)
}
 8010a48:	4618      	mov	r0, r3
 8010a4a:	bd80      	pop	{r7, pc}
 8010a4c:	20000258 	.word	0x20000258
 8010a50:	08004000 	.word	0x08004000

08010a54 <Flash_store>:
>>>>>>> master

// Flashsector1work_ram
HAL_StatusTypeDef Flash_store()
{
<<<<<<< HEAD
 800f1e4:	b590      	push	{r4, r7, lr}
 800f1e6:	b085      	sub	sp, #20
 800f1e8:	af00      	add	r7, sp, #0
    // Flashclear
    if (!Flash_clear()) return HAL_ERROR;
 800f1ea:	f7ff ffc1 	bl	800f170 <Flash_clear>
 800f1ee:	4603      	mov	r3, r0
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d101      	bne.n	800f1f8 <Flash_store+0x14>
 800f1f4:	2301      	movs	r3, #1
 800f1f6:	e02f      	b.n	800f258 <Flash_store+0x74>

    uint32_t *p_work_ram = (uint32_t*)work_ram;
 800f1f8:	4b19      	ldr	r3, [pc, #100]	; (800f260 <Flash_store+0x7c>)
 800f1fa:	607b      	str	r3, [r7, #4]

    HAL_FLASH_Unlock();
 800f1fc:	f7fb fb6e 	bl	800a8dc <HAL_FLASH_Unlock>
=======
 8010a54:	b590      	push	{r4, r7, lr}
 8010a56:	b085      	sub	sp, #20
 8010a58:	af00      	add	r7, sp, #0
    // Flashclear
    if (!Flash_clear()) return HAL_ERROR;
 8010a5a:	f7ff ffc1 	bl	80109e0 <Flash_clear>
 8010a5e:	4603      	mov	r3, r0
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d101      	bne.n	8010a68 <Flash_store+0x14>
 8010a64:	2301      	movs	r3, #1
 8010a66:	e02f      	b.n	8010ac8 <Flash_store+0x74>

    uint32_t *p_work_ram = (uint32_t*)work_ram;
 8010a68:	4b19      	ldr	r3, [pc, #100]	; (8010ad0 <Flash_store+0x7c>)
 8010a6a:	607b      	str	r3, [r7, #4]

    HAL_FLASH_Unlock();
 8010a6c:	f7fa f89e 	bl	800abac <HAL_FLASH_Unlock>
>>>>>>> master

    // work_ram4
    HAL_StatusTypeDef result;
    const size_t write_cnt = BACKUP_FLASH_SECTOR_SIZE / sizeof(uint32_t);
<<<<<<< HEAD
 800f200:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f204:	603b      	str	r3, [r7, #0]

    for (size_t i=0; i<write_cnt; i++)
 800f206:	2300      	movs	r3, #0
 800f208:	60bb      	str	r3, [r7, #8]
 800f20a:	e017      	b.n	800f23c <Flash_store+0x58>
=======
 8010a70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010a74:	603b      	str	r3, [r7, #0]

    for (size_t i=0; i<write_cnt; i++)
 8010a76:	2300      	movs	r3, #0
 8010a78:	60bb      	str	r3, [r7, #8]
 8010a7a:	e017      	b.n	8010aac <Flash_store+0x58>
>>>>>>> master
    {
        result = HAL_FLASH_Program(
                    FLASH_TYPEPROGRAM_WORD,
                    (uint32_t)(&_backup_flash_start) + sizeof(uint32_t) * i,
<<<<<<< HEAD
 800f20c:	68bb      	ldr	r3, [r7, #8]
 800f20e:	009b      	lsls	r3, r3, #2
 800f210:	4a14      	ldr	r2, [pc, #80]	; (800f264 <Flash_store+0x80>)
        result = HAL_FLASH_Program(
 800f212:	1899      	adds	r1, r3, r2
                    p_work_ram[i]
 800f214:	68bb      	ldr	r3, [r7, #8]
 800f216:	009b      	lsls	r3, r3, #2
 800f218:	687a      	ldr	r2, [r7, #4]
 800f21a:	4413      	add	r3, r2
 800f21c:	681b      	ldr	r3, [r3, #0]
        result = HAL_FLASH_Program(
 800f21e:	f04f 0400 	mov.w	r4, #0
 800f222:	461a      	mov	r2, r3
 800f224:	4623      	mov	r3, r4
 800f226:	2002      	movs	r0, #2
 800f228:	f7fb fb04 	bl	800a834 <HAL_FLASH_Program>
 800f22c:	4603      	mov	r3, r0
 800f22e:	73fb      	strb	r3, [r7, #15]
                );
        if (result != HAL_OK) break;
 800f230:	7bfb      	ldrb	r3, [r7, #15]
 800f232:	2b00      	cmp	r3, #0
 800f234:	d107      	bne.n	800f246 <Flash_store+0x62>
    for (size_t i=0; i<write_cnt; i++)
 800f236:	68bb      	ldr	r3, [r7, #8]
 800f238:	3301      	adds	r3, #1
 800f23a:	60bb      	str	r3, [r7, #8]
 800f23c:	68ba      	ldr	r2, [r7, #8]
 800f23e:	683b      	ldr	r3, [r7, #0]
 800f240:	429a      	cmp	r2, r3
 800f242:	d3e3      	bcc.n	800f20c <Flash_store+0x28>
 800f244:	e000      	b.n	800f248 <Flash_store+0x64>
        if (result != HAL_OK) break;
 800f246:	bf00      	nop
    }

    HAL_FLASH_Lock();
 800f248:	f7fb fb6a 	bl	800a920 <HAL_FLASH_Lock>

    return result == HAL_OK;
 800f24c:	7bfb      	ldrb	r3, [r7, #15]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	bf0c      	ite	eq
 800f252:	2301      	moveq	r3, #1
 800f254:	2300      	movne	r3, #0
 800f256:	b2db      	uxtb	r3, r3
}
 800f258:	4618      	mov	r0, r3
 800f25a:	3714      	adds	r7, #20
 800f25c:	46bd      	mov	sp, r7
 800f25e:	bd90      	pop	{r4, r7, pc}
 800f260:	20000188 	.word	0x20000188
 800f264:	08004000 	.word	0x08004000

0800f268 <MX_GPIO_Init>:
=======
 8010a7c:	68bb      	ldr	r3, [r7, #8]
 8010a7e:	009b      	lsls	r3, r3, #2
 8010a80:	4a14      	ldr	r2, [pc, #80]	; (8010ad4 <Flash_store+0x80>)
        result = HAL_FLASH_Program(
 8010a82:	1899      	adds	r1, r3, r2
                    p_work_ram[i]
 8010a84:	68bb      	ldr	r3, [r7, #8]
 8010a86:	009b      	lsls	r3, r3, #2
 8010a88:	687a      	ldr	r2, [r7, #4]
 8010a8a:	4413      	add	r3, r2
 8010a8c:	681b      	ldr	r3, [r3, #0]
        result = HAL_FLASH_Program(
 8010a8e:	f04f 0400 	mov.w	r4, #0
 8010a92:	461a      	mov	r2, r3
 8010a94:	4623      	mov	r3, r4
 8010a96:	2002      	movs	r0, #2
 8010a98:	f7fa f834 	bl	800ab04 <HAL_FLASH_Program>
 8010a9c:	4603      	mov	r3, r0
 8010a9e:	73fb      	strb	r3, [r7, #15]
                );
        if (result != HAL_OK) break;
 8010aa0:	7bfb      	ldrb	r3, [r7, #15]
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d107      	bne.n	8010ab6 <Flash_store+0x62>
    for (size_t i=0; i<write_cnt; i++)
 8010aa6:	68bb      	ldr	r3, [r7, #8]
 8010aa8:	3301      	adds	r3, #1
 8010aaa:	60bb      	str	r3, [r7, #8]
 8010aac:	68ba      	ldr	r2, [r7, #8]
 8010aae:	683b      	ldr	r3, [r7, #0]
 8010ab0:	429a      	cmp	r2, r3
 8010ab2:	d3e3      	bcc.n	8010a7c <Flash_store+0x28>
 8010ab4:	e000      	b.n	8010ab8 <Flash_store+0x64>
        if (result != HAL_OK) break;
 8010ab6:	bf00      	nop
    }

    HAL_FLASH_Lock();
 8010ab8:	f7fa f89a 	bl	800abf0 <HAL_FLASH_Lock>

    return result == HAL_OK;
 8010abc:	7bfb      	ldrb	r3, [r7, #15]
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	bf0c      	ite	eq
 8010ac2:	2301      	moveq	r3, #1
 8010ac4:	2300      	movne	r3, #0
 8010ac6:	b2db      	uxtb	r3, r3
}
 8010ac8:	4618      	mov	r0, r3
 8010aca:	3714      	adds	r7, #20
 8010acc:	46bd      	mov	sp, r7
 8010ace:	bd90      	pop	{r4, r7, pc}
 8010ad0:	20000258 	.word	0x20000258
 8010ad4:	08004000 	.word	0x08004000

08010ad8 <MX_GPIO_Init>:
>>>>>>> master
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
<<<<<<< HEAD
 800f268:	b580      	push	{r7, lr}
 800f26a:	b08a      	sub	sp, #40	; 0x28
 800f26c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f26e:	f107 0314 	add.w	r3, r7, #20
 800f272:	2200      	movs	r2, #0
 800f274:	601a      	str	r2, [r3, #0]
 800f276:	605a      	str	r2, [r3, #4]
 800f278:	609a      	str	r2, [r3, #8]
 800f27a:	60da      	str	r2, [r3, #12]
 800f27c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800f27e:	2300      	movs	r3, #0
 800f280:	613b      	str	r3, [r7, #16]
 800f282:	4b45      	ldr	r3, [pc, #276]	; (800f398 <MX_GPIO_Init+0x130>)
 800f284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f286:	4a44      	ldr	r2, [pc, #272]	; (800f398 <MX_GPIO_Init+0x130>)
 800f288:	f043 0304 	orr.w	r3, r3, #4
 800f28c:	6313      	str	r3, [r2, #48]	; 0x30
 800f28e:	4b42      	ldr	r3, [pc, #264]	; (800f398 <MX_GPIO_Init+0x130>)
 800f290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f292:	f003 0304 	and.w	r3, r3, #4
 800f296:	613b      	str	r3, [r7, #16]
 800f298:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800f29a:	2300      	movs	r3, #0
 800f29c:	60fb      	str	r3, [r7, #12]
 800f29e:	4b3e      	ldr	r3, [pc, #248]	; (800f398 <MX_GPIO_Init+0x130>)
 800f2a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2a2:	4a3d      	ldr	r2, [pc, #244]	; (800f398 <MX_GPIO_Init+0x130>)
 800f2a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f2a8:	6313      	str	r3, [r2, #48]	; 0x30
 800f2aa:	4b3b      	ldr	r3, [pc, #236]	; (800f398 <MX_GPIO_Init+0x130>)
 800f2ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f2b2:	60fb      	str	r3, [r7, #12]
 800f2b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800f2b6:	2300      	movs	r3, #0
 800f2b8:	60bb      	str	r3, [r7, #8]
 800f2ba:	4b37      	ldr	r3, [pc, #220]	; (800f398 <MX_GPIO_Init+0x130>)
 800f2bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2be:	4a36      	ldr	r2, [pc, #216]	; (800f398 <MX_GPIO_Init+0x130>)
 800f2c0:	f043 0301 	orr.w	r3, r3, #1
 800f2c4:	6313      	str	r3, [r2, #48]	; 0x30
 800f2c6:	4b34      	ldr	r3, [pc, #208]	; (800f398 <MX_GPIO_Init+0x130>)
 800f2c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2ca:	f003 0301 	and.w	r3, r3, #1
 800f2ce:	60bb      	str	r3, [r7, #8]
 800f2d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800f2d2:	2300      	movs	r3, #0
 800f2d4:	607b      	str	r3, [r7, #4]
 800f2d6:	4b30      	ldr	r3, [pc, #192]	; (800f398 <MX_GPIO_Init+0x130>)
 800f2d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2da:	4a2f      	ldr	r2, [pc, #188]	; (800f398 <MX_GPIO_Init+0x130>)
 800f2dc:	f043 0302 	orr.w	r3, r3, #2
 800f2e0:	6313      	str	r3, [r2, #48]	; 0x30
 800f2e2:	4b2d      	ldr	r3, [pc, #180]	; (800f398 <MX_GPIO_Init+0x130>)
 800f2e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f2e6:	f003 0302 	and.w	r3, r3, #2
 800f2ea:	607b      	str	r3, [r7, #4]
 800f2ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DB1_Pin|OP_CAL_Pin|GATE_EN_Pin, GPIO_PIN_RESET);
 800f2ee:	2200      	movs	r2, #0
 800f2f0:	f44f 61cc 	mov.w	r1, #1632	; 0x660
 800f2f4:	4829      	ldr	r0, [pc, #164]	; (800f39c <MX_GPIO_Init+0x134>)
 800f2f6:	f7fb ff2b 	bl	800b150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_NSS_Pin|DB2_Pin|DB0_Pin, GPIO_PIN_RESET);
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	f241 0150 	movw	r1, #4176	; 0x1050
 800f300:	4827      	ldr	r0, [pc, #156]	; (800f3a0 <MX_GPIO_Init+0x138>)
 800f302:	f7fb ff25 	bl	800b150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800f306:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f30a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800f30c:	4b25      	ldr	r3, [pc, #148]	; (800f3a4 <MX_GPIO_Init+0x13c>)
 800f30e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f310:	2300      	movs	r3, #0
 800f312:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800f314:	f107 0314 	add.w	r3, r7, #20
 800f318:	4619      	mov	r1, r3
 800f31a:	4823      	ldr	r0, [pc, #140]	; (800f3a8 <MX_GPIO_Init+0x140>)
 800f31c:	f7fb fd6e 	bl	800adfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|DB1_Pin|OP_CAL_Pin|GATE_EN_Pin;
 800f320:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 800f324:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f326:	2301      	movs	r3, #1
 800f328:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f32a:	2300      	movs	r3, #0
 800f32c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f32e:	2300      	movs	r3, #0
 800f330:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f332:	f107 0314 	add.w	r3, r7, #20
 800f336:	4619      	mov	r1, r3
 800f338:	4818      	ldr	r0, [pc, #96]	; (800f39c <MX_GPIO_Init+0x134>)
 800f33a:	f7fb fd5f 	bl	800adfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|DB2_Pin|DB0_Pin;
 800f33e:	f241 0350 	movw	r3, #4176	; 0x1050
 800f342:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f344:	2301      	movs	r3, #1
 800f346:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f348:	2300      	movs	r3, #0
 800f34a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f34c:	2300      	movs	r3, #0
 800f34e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f350:	f107 0314 	add.w	r3, r7, #20
 800f354:	4619      	mov	r1, r3
 800f356:	4812      	ldr	r0, [pc, #72]	; (800f3a0 <MX_GPIO_Init+0x138>)
 800f358:	f7fb fd50 	bl	800adfc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CH_b0_Pin|CH_b1_Pin|CH_b2_Pin;
 800f35c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800f360:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f362:	2300      	movs	r3, #0
 800f364:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800f366:	2301      	movs	r3, #1
 800f368:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f36a:	f107 0314 	add.w	r3, r7, #20
 800f36e:	4619      	mov	r1, r3
 800f370:	480b      	ldr	r0, [pc, #44]	; (800f3a0 <MX_GPIO_Init+0x138>)
 800f372:	f7fb fd43 	bl	800adfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BR_FLT_Pin;
 800f376:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f37a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f37c:	2300      	movs	r3, #0
 800f37e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f380:	2300      	movs	r3, #0
 800f382:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BR_FLT_GPIO_Port, &GPIO_InitStruct);
 800f384:	f107 0314 	add.w	r3, r7, #20
 800f388:	4619      	mov	r1, r3
 800f38a:	4804      	ldr	r0, [pc, #16]	; (800f39c <MX_GPIO_Init+0x134>)
 800f38c:	f7fb fd36 	bl	800adfc <HAL_GPIO_Init>

}
 800f390:	bf00      	nop
 800f392:	3728      	adds	r7, #40	; 0x28
 800f394:	46bd      	mov	sp, r7
 800f396:	bd80      	pop	{r7, pc}
 800f398:	40023800 	.word	0x40023800
 800f39c:	40020000 	.word	0x40020000
 800f3a0:	40020400 	.word	0x40020400
 800f3a4:	10210000 	.word	0x10210000
 800f3a8:	40020800 	.word	0x40020800

0800f3ac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800f3ac:	b480      	push	{r7}
 800f3ae:	b083      	sub	sp, #12
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800f3b4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800f3b8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800f3bc:	f003 0301 	and.w	r3, r3, #1
 800f3c0:	2b00      	cmp	r3, #0
 800f3c2:	d013      	beq.n	800f3ec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800f3c4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800f3c8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800f3cc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d00b      	beq.n	800f3ec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800f3d4:	e000      	b.n	800f3d8 <ITM_SendChar+0x2c>
    {
      __NOP();
 800f3d6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800f3d8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d0f9      	beq.n	800f3d6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800f3e2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800f3e6:	687a      	ldr	r2, [r7, #4]
 800f3e8:	b2d2      	uxtb	r2, r2
 800f3ea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800f3ec:	687b      	ldr	r3, [r7, #4]
}
 800f3ee:	4618      	mov	r0, r3
 800f3f0:	370c      	adds	r7, #12
 800f3f2:	46bd      	mov	sp, r7
 800f3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3f8:	4770      	bx	lr

0800f3fa <_write>:
#endif



int _write(int file, char *ptr, int len)
{
 800f3fa:	b580      	push	{r7, lr}
 800f3fc:	b086      	sub	sp, #24
 800f3fe:	af00      	add	r7, sp, #0
 800f400:	60f8      	str	r0, [r7, #12]
 800f402:	60b9      	str	r1, [r7, #8]
 800f404:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 800f406:	2300      	movs	r3, #0
 800f408:	617b      	str	r3, [r7, #20]
 800f40a:	e009      	b.n	800f420 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 800f40c:	68bb      	ldr	r3, [r7, #8]
 800f40e:	1c5a      	adds	r2, r3, #1
 800f410:	60ba      	str	r2, [r7, #8]
 800f412:	781b      	ldrb	r3, [r3, #0]
 800f414:	4618      	mov	r0, r3
 800f416:	f7ff ffc9 	bl	800f3ac <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 800f41a:	697b      	ldr	r3, [r7, #20]
 800f41c:	3301      	adds	r3, #1
 800f41e:	617b      	str	r3, [r7, #20]
 800f420:	697a      	ldr	r2, [r7, #20]
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	429a      	cmp	r2, r3
 800f426:	dbf1      	blt.n	800f40c <_write+0x12>
  }
  return len;
 800f428:	687b      	ldr	r3, [r7, #4]
}
 800f42a:	4618      	mov	r0, r3
 800f42c:	3718      	adds	r7, #24
 800f42e:	46bd      	mov	sp, r7
 800f430:	bd80      	pop	{r7, pc}
 800f432:	0000      	movs	r0, r0
 800f434:	0000      	movs	r0, r0
	...

0800f438 <main>:
=======
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b08a      	sub	sp, #40	; 0x28
 8010adc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010ade:	f107 0314 	add.w	r3, r7, #20
 8010ae2:	2200      	movs	r2, #0
 8010ae4:	601a      	str	r2, [r3, #0]
 8010ae6:	605a      	str	r2, [r3, #4]
 8010ae8:	609a      	str	r2, [r3, #8]
 8010aea:	60da      	str	r2, [r3, #12]
 8010aec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8010aee:	2300      	movs	r3, #0
 8010af0:	613b      	str	r3, [r7, #16]
 8010af2:	4b45      	ldr	r3, [pc, #276]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010af6:	4a44      	ldr	r2, [pc, #272]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010af8:	f043 0304 	orr.w	r3, r3, #4
 8010afc:	6313      	str	r3, [r2, #48]	; 0x30
 8010afe:	4b42      	ldr	r3, [pc, #264]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b02:	f003 0304 	and.w	r3, r3, #4
 8010b06:	613b      	str	r3, [r7, #16]
 8010b08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	60fb      	str	r3, [r7, #12]
 8010b0e:	4b3e      	ldr	r3, [pc, #248]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b12:	4a3d      	ldr	r2, [pc, #244]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010b14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010b18:	6313      	str	r3, [r2, #48]	; 0x30
 8010b1a:	4b3b      	ldr	r3, [pc, #236]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010b22:	60fb      	str	r3, [r7, #12]
 8010b24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8010b26:	2300      	movs	r3, #0
 8010b28:	60bb      	str	r3, [r7, #8]
 8010b2a:	4b37      	ldr	r3, [pc, #220]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b2e:	4a36      	ldr	r2, [pc, #216]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010b30:	f043 0301 	orr.w	r3, r3, #1
 8010b34:	6313      	str	r3, [r2, #48]	; 0x30
 8010b36:	4b34      	ldr	r3, [pc, #208]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b3a:	f003 0301 	and.w	r3, r3, #1
 8010b3e:	60bb      	str	r3, [r7, #8]
 8010b40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8010b42:	2300      	movs	r3, #0
 8010b44:	607b      	str	r3, [r7, #4]
 8010b46:	4b30      	ldr	r3, [pc, #192]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b4a:	4a2f      	ldr	r2, [pc, #188]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010b4c:	f043 0302 	orr.w	r3, r3, #2
 8010b50:	6313      	str	r3, [r2, #48]	; 0x30
 8010b52:	4b2d      	ldr	r3, [pc, #180]	; (8010c08 <MX_GPIO_Init+0x130>)
 8010b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010b56:	f003 0302 	and.w	r3, r3, #2
 8010b5a:	607b      	str	r3, [r7, #4]
 8010b5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DB1_Pin|OP_CAL_Pin|GATE_EN_Pin 
 8010b5e:	2200      	movs	r2, #0
 8010b60:	f248 6160 	movw	r1, #34400	; 0x8660
 8010b64:	4829      	ldr	r0, [pc, #164]	; (8010c0c <MX_GPIO_Init+0x134>)
 8010b66:	f7fa fc5b 	bl	800b420 <HAL_GPIO_WritePin>
                          |SPI3_NSS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_NSS_Pin|DB2_Pin|DB0_Pin, GPIO_PIN_RESET);
 8010b6a:	2200      	movs	r2, #0
 8010b6c:	f241 0150 	movw	r1, #4176	; 0x1050
 8010b70:	4827      	ldr	r0, [pc, #156]	; (8010c10 <MX_GPIO_Init+0x138>)
 8010b72:	f7fa fc55 	bl	800b420 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8010b76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010b7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8010b7c:	4b25      	ldr	r3, [pc, #148]	; (8010c14 <MX_GPIO_Init+0x13c>)
 8010b7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b80:	2300      	movs	r3, #0
 8010b82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8010b84:	f107 0314 	add.w	r3, r7, #20
 8010b88:	4619      	mov	r1, r3
 8010b8a:	4823      	ldr	r0, [pc, #140]	; (8010c18 <MX_GPIO_Init+0x140>)
 8010b8c:	f7fa fa9e 	bl	800b0cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|DB1_Pin|OP_CAL_Pin|GATE_EN_Pin 
 8010b90:	f248 6360 	movw	r3, #34400	; 0x8660
 8010b94:	617b      	str	r3, [r7, #20]
                          |SPI3_NSS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010b96:	2301      	movs	r3, #1
 8010b98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010b9a:	2300      	movs	r3, #0
 8010b9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010b9e:	2300      	movs	r3, #0
 8010ba0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010ba2:	f107 0314 	add.w	r3, r7, #20
 8010ba6:	4619      	mov	r1, r3
 8010ba8:	4818      	ldr	r0, [pc, #96]	; (8010c0c <MX_GPIO_Init+0x134>)
 8010baa:	f7fa fa8f 	bl	800b0cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|DB2_Pin|DB0_Pin;
 8010bae:	f241 0350 	movw	r3, #4176	; 0x1050
 8010bb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010bb4:	2301      	movs	r3, #1
 8010bb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010bb8:	2300      	movs	r3, #0
 8010bba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010bbc:	2300      	movs	r3, #0
 8010bbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010bc0:	f107 0314 	add.w	r3, r7, #20
 8010bc4:	4619      	mov	r1, r3
 8010bc6:	4812      	ldr	r0, [pc, #72]	; (8010c10 <MX_GPIO_Init+0x138>)
 8010bc8:	f7fa fa80 	bl	800b0cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CH_b0_Pin|CH_b1_Pin|CH_b2_Pin;
 8010bcc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8010bd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010bda:	f107 0314 	add.w	r3, r7, #20
 8010bde:	4619      	mov	r1, r3
 8010be0:	480b      	ldr	r0, [pc, #44]	; (8010c10 <MX_GPIO_Init+0x138>)
 8010be2:	f7fa fa73 	bl	800b0cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BR_FLT_Pin;
 8010be6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010bea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010bec:	2300      	movs	r3, #0
 8010bee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BR_FLT_GPIO_Port, &GPIO_InitStruct);
 8010bf4:	f107 0314 	add.w	r3, r7, #20
 8010bf8:	4619      	mov	r1, r3
 8010bfa:	4804      	ldr	r0, [pc, #16]	; (8010c0c <MX_GPIO_Init+0x134>)
 8010bfc:	f7fa fa66 	bl	800b0cc <HAL_GPIO_Init>

}
 8010c00:	bf00      	nop
 8010c02:	3728      	adds	r7, #40	; 0x28
 8010c04:	46bd      	mov	sp, r7
 8010c06:	bd80      	pop	{r7, pc}
 8010c08:	40023800 	.word	0x40023800
 8010c0c:	40020000 	.word	0x40020000
 8010c10:	40020400 	.word	0x40020400
 8010c14:	10210000 	.word	0x10210000
 8010c18:	40020800 	.word	0x40020800

08010c1c <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch)
{
 8010c1c:	b580      	push	{r7, lr}
 8010c1e:	b082      	sub	sp, #8
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	4603      	mov	r3, r0
 8010c24:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart2, &ch, 1, 1);
 8010c26:	1df9      	adds	r1, r7, #7
 8010c28:	2301      	movs	r3, #1
 8010c2a:	2201      	movs	r2, #1
 8010c2c:	4803      	ldr	r0, [pc, #12]	; (8010c3c <__io_putchar+0x20>)
 8010c2e:	f7fd f818 	bl	800dc62 <HAL_UART_Transmit>
}
 8010c32:	bf00      	nop
 8010c34:	3708      	adds	r7, #8
 8010c36:	46bd      	mov	sp, r7
 8010c38:	bd80      	pop	{r7, pc}
 8010c3a:	bf00      	nop
 8010c3c:	20004844 	.word	0x20004844

08010c40 <main>:
>>>>>>> master
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
<<<<<<< HEAD
 800f438:	b590      	push	{r4, r7, lr}
 800f43a:	b085      	sub	sp, #20
 800f43c:	af00      	add	r7, sp, #0
=======
 8010c40:	b580      	push	{r7, lr}
 8010c42:	b082      	sub	sp, #8
 8010c44:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN 1 */

	float phase = 0.0f;
 800f43e:	f04f 0300 	mov.w	r3, #0
 800f442:	60fb      	str	r3, [r7, #12]

	int count = 0;
<<<<<<< HEAD
 800f444:	2300      	movs	r3, #0
 800f446:	60bb      	str	r3, [r7, #8]
=======
 8010c46:	2300      	movs	r3, #0
 8010c48:	607b      	str	r3, [r7, #4]
>>>>>>> master
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
<<<<<<< HEAD
 800f448:	f7f9 fc98 	bl	8008d7c <HAL_Init>
=======
 8010c4a:	f7f8 f8b5 	bl	8008db8 <HAL_Init>
>>>>>>> master


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
<<<<<<< HEAD
 800f44c:	f000 f91c 	bl	800f688 <SystemClock_Config>
=======
 8010c4e:	f000 f951 	bl	8010ef4 <SystemClock_Config>
>>>>>>> master
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
<<<<<<< HEAD
 800f450:	f7ff ff0a 	bl	800f268 <MX_GPIO_Init>
  MX_DMA_Init();
 800f454:	f7ff fe5c 	bl	800f110 <MX_DMA_Init>
  MX_ADC1_Init();
 800f458:	f7ff f8ac 	bl	800e5b4 <MX_ADC1_Init>
  MX_ADC2_Init();
 800f45c:	f7ff f8fc 	bl	800e658 <MX_ADC2_Init>
  MX_ADC3_Init();
 800f460:	f7ff f94c 	bl	800e6fc <MX_ADC3_Init>
  MX_CAN1_Init();
 800f464:	f7ff fd18 	bl	800ee98 <MX_CAN1_Init>
  MX_SPI2_Init();
 800f468:	f000 fd30 	bl	800fecc <MX_SPI2_Init>
  MX_SPI3_Init();
 800f46c:	f000 fd66 	bl	800ff3c <MX_SPI3_Init>
  MX_TIM8_Init();
 800f470:	f001 fade 	bl	8010a30 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 800f474:	f001 fc9c 	bl	8010db0 <MX_USART2_UART_Init>
=======
 8010c52:	f7ff ff41 	bl	8010ad8 <MX_GPIO_Init>
  MX_DMA_Init();
 8010c56:	f7ff faa1 	bl	801019c <MX_DMA_Init>
  MX_ADC1_Init();
 8010c5a:	f7fe fea3 	bl	800f9a4 <MX_ADC1_Init>
  MX_ADC2_Init();
 8010c5e:	f7fe fef3 	bl	800fa48 <MX_ADC2_Init>
  MX_ADC3_Init();
 8010c62:	f7fe ff43 	bl	800faec <MX_ADC3_Init>
  MX_CAN1_Init();
 8010c66:	f7ff f8f1 	bl	800fe4c <MX_CAN1_Init>
  MX_SPI2_Init();
 8010c6a:	f000 fe3d 	bl	80118e8 <MX_SPI2_Init>
  MX_SPI3_Init();
 8010c6e:	f000 fe73 	bl	8011958 <MX_SPI3_Init>
  MX_TIM8_Init();
 8010c72:	f001 f8f1 	bl	8011e58 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8010c76:	f001 fa49 	bl	801210c <MX_USART2_UART_Init>
>>>>>>> master


  //initialise_monitor_handles();


  DRV_Init();
 8010c7a:	f7fe fdfb 	bl	800f874 <DRV_Init>
  //UartPrintf(&huart2, "Hello world\n");


#if DEBUG_PRINT_ENABLE

  printf("Hello\n");
<<<<<<< HEAD
 800f478:	487d      	ldr	r0, [pc, #500]	; (800f670 <main+0x238>)
 800f47a:	f001 fdef 	bl	801105c <puts>
=======
 8010c7e:	488e      	ldr	r0, [pc, #568]	; (8010eb8 <main+0x278>)
 8010c80:	f001 fff6 	bl	8012c70 <puts>

#endif
>>>>>>> master


  // Gate Enable
  HAL_GPIO_WritePin(GATE_EN_GPIO_Port, GATE_EN_Pin, GPIO_PIN_SET);
<<<<<<< HEAD
 800f47e:	2201      	movs	r2, #1
 800f480:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f484:	487b      	ldr	r0, [pc, #492]	; (800f674 <main+0x23c>)
 800f486:	f7fb fe63 	bl	800b150 <HAL_GPIO_WritePin>
=======
 8010c84:	2201      	movs	r2, #1
 8010c86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8010c8a:	488c      	ldr	r0, [pc, #560]	; (8010ebc <main+0x27c>)
 8010c8c:	f7fa fbc8 	bl	800b420 <HAL_GPIO_WritePin>


  //printf("Hello SPI Gate Driver\n");


  DRV_ReadData(&drv8323, ADDR_OCP_Control);
 8010c90:	2105      	movs	r1, #5
 8010c92:	488b      	ldr	r0, [pc, #556]	; (8010ec0 <main+0x280>)
 8010c94:	f7fe fe43 	bl	800f91e <DRV_ReadData>

  drv8323.Reg.OCP_Control.DEAD_TIME = 0b01; // Dead Time : 100ns
 8010c98:	4a89      	ldr	r2, [pc, #548]	; (8010ec0 <main+0x280>)
 8010c9a:	7d53      	ldrb	r3, [r2, #21]
 8010c9c:	2101      	movs	r1, #1
 8010c9e:	f361 0301 	bfi	r3, r1, #0, #2
 8010ca2:	7553      	strb	r3, [r2, #21]
  drv8323.Reg.OCP_Control.OCP_MODE = 0b00; // Overcurrentcausesa latchedfault
 8010ca4:	4a86      	ldr	r2, [pc, #536]	; (8010ec0 <main+0x280>)
 8010ca6:	7d13      	ldrb	r3, [r2, #20]
 8010ca8:	f36f 1387 	bfc	r3, #6, #2
 8010cac:	7513      	strb	r3, [r2, #20]
  drv8323.Reg.OCP_Control.OCP_DEG = 0b11; // Deglitch Time of 8us
 8010cae:	4a84      	ldr	r2, [pc, #528]	; (8010ec0 <main+0x280>)
 8010cb0:	7d13      	ldrb	r3, [r2, #20]
 8010cb2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8010cb6:	7513      	strb	r3, [r2, #20]
  drv8323.Reg.OCP_Control.VDS_LVL = 0b1001; // VDS = 0.75V -> ID = 75A
 8010cb8:	4a81      	ldr	r2, [pc, #516]	; (8010ec0 <main+0x280>)
 8010cba:	7d13      	ldrb	r3, [r2, #20]
 8010cbc:	2109      	movs	r1, #9
 8010cbe:	f361 0303 	bfi	r3, r1, #0, #4
 8010cc2:	7513      	strb	r3, [r2, #20]

  DRV_WriteData(&drv8323, ADDR_OCP_Control);
 8010cc4:	2105      	movs	r1, #5
 8010cc6:	487e      	ldr	r0, [pc, #504]	; (8010ec0 <main+0x280>)
 8010cc8:	f7fe fdec 	bl	800f8a4 <DRV_WriteData>


  DRV_ReadData(&drv8323, ADDR_CSA_Control);
 8010ccc:	2106      	movs	r1, #6
 8010cce:	487c      	ldr	r0, [pc, #496]	; (8010ec0 <main+0x280>)
 8010cd0:	f7fe fe25 	bl	800f91e <DRV_ReadData>

  drv8323.Reg.CSA_Control.SEN_LVL = 0b11;	// Vsense = 0.5V -> 50A
 8010cd4:	4a7a      	ldr	r2, [pc, #488]	; (8010ec0 <main+0x280>)
 8010cd6:	7e13      	ldrb	r3, [r2, #24]
 8010cd8:	f043 0303 	orr.w	r3, r3, #3
 8010cdc:	7613      	strb	r3, [r2, #24]
  drv8323.Reg.CSA_Control.CSA_GAIN = 0b01;	// Amplifier Gain = 10V/V
 8010cde:	4a78      	ldr	r2, [pc, #480]	; (8010ec0 <main+0x280>)
 8010ce0:	7e13      	ldrb	r3, [r2, #24]
 8010ce2:	2101      	movs	r1, #1
 8010ce4:	f361 1387 	bfi	r3, r1, #6, #2
 8010ce8:	7613      	strb	r3, [r2, #24]

  DRV_WriteData(&drv8323, ADDR_CSA_Control);
 8010cea:	2106      	movs	r1, #6
 8010cec:	4874      	ldr	r0, [pc, #464]	; (8010ec0 <main+0x280>)
 8010cee:	f7fe fdd9 	bl	800f8a4 <DRV_WriteData>


#if DEBUG_PRINT_ENABLE

  PRINT_HEX(drv8323.Reg.FaultStatus1.word);
 8010cf2:	4b73      	ldr	r3, [pc, #460]	; (8010ec0 <main+0x280>)
 8010cf4:	881b      	ldrh	r3, [r3, #0]
 8010cf6:	4619      	mov	r1, r3
 8010cf8:	4872      	ldr	r0, [pc, #456]	; (8010ec4 <main+0x284>)
 8010cfa:	f001 ff45 	bl	8012b88 <iprintf>
  PRINT_HEX(drv8323.Reg.FaultStatus2.word);
 8010cfe:	4b70      	ldr	r3, [pc, #448]	; (8010ec0 <main+0x280>)
 8010d00:	889b      	ldrh	r3, [r3, #4]
 8010d02:	4619      	mov	r1, r3
 8010d04:	4870      	ldr	r0, [pc, #448]	; (8010ec8 <main+0x288>)
 8010d06:	f001 ff3f 	bl	8012b88 <iprintf>
  PRINT_HEX(drv8323.Reg.DriverControl.word);
 8010d0a:	4b6d      	ldr	r3, [pc, #436]	; (8010ec0 <main+0x280>)
 8010d0c:	891b      	ldrh	r3, [r3, #8]
 8010d0e:	4619      	mov	r1, r3
 8010d10:	486e      	ldr	r0, [pc, #440]	; (8010ecc <main+0x28c>)
 8010d12:	f001 ff39 	bl	8012b88 <iprintf>
  PRINT_HEX(drv8323.Reg.GateDrive_HS.word);
 8010d16:	4b6a      	ldr	r3, [pc, #424]	; (8010ec0 <main+0x280>)
 8010d18:	899b      	ldrh	r3, [r3, #12]
 8010d1a:	4619      	mov	r1, r3
 8010d1c:	486c      	ldr	r0, [pc, #432]	; (8010ed0 <main+0x290>)
 8010d1e:	f001 ff33 	bl	8012b88 <iprintf>
  PRINT_HEX(drv8323.Reg.GateDrive_LS.word);
 8010d22:	4b67      	ldr	r3, [pc, #412]	; (8010ec0 <main+0x280>)
 8010d24:	8a1b      	ldrh	r3, [r3, #16]
 8010d26:	4619      	mov	r1, r3
 8010d28:	486a      	ldr	r0, [pc, #424]	; (8010ed4 <main+0x294>)
 8010d2a:	f001 ff2d 	bl	8012b88 <iprintf>
  PRINT_HEX(drv8323.Reg.OCP_Control.word);
 8010d2e:	4b64      	ldr	r3, [pc, #400]	; (8010ec0 <main+0x280>)
 8010d30:	8a9b      	ldrh	r3, [r3, #20]
 8010d32:	4619      	mov	r1, r3
 8010d34:	4868      	ldr	r0, [pc, #416]	; (8010ed8 <main+0x298>)
 8010d36:	f001 ff27 	bl	8012b88 <iprintf>
  PRINT_HEX(drv8323.Reg.CSA_Control.word);
 8010d3a:	4b61      	ldr	r3, [pc, #388]	; (8010ec0 <main+0x280>)
 8010d3c:	8b1b      	ldrh	r3, [r3, #24]
 8010d3e:	4619      	mov	r1, r3
 8010d40:	4866      	ldr	r0, [pc, #408]	; (8010edc <main+0x29c>)
 8010d42:	f001 ff21 	bl	8012b88 <iprintf>
>>>>>>> master

#endif

  // Current Sensing Auto Offset Calibration
  HAL_GPIO_WritePin(OP_CAL_GPIO_Port, OP_CAL_Pin, GPIO_PIN_SET);
<<<<<<< HEAD
 800f48a:	2201      	movs	r2, #1
 800f48c:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f490:	4878      	ldr	r0, [pc, #480]	; (800f674 <main+0x23c>)
 800f492:	f7fb fe5d 	bl	800b150 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800f496:	200a      	movs	r0, #10
 800f498:	f7f9 fce2 	bl	8008e60 <HAL_Delay>
  HAL_GPIO_WritePin(OP_CAL_GPIO_Port, OP_CAL_Pin, GPIO_PIN_RESET);
 800f49c:	2200      	movs	r2, #0
 800f49e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f4a2:	4874      	ldr	r0, [pc, #464]	; (800f674 <main+0x23c>)
 800f4a4:	f7fb fe54 	bl	800b150 <HAL_GPIO_WritePin>
=======
 8010d46:	2201      	movs	r2, #1
 8010d48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010d4c:	485b      	ldr	r0, [pc, #364]	; (8010ebc <main+0x27c>)
 8010d4e:	f7fa fb67 	bl	800b420 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8010d52:	200a      	movs	r0, #10
 8010d54:	f7f8 f8a2 	bl	8008e9c <HAL_Delay>
  HAL_GPIO_WritePin(OP_CAL_GPIO_Port, OP_CAL_Pin, GPIO_PIN_RESET);
 8010d58:	2200      	movs	r2, #0
 8010d5a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010d5e:	4857      	ldr	r0, [pc, #348]	; (8010ebc <main+0x27c>)
 8010d60:	f7fa fb5e 	bl	800b420 <HAL_GPIO_WritePin>
>>>>>>> master


  /******** DEBUG ********/


  DRV_ReadData(&drv8323, ADDR_CSA_Control);
 8010d64:	2106      	movs	r1, #6
 8010d66:	4856      	ldr	r0, [pc, #344]	; (8010ec0 <main+0x280>)
 8010d68:	f7fe fdd9 	bl	800f91e <DRV_ReadData>


#if DEBUG_PRINT_ENABLE
  PRINT_HEX(drv8323.Reg.CSA_Control.word);
 8010d6c:	4b54      	ldr	r3, [pc, #336]	; (8010ec0 <main+0x280>)
 8010d6e:	8b1b      	ldrh	r3, [r3, #24]
 8010d70:	4619      	mov	r1, r3
 8010d72:	485a      	ldr	r0, [pc, #360]	; (8010edc <main+0x29c>)
 8010d74:	f001 ff08 	bl	8012b88 <iprintf>
#endif

  HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_RESET);
<<<<<<< HEAD
 800f4a8:	2200      	movs	r2, #0
 800f4aa:	2140      	movs	r1, #64	; 0x40
 800f4ac:	4871      	ldr	r0, [pc, #452]	; (800f674 <main+0x23c>)
 800f4ae:	f7fb fe4f 	bl	800b150 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, GPIO_PIN_RESET);
 800f4b2:	2200      	movs	r2, #0
 800f4b4:	2110      	movs	r1, #16
 800f4b6:	4870      	ldr	r0, [pc, #448]	; (800f678 <main+0x240>)
 800f4b8:	f7fb fe4a 	bl	800b150 <HAL_GPIO_WritePin>


  p_ch = getChannel();
 800f4bc:	f7ff fd7c 	bl	800efb8 <getChannel>
 800f4c0:	4603      	mov	r3, r0
 800f4c2:	71fb      	strb	r3, [r7, #7]


  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 800f4c4:	2201      	movs	r2, #1
 800f4c6:	2120      	movs	r1, #32
 800f4c8:	486a      	ldr	r0, [pc, #424]	; (800f674 <main+0x23c>)
 800f4ca:	f7fb fe41 	bl	800b150 <HAL_GPIO_WritePin>
 800f4ce:	2064      	movs	r0, #100	; 0x64
 800f4d0:	f7f9 fcc6 	bl	8008e60 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 800f4d4:	2200      	movs	r2, #0
 800f4d6:	2120      	movs	r1, #32
 800f4d8:	4866      	ldr	r0, [pc, #408]	; (800f674 <main+0x23c>)
 800f4da:	f7fb fe39 	bl	800b150 <HAL_GPIO_WritePin>
 800f4de:	2064      	movs	r0, #100	; 0x64
 800f4e0:	f7f9 fcbe 	bl	8008e60 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 800f4e4:	2201      	movs	r2, #1
 800f4e6:	2120      	movs	r1, #32
 800f4e8:	4862      	ldr	r0, [pc, #392]	; (800f674 <main+0x23c>)
 800f4ea:	f7fb fe31 	bl	800b150 <HAL_GPIO_WritePin>
 800f4ee:	2064      	movs	r0, #100	; 0x64
 800f4f0:	f7f9 fcb6 	bl	8008e60 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 800f4f4:	2200      	movs	r2, #0
 800f4f6:	2120      	movs	r1, #32
 800f4f8:	485e      	ldr	r0, [pc, #376]	; (800f674 <main+0x23c>)
 800f4fa:	f7fb fe29 	bl	800b150 <HAL_GPIO_WritePin>
 800f4fe:	2064      	movs	r0, #100	; 0x64
 800f500:	f7f9 fcae 	bl	8008e60 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 800f504:	2201      	movs	r2, #1
 800f506:	2120      	movs	r1, #32
 800f508:	485a      	ldr	r0, [pc, #360]	; (800f674 <main+0x23c>)
 800f50a:	f7fb fe21 	bl	800b150 <HAL_GPIO_WritePin>
 800f50e:	2064      	movs	r0, #100	; 0x64
 800f510:	f7f9 fca6 	bl	8008e60 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 800f514:	2200      	movs	r2, #0
 800f516:	2120      	movs	r1, #32
 800f518:	4856      	ldr	r0, [pc, #344]	; (800f674 <main+0x23c>)
 800f51a:	f7fb fe19 	bl	800b150 <HAL_GPIO_WritePin>
 800f51e:	2064      	movs	r0, #100	; 0x64
 800f520:	f7f9 fc9e 	bl	8008e60 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 800f524:	2201      	movs	r2, #1
 800f526:	2120      	movs	r1, #32
 800f528:	4852      	ldr	r0, [pc, #328]	; (800f674 <main+0x23c>)
 800f52a:	f7fb fe11 	bl	800b150 <HAL_GPIO_WritePin>
 800f52e:	2064      	movs	r0, #100	; 0x64
 800f530:	f7f9 fc96 	bl	8008e60 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 800f534:	2200      	movs	r2, #0
 800f536:	2120      	movs	r1, #32
 800f538:	484e      	ldr	r0, [pc, #312]	; (800f674 <main+0x23c>)
 800f53a:	f7fb fe09 	bl	800b150 <HAL_GPIO_WritePin>
 800f53e:	2064      	movs	r0, #100	; 0x64
 800f540:	f7f9 fc8e 	bl	8008e60 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 800f544:	2201      	movs	r2, #1
 800f546:	2120      	movs	r1, #32
 800f548:	484a      	ldr	r0, [pc, #296]	; (800f674 <main+0x23c>)
 800f54a:	f7fb fe01 	bl	800b150 <HAL_GPIO_WritePin>
 800f54e:	2064      	movs	r0, #100	; 0x64
 800f550:	f7f9 fc86 	bl	8008e60 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 800f554:	2200      	movs	r2, #0
 800f556:	2120      	movs	r1, #32
 800f558:	4846      	ldr	r0, [pc, #280]	; (800f674 <main+0x23c>)
 800f55a:	f7fb fdf9 	bl	800b150 <HAL_GPIO_WritePin>
 800f55e:	2064      	movs	r0, #100	; 0x64
 800f560:	f7f9 fc7e 	bl	8008e60 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 800f564:	2201      	movs	r2, #1
 800f566:	2120      	movs	r1, #32
 800f568:	4842      	ldr	r0, [pc, #264]	; (800f674 <main+0x23c>)
 800f56a:	f7fb fdf1 	bl	800b150 <HAL_GPIO_WritePin>
 800f56e:	2064      	movs	r0, #100	; 0x64
 800f570:	f7f9 fc76 	bl	8008e60 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 800f574:	2200      	movs	r2, #0
 800f576:	2120      	movs	r1, #32
 800f578:	483e      	ldr	r0, [pc, #248]	; (800f674 <main+0x23c>)
 800f57a:	f7fb fde9 	bl	800b150 <HAL_GPIO_WritePin>
 800f57e:	2064      	movs	r0, #100	; 0x64
 800f580:	f7f9 fc6e 	bl	8008e60 <HAL_Delay>


  ch = getChannel();
 800f584:	f7ff fd18 	bl	800efb8 <getChannel>
 800f588:	4603      	mov	r3, r0
 800f58a:	71bb      	strb	r3, [r7, #6]



  ADC_Init();
 800f58c:	f7ff fa66 	bl	800ea5c <ADC_Init>

  //CAN_Init();


  HAL_Delay(100);
 800f590:	2064      	movs	r0, #100	; 0x64
 800f592:	f7f9 fc65 	bl	8008e60 <HAL_Delay>
=======
 8010d78:	2200      	movs	r2, #0
 8010d7a:	2140      	movs	r1, #64	; 0x40
 8010d7c:	484f      	ldr	r0, [pc, #316]	; (8010ebc <main+0x27c>)
 8010d7e:	f7fa fb4f 	bl	800b420 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, GPIO_PIN_RESET);
 8010d82:	2200      	movs	r2, #0
 8010d84:	2110      	movs	r1, #16
 8010d86:	4856      	ldr	r0, [pc, #344]	; (8010ee0 <main+0x2a0>)
 8010d88:	f7fa fb4a 	bl	800b420 <HAL_GPIO_WritePin>


  p_ch = getChannel();
 8010d8c:	f7ff f93c 	bl	8010008 <getChannel>
 8010d90:	4603      	mov	r3, r0
 8010d92:	70fb      	strb	r3, [r7, #3]


  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8010d94:	2201      	movs	r2, #1
 8010d96:	2120      	movs	r1, #32
 8010d98:	4848      	ldr	r0, [pc, #288]	; (8010ebc <main+0x27c>)
 8010d9a:	f7fa fb41 	bl	800b420 <HAL_GPIO_WritePin>
 8010d9e:	2064      	movs	r0, #100	; 0x64
 8010da0:	f7f8 f87c 	bl	8008e9c <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8010da4:	2200      	movs	r2, #0
 8010da6:	2120      	movs	r1, #32
 8010da8:	4844      	ldr	r0, [pc, #272]	; (8010ebc <main+0x27c>)
 8010daa:	f7fa fb39 	bl	800b420 <HAL_GPIO_WritePin>
 8010dae:	2064      	movs	r0, #100	; 0x64
 8010db0:	f7f8 f874 	bl	8008e9c <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8010db4:	2201      	movs	r2, #1
 8010db6:	2120      	movs	r1, #32
 8010db8:	4840      	ldr	r0, [pc, #256]	; (8010ebc <main+0x27c>)
 8010dba:	f7fa fb31 	bl	800b420 <HAL_GPIO_WritePin>
 8010dbe:	2064      	movs	r0, #100	; 0x64
 8010dc0:	f7f8 f86c 	bl	8008e9c <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8010dc4:	2200      	movs	r2, #0
 8010dc6:	2120      	movs	r1, #32
 8010dc8:	483c      	ldr	r0, [pc, #240]	; (8010ebc <main+0x27c>)
 8010dca:	f7fa fb29 	bl	800b420 <HAL_GPIO_WritePin>
 8010dce:	2064      	movs	r0, #100	; 0x64
 8010dd0:	f7f8 f864 	bl	8008e9c <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8010dd4:	2201      	movs	r2, #1
 8010dd6:	2120      	movs	r1, #32
 8010dd8:	4838      	ldr	r0, [pc, #224]	; (8010ebc <main+0x27c>)
 8010dda:	f7fa fb21 	bl	800b420 <HAL_GPIO_WritePin>
 8010dde:	2064      	movs	r0, #100	; 0x64
 8010de0:	f7f8 f85c 	bl	8008e9c <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8010de4:	2200      	movs	r2, #0
 8010de6:	2120      	movs	r1, #32
 8010de8:	4834      	ldr	r0, [pc, #208]	; (8010ebc <main+0x27c>)
 8010dea:	f7fa fb19 	bl	800b420 <HAL_GPIO_WritePin>
 8010dee:	2064      	movs	r0, #100	; 0x64
 8010df0:	f7f8 f854 	bl	8008e9c <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8010df4:	2201      	movs	r2, #1
 8010df6:	2120      	movs	r1, #32
 8010df8:	4830      	ldr	r0, [pc, #192]	; (8010ebc <main+0x27c>)
 8010dfa:	f7fa fb11 	bl	800b420 <HAL_GPIO_WritePin>
 8010dfe:	2064      	movs	r0, #100	; 0x64
 8010e00:	f7f8 f84c 	bl	8008e9c <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8010e04:	2200      	movs	r2, #0
 8010e06:	2120      	movs	r1, #32
 8010e08:	482c      	ldr	r0, [pc, #176]	; (8010ebc <main+0x27c>)
 8010e0a:	f7fa fb09 	bl	800b420 <HAL_GPIO_WritePin>
 8010e0e:	2064      	movs	r0, #100	; 0x64
 8010e10:	f7f8 f844 	bl	8008e9c <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8010e14:	2201      	movs	r2, #1
 8010e16:	2120      	movs	r1, #32
 8010e18:	4828      	ldr	r0, [pc, #160]	; (8010ebc <main+0x27c>)
 8010e1a:	f7fa fb01 	bl	800b420 <HAL_GPIO_WritePin>
 8010e1e:	2064      	movs	r0, #100	; 0x64
 8010e20:	f7f8 f83c 	bl	8008e9c <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8010e24:	2200      	movs	r2, #0
 8010e26:	2120      	movs	r1, #32
 8010e28:	4824      	ldr	r0, [pc, #144]	; (8010ebc <main+0x27c>)
 8010e2a:	f7fa faf9 	bl	800b420 <HAL_GPIO_WritePin>
 8010e2e:	2064      	movs	r0, #100	; 0x64
 8010e30:	f7f8 f834 	bl	8008e9c <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8010e34:	2201      	movs	r2, #1
 8010e36:	2120      	movs	r1, #32
 8010e38:	4820      	ldr	r0, [pc, #128]	; (8010ebc <main+0x27c>)
 8010e3a:	f7fa faf1 	bl	800b420 <HAL_GPIO_WritePin>
 8010e3e:	2064      	movs	r0, #100	; 0x64
 8010e40:	f7f8 f82c 	bl	8008e9c <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8010e44:	2200      	movs	r2, #0
 8010e46:	2120      	movs	r1, #32
 8010e48:	481c      	ldr	r0, [pc, #112]	; (8010ebc <main+0x27c>)
 8010e4a:	f7fa fae9 	bl	800b420 <HAL_GPIO_WritePin>
 8010e4e:	2064      	movs	r0, #100	; 0x64
 8010e50:	f7f8 f824 	bl	8008e9c <HAL_Delay>


  ch = getChannel();
 8010e54:	f7ff f8d8 	bl	8010008 <getChannel>
 8010e58:	4603      	mov	r3, r0
 8010e5a:	70bb      	strb	r3, [r7, #2]




  CAN_Init();
 8010e5c:	f7ff f886 	bl	800ff6c <CAN_Init>


  Encoder_Init();
 8010e60:	f7ff f9cc 	bl	80101fc <Encoder_Init>


  HAL_Delay(100);
 8010e64:	2064      	movs	r0, #100	; 0x64
 8010e66:	f7f8 f819 	bl	8008e9c <HAL_Delay>
>>>>>>> master

  CurrentSensor_Init();
 8010e6a:	f7fe f9e9 	bl	800f240 <CurrentSensor_Init>

<<<<<<< HEAD
  TIM_Init();
 800f596:	f001 fba5 	bl	8010ce4 <TIM_Init>

  SPI_Init();
 800f59a:	f000 fdf9 	bl	8010190 <SPI_Init>
=======
  CurrentSensor_Start(&mainCS);
 8010e6e:	481d      	ldr	r0, [pc, #116]	; (8010ee4 <main+0x2a4>)
 8010e70:	f7fe fa1c 	bl	800f2ac <CurrentSensor_Start>

>>>>>>> master

  ACR_Init();
 8010e74:	f7fd fc1e 	bl	800e6b4 <ACR_Init>

<<<<<<< HEAD
  ACR_Start();
 800f59e:	f7fe fb81 	bl	800dca4 <ACR_Start>

  setZeroEncoder((p_ch != ch)? 1: 0);
 800f5a2:	79fa      	ldrb	r2, [r7, #7]
 800f5a4:	79bb      	ldrb	r3, [r7, #6]
 800f5a6:	429a      	cmp	r2, r3
 800f5a8:	bf14      	ite	ne
 800f5aa:	2301      	movne	r3, #1
 800f5ac:	2300      	moveq	r3, #0
 800f5ae:	b2db      	uxtb	r3, r3
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	f000 fe01 	bl	80101b8 <setZeroEncoder>
=======
  ASR_Init();
 8010e78:	f7fe f850 	bl	800ef1c <ASR_Init>

  APR_Init();
 8010e7c:	f7fd ff16 	bl	800ecac <APR_Init>
>>>>>>> master

  PWM_Init();
 8010e80:	f000 f926 	bl	80110d0 <PWM_Init>

  HAL_Delay(1);
 8010e84:	2001      	movs	r0, #1
 8010e86:	f7f8 f809 	bl	8008e9c <HAL_Delay>

  ACR_Start(&mainACR);
 8010e8a:	4817      	ldr	r0, [pc, #92]	; (8010ee8 <main+0x2a8>)
 8010e8c:	f7fd fc4c 	bl	800e728 <ACR_Start>

<<<<<<< HEAD
  ASR_Start();
 800f5b6:	f7fe fe1d 	bl	800e1f4 <ASR_Start>
=======
  setZeroEncoder((p_ch != ch)? 1: 0);
 8010e90:	78fa      	ldrb	r2, [r7, #3]
 8010e92:	78bb      	ldrb	r3, [r7, #2]
 8010e94:	429a      	cmp	r2, r3
 8010e96:	bf14      	ite	ne
 8010e98:	2301      	movne	r3, #1
 8010e9a:	2300      	moveq	r3, #0
 8010e9c:	b2db      	uxtb	r3, r3
 8010e9e:	4618      	mov	r0, r3
 8010ea0:	f7ff f9f6 	bl	8010290 <setZeroEncoder>


  ASR_Start(&mainASR);
 8010ea4:	4811      	ldr	r0, [pc, #68]	; (8010eec <main+0x2ac>)
 8010ea6:	f7fe f871 	bl	800ef8c <ASR_Start>
  {
>>>>>>> master
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

<<<<<<< HEAD

	  if(ASR_flg == 1)
 800f5ba:	4b30      	ldr	r3, [pc, #192]	; (800f67c <main+0x244>)
 800f5bc:	681b      	ldr	r3, [r3, #0]
 800f5be:	2b01      	cmp	r3, #1
 800f5c0:	d1fb      	bne.n	800f5ba <main+0x182>
	  {
		  HAL_GPIO_TogglePin(DB2_GPIO_Port, DB2_Pin);
 800f5c2:	2110      	movs	r1, #16
 800f5c4:	482c      	ldr	r0, [pc, #176]	; (800f678 <main+0x240>)
 800f5c6:	f7fb fddc 	bl	800b182 <HAL_GPIO_TogglePin>


		  omega_ref = 50.0 * sin(phase);
 800f5ca:	68f8      	ldr	r0, [r7, #12]
 800f5cc:	f7f8 feec 	bl	80083a8 <__aeabi_f2d>
 800f5d0:	4603      	mov	r3, r0
 800f5d2:	460c      	mov	r4, r1
 800f5d4:	ec44 3b10 	vmov	d0, r3, r4
 800f5d8:	f002 fc16 	bl	8011e08 <sin>
 800f5dc:	ec51 0b10 	vmov	r0, r1, d0
 800f5e0:	f04f 0200 	mov.w	r2, #0
 800f5e4:	4b26      	ldr	r3, [pc, #152]	; (800f680 <main+0x248>)
 800f5e6:	f7f8 ff37 	bl	8008458 <__aeabi_dmul>
 800f5ea:	4603      	mov	r3, r0
 800f5ec:	460c      	mov	r4, r1
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	4621      	mov	r1, r4
 800f5f2:	f7f9 f9f3 	bl	80089dc <__aeabi_d2f>
 800f5f6:	4602      	mov	r2, r0
 800f5f8:	4b22      	ldr	r3, [pc, #136]	; (800f684 <main+0x24c>)
 800f5fa:	601a      	str	r2, [r3, #0]

		  phase += 1E-3 * 2 * M_PI * 0.2;
 800f5fc:	68f8      	ldr	r0, [r7, #12]
 800f5fe:	f7f8 fed3 	bl	80083a8 <__aeabi_f2d>
 800f602:	a317      	add	r3, pc, #92	; (adr r3, 800f660 <main+0x228>)
 800f604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f608:	f7f8 fd70 	bl	80080ec <__adddf3>
 800f60c:	4603      	mov	r3, r0
 800f60e:	460c      	mov	r4, r1
 800f610:	4618      	mov	r0, r3
 800f612:	4621      	mov	r1, r4
 800f614:	f7f9 f9e2 	bl	80089dc <__aeabi_d2f>
 800f618:	4603      	mov	r3, r0
 800f61a:	60fb      	str	r3, [r7, #12]

		  if(phase > 2 * M_PI)
 800f61c:	68f8      	ldr	r0, [r7, #12]
 800f61e:	f7f8 fec3 	bl	80083a8 <__aeabi_f2d>
 800f622:	a311      	add	r3, pc, #68	; (adr r3, 800f668 <main+0x230>)
 800f624:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f628:	f7f9 f9a6 	bl	8008978 <__aeabi_dcmpgt>
 800f62c:	4603      	mov	r3, r0
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d00f      	beq.n	800f652 <main+0x21a>
		  {
			  phase -= 2 * M_PI;
 800f632:	68f8      	ldr	r0, [r7, #12]
 800f634:	f7f8 feb8 	bl	80083a8 <__aeabi_f2d>
 800f638:	a30b      	add	r3, pc, #44	; (adr r3, 800f668 <main+0x230>)
 800f63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f63e:	f7f8 fd53 	bl	80080e8 <__aeabi_dsub>
 800f642:	4603      	mov	r3, r0
 800f644:	460c      	mov	r4, r1
 800f646:	4618      	mov	r0, r3
 800f648:	4621      	mov	r1, r4
 800f64a:	f7f9 f9c7 	bl	80089dc <__aeabi_d2f>
 800f64e:	4603      	mov	r3, r0
 800f650:	60fb      	str	r3, [r7, #12]
#endif

		  /********** ASR (Auto Speed Regulator) **********/


		  speedControl();
 800f652:	f7fe fddd 	bl	800e210 <speedControl>


		  /********** end of ASR **********/


		  ASR_flg = 0;
 800f656:	4b09      	ldr	r3, [pc, #36]	; (800f67c <main+0x244>)
 800f658:	2200      	movs	r2, #0
 800f65a:	601a      	str	r2, [r3, #0]
	  if(ASR_flg == 1)
 800f65c:	e7ad      	b.n	800f5ba <main+0x182>
 800f65e:	bf00      	nop
 800f660:	c53c5b03 	.word	0xc53c5b03
 800f664:	3f5496b7 	.word	0x3f5496b7
 800f668:	54442d18 	.word	0x54442d18
 800f66c:	401921fb 	.word	0x401921fb
 800f670:	08013018 	.word	0x08013018
 800f674:	40020000 	.word	0x40020000
 800f678:	40020400 	.word	0x40020400
 800f67c:	20000114 	.word	0x20000114
 800f680:	40490000 	.word	0x40490000
 800f684:	20000100 	.word	0x20000100

0800f688 <SystemClock_Config>:
=======
	  APR_Refresh(&mainAPR);
 8010eaa:	4811      	ldr	r0, [pc, #68]	; (8010ef0 <main+0x2b0>)
 8010eac:	f7fd ff58 	bl	800ed60 <APR_Refresh>

	  ASR_Refresh(&mainASR);
 8010eb0:	480e      	ldr	r0, [pc, #56]	; (8010eec <main+0x2ac>)
 8010eb2:	f7fe f899 	bl	800efe8 <ASR_Refresh>
	  APR_Refresh(&mainAPR);
 8010eb6:	e7f8      	b.n	8010eaa <main+0x26a>
 8010eb8:	08014ca0 	.word	0x08014ca0
 8010ebc:	40020000 	.word	0x40020000
 8010ec0:	20004470 	.word	0x20004470
 8010ec4:	08014ca8 	.word	0x08014ca8
 8010ec8:	08014cd0 	.word	0x08014cd0
 8010ecc:	08014cf8 	.word	0x08014cf8
 8010ed0:	08014d20 	.word	0x08014d20
 8010ed4:	08014d48 	.word	0x08014d48
 8010ed8:	08014d70 	.word	0x08014d70
 8010edc:	08014d98 	.word	0x08014d98
 8010ee0:	40020400 	.word	0x40020400
 8010ee4:	200043e0 	.word	0x200043e0
 8010ee8:	200042d4 	.word	0x200042d4
 8010eec:	2000439c 	.word	0x2000439c
 8010ef0:	20004348 	.word	0x20004348

08010ef4 <SystemClock_Config>:
>>>>>>> master
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
<<<<<<< HEAD
 800f688:	b580      	push	{r7, lr}
 800f68a:	b094      	sub	sp, #80	; 0x50
 800f68c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800f68e:	f107 031c 	add.w	r3, r7, #28
 800f692:	2234      	movs	r2, #52	; 0x34
 800f694:	2100      	movs	r1, #0
 800f696:	4618      	mov	r0, r3
 800f698:	f001 fc63 	bl	8010f62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800f69c:	f107 0308 	add.w	r3, r7, #8
 800f6a0:	2200      	movs	r2, #0
 800f6a2:	601a      	str	r2, [r3, #0]
 800f6a4:	605a      	str	r2, [r3, #4]
 800f6a6:	609a      	str	r2, [r3, #8]
 800f6a8:	60da      	str	r2, [r3, #12]
 800f6aa:	611a      	str	r2, [r3, #16]
=======
 8010ef4:	b580      	push	{r7, lr}
 8010ef6:	b094      	sub	sp, #80	; 0x50
 8010ef8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8010efa:	f107 031c 	add.w	r3, r7, #28
 8010efe:	2234      	movs	r2, #52	; 0x34
 8010f00:	2100      	movs	r1, #0
 8010f02:	4618      	mov	r0, r3
 8010f04:	f001 f9db 	bl	80122be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8010f08:	f107 0308 	add.w	r3, r7, #8
 8010f0c:	2200      	movs	r2, #0
 8010f0e:	601a      	str	r2, [r3, #0]
 8010f10:	605a      	str	r2, [r3, #4]
 8010f12:	609a      	str	r2, [r3, #8]
 8010f14:	60da      	str	r2, [r3, #12]
 8010f16:	611a      	str	r2, [r3, #16]
>>>>>>> master

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
<<<<<<< HEAD
 800f6ac:	2300      	movs	r3, #0
 800f6ae:	607b      	str	r3, [r7, #4]
 800f6b0:	4b29      	ldr	r3, [pc, #164]	; (800f758 <SystemClock_Config+0xd0>)
 800f6b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f6b4:	4a28      	ldr	r2, [pc, #160]	; (800f758 <SystemClock_Config+0xd0>)
 800f6b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f6ba:	6413      	str	r3, [r2, #64]	; 0x40
 800f6bc:	4b26      	ldr	r3, [pc, #152]	; (800f758 <SystemClock_Config+0xd0>)
 800f6be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f6c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f6c4:	607b      	str	r3, [r7, #4]
 800f6c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	603b      	str	r3, [r7, #0]
 800f6cc:	4b23      	ldr	r3, [pc, #140]	; (800f75c <SystemClock_Config+0xd4>)
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	4a22      	ldr	r2, [pc, #136]	; (800f75c <SystemClock_Config+0xd4>)
 800f6d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f6d6:	6013      	str	r3, [r2, #0]
 800f6d8:	4b20      	ldr	r3, [pc, #128]	; (800f75c <SystemClock_Config+0xd4>)
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800f6e0:	603b      	str	r3, [r7, #0]
 800f6e2:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800f6e4:	2302      	movs	r3, #2
 800f6e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800f6e8:	2301      	movs	r3, #1
 800f6ea:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800f6ec:	2310      	movs	r3, #16
 800f6ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800f6f0:	2302      	movs	r3, #2
 800f6f2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800f6f8:	2310      	movs	r3, #16
 800f6fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 320;
 800f6fc:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800f700:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800f702:	2302      	movs	r3, #2
 800f704:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800f706:	2302      	movs	r3, #2
 800f708:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800f70a:	2302      	movs	r3, #2
 800f70c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800f70e:	f107 031c 	add.w	r3, r7, #28
 800f712:	4618      	mov	r0, r3
 800f714:	f7fc f806 	bl	800b724 <HAL_RCC_OscConfig>
 800f718:	4603      	mov	r3, r0
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d001      	beq.n	800f722 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800f71e:	f000 f81f 	bl	800f760 <Error_Handler>
=======
 8010f18:	2300      	movs	r3, #0
 8010f1a:	607b      	str	r3, [r7, #4]
 8010f1c:	4b29      	ldr	r3, [pc, #164]	; (8010fc4 <SystemClock_Config+0xd0>)
 8010f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f20:	4a28      	ldr	r2, [pc, #160]	; (8010fc4 <SystemClock_Config+0xd0>)
 8010f22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010f26:	6413      	str	r3, [r2, #64]	; 0x40
 8010f28:	4b26      	ldr	r3, [pc, #152]	; (8010fc4 <SystemClock_Config+0xd0>)
 8010f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010f2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010f30:	607b      	str	r3, [r7, #4]
 8010f32:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8010f34:	2300      	movs	r3, #0
 8010f36:	603b      	str	r3, [r7, #0]
 8010f38:	4b23      	ldr	r3, [pc, #140]	; (8010fc8 <SystemClock_Config+0xd4>)
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	4a22      	ldr	r2, [pc, #136]	; (8010fc8 <SystemClock_Config+0xd4>)
 8010f3e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010f42:	6013      	str	r3, [r2, #0]
 8010f44:	4b20      	ldr	r3, [pc, #128]	; (8010fc8 <SystemClock_Config+0xd4>)
 8010f46:	681b      	ldr	r3, [r3, #0]
 8010f48:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8010f4c:	603b      	str	r3, [r7, #0]
 8010f4e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8010f50:	2302      	movs	r3, #2
 8010f52:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8010f54:	2301      	movs	r3, #1
 8010f56:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8010f58:	2310      	movs	r3, #16
 8010f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8010f5c:	2302      	movs	r3, #2
 8010f5e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8010f60:	2300      	movs	r3, #0
 8010f62:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8010f64:	2310      	movs	r3, #16
 8010f66:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 320;
 8010f68:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8010f6c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8010f6e:	2302      	movs	r3, #2
 8010f70:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8010f72:	2302      	movs	r3, #2
 8010f74:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8010f76:	2302      	movs	r3, #2
 8010f78:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8010f7a:	f107 031c 	add.w	r3, r7, #28
 8010f7e:	4618      	mov	r0, r3
 8010f80:	f7fa fd1e 	bl	800b9c0 <HAL_RCC_OscConfig>
 8010f84:	4603      	mov	r3, r0
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d001      	beq.n	8010f8e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8010f8a:	f000 f899 	bl	80110c0 <Error_Handler>
>>>>>>> master
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
<<<<<<< HEAD
 800f722:	230f      	movs	r3, #15
 800f724:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800f726:	2302      	movs	r3, #2
 800f728:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800f72a:	2300      	movs	r3, #0
 800f72c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800f72e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800f732:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800f734:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f738:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800f73a:	f107 0308 	add.w	r3, r7, #8
 800f73e:	2105      	movs	r1, #5
 800f740:	4618      	mov	r0, r3
 800f742:	f7fb fd39 	bl	800b1b8 <HAL_RCC_ClockConfig>
 800f746:	4603      	mov	r3, r0
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d001      	beq.n	800f750 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800f74c:	f000 f808 	bl	800f760 <Error_Handler>
  }
}
 800f750:	bf00      	nop
 800f752:	3750      	adds	r7, #80	; 0x50
 800f754:	46bd      	mov	sp, r7
 800f756:	bd80      	pop	{r7, pc}
 800f758:	40023800 	.word	0x40023800
 800f75c:	40007000 	.word	0x40007000

0800f760 <Error_Handler>:
=======
 8010f8e:	230f      	movs	r3, #15
 8010f90:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8010f92:	2302      	movs	r3, #2
 8010f94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8010f96:	2300      	movs	r3, #0
 8010f98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8010f9a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8010f9e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8010fa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010fa4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8010fa6:	f107 0308 	add.w	r3, r7, #8
 8010faa:	2105      	movs	r1, #5
 8010fac:	4618      	mov	r0, r3
 8010fae:	f7fa fa51 	bl	800b454 <HAL_RCC_ClockConfig>
 8010fb2:	4603      	mov	r3, r0
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d001      	beq.n	8010fbc <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8010fb8:	f000 f882 	bl	80110c0 <Error_Handler>
  }
}
 8010fbc:	bf00      	nop
 8010fbe:	3750      	adds	r7, #80	; 0x50
 8010fc0:	46bd      	mov	sp, r7
 8010fc2:	bd80      	pop	{r7, pc}
 8010fc4:	40023800 	.word	0x40023800
 8010fc8:	40007000 	.word	0x40007000

08010fcc <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim)
{
 8010fcc:	b580      	push	{r7, lr}
 8010fce:	b082      	sub	sp, #8
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, GPIO_PIN_SET);
 8010fd4:	2201      	movs	r2, #1
 8010fd6:	2110      	movs	r1, #16
 8010fd8:	481d      	ldr	r0, [pc, #116]	; (8011050 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8010fda:	f7fa fa21 	bl	800b420 <HAL_GPIO_WritePin>

	if(htim->Instance == TIM8 && !__HAL_TIM_IS_TIM_COUNTING_DOWN(htim))
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	4a1c      	ldr	r2, [pc, #112]	; (8011054 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8010fe4:	4293      	cmp	r3, r2
 8010fe6:	d12a      	bne.n	801103e <HAL_TIM_PeriodElapsedCallback+0x72>
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	681b      	ldr	r3, [r3, #0]
 8010fee:	f003 0310 	and.w	r3, r3, #16
 8010ff2:	2b10      	cmp	r3, #16
 8010ff4:	d023      	beq.n	801103e <HAL_TIM_PeriodElapsedCallback+0x72>
	{

		Encoder_Refresh(&mainEncoder);
 8010ff6:	4818      	ldr	r0, [pc, #96]	; (8011058 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8010ff8:	f7ff face 	bl	8010598 <Encoder_Refresh>

		CurrentSensor_Refresh(&mainCS, sector_SVM);
 8010ffc:	4b17      	ldr	r3, [pc, #92]	; (801105c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	b2db      	uxtb	r3, r3
 8011002:	4619      	mov	r1, r3
 8011004:	4816      	ldr	r0, [pc, #88]	; (8011060 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8011006:	f7fe f977 	bl	800f2f8 <CurrentSensor_Refresh>

		ACR_Refresh(&mainACR);
 801100a:	4816      	ldr	r0, [pc, #88]	; (8011064 <HAL_TIM_PeriodElapsedCallback+0x98>)
 801100c:	f7fd fb9c 	bl	800e748 <ACR_Refresh>

		ASR_prescaler(&mainASR);
 8011010:	4815      	ldr	r0, [pc, #84]	; (8011068 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8011012:	f7fd ffca 	bl	800efaa <ASR_prescaler>

		APR_prescaler(&mainAPR);
 8011016:	4815      	ldr	r0, [pc, #84]	; (801106c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8011018:	f7fd fe86 	bl	800ed28 <APR_prescaler>

		Encoder_Request(&mainEncoder);
 801101c:	480e      	ldr	r0, [pc, #56]	; (8011058 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 801101e:	f7ff fa97 	bl	8010550 <Encoder_Request>


		// timeout control
		if(timeoutCount < TIMEOUT_MS * TIMEOUT_BASE_FREQ / 1000)
 8011022:	4b13      	ldr	r3, [pc, #76]	; (8011070 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 801102a:	d308      	bcc.n	801103e <HAL_TIM_PeriodElapsedCallback+0x72>
		{
			//timeoutCount += 1;
		}
		else
		{
			stopPWM(&htim8);
 801102c:	4811      	ldr	r0, [pc, #68]	; (8011074 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 801102e:	f000 f889 	bl	8011144 <stopPWM>
			timeoutCount = 0;
 8011032:	4b0f      	ldr	r3, [pc, #60]	; (8011070 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8011034:	2200      	movs	r2, #0
 8011036:	601a      	str	r2, [r3, #0]
			timeoutState = 1;
 8011038:	4b0f      	ldr	r3, [pc, #60]	; (8011078 <HAL_TIM_PeriodElapsedCallback+0xac>)
 801103a:	2201      	movs	r2, #1
 801103c:	701a      	strb	r2, [r3, #0]
#endif


	}

	HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, GPIO_PIN_RESET);
 801103e:	2200      	movs	r2, #0
 8011040:	2110      	movs	r1, #16
 8011042:	4803      	ldr	r0, [pc, #12]	; (8011050 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8011044:	f7fa f9ec 	bl	800b420 <HAL_GPIO_WritePin>

}
 8011048:	bf00      	nop
 801104a:	3708      	adds	r7, #8
 801104c:	46bd      	mov	sp, r7
 801104e:	bd80      	pop	{r7, pc}
 8011050:	40020400 	.word	0x40020400
 8011054:	40010400 	.word	0x40010400
 8011058:	20004708 	.word	0x20004708
 801105c:	2000426c 	.word	0x2000426c
 8011060:	200043e0 	.word	0x200043e0
 8011064:	200042d4 	.word	0x200042d4
 8011068:	2000439c 	.word	0x2000439c
 801106c:	20004348 	.word	0x20004348
 8011070:	20004258 	.word	0x20004258
 8011074:	20004804 	.word	0x20004804
 8011078:	2000425c 	.word	0x2000425c

0801107c <timeoutReset>:



inline void timeoutReset()
{
 801107c:	b580      	push	{r7, lr}
 801107e:	af00      	add	r7, sp, #0
	timeoutCount = 0;
 8011080:	4b0a      	ldr	r3, [pc, #40]	; (80110ac <timeoutReset+0x30>)
 8011082:	2200      	movs	r2, #0
 8011084:	601a      	str	r2, [r3, #0]
	if(timeoutState == 1)
 8011086:	4b0a      	ldr	r3, [pc, #40]	; (80110b0 <timeoutReset+0x34>)
 8011088:	781b      	ldrb	r3, [r3, #0]
 801108a:	b2db      	uxtb	r3, r3
 801108c:	2b01      	cmp	r3, #1
 801108e:	d10b      	bne.n	80110a8 <timeoutReset+0x2c>
	{
		timeoutState = 0;
 8011090:	4b07      	ldr	r3, [pc, #28]	; (80110b0 <timeoutReset+0x34>)
 8011092:	2200      	movs	r2, #0
 8011094:	701a      	strb	r2, [r3, #0]
		ASR_Reset(&mainASR);
 8011096:	4807      	ldr	r0, [pc, #28]	; (80110b4 <timeoutReset+0x38>)
 8011098:	f7fe f8b8 	bl	800f20c <ASR_Reset>
		ACR_Reset(&mainACR);
 801109c:	4806      	ldr	r0, [pc, #24]	; (80110b8 <timeoutReset+0x3c>)
 801109e:	f7fd fddb 	bl	800ec58 <ACR_Reset>
		startPWM(&htim8);
 80110a2:	4806      	ldr	r0, [pc, #24]	; (80110bc <timeoutReset+0x40>)
 80110a4:	f000 f82e 	bl	8011104 <startPWM>
	}
}
 80110a8:	bf00      	nop
 80110aa:	bd80      	pop	{r7, pc}
 80110ac:	20004258 	.word	0x20004258
 80110b0:	2000425c 	.word	0x2000425c
 80110b4:	2000439c 	.word	0x2000439c
 80110b8:	200042d4 	.word	0x200042d4
 80110bc:	20004804 	.word	0x20004804

080110c0 <Error_Handler>:
>>>>>>> master
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
<<<<<<< HEAD
 800f760:	b480      	push	{r7}
 800f762:	af00      	add	r7, sp, #0
=======
 80110c0:	b480      	push	{r7}
 80110c2:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
<<<<<<< HEAD
 800f764:	bf00      	nop
 800f766:	46bd      	mov	sp, r7
 800f768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76c:	4770      	bx	lr
	...

0800f770 <setSVM_dq>:
=======
 80110c4:	bf00      	nop
 80110c6:	46bd      	mov	sp, r7
 80110c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110cc:	4770      	bx	lr
	...

080110d0 <PWM_Init>:

>>>>>>> master
volatile int sector_SVM = 0;


void PWM_Init()
{
 80110d0:	b580      	push	{r7, lr}
 80110d2:	af00      	add	r7, sp, #0

	__HAL_TIM_CLEAR_FLAG(&htim8, TIM_FLAG_UPDATE);
 80110d4:	4b0a      	ldr	r3, [pc, #40]	; (8011100 <PWM_Init+0x30>)
 80110d6:	681b      	ldr	r3, [r3, #0]
 80110d8:	f06f 0201 	mvn.w	r2, #1
 80110dc:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim8, TIM_IT_UPDATE);
 80110de:	4b08      	ldr	r3, [pc, #32]	; (8011100 <PWM_Init+0x30>)
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	68da      	ldr	r2, [r3, #12]
 80110e4:	4b06      	ldr	r3, [pc, #24]	; (8011100 <PWM_Init+0x30>)
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	f042 0201 	orr.w	r2, r2, #1
 80110ec:	60da      	str	r2, [r3, #12]


	HAL_TIM_GenerateEvent(&htim8, TIM_EVENTSOURCE_UPDATE);
 80110ee:	2101      	movs	r1, #1
 80110f0:	4803      	ldr	r0, [pc, #12]	; (8011100 <PWM_Init+0x30>)
 80110f2:	f7fb ffb9 	bl	800d068 <HAL_TIM_GenerateEvent>
	//HAL_TIM_GenerateEvent(&htim8, TIM_EVENTSOURCE_TRIGGER);


	startPWM(&htim8);
 80110f6:	4802      	ldr	r0, [pc, #8]	; (8011100 <PWM_Init+0x30>)
 80110f8:	f000 f804 	bl	8011104 <startPWM>

}
 80110fc:	bf00      	nop
 80110fe:	bd80      	pop	{r7, pc}
 8011100:	20004804 	.word	0x20004804

08011104 <startPWM>:


inline void startPWM(TIM_HandleTypeDef *htim)
{
<<<<<<< HEAD
 800f770:	b5b0      	push	{r4, r5, r7, lr}
 800f772:	af00      	add	r7, sp, #0
	static float vect1, vect2;
=======
 8011104:	b580      	push	{r7, lr}
 8011106:	b082      	sub	sp, #8
 8011108:	af00      	add	r7, sp, #0
 801110a:	6078      	str	r0, [r7, #4]


	// 3phase PWM Starting
	HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_1);
 801110c:	2100      	movs	r1, #0
 801110e:	6878      	ldr	r0, [r7, #4]
 8011110:	f7fb fcbe 	bl	800ca90 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_2);
 8011114:	2104      	movs	r1, #4
 8011116:	6878      	ldr	r0, [r7, #4]
 8011118:	f7fb fcba 	bl	800ca90 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_3);
 801111c:	2108      	movs	r1, #8
 801111e:	6878      	ldr	r0, [r7, #4]
 8011120:	f7fb fcb6 	bl	800ca90 <HAL_TIM_PWM_Start_IT>

	HAL_TIMEx_PWMN_Start_IT(htim, TIM_CHANNEL_1);
 8011124:	2100      	movs	r1, #0
 8011126:	6878      	ldr	r0, [r7, #4]
 8011128:	f7fc fbb3 	bl	800d892 <HAL_TIMEx_PWMN_Start_IT>
	HAL_TIMEx_PWMN_Start_IT(htim, TIM_CHANNEL_2);
 801112c:	2104      	movs	r1, #4
 801112e:	6878      	ldr	r0, [r7, #4]
 8011130:	f7fc fbaf 	bl	800d892 <HAL_TIMEx_PWMN_Start_IT>
	HAL_TIMEx_PWMN_Start_IT(htim, TIM_CHANNEL_3);
 8011134:	2108      	movs	r1, #8
 8011136:	6878      	ldr	r0, [r7, #4]
 8011138:	f7fc fbab 	bl	800d892 <HAL_TIMEx_PWMN_Start_IT>

}
 801113c:	bf00      	nop
 801113e:	3708      	adds	r7, #8
 8011140:	46bd      	mov	sp, r7
 8011142:	bd80      	pop	{r7, pc}

08011144 <stopPWM>:



inline void stopPWM(TIM_HandleTypeDef *htim)
{
 8011144:	b580      	push	{r7, lr}
 8011146:	b082      	sub	sp, #8
 8011148:	af00      	add	r7, sp, #0
 801114a:	6078      	str	r0, [r7, #4]

	// 3phase PWM Stopping
	HAL_TIM_PWM_Stop_IT(htim, TIM_CHANNEL_1);
 801114c:	2100      	movs	r1, #0
 801114e:	6878      	ldr	r0, [r7, #4]
 8011150:	f7fb fd22 	bl	800cb98 <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(htim, TIM_CHANNEL_2);
 8011154:	2104      	movs	r1, #4
 8011156:	6878      	ldr	r0, [r7, #4]
 8011158:	f7fb fd1e 	bl	800cb98 <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(htim, TIM_CHANNEL_3);
 801115c:	2108      	movs	r1, #8
 801115e:	6878      	ldr	r0, [r7, #4]
 8011160:	f7fb fd1a 	bl	800cb98 <HAL_TIM_PWM_Stop_IT>

	HAL_TIMEx_PWMN_Stop_IT(htim, TIM_CHANNEL_1);
 8011164:	2100      	movs	r1, #0
 8011166:	6878      	ldr	r0, [r7, #4]
 8011168:	f7fc fbe8 	bl	800d93c <HAL_TIMEx_PWMN_Stop_IT>
	HAL_TIMEx_PWMN_Stop_IT(htim, TIM_CHANNEL_2);
 801116c:	2104      	movs	r1, #4
 801116e:	6878      	ldr	r0, [r7, #4]
 8011170:	f7fc fbe4 	bl	800d93c <HAL_TIMEx_PWMN_Stop_IT>
	HAL_TIMEx_PWMN_Stop_IT(htim, TIM_CHANNEL_3);
 8011174:	2108      	movs	r1, #8
 8011176:	6878      	ldr	r0, [r7, #4]
 8011178:	f7fc fbe0 	bl	800d93c <HAL_TIMEx_PWMN_Stop_IT>

}
 801117c:	bf00      	nop
 801117e:	3708      	adds	r7, #8
 8011180:	46bd      	mov	sp, r7
 8011182:	bd80      	pop	{r7, pc}

08011184 <setSVM_dq>:
>>>>>>> master


inline void setSVM_dq(TIM_HandleTypeDef *htim, float Vd_ref, float Vq_ref, float cos_theta_re, float sin_theta_re)
{
 8011184:	b5b0      	push	{r4, r5, r7, lr}
 8011186:	b086      	sub	sp, #24
 8011188:	af00      	add	r7, sp, #0
 801118a:	6178      	str	r0, [r7, #20]
 801118c:	ed87 0a04 	vstr	s0, [r7, #16]
 8011190:	edc7 0a03 	vstr	s1, [r7, #12]
 8011194:	ed87 1a02 	vstr	s2, [r7, #8]
 8011198:	edc7 1a01 	vstr	s3, [r7, #4]
	static float x1, y1, x2, y2;
	static float x, y;
	static float vect1, vect2;


	x = Vd_ref * cos_theta_re - Vq_ref * sin_theta_re;
<<<<<<< HEAD
 800f774:	4bb8      	ldr	r3, [pc, #736]	; (800fa58 <setSVM_dq+0x2e8>)
 800f776:	ed93 7a00 	vldr	s14, [r3]
 800f77a:	4bb8      	ldr	r3, [pc, #736]	; (800fa5c <setSVM_dq+0x2ec>)
 800f77c:	edd3 7a00 	vldr	s15, [r3]
 800f780:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f784:	4bb6      	ldr	r3, [pc, #728]	; (800fa60 <setSVM_dq+0x2f0>)
 800f786:	edd3 6a00 	vldr	s13, [r3]
 800f78a:	4bb6      	ldr	r3, [pc, #728]	; (800fa64 <setSVM_dq+0x2f4>)
 800f78c:	edd3 7a00 	vldr	s15, [r3]
 800f790:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f794:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f798:	4bb3      	ldr	r3, [pc, #716]	; (800fa68 <setSVM_dq+0x2f8>)
 800f79a:	edc3 7a00 	vstr	s15, [r3]
	y = Vd_ref * sin_theta_re + Vq_ref * cos_theta_re;
 800f79e:	4bae      	ldr	r3, [pc, #696]	; (800fa58 <setSVM_dq+0x2e8>)
 800f7a0:	ed93 7a00 	vldr	s14, [r3]
 800f7a4:	4baf      	ldr	r3, [pc, #700]	; (800fa64 <setSVM_dq+0x2f4>)
 800f7a6:	edd3 7a00 	vldr	s15, [r3]
 800f7aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f7ae:	4bac      	ldr	r3, [pc, #688]	; (800fa60 <setSVM_dq+0x2f0>)
 800f7b0:	edd3 6a00 	vldr	s13, [r3]
 800f7b4:	4ba9      	ldr	r3, [pc, #676]	; (800fa5c <setSVM_dq+0x2ec>)
 800f7b6:	edd3 7a00 	vldr	s15, [r3]
 800f7ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f7be:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f7c2:	4baa      	ldr	r3, [pc, #680]	; (800fa6c <setSVM_dq+0x2fc>)
 800f7c4:	edc3 7a00 	vstr	s15, [r3]

	cross0 = refVector[0][0] * y - refVector[0][1] * x;
 800f7c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f7cc:	4ba7      	ldr	r3, [pc, #668]	; (800fa6c <setSVM_dq+0x2fc>)
 800f7ce:	edd3 7a00 	vldr	s15, [r3]
 800f7d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f7d6:	eddf 6aa6 	vldr	s13, [pc, #664]	; 800fa70 <setSVM_dq+0x300>
 800f7da:	4ba3      	ldr	r3, [pc, #652]	; (800fa68 <setSVM_dq+0x2f8>)
 800f7dc:	edd3 7a00 	vldr	s15, [r3]
 800f7e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f7e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f7e8:	4ba2      	ldr	r3, [pc, #648]	; (800fa74 <setSVM_dq+0x304>)
 800f7ea:	edc3 7a00 	vstr	s15, [r3]
	cross1 = refVector[1][0] * y - refVector[1][1] * x;
 800f7ee:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800f7f2:	4b9e      	ldr	r3, [pc, #632]	; (800fa6c <setSVM_dq+0x2fc>)
 800f7f4:	edd3 7a00 	vldr	s15, [r3]
 800f7f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f7fc:	eddf 6a9e 	vldr	s13, [pc, #632]	; 800fa78 <setSVM_dq+0x308>
 800f800:	4b99      	ldr	r3, [pc, #612]	; (800fa68 <setSVM_dq+0x2f8>)
 800f802:	edd3 7a00 	vldr	s15, [r3]
 800f806:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f80a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f80e:	4b9b      	ldr	r3, [pc, #620]	; (800fa7c <setSVM_dq+0x30c>)
 800f810:	edc3 7a00 	vstr	s15, [r3]

	if(cross0 >= 0)
 800f814:	4b97      	ldr	r3, [pc, #604]	; (800fa74 <setSVM_dq+0x304>)
 800f816:	edd3 7a00 	vldr	s15, [r3]
 800f81a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f81e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f822:	db1e      	blt.n	800f862 <setSVM_dq+0xf2>
	{
		if(cross1 <= 0)				sector_SVM = 0;
 800f824:	4b95      	ldr	r3, [pc, #596]	; (800fa7c <setSVM_dq+0x30c>)
 800f826:	edd3 7a00 	vldr	s15, [r3]
 800f82a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f82e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f832:	d803      	bhi.n	800f83c <setSVM_dq+0xcc>
 800f834:	4b92      	ldr	r3, [pc, #584]	; (800fa80 <setSVM_dq+0x310>)
 800f836:	2200      	movs	r2, #0
 800f838:	601a      	str	r2, [r3, #0]
 800f83a:	e030      	b.n	800f89e <setSVM_dq+0x12e>
		else if(cross0 >= cross1)	sector_SVM = 1;
 800f83c:	4b8d      	ldr	r3, [pc, #564]	; (800fa74 <setSVM_dq+0x304>)
 800f83e:	ed93 7a00 	vldr	s14, [r3]
 800f842:	4b8e      	ldr	r3, [pc, #568]	; (800fa7c <setSVM_dq+0x30c>)
 800f844:	edd3 7a00 	vldr	s15, [r3]
 800f848:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f84c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f850:	db03      	blt.n	800f85a <setSVM_dq+0xea>
 800f852:	4b8b      	ldr	r3, [pc, #556]	; (800fa80 <setSVM_dq+0x310>)
 800f854:	2201      	movs	r2, #1
 800f856:	601a      	str	r2, [r3, #0]
 800f858:	e021      	b.n	800f89e <setSVM_dq+0x12e>
		else						sector_SVM = 2;
 800f85a:	4b89      	ldr	r3, [pc, #548]	; (800fa80 <setSVM_dq+0x310>)
 800f85c:	2202      	movs	r2, #2
 800f85e:	601a      	str	r2, [r3, #0]
 800f860:	e01d      	b.n	800f89e <setSVM_dq+0x12e>
=======
 801119c:	ed97 7a04 	vldr	s14, [r7, #16]
 80111a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80111a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80111a8:	edd7 6a03 	vldr	s13, [r7, #12]
 80111ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80111b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80111b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80111b8:	4bad      	ldr	r3, [pc, #692]	; (8011470 <setSVM_dq+0x2ec>)
 80111ba:	edc3 7a00 	vstr	s15, [r3]
	y = Vd_ref * sin_theta_re + Vq_ref * cos_theta_re;
 80111be:	ed97 7a04 	vldr	s14, [r7, #16]
 80111c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80111c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80111ca:	edd7 6a03 	vldr	s13, [r7, #12]
 80111ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80111d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80111d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80111da:	4ba6      	ldr	r3, [pc, #664]	; (8011474 <setSVM_dq+0x2f0>)
 80111dc:	edc3 7a00 	vstr	s15, [r3]

	cross0 = refVector[0][0] * y - refVector[0][1] * x;
 80111e0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80111e4:	4ba3      	ldr	r3, [pc, #652]	; (8011474 <setSVM_dq+0x2f0>)
 80111e6:	edd3 7a00 	vldr	s15, [r3]
 80111ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80111ee:	eddf 6aa2 	vldr	s13, [pc, #648]	; 8011478 <setSVM_dq+0x2f4>
 80111f2:	4b9f      	ldr	r3, [pc, #636]	; (8011470 <setSVM_dq+0x2ec>)
 80111f4:	edd3 7a00 	vldr	s15, [r3]
 80111f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80111fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011200:	4b9e      	ldr	r3, [pc, #632]	; (801147c <setSVM_dq+0x2f8>)
 8011202:	edc3 7a00 	vstr	s15, [r3]
	cross1 = refVector[1][0] * y - refVector[1][1] * x;
 8011206:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801120a:	4b9a      	ldr	r3, [pc, #616]	; (8011474 <setSVM_dq+0x2f0>)
 801120c:	edd3 7a00 	vldr	s15, [r3]
 8011210:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011214:	eddf 6a9a 	vldr	s13, [pc, #616]	; 8011480 <setSVM_dq+0x2fc>
 8011218:	4b95      	ldr	r3, [pc, #596]	; (8011470 <setSVM_dq+0x2ec>)
 801121a:	edd3 7a00 	vldr	s15, [r3]
 801121e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8011222:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011226:	4b97      	ldr	r3, [pc, #604]	; (8011484 <setSVM_dq+0x300>)
 8011228:	edc3 7a00 	vstr	s15, [r3]

	if(cross0 >= 0)
 801122c:	4b93      	ldr	r3, [pc, #588]	; (801147c <setSVM_dq+0x2f8>)
 801122e:	edd3 7a00 	vldr	s15, [r3]
 8011232:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801123a:	db1e      	blt.n	801127a <setSVM_dq+0xf6>
	{
		if(cross1 <= 0)				sector_SVM = 0;
 801123c:	4b91      	ldr	r3, [pc, #580]	; (8011484 <setSVM_dq+0x300>)
 801123e:	edd3 7a00 	vldr	s15, [r3]
 8011242:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801124a:	d803      	bhi.n	8011254 <setSVM_dq+0xd0>
 801124c:	4b8e      	ldr	r3, [pc, #568]	; (8011488 <setSVM_dq+0x304>)
 801124e:	2200      	movs	r2, #0
 8011250:	601a      	str	r2, [r3, #0]
 8011252:	e030      	b.n	80112b6 <setSVM_dq+0x132>
		else if(cross0 >= cross1)	sector_SVM = 1;
 8011254:	4b89      	ldr	r3, [pc, #548]	; (801147c <setSVM_dq+0x2f8>)
 8011256:	ed93 7a00 	vldr	s14, [r3]
 801125a:	4b8a      	ldr	r3, [pc, #552]	; (8011484 <setSVM_dq+0x300>)
 801125c:	edd3 7a00 	vldr	s15, [r3]
 8011260:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011268:	db03      	blt.n	8011272 <setSVM_dq+0xee>
 801126a:	4b87      	ldr	r3, [pc, #540]	; (8011488 <setSVM_dq+0x304>)
 801126c:	2201      	movs	r2, #1
 801126e:	601a      	str	r2, [r3, #0]
 8011270:	e021      	b.n	80112b6 <setSVM_dq+0x132>
		else						sector_SVM = 2;
 8011272:	4b85      	ldr	r3, [pc, #532]	; (8011488 <setSVM_dq+0x304>)
 8011274:	2202      	movs	r2, #2
 8011276:	601a      	str	r2, [r3, #0]
 8011278:	e01d      	b.n	80112b6 <setSVM_dq+0x132>
>>>>>>> master
	}
	else
	{
		if(cross1 >= 0)				sector_SVM = 3;
<<<<<<< HEAD
 800f862:	4b86      	ldr	r3, [pc, #536]	; (800fa7c <setSVM_dq+0x30c>)
 800f864:	edd3 7a00 	vldr	s15, [r3]
 800f868:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f86c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f870:	db03      	blt.n	800f87a <setSVM_dq+0x10a>
 800f872:	4b83      	ldr	r3, [pc, #524]	; (800fa80 <setSVM_dq+0x310>)
 800f874:	2203      	movs	r2, #3
 800f876:	601a      	str	r2, [r3, #0]
 800f878:	e011      	b.n	800f89e <setSVM_dq+0x12e>
		else if(cross0 <= cross1)	sector_SVM = 4;
 800f87a:	4b7e      	ldr	r3, [pc, #504]	; (800fa74 <setSVM_dq+0x304>)
 800f87c:	ed93 7a00 	vldr	s14, [r3]
 800f880:	4b7e      	ldr	r3, [pc, #504]	; (800fa7c <setSVM_dq+0x30c>)
 800f882:	edd3 7a00 	vldr	s15, [r3]
 800f886:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f88e:	d803      	bhi.n	800f898 <setSVM_dq+0x128>
 800f890:	4b7b      	ldr	r3, [pc, #492]	; (800fa80 <setSVM_dq+0x310>)
 800f892:	2204      	movs	r2, #4
 800f894:	601a      	str	r2, [r3, #0]
 800f896:	e002      	b.n	800f89e <setSVM_dq+0x12e>
		else						sector_SVM = 5;
 800f898:	4b79      	ldr	r3, [pc, #484]	; (800fa80 <setSVM_dq+0x310>)
 800f89a:	2205      	movs	r2, #5
 800f89c:	601a      	str	r2, [r3, #0]
	}

	x1 = refVector[sector_SVM][0];
 800f89e:	4b78      	ldr	r3, [pc, #480]	; (800fa80 <setSVM_dq+0x310>)
 800f8a0:	681b      	ldr	r3, [r3, #0]
 800f8a2:	4a78      	ldr	r2, [pc, #480]	; (800fa84 <setSVM_dq+0x314>)
 800f8a4:	00db      	lsls	r3, r3, #3
 800f8a6:	4413      	add	r3, r2
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	4a77      	ldr	r2, [pc, #476]	; (800fa88 <setSVM_dq+0x318>)
 800f8ac:	6013      	str	r3, [r2, #0]
	y1 = refVector[sector_SVM][1];
 800f8ae:	4b74      	ldr	r3, [pc, #464]	; (800fa80 <setSVM_dq+0x310>)
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	4a74      	ldr	r2, [pc, #464]	; (800fa84 <setSVM_dq+0x314>)
 800f8b4:	00db      	lsls	r3, r3, #3
 800f8b6:	4413      	add	r3, r2
 800f8b8:	3304      	adds	r3, #4
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	4a73      	ldr	r2, [pc, #460]	; (800fa8c <setSVM_dq+0x31c>)
 800f8be:	6013      	str	r3, [r2, #0]
	x2 = refVector[sector_SVM + 1][0];
 800f8c0:	4b6f      	ldr	r3, [pc, #444]	; (800fa80 <setSVM_dq+0x310>)
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	3301      	adds	r3, #1
 800f8c6:	4a6f      	ldr	r2, [pc, #444]	; (800fa84 <setSVM_dq+0x314>)
 800f8c8:	00db      	lsls	r3, r3, #3
 800f8ca:	4413      	add	r3, r2
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	4a70      	ldr	r2, [pc, #448]	; (800fa90 <setSVM_dq+0x320>)
 800f8d0:	6013      	str	r3, [r2, #0]
	y2 = refVector[sector_SVM + 1][1];
 800f8d2:	4b6b      	ldr	r3, [pc, #428]	; (800fa80 <setSVM_dq+0x310>)
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	3301      	adds	r3, #1
 800f8d8:	4a6a      	ldr	r2, [pc, #424]	; (800fa84 <setSVM_dq+0x314>)
 800f8da:	00db      	lsls	r3, r3, #3
 800f8dc:	4413      	add	r3, r2
 800f8de:	3304      	adds	r3, #4
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	4a6c      	ldr	r2, [pc, #432]	; (800fa94 <setSVM_dq+0x324>)
 800f8e4:	6013      	str	r3, [r2, #0]

	vect1 = (y2 * x - x2 * y) / ((x1 * y2 - y1 * x2) * Vdc);
 800f8e6:	4b6b      	ldr	r3, [pc, #428]	; (800fa94 <setSVM_dq+0x324>)
 800f8e8:	ed93 7a00 	vldr	s14, [r3]
 800f8ec:	4b5e      	ldr	r3, [pc, #376]	; (800fa68 <setSVM_dq+0x2f8>)
 800f8ee:	edd3 7a00 	vldr	s15, [r3]
 800f8f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f8f6:	4b66      	ldr	r3, [pc, #408]	; (800fa90 <setSVM_dq+0x320>)
 800f8f8:	edd3 6a00 	vldr	s13, [r3]
 800f8fc:	4b5b      	ldr	r3, [pc, #364]	; (800fa6c <setSVM_dq+0x2fc>)
 800f8fe:	edd3 7a00 	vldr	s15, [r3]
 800f902:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f906:	ee77 6a67 	vsub.f32	s13, s14, s15
 800f90a:	4b5f      	ldr	r3, [pc, #380]	; (800fa88 <setSVM_dq+0x318>)
 800f90c:	ed93 7a00 	vldr	s14, [r3]
 800f910:	4b60      	ldr	r3, [pc, #384]	; (800fa94 <setSVM_dq+0x324>)
 800f912:	edd3 7a00 	vldr	s15, [r3]
 800f916:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f91a:	4b5c      	ldr	r3, [pc, #368]	; (800fa8c <setSVM_dq+0x31c>)
 800f91c:	ed93 6a00 	vldr	s12, [r3]
 800f920:	4b5b      	ldr	r3, [pc, #364]	; (800fa90 <setSVM_dq+0x320>)
 800f922:	edd3 7a00 	vldr	s15, [r3]
 800f926:	ee66 7a27 	vmul.f32	s15, s12, s15
 800f92a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f92e:	4b5a      	ldr	r3, [pc, #360]	; (800fa98 <setSVM_dq+0x328>)
 800f930:	edd3 7a00 	vldr	s15, [r3]
 800f934:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f938:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f93c:	4b57      	ldr	r3, [pc, #348]	; (800fa9c <setSVM_dq+0x32c>)
 800f93e:	edc3 7a00 	vstr	s15, [r3]
	vect2 = (-y1 * x + x1 * y) / ((x1 * y2 - y1 * x2) * Vdc);
 800f942:	4b52      	ldr	r3, [pc, #328]	; (800fa8c <setSVM_dq+0x31c>)
 800f944:	edd3 7a00 	vldr	s15, [r3]
 800f948:	eeb1 7a67 	vneg.f32	s14, s15
 800f94c:	4b46      	ldr	r3, [pc, #280]	; (800fa68 <setSVM_dq+0x2f8>)
 800f94e:	edd3 7a00 	vldr	s15, [r3]
 800f952:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f956:	4b4c      	ldr	r3, [pc, #304]	; (800fa88 <setSVM_dq+0x318>)
 800f958:	edd3 6a00 	vldr	s13, [r3]
 800f95c:	4b43      	ldr	r3, [pc, #268]	; (800fa6c <setSVM_dq+0x2fc>)
 800f95e:	edd3 7a00 	vldr	s15, [r3]
 800f962:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f966:	ee77 6a27 	vadd.f32	s13, s14, s15
 800f96a:	4b47      	ldr	r3, [pc, #284]	; (800fa88 <setSVM_dq+0x318>)
 800f96c:	ed93 7a00 	vldr	s14, [r3]
 800f970:	4b48      	ldr	r3, [pc, #288]	; (800fa94 <setSVM_dq+0x324>)
 800f972:	edd3 7a00 	vldr	s15, [r3]
 800f976:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f97a:	4b44      	ldr	r3, [pc, #272]	; (800fa8c <setSVM_dq+0x31c>)
 800f97c:	ed93 6a00 	vldr	s12, [r3]
 800f980:	4b43      	ldr	r3, [pc, #268]	; (800fa90 <setSVM_dq+0x320>)
 800f982:	edd3 7a00 	vldr	s15, [r3]
 800f986:	ee66 7a27 	vmul.f32	s15, s12, s15
 800f98a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f98e:	4b42      	ldr	r3, [pc, #264]	; (800fa98 <setSVM_dq+0x328>)
 800f990:	edd3 7a00 	vldr	s15, [r3]
 800f994:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f998:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f99c:	4b40      	ldr	r3, [pc, #256]	; (800faa0 <setSVM_dq+0x330>)
 800f99e:	edc3 7a00 	vstr	s15, [r3]

	switch(sector_SVM)
 800f9a2:	4b37      	ldr	r3, [pc, #220]	; (800fa80 <setSVM_dq+0x310>)
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	2b05      	cmp	r3, #5
 800f9a8:	f200 81e0 	bhi.w	800fd6c <setSVM_dq+0x5fc>
 800f9ac:	a201      	add	r2, pc, #4	; (adr r2, 800f9b4 <setSVM_dq+0x244>)
 800f9ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9b2:	bf00      	nop
 800f9b4:	0800f9cd 	.word	0x0800f9cd
 800f9b8:	0800fab1 	.word	0x0800fab1
 800f9bc:	0800fb3d 	.word	0x0800fb3d
 800f9c0:	0800fbc9 	.word	0x0800fbc9
 800f9c4:	0800fc55 	.word	0x0800fc55
 800f9c8:	0800fce1 	.word	0x0800fce1
	{
	case 0: duty[2] = (1.0 - vect1 - vect2) * 0.5f; 	duty[1] = duty[2] + vect2; 	duty[0] = duty[1] + vect1;  break;
 800f9cc:	4b33      	ldr	r3, [pc, #204]	; (800fa9c <setSVM_dq+0x32c>)
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	4618      	mov	r0, r3
 800f9d2:	f7f8 fce9 	bl	80083a8 <__aeabi_f2d>
 800f9d6:	4603      	mov	r3, r0
 800f9d8:	460c      	mov	r4, r1
 800f9da:	461a      	mov	r2, r3
 800f9dc:	4623      	mov	r3, r4
 800f9de:	f04f 0000 	mov.w	r0, #0
 800f9e2:	4930      	ldr	r1, [pc, #192]	; (800faa4 <setSVM_dq+0x334>)
 800f9e4:	f7f8 fb80 	bl	80080e8 <__aeabi_dsub>
 800f9e8:	4603      	mov	r3, r0
 800f9ea:	460c      	mov	r4, r1
 800f9ec:	4625      	mov	r5, r4
 800f9ee:	461c      	mov	r4, r3
 800f9f0:	4b2b      	ldr	r3, [pc, #172]	; (800faa0 <setSVM_dq+0x330>)
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	f7f8 fcd7 	bl	80083a8 <__aeabi_f2d>
 800f9fa:	4602      	mov	r2, r0
 800f9fc:	460b      	mov	r3, r1
 800f9fe:	4620      	mov	r0, r4
 800fa00:	4629      	mov	r1, r5
 800fa02:	f7f8 fb71 	bl	80080e8 <__aeabi_dsub>
 800fa06:	4603      	mov	r3, r0
 800fa08:	460c      	mov	r4, r1
 800fa0a:	4618      	mov	r0, r3
 800fa0c:	4621      	mov	r1, r4
 800fa0e:	f04f 0200 	mov.w	r2, #0
 800fa12:	4b25      	ldr	r3, [pc, #148]	; (800faa8 <setSVM_dq+0x338>)
 800fa14:	f7f8 fd20 	bl	8008458 <__aeabi_dmul>
 800fa18:	4603      	mov	r3, r0
 800fa1a:	460c      	mov	r4, r1
 800fa1c:	4618      	mov	r0, r3
 800fa1e:	4621      	mov	r1, r4
 800fa20:	f7f8 ffdc 	bl	80089dc <__aeabi_d2f>
 800fa24:	4602      	mov	r2, r0
 800fa26:	4b21      	ldr	r3, [pc, #132]	; (800faac <setSVM_dq+0x33c>)
 800fa28:	609a      	str	r2, [r3, #8]
 800fa2a:	4b20      	ldr	r3, [pc, #128]	; (800faac <setSVM_dq+0x33c>)
 800fa2c:	ed93 7a02 	vldr	s14, [r3, #8]
 800fa30:	4b1b      	ldr	r3, [pc, #108]	; (800faa0 <setSVM_dq+0x330>)
 800fa32:	edd3 7a00 	vldr	s15, [r3]
 800fa36:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa3a:	4b1c      	ldr	r3, [pc, #112]	; (800faac <setSVM_dq+0x33c>)
 800fa3c:	edc3 7a01 	vstr	s15, [r3, #4]
 800fa40:	4b1a      	ldr	r3, [pc, #104]	; (800faac <setSVM_dq+0x33c>)
 800fa42:	ed93 7a01 	vldr	s14, [r3, #4]
 800fa46:	4b15      	ldr	r3, [pc, #84]	; (800fa9c <setSVM_dq+0x32c>)
 800fa48:	edd3 7a00 	vldr	s15, [r3]
 800fa4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa50:	4b16      	ldr	r3, [pc, #88]	; (800faac <setSVM_dq+0x33c>)
 800fa52:	edc3 7a00 	vstr	s15, [r3]
 800fa56:	e189      	b.n	800fd6c <setSVM_dq+0x5fc>
 800fa58:	20004188 	.word	0x20004188
 800fa5c:	20000034 	.word	0x20000034
 800fa60:	2000418c 	.word	0x2000418c
 800fa64:	200041e0 	.word	0x200041e0
 800fa68:	20004194 	.word	0x20004194
 800fa6c:	20004198 	.word	0x20004198
 800fa70:	00000000 	.word	0x00000000
 800fa74:	2000419c 	.word	0x2000419c
 800fa78:	3f5db22d 	.word	0x3f5db22d
 800fa7c:	200041a0 	.word	0x200041a0
 800fa80:	20004190 	.word	0x20004190
 800fa84:	08013110 	.word	0x08013110
 800fa88:	200041a4 	.word	0x200041a4
 800fa8c:	200041a8 	.word	0x200041a8
 800fa90:	200041ac 	.word	0x200041ac
 800fa94:	200041b0 	.word	0x200041b0
 800fa98:	20000030 	.word	0x20000030
 800fa9c:	200041b4 	.word	0x200041b4
 800faa0:	200041b8 	.word	0x200041b8
 800faa4:	3ff00000 	.word	0x3ff00000
 800faa8:	3fe00000 	.word	0x3fe00000
 800faac:	200041bc 	.word	0x200041bc
	case 1: duty[2] = (1.0 - vect1 - vect2) * 0.5f; 	duty[0] = duty[2] + vect1; 	duty[1] = duty[0] + vect2; 	break;
 800fab0:	4bc3      	ldr	r3, [pc, #780]	; (800fdc0 <setSVM_dq+0x650>)
 800fab2:	681b      	ldr	r3, [r3, #0]
 800fab4:	4618      	mov	r0, r3
 800fab6:	f7f8 fc77 	bl	80083a8 <__aeabi_f2d>
 800faba:	4603      	mov	r3, r0
 800fabc:	460c      	mov	r4, r1
 800fabe:	461a      	mov	r2, r3
 800fac0:	4623      	mov	r3, r4
 800fac2:	f04f 0000 	mov.w	r0, #0
 800fac6:	49bf      	ldr	r1, [pc, #764]	; (800fdc4 <setSVM_dq+0x654>)
 800fac8:	f7f8 fb0e 	bl	80080e8 <__aeabi_dsub>
 800facc:	4603      	mov	r3, r0
 800face:	460c      	mov	r4, r1
 800fad0:	4625      	mov	r5, r4
 800fad2:	461c      	mov	r4, r3
 800fad4:	4bbc      	ldr	r3, [pc, #752]	; (800fdc8 <setSVM_dq+0x658>)
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	4618      	mov	r0, r3
 800fada:	f7f8 fc65 	bl	80083a8 <__aeabi_f2d>
 800fade:	4602      	mov	r2, r0
 800fae0:	460b      	mov	r3, r1
 800fae2:	4620      	mov	r0, r4
 800fae4:	4629      	mov	r1, r5
 800fae6:	f7f8 faff 	bl	80080e8 <__aeabi_dsub>
 800faea:	4603      	mov	r3, r0
 800faec:	460c      	mov	r4, r1
 800faee:	4618      	mov	r0, r3
 800faf0:	4621      	mov	r1, r4
 800faf2:	f04f 0200 	mov.w	r2, #0
 800faf6:	4bb5      	ldr	r3, [pc, #724]	; (800fdcc <setSVM_dq+0x65c>)
 800faf8:	f7f8 fcae 	bl	8008458 <__aeabi_dmul>
 800fafc:	4603      	mov	r3, r0
 800fafe:	460c      	mov	r4, r1
 800fb00:	4618      	mov	r0, r3
 800fb02:	4621      	mov	r1, r4
 800fb04:	f7f8 ff6a 	bl	80089dc <__aeabi_d2f>
 800fb08:	4602      	mov	r2, r0
 800fb0a:	4bb1      	ldr	r3, [pc, #708]	; (800fdd0 <setSVM_dq+0x660>)
 800fb0c:	609a      	str	r2, [r3, #8]
 800fb0e:	4bb0      	ldr	r3, [pc, #704]	; (800fdd0 <setSVM_dq+0x660>)
 800fb10:	ed93 7a02 	vldr	s14, [r3, #8]
 800fb14:	4baa      	ldr	r3, [pc, #680]	; (800fdc0 <setSVM_dq+0x650>)
 800fb16:	edd3 7a00 	vldr	s15, [r3]
 800fb1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fb1e:	4bac      	ldr	r3, [pc, #688]	; (800fdd0 <setSVM_dq+0x660>)
 800fb20:	edc3 7a00 	vstr	s15, [r3]
 800fb24:	4baa      	ldr	r3, [pc, #680]	; (800fdd0 <setSVM_dq+0x660>)
 800fb26:	ed93 7a00 	vldr	s14, [r3]
 800fb2a:	4ba7      	ldr	r3, [pc, #668]	; (800fdc8 <setSVM_dq+0x658>)
 800fb2c:	edd3 7a00 	vldr	s15, [r3]
 800fb30:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fb34:	4ba6      	ldr	r3, [pc, #664]	; (800fdd0 <setSVM_dq+0x660>)
 800fb36:	edc3 7a01 	vstr	s15, [r3, #4]
 800fb3a:	e117      	b.n	800fd6c <setSVM_dq+0x5fc>
	case 2: duty[0] = (1.0 - vect1 - vect2) * 0.5f; 	duty[2] = duty[0] + vect2; 	duty[1] = duty[2] + vect1; 	break;
 800fb3c:	4ba0      	ldr	r3, [pc, #640]	; (800fdc0 <setSVM_dq+0x650>)
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	4618      	mov	r0, r3
 800fb42:	f7f8 fc31 	bl	80083a8 <__aeabi_f2d>
 800fb46:	4603      	mov	r3, r0
 800fb48:	460c      	mov	r4, r1
 800fb4a:	461a      	mov	r2, r3
 800fb4c:	4623      	mov	r3, r4
 800fb4e:	f04f 0000 	mov.w	r0, #0
 800fb52:	499c      	ldr	r1, [pc, #624]	; (800fdc4 <setSVM_dq+0x654>)
 800fb54:	f7f8 fac8 	bl	80080e8 <__aeabi_dsub>
 800fb58:	4603      	mov	r3, r0
 800fb5a:	460c      	mov	r4, r1
 800fb5c:	4625      	mov	r5, r4
 800fb5e:	461c      	mov	r4, r3
 800fb60:	4b99      	ldr	r3, [pc, #612]	; (800fdc8 <setSVM_dq+0x658>)
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	4618      	mov	r0, r3
 800fb66:	f7f8 fc1f 	bl	80083a8 <__aeabi_f2d>
 800fb6a:	4602      	mov	r2, r0
 800fb6c:	460b      	mov	r3, r1
 800fb6e:	4620      	mov	r0, r4
 800fb70:	4629      	mov	r1, r5
 800fb72:	f7f8 fab9 	bl	80080e8 <__aeabi_dsub>
 800fb76:	4603      	mov	r3, r0
 800fb78:	460c      	mov	r4, r1
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	4621      	mov	r1, r4
 800fb7e:	f04f 0200 	mov.w	r2, #0
 800fb82:	4b92      	ldr	r3, [pc, #584]	; (800fdcc <setSVM_dq+0x65c>)
 800fb84:	f7f8 fc68 	bl	8008458 <__aeabi_dmul>
 800fb88:	4603      	mov	r3, r0
 800fb8a:	460c      	mov	r4, r1
 800fb8c:	4618      	mov	r0, r3
 800fb8e:	4621      	mov	r1, r4
 800fb90:	f7f8 ff24 	bl	80089dc <__aeabi_d2f>
 800fb94:	4602      	mov	r2, r0
 800fb96:	4b8e      	ldr	r3, [pc, #568]	; (800fdd0 <setSVM_dq+0x660>)
 800fb98:	601a      	str	r2, [r3, #0]
 800fb9a:	4b8d      	ldr	r3, [pc, #564]	; (800fdd0 <setSVM_dq+0x660>)
 800fb9c:	ed93 7a00 	vldr	s14, [r3]
 800fba0:	4b89      	ldr	r3, [pc, #548]	; (800fdc8 <setSVM_dq+0x658>)
 800fba2:	edd3 7a00 	vldr	s15, [r3]
 800fba6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fbaa:	4b89      	ldr	r3, [pc, #548]	; (800fdd0 <setSVM_dq+0x660>)
 800fbac:	edc3 7a02 	vstr	s15, [r3, #8]
 800fbb0:	4b87      	ldr	r3, [pc, #540]	; (800fdd0 <setSVM_dq+0x660>)
 800fbb2:	ed93 7a02 	vldr	s14, [r3, #8]
 800fbb6:	4b82      	ldr	r3, [pc, #520]	; (800fdc0 <setSVM_dq+0x650>)
 800fbb8:	edd3 7a00 	vldr	s15, [r3]
 800fbbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fbc0:	4b83      	ldr	r3, [pc, #524]	; (800fdd0 <setSVM_dq+0x660>)
 800fbc2:	edc3 7a01 	vstr	s15, [r3, #4]
 800fbc6:	e0d1      	b.n	800fd6c <setSVM_dq+0x5fc>
	case 3: duty[0] = (1.0 - vect1 - vect2) * 0.5f; 	duty[1] = duty[0] + vect1; 	duty[2] = duty[1] + vect2; 	break;
 800fbc8:	4b7d      	ldr	r3, [pc, #500]	; (800fdc0 <setSVM_dq+0x650>)
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	4618      	mov	r0, r3
 800fbce:	f7f8 fbeb 	bl	80083a8 <__aeabi_f2d>
 800fbd2:	4603      	mov	r3, r0
 800fbd4:	460c      	mov	r4, r1
 800fbd6:	461a      	mov	r2, r3
 800fbd8:	4623      	mov	r3, r4
 800fbda:	f04f 0000 	mov.w	r0, #0
 800fbde:	4979      	ldr	r1, [pc, #484]	; (800fdc4 <setSVM_dq+0x654>)
 800fbe0:	f7f8 fa82 	bl	80080e8 <__aeabi_dsub>
 800fbe4:	4603      	mov	r3, r0
 800fbe6:	460c      	mov	r4, r1
 800fbe8:	4625      	mov	r5, r4
 800fbea:	461c      	mov	r4, r3
 800fbec:	4b76      	ldr	r3, [pc, #472]	; (800fdc8 <setSVM_dq+0x658>)
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	4618      	mov	r0, r3
 800fbf2:	f7f8 fbd9 	bl	80083a8 <__aeabi_f2d>
 800fbf6:	4602      	mov	r2, r0
 800fbf8:	460b      	mov	r3, r1
 800fbfa:	4620      	mov	r0, r4
 800fbfc:	4629      	mov	r1, r5
 800fbfe:	f7f8 fa73 	bl	80080e8 <__aeabi_dsub>
 800fc02:	4603      	mov	r3, r0
 800fc04:	460c      	mov	r4, r1
 800fc06:	4618      	mov	r0, r3
 800fc08:	4621      	mov	r1, r4
 800fc0a:	f04f 0200 	mov.w	r2, #0
 800fc0e:	4b6f      	ldr	r3, [pc, #444]	; (800fdcc <setSVM_dq+0x65c>)
 800fc10:	f7f8 fc22 	bl	8008458 <__aeabi_dmul>
 800fc14:	4603      	mov	r3, r0
 800fc16:	460c      	mov	r4, r1
 800fc18:	4618      	mov	r0, r3
 800fc1a:	4621      	mov	r1, r4
 800fc1c:	f7f8 fede 	bl	80089dc <__aeabi_d2f>
 800fc20:	4602      	mov	r2, r0
 800fc22:	4b6b      	ldr	r3, [pc, #428]	; (800fdd0 <setSVM_dq+0x660>)
 800fc24:	601a      	str	r2, [r3, #0]
 800fc26:	4b6a      	ldr	r3, [pc, #424]	; (800fdd0 <setSVM_dq+0x660>)
 800fc28:	ed93 7a00 	vldr	s14, [r3]
 800fc2c:	4b64      	ldr	r3, [pc, #400]	; (800fdc0 <setSVM_dq+0x650>)
 800fc2e:	edd3 7a00 	vldr	s15, [r3]
 800fc32:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc36:	4b66      	ldr	r3, [pc, #408]	; (800fdd0 <setSVM_dq+0x660>)
 800fc38:	edc3 7a01 	vstr	s15, [r3, #4]
 800fc3c:	4b64      	ldr	r3, [pc, #400]	; (800fdd0 <setSVM_dq+0x660>)
 800fc3e:	ed93 7a01 	vldr	s14, [r3, #4]
 800fc42:	4b61      	ldr	r3, [pc, #388]	; (800fdc8 <setSVM_dq+0x658>)
 800fc44:	edd3 7a00 	vldr	s15, [r3]
 800fc48:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc4c:	4b60      	ldr	r3, [pc, #384]	; (800fdd0 <setSVM_dq+0x660>)
 800fc4e:	edc3 7a02 	vstr	s15, [r3, #8]
 800fc52:	e08b      	b.n	800fd6c <setSVM_dq+0x5fc>
	case 4: duty[1] = (1.0 - vect1 - vect2) * 0.5f; 	duty[0] = duty[1] + vect2; 	duty[2] = duty[0] + vect1; 	break;
 800fc54:	4b5a      	ldr	r3, [pc, #360]	; (800fdc0 <setSVM_dq+0x650>)
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	4618      	mov	r0, r3
 800fc5a:	f7f8 fba5 	bl	80083a8 <__aeabi_f2d>
 800fc5e:	4603      	mov	r3, r0
 800fc60:	460c      	mov	r4, r1
 800fc62:	461a      	mov	r2, r3
 800fc64:	4623      	mov	r3, r4
 800fc66:	f04f 0000 	mov.w	r0, #0
 800fc6a:	4956      	ldr	r1, [pc, #344]	; (800fdc4 <setSVM_dq+0x654>)
 800fc6c:	f7f8 fa3c 	bl	80080e8 <__aeabi_dsub>
 800fc70:	4603      	mov	r3, r0
 800fc72:	460c      	mov	r4, r1
 800fc74:	4625      	mov	r5, r4
 800fc76:	461c      	mov	r4, r3
 800fc78:	4b53      	ldr	r3, [pc, #332]	; (800fdc8 <setSVM_dq+0x658>)
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	4618      	mov	r0, r3
 800fc7e:	f7f8 fb93 	bl	80083a8 <__aeabi_f2d>
 800fc82:	4602      	mov	r2, r0
 800fc84:	460b      	mov	r3, r1
 800fc86:	4620      	mov	r0, r4
 800fc88:	4629      	mov	r1, r5
 800fc8a:	f7f8 fa2d 	bl	80080e8 <__aeabi_dsub>
 800fc8e:	4603      	mov	r3, r0
 800fc90:	460c      	mov	r4, r1
 800fc92:	4618      	mov	r0, r3
 800fc94:	4621      	mov	r1, r4
 800fc96:	f04f 0200 	mov.w	r2, #0
 800fc9a:	4b4c      	ldr	r3, [pc, #304]	; (800fdcc <setSVM_dq+0x65c>)
 800fc9c:	f7f8 fbdc 	bl	8008458 <__aeabi_dmul>
 800fca0:	4603      	mov	r3, r0
 800fca2:	460c      	mov	r4, r1
 800fca4:	4618      	mov	r0, r3
 800fca6:	4621      	mov	r1, r4
 800fca8:	f7f8 fe98 	bl	80089dc <__aeabi_d2f>
 800fcac:	4602      	mov	r2, r0
 800fcae:	4b48      	ldr	r3, [pc, #288]	; (800fdd0 <setSVM_dq+0x660>)
 800fcb0:	605a      	str	r2, [r3, #4]
 800fcb2:	4b47      	ldr	r3, [pc, #284]	; (800fdd0 <setSVM_dq+0x660>)
 800fcb4:	ed93 7a01 	vldr	s14, [r3, #4]
 800fcb8:	4b43      	ldr	r3, [pc, #268]	; (800fdc8 <setSVM_dq+0x658>)
 800fcba:	edd3 7a00 	vldr	s15, [r3]
 800fcbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fcc2:	4b43      	ldr	r3, [pc, #268]	; (800fdd0 <setSVM_dq+0x660>)
 800fcc4:	edc3 7a00 	vstr	s15, [r3]
 800fcc8:	4b41      	ldr	r3, [pc, #260]	; (800fdd0 <setSVM_dq+0x660>)
 800fcca:	ed93 7a00 	vldr	s14, [r3]
 800fcce:	4b3c      	ldr	r3, [pc, #240]	; (800fdc0 <setSVM_dq+0x650>)
 800fcd0:	edd3 7a00 	vldr	s15, [r3]
 800fcd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fcd8:	4b3d      	ldr	r3, [pc, #244]	; (800fdd0 <setSVM_dq+0x660>)
 800fcda:	edc3 7a02 	vstr	s15, [r3, #8]
 800fcde:	e045      	b.n	800fd6c <setSVM_dq+0x5fc>
	case 5: duty[1] = (1.0 - vect1 - vect2) * 0.5f; 	duty[2] = duty[1] + vect1; 	duty[0] = duty[2] + vect2; 	break;
 800fce0:	4b37      	ldr	r3, [pc, #220]	; (800fdc0 <setSVM_dq+0x650>)
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	4618      	mov	r0, r3
 800fce6:	f7f8 fb5f 	bl	80083a8 <__aeabi_f2d>
 800fcea:	4603      	mov	r3, r0
 800fcec:	460c      	mov	r4, r1
 800fcee:	461a      	mov	r2, r3
 800fcf0:	4623      	mov	r3, r4
 800fcf2:	f04f 0000 	mov.w	r0, #0
 800fcf6:	4933      	ldr	r1, [pc, #204]	; (800fdc4 <setSVM_dq+0x654>)
 800fcf8:	f7f8 f9f6 	bl	80080e8 <__aeabi_dsub>
 800fcfc:	4603      	mov	r3, r0
 800fcfe:	460c      	mov	r4, r1
 800fd00:	4625      	mov	r5, r4
 800fd02:	461c      	mov	r4, r3
 800fd04:	4b30      	ldr	r3, [pc, #192]	; (800fdc8 <setSVM_dq+0x658>)
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	4618      	mov	r0, r3
 800fd0a:	f7f8 fb4d 	bl	80083a8 <__aeabi_f2d>
 800fd0e:	4602      	mov	r2, r0
 800fd10:	460b      	mov	r3, r1
 800fd12:	4620      	mov	r0, r4
 800fd14:	4629      	mov	r1, r5
 800fd16:	f7f8 f9e7 	bl	80080e8 <__aeabi_dsub>
 800fd1a:	4603      	mov	r3, r0
 800fd1c:	460c      	mov	r4, r1
 800fd1e:	4618      	mov	r0, r3
 800fd20:	4621      	mov	r1, r4
 800fd22:	f04f 0200 	mov.w	r2, #0
 800fd26:	4b29      	ldr	r3, [pc, #164]	; (800fdcc <setSVM_dq+0x65c>)
 800fd28:	f7f8 fb96 	bl	8008458 <__aeabi_dmul>
 800fd2c:	4603      	mov	r3, r0
 800fd2e:	460c      	mov	r4, r1
 800fd30:	4618      	mov	r0, r3
 800fd32:	4621      	mov	r1, r4
 800fd34:	f7f8 fe52 	bl	80089dc <__aeabi_d2f>
 800fd38:	4602      	mov	r2, r0
 800fd3a:	4b25      	ldr	r3, [pc, #148]	; (800fdd0 <setSVM_dq+0x660>)
 800fd3c:	605a      	str	r2, [r3, #4]
 800fd3e:	4b24      	ldr	r3, [pc, #144]	; (800fdd0 <setSVM_dq+0x660>)
 800fd40:	ed93 7a01 	vldr	s14, [r3, #4]
 800fd44:	4b1e      	ldr	r3, [pc, #120]	; (800fdc0 <setSVM_dq+0x650>)
 800fd46:	edd3 7a00 	vldr	s15, [r3]
 800fd4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fd4e:	4b20      	ldr	r3, [pc, #128]	; (800fdd0 <setSVM_dq+0x660>)
 800fd50:	edc3 7a02 	vstr	s15, [r3, #8]
 800fd54:	4b1e      	ldr	r3, [pc, #120]	; (800fdd0 <setSVM_dq+0x660>)
 800fd56:	ed93 7a02 	vldr	s14, [r3, #8]
 800fd5a:	4b1b      	ldr	r3, [pc, #108]	; (800fdc8 <setSVM_dq+0x658>)
 800fd5c:	edd3 7a00 	vldr	s15, [r3]
 800fd60:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fd64:	4b1a      	ldr	r3, [pc, #104]	; (800fdd0 <setSVM_dq+0x660>)
 800fd66:	edc3 7a00 	vstr	s15, [r3]
 800fd6a:	bf00      	nop
=======
 801127a:	4b82      	ldr	r3, [pc, #520]	; (8011484 <setSVM_dq+0x300>)
 801127c:	edd3 7a00 	vldr	s15, [r3]
 8011280:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011288:	db03      	blt.n	8011292 <setSVM_dq+0x10e>
 801128a:	4b7f      	ldr	r3, [pc, #508]	; (8011488 <setSVM_dq+0x304>)
 801128c:	2203      	movs	r2, #3
 801128e:	601a      	str	r2, [r3, #0]
 8011290:	e011      	b.n	80112b6 <setSVM_dq+0x132>
		else if(cross0 <= cross1)	sector_SVM = 4;
 8011292:	4b7a      	ldr	r3, [pc, #488]	; (801147c <setSVM_dq+0x2f8>)
 8011294:	ed93 7a00 	vldr	s14, [r3]
 8011298:	4b7a      	ldr	r3, [pc, #488]	; (8011484 <setSVM_dq+0x300>)
 801129a:	edd3 7a00 	vldr	s15, [r3]
 801129e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80112a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80112a6:	d803      	bhi.n	80112b0 <setSVM_dq+0x12c>
 80112a8:	4b77      	ldr	r3, [pc, #476]	; (8011488 <setSVM_dq+0x304>)
 80112aa:	2204      	movs	r2, #4
 80112ac:	601a      	str	r2, [r3, #0]
 80112ae:	e002      	b.n	80112b6 <setSVM_dq+0x132>
		else						sector_SVM = 5;
 80112b0:	4b75      	ldr	r3, [pc, #468]	; (8011488 <setSVM_dq+0x304>)
 80112b2:	2205      	movs	r2, #5
 80112b4:	601a      	str	r2, [r3, #0]
	}

	x1 = refVector[sector_SVM][0];
 80112b6:	4b74      	ldr	r3, [pc, #464]	; (8011488 <setSVM_dq+0x304>)
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	4a74      	ldr	r2, [pc, #464]	; (801148c <setSVM_dq+0x308>)
 80112bc:	00db      	lsls	r3, r3, #3
 80112be:	4413      	add	r3, r2
 80112c0:	681b      	ldr	r3, [r3, #0]
 80112c2:	4a73      	ldr	r2, [pc, #460]	; (8011490 <setSVM_dq+0x30c>)
 80112c4:	6013      	str	r3, [r2, #0]
	y1 = refVector[sector_SVM][1];
 80112c6:	4b70      	ldr	r3, [pc, #448]	; (8011488 <setSVM_dq+0x304>)
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	4a70      	ldr	r2, [pc, #448]	; (801148c <setSVM_dq+0x308>)
 80112cc:	00db      	lsls	r3, r3, #3
 80112ce:	4413      	add	r3, r2
 80112d0:	3304      	adds	r3, #4
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	4a6f      	ldr	r2, [pc, #444]	; (8011494 <setSVM_dq+0x310>)
 80112d6:	6013      	str	r3, [r2, #0]
	x2 = refVector[sector_SVM + 1][0];
 80112d8:	4b6b      	ldr	r3, [pc, #428]	; (8011488 <setSVM_dq+0x304>)
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	3301      	adds	r3, #1
 80112de:	4a6b      	ldr	r2, [pc, #428]	; (801148c <setSVM_dq+0x308>)
 80112e0:	00db      	lsls	r3, r3, #3
 80112e2:	4413      	add	r3, r2
 80112e4:	681b      	ldr	r3, [r3, #0]
 80112e6:	4a6c      	ldr	r2, [pc, #432]	; (8011498 <setSVM_dq+0x314>)
 80112e8:	6013      	str	r3, [r2, #0]
	y2 = refVector[sector_SVM + 1][1];
 80112ea:	4b67      	ldr	r3, [pc, #412]	; (8011488 <setSVM_dq+0x304>)
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	3301      	adds	r3, #1
 80112f0:	4a66      	ldr	r2, [pc, #408]	; (801148c <setSVM_dq+0x308>)
 80112f2:	00db      	lsls	r3, r3, #3
 80112f4:	4413      	add	r3, r2
 80112f6:	3304      	adds	r3, #4
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	4a68      	ldr	r2, [pc, #416]	; (801149c <setSVM_dq+0x318>)
 80112fc:	6013      	str	r3, [r2, #0]

	vect1 = (y2 * x - x2 * y) / ((x1 * y2 - y1 * x2) * Vdc);
 80112fe:	4b67      	ldr	r3, [pc, #412]	; (801149c <setSVM_dq+0x318>)
 8011300:	ed93 7a00 	vldr	s14, [r3]
 8011304:	4b5a      	ldr	r3, [pc, #360]	; (8011470 <setSVM_dq+0x2ec>)
 8011306:	edd3 7a00 	vldr	s15, [r3]
 801130a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801130e:	4b62      	ldr	r3, [pc, #392]	; (8011498 <setSVM_dq+0x314>)
 8011310:	edd3 6a00 	vldr	s13, [r3]
 8011314:	4b57      	ldr	r3, [pc, #348]	; (8011474 <setSVM_dq+0x2f0>)
 8011316:	edd3 7a00 	vldr	s15, [r3]
 801131a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801131e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8011322:	4b5b      	ldr	r3, [pc, #364]	; (8011490 <setSVM_dq+0x30c>)
 8011324:	ed93 7a00 	vldr	s14, [r3]
 8011328:	4b5c      	ldr	r3, [pc, #368]	; (801149c <setSVM_dq+0x318>)
 801132a:	edd3 7a00 	vldr	s15, [r3]
 801132e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011332:	4b58      	ldr	r3, [pc, #352]	; (8011494 <setSVM_dq+0x310>)
 8011334:	ed93 6a00 	vldr	s12, [r3]
 8011338:	4b57      	ldr	r3, [pc, #348]	; (8011498 <setSVM_dq+0x314>)
 801133a:	edd3 7a00 	vldr	s15, [r3]
 801133e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8011342:	ee37 7a67 	vsub.f32	s14, s14, s15
 8011346:	4b56      	ldr	r3, [pc, #344]	; (80114a0 <setSVM_dq+0x31c>)
 8011348:	edd3 7a00 	vldr	s15, [r3]
 801134c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011350:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011354:	4b53      	ldr	r3, [pc, #332]	; (80114a4 <setSVM_dq+0x320>)
 8011356:	edc3 7a00 	vstr	s15, [r3]
	vect2 = (-y1 * x + x1 * y) / ((x1 * y2 - y1 * x2) * Vdc);
 801135a:	4b4e      	ldr	r3, [pc, #312]	; (8011494 <setSVM_dq+0x310>)
 801135c:	edd3 7a00 	vldr	s15, [r3]
 8011360:	eeb1 7a67 	vneg.f32	s14, s15
 8011364:	4b42      	ldr	r3, [pc, #264]	; (8011470 <setSVM_dq+0x2ec>)
 8011366:	edd3 7a00 	vldr	s15, [r3]
 801136a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801136e:	4b48      	ldr	r3, [pc, #288]	; (8011490 <setSVM_dq+0x30c>)
 8011370:	edd3 6a00 	vldr	s13, [r3]
 8011374:	4b3f      	ldr	r3, [pc, #252]	; (8011474 <setSVM_dq+0x2f0>)
 8011376:	edd3 7a00 	vldr	s15, [r3]
 801137a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801137e:	ee77 6a27 	vadd.f32	s13, s14, s15
 8011382:	4b43      	ldr	r3, [pc, #268]	; (8011490 <setSVM_dq+0x30c>)
 8011384:	ed93 7a00 	vldr	s14, [r3]
 8011388:	4b44      	ldr	r3, [pc, #272]	; (801149c <setSVM_dq+0x318>)
 801138a:	edd3 7a00 	vldr	s15, [r3]
 801138e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011392:	4b40      	ldr	r3, [pc, #256]	; (8011494 <setSVM_dq+0x310>)
 8011394:	ed93 6a00 	vldr	s12, [r3]
 8011398:	4b3f      	ldr	r3, [pc, #252]	; (8011498 <setSVM_dq+0x314>)
 801139a:	edd3 7a00 	vldr	s15, [r3]
 801139e:	ee66 7a27 	vmul.f32	s15, s12, s15
 80113a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80113a6:	4b3e      	ldr	r3, [pc, #248]	; (80114a0 <setSVM_dq+0x31c>)
 80113a8:	edd3 7a00 	vldr	s15, [r3]
 80113ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80113b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80113b4:	4b3c      	ldr	r3, [pc, #240]	; (80114a8 <setSVM_dq+0x324>)
 80113b6:	edc3 7a00 	vstr	s15, [r3]

	switch(sector_SVM)
 80113ba:	4b33      	ldr	r3, [pc, #204]	; (8011488 <setSVM_dq+0x304>)
 80113bc:	681b      	ldr	r3, [r3, #0]
 80113be:	2b05      	cmp	r3, #5
 80113c0:	f200 81d8 	bhi.w	8011774 <setSVM_dq+0x5f0>
 80113c4:	a201      	add	r2, pc, #4	; (adr r2, 80113cc <setSVM_dq+0x248>)
 80113c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113ca:	bf00      	nop
 80113cc:	080113e5 	.word	0x080113e5
 80113d0:	080114b9 	.word	0x080114b9
 80113d4:	08011545 	.word	0x08011545
 80113d8:	080115d1 	.word	0x080115d1
 80113dc:	0801165d 	.word	0x0801165d
 80113e0:	080116e9 	.word	0x080116e9
	{
	case 0: duty[2] = (1.0 - vect1 - vect2) * 0.5f; 	duty[1] = duty[2] + vect2; 	duty[0] = duty[1] + vect1;  break;
 80113e4:	4b2f      	ldr	r3, [pc, #188]	; (80114a4 <setSVM_dq+0x320>)
 80113e6:	681b      	ldr	r3, [r3, #0]
 80113e8:	4618      	mov	r0, r3
 80113ea:	f7f6 ffe5 	bl	80083b8 <__aeabi_f2d>
 80113ee:	4603      	mov	r3, r0
 80113f0:	460c      	mov	r4, r1
 80113f2:	461a      	mov	r2, r3
 80113f4:	4623      	mov	r3, r4
 80113f6:	f04f 0000 	mov.w	r0, #0
 80113fa:	492c      	ldr	r1, [pc, #176]	; (80114ac <setSVM_dq+0x328>)
 80113fc:	f7f6 fe7c 	bl	80080f8 <__aeabi_dsub>
 8011400:	4603      	mov	r3, r0
 8011402:	460c      	mov	r4, r1
 8011404:	4625      	mov	r5, r4
 8011406:	461c      	mov	r4, r3
 8011408:	4b27      	ldr	r3, [pc, #156]	; (80114a8 <setSVM_dq+0x324>)
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	4618      	mov	r0, r3
 801140e:	f7f6 ffd3 	bl	80083b8 <__aeabi_f2d>
 8011412:	4602      	mov	r2, r0
 8011414:	460b      	mov	r3, r1
 8011416:	4620      	mov	r0, r4
 8011418:	4629      	mov	r1, r5
 801141a:	f7f6 fe6d 	bl	80080f8 <__aeabi_dsub>
 801141e:	4603      	mov	r3, r0
 8011420:	460c      	mov	r4, r1
 8011422:	4618      	mov	r0, r3
 8011424:	4621      	mov	r1, r4
 8011426:	f04f 0200 	mov.w	r2, #0
 801142a:	4b21      	ldr	r3, [pc, #132]	; (80114b0 <setSVM_dq+0x32c>)
 801142c:	f7f7 f81c 	bl	8008468 <__aeabi_dmul>
 8011430:	4603      	mov	r3, r0
 8011432:	460c      	mov	r4, r1
 8011434:	4618      	mov	r0, r3
 8011436:	4621      	mov	r1, r4
 8011438:	f7f7 faee 	bl	8008a18 <__aeabi_d2f>
 801143c:	4602      	mov	r2, r0
 801143e:	4b1d      	ldr	r3, [pc, #116]	; (80114b4 <setSVM_dq+0x330>)
 8011440:	609a      	str	r2, [r3, #8]
 8011442:	4b1c      	ldr	r3, [pc, #112]	; (80114b4 <setSVM_dq+0x330>)
 8011444:	ed93 7a02 	vldr	s14, [r3, #8]
 8011448:	4b17      	ldr	r3, [pc, #92]	; (80114a8 <setSVM_dq+0x324>)
 801144a:	edd3 7a00 	vldr	s15, [r3]
 801144e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011452:	4b18      	ldr	r3, [pc, #96]	; (80114b4 <setSVM_dq+0x330>)
 8011454:	edc3 7a01 	vstr	s15, [r3, #4]
 8011458:	4b16      	ldr	r3, [pc, #88]	; (80114b4 <setSVM_dq+0x330>)
 801145a:	ed93 7a01 	vldr	s14, [r3, #4]
 801145e:	4b11      	ldr	r3, [pc, #68]	; (80114a4 <setSVM_dq+0x320>)
 8011460:	edd3 7a00 	vldr	s15, [r3]
 8011464:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011468:	4b12      	ldr	r3, [pc, #72]	; (80114b4 <setSVM_dq+0x330>)
 801146a:	edc3 7a00 	vstr	s15, [r3]
 801146e:	e181      	b.n	8011774 <setSVM_dq+0x5f0>
 8011470:	20004270 	.word	0x20004270
 8011474:	20004274 	.word	0x20004274
 8011478:	00000000 	.word	0x00000000
 801147c:	20004278 	.word	0x20004278
 8011480:	3f5db22d 	.word	0x3f5db22d
 8011484:	2000427c 	.word	0x2000427c
 8011488:	2000426c 	.word	0x2000426c
 801148c:	08014dc8 	.word	0x08014dc8
 8011490:	20004280 	.word	0x20004280
 8011494:	20004284 	.word	0x20004284
 8011498:	20004288 	.word	0x20004288
 801149c:	2000428c 	.word	0x2000428c
 80114a0:	20000008 	.word	0x20000008
 80114a4:	20004290 	.word	0x20004290
 80114a8:	20004294 	.word	0x20004294
 80114ac:	3ff00000 	.word	0x3ff00000
 80114b0:	3fe00000 	.word	0x3fe00000
 80114b4:	20004298 	.word	0x20004298
	case 1: duty[2] = (1.0 - vect1 - vect2) * 0.5f; 	duty[0] = duty[2] + vect1; 	duty[1] = duty[0] + vect2; 	break;
 80114b8:	4bc3      	ldr	r3, [pc, #780]	; (80117c8 <setSVM_dq+0x644>)
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	4618      	mov	r0, r3
 80114be:	f7f6 ff7b 	bl	80083b8 <__aeabi_f2d>
 80114c2:	4603      	mov	r3, r0
 80114c4:	460c      	mov	r4, r1
 80114c6:	461a      	mov	r2, r3
 80114c8:	4623      	mov	r3, r4
 80114ca:	f04f 0000 	mov.w	r0, #0
 80114ce:	49bf      	ldr	r1, [pc, #764]	; (80117cc <setSVM_dq+0x648>)
 80114d0:	f7f6 fe12 	bl	80080f8 <__aeabi_dsub>
 80114d4:	4603      	mov	r3, r0
 80114d6:	460c      	mov	r4, r1
 80114d8:	4625      	mov	r5, r4
 80114da:	461c      	mov	r4, r3
 80114dc:	4bbc      	ldr	r3, [pc, #752]	; (80117d0 <setSVM_dq+0x64c>)
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	4618      	mov	r0, r3
 80114e2:	f7f6 ff69 	bl	80083b8 <__aeabi_f2d>
 80114e6:	4602      	mov	r2, r0
 80114e8:	460b      	mov	r3, r1
 80114ea:	4620      	mov	r0, r4
 80114ec:	4629      	mov	r1, r5
 80114ee:	f7f6 fe03 	bl	80080f8 <__aeabi_dsub>
 80114f2:	4603      	mov	r3, r0
 80114f4:	460c      	mov	r4, r1
 80114f6:	4618      	mov	r0, r3
 80114f8:	4621      	mov	r1, r4
 80114fa:	f04f 0200 	mov.w	r2, #0
 80114fe:	4bb5      	ldr	r3, [pc, #724]	; (80117d4 <setSVM_dq+0x650>)
 8011500:	f7f6 ffb2 	bl	8008468 <__aeabi_dmul>
 8011504:	4603      	mov	r3, r0
 8011506:	460c      	mov	r4, r1
 8011508:	4618      	mov	r0, r3
 801150a:	4621      	mov	r1, r4
 801150c:	f7f7 fa84 	bl	8008a18 <__aeabi_d2f>
 8011510:	4602      	mov	r2, r0
 8011512:	4bb1      	ldr	r3, [pc, #708]	; (80117d8 <setSVM_dq+0x654>)
 8011514:	609a      	str	r2, [r3, #8]
 8011516:	4bb0      	ldr	r3, [pc, #704]	; (80117d8 <setSVM_dq+0x654>)
 8011518:	ed93 7a02 	vldr	s14, [r3, #8]
 801151c:	4baa      	ldr	r3, [pc, #680]	; (80117c8 <setSVM_dq+0x644>)
 801151e:	edd3 7a00 	vldr	s15, [r3]
 8011522:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011526:	4bac      	ldr	r3, [pc, #688]	; (80117d8 <setSVM_dq+0x654>)
 8011528:	edc3 7a00 	vstr	s15, [r3]
 801152c:	4baa      	ldr	r3, [pc, #680]	; (80117d8 <setSVM_dq+0x654>)
 801152e:	ed93 7a00 	vldr	s14, [r3]
 8011532:	4ba7      	ldr	r3, [pc, #668]	; (80117d0 <setSVM_dq+0x64c>)
 8011534:	edd3 7a00 	vldr	s15, [r3]
 8011538:	ee77 7a27 	vadd.f32	s15, s14, s15
 801153c:	4ba6      	ldr	r3, [pc, #664]	; (80117d8 <setSVM_dq+0x654>)
 801153e:	edc3 7a01 	vstr	s15, [r3, #4]
 8011542:	e117      	b.n	8011774 <setSVM_dq+0x5f0>
	case 2: duty[0] = (1.0 - vect1 - vect2) * 0.5f; 	duty[2] = duty[0] + vect2; 	duty[1] = duty[2] + vect1; 	break;
 8011544:	4ba0      	ldr	r3, [pc, #640]	; (80117c8 <setSVM_dq+0x644>)
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	4618      	mov	r0, r3
 801154a:	f7f6 ff35 	bl	80083b8 <__aeabi_f2d>
 801154e:	4603      	mov	r3, r0
 8011550:	460c      	mov	r4, r1
 8011552:	461a      	mov	r2, r3
 8011554:	4623      	mov	r3, r4
 8011556:	f04f 0000 	mov.w	r0, #0
 801155a:	499c      	ldr	r1, [pc, #624]	; (80117cc <setSVM_dq+0x648>)
 801155c:	f7f6 fdcc 	bl	80080f8 <__aeabi_dsub>
 8011560:	4603      	mov	r3, r0
 8011562:	460c      	mov	r4, r1
 8011564:	4625      	mov	r5, r4
 8011566:	461c      	mov	r4, r3
 8011568:	4b99      	ldr	r3, [pc, #612]	; (80117d0 <setSVM_dq+0x64c>)
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	4618      	mov	r0, r3
 801156e:	f7f6 ff23 	bl	80083b8 <__aeabi_f2d>
 8011572:	4602      	mov	r2, r0
 8011574:	460b      	mov	r3, r1
 8011576:	4620      	mov	r0, r4
 8011578:	4629      	mov	r1, r5
 801157a:	f7f6 fdbd 	bl	80080f8 <__aeabi_dsub>
 801157e:	4603      	mov	r3, r0
 8011580:	460c      	mov	r4, r1
 8011582:	4618      	mov	r0, r3
 8011584:	4621      	mov	r1, r4
 8011586:	f04f 0200 	mov.w	r2, #0
 801158a:	4b92      	ldr	r3, [pc, #584]	; (80117d4 <setSVM_dq+0x650>)
 801158c:	f7f6 ff6c 	bl	8008468 <__aeabi_dmul>
 8011590:	4603      	mov	r3, r0
 8011592:	460c      	mov	r4, r1
 8011594:	4618      	mov	r0, r3
 8011596:	4621      	mov	r1, r4
 8011598:	f7f7 fa3e 	bl	8008a18 <__aeabi_d2f>
 801159c:	4602      	mov	r2, r0
 801159e:	4b8e      	ldr	r3, [pc, #568]	; (80117d8 <setSVM_dq+0x654>)
 80115a0:	601a      	str	r2, [r3, #0]
 80115a2:	4b8d      	ldr	r3, [pc, #564]	; (80117d8 <setSVM_dq+0x654>)
 80115a4:	ed93 7a00 	vldr	s14, [r3]
 80115a8:	4b89      	ldr	r3, [pc, #548]	; (80117d0 <setSVM_dq+0x64c>)
 80115aa:	edd3 7a00 	vldr	s15, [r3]
 80115ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80115b2:	4b89      	ldr	r3, [pc, #548]	; (80117d8 <setSVM_dq+0x654>)
 80115b4:	edc3 7a02 	vstr	s15, [r3, #8]
 80115b8:	4b87      	ldr	r3, [pc, #540]	; (80117d8 <setSVM_dq+0x654>)
 80115ba:	ed93 7a02 	vldr	s14, [r3, #8]
 80115be:	4b82      	ldr	r3, [pc, #520]	; (80117c8 <setSVM_dq+0x644>)
 80115c0:	edd3 7a00 	vldr	s15, [r3]
 80115c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80115c8:	4b83      	ldr	r3, [pc, #524]	; (80117d8 <setSVM_dq+0x654>)
 80115ca:	edc3 7a01 	vstr	s15, [r3, #4]
 80115ce:	e0d1      	b.n	8011774 <setSVM_dq+0x5f0>
	case 3: duty[0] = (1.0 - vect1 - vect2) * 0.5f; 	duty[1] = duty[0] + vect1; 	duty[2] = duty[1] + vect2; 	break;
 80115d0:	4b7d      	ldr	r3, [pc, #500]	; (80117c8 <setSVM_dq+0x644>)
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	4618      	mov	r0, r3
 80115d6:	f7f6 feef 	bl	80083b8 <__aeabi_f2d>
 80115da:	4603      	mov	r3, r0
 80115dc:	460c      	mov	r4, r1
 80115de:	461a      	mov	r2, r3
 80115e0:	4623      	mov	r3, r4
 80115e2:	f04f 0000 	mov.w	r0, #0
 80115e6:	4979      	ldr	r1, [pc, #484]	; (80117cc <setSVM_dq+0x648>)
 80115e8:	f7f6 fd86 	bl	80080f8 <__aeabi_dsub>
 80115ec:	4603      	mov	r3, r0
 80115ee:	460c      	mov	r4, r1
 80115f0:	4625      	mov	r5, r4
 80115f2:	461c      	mov	r4, r3
 80115f4:	4b76      	ldr	r3, [pc, #472]	; (80117d0 <setSVM_dq+0x64c>)
 80115f6:	681b      	ldr	r3, [r3, #0]
 80115f8:	4618      	mov	r0, r3
 80115fa:	f7f6 fedd 	bl	80083b8 <__aeabi_f2d>
 80115fe:	4602      	mov	r2, r0
 8011600:	460b      	mov	r3, r1
 8011602:	4620      	mov	r0, r4
 8011604:	4629      	mov	r1, r5
 8011606:	f7f6 fd77 	bl	80080f8 <__aeabi_dsub>
 801160a:	4603      	mov	r3, r0
 801160c:	460c      	mov	r4, r1
 801160e:	4618      	mov	r0, r3
 8011610:	4621      	mov	r1, r4
 8011612:	f04f 0200 	mov.w	r2, #0
 8011616:	4b6f      	ldr	r3, [pc, #444]	; (80117d4 <setSVM_dq+0x650>)
 8011618:	f7f6 ff26 	bl	8008468 <__aeabi_dmul>
 801161c:	4603      	mov	r3, r0
 801161e:	460c      	mov	r4, r1
 8011620:	4618      	mov	r0, r3
 8011622:	4621      	mov	r1, r4
 8011624:	f7f7 f9f8 	bl	8008a18 <__aeabi_d2f>
 8011628:	4602      	mov	r2, r0
 801162a:	4b6b      	ldr	r3, [pc, #428]	; (80117d8 <setSVM_dq+0x654>)
 801162c:	601a      	str	r2, [r3, #0]
 801162e:	4b6a      	ldr	r3, [pc, #424]	; (80117d8 <setSVM_dq+0x654>)
 8011630:	ed93 7a00 	vldr	s14, [r3]
 8011634:	4b64      	ldr	r3, [pc, #400]	; (80117c8 <setSVM_dq+0x644>)
 8011636:	edd3 7a00 	vldr	s15, [r3]
 801163a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801163e:	4b66      	ldr	r3, [pc, #408]	; (80117d8 <setSVM_dq+0x654>)
 8011640:	edc3 7a01 	vstr	s15, [r3, #4]
 8011644:	4b64      	ldr	r3, [pc, #400]	; (80117d8 <setSVM_dq+0x654>)
 8011646:	ed93 7a01 	vldr	s14, [r3, #4]
 801164a:	4b61      	ldr	r3, [pc, #388]	; (80117d0 <setSVM_dq+0x64c>)
 801164c:	edd3 7a00 	vldr	s15, [r3]
 8011650:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011654:	4b60      	ldr	r3, [pc, #384]	; (80117d8 <setSVM_dq+0x654>)
 8011656:	edc3 7a02 	vstr	s15, [r3, #8]
 801165a:	e08b      	b.n	8011774 <setSVM_dq+0x5f0>
	case 4: duty[1] = (1.0 - vect1 - vect2) * 0.5f; 	duty[0] = duty[1] + vect2; 	duty[2] = duty[0] + vect1; 	break;
 801165c:	4b5a      	ldr	r3, [pc, #360]	; (80117c8 <setSVM_dq+0x644>)
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	4618      	mov	r0, r3
 8011662:	f7f6 fea9 	bl	80083b8 <__aeabi_f2d>
 8011666:	4603      	mov	r3, r0
 8011668:	460c      	mov	r4, r1
 801166a:	461a      	mov	r2, r3
 801166c:	4623      	mov	r3, r4
 801166e:	f04f 0000 	mov.w	r0, #0
 8011672:	4956      	ldr	r1, [pc, #344]	; (80117cc <setSVM_dq+0x648>)
 8011674:	f7f6 fd40 	bl	80080f8 <__aeabi_dsub>
 8011678:	4603      	mov	r3, r0
 801167a:	460c      	mov	r4, r1
 801167c:	4625      	mov	r5, r4
 801167e:	461c      	mov	r4, r3
 8011680:	4b53      	ldr	r3, [pc, #332]	; (80117d0 <setSVM_dq+0x64c>)
 8011682:	681b      	ldr	r3, [r3, #0]
 8011684:	4618      	mov	r0, r3
 8011686:	f7f6 fe97 	bl	80083b8 <__aeabi_f2d>
 801168a:	4602      	mov	r2, r0
 801168c:	460b      	mov	r3, r1
 801168e:	4620      	mov	r0, r4
 8011690:	4629      	mov	r1, r5
 8011692:	f7f6 fd31 	bl	80080f8 <__aeabi_dsub>
 8011696:	4603      	mov	r3, r0
 8011698:	460c      	mov	r4, r1
 801169a:	4618      	mov	r0, r3
 801169c:	4621      	mov	r1, r4
 801169e:	f04f 0200 	mov.w	r2, #0
 80116a2:	4b4c      	ldr	r3, [pc, #304]	; (80117d4 <setSVM_dq+0x650>)
 80116a4:	f7f6 fee0 	bl	8008468 <__aeabi_dmul>
 80116a8:	4603      	mov	r3, r0
 80116aa:	460c      	mov	r4, r1
 80116ac:	4618      	mov	r0, r3
 80116ae:	4621      	mov	r1, r4
 80116b0:	f7f7 f9b2 	bl	8008a18 <__aeabi_d2f>
 80116b4:	4602      	mov	r2, r0
 80116b6:	4b48      	ldr	r3, [pc, #288]	; (80117d8 <setSVM_dq+0x654>)
 80116b8:	605a      	str	r2, [r3, #4]
 80116ba:	4b47      	ldr	r3, [pc, #284]	; (80117d8 <setSVM_dq+0x654>)
 80116bc:	ed93 7a01 	vldr	s14, [r3, #4]
 80116c0:	4b43      	ldr	r3, [pc, #268]	; (80117d0 <setSVM_dq+0x64c>)
 80116c2:	edd3 7a00 	vldr	s15, [r3]
 80116c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80116ca:	4b43      	ldr	r3, [pc, #268]	; (80117d8 <setSVM_dq+0x654>)
 80116cc:	edc3 7a00 	vstr	s15, [r3]
 80116d0:	4b41      	ldr	r3, [pc, #260]	; (80117d8 <setSVM_dq+0x654>)
 80116d2:	ed93 7a00 	vldr	s14, [r3]
 80116d6:	4b3c      	ldr	r3, [pc, #240]	; (80117c8 <setSVM_dq+0x644>)
 80116d8:	edd3 7a00 	vldr	s15, [r3]
 80116dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80116e0:	4b3d      	ldr	r3, [pc, #244]	; (80117d8 <setSVM_dq+0x654>)
 80116e2:	edc3 7a02 	vstr	s15, [r3, #8]
 80116e6:	e045      	b.n	8011774 <setSVM_dq+0x5f0>
	case 5: duty[1] = (1.0 - vect1 - vect2) * 0.5f; 	duty[2] = duty[1] + vect1; 	duty[0] = duty[2] + vect2; 	break;
 80116e8:	4b37      	ldr	r3, [pc, #220]	; (80117c8 <setSVM_dq+0x644>)
 80116ea:	681b      	ldr	r3, [r3, #0]
 80116ec:	4618      	mov	r0, r3
 80116ee:	f7f6 fe63 	bl	80083b8 <__aeabi_f2d>
 80116f2:	4603      	mov	r3, r0
 80116f4:	460c      	mov	r4, r1
 80116f6:	461a      	mov	r2, r3
 80116f8:	4623      	mov	r3, r4
 80116fa:	f04f 0000 	mov.w	r0, #0
 80116fe:	4933      	ldr	r1, [pc, #204]	; (80117cc <setSVM_dq+0x648>)
 8011700:	f7f6 fcfa 	bl	80080f8 <__aeabi_dsub>
 8011704:	4603      	mov	r3, r0
 8011706:	460c      	mov	r4, r1
 8011708:	4625      	mov	r5, r4
 801170a:	461c      	mov	r4, r3
 801170c:	4b30      	ldr	r3, [pc, #192]	; (80117d0 <setSVM_dq+0x64c>)
 801170e:	681b      	ldr	r3, [r3, #0]
 8011710:	4618      	mov	r0, r3
 8011712:	f7f6 fe51 	bl	80083b8 <__aeabi_f2d>
 8011716:	4602      	mov	r2, r0
 8011718:	460b      	mov	r3, r1
 801171a:	4620      	mov	r0, r4
 801171c:	4629      	mov	r1, r5
 801171e:	f7f6 fceb 	bl	80080f8 <__aeabi_dsub>
 8011722:	4603      	mov	r3, r0
 8011724:	460c      	mov	r4, r1
 8011726:	4618      	mov	r0, r3
 8011728:	4621      	mov	r1, r4
 801172a:	f04f 0200 	mov.w	r2, #0
 801172e:	4b29      	ldr	r3, [pc, #164]	; (80117d4 <setSVM_dq+0x650>)
 8011730:	f7f6 fe9a 	bl	8008468 <__aeabi_dmul>
 8011734:	4603      	mov	r3, r0
 8011736:	460c      	mov	r4, r1
 8011738:	4618      	mov	r0, r3
 801173a:	4621      	mov	r1, r4
 801173c:	f7f7 f96c 	bl	8008a18 <__aeabi_d2f>
 8011740:	4602      	mov	r2, r0
 8011742:	4b25      	ldr	r3, [pc, #148]	; (80117d8 <setSVM_dq+0x654>)
 8011744:	605a      	str	r2, [r3, #4]
 8011746:	4b24      	ldr	r3, [pc, #144]	; (80117d8 <setSVM_dq+0x654>)
 8011748:	ed93 7a01 	vldr	s14, [r3, #4]
 801174c:	4b1e      	ldr	r3, [pc, #120]	; (80117c8 <setSVM_dq+0x644>)
 801174e:	edd3 7a00 	vldr	s15, [r3]
 8011752:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011756:	4b20      	ldr	r3, [pc, #128]	; (80117d8 <setSVM_dq+0x654>)
 8011758:	edc3 7a02 	vstr	s15, [r3, #8]
 801175c:	4b1e      	ldr	r3, [pc, #120]	; (80117d8 <setSVM_dq+0x654>)
 801175e:	ed93 7a02 	vldr	s14, [r3, #8]
 8011762:	4b1b      	ldr	r3, [pc, #108]	; (80117d0 <setSVM_dq+0x64c>)
 8011764:	edd3 7a00 	vldr	s15, [r3]
 8011768:	ee77 7a27 	vadd.f32	s15, s14, s15
 801176c:	4b1a      	ldr	r3, [pc, #104]	; (80117d8 <setSVM_dq+0x654>)
 801176e:	edc3 7a00 	vstr	s15, [r3]
 8011772:	bf00      	nop
>>>>>>> master
	}


	if(duty[0] < -1.0f) duty[0] = -1.0f; else if (duty[0] > 1.0f) duty[0] = 1.0f;
<<<<<<< HEAD
 800fd6c:	4b18      	ldr	r3, [pc, #96]	; (800fdd0 <setSVM_dq+0x660>)
 800fd6e:	edd3 7a00 	vldr	s15, [r3]
 800fd72:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800fd76:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fd7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd7e:	d503      	bpl.n	800fd88 <setSVM_dq+0x618>
 800fd80:	4b13      	ldr	r3, [pc, #76]	; (800fdd0 <setSVM_dq+0x660>)
 800fd82:	4a14      	ldr	r2, [pc, #80]	; (800fdd4 <setSVM_dq+0x664>)
 800fd84:	601a      	str	r2, [r3, #0]
 800fd86:	e00d      	b.n	800fda4 <setSVM_dq+0x634>
 800fd88:	4b11      	ldr	r3, [pc, #68]	; (800fdd0 <setSVM_dq+0x660>)
 800fd8a:	edd3 7a00 	vldr	s15, [r3]
 800fd8e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fd92:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fd96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd9a:	dd03      	ble.n	800fda4 <setSVM_dq+0x634>
 800fd9c:	4b0c      	ldr	r3, [pc, #48]	; (800fdd0 <setSVM_dq+0x660>)
 800fd9e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800fda2:	601a      	str	r2, [r3, #0]
	if(duty[1] < -1.0f) duty[1] = -1.0f; else if (duty[1] > 1.0f) duty[1] = 1.0f;
 800fda4:	4b0a      	ldr	r3, [pc, #40]	; (800fdd0 <setSVM_dq+0x660>)
 800fda6:	edd3 7a01 	vldr	s15, [r3, #4]
 800fdaa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800fdae:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fdb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdb6:	d50f      	bpl.n	800fdd8 <setSVM_dq+0x668>
 800fdb8:	4b05      	ldr	r3, [pc, #20]	; (800fdd0 <setSVM_dq+0x660>)
 800fdba:	4a06      	ldr	r2, [pc, #24]	; (800fdd4 <setSVM_dq+0x664>)
 800fdbc:	605a      	str	r2, [r3, #4]
 800fdbe:	e019      	b.n	800fdf4 <setSVM_dq+0x684>
 800fdc0:	200041b4 	.word	0x200041b4
 800fdc4:	3ff00000 	.word	0x3ff00000
 800fdc8:	200041b8 	.word	0x200041b8
 800fdcc:	3fe00000 	.word	0x3fe00000
 800fdd0:	200041bc 	.word	0x200041bc
 800fdd4:	bf800000 	.word	0xbf800000
 800fdd8:	4b35      	ldr	r3, [pc, #212]	; (800feb0 <setSVM_dq+0x740>)
 800fdda:	edd3 7a01 	vldr	s15, [r3, #4]
 800fdde:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fde2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fde6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdea:	dd03      	ble.n	800fdf4 <setSVM_dq+0x684>
 800fdec:	4b30      	ldr	r3, [pc, #192]	; (800feb0 <setSVM_dq+0x740>)
 800fdee:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800fdf2:	605a      	str	r2, [r3, #4]
	if(duty[2] < -1.0f) duty[2] = -1.0f; else if (duty[2] > 1.0f) duty[2] = 1.0f;
 800fdf4:	4b2e      	ldr	r3, [pc, #184]	; (800feb0 <setSVM_dq+0x740>)
 800fdf6:	edd3 7a02 	vldr	s15, [r3, #8]
 800fdfa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800fdfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fe02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe06:	d503      	bpl.n	800fe10 <setSVM_dq+0x6a0>
 800fe08:	4b29      	ldr	r3, [pc, #164]	; (800feb0 <setSVM_dq+0x740>)
 800fe0a:	4a2a      	ldr	r2, [pc, #168]	; (800feb4 <setSVM_dq+0x744>)
 800fe0c:	609a      	str	r2, [r3, #8]
 800fe0e:	e00d      	b.n	800fe2c <setSVM_dq+0x6bc>
 800fe10:	4b27      	ldr	r3, [pc, #156]	; (800feb0 <setSVM_dq+0x740>)
 800fe12:	edd3 7a02 	vldr	s15, [r3, #8]
 800fe16:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fe1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800fe1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe22:	dd03      	ble.n	800fe2c <setSVM_dq+0x6bc>
 800fe24:	4b22      	ldr	r3, [pc, #136]	; (800feb0 <setSVM_dq+0x740>)
 800fe26:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800fe2a:	609a      	str	r2, [r3, #8]

	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, PWM_RESOL * (1.0f - (amp_u = duty[0])));
 800fe2c:	4b20      	ldr	r3, [pc, #128]	; (800feb0 <setSVM_dq+0x740>)
 800fe2e:	edd3 7a00 	vldr	s15, [r3]
 800fe32:	4b21      	ldr	r3, [pc, #132]	; (800feb8 <setSVM_dq+0x748>)
 800fe34:	edc3 7a00 	vstr	s15, [r3]
 800fe38:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fe3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fe40:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800febc <setSVM_dq+0x74c>
 800fe44:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fe48:	4b1d      	ldr	r3, [pc, #116]	; (800fec0 <setSVM_dq+0x750>)
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fe50:	ee17 2a90 	vmov	r2, s15
 800fe54:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, PWM_RESOL * (1.0f - (amp_v = duty[1])));
 800fe56:	4b16      	ldr	r3, [pc, #88]	; (800feb0 <setSVM_dq+0x740>)
 800fe58:	edd3 7a01 	vldr	s15, [r3, #4]
 800fe5c:	4b19      	ldr	r3, [pc, #100]	; (800fec4 <setSVM_dq+0x754>)
 800fe5e:	edc3 7a00 	vstr	s15, [r3]
 800fe62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fe66:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fe6a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800febc <setSVM_dq+0x74c>
 800fe6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fe72:	4b13      	ldr	r3, [pc, #76]	; (800fec0 <setSVM_dq+0x750>)
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fe7a:	ee17 2a90 	vmov	r2, s15
 800fe7e:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, PWM_RESOL * (1.0f - (amp_w = duty[2])));
 800fe80:	4b0b      	ldr	r3, [pc, #44]	; (800feb0 <setSVM_dq+0x740>)
 800fe82:	edd3 7a02 	vldr	s15, [r3, #8]
 800fe86:	4b10      	ldr	r3, [pc, #64]	; (800fec8 <setSVM_dq+0x758>)
 800fe88:	edc3 7a00 	vstr	s15, [r3]
 800fe8c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fe90:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fe94:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800febc <setSVM_dq+0x74c>
 800fe98:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fe9c:	4b08      	ldr	r3, [pc, #32]	; (800fec0 <setSVM_dq+0x750>)
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fea4:	ee17 2a90 	vmov	r2, s15
 800fea8:	63da      	str	r2, [r3, #60]	; 0x3c


	return;
 800feaa:	bf00      	nop
}
 800feac:	bdb0      	pop	{r4, r5, r7, pc}
 800feae:	bf00      	nop
 800feb0:	200041bc 	.word	0x200041bc
 800feb4:	bf800000 	.word	0xbf800000
 800feb8:	200041ec 	.word	0x200041ec
 800febc:	45fa0000 	.word	0x45fa0000
 800fec0:	2000455c 	.word	0x2000455c
 800fec4:	200041f0 	.word	0x200041f0
 800fec8:	200041f4 	.word	0x200041f4

0800fecc <MX_SPI2_Init>:
=======
 8011774:	4b18      	ldr	r3, [pc, #96]	; (80117d8 <setSVM_dq+0x654>)
 8011776:	edd3 7a00 	vldr	s15, [r3]
 801177a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801177e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011786:	d503      	bpl.n	8011790 <setSVM_dq+0x60c>
 8011788:	4b13      	ldr	r3, [pc, #76]	; (80117d8 <setSVM_dq+0x654>)
 801178a:	4a14      	ldr	r2, [pc, #80]	; (80117dc <setSVM_dq+0x658>)
 801178c:	601a      	str	r2, [r3, #0]
 801178e:	e00d      	b.n	80117ac <setSVM_dq+0x628>
 8011790:	4b11      	ldr	r3, [pc, #68]	; (80117d8 <setSVM_dq+0x654>)
 8011792:	edd3 7a00 	vldr	s15, [r3]
 8011796:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801179a:	eef4 7ac7 	vcmpe.f32	s15, s14
 801179e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117a2:	dd03      	ble.n	80117ac <setSVM_dq+0x628>
 80117a4:	4b0c      	ldr	r3, [pc, #48]	; (80117d8 <setSVM_dq+0x654>)
 80117a6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80117aa:	601a      	str	r2, [r3, #0]
	if(duty[1] < -1.0f) duty[1] = -1.0f; else if (duty[1] > 1.0f) duty[1] = 1.0f;
 80117ac:	4b0a      	ldr	r3, [pc, #40]	; (80117d8 <setSVM_dq+0x654>)
 80117ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80117b2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80117b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80117ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117be:	d50f      	bpl.n	80117e0 <setSVM_dq+0x65c>
 80117c0:	4b05      	ldr	r3, [pc, #20]	; (80117d8 <setSVM_dq+0x654>)
 80117c2:	4a06      	ldr	r2, [pc, #24]	; (80117dc <setSVM_dq+0x658>)
 80117c4:	605a      	str	r2, [r3, #4]
 80117c6:	e019      	b.n	80117fc <setSVM_dq+0x678>
 80117c8:	20004290 	.word	0x20004290
 80117cc:	3ff00000 	.word	0x3ff00000
 80117d0:	20004294 	.word	0x20004294
 80117d4:	3fe00000 	.word	0x3fe00000
 80117d8:	20004298 	.word	0x20004298
 80117dc:	bf800000 	.word	0xbf800000
 80117e0:	4b3c      	ldr	r3, [pc, #240]	; (80118d4 <setSVM_dq+0x750>)
 80117e2:	edd3 7a01 	vldr	s15, [r3, #4]
 80117e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80117ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80117ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117f2:	dd03      	ble.n	80117fc <setSVM_dq+0x678>
 80117f4:	4b37      	ldr	r3, [pc, #220]	; (80118d4 <setSVM_dq+0x750>)
 80117f6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80117fa:	605a      	str	r2, [r3, #4]
	if(duty[2] < -1.0f) duty[2] = -1.0f; else if (duty[2] > 1.0f) duty[2] = 1.0f;
 80117fc:	4b35      	ldr	r3, [pc, #212]	; (80118d4 <setSVM_dq+0x750>)
 80117fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8011802:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8011806:	eef4 7ac7 	vcmpe.f32	s15, s14
 801180a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801180e:	d503      	bpl.n	8011818 <setSVM_dq+0x694>
 8011810:	4b30      	ldr	r3, [pc, #192]	; (80118d4 <setSVM_dq+0x750>)
 8011812:	4a31      	ldr	r2, [pc, #196]	; (80118d8 <setSVM_dq+0x754>)
 8011814:	609a      	str	r2, [r3, #8]
 8011816:	e00d      	b.n	8011834 <setSVM_dq+0x6b0>
 8011818:	4b2e      	ldr	r3, [pc, #184]	; (80118d4 <setSVM_dq+0x750>)
 801181a:	edd3 7a02 	vldr	s15, [r3, #8]
 801181e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011822:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801182a:	dd03      	ble.n	8011834 <setSVM_dq+0x6b0>
 801182c:	4b29      	ldr	r3, [pc, #164]	; (80118d4 <setSVM_dq+0x750>)
 801182e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8011832:	609a      	str	r2, [r3, #8]

	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, htim->Init.Period * (1.0f - (amp_u = duty[0])));
 8011834:	697b      	ldr	r3, [r7, #20]
 8011836:	68db      	ldr	r3, [r3, #12]
 8011838:	ee07 3a90 	vmov	s15, r3
 801183c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8011840:	4b24      	ldr	r3, [pc, #144]	; (80118d4 <setSVM_dq+0x750>)
 8011842:	edd3 7a00 	vldr	s15, [r3]
 8011846:	4b25      	ldr	r3, [pc, #148]	; (80118dc <setSVM_dq+0x758>)
 8011848:	edc3 7a00 	vstr	s15, [r3]
 801184c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011850:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8011854:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011858:	697b      	ldr	r3, [r7, #20]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011860:	ee17 2a90 	vmov	r2, s15
 8011864:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, htim->Init.Period * (1.0f - (amp_v = duty[1])));
 8011866:	697b      	ldr	r3, [r7, #20]
 8011868:	68db      	ldr	r3, [r3, #12]
 801186a:	ee07 3a90 	vmov	s15, r3
 801186e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8011872:	4b18      	ldr	r3, [pc, #96]	; (80118d4 <setSVM_dq+0x750>)
 8011874:	edd3 7a01 	vldr	s15, [r3, #4]
 8011878:	4b19      	ldr	r3, [pc, #100]	; (80118e0 <setSVM_dq+0x75c>)
 801187a:	edc3 7a00 	vstr	s15, [r3]
 801187e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011882:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8011886:	ee67 7a27 	vmul.f32	s15, s14, s15
 801188a:	697b      	ldr	r3, [r7, #20]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011892:	ee17 2a90 	vmov	r2, s15
 8011896:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, htim->Init.Period * (1.0f - (amp_w = duty[2])));
 8011898:	697b      	ldr	r3, [r7, #20]
 801189a:	68db      	ldr	r3, [r3, #12]
 801189c:	ee07 3a90 	vmov	s15, r3
 80118a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80118a4:	4b0b      	ldr	r3, [pc, #44]	; (80118d4 <setSVM_dq+0x750>)
 80118a6:	edd3 7a02 	vldr	s15, [r3, #8]
 80118aa:	4b0e      	ldr	r3, [pc, #56]	; (80118e4 <setSVM_dq+0x760>)
 80118ac:	edc3 7a00 	vstr	s15, [r3]
 80118b0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80118b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80118b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80118bc:	697b      	ldr	r3, [r7, #20]
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80118c4:	ee17 2a90 	vmov	r2, s15
 80118c8:	63da      	str	r2, [r3, #60]	; 0x3c


	return;
 80118ca:	bf00      	nop
}
 80118cc:	3718      	adds	r7, #24
 80118ce:	46bd      	mov	sp, r7
 80118d0:	bdb0      	pop	{r4, r5, r7, pc}
 80118d2:	bf00      	nop
 80118d4:	20004298 	.word	0x20004298
 80118d8:	bf800000 	.word	0xbf800000
 80118dc:	20004260 	.word	0x20004260
 80118e0:	20004264 	.word	0x20004264
 80118e4:	20004268 	.word	0x20004268

080118e8 <MX_SPI2_Init>:
>>>>>>> master
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
<<<<<<< HEAD
 800fecc:	b580      	push	{r7, lr}
 800fece:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 800fed0:	4b18      	ldr	r3, [pc, #96]	; (800ff34 <MX_SPI2_Init+0x68>)
 800fed2:	4a19      	ldr	r2, [pc, #100]	; (800ff38 <MX_SPI2_Init+0x6c>)
 800fed4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800fed6:	4b17      	ldr	r3, [pc, #92]	; (800ff34 <MX_SPI2_Init+0x68>)
 800fed8:	f44f 7282 	mov.w	r2, #260	; 0x104
 800fedc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800fede:	4b15      	ldr	r3, [pc, #84]	; (800ff34 <MX_SPI2_Init+0x68>)
 800fee0:	2200      	movs	r2, #0
 800fee2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800fee4:	4b13      	ldr	r3, [pc, #76]	; (800ff34 <MX_SPI2_Init+0x68>)
 800fee6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800feea:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800feec:	4b11      	ldr	r3, [pc, #68]	; (800ff34 <MX_SPI2_Init+0x68>)
 800feee:	2200      	movs	r2, #0
 800fef0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800fef2:	4b10      	ldr	r3, [pc, #64]	; (800ff34 <MX_SPI2_Init+0x68>)
 800fef4:	2201      	movs	r2, #1
 800fef6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800fef8:	4b0e      	ldr	r3, [pc, #56]	; (800ff34 <MX_SPI2_Init+0x68>)
 800fefa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800fefe:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800ff00:	4b0c      	ldr	r3, [pc, #48]	; (800ff34 <MX_SPI2_Init+0x68>)
 800ff02:	2218      	movs	r2, #24
 800ff04:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ff06:	4b0b      	ldr	r3, [pc, #44]	; (800ff34 <MX_SPI2_Init+0x68>)
 800ff08:	2200      	movs	r2, #0
 800ff0a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800ff0c:	4b09      	ldr	r3, [pc, #36]	; (800ff34 <MX_SPI2_Init+0x68>)
 800ff0e:	2200      	movs	r2, #0
 800ff10:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ff12:	4b08      	ldr	r3, [pc, #32]	; (800ff34 <MX_SPI2_Init+0x68>)
 800ff14:	2200      	movs	r2, #0
 800ff16:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800ff18:	4b06      	ldr	r3, [pc, #24]	; (800ff34 <MX_SPI2_Init+0x68>)
 800ff1a:	220a      	movs	r2, #10
 800ff1c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800ff1e:	4805      	ldr	r0, [pc, #20]	; (800ff34 <MX_SPI2_Init+0x68>)
 800ff20:	f7fb fe5a 	bl	800bbd8 <HAL_SPI_Init>
 800ff24:	4603      	mov	r3, r0
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d001      	beq.n	800ff2e <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800ff2a:	f7ff fc19 	bl	800f760 <Error_Handler>
  }

}
 800ff2e:	bf00      	nop
 800ff30:	bd80      	pop	{r7, pc}
 800ff32:	bf00      	nop
 800ff34:	200044a8 	.word	0x200044a8
 800ff38:	40003800 	.word	0x40003800

0800ff3c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800ff3c:	b580      	push	{r7, lr}
 800ff3e:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 800ff40:	4b17      	ldr	r3, [pc, #92]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff42:	4a18      	ldr	r2, [pc, #96]	; (800ffa4 <MX_SPI3_Init+0x68>)
 800ff44:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800ff46:	4b16      	ldr	r3, [pc, #88]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff48:	f44f 7282 	mov.w	r2, #260	; 0x104
 800ff4c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800ff4e:	4b14      	ldr	r3, [pc, #80]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff50:	2200      	movs	r2, #0
 800ff52:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800ff54:	4b12      	ldr	r3, [pc, #72]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff56:	2200      	movs	r2, #0
 800ff58:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800ff5a:	4b11      	ldr	r3, [pc, #68]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff5c:	2200      	movs	r2, #0
 800ff5e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800ff60:	4b0f      	ldr	r3, [pc, #60]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff62:	2200      	movs	r2, #0
 800ff64:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800ff66:	4b0e      	ldr	r3, [pc, #56]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff68:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800ff6c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ff6e:	4b0c      	ldr	r3, [pc, #48]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff70:	2200      	movs	r2, #0
 800ff72:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800ff74:	4b0a      	ldr	r3, [pc, #40]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff76:	2200      	movs	r2, #0
 800ff78:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800ff7a:	4b09      	ldr	r3, [pc, #36]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff7c:	2200      	movs	r2, #0
 800ff7e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ff80:	4b07      	ldr	r3, [pc, #28]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff82:	2200      	movs	r2, #0
 800ff84:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800ff86:	4b06      	ldr	r3, [pc, #24]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff88:	220a      	movs	r2, #10
 800ff8a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800ff8c:	4804      	ldr	r0, [pc, #16]	; (800ffa0 <MX_SPI3_Init+0x64>)
 800ff8e:	f7fb fe23 	bl	800bbd8 <HAL_SPI_Init>
 800ff92:	4603      	mov	r3, r0
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d001      	beq.n	800ff9c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800ff98:	f7ff fbe2 	bl	800f760 <Error_Handler>
  }

}
 800ff9c:	bf00      	nop
 800ff9e:	bd80      	pop	{r7, pc}
 800ffa0:	20004500 	.word	0x20004500
 800ffa4:	40003c00 	.word	0x40003c00

0800ffa8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800ffa8:	b580      	push	{r7, lr}
 800ffaa:	b08e      	sub	sp, #56	; 0x38
 800ffac:	af00      	add	r7, sp, #0
 800ffae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ffb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	601a      	str	r2, [r3, #0]
 800ffb8:	605a      	str	r2, [r3, #4]
 800ffba:	609a      	str	r2, [r3, #8]
 800ffbc:	60da      	str	r2, [r3, #12]
 800ffbe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	4a6c      	ldr	r2, [pc, #432]	; (8010178 <HAL_SPI_MspInit+0x1d0>)
 800ffc6:	4293      	cmp	r3, r2
 800ffc8:	d163      	bne.n	8010092 <HAL_SPI_MspInit+0xea>
=======
 80118e8:	b580      	push	{r7, lr}
 80118ea:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80118ec:	4b18      	ldr	r3, [pc, #96]	; (8011950 <MX_SPI2_Init+0x68>)
 80118ee:	4a19      	ldr	r2, [pc, #100]	; (8011954 <MX_SPI2_Init+0x6c>)
 80118f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80118f2:	4b17      	ldr	r3, [pc, #92]	; (8011950 <MX_SPI2_Init+0x68>)
 80118f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80118f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80118fa:	4b15      	ldr	r3, [pc, #84]	; (8011950 <MX_SPI2_Init+0x68>)
 80118fc:	2200      	movs	r2, #0
 80118fe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8011900:	4b13      	ldr	r3, [pc, #76]	; (8011950 <MX_SPI2_Init+0x68>)
 8011902:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011906:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8011908:	4b11      	ldr	r3, [pc, #68]	; (8011950 <MX_SPI2_Init+0x68>)
 801190a:	2200      	movs	r2, #0
 801190c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 801190e:	4b10      	ldr	r3, [pc, #64]	; (8011950 <MX_SPI2_Init+0x68>)
 8011910:	2201      	movs	r2, #1
 8011912:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8011914:	4b0e      	ldr	r3, [pc, #56]	; (8011950 <MX_SPI2_Init+0x68>)
 8011916:	f44f 7200 	mov.w	r2, #512	; 0x200
 801191a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 801191c:	4b0c      	ldr	r3, [pc, #48]	; (8011950 <MX_SPI2_Init+0x68>)
 801191e:	2218      	movs	r2, #24
 8011920:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8011922:	4b0b      	ldr	r3, [pc, #44]	; (8011950 <MX_SPI2_Init+0x68>)
 8011924:	2200      	movs	r2, #0
 8011926:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8011928:	4b09      	ldr	r3, [pc, #36]	; (8011950 <MX_SPI2_Init+0x68>)
 801192a:	2200      	movs	r2, #0
 801192c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801192e:	4b08      	ldr	r3, [pc, #32]	; (8011950 <MX_SPI2_Init+0x68>)
 8011930:	2200      	movs	r2, #0
 8011932:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8011934:	4b06      	ldr	r3, [pc, #24]	; (8011950 <MX_SPI2_Init+0x68>)
 8011936:	220a      	movs	r2, #10
 8011938:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 801193a:	4805      	ldr	r0, [pc, #20]	; (8011950 <MX_SPI2_Init+0x68>)
 801193c:	f7fa fa9a 	bl	800be74 <HAL_SPI_Init>
 8011940:	4603      	mov	r3, r0
 8011942:	2b00      	cmp	r3, #0
 8011944:	d001      	beq.n	801194a <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8011946:	f7ff fbbb 	bl	80110c0 <Error_Handler>
  }

}
 801194a:	bf00      	nop
 801194c:	bd80      	pop	{r7, pc}
 801194e:	bf00      	nop
 8011950:	20004754 	.word	0x20004754
 8011954:	40003800 	.word	0x40003800

08011958 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8011958:	b580      	push	{r7, lr}
 801195a:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 801195c:	4b17      	ldr	r3, [pc, #92]	; (80119bc <MX_SPI3_Init+0x64>)
 801195e:	4a18      	ldr	r2, [pc, #96]	; (80119c0 <MX_SPI3_Init+0x68>)
 8011960:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8011962:	4b16      	ldr	r3, [pc, #88]	; (80119bc <MX_SPI3_Init+0x64>)
 8011964:	f44f 7282 	mov.w	r2, #260	; 0x104
 8011968:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 801196a:	4b14      	ldr	r3, [pc, #80]	; (80119bc <MX_SPI3_Init+0x64>)
 801196c:	2200      	movs	r2, #0
 801196e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8011970:	4b12      	ldr	r3, [pc, #72]	; (80119bc <MX_SPI3_Init+0x64>)
 8011972:	2200      	movs	r2, #0
 8011974:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8011976:	4b11      	ldr	r3, [pc, #68]	; (80119bc <MX_SPI3_Init+0x64>)
 8011978:	2200      	movs	r2, #0
 801197a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 801197c:	4b0f      	ldr	r3, [pc, #60]	; (80119bc <MX_SPI3_Init+0x64>)
 801197e:	2201      	movs	r2, #1
 8011980:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8011982:	4b0e      	ldr	r3, [pc, #56]	; (80119bc <MX_SPI3_Init+0x64>)
 8011984:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011988:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 801198a:	4b0c      	ldr	r3, [pc, #48]	; (80119bc <MX_SPI3_Init+0x64>)
 801198c:	2220      	movs	r2, #32
 801198e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8011990:	4b0a      	ldr	r3, [pc, #40]	; (80119bc <MX_SPI3_Init+0x64>)
 8011992:	2200      	movs	r2, #0
 8011994:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8011996:	4b09      	ldr	r3, [pc, #36]	; (80119bc <MX_SPI3_Init+0x64>)
 8011998:	2200      	movs	r2, #0
 801199a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801199c:	4b07      	ldr	r3, [pc, #28]	; (80119bc <MX_SPI3_Init+0x64>)
 801199e:	2200      	movs	r2, #0
 80119a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80119a2:	4b06      	ldr	r3, [pc, #24]	; (80119bc <MX_SPI3_Init+0x64>)
 80119a4:	220a      	movs	r2, #10
 80119a6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80119a8:	4804      	ldr	r0, [pc, #16]	; (80119bc <MX_SPI3_Init+0x64>)
 80119aa:	f7fa fa63 	bl	800be74 <HAL_SPI_Init>
 80119ae:	4603      	mov	r3, r0
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d001      	beq.n	80119b8 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80119b4:	f7ff fb84 	bl	80110c0 <Error_Handler>
  }

}
 80119b8:	bf00      	nop
 80119ba:	bd80      	pop	{r7, pc}
 80119bc:	200047ac 	.word	0x200047ac
 80119c0:	40003c00 	.word	0x40003c00

080119c4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80119c4:	b580      	push	{r7, lr}
 80119c6:	b08e      	sub	sp, #56	; 0x38
 80119c8:	af00      	add	r7, sp, #0
 80119ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80119cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80119d0:	2200      	movs	r2, #0
 80119d2:	601a      	str	r2, [r3, #0]
 80119d4:	605a      	str	r2, [r3, #4]
 80119d6:	609a      	str	r2, [r3, #8]
 80119d8:	60da      	str	r2, [r3, #12]
 80119da:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	4a5d      	ldr	r2, [pc, #372]	; (8011b58 <HAL_SPI_MspInit+0x194>)
 80119e2:	4293      	cmp	r3, r2
 80119e4:	d163      	bne.n	8011aae <HAL_SPI_MspInit+0xea>
>>>>>>> master
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
<<<<<<< HEAD
 800ffca:	2300      	movs	r3, #0
 800ffcc:	623b      	str	r3, [r7, #32]
 800ffce:	4b6b      	ldr	r3, [pc, #428]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 800ffd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffd2:	4a6a      	ldr	r2, [pc, #424]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 800ffd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ffd8:	6413      	str	r3, [r2, #64]	; 0x40
 800ffda:	4b68      	ldr	r3, [pc, #416]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 800ffdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ffde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ffe2:	623b      	str	r3, [r7, #32]
 800ffe4:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ffe6:	2300      	movs	r3, #0
 800ffe8:	61fb      	str	r3, [r7, #28]
 800ffea:	4b64      	ldr	r3, [pc, #400]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 800ffec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ffee:	4a63      	ldr	r2, [pc, #396]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 800fff0:	f043 0304 	orr.w	r3, r3, #4
 800fff4:	6313      	str	r3, [r2, #48]	; 0x30
 800fff6:	4b61      	ldr	r3, [pc, #388]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 800fff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fffa:	f003 0304 	and.w	r3, r3, #4
 800fffe:	61fb      	str	r3, [r7, #28]
 8010000:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010002:	2300      	movs	r3, #0
 8010004:	61bb      	str	r3, [r7, #24]
 8010006:	4b5d      	ldr	r3, [pc, #372]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 8010008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801000a:	4a5c      	ldr	r2, [pc, #368]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 801000c:	f043 0302 	orr.w	r3, r3, #2
 8010010:	6313      	str	r3, [r2, #48]	; 0x30
 8010012:	4b5a      	ldr	r3, [pc, #360]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 8010014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010016:	f003 0302 	and.w	r3, r3, #2
 801001a:	61bb      	str	r3, [r7, #24]
 801001c:	69bb      	ldr	r3, [r7, #24]
=======
 80119e6:	2300      	movs	r3, #0
 80119e8:	623b      	str	r3, [r7, #32]
 80119ea:	4b5c      	ldr	r3, [pc, #368]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 80119ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80119ee:	4a5b      	ldr	r2, [pc, #364]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 80119f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80119f4:	6413      	str	r3, [r2, #64]	; 0x40
 80119f6:	4b59      	ldr	r3, [pc, #356]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 80119f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80119fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80119fe:	623b      	str	r3, [r7, #32]
 8011a00:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011a02:	2300      	movs	r3, #0
 8011a04:	61fb      	str	r3, [r7, #28]
 8011a06:	4b55      	ldr	r3, [pc, #340]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a0a:	4a54      	ldr	r2, [pc, #336]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011a0c:	f043 0304 	orr.w	r3, r3, #4
 8011a10:	6313      	str	r3, [r2, #48]	; 0x30
 8011a12:	4b52      	ldr	r3, [pc, #328]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a16:	f003 0304 	and.w	r3, r3, #4
 8011a1a:	61fb      	str	r3, [r7, #28]
 8011a1c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011a1e:	2300      	movs	r3, #0
 8011a20:	61bb      	str	r3, [r7, #24]
 8011a22:	4b4e      	ldr	r3, [pc, #312]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a26:	4a4d      	ldr	r2, [pc, #308]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011a28:	f043 0302 	orr.w	r3, r3, #2
 8011a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8011a2e:	4b4b      	ldr	r3, [pc, #300]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a32:	f003 0302 	and.w	r3, r3, #2
 8011a36:	61bb      	str	r3, [r7, #24]
 8011a38:	69bb      	ldr	r3, [r7, #24]
>>>>>>> master
    /**SPI2 GPIO Configuration    
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
<<<<<<< HEAD
 801001e:	2302      	movs	r3, #2
 8010020:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010022:	2302      	movs	r3, #2
 8010024:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010026:	2300      	movs	r3, #0
 8010028:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801002a:	2303      	movs	r3, #3
 801002c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 801002e:	2307      	movs	r3, #7
 8010030:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010032:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010036:	4619      	mov	r1, r3
 8010038:	4851      	ldr	r0, [pc, #324]	; (8010180 <HAL_SPI_MspInit+0x1d8>)
 801003a:	f7fa fedf 	bl	800adfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 801003e:	2304      	movs	r3, #4
 8010040:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010042:	2302      	movs	r3, #2
 8010044:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010046:	2300      	movs	r3, #0
 8010048:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801004a:	2303      	movs	r3, #3
 801004c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 801004e:	2305      	movs	r3, #5
 8010050:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010052:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010056:	4619      	mov	r1, r3
 8010058:	4849      	ldr	r0, [pc, #292]	; (8010180 <HAL_SPI_MspInit+0x1d8>)
 801005a:	f7fa fecf 	bl	800adfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 801005e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010062:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010064:	2302      	movs	r3, #2
 8010066:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010068:	2300      	movs	r3, #0
 801006a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801006c:	2303      	movs	r3, #3
 801006e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8010070:	2305      	movs	r3, #5
 8010072:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010074:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010078:	4619      	mov	r1, r3
 801007a:	4842      	ldr	r0, [pc, #264]	; (8010184 <HAL_SPI_MspInit+0x1dc>)
 801007c:	f7fa febe 	bl	800adfc <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8010080:	2200      	movs	r2, #0
 8010082:	2100      	movs	r1, #0
 8010084:	2024      	movs	r0, #36	; 0x24
 8010086:	f7fa f806 	bl	800a096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 801008a:	2024      	movs	r0, #36	; 0x24
 801008c:	f7fa f81f 	bl	800a0ce <HAL_NVIC_EnableIRQ>
=======
 8011a3a:	2302      	movs	r3, #2
 8011a3c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011a3e:	2302      	movs	r3, #2
 8011a40:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011a42:	2300      	movs	r3, #0
 8011a44:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011a46:	2303      	movs	r3, #3
 8011a48:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8011a4a:	2307      	movs	r3, #7
 8011a4c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011a52:	4619      	mov	r1, r3
 8011a54:	4842      	ldr	r0, [pc, #264]	; (8011b60 <HAL_SPI_MspInit+0x19c>)
 8011a56:	f7f9 fb39 	bl	800b0cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8011a5a:	2304      	movs	r3, #4
 8011a5c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011a5e:	2302      	movs	r3, #2
 8011a60:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011a62:	2300      	movs	r3, #0
 8011a64:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011a66:	2303      	movs	r3, #3
 8011a68:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8011a6a:	2305      	movs	r3, #5
 8011a6c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011a6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011a72:	4619      	mov	r1, r3
 8011a74:	483a      	ldr	r0, [pc, #232]	; (8011b60 <HAL_SPI_MspInit+0x19c>)
 8011a76:	f7f9 fb29 	bl	800b0cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8011a7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011a80:	2302      	movs	r3, #2
 8011a82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011a84:	2300      	movs	r3, #0
 8011a86:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011a88:	2303      	movs	r3, #3
 8011a8a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8011a8c:	2305      	movs	r3, #5
 8011a8e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011a90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011a94:	4619      	mov	r1, r3
 8011a96:	4833      	ldr	r0, [pc, #204]	; (8011b64 <HAL_SPI_MspInit+0x1a0>)
 8011a98:	f7f9 fb18 	bl	800b0cc <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8011a9c:	2200      	movs	r2, #0
 8011a9e:	2100      	movs	r1, #0
 8011aa0:	2024      	movs	r0, #36	; 0x24
 8011aa2:	f7f8 fc60 	bl	800a366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8011aa6:	2024      	movs	r0, #36	; 0x24
 8011aa8:	f7f8 fc79 	bl	800a39e <HAL_NVIC_EnableIRQ>
>>>>>>> master

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
<<<<<<< HEAD
 8010090:	e06e      	b.n	8010170 <HAL_SPI_MspInit+0x1c8>
  else if(spiHandle->Instance==SPI3)
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	4a3c      	ldr	r2, [pc, #240]	; (8010188 <HAL_SPI_MspInit+0x1e0>)
 8010098:	4293      	cmp	r3, r2
 801009a:	d169      	bne.n	8010170 <HAL_SPI_MspInit+0x1c8>
    __HAL_RCC_SPI3_CLK_ENABLE();
 801009c:	2300      	movs	r3, #0
 801009e:	617b      	str	r3, [r7, #20]
 80100a0:	4b36      	ldr	r3, [pc, #216]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 80100a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100a4:	4a35      	ldr	r2, [pc, #212]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 80100a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80100aa:	6413      	str	r3, [r2, #64]	; 0x40
 80100ac:	4b33      	ldr	r3, [pc, #204]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 80100ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80100b4:	617b      	str	r3, [r7, #20]
 80100b6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80100b8:	2300      	movs	r3, #0
 80100ba:	613b      	str	r3, [r7, #16]
 80100bc:	4b2f      	ldr	r3, [pc, #188]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 80100be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80100c0:	4a2e      	ldr	r2, [pc, #184]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 80100c2:	f043 0302 	orr.w	r3, r3, #2
 80100c6:	6313      	str	r3, [r2, #48]	; 0x30
 80100c8:	4b2c      	ldr	r3, [pc, #176]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 80100ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80100cc:	f003 0302 	and.w	r3, r3, #2
 80100d0:	613b      	str	r3, [r7, #16]
 80100d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80100d4:	2300      	movs	r3, #0
 80100d6:	60fb      	str	r3, [r7, #12]
 80100d8:	4b28      	ldr	r3, [pc, #160]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 80100da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80100dc:	4a27      	ldr	r2, [pc, #156]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 80100de:	f043 0301 	orr.w	r3, r3, #1
 80100e2:	6313      	str	r3, [r2, #48]	; 0x30
 80100e4:	4b25      	ldr	r3, [pc, #148]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 80100e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80100e8:	f003 0301 	and.w	r3, r3, #1
 80100ec:	60fb      	str	r3, [r7, #12]
 80100ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80100f0:	2300      	movs	r3, #0
 80100f2:	60bb      	str	r3, [r7, #8]
 80100f4:	4b21      	ldr	r3, [pc, #132]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 80100f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80100f8:	4a20      	ldr	r2, [pc, #128]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 80100fa:	f043 0304 	orr.w	r3, r3, #4
 80100fe:	6313      	str	r3, [r2, #48]	; 0x30
 8010100:	4b1e      	ldr	r3, [pc, #120]	; (801017c <HAL_SPI_MspInit+0x1d4>)
 8010102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010104:	f003 0304 	and.w	r3, r3, #4
 8010108:	60bb      	str	r3, [r7, #8]
 801010a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 801010c:	2304      	movs	r3, #4
 801010e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010110:	2302      	movs	r3, #2
 8010112:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010114:	2300      	movs	r3, #0
 8010116:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010118:	2303      	movs	r3, #3
 801011a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 801011c:	2307      	movs	r3, #7
 801011e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010120:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010124:	4619      	mov	r1, r3
 8010126:	4817      	ldr	r0, [pc, #92]	; (8010184 <HAL_SPI_MspInit+0x1dc>)
 8010128:	f7fa fe68 	bl	800adfc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 801012c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010130:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010132:	2302      	movs	r3, #2
 8010134:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010136:	2300      	movs	r3, #0
 8010138:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801013a:	2303      	movs	r3, #3
 801013c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 801013e:	2306      	movs	r3, #6
 8010140:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010142:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010146:	4619      	mov	r1, r3
 8010148:	4810      	ldr	r0, [pc, #64]	; (801018c <HAL_SPI_MspInit+0x1e4>)
 801014a:	f7fa fe57 	bl	800adfc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 801014e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8010152:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010154:	2302      	movs	r3, #2
 8010156:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010158:	2300      	movs	r3, #0
 801015a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801015c:	2303      	movs	r3, #3
 801015e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8010160:	2306      	movs	r3, #6
 8010162:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010164:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010168:	4619      	mov	r1, r3
 801016a:	4805      	ldr	r0, [pc, #20]	; (8010180 <HAL_SPI_MspInit+0x1d8>)
 801016c:	f7fa fe46 	bl	800adfc <HAL_GPIO_Init>
}
 8010170:	bf00      	nop
 8010172:	3738      	adds	r7, #56	; 0x38
 8010174:	46bd      	mov	sp, r7
 8010176:	bd80      	pop	{r7, pc}
 8010178:	40003800 	.word	0x40003800
 801017c:	40023800 	.word	0x40023800
 8010180:	40020800 	.word	0x40020800
 8010184:	40020400 	.word	0x40020400
 8010188:	40003c00 	.word	0x40003c00
 801018c:	40020000 	.word	0x40020000

08010190 <SPI_Init>:
} 

/* USER CODE BEGIN 1 */

void SPI_Init()
{
 8010190:	b480      	push	{r7}
 8010192:	af00      	add	r7, sp, #0


	  // SPI Interrupt Setting
	  __HAL_SPI_ENABLE_IT(&hspi2, SPI_IT_TXE | SPI_IT_RXNE);
 8010194:	4b06      	ldr	r3, [pc, #24]	; (80101b0 <SPI_Init+0x20>)
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	685a      	ldr	r2, [r3, #4]
 801019a:	4b05      	ldr	r3, [pc, #20]	; (80101b0 <SPI_Init+0x20>)
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80101a2:	605a      	str	r2, [r3, #4]

}
 80101a4:	bf00      	nop
 80101a6:	46bd      	mov	sp, r7
 80101a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ac:	4770      	bx	lr
 80101ae:	bf00      	nop
 80101b0:	200044a8 	.word	0x200044a8
 80101b4:	00000000 	.word	0x00000000

080101b8 <setZeroEncoder>:



void setZeroEncoder(uint8_t exe)
{
 80101b8:	b590      	push	{r4, r7, lr}
 80101ba:	b08b      	sub	sp, #44	; 0x2c
 80101bc:	af00      	add	r7, sp, #0
 80101be:	4603      	mov	r3, r0
 80101c0:	71fb      	strb	r3, [r7, #7]

	const int32_t forced_commute_steps = 2000;
 80101c2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80101c6:	627b      	str	r3, [r7, #36]	; 0x24



	volatile uint32_t forced_commute_count = 0;
 80101c8:	2300      	movs	r3, #0
 80101ca:	61bb      	str	r3, [r7, #24]

	const float forced_I_gamma_ref = 8.0f;
 80101cc:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 80101d0:	623b      	str	r3, [r7, #32]
	const float forced_I_delta_ref = 0.0f;
 80101d2:	f04f 0300 	mov.w	r3, #0
 80101d6:	61fb      	str	r3, [r7, #28]

	volatile float sensed_theta_re_error;

	volatile float sensed_theta_error;
	volatile float sensed_theta_error_sum = 0.0f;
 80101d8:	f04f 0300 	mov.w	r3, #0
 80101dc:	60fb      	str	r3, [r7, #12]
	volatile float sensed_theta_error_ave = 0.0f;
 80101de:	f04f 0300 	mov.w	r3, #0
 80101e2:	60bb      	str	r3, [r7, #8]


	flash_data = (uint32_t*)Flash_load();
 80101e4:	f7fe ffec 	bl	800f1c0 <Flash_load>
 80101e8:	4602      	mov	r2, r0
 80101ea:	4b9d      	ldr	r3, [pc, #628]	; (8010460 <setZeroEncoder+0x2a8>)
 80101ec:	601a      	str	r2, [r3, #0]

	if(exe == 0)
 80101ee:	79fb      	ldrb	r3, [r7, #7]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d126      	bne.n	8010242 <setZeroEncoder+0x8a>
	{

		memcpy(&theta_re_offset, flash_data, 4);
 80101f4:	4b9a      	ldr	r3, [pc, #616]	; (8010460 <setZeroEncoder+0x2a8>)
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	461a      	mov	r2, r3
 80101fc:	4b99      	ldr	r3, [pc, #612]	; (8010464 <setZeroEncoder+0x2ac>)
 80101fe:	601a      	str	r2, [r3, #0]

		printf("flash_data:%d\n", theta_re_offset * 100000);
 8010200:	4b98      	ldr	r3, [pc, #608]	; (8010464 <setZeroEncoder+0x2ac>)
 8010202:	edd3 7a00 	vldr	s15, [r3]
 8010206:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8010468 <setZeroEncoder+0x2b0>
 801020a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801020e:	ee17 0a90 	vmov	r0, s15
 8010212:	f7f8 f8c9 	bl	80083a8 <__aeabi_f2d>
 8010216:	4603      	mov	r3, r0
 8010218:	460c      	mov	r4, r1
 801021a:	461a      	mov	r2, r3
 801021c:	4623      	mov	r3, r4
 801021e:	4893      	ldr	r0, [pc, #588]	; (801046c <setZeroEncoder+0x2b4>)
 8010220:	f000 fea8 	bl	8010f74 <iprintf>
		printf(" theta_re_offset = %d\n", (int)(theta_re_offset * 100000));
 8010224:	4b8f      	ldr	r3, [pc, #572]	; (8010464 <setZeroEncoder+0x2ac>)
 8010226:	edd3 7a00 	vldr	s15, [r3]
 801022a:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8010468 <setZeroEncoder+0x2b0>
 801022e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010232:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010236:	ee17 1a90 	vmov	r1, s15
 801023a:	488d      	ldr	r0, [pc, #564]	; (8010470 <setZeroEncoder+0x2b8>)
 801023c:	f000 fe9a 	bl	8010f74 <iprintf>
		return;
 8010240:	e0fd      	b.n	801043e <setZeroEncoder+0x286>
	}


	Id_ref = forced_I_gamma_ref;
 8010242:	4a8c      	ldr	r2, [pc, #560]	; (8010474 <setZeroEncoder+0x2bc>)
 8010244:	6a3b      	ldr	r3, [r7, #32]
 8010246:	6013      	str	r3, [r2, #0]
	Iq_ref = forced_I_delta_ref;
 8010248:	4a8b      	ldr	r2, [pc, #556]	; (8010478 <setZeroEncoder+0x2c0>)
 801024a:	69fb      	ldr	r3, [r7, #28]
 801024c:	6013      	str	r3, [r2, #0]

	forced_commute_enable = 1;
 801024e:	4b8b      	ldr	r3, [pc, #556]	; (801047c <setZeroEncoder+0x2c4>)
 8010250:	2201      	movs	r2, #1
 8010252:	701a      	strb	r2, [r3, #0]


	timeoutReset();	HAL_Delay(100);
 8010254:	f000 fd92 	bl	8010d7c <timeoutReset>
 8010258:	2064      	movs	r0, #100	; 0x64
 801025a:	f7f8 fe01 	bl	8008e60 <HAL_Delay>
	timeoutReset();	HAL_Delay(100);
 801025e:	f000 fd8d 	bl	8010d7c <timeoutReset>
 8010262:	2064      	movs	r0, #100	; 0x64
 8010264:	f7f8 fdfc 	bl	8008e60 <HAL_Delay>
	timeoutReset();	HAL_Delay(100);
 8010268:	f000 fd88 	bl	8010d7c <timeoutReset>
 801026c:	2064      	movs	r0, #100	; 0x64
 801026e:	f7f8 fdf7 	bl	8008e60 <HAL_Delay>
	timeoutReset();	HAL_Delay(100);
 8010272:	f000 fd83 	bl	8010d7c <timeoutReset>
 8010276:	2064      	movs	r0, #100	; 0x64
 8010278:	f7f8 fdf2 	bl	8008e60 <HAL_Delay>
	timeoutReset();	HAL_Delay(100);
 801027c:	f000 fd7e 	bl	8010d7c <timeoutReset>
 8010280:	2064      	movs	r0, #100	; 0x64
 8010282:	f7f8 fded 	bl	8008e60 <HAL_Delay>

	requestEncoder();
 8010286:	f000 f90f 	bl	80104a8 <requestEncoder>
	HAL_Delay(5);
 801028a:	2005      	movs	r0, #5
 801028c:	f7f8 fde8 	bl	8008e60 <HAL_Delay>
	refreshEncoder();
 8010290:	f000 f92a 	bl	80104e8 <refreshEncoder>
	HAL_Delay(5);
 8010294:	2005      	movs	r0, #5
 8010296:	f7f8 fde3 	bl	8008e60 <HAL_Delay>
	requestEncoder();
 801029a:	f000 f905 	bl	80104a8 <requestEncoder>
	HAL_Delay(5);
 801029e:	2005      	movs	r0, #5
 80102a0:	f7f8 fdde 	bl	8008e60 <HAL_Delay>
	refreshEncoder();
 80102a4:	f000 f920 	bl	80104e8 <refreshEncoder>

	theta_re_offset = 0.0f - theta_re;
 80102a8:	4b75      	ldr	r3, [pc, #468]	; (8010480 <setZeroEncoder+0x2c8>)
 80102aa:	edd3 7a00 	vldr	s15, [r3]
 80102ae:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8010484 <setZeroEncoder+0x2cc>
 80102b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80102b6:	4b6b      	ldr	r3, [pc, #428]	; (8010464 <setZeroEncoder+0x2ac>)
 80102b8:	edc3 7a00 	vstr	s15, [r3]

	while(theta_re_offset < -M_PI)	theta_re_offset += 2.0f * M_PI;
 80102bc:	e012      	b.n	80102e4 <setZeroEncoder+0x12c>
 80102be:	4b69      	ldr	r3, [pc, #420]	; (8010464 <setZeroEncoder+0x2ac>)
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	4618      	mov	r0, r3
 80102c4:	f7f8 f870 	bl	80083a8 <__aeabi_f2d>
 80102c8:	a35f      	add	r3, pc, #380	; (adr r3, 8010448 <setZeroEncoder+0x290>)
 80102ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102ce:	f7f7 ff0d 	bl	80080ec <__adddf3>
 80102d2:	4603      	mov	r3, r0
 80102d4:	460c      	mov	r4, r1
 80102d6:	4618      	mov	r0, r3
 80102d8:	4621      	mov	r1, r4
 80102da:	f7f8 fb7f 	bl	80089dc <__aeabi_d2f>
 80102de:	4602      	mov	r2, r0
 80102e0:	4b60      	ldr	r3, [pc, #384]	; (8010464 <setZeroEncoder+0x2ac>)
 80102e2:	601a      	str	r2, [r3, #0]
 80102e4:	4b5f      	ldr	r3, [pc, #380]	; (8010464 <setZeroEncoder+0x2ac>)
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	4618      	mov	r0, r3
 80102ea:	f7f8 f85d 	bl	80083a8 <__aeabi_f2d>
 80102ee:	a358      	add	r3, pc, #352	; (adr r3, 8010450 <setZeroEncoder+0x298>)
 80102f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102f4:	f7f8 fb22 	bl	800893c <__aeabi_dcmplt>
 80102f8:	4603      	mov	r3, r0
 80102fa:	2b00      	cmp	r3, #0
 80102fc:	d1df      	bne.n	80102be <setZeroEncoder+0x106>
	while(theta_re_offset > M_PI)	theta_re_offset -= 2.0f * M_PI;
 80102fe:	e012      	b.n	8010326 <setZeroEncoder+0x16e>
 8010300:	4b58      	ldr	r3, [pc, #352]	; (8010464 <setZeroEncoder+0x2ac>)
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	4618      	mov	r0, r3
 8010306:	f7f8 f84f 	bl	80083a8 <__aeabi_f2d>
 801030a:	a34f      	add	r3, pc, #316	; (adr r3, 8010448 <setZeroEncoder+0x290>)
 801030c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010310:	f7f7 feea 	bl	80080e8 <__aeabi_dsub>
 8010314:	4603      	mov	r3, r0
 8010316:	460c      	mov	r4, r1
 8010318:	4618      	mov	r0, r3
 801031a:	4621      	mov	r1, r4
 801031c:	f7f8 fb5e 	bl	80089dc <__aeabi_d2f>
 8010320:	4602      	mov	r2, r0
 8010322:	4b50      	ldr	r3, [pc, #320]	; (8010464 <setZeroEncoder+0x2ac>)
 8010324:	601a      	str	r2, [r3, #0]
 8010326:	4b4f      	ldr	r3, [pc, #316]	; (8010464 <setZeroEncoder+0x2ac>)
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	4618      	mov	r0, r3
 801032c:	f7f8 f83c 	bl	80083a8 <__aeabi_f2d>
 8010330:	a349      	add	r3, pc, #292	; (adr r3, 8010458 <setZeroEncoder+0x2a0>)
 8010332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010336:	f7f8 fb1f 	bl	8008978 <__aeabi_dcmpgt>
 801033a:	4603      	mov	r3, r0
 801033c:	2b00      	cmp	r3, #0
 801033e:	d1df      	bne.n	8010300 <setZeroEncoder+0x148>


	printf(" theta_re_offset = %d -- ", (int)(theta_re_offset * 100000));
 8010340:	4b48      	ldr	r3, [pc, #288]	; (8010464 <setZeroEncoder+0x2ac>)
 8010342:	edd3 7a00 	vldr	s15, [r3]
 8010346:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8010468 <setZeroEncoder+0x2b0>
 801034a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801034e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010352:	ee17 1a90 	vmov	r1, s15
 8010356:	484c      	ldr	r0, [pc, #304]	; (8010488 <setZeroEncoder+0x2d0>)
 8010358:	f000 fe0c 	bl	8010f74 <iprintf>
	HAL_Delay(1);
 801035c:	2001      	movs	r0, #1
 801035e:	f7f8 fd7f 	bl	8008e60 <HAL_Delay>
	printf(" theta_re_offset = %d\n", (int)(theta_re_offset * 100000));
 8010362:	4b40      	ldr	r3, [pc, #256]	; (8010464 <setZeroEncoder+0x2ac>)
 8010364:	edd3 7a00 	vldr	s15, [r3]
 8010368:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8010468 <setZeroEncoder+0x2b0>
 801036c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010370:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010374:	ee17 1a90 	vmov	r1, s15
 8010378:	483d      	ldr	r0, [pc, #244]	; (8010470 <setZeroEncoder+0x2b8>)
 801037a:	f000 fdfb 	bl	8010f74 <iprintf>
	HAL_Delay(1);
 801037e:	2001      	movs	r0, #1
 8010380:	f7f8 fd6e 	bl	8008e60 <HAL_Delay>
	printf(" theta_re_offset(4) = %d -- ", (int)(theta_re_offset * 10000));
 8010384:	4b37      	ldr	r3, [pc, #220]	; (8010464 <setZeroEncoder+0x2ac>)
 8010386:	edd3 7a00 	vldr	s15, [r3]
 801038a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 801048c <setZeroEncoder+0x2d4>
 801038e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010392:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010396:	ee17 1a90 	vmov	r1, s15
 801039a:	483d      	ldr	r0, [pc, #244]	; (8010490 <setZeroEncoder+0x2d8>)
 801039c:	f000 fdea 	bl	8010f74 <iprintf>
	HAL_Delay(1);
 80103a0:	2001      	movs	r0, #1
 80103a2:	f7f8 fd5d 	bl	8008e60 <HAL_Delay>
	printf(" theta_re_offset(4) = %d\n", (int)(theta_re_offset * 10000));
 80103a6:	4b2f      	ldr	r3, [pc, #188]	; (8010464 <setZeroEncoder+0x2ac>)
 80103a8:	edd3 7a00 	vldr	s15, [r3]
 80103ac:	ed9f 7a37 	vldr	s14, [pc, #220]	; 801048c <setZeroEncoder+0x2d4>
 80103b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80103b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80103b8:	ee17 1a90 	vmov	r1, s15
 80103bc:	4835      	ldr	r0, [pc, #212]	; (8010494 <setZeroEncoder+0x2dc>)
 80103be:	f000 fdd9 	bl	8010f74 <iprintf>
	HAL_Delay(1);
 80103c2:	2001      	movs	r0, #1
 80103c4:	f7f8 fd4c 	bl	8008e60 <HAL_Delay>

	printf("(theta_re_offset < 1.0f) = %d\n", (int)(theta_re_offset < 1.0f));
 80103c8:	4b26      	ldr	r3, [pc, #152]	; (8010464 <setZeroEncoder+0x2ac>)
 80103ca:	edd3 7a00 	vldr	s15, [r3]
 80103ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80103d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80103d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103da:	bf4c      	ite	mi
 80103dc:	2301      	movmi	r3, #1
 80103de:	2300      	movpl	r3, #0
 80103e0:	b2db      	uxtb	r3, r3
 80103e2:	4619      	mov	r1, r3
 80103e4:	482c      	ldr	r0, [pc, #176]	; (8010498 <setZeroEncoder+0x2e0>)
 80103e6:	f000 fdc5 	bl	8010f74 <iprintf>

	printf("(theta_re_offset > -1.0f) = %d\n", (int)(theta_re_offset > -1.0f));
 80103ea:	4b1e      	ldr	r3, [pc, #120]	; (8010464 <setZeroEncoder+0x2ac>)
 80103ec:	edd3 7a00 	vldr	s15, [r3]
 80103f0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80103f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80103f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103fc:	bfcc      	ite	gt
 80103fe:	2301      	movgt	r3, #1
 8010400:	2300      	movle	r3, #0
 8010402:	b2db      	uxtb	r3, r3
 8010404:	4619      	mov	r1, r3
 8010406:	4825      	ldr	r0, [pc, #148]	; (801049c <setZeroEncoder+0x2e4>)
 8010408:	f000 fdb4 	bl	8010f74 <iprintf>


	memcpy(flash_data, &theta_re_offset, 4);
 801040c:	4b14      	ldr	r3, [pc, #80]	; (8010460 <setZeroEncoder+0x2a8>)
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	4a14      	ldr	r2, [pc, #80]	; (8010464 <setZeroEncoder+0x2ac>)
 8010412:	6812      	ldr	r2, [r2, #0]
 8010414:	601a      	str	r2, [r3, #0]

	if (!Flash_store())
 8010416:	f7fe fee5 	bl	800f1e4 <Flash_store>
 801041a:	4603      	mov	r3, r0
 801041c:	2b00      	cmp	r3, #0
 801041e:	d102      	bne.n	8010426 <setZeroEncoder+0x26e>
	{
		printf("Failed to write flash\n");
 8010420:	481f      	ldr	r0, [pc, #124]	; (80104a0 <setZeroEncoder+0x2e8>)
 8010422:	f000 fe1b 	bl	801105c <puts>
	}

	printf("flash_data:%lu\n", *flash_data);
 8010426:	4b0e      	ldr	r3, [pc, #56]	; (8010460 <setZeroEncoder+0x2a8>)
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	4619      	mov	r1, r3
 801042e:	481d      	ldr	r0, [pc, #116]	; (80104a4 <setZeroEncoder+0x2ec>)
 8010430:	f000 fda0 	bl	8010f74 <iprintf>



	ACR_Reset();
 8010434:	f7fd fe9e 	bl	800e174 <ACR_Reset>

	forced_commute_enable = 0;
 8010438:	4b10      	ldr	r3, [pc, #64]	; (801047c <setZeroEncoder+0x2c4>)
 801043a:	2200      	movs	r2, #0
 801043c:	701a      	strb	r2, [r3, #0]


#endif


}
 801043e:	372c      	adds	r7, #44	; 0x2c
 8010440:	46bd      	mov	sp, r7
 8010442:	bd90      	pop	{r4, r7, pc}
 8010444:	f3af 8000 	nop.w
 8010448:	54442d18 	.word	0x54442d18
 801044c:	401921fb 	.word	0x401921fb
 8010450:	54442d18 	.word	0x54442d18
 8010454:	c00921fb 	.word	0xc00921fb
 8010458:	54442d18 	.word	0x54442d18
 801045c:	400921fb 	.word	0x400921fb
 8010460:	20004558 	.word	0x20004558
 8010464:	200041d4 	.word	0x200041d4
 8010468:	47c35000 	.word	0x47c35000
 801046c:	08013020 	.word	0x08013020
 8010470:	08013030 	.word	0x08013030
 8010474:	200000c4 	.word	0x200000c4
 8010478:	200000c8 	.word	0x200000c8
 801047c:	200041e4 	.word	0x200041e4
 8010480:	200041dc 	.word	0x200041dc
 8010484:	00000000 	.word	0x00000000
 8010488:	08013048 	.word	0x08013048
 801048c:	461c4000 	.word	0x461c4000
 8010490:	08013064 	.word	0x08013064
 8010494:	08013084 	.word	0x08013084
 8010498:	080130a0 	.word	0x080130a0
 801049c:	080130c0 	.word	0x080130c0
 80104a0:	080130e0 	.word	0x080130e0
 80104a4:	080130f8 	.word	0x080130f8

080104a8 <requestEncoder>:




inline void requestEncoder()
{
 80104a8:	b580      	push	{r7, lr}
 80104aa:	af00      	add	r7, sp, #0


	// Reading Encoder for next sampling
	spi2txBuf[0] = 0xff;
 80104ac:	4b09      	ldr	r3, [pc, #36]	; (80104d4 <requestEncoder+0x2c>)
 80104ae:	22ff      	movs	r2, #255	; 0xff
 80104b0:	701a      	strb	r2, [r3, #0]
	spi2txBuf[1] = 0xff;
 80104b2:	4b08      	ldr	r3, [pc, #32]	; (80104d4 <requestEncoder+0x2c>)
 80104b4:	22ff      	movs	r2, #255	; 0xff
 80104b6:	705a      	strb	r2, [r3, #1]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 80104b8:	2200      	movs	r2, #0
 80104ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80104be:	4806      	ldr	r0, [pc, #24]	; (80104d8 <requestEncoder+0x30>)
 80104c0:	f7fa fe46 	bl	800b150 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_IT(&hspi2, spi2txBuf, spi2rxBuf, 1);
 80104c4:	2301      	movs	r3, #1
 80104c6:	4a05      	ldr	r2, [pc, #20]	; (80104dc <requestEncoder+0x34>)
 80104c8:	4902      	ldr	r1, [pc, #8]	; (80104d4 <requestEncoder+0x2c>)
 80104ca:	4805      	ldr	r0, [pc, #20]	; (80104e0 <requestEncoder+0x38>)
 80104cc:	f7fb fbe8 	bl	800bca0 <HAL_SPI_TransmitReceive_IT>


}
 80104d0:	bf00      	nop
 80104d2:	bd80      	pop	{r7, pc}
 80104d4:	200041c8 	.word	0x200041c8
 80104d8:	40020400 	.word	0x40020400
 80104dc:	200041cc 	.word	0x200041cc
 80104e0:	200044a8 	.word	0x200044a8
 80104e4:	00000000 	.word	0x00000000

080104e8 <refreshEncoder>:


inline int refreshEncoder()
{
 80104e8:	b5b0      	push	{r4, r5, r7, lr}
 80104ea:	b084      	sub	sp, #16
 80104ec:	af00      	add	r7, sp, #0

	uint16_t angle_raw = 0;
 80104ee:	2300      	movs	r3, #0
 80104f0:	81fb      	strh	r3, [r7, #14]
	float _theta;
	float _theta_re;

	// Reading RX Data from SPI Encoder
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 80104f2:	2201      	movs	r2, #1
 80104f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80104f8:	4891      	ldr	r0, [pc, #580]	; (8010740 <refreshEncoder+0x258>)
 80104fa:	f7fa fe29 	bl	800b150 <HAL_GPIO_WritePin>
	angle_raw = (spi2rxBuf[1] & 0x3f) << 8 | spi2rxBuf[0];
 80104fe:	4b91      	ldr	r3, [pc, #580]	; (8010744 <refreshEncoder+0x25c>)
 8010500:	785b      	ldrb	r3, [r3, #1]
 8010502:	b2db      	uxtb	r3, r3
 8010504:	021b      	lsls	r3, r3, #8
 8010506:	b21b      	sxth	r3, r3
 8010508:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 801050c:	b21a      	sxth	r2, r3
 801050e:	4b8d      	ldr	r3, [pc, #564]	; (8010744 <refreshEncoder+0x25c>)
 8010510:	781b      	ldrb	r3, [r3, #0]
 8010512:	b2db      	uxtb	r3, r3
 8010514:	b21b      	sxth	r3, r3
 8010516:	4313      	orrs	r3, r2
 8010518:	b21b      	sxth	r3, r3
 801051a:	81fb      	strh	r3, [r7, #14]

	_theta = (float)angle_raw / (float)ENCODER_RESOL * 2.0f * M_PI + theta_offset;
 801051c:	89fb      	ldrh	r3, [r7, #14]
 801051e:	ee07 3a90 	vmov	s15, r3
 8010522:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8010526:	eddf 6a88 	vldr	s13, [pc, #544]	; 8010748 <refreshEncoder+0x260>
 801052a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801052e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8010532:	ee17 0a90 	vmov	r0, s15
 8010536:	f7f7 ff37 	bl	80083a8 <__aeabi_f2d>
 801053a:	a37d      	add	r3, pc, #500	; (adr r3, 8010730 <refreshEncoder+0x248>)
 801053c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010540:	f7f7 ff8a 	bl	8008458 <__aeabi_dmul>
 8010544:	4603      	mov	r3, r0
 8010546:	460c      	mov	r4, r1
 8010548:	4625      	mov	r5, r4
 801054a:	461c      	mov	r4, r3
 801054c:	4b7f      	ldr	r3, [pc, #508]	; (801074c <refreshEncoder+0x264>)
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	4618      	mov	r0, r3
 8010552:	f7f7 ff29 	bl	80083a8 <__aeabi_f2d>
 8010556:	4602      	mov	r2, r0
 8010558:	460b      	mov	r3, r1
 801055a:	4620      	mov	r0, r4
 801055c:	4629      	mov	r1, r5
 801055e:	f7f7 fdc5 	bl	80080ec <__adddf3>
 8010562:	4603      	mov	r3, r0
 8010564:	460c      	mov	r4, r1
 8010566:	4618      	mov	r0, r3
 8010568:	4621      	mov	r1, r4
 801056a:	f7f8 fa37 	bl	80089dc <__aeabi_d2f>
 801056e:	4603      	mov	r3, r0
 8010570:	60bb      	str	r3, [r7, #8]

	if(_theta < 0.0f)			theta = _theta + 2 * M_PI;
 8010572:	edd7 7a02 	vldr	s15, [r7, #8]
 8010576:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801057a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801057e:	d511      	bpl.n	80105a4 <refreshEncoder+0xbc>
 8010580:	68b8      	ldr	r0, [r7, #8]
 8010582:	f7f7 ff11 	bl	80083a8 <__aeabi_f2d>
 8010586:	a36c      	add	r3, pc, #432	; (adr r3, 8010738 <refreshEncoder+0x250>)
 8010588:	e9d3 2300 	ldrd	r2, r3, [r3]
 801058c:	f7f7 fdae 	bl	80080ec <__adddf3>
 8010590:	4603      	mov	r3, r0
 8010592:	460c      	mov	r4, r1
 8010594:	4618      	mov	r0, r3
 8010596:	4621      	mov	r1, r4
 8010598:	f7f8 fa20 	bl	80089dc <__aeabi_d2f>
 801059c:	4602      	mov	r2, r0
 801059e:	4b6c      	ldr	r3, [pc, #432]	; (8010750 <refreshEncoder+0x268>)
 80105a0:	601a      	str	r2, [r3, #0]
 80105a2:	e01f      	b.n	80105e4 <refreshEncoder+0xfc>
	else if(_theta >= 2 * M_PI)	theta = _theta - 2 * M_PI;
 80105a4:	68b8      	ldr	r0, [r7, #8]
 80105a6:	f7f7 feff 	bl	80083a8 <__aeabi_f2d>
 80105aa:	a363      	add	r3, pc, #396	; (adr r3, 8010738 <refreshEncoder+0x250>)
 80105ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105b0:	f7f8 f9d8 	bl	8008964 <__aeabi_dcmpge>
 80105b4:	4603      	mov	r3, r0
 80105b6:	2b00      	cmp	r3, #0
 80105b8:	d011      	beq.n	80105de <refreshEncoder+0xf6>
 80105ba:	68b8      	ldr	r0, [r7, #8]
 80105bc:	f7f7 fef4 	bl	80083a8 <__aeabi_f2d>
 80105c0:	a35d      	add	r3, pc, #372	; (adr r3, 8010738 <refreshEncoder+0x250>)
 80105c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105c6:	f7f7 fd8f 	bl	80080e8 <__aeabi_dsub>
 80105ca:	4603      	mov	r3, r0
 80105cc:	460c      	mov	r4, r1
 80105ce:	4618      	mov	r0, r3
 80105d0:	4621      	mov	r1, r4
 80105d2:	f7f8 fa03 	bl	80089dc <__aeabi_d2f>
 80105d6:	4602      	mov	r2, r0
 80105d8:	4b5d      	ldr	r3, [pc, #372]	; (8010750 <refreshEncoder+0x268>)
 80105da:	601a      	str	r2, [r3, #0]
 80105dc:	e002      	b.n	80105e4 <refreshEncoder+0xfc>
	else						theta = _theta;
 80105de:	4a5c      	ldr	r2, [pc, #368]	; (8010750 <refreshEncoder+0x268>)
 80105e0:	68bb      	ldr	r3, [r7, #8]
 80105e2:	6013      	str	r3, [r2, #0]

	_theta_re = fmodf((float)angle_raw / (float)ENCODER_RESOL * 2.0f * M_PI * POLES / 2, 2.0f * M_PI) + theta_re_offset;
 80105e4:	89fb      	ldrh	r3, [r7, #14]
 80105e6:	ee07 3a90 	vmov	s15, r3
 80105ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80105ee:	eddf 6a56 	vldr	s13, [pc, #344]	; 8010748 <refreshEncoder+0x260>
 80105f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80105f6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80105fa:	ee17 0a90 	vmov	r0, s15
 80105fe:	f7f7 fed3 	bl	80083a8 <__aeabi_f2d>
 8010602:	a34b      	add	r3, pc, #300	; (adr r3, 8010730 <refreshEncoder+0x248>)
 8010604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010608:	f7f7 ff26 	bl	8008458 <__aeabi_dmul>
 801060c:	4603      	mov	r3, r0
 801060e:	460c      	mov	r4, r1
 8010610:	4618      	mov	r0, r3
 8010612:	4621      	mov	r1, r4
 8010614:	f04f 0200 	mov.w	r2, #0
 8010618:	4b4e      	ldr	r3, [pc, #312]	; (8010754 <refreshEncoder+0x26c>)
 801061a:	f7f7 ff1d 	bl	8008458 <__aeabi_dmul>
 801061e:	4603      	mov	r3, r0
 8010620:	460c      	mov	r4, r1
 8010622:	4618      	mov	r0, r3
 8010624:	4621      	mov	r1, r4
 8010626:	f04f 0200 	mov.w	r2, #0
 801062a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801062e:	f7f8 f83d 	bl	80086ac <__aeabi_ddiv>
 8010632:	4603      	mov	r3, r0
 8010634:	460c      	mov	r4, r1
 8010636:	4618      	mov	r0, r3
 8010638:	4621      	mov	r1, r4
 801063a:	f7f8 f9cf 	bl	80089dc <__aeabi_d2f>
 801063e:	4603      	mov	r3, r0
 8010640:	eddf 0a45 	vldr	s1, [pc, #276]	; 8010758 <refreshEncoder+0x270>
 8010644:	ee00 3a10 	vmov	s0, r3
 8010648:	f001 fc26 	bl	8011e98 <fmodf>
 801064c:	eeb0 7a40 	vmov.f32	s14, s0
 8010650:	4b42      	ldr	r3, [pc, #264]	; (801075c <refreshEncoder+0x274>)
 8010652:	edd3 7a00 	vldr	s15, [r3]
 8010656:	ee77 7a27 	vadd.f32	s15, s14, s15
 801065a:	edc7 7a01 	vstr	s15, [r7, #4]

	if(_theta_re < 0.0f)			theta_re = _theta_re + 2 * M_PI;
 801065e:	edd7 7a01 	vldr	s15, [r7, #4]
 8010662:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801066a:	d511      	bpl.n	8010690 <refreshEncoder+0x1a8>
 801066c:	6878      	ldr	r0, [r7, #4]
 801066e:	f7f7 fe9b 	bl	80083a8 <__aeabi_f2d>
 8010672:	a331      	add	r3, pc, #196	; (adr r3, 8010738 <refreshEncoder+0x250>)
 8010674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010678:	f7f7 fd38 	bl	80080ec <__adddf3>
 801067c:	4603      	mov	r3, r0
 801067e:	460c      	mov	r4, r1
 8010680:	4618      	mov	r0, r3
 8010682:	4621      	mov	r1, r4
 8010684:	f7f8 f9aa 	bl	80089dc <__aeabi_d2f>
 8010688:	4602      	mov	r2, r0
 801068a:	4b35      	ldr	r3, [pc, #212]	; (8010760 <refreshEncoder+0x278>)
 801068c:	601a      	str	r2, [r3, #0]
 801068e:	e01f      	b.n	80106d0 <refreshEncoder+0x1e8>
	else if(_theta_re >= 2 * M_PI)	theta_re = _theta_re - 2 * M_PI;
 8010690:	6878      	ldr	r0, [r7, #4]
 8010692:	f7f7 fe89 	bl	80083a8 <__aeabi_f2d>
 8010696:	a328      	add	r3, pc, #160	; (adr r3, 8010738 <refreshEncoder+0x250>)
 8010698:	e9d3 2300 	ldrd	r2, r3, [r3]
 801069c:	f7f8 f962 	bl	8008964 <__aeabi_dcmpge>
 80106a0:	4603      	mov	r3, r0
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d011      	beq.n	80106ca <refreshEncoder+0x1e2>
 80106a6:	6878      	ldr	r0, [r7, #4]
 80106a8:	f7f7 fe7e 	bl	80083a8 <__aeabi_f2d>
 80106ac:	a322      	add	r3, pc, #136	; (adr r3, 8010738 <refreshEncoder+0x250>)
 80106ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106b2:	f7f7 fd19 	bl	80080e8 <__aeabi_dsub>
 80106b6:	4603      	mov	r3, r0
 80106b8:	460c      	mov	r4, r1
 80106ba:	4618      	mov	r0, r3
 80106bc:	4621      	mov	r1, r4
 80106be:	f7f8 f98d 	bl	80089dc <__aeabi_d2f>
 80106c2:	4602      	mov	r2, r0
 80106c4:	4b26      	ldr	r3, [pc, #152]	; (8010760 <refreshEncoder+0x278>)
 80106c6:	601a      	str	r2, [r3, #0]
 80106c8:	e002      	b.n	80106d0 <refreshEncoder+0x1e8>
	else							theta_re = _theta_re;
 80106ca:	4a25      	ldr	r2, [pc, #148]	; (8010760 <refreshEncoder+0x278>)
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	6013      	str	r3, [r2, #0]

	cos_theta_re = sin_table2[(int)((theta_re * 0.3183f + 0.5f) * 5000.0f)];
 80106d0:	4b23      	ldr	r3, [pc, #140]	; (8010760 <refreshEncoder+0x278>)
 80106d2:	edd3 7a00 	vldr	s15, [r3]
 80106d6:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8010764 <refreshEncoder+0x27c>
 80106da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80106de:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80106e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80106e6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8010768 <refreshEncoder+0x280>
 80106ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80106ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80106f2:	ee17 3a90 	vmov	r3, s15
 80106f6:	4a1d      	ldr	r2, [pc, #116]	; (801076c <refreshEncoder+0x284>)
 80106f8:	009b      	lsls	r3, r3, #2
 80106fa:	4413      	add	r3, r2
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	4a1c      	ldr	r2, [pc, #112]	; (8010770 <refreshEncoder+0x288>)
 8010700:	6013      	str	r3, [r2, #0]
	sin_theta_re = sin_table2[(int)(theta_re * 1591.54943f)];
 8010702:	4b17      	ldr	r3, [pc, #92]	; (8010760 <refreshEncoder+0x278>)
 8010704:	edd3 7a00 	vldr	s15, [r3]
 8010708:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8010774 <refreshEncoder+0x28c>
 801070c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010710:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010714:	ee17 3a90 	vmov	r3, s15
 8010718:	4a14      	ldr	r2, [pc, #80]	; (801076c <refreshEncoder+0x284>)
 801071a:	009b      	lsls	r3, r3, #2
 801071c:	4413      	add	r3, r2
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	4a15      	ldr	r2, [pc, #84]	; (8010778 <refreshEncoder+0x290>)
 8010722:	6013      	str	r3, [r2, #0]


	return 0;
 8010724:	2300      	movs	r3, #0

}
 8010726:	4618      	mov	r0, r3
 8010728:	3710      	adds	r7, #16
 801072a:	46bd      	mov	sp, r7
 801072c:	bdb0      	pop	{r4, r5, r7, pc}
 801072e:	bf00      	nop
 8010730:	54442d18 	.word	0x54442d18
 8010734:	400921fb 	.word	0x400921fb
 8010738:	54442d18 	.word	0x54442d18
 801073c:	401921fb 	.word	0x401921fb
 8010740:	40020400 	.word	0x40020400
 8010744:	200041cc 	.word	0x200041cc
 8010748:	46800000 	.word	0x46800000
 801074c:	200041d0 	.word	0x200041d0
 8010750:	200041d8 	.word	0x200041d8
 8010754:	40380000 	.word	0x40380000
 8010758:	40c90fdb 	.word	0x40c90fdb
 801075c:	200041d4 	.word	0x200041d4
 8010760:	200041dc 	.word	0x200041dc
 8010764:	3ea2f838 	.word	0x3ea2f838
 8010768:	459c4000 	.word	0x459c4000
 801076c:	08013148 	.word	0x08013148
 8010770:	20000034 	.word	0x20000034
 8010774:	44c6f195 	.word	0x44c6f195
 8010778:	200041e0 	.word	0x200041e0

0801077c <HAL_MspInit>:
=======
 8011aac:	e04f      	b.n	8011b4e <HAL_SPI_MspInit+0x18a>
  else if(spiHandle->Instance==SPI3)
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	4a2d      	ldr	r2, [pc, #180]	; (8011b68 <HAL_SPI_MspInit+0x1a4>)
 8011ab4:	4293      	cmp	r3, r2
 8011ab6:	d14a      	bne.n	8011b4e <HAL_SPI_MspInit+0x18a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8011ab8:	2300      	movs	r3, #0
 8011aba:	617b      	str	r3, [r7, #20]
 8011abc:	4b27      	ldr	r3, [pc, #156]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ac0:	4a26      	ldr	r2, [pc, #152]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011ac2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011ac6:	6413      	str	r3, [r2, #64]	; 0x40
 8011ac8:	4b24      	ldr	r3, [pc, #144]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011acc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011ad0:	617b      	str	r3, [r7, #20]
 8011ad2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	613b      	str	r3, [r7, #16]
 8011ad8:	4b20      	ldr	r3, [pc, #128]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011adc:	4a1f      	ldr	r2, [pc, #124]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011ade:	f043 0302 	orr.w	r3, r3, #2
 8011ae2:	6313      	str	r3, [r2, #48]	; 0x30
 8011ae4:	4b1d      	ldr	r3, [pc, #116]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011ae8:	f003 0302 	and.w	r3, r3, #2
 8011aec:	613b      	str	r3, [r7, #16]
 8011aee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011af0:	2300      	movs	r3, #0
 8011af2:	60fb      	str	r3, [r7, #12]
 8011af4:	4b19      	ldr	r3, [pc, #100]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011af8:	4a18      	ldr	r2, [pc, #96]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011afa:	f043 0304 	orr.w	r3, r3, #4
 8011afe:	6313      	str	r3, [r2, #48]	; 0x30
 8011b00:	4b16      	ldr	r3, [pc, #88]	; (8011b5c <HAL_SPI_MspInit+0x198>)
 8011b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011b04:	f003 0304 	and.w	r3, r3, #4
 8011b08:	60fb      	str	r3, [r7, #12]
 8011b0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8011b0c:	2304      	movs	r3, #4
 8011b0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b10:	2302      	movs	r3, #2
 8011b12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b14:	2300      	movs	r3, #0
 8011b16:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011b18:	2303      	movs	r3, #3
 8011b1a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8011b1c:	2307      	movs	r3, #7
 8011b1e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011b20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011b24:	4619      	mov	r1, r3
 8011b26:	480f      	ldr	r0, [pc, #60]	; (8011b64 <HAL_SPI_MspInit+0x1a0>)
 8011b28:	f7f9 fad0 	bl	800b0cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8011b2c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8011b30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b32:	2302      	movs	r3, #2
 8011b34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b36:	2300      	movs	r3, #0
 8011b38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011b3a:	2303      	movs	r3, #3
 8011b3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8011b3e:	2306      	movs	r3, #6
 8011b40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011b46:	4619      	mov	r1, r3
 8011b48:	4805      	ldr	r0, [pc, #20]	; (8011b60 <HAL_SPI_MspInit+0x19c>)
 8011b4a:	f7f9 fabf 	bl	800b0cc <HAL_GPIO_Init>
}
 8011b4e:	bf00      	nop
 8011b50:	3738      	adds	r7, #56	; 0x38
 8011b52:	46bd      	mov	sp, r7
 8011b54:	bd80      	pop	{r7, pc}
 8011b56:	bf00      	nop
 8011b58:	40003800 	.word	0x40003800
 8011b5c:	40023800 	.word	0x40023800
 8011b60:	40020800 	.word	0x40020800
 8011b64:	40020400 	.word	0x40020400
 8011b68:	40003c00 	.word	0x40003c00

08011b6c <HAL_MspInit>:
>>>>>>> master
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
<<<<<<< HEAD
 801077c:	b580      	push	{r7, lr}
 801077e:	b082      	sub	sp, #8
 8010780:	af00      	add	r7, sp, #0
=======
 8011b6c:	b580      	push	{r7, lr}
 8011b6e:	b082      	sub	sp, #8
 8011b70:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
<<<<<<< HEAD
 8010782:	2300      	movs	r3, #0
 8010784:	607b      	str	r3, [r7, #4]
 8010786:	4b10      	ldr	r3, [pc, #64]	; (80107c8 <HAL_MspInit+0x4c>)
 8010788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801078a:	4a0f      	ldr	r2, [pc, #60]	; (80107c8 <HAL_MspInit+0x4c>)
 801078c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010790:	6453      	str	r3, [r2, #68]	; 0x44
 8010792:	4b0d      	ldr	r3, [pc, #52]	; (80107c8 <HAL_MspInit+0x4c>)
 8010794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010796:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801079a:	607b      	str	r3, [r7, #4]
 801079c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 801079e:	2300      	movs	r3, #0
 80107a0:	603b      	str	r3, [r7, #0]
 80107a2:	4b09      	ldr	r3, [pc, #36]	; (80107c8 <HAL_MspInit+0x4c>)
 80107a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107a6:	4a08      	ldr	r2, [pc, #32]	; (80107c8 <HAL_MspInit+0x4c>)
 80107a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80107ac:	6413      	str	r3, [r2, #64]	; 0x40
 80107ae:	4b06      	ldr	r3, [pc, #24]	; (80107c8 <HAL_MspInit+0x4c>)
 80107b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80107b6:	603b      	str	r3, [r7, #0]
 80107b8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80107ba:	2007      	movs	r0, #7
 80107bc:	f7f9 fc60 	bl	800a080 <HAL_NVIC_SetPriorityGrouping>
=======
 8011b72:	2300      	movs	r3, #0
 8011b74:	607b      	str	r3, [r7, #4]
 8011b76:	4b10      	ldr	r3, [pc, #64]	; (8011bb8 <HAL_MspInit+0x4c>)
 8011b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011b7a:	4a0f      	ldr	r2, [pc, #60]	; (8011bb8 <HAL_MspInit+0x4c>)
 8011b7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011b80:	6453      	str	r3, [r2, #68]	; 0x44
 8011b82:	4b0d      	ldr	r3, [pc, #52]	; (8011bb8 <HAL_MspInit+0x4c>)
 8011b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011b86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011b8a:	607b      	str	r3, [r7, #4]
 8011b8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8011b8e:	2300      	movs	r3, #0
 8011b90:	603b      	str	r3, [r7, #0]
 8011b92:	4b09      	ldr	r3, [pc, #36]	; (8011bb8 <HAL_MspInit+0x4c>)
 8011b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011b96:	4a08      	ldr	r2, [pc, #32]	; (8011bb8 <HAL_MspInit+0x4c>)
 8011b98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8011b9e:	4b06      	ldr	r3, [pc, #24]	; (8011bb8 <HAL_MspInit+0x4c>)
 8011ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011ba6:	603b      	str	r3, [r7, #0]
 8011ba8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8011baa:	2007      	movs	r0, #7
 8011bac:	f7f8 fbd0 	bl	800a350 <HAL_NVIC_SetPriorityGrouping>
>>>>>>> master
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
<<<<<<< HEAD
 80107c0:	bf00      	nop
 80107c2:	3708      	adds	r7, #8
 80107c4:	46bd      	mov	sp, r7
 80107c6:	bd80      	pop	{r7, pc}
 80107c8:	40023800 	.word	0x40023800

080107cc <NMI_Handler>:
=======
 8011bb0:	bf00      	nop
 8011bb2:	3708      	adds	r7, #8
 8011bb4:	46bd      	mov	sp, r7
 8011bb6:	bd80      	pop	{r7, pc}
 8011bb8:	40023800 	.word	0x40023800

08011bbc <NMI_Handler>:
>>>>>>> master
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
<<<<<<< HEAD
 80107cc:	b480      	push	{r7}
 80107ce:	af00      	add	r7, sp, #0
=======
 8011bbc:	b480      	push	{r7}
 8011bbe:	af00      	add	r7, sp, #0
>>>>>>> master

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
<<<<<<< HEAD
 80107d0:	bf00      	nop
 80107d2:	46bd      	mov	sp, r7
 80107d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107d8:	4770      	bx	lr

080107da <HardFault_Handler>:
=======
 8011bc0:	bf00      	nop
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bc8:	4770      	bx	lr

08011bca <HardFault_Handler>:
>>>>>>> master

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
<<<<<<< HEAD
 80107da:	b480      	push	{r7}
 80107dc:	af00      	add	r7, sp, #0
=======
 8011bca:	b480      	push	{r7}
 8011bcc:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80107de:	e7fe      	b.n	80107de <HardFault_Handler+0x4>

080107e0 <MemManage_Handler>:
=======
 8011bce:	e7fe      	b.n	8011bce <HardFault_Handler+0x4>

08011bd0 <MemManage_Handler>:
>>>>>>> master

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
<<<<<<< HEAD
 80107e0:	b480      	push	{r7}
 80107e2:	af00      	add	r7, sp, #0
=======
 8011bd0:	b480      	push	{r7}
 8011bd2:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80107e4:	e7fe      	b.n	80107e4 <MemManage_Handler+0x4>

080107e6 <BusFault_Handler>:
=======
 8011bd4:	e7fe      	b.n	8011bd4 <MemManage_Handler+0x4>

08011bd6 <BusFault_Handler>:
>>>>>>> master

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
<<<<<<< HEAD
 80107e6:	b480      	push	{r7}
 80107e8:	af00      	add	r7, sp, #0
=======
 8011bd6:	b480      	push	{r7}
 8011bd8:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80107ea:	e7fe      	b.n	80107ea <BusFault_Handler+0x4>

080107ec <UsageFault_Handler>:
=======
 8011bda:	e7fe      	b.n	8011bda <BusFault_Handler+0x4>

08011bdc <UsageFault_Handler>:
>>>>>>> master

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
<<<<<<< HEAD
 80107ec:	b480      	push	{r7}
 80107ee:	af00      	add	r7, sp, #0
=======
 8011bdc:	b480      	push	{r7}
 8011bde:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 80107f0:	e7fe      	b.n	80107f0 <UsageFault_Handler+0x4>

080107f2 <SVC_Handler>:
=======
 8011be0:	e7fe      	b.n	8011be0 <UsageFault_Handler+0x4>

08011be2 <SVC_Handler>:
>>>>>>> master

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
<<<<<<< HEAD
 80107f2:	b480      	push	{r7}
 80107f4:	af00      	add	r7, sp, #0
=======
 8011be2:	b480      	push	{r7}
 8011be4:	af00      	add	r7, sp, #0
>>>>>>> master

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
<<<<<<< HEAD
 80107f6:	bf00      	nop
 80107f8:	46bd      	mov	sp, r7
 80107fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107fe:	4770      	bx	lr

08010800 <DebugMon_Handler>:
=======
 8011be6:	bf00      	nop
 8011be8:	46bd      	mov	sp, r7
 8011bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bee:	4770      	bx	lr

08011bf0 <DebugMon_Handler>:
>>>>>>> master

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
<<<<<<< HEAD
 8010800:	b480      	push	{r7}
 8010802:	af00      	add	r7, sp, #0
=======
 8011bf0:	b480      	push	{r7}
 8011bf2:	af00      	add	r7, sp, #0
>>>>>>> master

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
<<<<<<< HEAD
 8010804:	bf00      	nop
 8010806:	46bd      	mov	sp, r7
 8010808:	f85d 7b04 	ldr.w	r7, [sp], #4
 801080c:	4770      	bx	lr

0801080e <PendSV_Handler>:
=======
 8011bf4:	bf00      	nop
 8011bf6:	46bd      	mov	sp, r7
 8011bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bfc:	4770      	bx	lr

08011bfe <PendSV_Handler>:
>>>>>>> master

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
<<<<<<< HEAD
 801080e:	b480      	push	{r7}
 8010810:	af00      	add	r7, sp, #0
=======
 8011bfe:	b480      	push	{r7}
 8011c00:	af00      	add	r7, sp, #0
>>>>>>> master

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
<<<<<<< HEAD
 8010812:	bf00      	nop
 8010814:	46bd      	mov	sp, r7
 8010816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801081a:	4770      	bx	lr

0801081c <SysTick_Handler>:
=======
 8011c02:	bf00      	nop
 8011c04:	46bd      	mov	sp, r7
 8011c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c0a:	4770      	bx	lr

08011c0c <SysTick_Handler>:
>>>>>>> master

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
<<<<<<< HEAD
 801081c:	b580      	push	{r7, lr}
 801081e:	af00      	add	r7, sp, #0
=======
 8011c0c:	b580      	push	{r7, lr}
 8011c0e:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
<<<<<<< HEAD
 8010820:	f7f8 fafe 	bl	8008e20 <HAL_IncTick>
=======
 8011c10:	f7f7 f924 	bl	8008e5c <HAL_IncTick>
>>>>>>> master
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
<<<<<<< HEAD
 8010824:	bf00      	nop
 8010826:	bd80      	pop	{r7, pc}

08010828 <CAN1_TX_IRQHandler>:
=======
 8011c14:	bf00      	nop
 8011c16:	bd80      	pop	{r7, pc}

08011c18 <CAN1_TX_IRQHandler>:
>>>>>>> master

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
<<<<<<< HEAD
 8010828:	b580      	push	{r7, lr}
 801082a:	af00      	add	r7, sp, #0
=======
 8011c18:	b580      	push	{r7, lr}
 8011c1a:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
<<<<<<< HEAD
 801082c:	4802      	ldr	r0, [pc, #8]	; (8010838 <CAN1_TX_IRQHandler+0x10>)
 801082e:	f7f9 f94b 	bl	8009ac8 <HAL_CAN_IRQHandler>
=======
 8011c1c:	4802      	ldr	r0, [pc, #8]	; (8011c28 <CAN1_TX_IRQHandler+0x10>)
 8011c1e:	f7f8 f8bc 	bl	8009d9a <HAL_CAN_IRQHandler>
>>>>>>> master
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
<<<<<<< HEAD
 8010832:	bf00      	nop
 8010834:	bd80      	pop	{r7, pc}
 8010836:	bf00      	nop
 8010838:	20004480 	.word	0x20004480

0801083c <CAN1_RX0_IRQHandler>:
=======
 8011c22:	bf00      	nop
 8011c24:	bd80      	pop	{r7, pc}
 8011c26:	bf00      	nop
 8011c28:	200046e0 	.word	0x200046e0

08011c2c <CAN1_RX0_IRQHandler>:
>>>>>>> master

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
<<<<<<< HEAD
 801083c:	b580      	push	{r7, lr}
 801083e:	af00      	add	r7, sp, #0
=======
 8011c2c:	b580      	push	{r7, lr}
 8011c2e:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
<<<<<<< HEAD
 8010840:	4802      	ldr	r0, [pc, #8]	; (801084c <CAN1_RX0_IRQHandler+0x10>)
 8010842:	f7f9 f941 	bl	8009ac8 <HAL_CAN_IRQHandler>
=======
 8011c30:	4802      	ldr	r0, [pc, #8]	; (8011c3c <CAN1_RX0_IRQHandler+0x10>)
 8011c32:	f7f8 f8b2 	bl	8009d9a <HAL_CAN_IRQHandler>
>>>>>>> master
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
<<<<<<< HEAD
 8010846:	bf00      	nop
 8010848:	bd80      	pop	{r7, pc}
 801084a:	bf00      	nop
 801084c:	20004480 	.word	0x20004480

08010850 <SPI2_IRQHandler>:
=======
 8011c36:	bf00      	nop
 8011c38:	bd80      	pop	{r7, pc}
 8011c3a:	bf00      	nop
 8011c3c:	200046e0 	.word	0x200046e0

08011c40 <SPI2_IRQHandler>:
>>>>>>> master

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
<<<<<<< HEAD
 8010850:	b580      	push	{r7, lr}
 8010852:	af00      	add	r7, sp, #0
=======
 8011c40:	b580      	push	{r7, lr}
 8011c42:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
<<<<<<< HEAD
 8010854:	4802      	ldr	r0, [pc, #8]	; (8010860 <SPI2_IRQHandler+0x10>)
 8010856:	f7fb fab7 	bl	800bdc8 <HAL_SPI_IRQHandler>
=======
 8011c44:	4802      	ldr	r0, [pc, #8]	; (8011c50 <SPI2_IRQHandler+0x10>)
 8011c46:	f7fa fbaf 	bl	800c3a8 <HAL_SPI_IRQHandler>
>>>>>>> master
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
<<<<<<< HEAD
 801085a:	bf00      	nop
 801085c:	bd80      	pop	{r7, pc}
 801085e:	bf00      	nop
 8010860:	200044a8 	.word	0x200044a8

08010864 <USART2_IRQHandler>:
=======
 8011c4a:	bf00      	nop
 8011c4c:	bd80      	pop	{r7, pc}
 8011c4e:	bf00      	nop
 8011c50:	20004754 	.word	0x20004754

08011c54 <USART2_IRQHandler>:
>>>>>>> master

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
<<<<<<< HEAD
 8010864:	b580      	push	{r7, lr}
 8010866:	af00      	add	r7, sp, #0
=======
 8011c54:	b580      	push	{r7, lr}
 8011c56:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
<<<<<<< HEAD
 8010868:	4802      	ldr	r0, [pc, #8]	; (8010874 <USART2_IRQHandler+0x10>)
 801086a:	f7fc fdd5 	bl	800d418 <HAL_UART_IRQHandler>
=======
 8011c58:	4802      	ldr	r0, [pc, #8]	; (8011c64 <USART2_IRQHandler+0x10>)
 8011c5a:	f7fc f89b 	bl	800dd94 <HAL_UART_IRQHandler>
>>>>>>> master
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
<<<<<<< HEAD
 801086e:	bf00      	nop
 8010870:	bd80      	pop	{r7, pc}
 8010872:	bf00      	nop
 8010874:	2000459c 	.word	0x2000459c

08010878 <TIM8_UP_TIM13_IRQHandler>:
=======
 8011c5e:	bf00      	nop
 8011c60:	bd80      	pop	{r7, pc}
 8011c62:	bf00      	nop
 8011c64:	20004844 	.word	0x20004844

08011c68 <TIM8_UP_TIM13_IRQHandler>:
>>>>>>> master

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
<<<<<<< HEAD
 8010878:	b580      	push	{r7, lr}
 801087a:	af00      	add	r7, sp, #0
=======
 8011c68:	b580      	push	{r7, lr}
 8011c6a:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
<<<<<<< HEAD
 801087c:	4802      	ldr	r0, [pc, #8]	; (8010888 <TIM8_UP_TIM13_IRQHandler+0x10>)
 801087e:	f7fb fe9b 	bl	800c5b8 <HAL_TIM_IRQHandler>
=======
 8011c6c:	4802      	ldr	r0, [pc, #8]	; (8011c78 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8011c6e:	f7fb f82d 	bl	800cccc <HAL_TIM_IRQHandler>
>>>>>>> master
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
<<<<<<< HEAD
 8010882:	bf00      	nop
 8010884:	bd80      	pop	{r7, pc}
 8010886:	bf00      	nop
 8010888:	2000455c 	.word	0x2000455c

0801088c <DMA2_Stream0_IRQHandler>:
=======
 8011c72:	bf00      	nop
 8011c74:	bd80      	pop	{r7, pc}
 8011c76:	bf00      	nop
 8011c78:	20004804 	.word	0x20004804

08011c7c <DMA2_Stream0_IRQHandler>:
>>>>>>> master

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
<<<<<<< HEAD
 801088c:	b580      	push	{r7, lr}
 801088e:	af00      	add	r7, sp, #0
=======
 8011c7c:	b580      	push	{r7, lr}
 8011c7e:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
<<<<<<< HEAD
 8010890:	4802      	ldr	r0, [pc, #8]	; (801089c <DMA2_Stream0_IRQHandler+0x10>)
 8010892:	f7f9 fd67 	bl	800a364 <HAL_DMA_IRQHandler>
=======
 8011c80:	4802      	ldr	r0, [pc, #8]	; (8011c8c <DMA2_Stream0_IRQHandler+0x10>)
 8011c82:	f7f8 fcd7 	bl	800a634 <HAL_DMA_IRQHandler>
>>>>>>> master
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
<<<<<<< HEAD
 8010896:	bf00      	nop
 8010898:	bd80      	pop	{r7, pc}
 801089a:	bf00      	nop
 801089c:	20004374 	.word	0x20004374

080108a0 <DMA2_Stream1_IRQHandler>:
=======
 8011c86:	bf00      	nop
 8011c88:	bd80      	pop	{r7, pc}
 8011c8a:	bf00      	nop
 8011c8c:	200045d4 	.word	0x200045d4

08011c90 <DMA2_Stream1_IRQHandler>:
>>>>>>> master

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
<<<<<<< HEAD
 80108a0:	b580      	push	{r7, lr}
 80108a2:	af00      	add	r7, sp, #0
=======
 8011c90:	b580      	push	{r7, lr}
 8011c92:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
<<<<<<< HEAD
 80108a4:	4802      	ldr	r0, [pc, #8]	; (80108b0 <DMA2_Stream1_IRQHandler+0x10>)
 80108a6:	f7f9 fd5d 	bl	800a364 <HAL_DMA_IRQHandler>
=======
 8011c94:	4802      	ldr	r0, [pc, #8]	; (8011ca0 <DMA2_Stream1_IRQHandler+0x10>)
 8011c96:	f7f8 fccd 	bl	800a634 <HAL_DMA_IRQHandler>
>>>>>>> master
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
<<<<<<< HEAD
 80108aa:	bf00      	nop
 80108ac:	bd80      	pop	{r7, pc}
 80108ae:	bf00      	nop
 80108b0:	20004284 	.word	0x20004284

080108b4 <DMA2_Stream2_IRQHandler>:
=======
 8011c9a:	bf00      	nop
 8011c9c:	bd80      	pop	{r7, pc}
 8011c9e:	bf00      	nop
 8011ca0:	200044e4 	.word	0x200044e4

08011ca4 <DMA2_Stream2_IRQHandler>:
>>>>>>> master

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
<<<<<<< HEAD
 80108b4:	b580      	push	{r7, lr}
 80108b6:	af00      	add	r7, sp, #0
=======
 8011ca4:	b580      	push	{r7, lr}
 8011ca6:	af00      	add	r7, sp, #0
>>>>>>> master
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
<<<<<<< HEAD
 80108b8:	4802      	ldr	r0, [pc, #8]	; (80108c4 <DMA2_Stream2_IRQHandler+0x10>)
 80108ba:	f7f9 fd53 	bl	800a364 <HAL_DMA_IRQHandler>
=======
 8011ca8:	4802      	ldr	r0, [pc, #8]	; (8011cb4 <DMA2_Stream2_IRQHandler+0x10>)
 8011caa:	f7f8 fcc3 	bl	800a634 <HAL_DMA_IRQHandler>
>>>>>>> master
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
<<<<<<< HEAD
 80108be:	bf00      	nop
 80108c0:	bd80      	pop	{r7, pc}
 80108c2:	bf00      	nop
 80108c4:	200043d4 	.word	0x200043d4

080108c8 <_read>:
=======
 8011cae:	bf00      	nop
 8011cb0:	bd80      	pop	{r7, pc}
 8011cb2:	bf00      	nop
 8011cb4:	20004634 	.word	0x20004634

08011cb8 <_read>:
>>>>>>> master
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
<<<<<<< HEAD
 80108c8:	b580      	push	{r7, lr}
 80108ca:	b086      	sub	sp, #24
 80108cc:	af00      	add	r7, sp, #0
 80108ce:	60f8      	str	r0, [r7, #12]
 80108d0:	60b9      	str	r1, [r7, #8]
 80108d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80108d4:	2300      	movs	r3, #0
 80108d6:	617b      	str	r3, [r7, #20]
 80108d8:	e00a      	b.n	80108f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80108da:	f3af 8000 	nop.w
 80108de:	4601      	mov	r1, r0
 80108e0:	68bb      	ldr	r3, [r7, #8]
 80108e2:	1c5a      	adds	r2, r3, #1
 80108e4:	60ba      	str	r2, [r7, #8]
 80108e6:	b2ca      	uxtb	r2, r1
 80108e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80108ea:	697b      	ldr	r3, [r7, #20]
 80108ec:	3301      	adds	r3, #1
 80108ee:	617b      	str	r3, [r7, #20]
 80108f0:	697a      	ldr	r2, [r7, #20]
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	429a      	cmp	r2, r3
 80108f6:	dbf0      	blt.n	80108da <_read+0x12>
	}

return len;
 80108f8:	687b      	ldr	r3, [r7, #4]
}
 80108fa:	4618      	mov	r0, r3
 80108fc:	3718      	adds	r7, #24
 80108fe:	46bd      	mov	sp, r7
 8010900:	bd80      	pop	{r7, pc}

08010902 <_close>:
=======
 8011cb8:	b580      	push	{r7, lr}
 8011cba:	b086      	sub	sp, #24
 8011cbc:	af00      	add	r7, sp, #0
 8011cbe:	60f8      	str	r0, [r7, #12]
 8011cc0:	60b9      	str	r1, [r7, #8]
 8011cc2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011cc4:	2300      	movs	r3, #0
 8011cc6:	617b      	str	r3, [r7, #20]
 8011cc8:	e00a      	b.n	8011ce0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8011cca:	f3af 8000 	nop.w
 8011cce:	4601      	mov	r1, r0
 8011cd0:	68bb      	ldr	r3, [r7, #8]
 8011cd2:	1c5a      	adds	r2, r3, #1
 8011cd4:	60ba      	str	r2, [r7, #8]
 8011cd6:	b2ca      	uxtb	r2, r1
 8011cd8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011cda:	697b      	ldr	r3, [r7, #20]
 8011cdc:	3301      	adds	r3, #1
 8011cde:	617b      	str	r3, [r7, #20]
 8011ce0:	697a      	ldr	r2, [r7, #20]
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	429a      	cmp	r2, r3
 8011ce6:	dbf0      	blt.n	8011cca <_read+0x12>
	}

return len;
 8011ce8:	687b      	ldr	r3, [r7, #4]
}
 8011cea:	4618      	mov	r0, r3
 8011cec:	3718      	adds	r7, #24
 8011cee:	46bd      	mov	sp, r7
 8011cf0:	bd80      	pop	{r7, pc}

08011cf2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8011cf2:	b580      	push	{r7, lr}
 8011cf4:	b086      	sub	sp, #24
 8011cf6:	af00      	add	r7, sp, #0
 8011cf8:	60f8      	str	r0, [r7, #12]
 8011cfa:	60b9      	str	r1, [r7, #8]
 8011cfc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011cfe:	2300      	movs	r3, #0
 8011d00:	617b      	str	r3, [r7, #20]
 8011d02:	e009      	b.n	8011d18 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8011d04:	68bb      	ldr	r3, [r7, #8]
 8011d06:	1c5a      	adds	r2, r3, #1
 8011d08:	60ba      	str	r2, [r7, #8]
 8011d0a:	781b      	ldrb	r3, [r3, #0]
 8011d0c:	4618      	mov	r0, r3
 8011d0e:	f7fe ff85 	bl	8010c1c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011d12:	697b      	ldr	r3, [r7, #20]
 8011d14:	3301      	adds	r3, #1
 8011d16:	617b      	str	r3, [r7, #20]
 8011d18:	697a      	ldr	r2, [r7, #20]
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	429a      	cmp	r2, r3
 8011d1e:	dbf1      	blt.n	8011d04 <_write+0x12>
>>>>>>> master
	}
	return len;
 8011d20:	687b      	ldr	r3, [r7, #4]
}
 8011d22:	4618      	mov	r0, r3
 8011d24:	3718      	adds	r7, #24
 8011d26:	46bd      	mov	sp, r7
 8011d28:	bd80      	pop	{r7, pc}

08011d2a <_close>:

int _close(int file)
{
<<<<<<< HEAD
 8010902:	b480      	push	{r7}
 8010904:	b083      	sub	sp, #12
 8010906:	af00      	add	r7, sp, #0
 8010908:	6078      	str	r0, [r7, #4]
	return -1;
 801090a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801090e:	4618      	mov	r0, r3
 8010910:	370c      	adds	r7, #12
 8010912:	46bd      	mov	sp, r7
 8010914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010918:	4770      	bx	lr

0801091a <_fstat>:
=======
 8011d2a:	b480      	push	{r7}
 8011d2c:	b083      	sub	sp, #12
 8011d2e:	af00      	add	r7, sp, #0
 8011d30:	6078      	str	r0, [r7, #4]
	return -1;
 8011d32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011d36:	4618      	mov	r0, r3
 8011d38:	370c      	adds	r7, #12
 8011d3a:	46bd      	mov	sp, r7
 8011d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d40:	4770      	bx	lr

08011d42 <_fstat>:
>>>>>>> master


int _fstat(int file, struct stat *st)
{
<<<<<<< HEAD
 801091a:	b480      	push	{r7}
 801091c:	b083      	sub	sp, #12
 801091e:	af00      	add	r7, sp, #0
 8010920:	6078      	str	r0, [r7, #4]
 8010922:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8010924:	683b      	ldr	r3, [r7, #0]
 8010926:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 801092a:	605a      	str	r2, [r3, #4]
	return 0;
 801092c:	2300      	movs	r3, #0
}
 801092e:	4618      	mov	r0, r3
 8010930:	370c      	adds	r7, #12
 8010932:	46bd      	mov	sp, r7
 8010934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010938:	4770      	bx	lr

0801093a <_isatty>:

int _isatty(int file)
{
 801093a:	b480      	push	{r7}
 801093c:	b083      	sub	sp, #12
 801093e:	af00      	add	r7, sp, #0
 8010940:	6078      	str	r0, [r7, #4]
	return 1;
 8010942:	2301      	movs	r3, #1
}
 8010944:	4618      	mov	r0, r3
 8010946:	370c      	adds	r7, #12
 8010948:	46bd      	mov	sp, r7
 801094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801094e:	4770      	bx	lr

08010950 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8010950:	b480      	push	{r7}
 8010952:	b085      	sub	sp, #20
 8010954:	af00      	add	r7, sp, #0
 8010956:	60f8      	str	r0, [r7, #12]
 8010958:	60b9      	str	r1, [r7, #8]
 801095a:	607a      	str	r2, [r7, #4]
	return 0;
 801095c:	2300      	movs	r3, #0
}
 801095e:	4618      	mov	r0, r3
 8010960:	3714      	adds	r7, #20
 8010962:	46bd      	mov	sp, r7
 8010964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010968:	4770      	bx	lr
	...

0801096c <_sbrk>:
=======
 8011d42:	b480      	push	{r7}
 8011d44:	b083      	sub	sp, #12
 8011d46:	af00      	add	r7, sp, #0
 8011d48:	6078      	str	r0, [r7, #4]
 8011d4a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8011d4c:	683b      	ldr	r3, [r7, #0]
 8011d4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8011d52:	605a      	str	r2, [r3, #4]
	return 0;
 8011d54:	2300      	movs	r3, #0
}
 8011d56:	4618      	mov	r0, r3
 8011d58:	370c      	adds	r7, #12
 8011d5a:	46bd      	mov	sp, r7
 8011d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d60:	4770      	bx	lr

08011d62 <_isatty>:

int _isatty(int file)
{
 8011d62:	b480      	push	{r7}
 8011d64:	b083      	sub	sp, #12
 8011d66:	af00      	add	r7, sp, #0
 8011d68:	6078      	str	r0, [r7, #4]
	return 1;
 8011d6a:	2301      	movs	r3, #1
}
 8011d6c:	4618      	mov	r0, r3
 8011d6e:	370c      	adds	r7, #12
 8011d70:	46bd      	mov	sp, r7
 8011d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d76:	4770      	bx	lr

08011d78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8011d78:	b480      	push	{r7}
 8011d7a:	b085      	sub	sp, #20
 8011d7c:	af00      	add	r7, sp, #0
 8011d7e:	60f8      	str	r0, [r7, #12]
 8011d80:	60b9      	str	r1, [r7, #8]
 8011d82:	607a      	str	r2, [r7, #4]
	return 0;
 8011d84:	2300      	movs	r3, #0
}
 8011d86:	4618      	mov	r0, r3
 8011d88:	3714      	adds	r7, #20
 8011d8a:	46bd      	mov	sp, r7
 8011d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d90:	4770      	bx	lr
	...

08011d94 <_sbrk>:
>>>>>>> master
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
<<<<<<< HEAD
 801096c:	b580      	push	{r7, lr}
 801096e:	b084      	sub	sp, #16
 8010970:	af00      	add	r7, sp, #0
 8010972:	6078      	str	r0, [r7, #4]
=======
 8011d94:	b580      	push	{r7, lr}
 8011d96:	b084      	sub	sp, #16
 8011d98:	af00      	add	r7, sp, #0
 8011d9a:	6078      	str	r0, [r7, #4]
>>>>>>> master
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
<<<<<<< HEAD
 8010974:	4b11      	ldr	r3, [pc, #68]	; (80109bc <_sbrk+0x50>)
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	2b00      	cmp	r3, #0
 801097a:	d102      	bne.n	8010982 <_sbrk+0x16>
		heap_end = &end;
 801097c:	4b0f      	ldr	r3, [pc, #60]	; (80109bc <_sbrk+0x50>)
 801097e:	4a10      	ldr	r2, [pc, #64]	; (80109c0 <_sbrk+0x54>)
 8010980:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8010982:	4b0e      	ldr	r3, [pc, #56]	; (80109bc <_sbrk+0x50>)
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8010988:	4b0c      	ldr	r3, [pc, #48]	; (80109bc <_sbrk+0x50>)
 801098a:	681a      	ldr	r2, [r3, #0]
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	4413      	add	r3, r2
 8010990:	466a      	mov	r2, sp
 8010992:	4293      	cmp	r3, r2
 8010994:	d907      	bls.n	80109a6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8010996:	f000 faaf 	bl	8010ef8 <__errno>
 801099a:	4602      	mov	r2, r0
 801099c:	230c      	movs	r3, #12
 801099e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80109a0:	f04f 33ff 	mov.w	r3, #4294967295
 80109a4:	e006      	b.n	80109b4 <_sbrk+0x48>
	}

	heap_end += incr;
 80109a6:	4b05      	ldr	r3, [pc, #20]	; (80109bc <_sbrk+0x50>)
 80109a8:	681a      	ldr	r2, [r3, #0]
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	4413      	add	r3, r2
 80109ae:	4a03      	ldr	r2, [pc, #12]	; (80109bc <_sbrk+0x50>)
 80109b0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80109b2:	68fb      	ldr	r3, [r7, #12]
}
 80109b4:	4618      	mov	r0, r3
 80109b6:	3710      	adds	r7, #16
 80109b8:	46bd      	mov	sp, r7
 80109ba:	bd80      	pop	{r7, pc}
 80109bc:	200041e8 	.word	0x200041e8
 80109c0:	200045e0 	.word	0x200045e0

080109c4 <SystemInit>:
=======
 8011d9c:	4b11      	ldr	r3, [pc, #68]	; (8011de4 <_sbrk+0x50>)
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d102      	bne.n	8011daa <_sbrk+0x16>
		heap_end = &end;
 8011da4:	4b0f      	ldr	r3, [pc, #60]	; (8011de4 <_sbrk+0x50>)
 8011da6:	4a10      	ldr	r2, [pc, #64]	; (8011de8 <_sbrk+0x54>)
 8011da8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8011daa:	4b0e      	ldr	r3, [pc, #56]	; (8011de4 <_sbrk+0x50>)
 8011dac:	681b      	ldr	r3, [r3, #0]
 8011dae:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8011db0:	4b0c      	ldr	r3, [pc, #48]	; (8011de4 <_sbrk+0x50>)
 8011db2:	681a      	ldr	r2, [r3, #0]
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	4413      	add	r3, r2
 8011db8:	466a      	mov	r2, sp
 8011dba:	4293      	cmp	r3, r2
 8011dbc:	d907      	bls.n	8011dce <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8011dbe:	f000 fa49 	bl	8012254 <__errno>
 8011dc2:	4602      	mov	r2, r0
 8011dc4:	230c      	movs	r3, #12
 8011dc6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8011dc8:	f04f 33ff 	mov.w	r3, #4294967295
 8011dcc:	e006      	b.n	8011ddc <_sbrk+0x48>
	}

	heap_end += incr;
 8011dce:	4b05      	ldr	r3, [pc, #20]	; (8011de4 <_sbrk+0x50>)
 8011dd0:	681a      	ldr	r2, [r3, #0]
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	4413      	add	r3, r2
 8011dd6:	4a03      	ldr	r2, [pc, #12]	; (8011de4 <_sbrk+0x50>)
 8011dd8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8011dda:	68fb      	ldr	r3, [r7, #12]
}
 8011ddc:	4618      	mov	r0, r3
 8011dde:	3710      	adds	r7, #16
 8011de0:	46bd      	mov	sp, r7
 8011de2:	bd80      	pop	{r7, pc}
 8011de4:	200042a4 	.word	0x200042a4
 8011de8:	20004888 	.word	0x20004888

08011dec <SystemInit>:
>>>>>>> master
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
<<<<<<< HEAD
 80109c4:	b480      	push	{r7}
 80109c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80109c8:	4b16      	ldr	r3, [pc, #88]	; (8010a24 <SystemInit+0x60>)
 80109ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80109ce:	4a15      	ldr	r2, [pc, #84]	; (8010a24 <SystemInit+0x60>)
 80109d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80109d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
=======
 8011dec:	b480      	push	{r7}
 8011dee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8011df0:	4b16      	ldr	r3, [pc, #88]	; (8011e4c <SystemInit+0x60>)
 8011df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011df6:	4a15      	ldr	r2, [pc, #84]	; (8011e4c <SystemInit+0x60>)
 8011df8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011dfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
>>>>>>> master
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
<<<<<<< HEAD
 80109d8:	4b13      	ldr	r3, [pc, #76]	; (8010a28 <SystemInit+0x64>)
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	4a12      	ldr	r2, [pc, #72]	; (8010a28 <SystemInit+0x64>)
 80109de:	f043 0301 	orr.w	r3, r3, #1
 80109e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80109e4:	4b10      	ldr	r3, [pc, #64]	; (8010a28 <SystemInit+0x64>)
 80109e6:	2200      	movs	r2, #0
 80109e8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80109ea:	4b0f      	ldr	r3, [pc, #60]	; (8010a28 <SystemInit+0x64>)
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	4a0e      	ldr	r2, [pc, #56]	; (8010a28 <SystemInit+0x64>)
 80109f0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80109f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80109f8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80109fa:	4b0b      	ldr	r3, [pc, #44]	; (8010a28 <SystemInit+0x64>)
 80109fc:	4a0b      	ldr	r2, [pc, #44]	; (8010a2c <SystemInit+0x68>)
 80109fe:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8010a00:	4b09      	ldr	r3, [pc, #36]	; (8010a28 <SystemInit+0x64>)
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	4a08      	ldr	r2, [pc, #32]	; (8010a28 <SystemInit+0x64>)
 8010a06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010a0a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8010a0c:	4b06      	ldr	r3, [pc, #24]	; (8010a28 <SystemInit+0x64>)
 8010a0e:	2200      	movs	r2, #0
 8010a10:	60da      	str	r2, [r3, #12]
=======
 8011e00:	4b13      	ldr	r3, [pc, #76]	; (8011e50 <SystemInit+0x64>)
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	4a12      	ldr	r2, [pc, #72]	; (8011e50 <SystemInit+0x64>)
 8011e06:	f043 0301 	orr.w	r3, r3, #1
 8011e0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8011e0c:	4b10      	ldr	r3, [pc, #64]	; (8011e50 <SystemInit+0x64>)
 8011e0e:	2200      	movs	r2, #0
 8011e10:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8011e12:	4b0f      	ldr	r3, [pc, #60]	; (8011e50 <SystemInit+0x64>)
 8011e14:	681b      	ldr	r3, [r3, #0]
 8011e16:	4a0e      	ldr	r2, [pc, #56]	; (8011e50 <SystemInit+0x64>)
 8011e18:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8011e1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011e20:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8011e22:	4b0b      	ldr	r3, [pc, #44]	; (8011e50 <SystemInit+0x64>)
 8011e24:	4a0b      	ldr	r2, [pc, #44]	; (8011e54 <SystemInit+0x68>)
 8011e26:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8011e28:	4b09      	ldr	r3, [pc, #36]	; (8011e50 <SystemInit+0x64>)
 8011e2a:	681b      	ldr	r3, [r3, #0]
 8011e2c:	4a08      	ldr	r2, [pc, #32]	; (8011e50 <SystemInit+0x64>)
 8011e2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011e32:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8011e34:	4b06      	ldr	r3, [pc, #24]	; (8011e50 <SystemInit+0x64>)
 8011e36:	2200      	movs	r2, #0
 8011e38:	60da      	str	r2, [r3, #12]
>>>>>>> master

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
<<<<<<< HEAD
 8010a12:	4b04      	ldr	r3, [pc, #16]	; (8010a24 <SystemInit+0x60>)
 8010a14:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8010a18:	609a      	str	r2, [r3, #8]
#endif
}
 8010a1a:	bf00      	nop
 8010a1c:	46bd      	mov	sp, r7
 8010a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a22:	4770      	bx	lr
 8010a24:	e000ed00 	.word	0xe000ed00
 8010a28:	40023800 	.word	0x40023800
 8010a2c:	24003010 	.word	0x24003010

08010a30 <MX_TIM8_Init>:
=======
 8011e3a:	4b04      	ldr	r3, [pc, #16]	; (8011e4c <SystemInit+0x60>)
 8011e3c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8011e40:	609a      	str	r2, [r3, #8]
#endif
}
 8011e42:	bf00      	nop
 8011e44:	46bd      	mov	sp, r7
 8011e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e4a:	4770      	bx	lr
 8011e4c:	e000ed00 	.word	0xe000ed00
 8011e50:	40023800 	.word	0x40023800
 8011e54:	24003010 	.word	0x24003010

08011e58 <MX_TIM8_Init>:
>>>>>>> master

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
<<<<<<< HEAD
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b096      	sub	sp, #88	; 0x58
 8010a34:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8010a36:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8010a3a:	2200      	movs	r2, #0
 8010a3c:	601a      	str	r2, [r3, #0]
 8010a3e:	605a      	str	r2, [r3, #4]
 8010a40:	609a      	str	r2, [r3, #8]
 8010a42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8010a44:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8010a48:	2200      	movs	r2, #0
 8010a4a:	601a      	str	r2, [r3, #0]
 8010a4c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8010a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010a52:	2200      	movs	r2, #0
 8010a54:	601a      	str	r2, [r3, #0]
 8010a56:	605a      	str	r2, [r3, #4]
 8010a58:	609a      	str	r2, [r3, #8]
 8010a5a:	60da      	str	r2, [r3, #12]
 8010a5c:	611a      	str	r2, [r3, #16]
 8010a5e:	615a      	str	r2, [r3, #20]
 8010a60:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8010a62:	1d3b      	adds	r3, r7, #4
 8010a64:	2220      	movs	r2, #32
 8010a66:	2100      	movs	r1, #0
 8010a68:	4618      	mov	r0, r3
 8010a6a:	f000 fa7a 	bl	8010f62 <memset>

  htim8.Instance = TIM8;
 8010a6e:	4b4a      	ldr	r3, [pc, #296]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010a70:	4a4a      	ldr	r2, [pc, #296]	; (8010b9c <MX_TIM8_Init+0x16c>)
 8010a72:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8010a74:	4b48      	ldr	r3, [pc, #288]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010a76:	2200      	movs	r2, #0
 8010a78:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8010a7a:	4b47      	ldr	r3, [pc, #284]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010a7c:	2220      	movs	r2, #32
 8010a7e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 8000;
 8010a80:	4b45      	ldr	r3, [pc, #276]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010a82:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8010a86:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8010a88:	4b43      	ldr	r3, [pc, #268]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010a8a:	2200      	movs	r2, #0
 8010a8c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8010a8e:	4b42      	ldr	r3, [pc, #264]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010a90:	2200      	movs	r2, #0
 8010a92:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8010a94:	4b40      	ldr	r3, [pc, #256]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010a96:	2280      	movs	r2, #128	; 0x80
 8010a98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8010a9a:	483f      	ldr	r0, [pc, #252]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010a9c:	f7fb fca8 	bl	800c3f0 <HAL_TIM_Base_Init>
 8010aa0:	4603      	mov	r3, r0
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d001      	beq.n	8010aaa <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8010aa6:	f7fe fe5b 	bl	800f760 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8010aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010aae:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8010ab0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8010ab4:	4619      	mov	r1, r3
 8010ab6:	4838      	ldr	r0, [pc, #224]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010ab8:	f7fb ff4c 	bl	800c954 <HAL_TIM_ConfigClockSource>
 8010abc:	4603      	mov	r3, r0
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d001      	beq.n	8010ac6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8010ac2:	f7fe fe4d 	bl	800f760 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8010ac6:	4834      	ldr	r0, [pc, #208]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010ac8:	f7fb fcbd 	bl	800c446 <HAL_TIM_PWM_Init>
 8010acc:	4603      	mov	r3, r0
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d001      	beq.n	8010ad6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8010ad2:	f7fe fe45 	bl	800f760 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8010ad6:	2320      	movs	r3, #32
 8010ad8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010ada:	2300      	movs	r3, #0
 8010adc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8010ade:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8010ae2:	4619      	mov	r1, r3
 8010ae4:	482c      	ldr	r0, [pc, #176]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010ae6:	f7fc fb79 	bl	800d1dc <HAL_TIMEx_MasterConfigSynchronization>
 8010aea:	4603      	mov	r3, r0
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d001      	beq.n	8010af4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8010af0:	f7fe fe36 	bl	800f760 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8010af4:	2360      	movs	r3, #96	; 0x60
 8010af6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 4000;
 8010af8:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8010afc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8010afe:	2300      	movs	r3, #0
 8010b00:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8010b02:	2300      	movs	r3, #0
 8010b04:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8010b06:	2300      	movs	r3, #0
 8010b08:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8010b0e:	2300      	movs	r3, #0
 8010b10:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8010b12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010b16:	2200      	movs	r2, #0
 8010b18:	4619      	mov	r1, r3
 8010b1a:	481f      	ldr	r0, [pc, #124]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010b1c:	f7fb fe54 	bl	800c7c8 <HAL_TIM_PWM_ConfigChannel>
 8010b20:	4603      	mov	r3, r0
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d001      	beq.n	8010b2a <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8010b26:	f7fe fe1b 	bl	800f760 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8010b2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010b2e:	2204      	movs	r2, #4
 8010b30:	4619      	mov	r1, r3
 8010b32:	4819      	ldr	r0, [pc, #100]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010b34:	f7fb fe48 	bl	800c7c8 <HAL_TIM_PWM_ConfigChannel>
 8010b38:	4603      	mov	r3, r0
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d001      	beq.n	8010b42 <MX_TIM8_Init+0x112>
  {
    Error_Handler();
 8010b3e:	f7fe fe0f 	bl	800f760 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8010b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010b46:	2208      	movs	r2, #8
 8010b48:	4619      	mov	r1, r3
 8010b4a:	4813      	ldr	r0, [pc, #76]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010b4c:	f7fb fe3c 	bl	800c7c8 <HAL_TIM_PWM_ConfigChannel>
 8010b50:	4603      	mov	r3, r0
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d001      	beq.n	8010b5a <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8010b56:	f7fe fe03 	bl	800f760 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8010b5e:	2300      	movs	r3, #0
 8010b60:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8010b62:	2300      	movs	r3, #0
 8010b64:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 40;
 8010b66:	2328      	movs	r3, #40	; 0x28
 8010b68:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8010b6e:	2300      	movs	r3, #0
 8010b70:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8010b72:	2300      	movs	r3, #0
 8010b74:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8010b76:	1d3b      	adds	r3, r7, #4
 8010b78:	4619      	mov	r1, r3
 8010b7a:	4807      	ldr	r0, [pc, #28]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010b7c:	f7fc fb73 	bl	800d266 <HAL_TIMEx_ConfigBreakDeadTime>
 8010b80:	4603      	mov	r3, r0
 8010b82:	2b00      	cmp	r3, #0
 8010b84:	d001      	beq.n	8010b8a <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 8010b86:	f7fe fdeb 	bl	800f760 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8010b8a:	4803      	ldr	r0, [pc, #12]	; (8010b98 <MX_TIM8_Init+0x168>)
 8010b8c:	f000 f830 	bl	8010bf0 <HAL_TIM_MspPostInit>

}
 8010b90:	bf00      	nop
 8010b92:	3758      	adds	r7, #88	; 0x58
 8010b94:	46bd      	mov	sp, r7
 8010b96:	bd80      	pop	{r7, pc}
 8010b98:	2000455c 	.word	0x2000455c
 8010b9c:	40010400 	.word	0x40010400

08010ba0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8010ba0:	b580      	push	{r7, lr}
 8010ba2:	b084      	sub	sp, #16
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	681b      	ldr	r3, [r3, #0]
 8010bac:	4a0e      	ldr	r2, [pc, #56]	; (8010be8 <HAL_TIM_Base_MspInit+0x48>)
 8010bae:	4293      	cmp	r3, r2
 8010bb0:	d115      	bne.n	8010bde <HAL_TIM_Base_MspInit+0x3e>
=======
 8011e58:	b580      	push	{r7, lr}
 8011e5a:	b096      	sub	sp, #88	; 0x58
 8011e5c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8011e5e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8011e62:	2200      	movs	r2, #0
 8011e64:	601a      	str	r2, [r3, #0]
 8011e66:	605a      	str	r2, [r3, #4]
 8011e68:	609a      	str	r2, [r3, #8]
 8011e6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8011e6c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011e70:	2200      	movs	r2, #0
 8011e72:	601a      	str	r2, [r3, #0]
 8011e74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8011e76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011e7a:	2200      	movs	r2, #0
 8011e7c:	601a      	str	r2, [r3, #0]
 8011e7e:	605a      	str	r2, [r3, #4]
 8011e80:	609a      	str	r2, [r3, #8]
 8011e82:	60da      	str	r2, [r3, #12]
 8011e84:	611a      	str	r2, [r3, #16]
 8011e86:	615a      	str	r2, [r3, #20]
 8011e88:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8011e8a:	1d3b      	adds	r3, r7, #4
 8011e8c:	2220      	movs	r2, #32
 8011e8e:	2100      	movs	r1, #0
 8011e90:	4618      	mov	r0, r3
 8011e92:	f000 fa14 	bl	80122be <memset>

  htim8.Instance = TIM8;
 8011e96:	4b4a      	ldr	r3, [pc, #296]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011e98:	4a4a      	ldr	r2, [pc, #296]	; (8011fc4 <MX_TIM8_Init+0x16c>)
 8011e9a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8011e9c:	4b48      	ldr	r3, [pc, #288]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011e9e:	2200      	movs	r2, #0
 8011ea0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8011ea2:	4b47      	ldr	r3, [pc, #284]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011ea4:	2220      	movs	r2, #32
 8011ea6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 8000;
 8011ea8:	4b45      	ldr	r3, [pc, #276]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011eaa:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8011eae:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8011eb0:	4b43      	ldr	r3, [pc, #268]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011eb2:	2200      	movs	r2, #0
 8011eb4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8011eb6:	4b42      	ldr	r3, [pc, #264]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011eb8:	2200      	movs	r2, #0
 8011eba:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011ebc:	4b40      	ldr	r3, [pc, #256]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011ebe:	2200      	movs	r2, #0
 8011ec0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8011ec2:	483f      	ldr	r0, [pc, #252]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011ec4:	f7fa fd84 	bl	800c9d0 <HAL_TIM_Base_Init>
 8011ec8:	4603      	mov	r3, r0
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	d001      	beq.n	8011ed2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8011ece:	f7ff f8f7 	bl	80110c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8011ed2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011ed6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8011ed8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8011edc:	4619      	mov	r1, r3
 8011ede:	4838      	ldr	r0, [pc, #224]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011ee0:	f7fb f8e9 	bl	800d0b6 <HAL_TIM_ConfigClockSource>
 8011ee4:	4603      	mov	r3, r0
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d001      	beq.n	8011eee <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8011eea:	f7ff f8e9 	bl	80110c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8011eee:	4834      	ldr	r0, [pc, #208]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011ef0:	f7fa fd99 	bl	800ca26 <HAL_TIM_PWM_Init>
 8011ef4:	4603      	mov	r3, r0
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d001      	beq.n	8011efe <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8011efa:	f7ff f8e1 	bl	80110c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8011efe:	2320      	movs	r3, #32
 8011f00:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011f02:	2300      	movs	r3, #0
 8011f04:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8011f06:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011f0a:	4619      	mov	r1, r3
 8011f0c:	482c      	ldr	r0, [pc, #176]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011f0e:	f7fb fd8b 	bl	800da28 <HAL_TIMEx_MasterConfigSynchronization>
 8011f12:	4603      	mov	r3, r0
 8011f14:	2b00      	cmp	r3, #0
 8011f16:	d001      	beq.n	8011f1c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8011f18:	f7ff f8d2 	bl	80110c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8011f1c:	2360      	movs	r3, #96	; 0x60
 8011f1e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 4000;
 8011f20:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8011f24:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8011f26:	2300      	movs	r3, #0
 8011f28:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8011f2a:	2300      	movs	r3, #0
 8011f2c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8011f2e:	2300      	movs	r3, #0
 8011f30:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8011f32:	2300      	movs	r3, #0
 8011f34:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8011f36:	2300      	movs	r3, #0
 8011f38:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8011f3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011f3e:	2200      	movs	r2, #0
 8011f40:	4619      	mov	r1, r3
 8011f42:	481f      	ldr	r0, [pc, #124]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011f44:	f7fa ffca 	bl	800cedc <HAL_TIM_PWM_ConfigChannel>
 8011f48:	4603      	mov	r3, r0
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d001      	beq.n	8011f52 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8011f4e:	f7ff f8b7 	bl	80110c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8011f52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011f56:	2204      	movs	r2, #4
 8011f58:	4619      	mov	r1, r3
 8011f5a:	4819      	ldr	r0, [pc, #100]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011f5c:	f7fa ffbe 	bl	800cedc <HAL_TIM_PWM_ConfigChannel>
 8011f60:	4603      	mov	r3, r0
 8011f62:	2b00      	cmp	r3, #0
 8011f64:	d001      	beq.n	8011f6a <MX_TIM8_Init+0x112>
  {
    Error_Handler();
 8011f66:	f7ff f8ab 	bl	80110c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8011f6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011f6e:	2208      	movs	r2, #8
 8011f70:	4619      	mov	r1, r3
 8011f72:	4813      	ldr	r0, [pc, #76]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011f74:	f7fa ffb2 	bl	800cedc <HAL_TIM_PWM_ConfigChannel>
 8011f78:	4603      	mov	r3, r0
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d001      	beq.n	8011f82 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8011f7e:	f7ff f89f 	bl	80110c0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8011f82:	2300      	movs	r3, #0
 8011f84:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8011f86:	2300      	movs	r3, #0
 8011f88:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8011f8a:	2300      	movs	r3, #0
 8011f8c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8011f8e:	2300      	movs	r3, #0
 8011f90:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8011f92:	2300      	movs	r3, #0
 8011f94:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8011f96:	2300      	movs	r3, #0
 8011f98:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8011f9a:	2300      	movs	r3, #0
 8011f9c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8011f9e:	1d3b      	adds	r3, r7, #4
 8011fa0:	4619      	mov	r1, r3
 8011fa2:	4807      	ldr	r0, [pc, #28]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011fa4:	f7fb fd85 	bl	800dab2 <HAL_TIMEx_ConfigBreakDeadTime>
 8011fa8:	4603      	mov	r3, r0
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	d001      	beq.n	8011fb2 <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 8011fae:	f7ff f887 	bl	80110c0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8011fb2:	4803      	ldr	r0, [pc, #12]	; (8011fc0 <MX_TIM8_Init+0x168>)
 8011fb4:	f000 f830 	bl	8012018 <HAL_TIM_MspPostInit>

}
 8011fb8:	bf00      	nop
 8011fba:	3758      	adds	r7, #88	; 0x58
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	bd80      	pop	{r7, pc}
 8011fc0:	20004804 	.word	0x20004804
 8011fc4:	40010400 	.word	0x40010400

08011fc8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8011fc8:	b580      	push	{r7, lr}
 8011fca:	b084      	sub	sp, #16
 8011fcc:	af00      	add	r7, sp, #0
 8011fce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	4a0e      	ldr	r2, [pc, #56]	; (8012010 <HAL_TIM_Base_MspInit+0x48>)
 8011fd6:	4293      	cmp	r3, r2
 8011fd8:	d115      	bne.n	8012006 <HAL_TIM_Base_MspInit+0x3e>
>>>>>>> master
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
<<<<<<< HEAD
 8010bb2:	2300      	movs	r3, #0
 8010bb4:	60fb      	str	r3, [r7, #12]
 8010bb6:	4b0d      	ldr	r3, [pc, #52]	; (8010bec <HAL_TIM_Base_MspInit+0x4c>)
 8010bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010bba:	4a0c      	ldr	r2, [pc, #48]	; (8010bec <HAL_TIM_Base_MspInit+0x4c>)
 8010bbc:	f043 0302 	orr.w	r3, r3, #2
 8010bc0:	6453      	str	r3, [r2, #68]	; 0x44
 8010bc2:	4b0a      	ldr	r3, [pc, #40]	; (8010bec <HAL_TIM_Base_MspInit+0x4c>)
 8010bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010bc6:	f003 0302 	and.w	r3, r3, #2
 8010bca:	60fb      	str	r3, [r7, #12]
 8010bcc:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8010bce:	2200      	movs	r2, #0
 8010bd0:	2100      	movs	r1, #0
 8010bd2:	202c      	movs	r0, #44	; 0x2c
 8010bd4:	f7f9 fa5f 	bl	800a096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8010bd8:	202c      	movs	r0, #44	; 0x2c
 8010bda:	f7f9 fa78 	bl	800a0ce <HAL_NVIC_EnableIRQ>
=======
 8011fda:	2300      	movs	r3, #0
 8011fdc:	60fb      	str	r3, [r7, #12]
 8011fde:	4b0d      	ldr	r3, [pc, #52]	; (8012014 <HAL_TIM_Base_MspInit+0x4c>)
 8011fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011fe2:	4a0c      	ldr	r2, [pc, #48]	; (8012014 <HAL_TIM_Base_MspInit+0x4c>)
 8011fe4:	f043 0302 	orr.w	r3, r3, #2
 8011fe8:	6453      	str	r3, [r2, #68]	; 0x44
 8011fea:	4b0a      	ldr	r3, [pc, #40]	; (8012014 <HAL_TIM_Base_MspInit+0x4c>)
 8011fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011fee:	f003 0302 	and.w	r3, r3, #2
 8011ff2:	60fb      	str	r3, [r7, #12]
 8011ff4:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8011ff6:	2200      	movs	r2, #0
 8011ff8:	2100      	movs	r1, #0
 8011ffa:	202c      	movs	r0, #44	; 0x2c
 8011ffc:	f7f8 f9b3 	bl	800a366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8012000:	202c      	movs	r0, #44	; 0x2c
 8012002:	f7f8 f9cc 	bl	800a39e <HAL_NVIC_EnableIRQ>
>>>>>>> master
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
<<<<<<< HEAD
 8010bde:	bf00      	nop
 8010be0:	3710      	adds	r7, #16
 8010be2:	46bd      	mov	sp, r7
 8010be4:	bd80      	pop	{r7, pc}
 8010be6:	bf00      	nop
 8010be8:	40010400 	.word	0x40010400
 8010bec:	40023800 	.word	0x40023800

08010bf0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8010bf0:	b580      	push	{r7, lr}
 8010bf2:	b08a      	sub	sp, #40	; 0x28
 8010bf4:	af00      	add	r7, sp, #0
 8010bf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010bf8:	f107 0314 	add.w	r3, r7, #20
 8010bfc:	2200      	movs	r2, #0
 8010bfe:	601a      	str	r2, [r3, #0]
 8010c00:	605a      	str	r2, [r3, #4]
 8010c02:	609a      	str	r2, [r3, #8]
 8010c04:	60da      	str	r2, [r3, #12]
 8010c06:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	4a30      	ldr	r2, [pc, #192]	; (8010cd0 <HAL_TIM_MspPostInit+0xe0>)
 8010c0e:	4293      	cmp	r3, r2
 8010c10:	d15a      	bne.n	8010cc8 <HAL_TIM_MspPostInit+0xd8>
=======
 8012006:	bf00      	nop
 8012008:	3710      	adds	r7, #16
 801200a:	46bd      	mov	sp, r7
 801200c:	bd80      	pop	{r7, pc}
 801200e:	bf00      	nop
 8012010:	40010400 	.word	0x40010400
 8012014:	40023800 	.word	0x40023800

08012018 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8012018:	b580      	push	{r7, lr}
 801201a:	b08a      	sub	sp, #40	; 0x28
 801201c:	af00      	add	r7, sp, #0
 801201e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012020:	f107 0314 	add.w	r3, r7, #20
 8012024:	2200      	movs	r2, #0
 8012026:	601a      	str	r2, [r3, #0]
 8012028:	605a      	str	r2, [r3, #4]
 801202a:	609a      	str	r2, [r3, #8]
 801202c:	60da      	str	r2, [r3, #12]
 801202e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	681b      	ldr	r3, [r3, #0]
 8012034:	4a30      	ldr	r2, [pc, #192]	; (80120f8 <HAL_TIM_MspPostInit+0xe0>)
 8012036:	4293      	cmp	r3, r2
 8012038:	d15a      	bne.n	80120f0 <HAL_TIM_MspPostInit+0xd8>
>>>>>>> master
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
<<<<<<< HEAD
 8010c12:	2300      	movs	r3, #0
 8010c14:	613b      	str	r3, [r7, #16]
 8010c16:	4b2f      	ldr	r3, [pc, #188]	; (8010cd4 <HAL_TIM_MspPostInit+0xe4>)
 8010c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c1a:	4a2e      	ldr	r2, [pc, #184]	; (8010cd4 <HAL_TIM_MspPostInit+0xe4>)
 8010c1c:	f043 0301 	orr.w	r3, r3, #1
 8010c20:	6313      	str	r3, [r2, #48]	; 0x30
 8010c22:	4b2c      	ldr	r3, [pc, #176]	; (8010cd4 <HAL_TIM_MspPostInit+0xe4>)
 8010c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c26:	f003 0301 	and.w	r3, r3, #1
 8010c2a:	613b      	str	r3, [r7, #16]
 8010c2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010c2e:	2300      	movs	r3, #0
 8010c30:	60fb      	str	r3, [r7, #12]
 8010c32:	4b28      	ldr	r3, [pc, #160]	; (8010cd4 <HAL_TIM_MspPostInit+0xe4>)
 8010c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c36:	4a27      	ldr	r2, [pc, #156]	; (8010cd4 <HAL_TIM_MspPostInit+0xe4>)
 8010c38:	f043 0302 	orr.w	r3, r3, #2
 8010c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8010c3e:	4b25      	ldr	r3, [pc, #148]	; (8010cd4 <HAL_TIM_MspPostInit+0xe4>)
 8010c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c42:	f003 0302 	and.w	r3, r3, #2
 8010c46:	60fb      	str	r3, [r7, #12]
 8010c48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8010c4a:	2300      	movs	r3, #0
 8010c4c:	60bb      	str	r3, [r7, #8]
 8010c4e:	4b21      	ldr	r3, [pc, #132]	; (8010cd4 <HAL_TIM_MspPostInit+0xe4>)
 8010c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c52:	4a20      	ldr	r2, [pc, #128]	; (8010cd4 <HAL_TIM_MspPostInit+0xe4>)
 8010c54:	f043 0304 	orr.w	r3, r3, #4
 8010c58:	6313      	str	r3, [r2, #48]	; 0x30
 8010c5a:	4b1e      	ldr	r3, [pc, #120]	; (8010cd4 <HAL_TIM_MspPostInit+0xe4>)
 8010c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010c5e:	f003 0304 	and.w	r3, r3, #4
 8010c62:	60bb      	str	r3, [r7, #8]
 8010c64:	68bb      	ldr	r3, [r7, #8]
=======
 801203a:	2300      	movs	r3, #0
 801203c:	613b      	str	r3, [r7, #16]
 801203e:	4b2f      	ldr	r3, [pc, #188]	; (80120fc <HAL_TIM_MspPostInit+0xe4>)
 8012040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012042:	4a2e      	ldr	r2, [pc, #184]	; (80120fc <HAL_TIM_MspPostInit+0xe4>)
 8012044:	f043 0301 	orr.w	r3, r3, #1
 8012048:	6313      	str	r3, [r2, #48]	; 0x30
 801204a:	4b2c      	ldr	r3, [pc, #176]	; (80120fc <HAL_TIM_MspPostInit+0xe4>)
 801204c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801204e:	f003 0301 	and.w	r3, r3, #1
 8012052:	613b      	str	r3, [r7, #16]
 8012054:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8012056:	2300      	movs	r3, #0
 8012058:	60fb      	str	r3, [r7, #12]
 801205a:	4b28      	ldr	r3, [pc, #160]	; (80120fc <HAL_TIM_MspPostInit+0xe4>)
 801205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801205e:	4a27      	ldr	r2, [pc, #156]	; (80120fc <HAL_TIM_MspPostInit+0xe4>)
 8012060:	f043 0302 	orr.w	r3, r3, #2
 8012064:	6313      	str	r3, [r2, #48]	; 0x30
 8012066:	4b25      	ldr	r3, [pc, #148]	; (80120fc <HAL_TIM_MspPostInit+0xe4>)
 8012068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801206a:	f003 0302 	and.w	r3, r3, #2
 801206e:	60fb      	str	r3, [r7, #12]
 8012070:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012072:	2300      	movs	r3, #0
 8012074:	60bb      	str	r3, [r7, #8]
 8012076:	4b21      	ldr	r3, [pc, #132]	; (80120fc <HAL_TIM_MspPostInit+0xe4>)
 8012078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801207a:	4a20      	ldr	r2, [pc, #128]	; (80120fc <HAL_TIM_MspPostInit+0xe4>)
 801207c:	f043 0304 	orr.w	r3, r3, #4
 8012080:	6313      	str	r3, [r2, #48]	; 0x30
 8012082:	4b1e      	ldr	r3, [pc, #120]	; (80120fc <HAL_TIM_MspPostInit+0xe4>)
 8012084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012086:	f003 0304 	and.w	r3, r3, #4
 801208a:	60bb      	str	r3, [r7, #8]
 801208c:	68bb      	ldr	r3, [r7, #8]
>>>>>>> master
    PB1     ------> TIM8_CH3N
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
<<<<<<< HEAD
 8010c66:	2380      	movs	r3, #128	; 0x80
 8010c68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010c6a:	2302      	movs	r3, #2
 8010c6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c6e:	2300      	movs	r3, #0
 8010c70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010c72:	2300      	movs	r3, #0
 8010c74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8010c76:	2303      	movs	r3, #3
 8010c78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010c7a:	f107 0314 	add.w	r3, r7, #20
 8010c7e:	4619      	mov	r1, r3
 8010c80:	4815      	ldr	r0, [pc, #84]	; (8010cd8 <HAL_TIM_MspPostInit+0xe8>)
 8010c82:	f7fa f8bb 	bl	800adfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8010c86:	2303      	movs	r3, #3
 8010c88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010c8a:	2302      	movs	r3, #2
 8010c8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c8e:	2300      	movs	r3, #0
 8010c90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010c92:	2300      	movs	r3, #0
 8010c94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8010c96:	2303      	movs	r3, #3
 8010c98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010c9a:	f107 0314 	add.w	r3, r7, #20
 8010c9e:	4619      	mov	r1, r3
 8010ca0:	480e      	ldr	r0, [pc, #56]	; (8010cdc <HAL_TIM_MspPostInit+0xec>)
 8010ca2:	f7fa f8ab 	bl	800adfc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8010ca6:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8010caa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010cac:	2302      	movs	r3, #2
 8010cae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010cb0:	2300      	movs	r3, #0
 8010cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010cb4:	2300      	movs	r3, #0
 8010cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8010cb8:	2303      	movs	r3, #3
 8010cba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010cbc:	f107 0314 	add.w	r3, r7, #20
 8010cc0:	4619      	mov	r1, r3
 8010cc2:	4807      	ldr	r0, [pc, #28]	; (8010ce0 <HAL_TIM_MspPostInit+0xf0>)
 8010cc4:	f7fa f89a 	bl	800adfc <HAL_GPIO_Init>
=======
 801208e:	2380      	movs	r3, #128	; 0x80
 8012090:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012092:	2302      	movs	r3, #2
 8012094:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012096:	2300      	movs	r3, #0
 8012098:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801209a:	2300      	movs	r3, #0
 801209c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 801209e:	2303      	movs	r3, #3
 80120a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80120a2:	f107 0314 	add.w	r3, r7, #20
 80120a6:	4619      	mov	r1, r3
 80120a8:	4815      	ldr	r0, [pc, #84]	; (8012100 <HAL_TIM_MspPostInit+0xe8>)
 80120aa:	f7f9 f80f 	bl	800b0cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80120ae:	2303      	movs	r3, #3
 80120b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80120b2:	2302      	movs	r3, #2
 80120b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80120b6:	2300      	movs	r3, #0
 80120b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80120ba:	2300      	movs	r3, #0
 80120bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80120be:	2303      	movs	r3, #3
 80120c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80120c2:	f107 0314 	add.w	r3, r7, #20
 80120c6:	4619      	mov	r1, r3
 80120c8:	480e      	ldr	r0, [pc, #56]	; (8012104 <HAL_TIM_MspPostInit+0xec>)
 80120ca:	f7f8 ffff 	bl	800b0cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80120ce:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80120d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80120d4:	2302      	movs	r3, #2
 80120d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80120d8:	2300      	movs	r3, #0
 80120da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80120dc:	2300      	movs	r3, #0
 80120de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80120e0:	2303      	movs	r3, #3
 80120e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80120e4:	f107 0314 	add.w	r3, r7, #20
 80120e8:	4619      	mov	r1, r3
 80120ea:	4807      	ldr	r0, [pc, #28]	; (8012108 <HAL_TIM_MspPostInit+0xf0>)
 80120ec:	f7f8 ffee 	bl	800b0cc <HAL_GPIO_Init>
>>>>>>> master
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
<<<<<<< HEAD
 8010cc8:	bf00      	nop
 8010cca:	3728      	adds	r7, #40	; 0x28
 8010ccc:	46bd      	mov	sp, r7
 8010cce:	bd80      	pop	{r7, pc}
 8010cd0:	40010400 	.word	0x40010400
 8010cd4:	40023800 	.word	0x40023800
 8010cd8:	40020000 	.word	0x40020000
 8010cdc:	40020400 	.word	0x40020400
 8010ce0:	40020800 	.word	0x40020800

08010ce4 <TIM_Init>:
/* USER CODE BEGIN 1 */



void TIM_Init()
{
 8010ce4:	b580      	push	{r7, lr}
 8010ce6:	af00      	add	r7, sp, #0
	  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_CC2);
	  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_CC3);
	  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_CC4);
	  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_COM);
	  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_BREAK);*/
	  __HAL_TIM_CLEAR_FLAG(&htim8, TIM_FLAG_UPDATE);
 8010ce8:	4b08      	ldr	r3, [pc, #32]	; (8010d0c <TIM_Init+0x28>)
 8010cea:	681b      	ldr	r3, [r3, #0]
 8010cec:	f06f 0201 	mvn.w	r2, #1
 8010cf0:	611a      	str	r2, [r3, #16]
	  __HAL_TIM_ENABLE_IT(&htim8, TIM_IT_UPDATE);
 8010cf2:	4b06      	ldr	r3, [pc, #24]	; (8010d0c <TIM_Init+0x28>)
 8010cf4:	681b      	ldr	r3, [r3, #0]
 8010cf6:	68da      	ldr	r2, [r3, #12]
 8010cf8:	4b04      	ldr	r3, [pc, #16]	; (8010d0c <TIM_Init+0x28>)
 8010cfa:	681b      	ldr	r3, [r3, #0]
 8010cfc:	f042 0201 	orr.w	r2, r2, #1
 8010d00:	60da      	str	r2, [r3, #12]


	  startPWM();
 8010d02:	f000 f805 	bl	8010d10 <startPWM>


}
 8010d06:	bf00      	nop
 8010d08:	bd80      	pop	{r7, pc}
 8010d0a:	bf00      	nop
 8010d0c:	2000455c 	.word	0x2000455c

08010d10 <startPWM>:



inline void startPWM()
{
 8010d10:	b580      	push	{r7, lr}
 8010d12:	af00      	add	r7, sp, #0


	// 3phase PWM Starting
	HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_1);
 8010d14:	2100      	movs	r1, #0
 8010d16:	480c      	ldr	r0, [pc, #48]	; (8010d48 <startPWM+0x38>)
 8010d18:	f7fb fbca 	bl	800c4b0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_2);
 8010d1c:	2104      	movs	r1, #4
 8010d1e:	480a      	ldr	r0, [pc, #40]	; (8010d48 <startPWM+0x38>)
 8010d20:	f7fb fbc6 	bl	800c4b0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_3);
 8010d24:	2108      	movs	r1, #8
 8010d26:	4808      	ldr	r0, [pc, #32]	; (8010d48 <startPWM+0x38>)
 8010d28:	f7fb fbc2 	bl	800c4b0 <HAL_TIM_PWM_Start_IT>

	HAL_TIMEx_PWMN_Start_IT(&htim8, TIM_CHANNEL_1);
 8010d2c:	2100      	movs	r1, #0
 8010d2e:	4806      	ldr	r0, [pc, #24]	; (8010d48 <startPWM+0x38>)
 8010d30:	f7fc f9ff 	bl	800d132 <HAL_TIMEx_PWMN_Start_IT>
	HAL_TIMEx_PWMN_Start_IT(&htim8, TIM_CHANNEL_2);
 8010d34:	2104      	movs	r1, #4
 8010d36:	4804      	ldr	r0, [pc, #16]	; (8010d48 <startPWM+0x38>)
 8010d38:	f7fc f9fb 	bl	800d132 <HAL_TIMEx_PWMN_Start_IT>
	HAL_TIMEx_PWMN_Start_IT(&htim8, TIM_CHANNEL_3);
 8010d3c:	2108      	movs	r1, #8
 8010d3e:	4802      	ldr	r0, [pc, #8]	; (8010d48 <startPWM+0x38>)
 8010d40:	f7fc f9f7 	bl	800d132 <HAL_TIMEx_PWMN_Start_IT>

}
 8010d44:	bf00      	nop
 8010d46:	bd80      	pop	{r7, pc}
 8010d48:	2000455c 	.word	0x2000455c

08010d4c <HAL_TIM_PeriodElapsedCallback>:
}



void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim)
{
 8010d4c:	b580      	push	{r7, lr}
 8010d4e:	b082      	sub	sp, #8
 8010d50:	af00      	add	r7, sp, #0
 8010d52:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM8)
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	4a07      	ldr	r2, [pc, #28]	; (8010d78 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8010d5a:	4293      	cmp	r3, r2
 8010d5c:	d108      	bne.n	8010d70 <HAL_TIM_PeriodElapsedCallback+0x24>
	{

		if(!__HAL_TIM_IS_TIM_COUNTING_DOWN(htim))
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	681b      	ldr	r3, [r3, #0]
 8010d64:	f003 0310 	and.w	r3, r3, #16
 8010d68:	2b10      	cmp	r3, #16
 8010d6a:	d001      	beq.n	8010d70 <HAL_TIM_PeriodElapsedCallback+0x24>
		{

			currentControl();
 8010d6c:	f7fc ffa8 	bl	800dcc0 <currentControl>
		}


	}

}
 8010d70:	bf00      	nop
 8010d72:	3708      	adds	r7, #8
 8010d74:	46bd      	mov	sp, r7
 8010d76:	bd80      	pop	{r7, pc}
 8010d78:	40010400 	.word	0x40010400

08010d7c <timeoutReset>:


inline void timeoutReset()
{
 8010d7c:	b580      	push	{r7, lr}
 8010d7e:	af00      	add	r7, sp, #0
	timeoutCount = 0;
 8010d80:	4b09      	ldr	r3, [pc, #36]	; (8010da8 <timeoutReset+0x2c>)
 8010d82:	2200      	movs	r2, #0
 8010d84:	601a      	str	r2, [r3, #0]
	if(timeoutState == 1)
 8010d86:	4b09      	ldr	r3, [pc, #36]	; (8010dac <timeoutReset+0x30>)
 8010d88:	781b      	ldrb	r3, [r3, #0]
 8010d8a:	b2db      	uxtb	r3, r3
 8010d8c:	2b01      	cmp	r3, #1
 8010d8e:	d108      	bne.n	8010da2 <timeoutReset+0x26>
	{
		timeoutState = 0;
 8010d90:	4b06      	ldr	r3, [pc, #24]	; (8010dac <timeoutReset+0x30>)
 8010d92:	2200      	movs	r2, #0
 8010d94:	701a      	strb	r2, [r3, #0]
		ASR_Reset();
 8010d96:	f7fd fbe5 	bl	800e564 <ASR_Reset>
		ACR_Reset();
 8010d9a:	f7fd f9eb 	bl	800e174 <ACR_Reset>
		startPWM();
 8010d9e:	f7ff ffb7 	bl	8010d10 <startPWM>
	}
}
 8010da2:	bf00      	nop
 8010da4:	bd80      	pop	{r7, pc}
 8010da6:	bf00      	nop
 8010da8:	200041f8 	.word	0x200041f8
 8010dac:	200041fc 	.word	0x200041fc

08010db0 <MX_USART2_UART_Init>:
=======
 80120f0:	bf00      	nop
 80120f2:	3728      	adds	r7, #40	; 0x28
 80120f4:	46bd      	mov	sp, r7
 80120f6:	bd80      	pop	{r7, pc}
 80120f8:	40010400 	.word	0x40010400
 80120fc:	40023800 	.word	0x40023800
 8012100:	40020000 	.word	0x40020000
 8012104:	40020400 	.word	0x40020400
 8012108:	40020800 	.word	0x40020800

0801210c <MX_USART2_UART_Init>:
>>>>>>> master
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
<<<<<<< HEAD
 8010db0:	b580      	push	{r7, lr}
 8010db2:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8010db4:	4b11      	ldr	r3, [pc, #68]	; (8010dfc <MX_USART2_UART_Init+0x4c>)
 8010db6:	4a12      	ldr	r2, [pc, #72]	; (8010e00 <MX_USART2_UART_Init+0x50>)
 8010db8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8010dba:	4b10      	ldr	r3, [pc, #64]	; (8010dfc <MX_USART2_UART_Init+0x4c>)
 8010dbc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8010dc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8010dc2:	4b0e      	ldr	r3, [pc, #56]	; (8010dfc <MX_USART2_UART_Init+0x4c>)
 8010dc4:	2200      	movs	r2, #0
 8010dc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8010dc8:	4b0c      	ldr	r3, [pc, #48]	; (8010dfc <MX_USART2_UART_Init+0x4c>)
 8010dca:	2200      	movs	r2, #0
 8010dcc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8010dce:	4b0b      	ldr	r3, [pc, #44]	; (8010dfc <MX_USART2_UART_Init+0x4c>)
 8010dd0:	2200      	movs	r2, #0
 8010dd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8010dd4:	4b09      	ldr	r3, [pc, #36]	; (8010dfc <MX_USART2_UART_Init+0x4c>)
 8010dd6:	220c      	movs	r2, #12
 8010dd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8010dda:	4b08      	ldr	r3, [pc, #32]	; (8010dfc <MX_USART2_UART_Init+0x4c>)
 8010ddc:	2200      	movs	r2, #0
 8010dde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8010de0:	4b06      	ldr	r3, [pc, #24]	; (8010dfc <MX_USART2_UART_Init+0x4c>)
 8010de2:	2200      	movs	r2, #0
 8010de4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8010de6:	4805      	ldr	r0, [pc, #20]	; (8010dfc <MX_USART2_UART_Init+0x4c>)
 8010de8:	f7fc fac8 	bl	800d37c <HAL_UART_Init>
 8010dec:	4603      	mov	r3, r0
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d001      	beq.n	8010df6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8010df2:	f7fe fcb5 	bl	800f760 <Error_Handler>
  }

}
 8010df6:	bf00      	nop
 8010df8:	bd80      	pop	{r7, pc}
 8010dfa:	bf00      	nop
 8010dfc:	2000459c 	.word	0x2000459c
 8010e00:	40004400 	.word	0x40004400

08010e04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8010e04:	b580      	push	{r7, lr}
 8010e06:	b08a      	sub	sp, #40	; 0x28
 8010e08:	af00      	add	r7, sp, #0
 8010e0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010e0c:	f107 0314 	add.w	r3, r7, #20
 8010e10:	2200      	movs	r2, #0
 8010e12:	601a      	str	r2, [r3, #0]
 8010e14:	605a      	str	r2, [r3, #4]
 8010e16:	609a      	str	r2, [r3, #8]
 8010e18:	60da      	str	r2, [r3, #12]
 8010e1a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	4a1d      	ldr	r2, [pc, #116]	; (8010e98 <HAL_UART_MspInit+0x94>)
 8010e22:	4293      	cmp	r3, r2
 8010e24:	d133      	bne.n	8010e8e <HAL_UART_MspInit+0x8a>
=======
 801210c:	b580      	push	{r7, lr}
 801210e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8012110:	4b11      	ldr	r3, [pc, #68]	; (8012158 <MX_USART2_UART_Init+0x4c>)
 8012112:	4a12      	ldr	r2, [pc, #72]	; (801215c <MX_USART2_UART_Init+0x50>)
 8012114:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8012116:	4b10      	ldr	r3, [pc, #64]	; (8012158 <MX_USART2_UART_Init+0x4c>)
 8012118:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 801211c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 801211e:	4b0e      	ldr	r3, [pc, #56]	; (8012158 <MX_USART2_UART_Init+0x4c>)
 8012120:	2200      	movs	r2, #0
 8012122:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8012124:	4b0c      	ldr	r3, [pc, #48]	; (8012158 <MX_USART2_UART_Init+0x4c>)
 8012126:	2200      	movs	r2, #0
 8012128:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 801212a:	4b0b      	ldr	r3, [pc, #44]	; (8012158 <MX_USART2_UART_Init+0x4c>)
 801212c:	2200      	movs	r2, #0
 801212e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8012130:	4b09      	ldr	r3, [pc, #36]	; (8012158 <MX_USART2_UART_Init+0x4c>)
 8012132:	220c      	movs	r2, #12
 8012134:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8012136:	4b08      	ldr	r3, [pc, #32]	; (8012158 <MX_USART2_UART_Init+0x4c>)
 8012138:	2200      	movs	r2, #0
 801213a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 801213c:	4b06      	ldr	r3, [pc, #24]	; (8012158 <MX_USART2_UART_Init+0x4c>)
 801213e:	2200      	movs	r2, #0
 8012140:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8012142:	4805      	ldr	r0, [pc, #20]	; (8012158 <MX_USART2_UART_Init+0x4c>)
 8012144:	f7fb fd40 	bl	800dbc8 <HAL_UART_Init>
 8012148:	4603      	mov	r3, r0
 801214a:	2b00      	cmp	r3, #0
 801214c:	d001      	beq.n	8012152 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 801214e:	f7fe ffb7 	bl	80110c0 <Error_Handler>
  }

}
 8012152:	bf00      	nop
 8012154:	bd80      	pop	{r7, pc}
 8012156:	bf00      	nop
 8012158:	20004844 	.word	0x20004844
 801215c:	40004400 	.word	0x40004400

08012160 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8012160:	b580      	push	{r7, lr}
 8012162:	b08a      	sub	sp, #40	; 0x28
 8012164:	af00      	add	r7, sp, #0
 8012166:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012168:	f107 0314 	add.w	r3, r7, #20
 801216c:	2200      	movs	r2, #0
 801216e:	601a      	str	r2, [r3, #0]
 8012170:	605a      	str	r2, [r3, #4]
 8012172:	609a      	str	r2, [r3, #8]
 8012174:	60da      	str	r2, [r3, #12]
 8012176:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	681b      	ldr	r3, [r3, #0]
 801217c:	4a1d      	ldr	r2, [pc, #116]	; (80121f4 <HAL_UART_MspInit+0x94>)
 801217e:	4293      	cmp	r3, r2
 8012180:	d133      	bne.n	80121ea <HAL_UART_MspInit+0x8a>
>>>>>>> master
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
<<<<<<< HEAD
 8010e26:	2300      	movs	r3, #0
 8010e28:	613b      	str	r3, [r7, #16]
 8010e2a:	4b1c      	ldr	r3, [pc, #112]	; (8010e9c <HAL_UART_MspInit+0x98>)
 8010e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e2e:	4a1b      	ldr	r2, [pc, #108]	; (8010e9c <HAL_UART_MspInit+0x98>)
 8010e30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010e34:	6413      	str	r3, [r2, #64]	; 0x40
 8010e36:	4b19      	ldr	r3, [pc, #100]	; (8010e9c <HAL_UART_MspInit+0x98>)
 8010e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010e3e:	613b      	str	r3, [r7, #16]
 8010e40:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010e42:	2300      	movs	r3, #0
 8010e44:	60fb      	str	r3, [r7, #12]
 8010e46:	4b15      	ldr	r3, [pc, #84]	; (8010e9c <HAL_UART_MspInit+0x98>)
 8010e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e4a:	4a14      	ldr	r2, [pc, #80]	; (8010e9c <HAL_UART_MspInit+0x98>)
 8010e4c:	f043 0301 	orr.w	r3, r3, #1
 8010e50:	6313      	str	r3, [r2, #48]	; 0x30
 8010e52:	4b12      	ldr	r3, [pc, #72]	; (8010e9c <HAL_UART_MspInit+0x98>)
 8010e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e56:	f003 0301 	and.w	r3, r3, #1
 8010e5a:	60fb      	str	r3, [r7, #12]
 8010e5c:	68fb      	ldr	r3, [r7, #12]
=======
 8012182:	2300      	movs	r3, #0
 8012184:	613b      	str	r3, [r7, #16]
 8012186:	4b1c      	ldr	r3, [pc, #112]	; (80121f8 <HAL_UART_MspInit+0x98>)
 8012188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801218a:	4a1b      	ldr	r2, [pc, #108]	; (80121f8 <HAL_UART_MspInit+0x98>)
 801218c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8012190:	6413      	str	r3, [r2, #64]	; 0x40
 8012192:	4b19      	ldr	r3, [pc, #100]	; (80121f8 <HAL_UART_MspInit+0x98>)
 8012194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801219a:	613b      	str	r3, [r7, #16]
 801219c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 801219e:	2300      	movs	r3, #0
 80121a0:	60fb      	str	r3, [r7, #12]
 80121a2:	4b15      	ldr	r3, [pc, #84]	; (80121f8 <HAL_UART_MspInit+0x98>)
 80121a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80121a6:	4a14      	ldr	r2, [pc, #80]	; (80121f8 <HAL_UART_MspInit+0x98>)
 80121a8:	f043 0301 	orr.w	r3, r3, #1
 80121ac:	6313      	str	r3, [r2, #48]	; 0x30
 80121ae:	4b12      	ldr	r3, [pc, #72]	; (80121f8 <HAL_UART_MspInit+0x98>)
 80121b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80121b2:	f003 0301 	and.w	r3, r3, #1
 80121b6:	60fb      	str	r3, [r7, #12]
 80121b8:	68fb      	ldr	r3, [r7, #12]
>>>>>>> master
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
<<<<<<< HEAD
 8010e5e:	230c      	movs	r3, #12
 8010e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010e62:	2302      	movs	r3, #2
 8010e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010e66:	2301      	movs	r3, #1
 8010e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010e6a:	2303      	movs	r3, #3
 8010e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8010e6e:	2307      	movs	r3, #7
 8010e70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010e72:	f107 0314 	add.w	r3, r7, #20
 8010e76:	4619      	mov	r1, r3
 8010e78:	4809      	ldr	r0, [pc, #36]	; (8010ea0 <HAL_UART_MspInit+0x9c>)
 8010e7a:	f7f9 ffbf 	bl	800adfc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8010e7e:	2200      	movs	r2, #0
 8010e80:	2100      	movs	r1, #0
 8010e82:	2026      	movs	r0, #38	; 0x26
 8010e84:	f7f9 f907 	bl	800a096 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8010e88:	2026      	movs	r0, #38	; 0x26
 8010e8a:	f7f9 f920 	bl	800a0ce <HAL_NVIC_EnableIRQ>
=======
 80121ba:	230c      	movs	r3, #12
 80121bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80121be:	2302      	movs	r3, #2
 80121c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80121c2:	2301      	movs	r3, #1
 80121c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80121c6:	2303      	movs	r3, #3
 80121c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80121ca:	2307      	movs	r3, #7
 80121cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80121ce:	f107 0314 	add.w	r3, r7, #20
 80121d2:	4619      	mov	r1, r3
 80121d4:	4809      	ldr	r0, [pc, #36]	; (80121fc <HAL_UART_MspInit+0x9c>)
 80121d6:	f7f8 ff79 	bl	800b0cc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80121da:	2200      	movs	r2, #0
 80121dc:	2100      	movs	r1, #0
 80121de:	2026      	movs	r0, #38	; 0x26
 80121e0:	f7f8 f8c1 	bl	800a366 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80121e4:	2026      	movs	r0, #38	; 0x26
 80121e6:	f7f8 f8da 	bl	800a39e <HAL_NVIC_EnableIRQ>
>>>>>>> master
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
<<<<<<< HEAD
 8010e8e:	bf00      	nop
 8010e90:	3728      	adds	r7, #40	; 0x28
 8010e92:	46bd      	mov	sp, r7
 8010e94:	bd80      	pop	{r7, pc}
 8010e96:	bf00      	nop
 8010e98:	40004400 	.word	0x40004400
 8010e9c:	40023800 	.word	0x40023800
 8010ea0:	40020000 	.word	0x40020000

08010ea4 <Reset_Handler>:
=======
 80121ea:	bf00      	nop
 80121ec:	3728      	adds	r7, #40	; 0x28
 80121ee:	46bd      	mov	sp, r7
 80121f0:	bd80      	pop	{r7, pc}
 80121f2:	bf00      	nop
 80121f4:	40004400 	.word	0x40004400
 80121f8:	40023800 	.word	0x40023800
 80121fc:	40020000 	.word	0x40020000

08012200 <Reset_Handler>:
>>>>>>> master

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
<<<<<<< HEAD
 8010ea4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8010edc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8010ea8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8010eaa:	e003      	b.n	8010eb4 <LoopCopyDataInit>

08010eac <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8010eac:	4b0c      	ldr	r3, [pc, #48]	; (8010ee0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8010eae:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8010eb0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8010eb2:	3104      	adds	r1, #4

08010eb4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8010eb4:	480b      	ldr	r0, [pc, #44]	; (8010ee4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8010eb6:	4b0c      	ldr	r3, [pc, #48]	; (8010ee8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8010eb8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8010eba:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8010ebc:	d3f6      	bcc.n	8010eac <CopyDataInit>
  ldr  r2, =_sbss
 8010ebe:	4a0b      	ldr	r2, [pc, #44]	; (8010eec <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8010ec0:	e002      	b.n	8010ec8 <LoopFillZerobss>

08010ec2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8010ec2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8010ec4:	f842 3b04 	str.w	r3, [r2], #4

08010ec8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8010ec8:	4b09      	ldr	r3, [pc, #36]	; (8010ef0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8010eca:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8010ecc:	d3f9      	bcc.n	8010ec2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8010ece:	f7ff fd79 	bl	80109c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8010ed2:	f000 f817 	bl	8010f04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8010ed6:	f7fe faaf 	bl	800f438 <main>
  bx  lr    
 8010eda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8010edc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8010ee0:	08026c70 	.word	0x08026c70
  ldr  r0, =_sdata
 8010ee4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8010ee8:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8010eec:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 8010ef0:	200045e0 	.word	0x200045e0

08010ef4 <ADC_IRQHandler>:
=======
 8012200:	f8df d034 	ldr.w	sp, [pc, #52]	; 8012238 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8012204:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8012206:	e003      	b.n	8012210 <LoopCopyDataInit>

08012208 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8012208:	4b0c      	ldr	r3, [pc, #48]	; (801223c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 801220a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 801220c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 801220e:	3104      	adds	r1, #4

08012210 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8012210:	480b      	ldr	r0, [pc, #44]	; (8012240 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8012212:	4b0c      	ldr	r3, [pc, #48]	; (8012244 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8012214:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8012216:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8012218:	d3f6      	bcc.n	8012208 <CopyDataInit>
  ldr  r2, =_sbss
 801221a:	4a0b      	ldr	r2, [pc, #44]	; (8012248 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 801221c:	e002      	b.n	8012224 <LoopFillZerobss>

0801221e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 801221e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8012220:	f842 3b04 	str.w	r3, [r2], #4

08012224 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8012224:	4b09      	ldr	r3, [pc, #36]	; (801224c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8012226:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8012228:	d3f9      	bcc.n	801221e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 801222a:	f7ff fddf 	bl	8011dec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 801222e:	f000 f817 	bl	8012260 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8012232:	f7fe fd05 	bl	8010c40 <main>
  bx  lr    
 8012236:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8012238:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 801223c:	08028978 	.word	0x08028978
  ldr  r0, =_sdata
 8012240:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8012244:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8012248:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 801224c:	20004888 	.word	0x20004888

08012250 <ADC_IRQHandler>:
>>>>>>> master
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
<<<<<<< HEAD
 8010ef4:	e7fe      	b.n	8010ef4 <ADC_IRQHandler>
	...

08010ef8 <__errno>:
 8010ef8:	4b01      	ldr	r3, [pc, #4]	; (8010f00 <__errno+0x8>)
 8010efa:	6818      	ldr	r0, [r3, #0]
 8010efc:	4770      	bx	lr
 8010efe:	bf00      	nop
 8010f00:	2000003c 	.word	0x2000003c

08010f04 <__libc_init_array>:
 8010f04:	b570      	push	{r4, r5, r6, lr}
 8010f06:	4e0d      	ldr	r6, [pc, #52]	; (8010f3c <__libc_init_array+0x38>)
 8010f08:	4c0d      	ldr	r4, [pc, #52]	; (8010f40 <__libc_init_array+0x3c>)
 8010f0a:	1ba4      	subs	r4, r4, r6
 8010f0c:	10a4      	asrs	r4, r4, #2
 8010f0e:	2500      	movs	r5, #0
 8010f10:	42a5      	cmp	r5, r4
 8010f12:	d109      	bne.n	8010f28 <__libc_init_array+0x24>
 8010f14:	4e0b      	ldr	r6, [pc, #44]	; (8010f44 <__libc_init_array+0x40>)
 8010f16:	4c0c      	ldr	r4, [pc, #48]	; (8010f48 <__libc_init_array+0x44>)
 8010f18:	f002 f870 	bl	8012ffc <_init>
 8010f1c:	1ba4      	subs	r4, r4, r6
 8010f1e:	10a4      	asrs	r4, r4, #2
 8010f20:	2500      	movs	r5, #0
 8010f22:	42a5      	cmp	r5, r4
 8010f24:	d105      	bne.n	8010f32 <__libc_init_array+0x2e>
 8010f26:	bd70      	pop	{r4, r5, r6, pc}
 8010f28:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010f2c:	4798      	blx	r3
 8010f2e:	3501      	adds	r5, #1
 8010f30:	e7ee      	b.n	8010f10 <__libc_init_array+0xc>
 8010f32:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010f36:	4798      	blx	r3
 8010f38:	3501      	adds	r5, #1
 8010f3a:	e7f2      	b.n	8010f22 <__libc_init_array+0x1e>
 8010f3c:	08026c68 	.word	0x08026c68
 8010f40:	08026c68 	.word	0x08026c68
 8010f44:	08026c68 	.word	0x08026c68
 8010f48:	08026c6c 	.word	0x08026c6c

08010f4c <memcpy>:
 8010f4c:	b510      	push	{r4, lr}
 8010f4e:	1e43      	subs	r3, r0, #1
 8010f50:	440a      	add	r2, r1
 8010f52:	4291      	cmp	r1, r2
 8010f54:	d100      	bne.n	8010f58 <memcpy+0xc>
 8010f56:	bd10      	pop	{r4, pc}
 8010f58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010f5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010f60:	e7f7      	b.n	8010f52 <memcpy+0x6>

08010f62 <memset>:
 8010f62:	4402      	add	r2, r0
 8010f64:	4603      	mov	r3, r0
 8010f66:	4293      	cmp	r3, r2
 8010f68:	d100      	bne.n	8010f6c <memset+0xa>
 8010f6a:	4770      	bx	lr
 8010f6c:	f803 1b01 	strb.w	r1, [r3], #1
 8010f70:	e7f9      	b.n	8010f66 <memset+0x4>
	...

08010f74 <iprintf>:
 8010f74:	b40f      	push	{r0, r1, r2, r3}
 8010f76:	4b0a      	ldr	r3, [pc, #40]	; (8010fa0 <iprintf+0x2c>)
 8010f78:	b513      	push	{r0, r1, r4, lr}
 8010f7a:	681c      	ldr	r4, [r3, #0]
 8010f7c:	b124      	cbz	r4, 8010f88 <iprintf+0x14>
 8010f7e:	69a3      	ldr	r3, [r4, #24]
 8010f80:	b913      	cbnz	r3, 8010f88 <iprintf+0x14>
 8010f82:	4620      	mov	r0, r4
 8010f84:	f000 fa22 	bl	80113cc <__sinit>
 8010f88:	ab05      	add	r3, sp, #20
 8010f8a:	9a04      	ldr	r2, [sp, #16]
 8010f8c:	68a1      	ldr	r1, [r4, #8]
 8010f8e:	9301      	str	r3, [sp, #4]
 8010f90:	4620      	mov	r0, r4
 8010f92:	f000 fbdb 	bl	801174c <_vfiprintf_r>
 8010f96:	b002      	add	sp, #8
 8010f98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010f9c:	b004      	add	sp, #16
 8010f9e:	4770      	bx	lr
 8010fa0:	2000003c 	.word	0x2000003c

08010fa4 <_puts_r>:
 8010fa4:	b570      	push	{r4, r5, r6, lr}
 8010fa6:	460e      	mov	r6, r1
 8010fa8:	4605      	mov	r5, r0
 8010faa:	b118      	cbz	r0, 8010fb4 <_puts_r+0x10>
 8010fac:	6983      	ldr	r3, [r0, #24]
 8010fae:	b90b      	cbnz	r3, 8010fb4 <_puts_r+0x10>
 8010fb0:	f000 fa0c 	bl	80113cc <__sinit>
 8010fb4:	69ab      	ldr	r3, [r5, #24]
 8010fb6:	68ac      	ldr	r4, [r5, #8]
 8010fb8:	b913      	cbnz	r3, 8010fc0 <_puts_r+0x1c>
 8010fba:	4628      	mov	r0, r5
 8010fbc:	f000 fa06 	bl	80113cc <__sinit>
 8010fc0:	4b23      	ldr	r3, [pc, #140]	; (8011050 <_puts_r+0xac>)
 8010fc2:	429c      	cmp	r4, r3
 8010fc4:	d117      	bne.n	8010ff6 <_puts_r+0x52>
 8010fc6:	686c      	ldr	r4, [r5, #4]
 8010fc8:	89a3      	ldrh	r3, [r4, #12]
 8010fca:	071b      	lsls	r3, r3, #28
 8010fcc:	d51d      	bpl.n	801100a <_puts_r+0x66>
 8010fce:	6923      	ldr	r3, [r4, #16]
 8010fd0:	b1db      	cbz	r3, 801100a <_puts_r+0x66>
 8010fd2:	3e01      	subs	r6, #1
 8010fd4:	68a3      	ldr	r3, [r4, #8]
 8010fd6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010fda:	3b01      	subs	r3, #1
 8010fdc:	60a3      	str	r3, [r4, #8]
 8010fde:	b9e9      	cbnz	r1, 801101c <_puts_r+0x78>
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	da2e      	bge.n	8011042 <_puts_r+0x9e>
 8010fe4:	4622      	mov	r2, r4
 8010fe6:	210a      	movs	r1, #10
 8010fe8:	4628      	mov	r0, r5
 8010fea:	f000 f83f 	bl	801106c <__swbuf_r>
 8010fee:	3001      	adds	r0, #1
 8010ff0:	d011      	beq.n	8011016 <_puts_r+0x72>
 8010ff2:	200a      	movs	r0, #10
 8010ff4:	e011      	b.n	801101a <_puts_r+0x76>
 8010ff6:	4b17      	ldr	r3, [pc, #92]	; (8011054 <_puts_r+0xb0>)
 8010ff8:	429c      	cmp	r4, r3
 8010ffa:	d101      	bne.n	8011000 <_puts_r+0x5c>
 8010ffc:	68ac      	ldr	r4, [r5, #8]
 8010ffe:	e7e3      	b.n	8010fc8 <_puts_r+0x24>
 8011000:	4b15      	ldr	r3, [pc, #84]	; (8011058 <_puts_r+0xb4>)
 8011002:	429c      	cmp	r4, r3
 8011004:	bf08      	it	eq
 8011006:	68ec      	ldreq	r4, [r5, #12]
 8011008:	e7de      	b.n	8010fc8 <_puts_r+0x24>
 801100a:	4621      	mov	r1, r4
 801100c:	4628      	mov	r0, r5
 801100e:	f000 f87f 	bl	8011110 <__swsetup_r>
 8011012:	2800      	cmp	r0, #0
 8011014:	d0dd      	beq.n	8010fd2 <_puts_r+0x2e>
 8011016:	f04f 30ff 	mov.w	r0, #4294967295
 801101a:	bd70      	pop	{r4, r5, r6, pc}
 801101c:	2b00      	cmp	r3, #0
 801101e:	da04      	bge.n	801102a <_puts_r+0x86>
 8011020:	69a2      	ldr	r2, [r4, #24]
 8011022:	429a      	cmp	r2, r3
 8011024:	dc06      	bgt.n	8011034 <_puts_r+0x90>
 8011026:	290a      	cmp	r1, #10
 8011028:	d004      	beq.n	8011034 <_puts_r+0x90>
 801102a:	6823      	ldr	r3, [r4, #0]
 801102c:	1c5a      	adds	r2, r3, #1
 801102e:	6022      	str	r2, [r4, #0]
 8011030:	7019      	strb	r1, [r3, #0]
 8011032:	e7cf      	b.n	8010fd4 <_puts_r+0x30>
 8011034:	4622      	mov	r2, r4
 8011036:	4628      	mov	r0, r5
 8011038:	f000 f818 	bl	801106c <__swbuf_r>
 801103c:	3001      	adds	r0, #1
 801103e:	d1c9      	bne.n	8010fd4 <_puts_r+0x30>
 8011040:	e7e9      	b.n	8011016 <_puts_r+0x72>
 8011042:	6823      	ldr	r3, [r4, #0]
 8011044:	200a      	movs	r0, #10
 8011046:	1c5a      	adds	r2, r3, #1
 8011048:	6022      	str	r2, [r4, #0]
 801104a:	7018      	strb	r0, [r3, #0]
 801104c:	e7e5      	b.n	801101a <_puts_r+0x76>
 801104e:	bf00      	nop
 8011050:	08026a04 	.word	0x08026a04
 8011054:	08026a24 	.word	0x08026a24
 8011058:	080269e4 	.word	0x080269e4

0801105c <puts>:
 801105c:	4b02      	ldr	r3, [pc, #8]	; (8011068 <puts+0xc>)
 801105e:	4601      	mov	r1, r0
 8011060:	6818      	ldr	r0, [r3, #0]
 8011062:	f7ff bf9f 	b.w	8010fa4 <_puts_r>
 8011066:	bf00      	nop
 8011068:	2000003c 	.word	0x2000003c

0801106c <__swbuf_r>:
 801106c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801106e:	460e      	mov	r6, r1
 8011070:	4614      	mov	r4, r2
 8011072:	4605      	mov	r5, r0
 8011074:	b118      	cbz	r0, 801107e <__swbuf_r+0x12>
 8011076:	6983      	ldr	r3, [r0, #24]
 8011078:	b90b      	cbnz	r3, 801107e <__swbuf_r+0x12>
 801107a:	f000 f9a7 	bl	80113cc <__sinit>
 801107e:	4b21      	ldr	r3, [pc, #132]	; (8011104 <__swbuf_r+0x98>)
 8011080:	429c      	cmp	r4, r3
 8011082:	d12a      	bne.n	80110da <__swbuf_r+0x6e>
 8011084:	686c      	ldr	r4, [r5, #4]
 8011086:	69a3      	ldr	r3, [r4, #24]
 8011088:	60a3      	str	r3, [r4, #8]
 801108a:	89a3      	ldrh	r3, [r4, #12]
 801108c:	071a      	lsls	r2, r3, #28
 801108e:	d52e      	bpl.n	80110ee <__swbuf_r+0x82>
 8011090:	6923      	ldr	r3, [r4, #16]
 8011092:	b363      	cbz	r3, 80110ee <__swbuf_r+0x82>
 8011094:	6923      	ldr	r3, [r4, #16]
 8011096:	6820      	ldr	r0, [r4, #0]
 8011098:	1ac0      	subs	r0, r0, r3
 801109a:	6963      	ldr	r3, [r4, #20]
 801109c:	b2f6      	uxtb	r6, r6
 801109e:	4283      	cmp	r3, r0
 80110a0:	4637      	mov	r7, r6
 80110a2:	dc04      	bgt.n	80110ae <__swbuf_r+0x42>
 80110a4:	4621      	mov	r1, r4
 80110a6:	4628      	mov	r0, r5
 80110a8:	f000 f926 	bl	80112f8 <_fflush_r>
 80110ac:	bb28      	cbnz	r0, 80110fa <__swbuf_r+0x8e>
 80110ae:	68a3      	ldr	r3, [r4, #8]
 80110b0:	3b01      	subs	r3, #1
 80110b2:	60a3      	str	r3, [r4, #8]
 80110b4:	6823      	ldr	r3, [r4, #0]
 80110b6:	1c5a      	adds	r2, r3, #1
 80110b8:	6022      	str	r2, [r4, #0]
 80110ba:	701e      	strb	r6, [r3, #0]
 80110bc:	6963      	ldr	r3, [r4, #20]
 80110be:	3001      	adds	r0, #1
 80110c0:	4283      	cmp	r3, r0
 80110c2:	d004      	beq.n	80110ce <__swbuf_r+0x62>
 80110c4:	89a3      	ldrh	r3, [r4, #12]
 80110c6:	07db      	lsls	r3, r3, #31
 80110c8:	d519      	bpl.n	80110fe <__swbuf_r+0x92>
 80110ca:	2e0a      	cmp	r6, #10
 80110cc:	d117      	bne.n	80110fe <__swbuf_r+0x92>
 80110ce:	4621      	mov	r1, r4
 80110d0:	4628      	mov	r0, r5
 80110d2:	f000 f911 	bl	80112f8 <_fflush_r>
 80110d6:	b190      	cbz	r0, 80110fe <__swbuf_r+0x92>
 80110d8:	e00f      	b.n	80110fa <__swbuf_r+0x8e>
 80110da:	4b0b      	ldr	r3, [pc, #44]	; (8011108 <__swbuf_r+0x9c>)
 80110dc:	429c      	cmp	r4, r3
 80110de:	d101      	bne.n	80110e4 <__swbuf_r+0x78>
 80110e0:	68ac      	ldr	r4, [r5, #8]
 80110e2:	e7d0      	b.n	8011086 <__swbuf_r+0x1a>
 80110e4:	4b09      	ldr	r3, [pc, #36]	; (801110c <__swbuf_r+0xa0>)
 80110e6:	429c      	cmp	r4, r3
 80110e8:	bf08      	it	eq
 80110ea:	68ec      	ldreq	r4, [r5, #12]
 80110ec:	e7cb      	b.n	8011086 <__swbuf_r+0x1a>
 80110ee:	4621      	mov	r1, r4
 80110f0:	4628      	mov	r0, r5
 80110f2:	f000 f80d 	bl	8011110 <__swsetup_r>
 80110f6:	2800      	cmp	r0, #0
 80110f8:	d0cc      	beq.n	8011094 <__swbuf_r+0x28>
 80110fa:	f04f 37ff 	mov.w	r7, #4294967295
 80110fe:	4638      	mov	r0, r7
 8011100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011102:	bf00      	nop
 8011104:	08026a04 	.word	0x08026a04
 8011108:	08026a24 	.word	0x08026a24
 801110c:	080269e4 	.word	0x080269e4

08011110 <__swsetup_r>:
 8011110:	4b32      	ldr	r3, [pc, #200]	; (80111dc <__swsetup_r+0xcc>)
 8011112:	b570      	push	{r4, r5, r6, lr}
 8011114:	681d      	ldr	r5, [r3, #0]
 8011116:	4606      	mov	r6, r0
 8011118:	460c      	mov	r4, r1
 801111a:	b125      	cbz	r5, 8011126 <__swsetup_r+0x16>
 801111c:	69ab      	ldr	r3, [r5, #24]
 801111e:	b913      	cbnz	r3, 8011126 <__swsetup_r+0x16>
 8011120:	4628      	mov	r0, r5
 8011122:	f000 f953 	bl	80113cc <__sinit>
 8011126:	4b2e      	ldr	r3, [pc, #184]	; (80111e0 <__swsetup_r+0xd0>)
 8011128:	429c      	cmp	r4, r3
 801112a:	d10f      	bne.n	801114c <__swsetup_r+0x3c>
 801112c:	686c      	ldr	r4, [r5, #4]
 801112e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011132:	b29a      	uxth	r2, r3
 8011134:	0715      	lsls	r5, r2, #28
 8011136:	d42c      	bmi.n	8011192 <__swsetup_r+0x82>
 8011138:	06d0      	lsls	r0, r2, #27
 801113a:	d411      	bmi.n	8011160 <__swsetup_r+0x50>
 801113c:	2209      	movs	r2, #9
 801113e:	6032      	str	r2, [r6, #0]
 8011140:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011144:	81a3      	strh	r3, [r4, #12]
 8011146:	f04f 30ff 	mov.w	r0, #4294967295
 801114a:	e03e      	b.n	80111ca <__swsetup_r+0xba>
 801114c:	4b25      	ldr	r3, [pc, #148]	; (80111e4 <__swsetup_r+0xd4>)
 801114e:	429c      	cmp	r4, r3
 8011150:	d101      	bne.n	8011156 <__swsetup_r+0x46>
 8011152:	68ac      	ldr	r4, [r5, #8]
 8011154:	e7eb      	b.n	801112e <__swsetup_r+0x1e>
 8011156:	4b24      	ldr	r3, [pc, #144]	; (80111e8 <__swsetup_r+0xd8>)
 8011158:	429c      	cmp	r4, r3
 801115a:	bf08      	it	eq
 801115c:	68ec      	ldreq	r4, [r5, #12]
 801115e:	e7e6      	b.n	801112e <__swsetup_r+0x1e>
 8011160:	0751      	lsls	r1, r2, #29
 8011162:	d512      	bpl.n	801118a <__swsetup_r+0x7a>
 8011164:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011166:	b141      	cbz	r1, 801117a <__swsetup_r+0x6a>
 8011168:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801116c:	4299      	cmp	r1, r3
 801116e:	d002      	beq.n	8011176 <__swsetup_r+0x66>
 8011170:	4630      	mov	r0, r6
 8011172:	f000 fa19 	bl	80115a8 <_free_r>
 8011176:	2300      	movs	r3, #0
 8011178:	6363      	str	r3, [r4, #52]	; 0x34
 801117a:	89a3      	ldrh	r3, [r4, #12]
 801117c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011180:	81a3      	strh	r3, [r4, #12]
 8011182:	2300      	movs	r3, #0
 8011184:	6063      	str	r3, [r4, #4]
 8011186:	6923      	ldr	r3, [r4, #16]
 8011188:	6023      	str	r3, [r4, #0]
 801118a:	89a3      	ldrh	r3, [r4, #12]
 801118c:	f043 0308 	orr.w	r3, r3, #8
 8011190:	81a3      	strh	r3, [r4, #12]
 8011192:	6923      	ldr	r3, [r4, #16]
 8011194:	b94b      	cbnz	r3, 80111aa <__swsetup_r+0x9a>
 8011196:	89a3      	ldrh	r3, [r4, #12]
 8011198:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801119c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80111a0:	d003      	beq.n	80111aa <__swsetup_r+0x9a>
 80111a2:	4621      	mov	r1, r4
 80111a4:	4630      	mov	r0, r6
 80111a6:	f000 f9bf 	bl	8011528 <__smakebuf_r>
 80111aa:	89a2      	ldrh	r2, [r4, #12]
 80111ac:	f012 0301 	ands.w	r3, r2, #1
 80111b0:	d00c      	beq.n	80111cc <__swsetup_r+0xbc>
 80111b2:	2300      	movs	r3, #0
 80111b4:	60a3      	str	r3, [r4, #8]
 80111b6:	6963      	ldr	r3, [r4, #20]
 80111b8:	425b      	negs	r3, r3
 80111ba:	61a3      	str	r3, [r4, #24]
 80111bc:	6923      	ldr	r3, [r4, #16]
 80111be:	b953      	cbnz	r3, 80111d6 <__swsetup_r+0xc6>
 80111c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111c4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80111c8:	d1ba      	bne.n	8011140 <__swsetup_r+0x30>
 80111ca:	bd70      	pop	{r4, r5, r6, pc}
 80111cc:	0792      	lsls	r2, r2, #30
 80111ce:	bf58      	it	pl
 80111d0:	6963      	ldrpl	r3, [r4, #20]
 80111d2:	60a3      	str	r3, [r4, #8]
 80111d4:	e7f2      	b.n	80111bc <__swsetup_r+0xac>
 80111d6:	2000      	movs	r0, #0
 80111d8:	e7f7      	b.n	80111ca <__swsetup_r+0xba>
 80111da:	bf00      	nop
 80111dc:	2000003c 	.word	0x2000003c
 80111e0:	08026a04 	.word	0x08026a04
 80111e4:	08026a24 	.word	0x08026a24
 80111e8:	080269e4 	.word	0x080269e4

080111ec <__sflush_r>:
 80111ec:	898a      	ldrh	r2, [r1, #12]
 80111ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80111f2:	4605      	mov	r5, r0
 80111f4:	0710      	lsls	r0, r2, #28
 80111f6:	460c      	mov	r4, r1
 80111f8:	d458      	bmi.n	80112ac <__sflush_r+0xc0>
 80111fa:	684b      	ldr	r3, [r1, #4]
 80111fc:	2b00      	cmp	r3, #0
 80111fe:	dc05      	bgt.n	801120c <__sflush_r+0x20>
 8011200:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011202:	2b00      	cmp	r3, #0
 8011204:	dc02      	bgt.n	801120c <__sflush_r+0x20>
 8011206:	2000      	movs	r0, #0
 8011208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801120c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801120e:	2e00      	cmp	r6, #0
 8011210:	d0f9      	beq.n	8011206 <__sflush_r+0x1a>
 8011212:	2300      	movs	r3, #0
 8011214:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011218:	682f      	ldr	r7, [r5, #0]
 801121a:	6a21      	ldr	r1, [r4, #32]
 801121c:	602b      	str	r3, [r5, #0]
 801121e:	d032      	beq.n	8011286 <__sflush_r+0x9a>
 8011220:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011222:	89a3      	ldrh	r3, [r4, #12]
 8011224:	075a      	lsls	r2, r3, #29
 8011226:	d505      	bpl.n	8011234 <__sflush_r+0x48>
 8011228:	6863      	ldr	r3, [r4, #4]
 801122a:	1ac0      	subs	r0, r0, r3
 801122c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801122e:	b10b      	cbz	r3, 8011234 <__sflush_r+0x48>
 8011230:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011232:	1ac0      	subs	r0, r0, r3
 8011234:	2300      	movs	r3, #0
 8011236:	4602      	mov	r2, r0
 8011238:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801123a:	6a21      	ldr	r1, [r4, #32]
 801123c:	4628      	mov	r0, r5
 801123e:	47b0      	blx	r6
 8011240:	1c43      	adds	r3, r0, #1
 8011242:	89a3      	ldrh	r3, [r4, #12]
 8011244:	d106      	bne.n	8011254 <__sflush_r+0x68>
 8011246:	6829      	ldr	r1, [r5, #0]
 8011248:	291d      	cmp	r1, #29
 801124a:	d848      	bhi.n	80112de <__sflush_r+0xf2>
 801124c:	4a29      	ldr	r2, [pc, #164]	; (80112f4 <__sflush_r+0x108>)
 801124e:	40ca      	lsrs	r2, r1
 8011250:	07d6      	lsls	r6, r2, #31
 8011252:	d544      	bpl.n	80112de <__sflush_r+0xf2>
 8011254:	2200      	movs	r2, #0
 8011256:	6062      	str	r2, [r4, #4]
 8011258:	04d9      	lsls	r1, r3, #19
 801125a:	6922      	ldr	r2, [r4, #16]
 801125c:	6022      	str	r2, [r4, #0]
 801125e:	d504      	bpl.n	801126a <__sflush_r+0x7e>
 8011260:	1c42      	adds	r2, r0, #1
 8011262:	d101      	bne.n	8011268 <__sflush_r+0x7c>
 8011264:	682b      	ldr	r3, [r5, #0]
 8011266:	b903      	cbnz	r3, 801126a <__sflush_r+0x7e>
 8011268:	6560      	str	r0, [r4, #84]	; 0x54
 801126a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801126c:	602f      	str	r7, [r5, #0]
 801126e:	2900      	cmp	r1, #0
 8011270:	d0c9      	beq.n	8011206 <__sflush_r+0x1a>
 8011272:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011276:	4299      	cmp	r1, r3
 8011278:	d002      	beq.n	8011280 <__sflush_r+0x94>
 801127a:	4628      	mov	r0, r5
 801127c:	f000 f994 	bl	80115a8 <_free_r>
 8011280:	2000      	movs	r0, #0
 8011282:	6360      	str	r0, [r4, #52]	; 0x34
 8011284:	e7c0      	b.n	8011208 <__sflush_r+0x1c>
 8011286:	2301      	movs	r3, #1
 8011288:	4628      	mov	r0, r5
 801128a:	47b0      	blx	r6
 801128c:	1c41      	adds	r1, r0, #1
 801128e:	d1c8      	bne.n	8011222 <__sflush_r+0x36>
 8011290:	682b      	ldr	r3, [r5, #0]
 8011292:	2b00      	cmp	r3, #0
 8011294:	d0c5      	beq.n	8011222 <__sflush_r+0x36>
 8011296:	2b1d      	cmp	r3, #29
 8011298:	d001      	beq.n	801129e <__sflush_r+0xb2>
 801129a:	2b16      	cmp	r3, #22
 801129c:	d101      	bne.n	80112a2 <__sflush_r+0xb6>
 801129e:	602f      	str	r7, [r5, #0]
 80112a0:	e7b1      	b.n	8011206 <__sflush_r+0x1a>
 80112a2:	89a3      	ldrh	r3, [r4, #12]
 80112a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80112a8:	81a3      	strh	r3, [r4, #12]
 80112aa:	e7ad      	b.n	8011208 <__sflush_r+0x1c>
 80112ac:	690f      	ldr	r7, [r1, #16]
 80112ae:	2f00      	cmp	r7, #0
 80112b0:	d0a9      	beq.n	8011206 <__sflush_r+0x1a>
 80112b2:	0793      	lsls	r3, r2, #30
 80112b4:	680e      	ldr	r6, [r1, #0]
 80112b6:	bf08      	it	eq
 80112b8:	694b      	ldreq	r3, [r1, #20]
 80112ba:	600f      	str	r7, [r1, #0]
 80112bc:	bf18      	it	ne
 80112be:	2300      	movne	r3, #0
 80112c0:	eba6 0807 	sub.w	r8, r6, r7
 80112c4:	608b      	str	r3, [r1, #8]
 80112c6:	f1b8 0f00 	cmp.w	r8, #0
 80112ca:	dd9c      	ble.n	8011206 <__sflush_r+0x1a>
 80112cc:	4643      	mov	r3, r8
 80112ce:	463a      	mov	r2, r7
 80112d0:	6a21      	ldr	r1, [r4, #32]
 80112d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80112d4:	4628      	mov	r0, r5
 80112d6:	47b0      	blx	r6
 80112d8:	2800      	cmp	r0, #0
 80112da:	dc06      	bgt.n	80112ea <__sflush_r+0xfe>
 80112dc:	89a3      	ldrh	r3, [r4, #12]
 80112de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80112e2:	81a3      	strh	r3, [r4, #12]
 80112e4:	f04f 30ff 	mov.w	r0, #4294967295
 80112e8:	e78e      	b.n	8011208 <__sflush_r+0x1c>
 80112ea:	4407      	add	r7, r0
 80112ec:	eba8 0800 	sub.w	r8, r8, r0
 80112f0:	e7e9      	b.n	80112c6 <__sflush_r+0xda>
 80112f2:	bf00      	nop
 80112f4:	20400001 	.word	0x20400001

080112f8 <_fflush_r>:
 80112f8:	b538      	push	{r3, r4, r5, lr}
 80112fa:	690b      	ldr	r3, [r1, #16]
 80112fc:	4605      	mov	r5, r0
 80112fe:	460c      	mov	r4, r1
 8011300:	b1db      	cbz	r3, 801133a <_fflush_r+0x42>
 8011302:	b118      	cbz	r0, 801130c <_fflush_r+0x14>
 8011304:	6983      	ldr	r3, [r0, #24]
 8011306:	b90b      	cbnz	r3, 801130c <_fflush_r+0x14>
 8011308:	f000 f860 	bl	80113cc <__sinit>
 801130c:	4b0c      	ldr	r3, [pc, #48]	; (8011340 <_fflush_r+0x48>)
 801130e:	429c      	cmp	r4, r3
 8011310:	d109      	bne.n	8011326 <_fflush_r+0x2e>
 8011312:	686c      	ldr	r4, [r5, #4]
 8011314:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011318:	b17b      	cbz	r3, 801133a <_fflush_r+0x42>
 801131a:	4621      	mov	r1, r4
 801131c:	4628      	mov	r0, r5
 801131e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011322:	f7ff bf63 	b.w	80111ec <__sflush_r>
 8011326:	4b07      	ldr	r3, [pc, #28]	; (8011344 <_fflush_r+0x4c>)
 8011328:	429c      	cmp	r4, r3
 801132a:	d101      	bne.n	8011330 <_fflush_r+0x38>
 801132c:	68ac      	ldr	r4, [r5, #8]
 801132e:	e7f1      	b.n	8011314 <_fflush_r+0x1c>
 8011330:	4b05      	ldr	r3, [pc, #20]	; (8011348 <_fflush_r+0x50>)
 8011332:	429c      	cmp	r4, r3
 8011334:	bf08      	it	eq
 8011336:	68ec      	ldreq	r4, [r5, #12]
 8011338:	e7ec      	b.n	8011314 <_fflush_r+0x1c>
 801133a:	2000      	movs	r0, #0
 801133c:	bd38      	pop	{r3, r4, r5, pc}
 801133e:	bf00      	nop
 8011340:	08026a04 	.word	0x08026a04
 8011344:	08026a24 	.word	0x08026a24
 8011348:	080269e4 	.word	0x080269e4

0801134c <std>:
 801134c:	2300      	movs	r3, #0
 801134e:	b510      	push	{r4, lr}
 8011350:	4604      	mov	r4, r0
 8011352:	e9c0 3300 	strd	r3, r3, [r0]
 8011356:	6083      	str	r3, [r0, #8]
 8011358:	8181      	strh	r1, [r0, #12]
 801135a:	6643      	str	r3, [r0, #100]	; 0x64
 801135c:	81c2      	strh	r2, [r0, #14]
 801135e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011362:	6183      	str	r3, [r0, #24]
 8011364:	4619      	mov	r1, r3
 8011366:	2208      	movs	r2, #8
 8011368:	305c      	adds	r0, #92	; 0x5c
 801136a:	f7ff fdfa 	bl	8010f62 <memset>
 801136e:	4b05      	ldr	r3, [pc, #20]	; (8011384 <std+0x38>)
 8011370:	6263      	str	r3, [r4, #36]	; 0x24
 8011372:	4b05      	ldr	r3, [pc, #20]	; (8011388 <std+0x3c>)
 8011374:	62a3      	str	r3, [r4, #40]	; 0x28
 8011376:	4b05      	ldr	r3, [pc, #20]	; (801138c <std+0x40>)
 8011378:	62e3      	str	r3, [r4, #44]	; 0x2c
 801137a:	4b05      	ldr	r3, [pc, #20]	; (8011390 <std+0x44>)
 801137c:	6224      	str	r4, [r4, #32]
 801137e:	6323      	str	r3, [r4, #48]	; 0x30
 8011380:	bd10      	pop	{r4, pc}
 8011382:	bf00      	nop
 8011384:	08011ca9 	.word	0x08011ca9
 8011388:	08011ccb 	.word	0x08011ccb
 801138c:	08011d03 	.word	0x08011d03
 8011390:	08011d27 	.word	0x08011d27

08011394 <_cleanup_r>:
 8011394:	4901      	ldr	r1, [pc, #4]	; (801139c <_cleanup_r+0x8>)
 8011396:	f000 b885 	b.w	80114a4 <_fwalk_reent>
 801139a:	bf00      	nop
 801139c:	080112f9 	.word	0x080112f9

080113a0 <__sfmoreglue>:
 80113a0:	b570      	push	{r4, r5, r6, lr}
 80113a2:	1e4a      	subs	r2, r1, #1
 80113a4:	2568      	movs	r5, #104	; 0x68
 80113a6:	4355      	muls	r5, r2
 80113a8:	460e      	mov	r6, r1
 80113aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80113ae:	f000 f949 	bl	8011644 <_malloc_r>
 80113b2:	4604      	mov	r4, r0
 80113b4:	b140      	cbz	r0, 80113c8 <__sfmoreglue+0x28>
 80113b6:	2100      	movs	r1, #0
 80113b8:	e9c0 1600 	strd	r1, r6, [r0]
 80113bc:	300c      	adds	r0, #12
 80113be:	60a0      	str	r0, [r4, #8]
 80113c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80113c4:	f7ff fdcd 	bl	8010f62 <memset>
 80113c8:	4620      	mov	r0, r4
 80113ca:	bd70      	pop	{r4, r5, r6, pc}

080113cc <__sinit>:
 80113cc:	6983      	ldr	r3, [r0, #24]
 80113ce:	b510      	push	{r4, lr}
 80113d0:	4604      	mov	r4, r0
 80113d2:	bb33      	cbnz	r3, 8011422 <__sinit+0x56>
 80113d4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80113d8:	6503      	str	r3, [r0, #80]	; 0x50
 80113da:	4b12      	ldr	r3, [pc, #72]	; (8011424 <__sinit+0x58>)
 80113dc:	4a12      	ldr	r2, [pc, #72]	; (8011428 <__sinit+0x5c>)
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	6282      	str	r2, [r0, #40]	; 0x28
 80113e2:	4298      	cmp	r0, r3
 80113e4:	bf04      	itt	eq
 80113e6:	2301      	moveq	r3, #1
 80113e8:	6183      	streq	r3, [r0, #24]
 80113ea:	f000 f81f 	bl	801142c <__sfp>
 80113ee:	6060      	str	r0, [r4, #4]
 80113f0:	4620      	mov	r0, r4
 80113f2:	f000 f81b 	bl	801142c <__sfp>
 80113f6:	60a0      	str	r0, [r4, #8]
 80113f8:	4620      	mov	r0, r4
 80113fa:	f000 f817 	bl	801142c <__sfp>
 80113fe:	2200      	movs	r2, #0
 8011400:	60e0      	str	r0, [r4, #12]
 8011402:	2104      	movs	r1, #4
 8011404:	6860      	ldr	r0, [r4, #4]
 8011406:	f7ff ffa1 	bl	801134c <std>
 801140a:	2201      	movs	r2, #1
 801140c:	2109      	movs	r1, #9
 801140e:	68a0      	ldr	r0, [r4, #8]
 8011410:	f7ff ff9c 	bl	801134c <std>
 8011414:	2202      	movs	r2, #2
 8011416:	2112      	movs	r1, #18
 8011418:	68e0      	ldr	r0, [r4, #12]
 801141a:	f7ff ff97 	bl	801134c <std>
 801141e:	2301      	movs	r3, #1
 8011420:	61a3      	str	r3, [r4, #24]
 8011422:	bd10      	pop	{r4, pc}
 8011424:	080269e0 	.word	0x080269e0
 8011428:	08011395 	.word	0x08011395

0801142c <__sfp>:
 801142c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801142e:	4b1b      	ldr	r3, [pc, #108]	; (801149c <__sfp+0x70>)
 8011430:	681e      	ldr	r6, [r3, #0]
 8011432:	69b3      	ldr	r3, [r6, #24]
 8011434:	4607      	mov	r7, r0
 8011436:	b913      	cbnz	r3, 801143e <__sfp+0x12>
 8011438:	4630      	mov	r0, r6
 801143a:	f7ff ffc7 	bl	80113cc <__sinit>
 801143e:	3648      	adds	r6, #72	; 0x48
 8011440:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011444:	3b01      	subs	r3, #1
 8011446:	d503      	bpl.n	8011450 <__sfp+0x24>
 8011448:	6833      	ldr	r3, [r6, #0]
 801144a:	b133      	cbz	r3, 801145a <__sfp+0x2e>
 801144c:	6836      	ldr	r6, [r6, #0]
 801144e:	e7f7      	b.n	8011440 <__sfp+0x14>
 8011450:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011454:	b16d      	cbz	r5, 8011472 <__sfp+0x46>
 8011456:	3468      	adds	r4, #104	; 0x68
 8011458:	e7f4      	b.n	8011444 <__sfp+0x18>
 801145a:	2104      	movs	r1, #4
 801145c:	4638      	mov	r0, r7
 801145e:	f7ff ff9f 	bl	80113a0 <__sfmoreglue>
 8011462:	6030      	str	r0, [r6, #0]
 8011464:	2800      	cmp	r0, #0
 8011466:	d1f1      	bne.n	801144c <__sfp+0x20>
 8011468:	230c      	movs	r3, #12
 801146a:	603b      	str	r3, [r7, #0]
 801146c:	4604      	mov	r4, r0
 801146e:	4620      	mov	r0, r4
 8011470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011472:	4b0b      	ldr	r3, [pc, #44]	; (80114a0 <__sfp+0x74>)
 8011474:	6665      	str	r5, [r4, #100]	; 0x64
 8011476:	e9c4 5500 	strd	r5, r5, [r4]
 801147a:	60a5      	str	r5, [r4, #8]
 801147c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011480:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8011484:	2208      	movs	r2, #8
 8011486:	4629      	mov	r1, r5
 8011488:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801148c:	f7ff fd69 	bl	8010f62 <memset>
 8011490:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011494:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011498:	e7e9      	b.n	801146e <__sfp+0x42>
 801149a:	bf00      	nop
 801149c:	080269e0 	.word	0x080269e0
 80114a0:	ffff0001 	.word	0xffff0001

080114a4 <_fwalk_reent>:
 80114a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80114a8:	4680      	mov	r8, r0
 80114aa:	4689      	mov	r9, r1
 80114ac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80114b0:	2600      	movs	r6, #0
 80114b2:	b914      	cbnz	r4, 80114ba <_fwalk_reent+0x16>
 80114b4:	4630      	mov	r0, r6
 80114b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80114ba:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80114be:	3f01      	subs	r7, #1
 80114c0:	d501      	bpl.n	80114c6 <_fwalk_reent+0x22>
 80114c2:	6824      	ldr	r4, [r4, #0]
 80114c4:	e7f5      	b.n	80114b2 <_fwalk_reent+0xe>
 80114c6:	89ab      	ldrh	r3, [r5, #12]
 80114c8:	2b01      	cmp	r3, #1
 80114ca:	d907      	bls.n	80114dc <_fwalk_reent+0x38>
 80114cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80114d0:	3301      	adds	r3, #1
 80114d2:	d003      	beq.n	80114dc <_fwalk_reent+0x38>
 80114d4:	4629      	mov	r1, r5
 80114d6:	4640      	mov	r0, r8
 80114d8:	47c8      	blx	r9
 80114da:	4306      	orrs	r6, r0
 80114dc:	3568      	adds	r5, #104	; 0x68
 80114de:	e7ee      	b.n	80114be <_fwalk_reent+0x1a>

080114e0 <__swhatbuf_r>:
 80114e0:	b570      	push	{r4, r5, r6, lr}
 80114e2:	460e      	mov	r6, r1
 80114e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114e8:	2900      	cmp	r1, #0
 80114ea:	b096      	sub	sp, #88	; 0x58
 80114ec:	4614      	mov	r4, r2
 80114ee:	461d      	mov	r5, r3
 80114f0:	da07      	bge.n	8011502 <__swhatbuf_r+0x22>
 80114f2:	2300      	movs	r3, #0
 80114f4:	602b      	str	r3, [r5, #0]
 80114f6:	89b3      	ldrh	r3, [r6, #12]
 80114f8:	061a      	lsls	r2, r3, #24
 80114fa:	d410      	bmi.n	801151e <__swhatbuf_r+0x3e>
 80114fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011500:	e00e      	b.n	8011520 <__swhatbuf_r+0x40>
 8011502:	466a      	mov	r2, sp
 8011504:	f000 fc36 	bl	8011d74 <_fstat_r>
 8011508:	2800      	cmp	r0, #0
 801150a:	dbf2      	blt.n	80114f2 <__swhatbuf_r+0x12>
 801150c:	9a01      	ldr	r2, [sp, #4]
 801150e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011512:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011516:	425a      	negs	r2, r3
 8011518:	415a      	adcs	r2, r3
 801151a:	602a      	str	r2, [r5, #0]
 801151c:	e7ee      	b.n	80114fc <__swhatbuf_r+0x1c>
 801151e:	2340      	movs	r3, #64	; 0x40
 8011520:	2000      	movs	r0, #0
 8011522:	6023      	str	r3, [r4, #0]
 8011524:	b016      	add	sp, #88	; 0x58
 8011526:	bd70      	pop	{r4, r5, r6, pc}

08011528 <__smakebuf_r>:
 8011528:	898b      	ldrh	r3, [r1, #12]
 801152a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801152c:	079d      	lsls	r5, r3, #30
 801152e:	4606      	mov	r6, r0
 8011530:	460c      	mov	r4, r1
 8011532:	d507      	bpl.n	8011544 <__smakebuf_r+0x1c>
 8011534:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011538:	6023      	str	r3, [r4, #0]
 801153a:	6123      	str	r3, [r4, #16]
 801153c:	2301      	movs	r3, #1
 801153e:	6163      	str	r3, [r4, #20]
 8011540:	b002      	add	sp, #8
 8011542:	bd70      	pop	{r4, r5, r6, pc}
 8011544:	ab01      	add	r3, sp, #4
 8011546:	466a      	mov	r2, sp
 8011548:	f7ff ffca 	bl	80114e0 <__swhatbuf_r>
 801154c:	9900      	ldr	r1, [sp, #0]
 801154e:	4605      	mov	r5, r0
 8011550:	4630      	mov	r0, r6
 8011552:	f000 f877 	bl	8011644 <_malloc_r>
 8011556:	b948      	cbnz	r0, 801156c <__smakebuf_r+0x44>
 8011558:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801155c:	059a      	lsls	r2, r3, #22
 801155e:	d4ef      	bmi.n	8011540 <__smakebuf_r+0x18>
 8011560:	f023 0303 	bic.w	r3, r3, #3
 8011564:	f043 0302 	orr.w	r3, r3, #2
 8011568:	81a3      	strh	r3, [r4, #12]
 801156a:	e7e3      	b.n	8011534 <__smakebuf_r+0xc>
 801156c:	4b0d      	ldr	r3, [pc, #52]	; (80115a4 <__smakebuf_r+0x7c>)
 801156e:	62b3      	str	r3, [r6, #40]	; 0x28
 8011570:	89a3      	ldrh	r3, [r4, #12]
 8011572:	6020      	str	r0, [r4, #0]
 8011574:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011578:	81a3      	strh	r3, [r4, #12]
 801157a:	9b00      	ldr	r3, [sp, #0]
 801157c:	6163      	str	r3, [r4, #20]
 801157e:	9b01      	ldr	r3, [sp, #4]
 8011580:	6120      	str	r0, [r4, #16]
 8011582:	b15b      	cbz	r3, 801159c <__smakebuf_r+0x74>
 8011584:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011588:	4630      	mov	r0, r6
 801158a:	f000 fc05 	bl	8011d98 <_isatty_r>
 801158e:	b128      	cbz	r0, 801159c <__smakebuf_r+0x74>
 8011590:	89a3      	ldrh	r3, [r4, #12]
 8011592:	f023 0303 	bic.w	r3, r3, #3
 8011596:	f043 0301 	orr.w	r3, r3, #1
 801159a:	81a3      	strh	r3, [r4, #12]
 801159c:	89a3      	ldrh	r3, [r4, #12]
 801159e:	431d      	orrs	r5, r3
 80115a0:	81a5      	strh	r5, [r4, #12]
 80115a2:	e7cd      	b.n	8011540 <__smakebuf_r+0x18>
 80115a4:	08011395 	.word	0x08011395

080115a8 <_free_r>:
 80115a8:	b538      	push	{r3, r4, r5, lr}
 80115aa:	4605      	mov	r5, r0
 80115ac:	2900      	cmp	r1, #0
 80115ae:	d045      	beq.n	801163c <_free_r+0x94>
 80115b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80115b4:	1f0c      	subs	r4, r1, #4
 80115b6:	2b00      	cmp	r3, #0
 80115b8:	bfb8      	it	lt
 80115ba:	18e4      	addlt	r4, r4, r3
 80115bc:	f000 fc0e 	bl	8011ddc <__malloc_lock>
 80115c0:	4a1f      	ldr	r2, [pc, #124]	; (8011640 <_free_r+0x98>)
 80115c2:	6813      	ldr	r3, [r2, #0]
 80115c4:	4610      	mov	r0, r2
 80115c6:	b933      	cbnz	r3, 80115d6 <_free_r+0x2e>
 80115c8:	6063      	str	r3, [r4, #4]
 80115ca:	6014      	str	r4, [r2, #0]
 80115cc:	4628      	mov	r0, r5
 80115ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80115d2:	f000 bc04 	b.w	8011dde <__malloc_unlock>
 80115d6:	42a3      	cmp	r3, r4
 80115d8:	d90c      	bls.n	80115f4 <_free_r+0x4c>
 80115da:	6821      	ldr	r1, [r4, #0]
 80115dc:	1862      	adds	r2, r4, r1
 80115de:	4293      	cmp	r3, r2
 80115e0:	bf04      	itt	eq
 80115e2:	681a      	ldreq	r2, [r3, #0]
 80115e4:	685b      	ldreq	r3, [r3, #4]
 80115e6:	6063      	str	r3, [r4, #4]
 80115e8:	bf04      	itt	eq
 80115ea:	1852      	addeq	r2, r2, r1
 80115ec:	6022      	streq	r2, [r4, #0]
 80115ee:	6004      	str	r4, [r0, #0]
 80115f0:	e7ec      	b.n	80115cc <_free_r+0x24>
 80115f2:	4613      	mov	r3, r2
 80115f4:	685a      	ldr	r2, [r3, #4]
 80115f6:	b10a      	cbz	r2, 80115fc <_free_r+0x54>
 80115f8:	42a2      	cmp	r2, r4
 80115fa:	d9fa      	bls.n	80115f2 <_free_r+0x4a>
 80115fc:	6819      	ldr	r1, [r3, #0]
 80115fe:	1858      	adds	r0, r3, r1
 8011600:	42a0      	cmp	r0, r4
 8011602:	d10b      	bne.n	801161c <_free_r+0x74>
 8011604:	6820      	ldr	r0, [r4, #0]
 8011606:	4401      	add	r1, r0
 8011608:	1858      	adds	r0, r3, r1
 801160a:	4282      	cmp	r2, r0
 801160c:	6019      	str	r1, [r3, #0]
 801160e:	d1dd      	bne.n	80115cc <_free_r+0x24>
 8011610:	6810      	ldr	r0, [r2, #0]
 8011612:	6852      	ldr	r2, [r2, #4]
 8011614:	605a      	str	r2, [r3, #4]
 8011616:	4401      	add	r1, r0
 8011618:	6019      	str	r1, [r3, #0]
 801161a:	e7d7      	b.n	80115cc <_free_r+0x24>
 801161c:	d902      	bls.n	8011624 <_free_r+0x7c>
 801161e:	230c      	movs	r3, #12
 8011620:	602b      	str	r3, [r5, #0]
 8011622:	e7d3      	b.n	80115cc <_free_r+0x24>
 8011624:	6820      	ldr	r0, [r4, #0]
 8011626:	1821      	adds	r1, r4, r0
 8011628:	428a      	cmp	r2, r1
 801162a:	bf04      	itt	eq
 801162c:	6811      	ldreq	r1, [r2, #0]
 801162e:	6852      	ldreq	r2, [r2, #4]
 8011630:	6062      	str	r2, [r4, #4]
 8011632:	bf04      	itt	eq
 8011634:	1809      	addeq	r1, r1, r0
 8011636:	6021      	streq	r1, [r4, #0]
 8011638:	605c      	str	r4, [r3, #4]
 801163a:	e7c7      	b.n	80115cc <_free_r+0x24>
 801163c:	bd38      	pop	{r3, r4, r5, pc}
 801163e:	bf00      	nop
 8011640:	20004200 	.word	0x20004200

08011644 <_malloc_r>:
 8011644:	b570      	push	{r4, r5, r6, lr}
 8011646:	1ccd      	adds	r5, r1, #3
 8011648:	f025 0503 	bic.w	r5, r5, #3
 801164c:	3508      	adds	r5, #8
 801164e:	2d0c      	cmp	r5, #12
 8011650:	bf38      	it	cc
 8011652:	250c      	movcc	r5, #12
 8011654:	2d00      	cmp	r5, #0
 8011656:	4606      	mov	r6, r0
 8011658:	db01      	blt.n	801165e <_malloc_r+0x1a>
 801165a:	42a9      	cmp	r1, r5
 801165c:	d903      	bls.n	8011666 <_malloc_r+0x22>
 801165e:	230c      	movs	r3, #12
 8011660:	6033      	str	r3, [r6, #0]
 8011662:	2000      	movs	r0, #0
 8011664:	bd70      	pop	{r4, r5, r6, pc}
 8011666:	f000 fbb9 	bl	8011ddc <__malloc_lock>
 801166a:	4a21      	ldr	r2, [pc, #132]	; (80116f0 <_malloc_r+0xac>)
 801166c:	6814      	ldr	r4, [r2, #0]
 801166e:	4621      	mov	r1, r4
 8011670:	b991      	cbnz	r1, 8011698 <_malloc_r+0x54>
 8011672:	4c20      	ldr	r4, [pc, #128]	; (80116f4 <_malloc_r+0xb0>)
 8011674:	6823      	ldr	r3, [r4, #0]
 8011676:	b91b      	cbnz	r3, 8011680 <_malloc_r+0x3c>
 8011678:	4630      	mov	r0, r6
 801167a:	f000 fb05 	bl	8011c88 <_sbrk_r>
 801167e:	6020      	str	r0, [r4, #0]
 8011680:	4629      	mov	r1, r5
 8011682:	4630      	mov	r0, r6
 8011684:	f000 fb00 	bl	8011c88 <_sbrk_r>
 8011688:	1c43      	adds	r3, r0, #1
 801168a:	d124      	bne.n	80116d6 <_malloc_r+0x92>
 801168c:	230c      	movs	r3, #12
 801168e:	6033      	str	r3, [r6, #0]
 8011690:	4630      	mov	r0, r6
 8011692:	f000 fba4 	bl	8011dde <__malloc_unlock>
 8011696:	e7e4      	b.n	8011662 <_malloc_r+0x1e>
 8011698:	680b      	ldr	r3, [r1, #0]
 801169a:	1b5b      	subs	r3, r3, r5
 801169c:	d418      	bmi.n	80116d0 <_malloc_r+0x8c>
 801169e:	2b0b      	cmp	r3, #11
 80116a0:	d90f      	bls.n	80116c2 <_malloc_r+0x7e>
 80116a2:	600b      	str	r3, [r1, #0]
 80116a4:	50cd      	str	r5, [r1, r3]
 80116a6:	18cc      	adds	r4, r1, r3
 80116a8:	4630      	mov	r0, r6
 80116aa:	f000 fb98 	bl	8011dde <__malloc_unlock>
 80116ae:	f104 000b 	add.w	r0, r4, #11
 80116b2:	1d23      	adds	r3, r4, #4
 80116b4:	f020 0007 	bic.w	r0, r0, #7
 80116b8:	1ac3      	subs	r3, r0, r3
 80116ba:	d0d3      	beq.n	8011664 <_malloc_r+0x20>
 80116bc:	425a      	negs	r2, r3
 80116be:	50e2      	str	r2, [r4, r3]
 80116c0:	e7d0      	b.n	8011664 <_malloc_r+0x20>
 80116c2:	428c      	cmp	r4, r1
 80116c4:	684b      	ldr	r3, [r1, #4]
 80116c6:	bf16      	itet	ne
 80116c8:	6063      	strne	r3, [r4, #4]
 80116ca:	6013      	streq	r3, [r2, #0]
 80116cc:	460c      	movne	r4, r1
 80116ce:	e7eb      	b.n	80116a8 <_malloc_r+0x64>
 80116d0:	460c      	mov	r4, r1
 80116d2:	6849      	ldr	r1, [r1, #4]
 80116d4:	e7cc      	b.n	8011670 <_malloc_r+0x2c>
 80116d6:	1cc4      	adds	r4, r0, #3
 80116d8:	f024 0403 	bic.w	r4, r4, #3
 80116dc:	42a0      	cmp	r0, r4
 80116de:	d005      	beq.n	80116ec <_malloc_r+0xa8>
 80116e0:	1a21      	subs	r1, r4, r0
 80116e2:	4630      	mov	r0, r6
 80116e4:	f000 fad0 	bl	8011c88 <_sbrk_r>
 80116e8:	3001      	adds	r0, #1
 80116ea:	d0cf      	beq.n	801168c <_malloc_r+0x48>
 80116ec:	6025      	str	r5, [r4, #0]
 80116ee:	e7db      	b.n	80116a8 <_malloc_r+0x64>
 80116f0:	20004200 	.word	0x20004200
 80116f4:	20004204 	.word	0x20004204

080116f8 <__sfputc_r>:
 80116f8:	6893      	ldr	r3, [r2, #8]
 80116fa:	3b01      	subs	r3, #1
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	b410      	push	{r4}
 8011700:	6093      	str	r3, [r2, #8]
 8011702:	da08      	bge.n	8011716 <__sfputc_r+0x1e>
 8011704:	6994      	ldr	r4, [r2, #24]
 8011706:	42a3      	cmp	r3, r4
 8011708:	db01      	blt.n	801170e <__sfputc_r+0x16>
 801170a:	290a      	cmp	r1, #10
 801170c:	d103      	bne.n	8011716 <__sfputc_r+0x1e>
 801170e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011712:	f7ff bcab 	b.w	801106c <__swbuf_r>
 8011716:	6813      	ldr	r3, [r2, #0]
 8011718:	1c58      	adds	r0, r3, #1
 801171a:	6010      	str	r0, [r2, #0]
 801171c:	7019      	strb	r1, [r3, #0]
 801171e:	4608      	mov	r0, r1
 8011720:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011724:	4770      	bx	lr

08011726 <__sfputs_r>:
 8011726:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011728:	4606      	mov	r6, r0
 801172a:	460f      	mov	r7, r1
 801172c:	4614      	mov	r4, r2
 801172e:	18d5      	adds	r5, r2, r3
 8011730:	42ac      	cmp	r4, r5
 8011732:	d101      	bne.n	8011738 <__sfputs_r+0x12>
 8011734:	2000      	movs	r0, #0
 8011736:	e007      	b.n	8011748 <__sfputs_r+0x22>
 8011738:	463a      	mov	r2, r7
 801173a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801173e:	4630      	mov	r0, r6
 8011740:	f7ff ffda 	bl	80116f8 <__sfputc_r>
 8011744:	1c43      	adds	r3, r0, #1
 8011746:	d1f3      	bne.n	8011730 <__sfputs_r+0xa>
 8011748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801174c <_vfiprintf_r>:
 801174c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011750:	460c      	mov	r4, r1
 8011752:	b09d      	sub	sp, #116	; 0x74
 8011754:	4617      	mov	r7, r2
 8011756:	461d      	mov	r5, r3
 8011758:	4606      	mov	r6, r0
 801175a:	b118      	cbz	r0, 8011764 <_vfiprintf_r+0x18>
 801175c:	6983      	ldr	r3, [r0, #24]
 801175e:	b90b      	cbnz	r3, 8011764 <_vfiprintf_r+0x18>
 8011760:	f7ff fe34 	bl	80113cc <__sinit>
 8011764:	4b7c      	ldr	r3, [pc, #496]	; (8011958 <_vfiprintf_r+0x20c>)
 8011766:	429c      	cmp	r4, r3
 8011768:	d158      	bne.n	801181c <_vfiprintf_r+0xd0>
 801176a:	6874      	ldr	r4, [r6, #4]
 801176c:	89a3      	ldrh	r3, [r4, #12]
 801176e:	0718      	lsls	r0, r3, #28
 8011770:	d55e      	bpl.n	8011830 <_vfiprintf_r+0xe4>
 8011772:	6923      	ldr	r3, [r4, #16]
 8011774:	2b00      	cmp	r3, #0
 8011776:	d05b      	beq.n	8011830 <_vfiprintf_r+0xe4>
 8011778:	2300      	movs	r3, #0
 801177a:	9309      	str	r3, [sp, #36]	; 0x24
 801177c:	2320      	movs	r3, #32
 801177e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011782:	2330      	movs	r3, #48	; 0x30
 8011784:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011788:	9503      	str	r5, [sp, #12]
 801178a:	f04f 0b01 	mov.w	fp, #1
 801178e:	46b8      	mov	r8, r7
 8011790:	4645      	mov	r5, r8
 8011792:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011796:	b10b      	cbz	r3, 801179c <_vfiprintf_r+0x50>
 8011798:	2b25      	cmp	r3, #37	; 0x25
 801179a:	d154      	bne.n	8011846 <_vfiprintf_r+0xfa>
 801179c:	ebb8 0a07 	subs.w	sl, r8, r7
 80117a0:	d00b      	beq.n	80117ba <_vfiprintf_r+0x6e>
 80117a2:	4653      	mov	r3, sl
 80117a4:	463a      	mov	r2, r7
 80117a6:	4621      	mov	r1, r4
 80117a8:	4630      	mov	r0, r6
 80117aa:	f7ff ffbc 	bl	8011726 <__sfputs_r>
 80117ae:	3001      	adds	r0, #1
 80117b0:	f000 80c2 	beq.w	8011938 <_vfiprintf_r+0x1ec>
 80117b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80117b6:	4453      	add	r3, sl
 80117b8:	9309      	str	r3, [sp, #36]	; 0x24
 80117ba:	f898 3000 	ldrb.w	r3, [r8]
 80117be:	2b00      	cmp	r3, #0
 80117c0:	f000 80ba 	beq.w	8011938 <_vfiprintf_r+0x1ec>
 80117c4:	2300      	movs	r3, #0
 80117c6:	f04f 32ff 	mov.w	r2, #4294967295
 80117ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80117ce:	9304      	str	r3, [sp, #16]
 80117d0:	9307      	str	r3, [sp, #28]
 80117d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80117d6:	931a      	str	r3, [sp, #104]	; 0x68
 80117d8:	46a8      	mov	r8, r5
 80117da:	2205      	movs	r2, #5
 80117dc:	f818 1b01 	ldrb.w	r1, [r8], #1
 80117e0:	485e      	ldr	r0, [pc, #376]	; (801195c <_vfiprintf_r+0x210>)
 80117e2:	f7f6 fc2d 	bl	8008040 <memchr>
 80117e6:	9b04      	ldr	r3, [sp, #16]
 80117e8:	bb78      	cbnz	r0, 801184a <_vfiprintf_r+0xfe>
 80117ea:	06d9      	lsls	r1, r3, #27
 80117ec:	bf44      	itt	mi
 80117ee:	2220      	movmi	r2, #32
 80117f0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80117f4:	071a      	lsls	r2, r3, #28
 80117f6:	bf44      	itt	mi
 80117f8:	222b      	movmi	r2, #43	; 0x2b
 80117fa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80117fe:	782a      	ldrb	r2, [r5, #0]
 8011800:	2a2a      	cmp	r2, #42	; 0x2a
 8011802:	d02a      	beq.n	801185a <_vfiprintf_r+0x10e>
 8011804:	9a07      	ldr	r2, [sp, #28]
 8011806:	46a8      	mov	r8, r5
 8011808:	2000      	movs	r0, #0
 801180a:	250a      	movs	r5, #10
 801180c:	4641      	mov	r1, r8
 801180e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011812:	3b30      	subs	r3, #48	; 0x30
 8011814:	2b09      	cmp	r3, #9
 8011816:	d969      	bls.n	80118ec <_vfiprintf_r+0x1a0>
 8011818:	b360      	cbz	r0, 8011874 <_vfiprintf_r+0x128>
 801181a:	e024      	b.n	8011866 <_vfiprintf_r+0x11a>
 801181c:	4b50      	ldr	r3, [pc, #320]	; (8011960 <_vfiprintf_r+0x214>)
 801181e:	429c      	cmp	r4, r3
 8011820:	d101      	bne.n	8011826 <_vfiprintf_r+0xda>
 8011822:	68b4      	ldr	r4, [r6, #8]
 8011824:	e7a2      	b.n	801176c <_vfiprintf_r+0x20>
 8011826:	4b4f      	ldr	r3, [pc, #316]	; (8011964 <_vfiprintf_r+0x218>)
 8011828:	429c      	cmp	r4, r3
 801182a:	bf08      	it	eq
 801182c:	68f4      	ldreq	r4, [r6, #12]
 801182e:	e79d      	b.n	801176c <_vfiprintf_r+0x20>
 8011830:	4621      	mov	r1, r4
 8011832:	4630      	mov	r0, r6
 8011834:	f7ff fc6c 	bl	8011110 <__swsetup_r>
 8011838:	2800      	cmp	r0, #0
 801183a:	d09d      	beq.n	8011778 <_vfiprintf_r+0x2c>
 801183c:	f04f 30ff 	mov.w	r0, #4294967295
 8011840:	b01d      	add	sp, #116	; 0x74
 8011842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011846:	46a8      	mov	r8, r5
 8011848:	e7a2      	b.n	8011790 <_vfiprintf_r+0x44>
 801184a:	4a44      	ldr	r2, [pc, #272]	; (801195c <_vfiprintf_r+0x210>)
 801184c:	1a80      	subs	r0, r0, r2
 801184e:	fa0b f000 	lsl.w	r0, fp, r0
 8011852:	4318      	orrs	r0, r3
 8011854:	9004      	str	r0, [sp, #16]
 8011856:	4645      	mov	r5, r8
 8011858:	e7be      	b.n	80117d8 <_vfiprintf_r+0x8c>
 801185a:	9a03      	ldr	r2, [sp, #12]
 801185c:	1d11      	adds	r1, r2, #4
 801185e:	6812      	ldr	r2, [r2, #0]
 8011860:	9103      	str	r1, [sp, #12]
 8011862:	2a00      	cmp	r2, #0
 8011864:	db01      	blt.n	801186a <_vfiprintf_r+0x11e>
 8011866:	9207      	str	r2, [sp, #28]
 8011868:	e004      	b.n	8011874 <_vfiprintf_r+0x128>
 801186a:	4252      	negs	r2, r2
 801186c:	f043 0302 	orr.w	r3, r3, #2
 8011870:	9207      	str	r2, [sp, #28]
 8011872:	9304      	str	r3, [sp, #16]
 8011874:	f898 3000 	ldrb.w	r3, [r8]
 8011878:	2b2e      	cmp	r3, #46	; 0x2e
 801187a:	d10e      	bne.n	801189a <_vfiprintf_r+0x14e>
 801187c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011880:	2b2a      	cmp	r3, #42	; 0x2a
 8011882:	d138      	bne.n	80118f6 <_vfiprintf_r+0x1aa>
 8011884:	9b03      	ldr	r3, [sp, #12]
 8011886:	1d1a      	adds	r2, r3, #4
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	9203      	str	r2, [sp, #12]
 801188c:	2b00      	cmp	r3, #0
 801188e:	bfb8      	it	lt
 8011890:	f04f 33ff 	movlt.w	r3, #4294967295
 8011894:	f108 0802 	add.w	r8, r8, #2
 8011898:	9305      	str	r3, [sp, #20]
 801189a:	4d33      	ldr	r5, [pc, #204]	; (8011968 <_vfiprintf_r+0x21c>)
 801189c:	f898 1000 	ldrb.w	r1, [r8]
 80118a0:	2203      	movs	r2, #3
 80118a2:	4628      	mov	r0, r5
 80118a4:	f7f6 fbcc 	bl	8008040 <memchr>
 80118a8:	b140      	cbz	r0, 80118bc <_vfiprintf_r+0x170>
 80118aa:	2340      	movs	r3, #64	; 0x40
 80118ac:	1b40      	subs	r0, r0, r5
 80118ae:	fa03 f000 	lsl.w	r0, r3, r0
 80118b2:	9b04      	ldr	r3, [sp, #16]
 80118b4:	4303      	orrs	r3, r0
 80118b6:	f108 0801 	add.w	r8, r8, #1
 80118ba:	9304      	str	r3, [sp, #16]
 80118bc:	f898 1000 	ldrb.w	r1, [r8]
 80118c0:	482a      	ldr	r0, [pc, #168]	; (801196c <_vfiprintf_r+0x220>)
 80118c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80118c6:	2206      	movs	r2, #6
 80118c8:	f108 0701 	add.w	r7, r8, #1
 80118cc:	f7f6 fbb8 	bl	8008040 <memchr>
 80118d0:	2800      	cmp	r0, #0
 80118d2:	d037      	beq.n	8011944 <_vfiprintf_r+0x1f8>
 80118d4:	4b26      	ldr	r3, [pc, #152]	; (8011970 <_vfiprintf_r+0x224>)
 80118d6:	bb1b      	cbnz	r3, 8011920 <_vfiprintf_r+0x1d4>
 80118d8:	9b03      	ldr	r3, [sp, #12]
 80118da:	3307      	adds	r3, #7
 80118dc:	f023 0307 	bic.w	r3, r3, #7
 80118e0:	3308      	adds	r3, #8
 80118e2:	9303      	str	r3, [sp, #12]
 80118e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118e6:	444b      	add	r3, r9
 80118e8:	9309      	str	r3, [sp, #36]	; 0x24
 80118ea:	e750      	b.n	801178e <_vfiprintf_r+0x42>
 80118ec:	fb05 3202 	mla	r2, r5, r2, r3
 80118f0:	2001      	movs	r0, #1
 80118f2:	4688      	mov	r8, r1
 80118f4:	e78a      	b.n	801180c <_vfiprintf_r+0xc0>
 80118f6:	2300      	movs	r3, #0
 80118f8:	f108 0801 	add.w	r8, r8, #1
 80118fc:	9305      	str	r3, [sp, #20]
 80118fe:	4619      	mov	r1, r3
 8011900:	250a      	movs	r5, #10
 8011902:	4640      	mov	r0, r8
 8011904:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011908:	3a30      	subs	r2, #48	; 0x30
 801190a:	2a09      	cmp	r2, #9
 801190c:	d903      	bls.n	8011916 <_vfiprintf_r+0x1ca>
 801190e:	2b00      	cmp	r3, #0
 8011910:	d0c3      	beq.n	801189a <_vfiprintf_r+0x14e>
 8011912:	9105      	str	r1, [sp, #20]
 8011914:	e7c1      	b.n	801189a <_vfiprintf_r+0x14e>
 8011916:	fb05 2101 	mla	r1, r5, r1, r2
 801191a:	2301      	movs	r3, #1
 801191c:	4680      	mov	r8, r0
 801191e:	e7f0      	b.n	8011902 <_vfiprintf_r+0x1b6>
 8011920:	ab03      	add	r3, sp, #12
 8011922:	9300      	str	r3, [sp, #0]
 8011924:	4622      	mov	r2, r4
 8011926:	4b13      	ldr	r3, [pc, #76]	; (8011974 <_vfiprintf_r+0x228>)
 8011928:	a904      	add	r1, sp, #16
 801192a:	4630      	mov	r0, r6
 801192c:	f3af 8000 	nop.w
 8011930:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011934:	4681      	mov	r9, r0
 8011936:	d1d5      	bne.n	80118e4 <_vfiprintf_r+0x198>
 8011938:	89a3      	ldrh	r3, [r4, #12]
 801193a:	065b      	lsls	r3, r3, #25
 801193c:	f53f af7e 	bmi.w	801183c <_vfiprintf_r+0xf0>
 8011940:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011942:	e77d      	b.n	8011840 <_vfiprintf_r+0xf4>
 8011944:	ab03      	add	r3, sp, #12
 8011946:	9300      	str	r3, [sp, #0]
 8011948:	4622      	mov	r2, r4
 801194a:	4b0a      	ldr	r3, [pc, #40]	; (8011974 <_vfiprintf_r+0x228>)
 801194c:	a904      	add	r1, sp, #16
 801194e:	4630      	mov	r0, r6
 8011950:	f000 f888 	bl	8011a64 <_printf_i>
 8011954:	e7ec      	b.n	8011930 <_vfiprintf_r+0x1e4>
 8011956:	bf00      	nop
 8011958:	08026a04 	.word	0x08026a04
 801195c:	08026a44 	.word	0x08026a44
 8011960:	08026a24 	.word	0x08026a24
 8011964:	080269e4 	.word	0x080269e4
 8011968:	08026a4a 	.word	0x08026a4a
 801196c:	08026a4e 	.word	0x08026a4e
 8011970:	00000000 	.word	0x00000000
 8011974:	08011727 	.word	0x08011727

08011978 <_printf_common>:
 8011978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801197c:	4691      	mov	r9, r2
 801197e:	461f      	mov	r7, r3
 8011980:	688a      	ldr	r2, [r1, #8]
 8011982:	690b      	ldr	r3, [r1, #16]
 8011984:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011988:	4293      	cmp	r3, r2
 801198a:	bfb8      	it	lt
 801198c:	4613      	movlt	r3, r2
 801198e:	f8c9 3000 	str.w	r3, [r9]
 8011992:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011996:	4606      	mov	r6, r0
 8011998:	460c      	mov	r4, r1
 801199a:	b112      	cbz	r2, 80119a2 <_printf_common+0x2a>
 801199c:	3301      	adds	r3, #1
 801199e:	f8c9 3000 	str.w	r3, [r9]
 80119a2:	6823      	ldr	r3, [r4, #0]
 80119a4:	0699      	lsls	r1, r3, #26
 80119a6:	bf42      	ittt	mi
 80119a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80119ac:	3302      	addmi	r3, #2
 80119ae:	f8c9 3000 	strmi.w	r3, [r9]
 80119b2:	6825      	ldr	r5, [r4, #0]
 80119b4:	f015 0506 	ands.w	r5, r5, #6
 80119b8:	d107      	bne.n	80119ca <_printf_common+0x52>
 80119ba:	f104 0a19 	add.w	sl, r4, #25
 80119be:	68e3      	ldr	r3, [r4, #12]
 80119c0:	f8d9 2000 	ldr.w	r2, [r9]
 80119c4:	1a9b      	subs	r3, r3, r2
 80119c6:	42ab      	cmp	r3, r5
 80119c8:	dc28      	bgt.n	8011a1c <_printf_common+0xa4>
 80119ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80119ce:	6822      	ldr	r2, [r4, #0]
 80119d0:	3300      	adds	r3, #0
 80119d2:	bf18      	it	ne
 80119d4:	2301      	movne	r3, #1
 80119d6:	0692      	lsls	r2, r2, #26
 80119d8:	d42d      	bmi.n	8011a36 <_printf_common+0xbe>
 80119da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80119de:	4639      	mov	r1, r7
 80119e0:	4630      	mov	r0, r6
 80119e2:	47c0      	blx	r8
 80119e4:	3001      	adds	r0, #1
 80119e6:	d020      	beq.n	8011a2a <_printf_common+0xb2>
 80119e8:	6823      	ldr	r3, [r4, #0]
 80119ea:	68e5      	ldr	r5, [r4, #12]
 80119ec:	f8d9 2000 	ldr.w	r2, [r9]
 80119f0:	f003 0306 	and.w	r3, r3, #6
 80119f4:	2b04      	cmp	r3, #4
 80119f6:	bf08      	it	eq
 80119f8:	1aad      	subeq	r5, r5, r2
 80119fa:	68a3      	ldr	r3, [r4, #8]
 80119fc:	6922      	ldr	r2, [r4, #16]
 80119fe:	bf0c      	ite	eq
 8011a00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011a04:	2500      	movne	r5, #0
 8011a06:	4293      	cmp	r3, r2
 8011a08:	bfc4      	itt	gt
 8011a0a:	1a9b      	subgt	r3, r3, r2
 8011a0c:	18ed      	addgt	r5, r5, r3
 8011a0e:	f04f 0900 	mov.w	r9, #0
 8011a12:	341a      	adds	r4, #26
 8011a14:	454d      	cmp	r5, r9
 8011a16:	d11a      	bne.n	8011a4e <_printf_common+0xd6>
 8011a18:	2000      	movs	r0, #0
 8011a1a:	e008      	b.n	8011a2e <_printf_common+0xb6>
 8011a1c:	2301      	movs	r3, #1
 8011a1e:	4652      	mov	r2, sl
 8011a20:	4639      	mov	r1, r7
 8011a22:	4630      	mov	r0, r6
 8011a24:	47c0      	blx	r8
 8011a26:	3001      	adds	r0, #1
 8011a28:	d103      	bne.n	8011a32 <_printf_common+0xba>
 8011a2a:	f04f 30ff 	mov.w	r0, #4294967295
 8011a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a32:	3501      	adds	r5, #1
 8011a34:	e7c3      	b.n	80119be <_printf_common+0x46>
 8011a36:	18e1      	adds	r1, r4, r3
 8011a38:	1c5a      	adds	r2, r3, #1
 8011a3a:	2030      	movs	r0, #48	; 0x30
 8011a3c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011a40:	4422      	add	r2, r4
 8011a42:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011a46:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011a4a:	3302      	adds	r3, #2
 8011a4c:	e7c5      	b.n	80119da <_printf_common+0x62>
 8011a4e:	2301      	movs	r3, #1
 8011a50:	4622      	mov	r2, r4
 8011a52:	4639      	mov	r1, r7
 8011a54:	4630      	mov	r0, r6
 8011a56:	47c0      	blx	r8
 8011a58:	3001      	adds	r0, #1
 8011a5a:	d0e6      	beq.n	8011a2a <_printf_common+0xb2>
 8011a5c:	f109 0901 	add.w	r9, r9, #1
 8011a60:	e7d8      	b.n	8011a14 <_printf_common+0x9c>
	...

08011a64 <_printf_i>:
 8011a64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011a68:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011a6c:	460c      	mov	r4, r1
 8011a6e:	7e09      	ldrb	r1, [r1, #24]
 8011a70:	b085      	sub	sp, #20
 8011a72:	296e      	cmp	r1, #110	; 0x6e
 8011a74:	4617      	mov	r7, r2
 8011a76:	4606      	mov	r6, r0
 8011a78:	4698      	mov	r8, r3
 8011a7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011a7c:	f000 80b3 	beq.w	8011be6 <_printf_i+0x182>
 8011a80:	d822      	bhi.n	8011ac8 <_printf_i+0x64>
 8011a82:	2963      	cmp	r1, #99	; 0x63
 8011a84:	d036      	beq.n	8011af4 <_printf_i+0x90>
 8011a86:	d80a      	bhi.n	8011a9e <_printf_i+0x3a>
 8011a88:	2900      	cmp	r1, #0
 8011a8a:	f000 80b9 	beq.w	8011c00 <_printf_i+0x19c>
 8011a8e:	2958      	cmp	r1, #88	; 0x58
 8011a90:	f000 8083 	beq.w	8011b9a <_printf_i+0x136>
 8011a94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011a98:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011a9c:	e032      	b.n	8011b04 <_printf_i+0xa0>
 8011a9e:	2964      	cmp	r1, #100	; 0x64
 8011aa0:	d001      	beq.n	8011aa6 <_printf_i+0x42>
 8011aa2:	2969      	cmp	r1, #105	; 0x69
 8011aa4:	d1f6      	bne.n	8011a94 <_printf_i+0x30>
 8011aa6:	6820      	ldr	r0, [r4, #0]
 8011aa8:	6813      	ldr	r3, [r2, #0]
 8011aaa:	0605      	lsls	r5, r0, #24
 8011aac:	f103 0104 	add.w	r1, r3, #4
 8011ab0:	d52a      	bpl.n	8011b08 <_printf_i+0xa4>
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	6011      	str	r1, [r2, #0]
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	da03      	bge.n	8011ac2 <_printf_i+0x5e>
 8011aba:	222d      	movs	r2, #45	; 0x2d
 8011abc:	425b      	negs	r3, r3
 8011abe:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011ac2:	486f      	ldr	r0, [pc, #444]	; (8011c80 <_printf_i+0x21c>)
 8011ac4:	220a      	movs	r2, #10
 8011ac6:	e039      	b.n	8011b3c <_printf_i+0xd8>
 8011ac8:	2973      	cmp	r1, #115	; 0x73
 8011aca:	f000 809d 	beq.w	8011c08 <_printf_i+0x1a4>
 8011ace:	d808      	bhi.n	8011ae2 <_printf_i+0x7e>
 8011ad0:	296f      	cmp	r1, #111	; 0x6f
 8011ad2:	d020      	beq.n	8011b16 <_printf_i+0xb2>
 8011ad4:	2970      	cmp	r1, #112	; 0x70
 8011ad6:	d1dd      	bne.n	8011a94 <_printf_i+0x30>
 8011ad8:	6823      	ldr	r3, [r4, #0]
 8011ada:	f043 0320 	orr.w	r3, r3, #32
 8011ade:	6023      	str	r3, [r4, #0]
 8011ae0:	e003      	b.n	8011aea <_printf_i+0x86>
 8011ae2:	2975      	cmp	r1, #117	; 0x75
 8011ae4:	d017      	beq.n	8011b16 <_printf_i+0xb2>
 8011ae6:	2978      	cmp	r1, #120	; 0x78
 8011ae8:	d1d4      	bne.n	8011a94 <_printf_i+0x30>
 8011aea:	2378      	movs	r3, #120	; 0x78
 8011aec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011af0:	4864      	ldr	r0, [pc, #400]	; (8011c84 <_printf_i+0x220>)
 8011af2:	e055      	b.n	8011ba0 <_printf_i+0x13c>
 8011af4:	6813      	ldr	r3, [r2, #0]
 8011af6:	1d19      	adds	r1, r3, #4
 8011af8:	681b      	ldr	r3, [r3, #0]
 8011afa:	6011      	str	r1, [r2, #0]
 8011afc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011b00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011b04:	2301      	movs	r3, #1
 8011b06:	e08c      	b.n	8011c22 <_printf_i+0x1be>
 8011b08:	681b      	ldr	r3, [r3, #0]
 8011b0a:	6011      	str	r1, [r2, #0]
 8011b0c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011b10:	bf18      	it	ne
 8011b12:	b21b      	sxthne	r3, r3
 8011b14:	e7cf      	b.n	8011ab6 <_printf_i+0x52>
 8011b16:	6813      	ldr	r3, [r2, #0]
 8011b18:	6825      	ldr	r5, [r4, #0]
 8011b1a:	1d18      	adds	r0, r3, #4
 8011b1c:	6010      	str	r0, [r2, #0]
 8011b1e:	0628      	lsls	r0, r5, #24
 8011b20:	d501      	bpl.n	8011b26 <_printf_i+0xc2>
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	e002      	b.n	8011b2c <_printf_i+0xc8>
 8011b26:	0668      	lsls	r0, r5, #25
 8011b28:	d5fb      	bpl.n	8011b22 <_printf_i+0xbe>
 8011b2a:	881b      	ldrh	r3, [r3, #0]
 8011b2c:	4854      	ldr	r0, [pc, #336]	; (8011c80 <_printf_i+0x21c>)
 8011b2e:	296f      	cmp	r1, #111	; 0x6f
 8011b30:	bf14      	ite	ne
 8011b32:	220a      	movne	r2, #10
 8011b34:	2208      	moveq	r2, #8
 8011b36:	2100      	movs	r1, #0
 8011b38:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011b3c:	6865      	ldr	r5, [r4, #4]
 8011b3e:	60a5      	str	r5, [r4, #8]
 8011b40:	2d00      	cmp	r5, #0
 8011b42:	f2c0 8095 	blt.w	8011c70 <_printf_i+0x20c>
 8011b46:	6821      	ldr	r1, [r4, #0]
 8011b48:	f021 0104 	bic.w	r1, r1, #4
 8011b4c:	6021      	str	r1, [r4, #0]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d13d      	bne.n	8011bce <_printf_i+0x16a>
 8011b52:	2d00      	cmp	r5, #0
 8011b54:	f040 808e 	bne.w	8011c74 <_printf_i+0x210>
 8011b58:	4665      	mov	r5, ip
 8011b5a:	2a08      	cmp	r2, #8
 8011b5c:	d10b      	bne.n	8011b76 <_printf_i+0x112>
 8011b5e:	6823      	ldr	r3, [r4, #0]
 8011b60:	07db      	lsls	r3, r3, #31
 8011b62:	d508      	bpl.n	8011b76 <_printf_i+0x112>
 8011b64:	6923      	ldr	r3, [r4, #16]
 8011b66:	6862      	ldr	r2, [r4, #4]
 8011b68:	429a      	cmp	r2, r3
 8011b6a:	bfde      	ittt	le
 8011b6c:	2330      	movle	r3, #48	; 0x30
 8011b6e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011b72:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011b76:	ebac 0305 	sub.w	r3, ip, r5
 8011b7a:	6123      	str	r3, [r4, #16]
 8011b7c:	f8cd 8000 	str.w	r8, [sp]
 8011b80:	463b      	mov	r3, r7
 8011b82:	aa03      	add	r2, sp, #12
 8011b84:	4621      	mov	r1, r4
 8011b86:	4630      	mov	r0, r6
 8011b88:	f7ff fef6 	bl	8011978 <_printf_common>
 8011b8c:	3001      	adds	r0, #1
 8011b8e:	d14d      	bne.n	8011c2c <_printf_i+0x1c8>
 8011b90:	f04f 30ff 	mov.w	r0, #4294967295
 8011b94:	b005      	add	sp, #20
 8011b96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011b9a:	4839      	ldr	r0, [pc, #228]	; (8011c80 <_printf_i+0x21c>)
 8011b9c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011ba0:	6813      	ldr	r3, [r2, #0]
 8011ba2:	6821      	ldr	r1, [r4, #0]
 8011ba4:	1d1d      	adds	r5, r3, #4
 8011ba6:	681b      	ldr	r3, [r3, #0]
 8011ba8:	6015      	str	r5, [r2, #0]
 8011baa:	060a      	lsls	r2, r1, #24
 8011bac:	d50b      	bpl.n	8011bc6 <_printf_i+0x162>
 8011bae:	07ca      	lsls	r2, r1, #31
 8011bb0:	bf44      	itt	mi
 8011bb2:	f041 0120 	orrmi.w	r1, r1, #32
 8011bb6:	6021      	strmi	r1, [r4, #0]
 8011bb8:	b91b      	cbnz	r3, 8011bc2 <_printf_i+0x15e>
 8011bba:	6822      	ldr	r2, [r4, #0]
 8011bbc:	f022 0220 	bic.w	r2, r2, #32
 8011bc0:	6022      	str	r2, [r4, #0]
 8011bc2:	2210      	movs	r2, #16
 8011bc4:	e7b7      	b.n	8011b36 <_printf_i+0xd2>
 8011bc6:	064d      	lsls	r5, r1, #25
 8011bc8:	bf48      	it	mi
 8011bca:	b29b      	uxthmi	r3, r3
 8011bcc:	e7ef      	b.n	8011bae <_printf_i+0x14a>
 8011bce:	4665      	mov	r5, ip
 8011bd0:	fbb3 f1f2 	udiv	r1, r3, r2
 8011bd4:	fb02 3311 	mls	r3, r2, r1, r3
 8011bd8:	5cc3      	ldrb	r3, [r0, r3]
 8011bda:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011bde:	460b      	mov	r3, r1
 8011be0:	2900      	cmp	r1, #0
 8011be2:	d1f5      	bne.n	8011bd0 <_printf_i+0x16c>
 8011be4:	e7b9      	b.n	8011b5a <_printf_i+0xf6>
 8011be6:	6813      	ldr	r3, [r2, #0]
 8011be8:	6825      	ldr	r5, [r4, #0]
 8011bea:	6961      	ldr	r1, [r4, #20]
 8011bec:	1d18      	adds	r0, r3, #4
 8011bee:	6010      	str	r0, [r2, #0]
 8011bf0:	0628      	lsls	r0, r5, #24
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	d501      	bpl.n	8011bfa <_printf_i+0x196>
 8011bf6:	6019      	str	r1, [r3, #0]
 8011bf8:	e002      	b.n	8011c00 <_printf_i+0x19c>
 8011bfa:	066a      	lsls	r2, r5, #25
 8011bfc:	d5fb      	bpl.n	8011bf6 <_printf_i+0x192>
 8011bfe:	8019      	strh	r1, [r3, #0]
 8011c00:	2300      	movs	r3, #0
 8011c02:	6123      	str	r3, [r4, #16]
 8011c04:	4665      	mov	r5, ip
 8011c06:	e7b9      	b.n	8011b7c <_printf_i+0x118>
 8011c08:	6813      	ldr	r3, [r2, #0]
 8011c0a:	1d19      	adds	r1, r3, #4
 8011c0c:	6011      	str	r1, [r2, #0]
 8011c0e:	681d      	ldr	r5, [r3, #0]
 8011c10:	6862      	ldr	r2, [r4, #4]
 8011c12:	2100      	movs	r1, #0
 8011c14:	4628      	mov	r0, r5
 8011c16:	f7f6 fa13 	bl	8008040 <memchr>
 8011c1a:	b108      	cbz	r0, 8011c20 <_printf_i+0x1bc>
 8011c1c:	1b40      	subs	r0, r0, r5
 8011c1e:	6060      	str	r0, [r4, #4]
 8011c20:	6863      	ldr	r3, [r4, #4]
 8011c22:	6123      	str	r3, [r4, #16]
 8011c24:	2300      	movs	r3, #0
 8011c26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011c2a:	e7a7      	b.n	8011b7c <_printf_i+0x118>
 8011c2c:	6923      	ldr	r3, [r4, #16]
 8011c2e:	462a      	mov	r2, r5
 8011c30:	4639      	mov	r1, r7
 8011c32:	4630      	mov	r0, r6
 8011c34:	47c0      	blx	r8
 8011c36:	3001      	adds	r0, #1
 8011c38:	d0aa      	beq.n	8011b90 <_printf_i+0x12c>
 8011c3a:	6823      	ldr	r3, [r4, #0]
 8011c3c:	079b      	lsls	r3, r3, #30
 8011c3e:	d413      	bmi.n	8011c68 <_printf_i+0x204>
 8011c40:	68e0      	ldr	r0, [r4, #12]
 8011c42:	9b03      	ldr	r3, [sp, #12]
 8011c44:	4298      	cmp	r0, r3
 8011c46:	bfb8      	it	lt
 8011c48:	4618      	movlt	r0, r3
 8011c4a:	e7a3      	b.n	8011b94 <_printf_i+0x130>
 8011c4c:	2301      	movs	r3, #1
 8011c4e:	464a      	mov	r2, r9
 8011c50:	4639      	mov	r1, r7
 8011c52:	4630      	mov	r0, r6
 8011c54:	47c0      	blx	r8
 8011c56:	3001      	adds	r0, #1
 8011c58:	d09a      	beq.n	8011b90 <_printf_i+0x12c>
 8011c5a:	3501      	adds	r5, #1
 8011c5c:	68e3      	ldr	r3, [r4, #12]
 8011c5e:	9a03      	ldr	r2, [sp, #12]
 8011c60:	1a9b      	subs	r3, r3, r2
 8011c62:	42ab      	cmp	r3, r5
 8011c64:	dcf2      	bgt.n	8011c4c <_printf_i+0x1e8>
 8011c66:	e7eb      	b.n	8011c40 <_printf_i+0x1dc>
 8011c68:	2500      	movs	r5, #0
 8011c6a:	f104 0919 	add.w	r9, r4, #25
 8011c6e:	e7f5      	b.n	8011c5c <_printf_i+0x1f8>
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d1ac      	bne.n	8011bce <_printf_i+0x16a>
 8011c74:	7803      	ldrb	r3, [r0, #0]
 8011c76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011c7a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011c7e:	e76c      	b.n	8011b5a <_printf_i+0xf6>
 8011c80:	08026a55 	.word	0x08026a55
 8011c84:	08026a66 	.word	0x08026a66

08011c88 <_sbrk_r>:
 8011c88:	b538      	push	{r3, r4, r5, lr}
 8011c8a:	4c06      	ldr	r4, [pc, #24]	; (8011ca4 <_sbrk_r+0x1c>)
 8011c8c:	2300      	movs	r3, #0
 8011c8e:	4605      	mov	r5, r0
 8011c90:	4608      	mov	r0, r1
 8011c92:	6023      	str	r3, [r4, #0]
 8011c94:	f7fe fe6a 	bl	801096c <_sbrk>
 8011c98:	1c43      	adds	r3, r0, #1
 8011c9a:	d102      	bne.n	8011ca2 <_sbrk_r+0x1a>
 8011c9c:	6823      	ldr	r3, [r4, #0]
 8011c9e:	b103      	cbz	r3, 8011ca2 <_sbrk_r+0x1a>
 8011ca0:	602b      	str	r3, [r5, #0]
 8011ca2:	bd38      	pop	{r3, r4, r5, pc}
 8011ca4:	200045dc 	.word	0x200045dc

08011ca8 <__sread>:
 8011ca8:	b510      	push	{r4, lr}
 8011caa:	460c      	mov	r4, r1
 8011cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011cb0:	f000 f896 	bl	8011de0 <_read_r>
 8011cb4:	2800      	cmp	r0, #0
 8011cb6:	bfab      	itete	ge
 8011cb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011cba:	89a3      	ldrhlt	r3, [r4, #12]
 8011cbc:	181b      	addge	r3, r3, r0
 8011cbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011cc2:	bfac      	ite	ge
 8011cc4:	6563      	strge	r3, [r4, #84]	; 0x54
 8011cc6:	81a3      	strhlt	r3, [r4, #12]
 8011cc8:	bd10      	pop	{r4, pc}

08011cca <__swrite>:
 8011cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cce:	461f      	mov	r7, r3
 8011cd0:	898b      	ldrh	r3, [r1, #12]
 8011cd2:	05db      	lsls	r3, r3, #23
 8011cd4:	4605      	mov	r5, r0
 8011cd6:	460c      	mov	r4, r1
 8011cd8:	4616      	mov	r6, r2
 8011cda:	d505      	bpl.n	8011ce8 <__swrite+0x1e>
 8011cdc:	2302      	movs	r3, #2
 8011cde:	2200      	movs	r2, #0
 8011ce0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ce4:	f000 f868 	bl	8011db8 <_lseek_r>
 8011ce8:	89a3      	ldrh	r3, [r4, #12]
 8011cea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011cee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011cf2:	81a3      	strh	r3, [r4, #12]
 8011cf4:	4632      	mov	r2, r6
 8011cf6:	463b      	mov	r3, r7
 8011cf8:	4628      	mov	r0, r5
 8011cfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011cfe:	f000 b817 	b.w	8011d30 <_write_r>

08011d02 <__sseek>:
 8011d02:	b510      	push	{r4, lr}
 8011d04:	460c      	mov	r4, r1
 8011d06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d0a:	f000 f855 	bl	8011db8 <_lseek_r>
 8011d0e:	1c43      	adds	r3, r0, #1
 8011d10:	89a3      	ldrh	r3, [r4, #12]
 8011d12:	bf15      	itete	ne
 8011d14:	6560      	strne	r0, [r4, #84]	; 0x54
 8011d16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011d1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011d1e:	81a3      	strheq	r3, [r4, #12]
 8011d20:	bf18      	it	ne
 8011d22:	81a3      	strhne	r3, [r4, #12]
 8011d24:	bd10      	pop	{r4, pc}

08011d26 <__sclose>:
 8011d26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011d2a:	f000 b813 	b.w	8011d54 <_close_r>
	...

08011d30 <_write_r>:
 8011d30:	b538      	push	{r3, r4, r5, lr}
 8011d32:	4c07      	ldr	r4, [pc, #28]	; (8011d50 <_write_r+0x20>)
 8011d34:	4605      	mov	r5, r0
 8011d36:	4608      	mov	r0, r1
 8011d38:	4611      	mov	r1, r2
 8011d3a:	2200      	movs	r2, #0
 8011d3c:	6022      	str	r2, [r4, #0]
 8011d3e:	461a      	mov	r2, r3
 8011d40:	f7fd fb5b 	bl	800f3fa <_write>
 8011d44:	1c43      	adds	r3, r0, #1
 8011d46:	d102      	bne.n	8011d4e <_write_r+0x1e>
 8011d48:	6823      	ldr	r3, [r4, #0]
 8011d4a:	b103      	cbz	r3, 8011d4e <_write_r+0x1e>
 8011d4c:	602b      	str	r3, [r5, #0]
 8011d4e:	bd38      	pop	{r3, r4, r5, pc}
 8011d50:	200045dc 	.word	0x200045dc

08011d54 <_close_r>:
 8011d54:	b538      	push	{r3, r4, r5, lr}
 8011d56:	4c06      	ldr	r4, [pc, #24]	; (8011d70 <_close_r+0x1c>)
 8011d58:	2300      	movs	r3, #0
 8011d5a:	4605      	mov	r5, r0
 8011d5c:	4608      	mov	r0, r1
 8011d5e:	6023      	str	r3, [r4, #0]
 8011d60:	f7fe fdcf 	bl	8010902 <_close>
 8011d64:	1c43      	adds	r3, r0, #1
 8011d66:	d102      	bne.n	8011d6e <_close_r+0x1a>
 8011d68:	6823      	ldr	r3, [r4, #0]
 8011d6a:	b103      	cbz	r3, 8011d6e <_close_r+0x1a>
 8011d6c:	602b      	str	r3, [r5, #0]
 8011d6e:	bd38      	pop	{r3, r4, r5, pc}
 8011d70:	200045dc 	.word	0x200045dc

08011d74 <_fstat_r>:
 8011d74:	b538      	push	{r3, r4, r5, lr}
 8011d76:	4c07      	ldr	r4, [pc, #28]	; (8011d94 <_fstat_r+0x20>)
 8011d78:	2300      	movs	r3, #0
 8011d7a:	4605      	mov	r5, r0
 8011d7c:	4608      	mov	r0, r1
 8011d7e:	4611      	mov	r1, r2
 8011d80:	6023      	str	r3, [r4, #0]
 8011d82:	f7fe fdca 	bl	801091a <_fstat>
 8011d86:	1c43      	adds	r3, r0, #1
 8011d88:	d102      	bne.n	8011d90 <_fstat_r+0x1c>
 8011d8a:	6823      	ldr	r3, [r4, #0]
 8011d8c:	b103      	cbz	r3, 8011d90 <_fstat_r+0x1c>
 8011d8e:	602b      	str	r3, [r5, #0]
 8011d90:	bd38      	pop	{r3, r4, r5, pc}
 8011d92:	bf00      	nop
 8011d94:	200045dc 	.word	0x200045dc

08011d98 <_isatty_r>:
 8011d98:	b538      	push	{r3, r4, r5, lr}
 8011d9a:	4c06      	ldr	r4, [pc, #24]	; (8011db4 <_isatty_r+0x1c>)
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	4605      	mov	r5, r0
 8011da0:	4608      	mov	r0, r1
 8011da2:	6023      	str	r3, [r4, #0]
 8011da4:	f7fe fdc9 	bl	801093a <_isatty>
 8011da8:	1c43      	adds	r3, r0, #1
 8011daa:	d102      	bne.n	8011db2 <_isatty_r+0x1a>
 8011dac:	6823      	ldr	r3, [r4, #0]
 8011dae:	b103      	cbz	r3, 8011db2 <_isatty_r+0x1a>
 8011db0:	602b      	str	r3, [r5, #0]
 8011db2:	bd38      	pop	{r3, r4, r5, pc}
 8011db4:	200045dc 	.word	0x200045dc

08011db8 <_lseek_r>:
 8011db8:	b538      	push	{r3, r4, r5, lr}
 8011dba:	4c07      	ldr	r4, [pc, #28]	; (8011dd8 <_lseek_r+0x20>)
 8011dbc:	4605      	mov	r5, r0
 8011dbe:	4608      	mov	r0, r1
 8011dc0:	4611      	mov	r1, r2
 8011dc2:	2200      	movs	r2, #0
 8011dc4:	6022      	str	r2, [r4, #0]
 8011dc6:	461a      	mov	r2, r3
 8011dc8:	f7fe fdc2 	bl	8010950 <_lseek>
 8011dcc:	1c43      	adds	r3, r0, #1
 8011dce:	d102      	bne.n	8011dd6 <_lseek_r+0x1e>
 8011dd0:	6823      	ldr	r3, [r4, #0]
 8011dd2:	b103      	cbz	r3, 8011dd6 <_lseek_r+0x1e>
 8011dd4:	602b      	str	r3, [r5, #0]
 8011dd6:	bd38      	pop	{r3, r4, r5, pc}
 8011dd8:	200045dc 	.word	0x200045dc

08011ddc <__malloc_lock>:
 8011ddc:	4770      	bx	lr

08011dde <__malloc_unlock>:
 8011dde:	4770      	bx	lr

08011de0 <_read_r>:
 8011de0:	b538      	push	{r3, r4, r5, lr}
 8011de2:	4c07      	ldr	r4, [pc, #28]	; (8011e00 <_read_r+0x20>)
 8011de4:	4605      	mov	r5, r0
 8011de6:	4608      	mov	r0, r1
 8011de8:	4611      	mov	r1, r2
 8011dea:	2200      	movs	r2, #0
 8011dec:	6022      	str	r2, [r4, #0]
 8011dee:	461a      	mov	r2, r3
 8011df0:	f7fe fd6a 	bl	80108c8 <_read>
 8011df4:	1c43      	adds	r3, r0, #1
 8011df6:	d102      	bne.n	8011dfe <_read_r+0x1e>
 8011df8:	6823      	ldr	r3, [r4, #0]
 8011dfa:	b103      	cbz	r3, 8011dfe <_read_r+0x1e>
 8011dfc:	602b      	str	r3, [r5, #0]
 8011dfe:	bd38      	pop	{r3, r4, r5, pc}
 8011e00:	200045dc 	.word	0x200045dc
 8011e04:	00000000 	.word	0x00000000

08011e08 <sin>:
 8011e08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011e0a:	ec51 0b10 	vmov	r0, r1, d0
 8011e0e:	4a20      	ldr	r2, [pc, #128]	; (8011e90 <sin+0x88>)
 8011e10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011e14:	4293      	cmp	r3, r2
 8011e16:	dc07      	bgt.n	8011e28 <sin+0x20>
 8011e18:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8011e88 <sin+0x80>
 8011e1c:	2000      	movs	r0, #0
 8011e1e:	f000 ff1b 	bl	8012c58 <__kernel_sin>
 8011e22:	ec51 0b10 	vmov	r0, r1, d0
 8011e26:	e007      	b.n	8011e38 <sin+0x30>
 8011e28:	4a1a      	ldr	r2, [pc, #104]	; (8011e94 <sin+0x8c>)
 8011e2a:	4293      	cmp	r3, r2
 8011e2c:	dd09      	ble.n	8011e42 <sin+0x3a>
 8011e2e:	ee10 2a10 	vmov	r2, s0
 8011e32:	460b      	mov	r3, r1
 8011e34:	f7f6 f958 	bl	80080e8 <__aeabi_dsub>
 8011e38:	ec41 0b10 	vmov	d0, r0, r1
 8011e3c:	b005      	add	sp, #20
 8011e3e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011e42:	4668      	mov	r0, sp
 8011e44:	f000 f884 	bl	8011f50 <__ieee754_rem_pio2>
 8011e48:	f000 0003 	and.w	r0, r0, #3
 8011e4c:	2801      	cmp	r0, #1
 8011e4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8011e52:	ed9d 0b00 	vldr	d0, [sp]
 8011e56:	d004      	beq.n	8011e62 <sin+0x5a>
 8011e58:	2802      	cmp	r0, #2
 8011e5a:	d005      	beq.n	8011e68 <sin+0x60>
 8011e5c:	b970      	cbnz	r0, 8011e7c <sin+0x74>
 8011e5e:	2001      	movs	r0, #1
 8011e60:	e7dd      	b.n	8011e1e <sin+0x16>
 8011e62:	f000 faf1 	bl	8012448 <__kernel_cos>
 8011e66:	e7dc      	b.n	8011e22 <sin+0x1a>
 8011e68:	2001      	movs	r0, #1
 8011e6a:	f000 fef5 	bl	8012c58 <__kernel_sin>
 8011e6e:	ec53 2b10 	vmov	r2, r3, d0
 8011e72:	ee10 0a10 	vmov	r0, s0
 8011e76:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8011e7a:	e7dd      	b.n	8011e38 <sin+0x30>
 8011e7c:	f000 fae4 	bl	8012448 <__kernel_cos>
 8011e80:	e7f5      	b.n	8011e6e <sin+0x66>
 8011e82:	bf00      	nop
 8011e84:	f3af 8000 	nop.w
	...
 8011e90:	3fe921fb 	.word	0x3fe921fb
 8011e94:	7fefffff 	.word	0x7fefffff

08011e98 <fmodf>:
 8011e98:	b5d0      	push	{r4, r6, r7, lr}
 8011e9a:	ed2d 8b02 	vpush	{d8}
 8011e9e:	b08a      	sub	sp, #40	; 0x28
 8011ea0:	eef0 8a40 	vmov.f32	s17, s0
 8011ea4:	eeb0 8a60 	vmov.f32	s16, s1
 8011ea8:	f000 fa44 	bl	8012334 <__ieee754_fmodf>
 8011eac:	4b26      	ldr	r3, [pc, #152]	; (8011f48 <fmodf+0xb0>)
 8011eae:	f993 4000 	ldrsb.w	r4, [r3]
 8011eb2:	1c63      	adds	r3, r4, #1
 8011eb4:	d035      	beq.n	8011f22 <fmodf+0x8a>
 8011eb6:	eeb4 8a48 	vcmp.f32	s16, s16
 8011eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ebe:	d630      	bvs.n	8011f22 <fmodf+0x8a>
 8011ec0:	eef4 8a68 	vcmp.f32	s17, s17
 8011ec4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ec8:	d62b      	bvs.n	8011f22 <fmodf+0x8a>
 8011eca:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8011ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ed2:	d126      	bne.n	8011f22 <fmodf+0x8a>
 8011ed4:	2301      	movs	r3, #1
 8011ed6:	9300      	str	r3, [sp, #0]
 8011ed8:	4b1c      	ldr	r3, [pc, #112]	; (8011f4c <fmodf+0xb4>)
 8011eda:	9301      	str	r3, [sp, #4]
 8011edc:	ee18 0a90 	vmov	r0, s17
 8011ee0:	2300      	movs	r3, #0
 8011ee2:	9308      	str	r3, [sp, #32]
 8011ee4:	f7f6 fa60 	bl	80083a8 <__aeabi_f2d>
 8011ee8:	4606      	mov	r6, r0
 8011eea:	460f      	mov	r7, r1
 8011eec:	ee18 0a10 	vmov	r0, s16
 8011ef0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8011ef4:	f7f6 fa58 	bl	80083a8 <__aeabi_f2d>
 8011ef8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011efc:	b9ac      	cbnz	r4, 8011f2a <fmodf+0x92>
 8011efe:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8011f02:	4668      	mov	r0, sp
 8011f04:	f000 fff0 	bl	8012ee8 <matherr>
 8011f08:	b1c8      	cbz	r0, 8011f3e <fmodf+0xa6>
 8011f0a:	9b08      	ldr	r3, [sp, #32]
 8011f0c:	b11b      	cbz	r3, 8011f16 <fmodf+0x7e>
 8011f0e:	f7fe fff3 	bl	8010ef8 <__errno>
 8011f12:	9b08      	ldr	r3, [sp, #32]
 8011f14:	6003      	str	r3, [r0, #0]
 8011f16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011f1a:	f7f6 fd5f 	bl	80089dc <__aeabi_d2f>
 8011f1e:	ee00 0a10 	vmov	s0, r0
 8011f22:	b00a      	add	sp, #40	; 0x28
 8011f24:	ecbd 8b02 	vpop	{d8}
 8011f28:	bdd0      	pop	{r4, r6, r7, pc}
 8011f2a:	2200      	movs	r2, #0
 8011f2c:	2300      	movs	r3, #0
 8011f2e:	4610      	mov	r0, r2
 8011f30:	4619      	mov	r1, r3
 8011f32:	f7f6 fbbb 	bl	80086ac <__aeabi_ddiv>
 8011f36:	2c02      	cmp	r4, #2
 8011f38:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011f3c:	d1e1      	bne.n	8011f02 <fmodf+0x6a>
 8011f3e:	f7fe ffdb 	bl	8010ef8 <__errno>
 8011f42:	2321      	movs	r3, #33	; 0x21
 8011f44:	6003      	str	r3, [r0, #0]
 8011f46:	e7e0      	b.n	8011f0a <fmodf+0x72>
 8011f48:	200000a0 	.word	0x200000a0
 8011f4c:	08026a77 	.word	0x08026a77

08011f50 <__ieee754_rem_pio2>:
 8011f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f54:	ec57 6b10 	vmov	r6, r7, d0
 8011f58:	4bc3      	ldr	r3, [pc, #780]	; (8012268 <__ieee754_rem_pio2+0x318>)
 8011f5a:	b08d      	sub	sp, #52	; 0x34
 8011f5c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8011f60:	4598      	cmp	r8, r3
 8011f62:	4604      	mov	r4, r0
 8011f64:	9704      	str	r7, [sp, #16]
 8011f66:	dc07      	bgt.n	8011f78 <__ieee754_rem_pio2+0x28>
 8011f68:	2200      	movs	r2, #0
 8011f6a:	2300      	movs	r3, #0
 8011f6c:	ed84 0b00 	vstr	d0, [r4]
 8011f70:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8011f74:	2500      	movs	r5, #0
 8011f76:	e027      	b.n	8011fc8 <__ieee754_rem_pio2+0x78>
 8011f78:	4bbc      	ldr	r3, [pc, #752]	; (801226c <__ieee754_rem_pio2+0x31c>)
 8011f7a:	4598      	cmp	r8, r3
 8011f7c:	dc75      	bgt.n	801206a <__ieee754_rem_pio2+0x11a>
 8011f7e:	9b04      	ldr	r3, [sp, #16]
 8011f80:	4dbb      	ldr	r5, [pc, #748]	; (8012270 <__ieee754_rem_pio2+0x320>)
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	ee10 0a10 	vmov	r0, s0
 8011f88:	a3a9      	add	r3, pc, #676	; (adr r3, 8012230 <__ieee754_rem_pio2+0x2e0>)
 8011f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f8e:	4639      	mov	r1, r7
 8011f90:	dd36      	ble.n	8012000 <__ieee754_rem_pio2+0xb0>
 8011f92:	f7f6 f8a9 	bl	80080e8 <__aeabi_dsub>
 8011f96:	45a8      	cmp	r8, r5
 8011f98:	4606      	mov	r6, r0
 8011f9a:	460f      	mov	r7, r1
 8011f9c:	d018      	beq.n	8011fd0 <__ieee754_rem_pio2+0x80>
 8011f9e:	a3a6      	add	r3, pc, #664	; (adr r3, 8012238 <__ieee754_rem_pio2+0x2e8>)
 8011fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fa4:	f7f6 f8a0 	bl	80080e8 <__aeabi_dsub>
 8011fa8:	4602      	mov	r2, r0
 8011faa:	460b      	mov	r3, r1
 8011fac:	e9c4 2300 	strd	r2, r3, [r4]
 8011fb0:	4630      	mov	r0, r6
 8011fb2:	4639      	mov	r1, r7
 8011fb4:	f7f6 f898 	bl	80080e8 <__aeabi_dsub>
 8011fb8:	a39f      	add	r3, pc, #636	; (adr r3, 8012238 <__ieee754_rem_pio2+0x2e8>)
 8011fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fbe:	f7f6 f893 	bl	80080e8 <__aeabi_dsub>
 8011fc2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011fc6:	2501      	movs	r5, #1
 8011fc8:	4628      	mov	r0, r5
 8011fca:	b00d      	add	sp, #52	; 0x34
 8011fcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fd0:	a39b      	add	r3, pc, #620	; (adr r3, 8012240 <__ieee754_rem_pio2+0x2f0>)
 8011fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fd6:	f7f6 f887 	bl	80080e8 <__aeabi_dsub>
 8011fda:	a39b      	add	r3, pc, #620	; (adr r3, 8012248 <__ieee754_rem_pio2+0x2f8>)
 8011fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fe0:	4606      	mov	r6, r0
 8011fe2:	460f      	mov	r7, r1
 8011fe4:	f7f6 f880 	bl	80080e8 <__aeabi_dsub>
 8011fe8:	4602      	mov	r2, r0
 8011fea:	460b      	mov	r3, r1
 8011fec:	e9c4 2300 	strd	r2, r3, [r4]
 8011ff0:	4630      	mov	r0, r6
 8011ff2:	4639      	mov	r1, r7
 8011ff4:	f7f6 f878 	bl	80080e8 <__aeabi_dsub>
 8011ff8:	a393      	add	r3, pc, #588	; (adr r3, 8012248 <__ieee754_rem_pio2+0x2f8>)
 8011ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ffe:	e7de      	b.n	8011fbe <__ieee754_rem_pio2+0x6e>
 8012000:	f7f6 f874 	bl	80080ec <__adddf3>
 8012004:	45a8      	cmp	r8, r5
 8012006:	4606      	mov	r6, r0
 8012008:	460f      	mov	r7, r1
 801200a:	d016      	beq.n	801203a <__ieee754_rem_pio2+0xea>
 801200c:	a38a      	add	r3, pc, #552	; (adr r3, 8012238 <__ieee754_rem_pio2+0x2e8>)
 801200e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012012:	f7f6 f86b 	bl	80080ec <__adddf3>
 8012016:	4602      	mov	r2, r0
 8012018:	460b      	mov	r3, r1
 801201a:	e9c4 2300 	strd	r2, r3, [r4]
 801201e:	4630      	mov	r0, r6
 8012020:	4639      	mov	r1, r7
 8012022:	f7f6 f861 	bl	80080e8 <__aeabi_dsub>
 8012026:	a384      	add	r3, pc, #528	; (adr r3, 8012238 <__ieee754_rem_pio2+0x2e8>)
 8012028:	e9d3 2300 	ldrd	r2, r3, [r3]
 801202c:	f7f6 f85e 	bl	80080ec <__adddf3>
 8012030:	f04f 35ff 	mov.w	r5, #4294967295
 8012034:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012038:	e7c6      	b.n	8011fc8 <__ieee754_rem_pio2+0x78>
 801203a:	a381      	add	r3, pc, #516	; (adr r3, 8012240 <__ieee754_rem_pio2+0x2f0>)
 801203c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012040:	f7f6 f854 	bl	80080ec <__adddf3>
 8012044:	a380      	add	r3, pc, #512	; (adr r3, 8012248 <__ieee754_rem_pio2+0x2f8>)
 8012046:	e9d3 2300 	ldrd	r2, r3, [r3]
 801204a:	4606      	mov	r6, r0
 801204c:	460f      	mov	r7, r1
 801204e:	f7f6 f84d 	bl	80080ec <__adddf3>
 8012052:	4602      	mov	r2, r0
 8012054:	460b      	mov	r3, r1
 8012056:	e9c4 2300 	strd	r2, r3, [r4]
 801205a:	4630      	mov	r0, r6
 801205c:	4639      	mov	r1, r7
 801205e:	f7f6 f843 	bl	80080e8 <__aeabi_dsub>
 8012062:	a379      	add	r3, pc, #484	; (adr r3, 8012248 <__ieee754_rem_pio2+0x2f8>)
 8012064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012068:	e7e0      	b.n	801202c <__ieee754_rem_pio2+0xdc>
 801206a:	4b82      	ldr	r3, [pc, #520]	; (8012274 <__ieee754_rem_pio2+0x324>)
 801206c:	4598      	cmp	r8, r3
 801206e:	f300 80d0 	bgt.w	8012212 <__ieee754_rem_pio2+0x2c2>
 8012072:	f000 feab 	bl	8012dcc <fabs>
 8012076:	ec57 6b10 	vmov	r6, r7, d0
 801207a:	ee10 0a10 	vmov	r0, s0
 801207e:	a374      	add	r3, pc, #464	; (adr r3, 8012250 <__ieee754_rem_pio2+0x300>)
 8012080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012084:	4639      	mov	r1, r7
 8012086:	f7f6 f9e7 	bl	8008458 <__aeabi_dmul>
 801208a:	2200      	movs	r2, #0
 801208c:	4b7a      	ldr	r3, [pc, #488]	; (8012278 <__ieee754_rem_pio2+0x328>)
 801208e:	f7f6 f82d 	bl	80080ec <__adddf3>
 8012092:	f7f6 fc7b 	bl	800898c <__aeabi_d2iz>
 8012096:	4605      	mov	r5, r0
 8012098:	f7f6 f974 	bl	8008384 <__aeabi_i2d>
 801209c:	a364      	add	r3, pc, #400	; (adr r3, 8012230 <__ieee754_rem_pio2+0x2e0>)
 801209e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80120a6:	f7f6 f9d7 	bl	8008458 <__aeabi_dmul>
 80120aa:	4602      	mov	r2, r0
 80120ac:	460b      	mov	r3, r1
 80120ae:	4630      	mov	r0, r6
 80120b0:	4639      	mov	r1, r7
 80120b2:	f7f6 f819 	bl	80080e8 <__aeabi_dsub>
 80120b6:	a360      	add	r3, pc, #384	; (adr r3, 8012238 <__ieee754_rem_pio2+0x2e8>)
 80120b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120bc:	4682      	mov	sl, r0
 80120be:	468b      	mov	fp, r1
 80120c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80120c4:	f7f6 f9c8 	bl	8008458 <__aeabi_dmul>
 80120c8:	2d1f      	cmp	r5, #31
 80120ca:	4606      	mov	r6, r0
 80120cc:	460f      	mov	r7, r1
 80120ce:	dc0c      	bgt.n	80120ea <__ieee754_rem_pio2+0x19a>
 80120d0:	1e6a      	subs	r2, r5, #1
 80120d2:	4b6a      	ldr	r3, [pc, #424]	; (801227c <__ieee754_rem_pio2+0x32c>)
 80120d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80120d8:	4543      	cmp	r3, r8
 80120da:	d006      	beq.n	80120ea <__ieee754_rem_pio2+0x19a>
 80120dc:	4632      	mov	r2, r6
 80120de:	463b      	mov	r3, r7
 80120e0:	4650      	mov	r0, sl
 80120e2:	4659      	mov	r1, fp
 80120e4:	f7f6 f800 	bl	80080e8 <__aeabi_dsub>
 80120e8:	e00e      	b.n	8012108 <__ieee754_rem_pio2+0x1b8>
 80120ea:	4632      	mov	r2, r6
 80120ec:	463b      	mov	r3, r7
 80120ee:	4650      	mov	r0, sl
 80120f0:	4659      	mov	r1, fp
 80120f2:	f7f5 fff9 	bl	80080e8 <__aeabi_dsub>
 80120f6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80120fa:	9305      	str	r3, [sp, #20]
 80120fc:	9a05      	ldr	r2, [sp, #20]
 80120fe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012102:	1ad3      	subs	r3, r2, r3
 8012104:	2b10      	cmp	r3, #16
 8012106:	dc02      	bgt.n	801210e <__ieee754_rem_pio2+0x1be>
 8012108:	e9c4 0100 	strd	r0, r1, [r4]
 801210c:	e039      	b.n	8012182 <__ieee754_rem_pio2+0x232>
 801210e:	a34c      	add	r3, pc, #304	; (adr r3, 8012240 <__ieee754_rem_pio2+0x2f0>)
 8012110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012114:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012118:	f7f6 f99e 	bl	8008458 <__aeabi_dmul>
 801211c:	4606      	mov	r6, r0
 801211e:	460f      	mov	r7, r1
 8012120:	4602      	mov	r2, r0
 8012122:	460b      	mov	r3, r1
 8012124:	4650      	mov	r0, sl
 8012126:	4659      	mov	r1, fp
 8012128:	f7f5 ffde 	bl	80080e8 <__aeabi_dsub>
 801212c:	4602      	mov	r2, r0
 801212e:	460b      	mov	r3, r1
 8012130:	4680      	mov	r8, r0
 8012132:	4689      	mov	r9, r1
 8012134:	4650      	mov	r0, sl
 8012136:	4659      	mov	r1, fp
 8012138:	f7f5 ffd6 	bl	80080e8 <__aeabi_dsub>
 801213c:	4632      	mov	r2, r6
 801213e:	463b      	mov	r3, r7
 8012140:	f7f5 ffd2 	bl	80080e8 <__aeabi_dsub>
 8012144:	a340      	add	r3, pc, #256	; (adr r3, 8012248 <__ieee754_rem_pio2+0x2f8>)
 8012146:	e9d3 2300 	ldrd	r2, r3, [r3]
 801214a:	4606      	mov	r6, r0
 801214c:	460f      	mov	r7, r1
 801214e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012152:	f7f6 f981 	bl	8008458 <__aeabi_dmul>
 8012156:	4632      	mov	r2, r6
 8012158:	463b      	mov	r3, r7
 801215a:	f7f5 ffc5 	bl	80080e8 <__aeabi_dsub>
 801215e:	4602      	mov	r2, r0
 8012160:	460b      	mov	r3, r1
 8012162:	4606      	mov	r6, r0
 8012164:	460f      	mov	r7, r1
 8012166:	4640      	mov	r0, r8
 8012168:	4649      	mov	r1, r9
 801216a:	f7f5 ffbd 	bl	80080e8 <__aeabi_dsub>
 801216e:	9a05      	ldr	r2, [sp, #20]
 8012170:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012174:	1ad3      	subs	r3, r2, r3
 8012176:	2b31      	cmp	r3, #49	; 0x31
 8012178:	dc20      	bgt.n	80121bc <__ieee754_rem_pio2+0x26c>
 801217a:	e9c4 0100 	strd	r0, r1, [r4]
 801217e:	46c2      	mov	sl, r8
 8012180:	46cb      	mov	fp, r9
 8012182:	e9d4 8900 	ldrd	r8, r9, [r4]
 8012186:	4650      	mov	r0, sl
 8012188:	4642      	mov	r2, r8
 801218a:	464b      	mov	r3, r9
 801218c:	4659      	mov	r1, fp
 801218e:	f7f5 ffab 	bl	80080e8 <__aeabi_dsub>
 8012192:	463b      	mov	r3, r7
 8012194:	4632      	mov	r2, r6
 8012196:	f7f5 ffa7 	bl	80080e8 <__aeabi_dsub>
 801219a:	9b04      	ldr	r3, [sp, #16]
 801219c:	2b00      	cmp	r3, #0
 801219e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80121a2:	f6bf af11 	bge.w	8011fc8 <__ieee754_rem_pio2+0x78>
 80121a6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80121aa:	6063      	str	r3, [r4, #4]
 80121ac:	f8c4 8000 	str.w	r8, [r4]
 80121b0:	60a0      	str	r0, [r4, #8]
 80121b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80121b6:	60e3      	str	r3, [r4, #12]
 80121b8:	426d      	negs	r5, r5
 80121ba:	e705      	b.n	8011fc8 <__ieee754_rem_pio2+0x78>
 80121bc:	a326      	add	r3, pc, #152	; (adr r3, 8012258 <__ieee754_rem_pio2+0x308>)
 80121be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80121c6:	f7f6 f947 	bl	8008458 <__aeabi_dmul>
 80121ca:	4606      	mov	r6, r0
 80121cc:	460f      	mov	r7, r1
 80121ce:	4602      	mov	r2, r0
 80121d0:	460b      	mov	r3, r1
 80121d2:	4640      	mov	r0, r8
 80121d4:	4649      	mov	r1, r9
 80121d6:	f7f5 ff87 	bl	80080e8 <__aeabi_dsub>
 80121da:	4602      	mov	r2, r0
 80121dc:	460b      	mov	r3, r1
 80121de:	4682      	mov	sl, r0
 80121e0:	468b      	mov	fp, r1
 80121e2:	4640      	mov	r0, r8
 80121e4:	4649      	mov	r1, r9
 80121e6:	f7f5 ff7f 	bl	80080e8 <__aeabi_dsub>
 80121ea:	4632      	mov	r2, r6
 80121ec:	463b      	mov	r3, r7
 80121ee:	f7f5 ff7b 	bl	80080e8 <__aeabi_dsub>
 80121f2:	a31b      	add	r3, pc, #108	; (adr r3, 8012260 <__ieee754_rem_pio2+0x310>)
 80121f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80121f8:	4606      	mov	r6, r0
 80121fa:	460f      	mov	r7, r1
 80121fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012200:	f7f6 f92a 	bl	8008458 <__aeabi_dmul>
 8012204:	4632      	mov	r2, r6
 8012206:	463b      	mov	r3, r7
 8012208:	f7f5 ff6e 	bl	80080e8 <__aeabi_dsub>
 801220c:	4606      	mov	r6, r0
 801220e:	460f      	mov	r7, r1
 8012210:	e764      	b.n	80120dc <__ieee754_rem_pio2+0x18c>
 8012212:	4b1b      	ldr	r3, [pc, #108]	; (8012280 <__ieee754_rem_pio2+0x330>)
 8012214:	4598      	cmp	r8, r3
 8012216:	dd35      	ble.n	8012284 <__ieee754_rem_pio2+0x334>
 8012218:	ee10 2a10 	vmov	r2, s0
 801221c:	463b      	mov	r3, r7
 801221e:	4630      	mov	r0, r6
 8012220:	4639      	mov	r1, r7
 8012222:	f7f5 ff61 	bl	80080e8 <__aeabi_dsub>
 8012226:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801222a:	e9c4 0100 	strd	r0, r1, [r4]
 801222e:	e6a1      	b.n	8011f74 <__ieee754_rem_pio2+0x24>
 8012230:	54400000 	.word	0x54400000
 8012234:	3ff921fb 	.word	0x3ff921fb
 8012238:	1a626331 	.word	0x1a626331
 801223c:	3dd0b461 	.word	0x3dd0b461
 8012240:	1a600000 	.word	0x1a600000
 8012244:	3dd0b461 	.word	0x3dd0b461
 8012248:	2e037073 	.word	0x2e037073
 801224c:	3ba3198a 	.word	0x3ba3198a
 8012250:	6dc9c883 	.word	0x6dc9c883
 8012254:	3fe45f30 	.word	0x3fe45f30
 8012258:	2e000000 	.word	0x2e000000
 801225c:	3ba3198a 	.word	0x3ba3198a
 8012260:	252049c1 	.word	0x252049c1
 8012264:	397b839a 	.word	0x397b839a
 8012268:	3fe921fb 	.word	0x3fe921fb
 801226c:	4002d97b 	.word	0x4002d97b
 8012270:	3ff921fb 	.word	0x3ff921fb
 8012274:	413921fb 	.word	0x413921fb
 8012278:	3fe00000 	.word	0x3fe00000
 801227c:	08026a80 	.word	0x08026a80
 8012280:	7fefffff 	.word	0x7fefffff
 8012284:	ea4f 5528 	mov.w	r5, r8, asr #20
 8012288:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 801228c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8012290:	4630      	mov	r0, r6
 8012292:	460f      	mov	r7, r1
 8012294:	f7f6 fb7a 	bl	800898c <__aeabi_d2iz>
 8012298:	f7f6 f874 	bl	8008384 <__aeabi_i2d>
 801229c:	4602      	mov	r2, r0
 801229e:	460b      	mov	r3, r1
 80122a0:	4630      	mov	r0, r6
 80122a2:	4639      	mov	r1, r7
 80122a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80122a8:	f7f5 ff1e 	bl	80080e8 <__aeabi_dsub>
 80122ac:	2200      	movs	r2, #0
 80122ae:	4b1f      	ldr	r3, [pc, #124]	; (801232c <__ieee754_rem_pio2+0x3dc>)
 80122b0:	f7f6 f8d2 	bl	8008458 <__aeabi_dmul>
 80122b4:	460f      	mov	r7, r1
 80122b6:	4606      	mov	r6, r0
 80122b8:	f7f6 fb68 	bl	800898c <__aeabi_d2iz>
 80122bc:	f7f6 f862 	bl	8008384 <__aeabi_i2d>
 80122c0:	4602      	mov	r2, r0
 80122c2:	460b      	mov	r3, r1
 80122c4:	4630      	mov	r0, r6
 80122c6:	4639      	mov	r1, r7
 80122c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80122cc:	f7f5 ff0c 	bl	80080e8 <__aeabi_dsub>
 80122d0:	2200      	movs	r2, #0
 80122d2:	4b16      	ldr	r3, [pc, #88]	; (801232c <__ieee754_rem_pio2+0x3dc>)
 80122d4:	f7f6 f8c0 	bl	8008458 <__aeabi_dmul>
 80122d8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80122dc:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80122e0:	f04f 0803 	mov.w	r8, #3
 80122e4:	2600      	movs	r6, #0
 80122e6:	2700      	movs	r7, #0
 80122e8:	4632      	mov	r2, r6
 80122ea:	463b      	mov	r3, r7
 80122ec:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80122f0:	f108 3aff 	add.w	sl, r8, #4294967295
 80122f4:	f7f6 fb18 	bl	8008928 <__aeabi_dcmpeq>
 80122f8:	b9b0      	cbnz	r0, 8012328 <__ieee754_rem_pio2+0x3d8>
 80122fa:	4b0d      	ldr	r3, [pc, #52]	; (8012330 <__ieee754_rem_pio2+0x3e0>)
 80122fc:	9301      	str	r3, [sp, #4]
 80122fe:	2302      	movs	r3, #2
 8012300:	9300      	str	r3, [sp, #0]
 8012302:	462a      	mov	r2, r5
 8012304:	4643      	mov	r3, r8
 8012306:	4621      	mov	r1, r4
 8012308:	a806      	add	r0, sp, #24
 801230a:	f000 f965 	bl	80125d8 <__kernel_rem_pio2>
 801230e:	9b04      	ldr	r3, [sp, #16]
 8012310:	2b00      	cmp	r3, #0
 8012312:	4605      	mov	r5, r0
 8012314:	f6bf ae58 	bge.w	8011fc8 <__ieee754_rem_pio2+0x78>
 8012318:	6863      	ldr	r3, [r4, #4]
 801231a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801231e:	6063      	str	r3, [r4, #4]
 8012320:	68e3      	ldr	r3, [r4, #12]
 8012322:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012326:	e746      	b.n	80121b6 <__ieee754_rem_pio2+0x266>
 8012328:	46d0      	mov	r8, sl
 801232a:	e7dd      	b.n	80122e8 <__ieee754_rem_pio2+0x398>
 801232c:	41700000 	.word	0x41700000
 8012330:	08026b00 	.word	0x08026b00

08012334 <__ieee754_fmodf>:
 8012334:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012336:	ee10 6a90 	vmov	r6, s1
 801233a:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 801233e:	ee10 3a10 	vmov	r3, s0
 8012342:	d009      	beq.n	8012358 <__ieee754_fmodf+0x24>
 8012344:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8012348:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801234c:	ee10 7a10 	vmov	r7, s0
 8012350:	da02      	bge.n	8012358 <__ieee754_fmodf+0x24>
 8012352:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8012356:	dd0a      	ble.n	801236e <__ieee754_fmodf+0x3a>
 8012358:	ee07 3a90 	vmov	s15, r3
 801235c:	ee67 0aa0 	vmul.f32	s1, s15, s1
 8012360:	eec0 7aa0 	vdiv.f32	s15, s1, s1
 8012364:	ee17 3a90 	vmov	r3, s15
 8012368:	ee00 3a10 	vmov	s0, r3
 801236c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801236e:	42a9      	cmp	r1, r5
 8012370:	dbfa      	blt.n	8012368 <__ieee754_fmodf+0x34>
 8012372:	f003 4400 	and.w	r4, r3, #2147483648	; 0x80000000
 8012376:	d105      	bne.n	8012384 <__ieee754_fmodf+0x50>
 8012378:	4a30      	ldr	r2, [pc, #192]	; (801243c <__ieee754_fmodf+0x108>)
 801237a:	0fe3      	lsrs	r3, r4, #31
 801237c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	e7f1      	b.n	8012368 <__ieee754_fmodf+0x34>
 8012384:	4b2e      	ldr	r3, [pc, #184]	; (8012440 <__ieee754_fmodf+0x10c>)
 8012386:	4299      	cmp	r1, r3
 8012388:	dc3e      	bgt.n	8012408 <__ieee754_fmodf+0xd4>
 801238a:	020a      	lsls	r2, r1, #8
 801238c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8012390:	2a00      	cmp	r2, #0
 8012392:	dc36      	bgt.n	8012402 <__ieee754_fmodf+0xce>
 8012394:	429d      	cmp	r5, r3
 8012396:	dc3a      	bgt.n	801240e <__ieee754_fmodf+0xda>
 8012398:	022b      	lsls	r3, r5, #8
 801239a:	f06f 027d 	mvn.w	r2, #125	; 0x7d
 801239e:	005b      	lsls	r3, r3, #1
 80123a0:	f102 32ff 	add.w	r2, r2, #4294967295
 80123a4:	d5fb      	bpl.n	801239e <__ieee754_fmodf+0x6a>
 80123a6:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 80123aa:	bfbb      	ittet	lt
 80123ac:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 80123b0:	1a1b      	sublt	r3, r3, r0
 80123b2:	f3c7 0116 	ubfxge	r1, r7, #0, #23
 80123b6:	4099      	lsllt	r1, r3
 80123b8:	bfa8      	it	ge
 80123ba:	f441 0100 	orrge.w	r1, r1, #8388608	; 0x800000
 80123be:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 80123c2:	bfb5      	itete	lt
 80123c4:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 80123c8:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 80123cc:	1a9b      	sublt	r3, r3, r2
 80123ce:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 80123d2:	bfb8      	it	lt
 80123d4:	409d      	lsllt	r5, r3
 80123d6:	1a80      	subs	r0, r0, r2
 80123d8:	1b4b      	subs	r3, r1, r5
 80123da:	b9d8      	cbnz	r0, 8012414 <__ieee754_fmodf+0xe0>
 80123dc:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 80123e0:	bf28      	it	cs
 80123e2:	460b      	movcs	r3, r1
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	d0c7      	beq.n	8012378 <__ieee754_fmodf+0x44>
 80123e8:	4915      	ldr	r1, [pc, #84]	; (8012440 <__ieee754_fmodf+0x10c>)
 80123ea:	428b      	cmp	r3, r1
 80123ec:	dd1a      	ble.n	8012424 <__ieee754_fmodf+0xf0>
 80123ee:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 80123f2:	db1a      	blt.n	801242a <__ieee754_fmodf+0xf6>
 80123f4:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80123f8:	4323      	orrs	r3, r4
 80123fa:	327f      	adds	r2, #127	; 0x7f
 80123fc:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8012400:	e7b2      	b.n	8012368 <__ieee754_fmodf+0x34>
 8012402:	3801      	subs	r0, #1
 8012404:	0052      	lsls	r2, r2, #1
 8012406:	e7c3      	b.n	8012390 <__ieee754_fmodf+0x5c>
 8012408:	15c8      	asrs	r0, r1, #23
 801240a:	387f      	subs	r0, #127	; 0x7f
 801240c:	e7c2      	b.n	8012394 <__ieee754_fmodf+0x60>
 801240e:	15ea      	asrs	r2, r5, #23
 8012410:	3a7f      	subs	r2, #127	; 0x7f
 8012412:	e7c8      	b.n	80123a6 <__ieee754_fmodf+0x72>
 8012414:	2b00      	cmp	r3, #0
 8012416:	da02      	bge.n	801241e <__ieee754_fmodf+0xea>
 8012418:	0049      	lsls	r1, r1, #1
 801241a:	3801      	subs	r0, #1
 801241c:	e7dc      	b.n	80123d8 <__ieee754_fmodf+0xa4>
 801241e:	d0ab      	beq.n	8012378 <__ieee754_fmodf+0x44>
 8012420:	0059      	lsls	r1, r3, #1
 8012422:	e7fa      	b.n	801241a <__ieee754_fmodf+0xe6>
 8012424:	005b      	lsls	r3, r3, #1
 8012426:	3a01      	subs	r2, #1
 8012428:	e7df      	b.n	80123ea <__ieee754_fmodf+0xb6>
 801242a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801242e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8012432:	3282      	adds	r2, #130	; 0x82
 8012434:	4113      	asrs	r3, r2
 8012436:	4323      	orrs	r3, r4
 8012438:	e796      	b.n	8012368 <__ieee754_fmodf+0x34>
 801243a:	bf00      	nop
 801243c:	08026c08 	.word	0x08026c08
 8012440:	007fffff 	.word	0x007fffff
 8012444:	00000000 	.word	0x00000000

08012448 <__kernel_cos>:
 8012448:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801244c:	ec59 8b10 	vmov	r8, r9, d0
 8012450:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8012454:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8012458:	ed2d 8b02 	vpush	{d8}
 801245c:	eeb0 8a41 	vmov.f32	s16, s2
 8012460:	eef0 8a61 	vmov.f32	s17, s3
 8012464:	da07      	bge.n	8012476 <__kernel_cos+0x2e>
 8012466:	ee10 0a10 	vmov	r0, s0
 801246a:	4649      	mov	r1, r9
 801246c:	f7f6 fa8e 	bl	800898c <__aeabi_d2iz>
 8012470:	2800      	cmp	r0, #0
 8012472:	f000 8089 	beq.w	8012588 <__kernel_cos+0x140>
 8012476:	4642      	mov	r2, r8
 8012478:	464b      	mov	r3, r9
 801247a:	4640      	mov	r0, r8
 801247c:	4649      	mov	r1, r9
 801247e:	f7f5 ffeb 	bl	8008458 <__aeabi_dmul>
 8012482:	2200      	movs	r2, #0
 8012484:	4b4e      	ldr	r3, [pc, #312]	; (80125c0 <__kernel_cos+0x178>)
 8012486:	4604      	mov	r4, r0
 8012488:	460d      	mov	r5, r1
 801248a:	f7f5 ffe5 	bl	8008458 <__aeabi_dmul>
 801248e:	a340      	add	r3, pc, #256	; (adr r3, 8012590 <__kernel_cos+0x148>)
 8012490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012494:	4682      	mov	sl, r0
 8012496:	468b      	mov	fp, r1
 8012498:	4620      	mov	r0, r4
 801249a:	4629      	mov	r1, r5
 801249c:	f7f5 ffdc 	bl	8008458 <__aeabi_dmul>
 80124a0:	a33d      	add	r3, pc, #244	; (adr r3, 8012598 <__kernel_cos+0x150>)
 80124a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124a6:	f7f5 fe21 	bl	80080ec <__adddf3>
 80124aa:	4622      	mov	r2, r4
 80124ac:	462b      	mov	r3, r5
 80124ae:	f7f5 ffd3 	bl	8008458 <__aeabi_dmul>
 80124b2:	a33b      	add	r3, pc, #236	; (adr r3, 80125a0 <__kernel_cos+0x158>)
 80124b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124b8:	f7f5 fe16 	bl	80080e8 <__aeabi_dsub>
 80124bc:	4622      	mov	r2, r4
 80124be:	462b      	mov	r3, r5
 80124c0:	f7f5 ffca 	bl	8008458 <__aeabi_dmul>
 80124c4:	a338      	add	r3, pc, #224	; (adr r3, 80125a8 <__kernel_cos+0x160>)
 80124c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124ca:	f7f5 fe0f 	bl	80080ec <__adddf3>
 80124ce:	4622      	mov	r2, r4
 80124d0:	462b      	mov	r3, r5
 80124d2:	f7f5 ffc1 	bl	8008458 <__aeabi_dmul>
 80124d6:	a336      	add	r3, pc, #216	; (adr r3, 80125b0 <__kernel_cos+0x168>)
 80124d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124dc:	f7f5 fe04 	bl	80080e8 <__aeabi_dsub>
 80124e0:	4622      	mov	r2, r4
 80124e2:	462b      	mov	r3, r5
 80124e4:	f7f5 ffb8 	bl	8008458 <__aeabi_dmul>
 80124e8:	a333      	add	r3, pc, #204	; (adr r3, 80125b8 <__kernel_cos+0x170>)
 80124ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124ee:	f7f5 fdfd 	bl	80080ec <__adddf3>
 80124f2:	4622      	mov	r2, r4
 80124f4:	462b      	mov	r3, r5
 80124f6:	f7f5 ffaf 	bl	8008458 <__aeabi_dmul>
 80124fa:	4622      	mov	r2, r4
 80124fc:	462b      	mov	r3, r5
 80124fe:	f7f5 ffab 	bl	8008458 <__aeabi_dmul>
 8012502:	ec53 2b18 	vmov	r2, r3, d8
 8012506:	4604      	mov	r4, r0
 8012508:	460d      	mov	r5, r1
 801250a:	4640      	mov	r0, r8
 801250c:	4649      	mov	r1, r9
 801250e:	f7f5 ffa3 	bl	8008458 <__aeabi_dmul>
 8012512:	460b      	mov	r3, r1
 8012514:	4602      	mov	r2, r0
 8012516:	4629      	mov	r1, r5
 8012518:	4620      	mov	r0, r4
 801251a:	f7f5 fde5 	bl	80080e8 <__aeabi_dsub>
 801251e:	4b29      	ldr	r3, [pc, #164]	; (80125c4 <__kernel_cos+0x17c>)
 8012520:	429e      	cmp	r6, r3
 8012522:	4680      	mov	r8, r0
 8012524:	4689      	mov	r9, r1
 8012526:	dc11      	bgt.n	801254c <__kernel_cos+0x104>
 8012528:	4602      	mov	r2, r0
 801252a:	460b      	mov	r3, r1
 801252c:	4650      	mov	r0, sl
 801252e:	4659      	mov	r1, fp
 8012530:	f7f5 fdda 	bl	80080e8 <__aeabi_dsub>
 8012534:	460b      	mov	r3, r1
 8012536:	4924      	ldr	r1, [pc, #144]	; (80125c8 <__kernel_cos+0x180>)
 8012538:	4602      	mov	r2, r0
 801253a:	2000      	movs	r0, #0
 801253c:	f7f5 fdd4 	bl	80080e8 <__aeabi_dsub>
 8012540:	ecbd 8b02 	vpop	{d8}
 8012544:	ec41 0b10 	vmov	d0, r0, r1
 8012548:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801254c:	4b1f      	ldr	r3, [pc, #124]	; (80125cc <__kernel_cos+0x184>)
 801254e:	491e      	ldr	r1, [pc, #120]	; (80125c8 <__kernel_cos+0x180>)
 8012550:	429e      	cmp	r6, r3
 8012552:	bfcc      	ite	gt
 8012554:	4d1e      	ldrgt	r5, [pc, #120]	; (80125d0 <__kernel_cos+0x188>)
 8012556:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 801255a:	2400      	movs	r4, #0
 801255c:	4622      	mov	r2, r4
 801255e:	462b      	mov	r3, r5
 8012560:	2000      	movs	r0, #0
 8012562:	f7f5 fdc1 	bl	80080e8 <__aeabi_dsub>
 8012566:	4622      	mov	r2, r4
 8012568:	4606      	mov	r6, r0
 801256a:	460f      	mov	r7, r1
 801256c:	462b      	mov	r3, r5
 801256e:	4650      	mov	r0, sl
 8012570:	4659      	mov	r1, fp
 8012572:	f7f5 fdb9 	bl	80080e8 <__aeabi_dsub>
 8012576:	4642      	mov	r2, r8
 8012578:	464b      	mov	r3, r9
 801257a:	f7f5 fdb5 	bl	80080e8 <__aeabi_dsub>
 801257e:	4602      	mov	r2, r0
 8012580:	460b      	mov	r3, r1
 8012582:	4630      	mov	r0, r6
 8012584:	4639      	mov	r1, r7
 8012586:	e7d9      	b.n	801253c <__kernel_cos+0xf4>
 8012588:	2000      	movs	r0, #0
 801258a:	490f      	ldr	r1, [pc, #60]	; (80125c8 <__kernel_cos+0x180>)
 801258c:	e7d8      	b.n	8012540 <__kernel_cos+0xf8>
 801258e:	bf00      	nop
 8012590:	be8838d4 	.word	0xbe8838d4
 8012594:	bda8fae9 	.word	0xbda8fae9
 8012598:	bdb4b1c4 	.word	0xbdb4b1c4
 801259c:	3e21ee9e 	.word	0x3e21ee9e
 80125a0:	809c52ad 	.word	0x809c52ad
 80125a4:	3e927e4f 	.word	0x3e927e4f
 80125a8:	19cb1590 	.word	0x19cb1590
 80125ac:	3efa01a0 	.word	0x3efa01a0
 80125b0:	16c15177 	.word	0x16c15177
 80125b4:	3f56c16c 	.word	0x3f56c16c
 80125b8:	5555554c 	.word	0x5555554c
 80125bc:	3fa55555 	.word	0x3fa55555
 80125c0:	3fe00000 	.word	0x3fe00000
 80125c4:	3fd33332 	.word	0x3fd33332
 80125c8:	3ff00000 	.word	0x3ff00000
 80125cc:	3fe90000 	.word	0x3fe90000
 80125d0:	3fd20000 	.word	0x3fd20000
 80125d4:	00000000 	.word	0x00000000

080125d8 <__kernel_rem_pio2>:
 80125d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125dc:	ed2d 8b02 	vpush	{d8}
 80125e0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80125e4:	1ed4      	subs	r4, r2, #3
 80125e6:	9308      	str	r3, [sp, #32]
 80125e8:	9101      	str	r1, [sp, #4]
 80125ea:	4bc5      	ldr	r3, [pc, #788]	; (8012900 <__kernel_rem_pio2+0x328>)
 80125ec:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80125ee:	9009      	str	r0, [sp, #36]	; 0x24
 80125f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80125f4:	9304      	str	r3, [sp, #16]
 80125f6:	9b08      	ldr	r3, [sp, #32]
 80125f8:	3b01      	subs	r3, #1
 80125fa:	9307      	str	r3, [sp, #28]
 80125fc:	2318      	movs	r3, #24
 80125fe:	fb94 f4f3 	sdiv	r4, r4, r3
 8012602:	f06f 0317 	mvn.w	r3, #23
 8012606:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801260a:	fb04 3303 	mla	r3, r4, r3, r3
 801260e:	eb03 0a02 	add.w	sl, r3, r2
 8012612:	9b04      	ldr	r3, [sp, #16]
 8012614:	9a07      	ldr	r2, [sp, #28]
 8012616:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80128f0 <__kernel_rem_pio2+0x318>
 801261a:	eb03 0802 	add.w	r8, r3, r2
 801261e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012620:	1aa7      	subs	r7, r4, r2
 8012622:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012626:	ae22      	add	r6, sp, #136	; 0x88
 8012628:	2500      	movs	r5, #0
 801262a:	4545      	cmp	r5, r8
 801262c:	dd13      	ble.n	8012656 <__kernel_rem_pio2+0x7e>
 801262e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 80128f0 <__kernel_rem_pio2+0x318>
 8012632:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8012636:	2600      	movs	r6, #0
 8012638:	9b04      	ldr	r3, [sp, #16]
 801263a:	429e      	cmp	r6, r3
 801263c:	dc32      	bgt.n	80126a4 <__kernel_rem_pio2+0xcc>
 801263e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012640:	9302      	str	r3, [sp, #8]
 8012642:	9b08      	ldr	r3, [sp, #32]
 8012644:	199d      	adds	r5, r3, r6
 8012646:	ab22      	add	r3, sp, #136	; 0x88
 8012648:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801264c:	9306      	str	r3, [sp, #24]
 801264e:	ec59 8b18 	vmov	r8, r9, d8
 8012652:	2700      	movs	r7, #0
 8012654:	e01f      	b.n	8012696 <__kernel_rem_pio2+0xbe>
 8012656:	42ef      	cmn	r7, r5
 8012658:	d407      	bmi.n	801266a <__kernel_rem_pio2+0x92>
 801265a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801265e:	f7f5 fe91 	bl	8008384 <__aeabi_i2d>
 8012662:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012666:	3501      	adds	r5, #1
 8012668:	e7df      	b.n	801262a <__kernel_rem_pio2+0x52>
 801266a:	ec51 0b18 	vmov	r0, r1, d8
 801266e:	e7f8      	b.n	8012662 <__kernel_rem_pio2+0x8a>
 8012670:	9906      	ldr	r1, [sp, #24]
 8012672:	9d02      	ldr	r5, [sp, #8]
 8012674:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012678:	9106      	str	r1, [sp, #24]
 801267a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 801267e:	9502      	str	r5, [sp, #8]
 8012680:	f7f5 feea 	bl	8008458 <__aeabi_dmul>
 8012684:	4602      	mov	r2, r0
 8012686:	460b      	mov	r3, r1
 8012688:	4640      	mov	r0, r8
 801268a:	4649      	mov	r1, r9
 801268c:	f7f5 fd2e 	bl	80080ec <__adddf3>
 8012690:	3701      	adds	r7, #1
 8012692:	4680      	mov	r8, r0
 8012694:	4689      	mov	r9, r1
 8012696:	9b07      	ldr	r3, [sp, #28]
 8012698:	429f      	cmp	r7, r3
 801269a:	dde9      	ble.n	8012670 <__kernel_rem_pio2+0x98>
 801269c:	e8eb 8902 	strd	r8, r9, [fp], #8
 80126a0:	3601      	adds	r6, #1
 80126a2:	e7c9      	b.n	8012638 <__kernel_rem_pio2+0x60>
 80126a4:	9b04      	ldr	r3, [sp, #16]
 80126a6:	aa0e      	add	r2, sp, #56	; 0x38
 80126a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80126ac:	930c      	str	r3, [sp, #48]	; 0x30
 80126ae:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80126b0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80126b4:	9c04      	ldr	r4, [sp, #16]
 80126b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80126b8:	ab9a      	add	r3, sp, #616	; 0x268
 80126ba:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80126be:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80126c2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80126c6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80126ca:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80126ce:	ab9a      	add	r3, sp, #616	; 0x268
 80126d0:	445b      	add	r3, fp
 80126d2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80126d6:	2500      	movs	r5, #0
 80126d8:	1b63      	subs	r3, r4, r5
 80126da:	2b00      	cmp	r3, #0
 80126dc:	dc78      	bgt.n	80127d0 <__kernel_rem_pio2+0x1f8>
 80126de:	4650      	mov	r0, sl
 80126e0:	ec49 8b10 	vmov	d0, r8, r9
 80126e4:	f000 fc04 	bl	8012ef0 <scalbn>
 80126e8:	ec57 6b10 	vmov	r6, r7, d0
 80126ec:	2200      	movs	r2, #0
 80126ee:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80126f2:	ee10 0a10 	vmov	r0, s0
 80126f6:	4639      	mov	r1, r7
 80126f8:	f7f5 feae 	bl	8008458 <__aeabi_dmul>
 80126fc:	ec41 0b10 	vmov	d0, r0, r1
 8012700:	f000 fb6e 	bl	8012de0 <floor>
 8012704:	2200      	movs	r2, #0
 8012706:	ec51 0b10 	vmov	r0, r1, d0
 801270a:	4b7e      	ldr	r3, [pc, #504]	; (8012904 <__kernel_rem_pio2+0x32c>)
 801270c:	f7f5 fea4 	bl	8008458 <__aeabi_dmul>
 8012710:	4602      	mov	r2, r0
 8012712:	460b      	mov	r3, r1
 8012714:	4630      	mov	r0, r6
 8012716:	4639      	mov	r1, r7
 8012718:	f7f5 fce6 	bl	80080e8 <__aeabi_dsub>
 801271c:	460f      	mov	r7, r1
 801271e:	4606      	mov	r6, r0
 8012720:	f7f6 f934 	bl	800898c <__aeabi_d2iz>
 8012724:	9006      	str	r0, [sp, #24]
 8012726:	f7f5 fe2d 	bl	8008384 <__aeabi_i2d>
 801272a:	4602      	mov	r2, r0
 801272c:	460b      	mov	r3, r1
 801272e:	4630      	mov	r0, r6
 8012730:	4639      	mov	r1, r7
 8012732:	f7f5 fcd9 	bl	80080e8 <__aeabi_dsub>
 8012736:	f1ba 0f00 	cmp.w	sl, #0
 801273a:	4606      	mov	r6, r0
 801273c:	460f      	mov	r7, r1
 801273e:	dd6c      	ble.n	801281a <__kernel_rem_pio2+0x242>
 8012740:	1e62      	subs	r2, r4, #1
 8012742:	ab0e      	add	r3, sp, #56	; 0x38
 8012744:	f1ca 0118 	rsb	r1, sl, #24
 8012748:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801274c:	9d06      	ldr	r5, [sp, #24]
 801274e:	fa40 f301 	asr.w	r3, r0, r1
 8012752:	441d      	add	r5, r3
 8012754:	408b      	lsls	r3, r1
 8012756:	1ac0      	subs	r0, r0, r3
 8012758:	ab0e      	add	r3, sp, #56	; 0x38
 801275a:	9506      	str	r5, [sp, #24]
 801275c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012760:	f1ca 0317 	rsb	r3, sl, #23
 8012764:	fa40 f303 	asr.w	r3, r0, r3
 8012768:	9302      	str	r3, [sp, #8]
 801276a:	9b02      	ldr	r3, [sp, #8]
 801276c:	2b00      	cmp	r3, #0
 801276e:	dd62      	ble.n	8012836 <__kernel_rem_pio2+0x25e>
 8012770:	9b06      	ldr	r3, [sp, #24]
 8012772:	2200      	movs	r2, #0
 8012774:	3301      	adds	r3, #1
 8012776:	9306      	str	r3, [sp, #24]
 8012778:	4615      	mov	r5, r2
 801277a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 801277e:	4294      	cmp	r4, r2
 8012780:	f300 8095 	bgt.w	80128ae <__kernel_rem_pio2+0x2d6>
 8012784:	f1ba 0f00 	cmp.w	sl, #0
 8012788:	dd07      	ble.n	801279a <__kernel_rem_pio2+0x1c2>
 801278a:	f1ba 0f01 	cmp.w	sl, #1
 801278e:	f000 80a2 	beq.w	80128d6 <__kernel_rem_pio2+0x2fe>
 8012792:	f1ba 0f02 	cmp.w	sl, #2
 8012796:	f000 80c1 	beq.w	801291c <__kernel_rem_pio2+0x344>
 801279a:	9b02      	ldr	r3, [sp, #8]
 801279c:	2b02      	cmp	r3, #2
 801279e:	d14a      	bne.n	8012836 <__kernel_rem_pio2+0x25e>
 80127a0:	4632      	mov	r2, r6
 80127a2:	463b      	mov	r3, r7
 80127a4:	2000      	movs	r0, #0
 80127a6:	4958      	ldr	r1, [pc, #352]	; (8012908 <__kernel_rem_pio2+0x330>)
 80127a8:	f7f5 fc9e 	bl	80080e8 <__aeabi_dsub>
 80127ac:	4606      	mov	r6, r0
 80127ae:	460f      	mov	r7, r1
 80127b0:	2d00      	cmp	r5, #0
 80127b2:	d040      	beq.n	8012836 <__kernel_rem_pio2+0x25e>
 80127b4:	4650      	mov	r0, sl
 80127b6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80128f8 <__kernel_rem_pio2+0x320>
 80127ba:	f000 fb99 	bl	8012ef0 <scalbn>
 80127be:	4630      	mov	r0, r6
 80127c0:	4639      	mov	r1, r7
 80127c2:	ec53 2b10 	vmov	r2, r3, d0
 80127c6:	f7f5 fc8f 	bl	80080e8 <__aeabi_dsub>
 80127ca:	4606      	mov	r6, r0
 80127cc:	460f      	mov	r7, r1
 80127ce:	e032      	b.n	8012836 <__kernel_rem_pio2+0x25e>
 80127d0:	2200      	movs	r2, #0
 80127d2:	4b4e      	ldr	r3, [pc, #312]	; (801290c <__kernel_rem_pio2+0x334>)
 80127d4:	4640      	mov	r0, r8
 80127d6:	4649      	mov	r1, r9
 80127d8:	f7f5 fe3e 	bl	8008458 <__aeabi_dmul>
 80127dc:	f7f6 f8d6 	bl	800898c <__aeabi_d2iz>
 80127e0:	f7f5 fdd0 	bl	8008384 <__aeabi_i2d>
 80127e4:	2200      	movs	r2, #0
 80127e6:	4b4a      	ldr	r3, [pc, #296]	; (8012910 <__kernel_rem_pio2+0x338>)
 80127e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80127ec:	f7f5 fe34 	bl	8008458 <__aeabi_dmul>
 80127f0:	4602      	mov	r2, r0
 80127f2:	460b      	mov	r3, r1
 80127f4:	4640      	mov	r0, r8
 80127f6:	4649      	mov	r1, r9
 80127f8:	f7f5 fc76 	bl	80080e8 <__aeabi_dsub>
 80127fc:	f7f6 f8c6 	bl	800898c <__aeabi_d2iz>
 8012800:	ab0e      	add	r3, sp, #56	; 0x38
 8012802:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8012806:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801280a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801280e:	f7f5 fc6d 	bl	80080ec <__adddf3>
 8012812:	3501      	adds	r5, #1
 8012814:	4680      	mov	r8, r0
 8012816:	4689      	mov	r9, r1
 8012818:	e75e      	b.n	80126d8 <__kernel_rem_pio2+0x100>
 801281a:	d105      	bne.n	8012828 <__kernel_rem_pio2+0x250>
 801281c:	1e63      	subs	r3, r4, #1
 801281e:	aa0e      	add	r2, sp, #56	; 0x38
 8012820:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012824:	15c3      	asrs	r3, r0, #23
 8012826:	e79f      	b.n	8012768 <__kernel_rem_pio2+0x190>
 8012828:	2200      	movs	r2, #0
 801282a:	4b3a      	ldr	r3, [pc, #232]	; (8012914 <__kernel_rem_pio2+0x33c>)
 801282c:	f7f6 f89a 	bl	8008964 <__aeabi_dcmpge>
 8012830:	2800      	cmp	r0, #0
 8012832:	d139      	bne.n	80128a8 <__kernel_rem_pio2+0x2d0>
 8012834:	9002      	str	r0, [sp, #8]
 8012836:	2200      	movs	r2, #0
 8012838:	2300      	movs	r3, #0
 801283a:	4630      	mov	r0, r6
 801283c:	4639      	mov	r1, r7
 801283e:	f7f6 f873 	bl	8008928 <__aeabi_dcmpeq>
 8012842:	2800      	cmp	r0, #0
 8012844:	f000 80c7 	beq.w	80129d6 <__kernel_rem_pio2+0x3fe>
 8012848:	1e65      	subs	r5, r4, #1
 801284a:	462b      	mov	r3, r5
 801284c:	2200      	movs	r2, #0
 801284e:	9904      	ldr	r1, [sp, #16]
 8012850:	428b      	cmp	r3, r1
 8012852:	da6a      	bge.n	801292a <__kernel_rem_pio2+0x352>
 8012854:	2a00      	cmp	r2, #0
 8012856:	f000 8088 	beq.w	801296a <__kernel_rem_pio2+0x392>
 801285a:	ab0e      	add	r3, sp, #56	; 0x38
 801285c:	f1aa 0a18 	sub.w	sl, sl, #24
 8012860:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012864:	2b00      	cmp	r3, #0
 8012866:	f000 80b4 	beq.w	80129d2 <__kernel_rem_pio2+0x3fa>
 801286a:	4650      	mov	r0, sl
 801286c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80128f8 <__kernel_rem_pio2+0x320>
 8012870:	f000 fb3e 	bl	8012ef0 <scalbn>
 8012874:	00ec      	lsls	r4, r5, #3
 8012876:	ab72      	add	r3, sp, #456	; 0x1c8
 8012878:	191e      	adds	r6, r3, r4
 801287a:	ec59 8b10 	vmov	r8, r9, d0
 801287e:	f106 0a08 	add.w	sl, r6, #8
 8012882:	462f      	mov	r7, r5
 8012884:	2f00      	cmp	r7, #0
 8012886:	f280 80df 	bge.w	8012a48 <__kernel_rem_pio2+0x470>
 801288a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 80128f0 <__kernel_rem_pio2+0x318>
 801288e:	f04f 0a00 	mov.w	sl, #0
 8012892:	eba5 030a 	sub.w	r3, r5, sl
 8012896:	2b00      	cmp	r3, #0
 8012898:	f2c0 810a 	blt.w	8012ab0 <__kernel_rem_pio2+0x4d8>
 801289c:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012918 <__kernel_rem_pio2+0x340>
 80128a0:	ec59 8b18 	vmov	r8, r9, d8
 80128a4:	2700      	movs	r7, #0
 80128a6:	e0f5      	b.n	8012a94 <__kernel_rem_pio2+0x4bc>
 80128a8:	2302      	movs	r3, #2
 80128aa:	9302      	str	r3, [sp, #8]
 80128ac:	e760      	b.n	8012770 <__kernel_rem_pio2+0x198>
 80128ae:	ab0e      	add	r3, sp, #56	; 0x38
 80128b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80128b4:	b94d      	cbnz	r5, 80128ca <__kernel_rem_pio2+0x2f2>
 80128b6:	b12b      	cbz	r3, 80128c4 <__kernel_rem_pio2+0x2ec>
 80128b8:	a80e      	add	r0, sp, #56	; 0x38
 80128ba:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80128be:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80128c2:	2301      	movs	r3, #1
 80128c4:	3201      	adds	r2, #1
 80128c6:	461d      	mov	r5, r3
 80128c8:	e759      	b.n	801277e <__kernel_rem_pio2+0x1a6>
 80128ca:	a80e      	add	r0, sp, #56	; 0x38
 80128cc:	1acb      	subs	r3, r1, r3
 80128ce:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80128d2:	462b      	mov	r3, r5
 80128d4:	e7f6      	b.n	80128c4 <__kernel_rem_pio2+0x2ec>
 80128d6:	1e62      	subs	r2, r4, #1
 80128d8:	ab0e      	add	r3, sp, #56	; 0x38
 80128da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80128de:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80128e2:	a90e      	add	r1, sp, #56	; 0x38
 80128e4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80128e8:	e757      	b.n	801279a <__kernel_rem_pio2+0x1c2>
 80128ea:	bf00      	nop
 80128ec:	f3af 8000 	nop.w
	...
 80128fc:	3ff00000 	.word	0x3ff00000
 8012900:	08026c50 	.word	0x08026c50
 8012904:	40200000 	.word	0x40200000
 8012908:	3ff00000 	.word	0x3ff00000
 801290c:	3e700000 	.word	0x3e700000
 8012910:	41700000 	.word	0x41700000
 8012914:	3fe00000 	.word	0x3fe00000
 8012918:	08026c10 	.word	0x08026c10
 801291c:	1e62      	subs	r2, r4, #1
 801291e:	ab0e      	add	r3, sp, #56	; 0x38
 8012920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012924:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012928:	e7db      	b.n	80128e2 <__kernel_rem_pio2+0x30a>
 801292a:	a90e      	add	r1, sp, #56	; 0x38
 801292c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012930:	3b01      	subs	r3, #1
 8012932:	430a      	orrs	r2, r1
 8012934:	e78b      	b.n	801284e <__kernel_rem_pio2+0x276>
 8012936:	3301      	adds	r3, #1
 8012938:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801293c:	2900      	cmp	r1, #0
 801293e:	d0fa      	beq.n	8012936 <__kernel_rem_pio2+0x35e>
 8012940:	9a08      	ldr	r2, [sp, #32]
 8012942:	4422      	add	r2, r4
 8012944:	00d2      	lsls	r2, r2, #3
 8012946:	a922      	add	r1, sp, #136	; 0x88
 8012948:	18e3      	adds	r3, r4, r3
 801294a:	9206      	str	r2, [sp, #24]
 801294c:	440a      	add	r2, r1
 801294e:	9302      	str	r3, [sp, #8]
 8012950:	f10b 0108 	add.w	r1, fp, #8
 8012954:	f102 0308 	add.w	r3, r2, #8
 8012958:	1c66      	adds	r6, r4, #1
 801295a:	910a      	str	r1, [sp, #40]	; 0x28
 801295c:	2500      	movs	r5, #0
 801295e:	930d      	str	r3, [sp, #52]	; 0x34
 8012960:	9b02      	ldr	r3, [sp, #8]
 8012962:	42b3      	cmp	r3, r6
 8012964:	da04      	bge.n	8012970 <__kernel_rem_pio2+0x398>
 8012966:	461c      	mov	r4, r3
 8012968:	e6a6      	b.n	80126b8 <__kernel_rem_pio2+0xe0>
 801296a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801296c:	2301      	movs	r3, #1
 801296e:	e7e3      	b.n	8012938 <__kernel_rem_pio2+0x360>
 8012970:	9b06      	ldr	r3, [sp, #24]
 8012972:	18ef      	adds	r7, r5, r3
 8012974:	ab22      	add	r3, sp, #136	; 0x88
 8012976:	441f      	add	r7, r3
 8012978:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801297a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801297e:	f7f5 fd01 	bl	8008384 <__aeabi_i2d>
 8012982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012984:	461c      	mov	r4, r3
 8012986:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012988:	e9c7 0100 	strd	r0, r1, [r7]
 801298c:	eb03 0b05 	add.w	fp, r3, r5
 8012990:	2700      	movs	r7, #0
 8012992:	f04f 0800 	mov.w	r8, #0
 8012996:	f04f 0900 	mov.w	r9, #0
 801299a:	9b07      	ldr	r3, [sp, #28]
 801299c:	429f      	cmp	r7, r3
 801299e:	dd08      	ble.n	80129b2 <__kernel_rem_pio2+0x3da>
 80129a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80129a2:	aa72      	add	r2, sp, #456	; 0x1c8
 80129a4:	18eb      	adds	r3, r5, r3
 80129a6:	4413      	add	r3, r2
 80129a8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 80129ac:	3601      	adds	r6, #1
 80129ae:	3508      	adds	r5, #8
 80129b0:	e7d6      	b.n	8012960 <__kernel_rem_pio2+0x388>
 80129b2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80129b6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80129ba:	f7f5 fd4d 	bl	8008458 <__aeabi_dmul>
 80129be:	4602      	mov	r2, r0
 80129c0:	460b      	mov	r3, r1
 80129c2:	4640      	mov	r0, r8
 80129c4:	4649      	mov	r1, r9
 80129c6:	f7f5 fb91 	bl	80080ec <__adddf3>
 80129ca:	3701      	adds	r7, #1
 80129cc:	4680      	mov	r8, r0
 80129ce:	4689      	mov	r9, r1
 80129d0:	e7e3      	b.n	801299a <__kernel_rem_pio2+0x3c2>
 80129d2:	3d01      	subs	r5, #1
 80129d4:	e741      	b.n	801285a <__kernel_rem_pio2+0x282>
 80129d6:	f1ca 0000 	rsb	r0, sl, #0
 80129da:	ec47 6b10 	vmov	d0, r6, r7
 80129de:	f000 fa87 	bl	8012ef0 <scalbn>
 80129e2:	ec57 6b10 	vmov	r6, r7, d0
 80129e6:	2200      	movs	r2, #0
 80129e8:	4b99      	ldr	r3, [pc, #612]	; (8012c50 <__kernel_rem_pio2+0x678>)
 80129ea:	ee10 0a10 	vmov	r0, s0
 80129ee:	4639      	mov	r1, r7
 80129f0:	f7f5 ffb8 	bl	8008964 <__aeabi_dcmpge>
 80129f4:	b1f8      	cbz	r0, 8012a36 <__kernel_rem_pio2+0x45e>
 80129f6:	2200      	movs	r2, #0
 80129f8:	4b96      	ldr	r3, [pc, #600]	; (8012c54 <__kernel_rem_pio2+0x67c>)
 80129fa:	4630      	mov	r0, r6
 80129fc:	4639      	mov	r1, r7
 80129fe:	f7f5 fd2b 	bl	8008458 <__aeabi_dmul>
 8012a02:	f7f5 ffc3 	bl	800898c <__aeabi_d2iz>
 8012a06:	4680      	mov	r8, r0
 8012a08:	f7f5 fcbc 	bl	8008384 <__aeabi_i2d>
 8012a0c:	2200      	movs	r2, #0
 8012a0e:	4b90      	ldr	r3, [pc, #576]	; (8012c50 <__kernel_rem_pio2+0x678>)
 8012a10:	f7f5 fd22 	bl	8008458 <__aeabi_dmul>
 8012a14:	460b      	mov	r3, r1
 8012a16:	4602      	mov	r2, r0
 8012a18:	4639      	mov	r1, r7
 8012a1a:	4630      	mov	r0, r6
 8012a1c:	f7f5 fb64 	bl	80080e8 <__aeabi_dsub>
 8012a20:	f7f5 ffb4 	bl	800898c <__aeabi_d2iz>
 8012a24:	1c65      	adds	r5, r4, #1
 8012a26:	ab0e      	add	r3, sp, #56	; 0x38
 8012a28:	f10a 0a18 	add.w	sl, sl, #24
 8012a2c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012a30:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8012a34:	e719      	b.n	801286a <__kernel_rem_pio2+0x292>
 8012a36:	4630      	mov	r0, r6
 8012a38:	4639      	mov	r1, r7
 8012a3a:	f7f5 ffa7 	bl	800898c <__aeabi_d2iz>
 8012a3e:	ab0e      	add	r3, sp, #56	; 0x38
 8012a40:	4625      	mov	r5, r4
 8012a42:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012a46:	e710      	b.n	801286a <__kernel_rem_pio2+0x292>
 8012a48:	ab0e      	add	r3, sp, #56	; 0x38
 8012a4a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8012a4e:	f7f5 fc99 	bl	8008384 <__aeabi_i2d>
 8012a52:	4642      	mov	r2, r8
 8012a54:	464b      	mov	r3, r9
 8012a56:	f7f5 fcff 	bl	8008458 <__aeabi_dmul>
 8012a5a:	2200      	movs	r2, #0
 8012a5c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8012a60:	4b7c      	ldr	r3, [pc, #496]	; (8012c54 <__kernel_rem_pio2+0x67c>)
 8012a62:	4640      	mov	r0, r8
 8012a64:	4649      	mov	r1, r9
 8012a66:	f7f5 fcf7 	bl	8008458 <__aeabi_dmul>
 8012a6a:	3f01      	subs	r7, #1
 8012a6c:	4680      	mov	r8, r0
 8012a6e:	4689      	mov	r9, r1
 8012a70:	e708      	b.n	8012884 <__kernel_rem_pio2+0x2ac>
 8012a72:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8012a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a7a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8012a7e:	f7f5 fceb 	bl	8008458 <__aeabi_dmul>
 8012a82:	4602      	mov	r2, r0
 8012a84:	460b      	mov	r3, r1
 8012a86:	4640      	mov	r0, r8
 8012a88:	4649      	mov	r1, r9
 8012a8a:	f7f5 fb2f 	bl	80080ec <__adddf3>
 8012a8e:	3701      	adds	r7, #1
 8012a90:	4680      	mov	r8, r0
 8012a92:	4689      	mov	r9, r1
 8012a94:	9b04      	ldr	r3, [sp, #16]
 8012a96:	429f      	cmp	r7, r3
 8012a98:	dc01      	bgt.n	8012a9e <__kernel_rem_pio2+0x4c6>
 8012a9a:	45ba      	cmp	sl, r7
 8012a9c:	dae9      	bge.n	8012a72 <__kernel_rem_pio2+0x49a>
 8012a9e:	ab4a      	add	r3, sp, #296	; 0x128
 8012aa0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012aa4:	e9c3 8900 	strd	r8, r9, [r3]
 8012aa8:	f10a 0a01 	add.w	sl, sl, #1
 8012aac:	3e08      	subs	r6, #8
 8012aae:	e6f0      	b.n	8012892 <__kernel_rem_pio2+0x2ba>
 8012ab0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012ab2:	2b03      	cmp	r3, #3
 8012ab4:	d85b      	bhi.n	8012b6e <__kernel_rem_pio2+0x596>
 8012ab6:	e8df f003 	tbb	[pc, r3]
 8012aba:	264a      	.short	0x264a
 8012abc:	0226      	.short	0x0226
 8012abe:	ab9a      	add	r3, sp, #616	; 0x268
 8012ac0:	441c      	add	r4, r3
 8012ac2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012ac6:	46a2      	mov	sl, r4
 8012ac8:	46ab      	mov	fp, r5
 8012aca:	f1bb 0f00 	cmp.w	fp, #0
 8012ace:	dc6c      	bgt.n	8012baa <__kernel_rem_pio2+0x5d2>
 8012ad0:	46a2      	mov	sl, r4
 8012ad2:	46ab      	mov	fp, r5
 8012ad4:	f1bb 0f01 	cmp.w	fp, #1
 8012ad8:	f300 8086 	bgt.w	8012be8 <__kernel_rem_pio2+0x610>
 8012adc:	2000      	movs	r0, #0
 8012ade:	2100      	movs	r1, #0
 8012ae0:	2d01      	cmp	r5, #1
 8012ae2:	f300 80a0 	bgt.w	8012c26 <__kernel_rem_pio2+0x64e>
 8012ae6:	9b02      	ldr	r3, [sp, #8]
 8012ae8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8012aec:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	f040 809e 	bne.w	8012c32 <__kernel_rem_pio2+0x65a>
 8012af6:	9b01      	ldr	r3, [sp, #4]
 8012af8:	e9c3 7800 	strd	r7, r8, [r3]
 8012afc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012b00:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012b04:	e033      	b.n	8012b6e <__kernel_rem_pio2+0x596>
 8012b06:	3408      	adds	r4, #8
 8012b08:	ab4a      	add	r3, sp, #296	; 0x128
 8012b0a:	441c      	add	r4, r3
 8012b0c:	462e      	mov	r6, r5
 8012b0e:	2000      	movs	r0, #0
 8012b10:	2100      	movs	r1, #0
 8012b12:	2e00      	cmp	r6, #0
 8012b14:	da3a      	bge.n	8012b8c <__kernel_rem_pio2+0x5b4>
 8012b16:	9b02      	ldr	r3, [sp, #8]
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d03d      	beq.n	8012b98 <__kernel_rem_pio2+0x5c0>
 8012b1c:	4602      	mov	r2, r0
 8012b1e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012b22:	9c01      	ldr	r4, [sp, #4]
 8012b24:	e9c4 2300 	strd	r2, r3, [r4]
 8012b28:	4602      	mov	r2, r0
 8012b2a:	460b      	mov	r3, r1
 8012b2c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012b30:	f7f5 fada 	bl	80080e8 <__aeabi_dsub>
 8012b34:	ae4c      	add	r6, sp, #304	; 0x130
 8012b36:	2401      	movs	r4, #1
 8012b38:	42a5      	cmp	r5, r4
 8012b3a:	da30      	bge.n	8012b9e <__kernel_rem_pio2+0x5c6>
 8012b3c:	9b02      	ldr	r3, [sp, #8]
 8012b3e:	b113      	cbz	r3, 8012b46 <__kernel_rem_pio2+0x56e>
 8012b40:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012b44:	4619      	mov	r1, r3
 8012b46:	9b01      	ldr	r3, [sp, #4]
 8012b48:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012b4c:	e00f      	b.n	8012b6e <__kernel_rem_pio2+0x596>
 8012b4e:	ab9a      	add	r3, sp, #616	; 0x268
 8012b50:	441c      	add	r4, r3
 8012b52:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012b56:	2000      	movs	r0, #0
 8012b58:	2100      	movs	r1, #0
 8012b5a:	2d00      	cmp	r5, #0
 8012b5c:	da10      	bge.n	8012b80 <__kernel_rem_pio2+0x5a8>
 8012b5e:	9b02      	ldr	r3, [sp, #8]
 8012b60:	b113      	cbz	r3, 8012b68 <__kernel_rem_pio2+0x590>
 8012b62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012b66:	4619      	mov	r1, r3
 8012b68:	9b01      	ldr	r3, [sp, #4]
 8012b6a:	e9c3 0100 	strd	r0, r1, [r3]
 8012b6e:	9b06      	ldr	r3, [sp, #24]
 8012b70:	f003 0007 	and.w	r0, r3, #7
 8012b74:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012b78:	ecbd 8b02 	vpop	{d8}
 8012b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b80:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012b84:	f7f5 fab2 	bl	80080ec <__adddf3>
 8012b88:	3d01      	subs	r5, #1
 8012b8a:	e7e6      	b.n	8012b5a <__kernel_rem_pio2+0x582>
 8012b8c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012b90:	f7f5 faac 	bl	80080ec <__adddf3>
 8012b94:	3e01      	subs	r6, #1
 8012b96:	e7bc      	b.n	8012b12 <__kernel_rem_pio2+0x53a>
 8012b98:	4602      	mov	r2, r0
 8012b9a:	460b      	mov	r3, r1
 8012b9c:	e7c1      	b.n	8012b22 <__kernel_rem_pio2+0x54a>
 8012b9e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012ba2:	f7f5 faa3 	bl	80080ec <__adddf3>
 8012ba6:	3401      	adds	r4, #1
 8012ba8:	e7c6      	b.n	8012b38 <__kernel_rem_pio2+0x560>
 8012baa:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8012bae:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012bb2:	4640      	mov	r0, r8
 8012bb4:	ec53 2b17 	vmov	r2, r3, d7
 8012bb8:	4649      	mov	r1, r9
 8012bba:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012bbe:	f7f5 fa95 	bl	80080ec <__adddf3>
 8012bc2:	4602      	mov	r2, r0
 8012bc4:	460b      	mov	r3, r1
 8012bc6:	4606      	mov	r6, r0
 8012bc8:	460f      	mov	r7, r1
 8012bca:	4640      	mov	r0, r8
 8012bcc:	4649      	mov	r1, r9
 8012bce:	f7f5 fa8b 	bl	80080e8 <__aeabi_dsub>
 8012bd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012bd6:	f7f5 fa89 	bl	80080ec <__adddf3>
 8012bda:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012bde:	e9ca 0100 	strd	r0, r1, [sl]
 8012be2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8012be6:	e770      	b.n	8012aca <__kernel_rem_pio2+0x4f2>
 8012be8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8012bec:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012bf0:	4630      	mov	r0, r6
 8012bf2:	ec53 2b17 	vmov	r2, r3, d7
 8012bf6:	4639      	mov	r1, r7
 8012bf8:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012bfc:	f7f5 fa76 	bl	80080ec <__adddf3>
 8012c00:	4602      	mov	r2, r0
 8012c02:	460b      	mov	r3, r1
 8012c04:	4680      	mov	r8, r0
 8012c06:	4689      	mov	r9, r1
 8012c08:	4630      	mov	r0, r6
 8012c0a:	4639      	mov	r1, r7
 8012c0c:	f7f5 fa6c 	bl	80080e8 <__aeabi_dsub>
 8012c10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012c14:	f7f5 fa6a 	bl	80080ec <__adddf3>
 8012c18:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012c1c:	e9ca 0100 	strd	r0, r1, [sl]
 8012c20:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8012c24:	e756      	b.n	8012ad4 <__kernel_rem_pio2+0x4fc>
 8012c26:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012c2a:	f7f5 fa5f 	bl	80080ec <__adddf3>
 8012c2e:	3d01      	subs	r5, #1
 8012c30:	e756      	b.n	8012ae0 <__kernel_rem_pio2+0x508>
 8012c32:	9b01      	ldr	r3, [sp, #4]
 8012c34:	9a01      	ldr	r2, [sp, #4]
 8012c36:	601f      	str	r7, [r3, #0]
 8012c38:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8012c3c:	605c      	str	r4, [r3, #4]
 8012c3e:	609d      	str	r5, [r3, #8]
 8012c40:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012c44:	60d3      	str	r3, [r2, #12]
 8012c46:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012c4a:	6110      	str	r0, [r2, #16]
 8012c4c:	6153      	str	r3, [r2, #20]
 8012c4e:	e78e      	b.n	8012b6e <__kernel_rem_pio2+0x596>
 8012c50:	41700000 	.word	0x41700000
 8012c54:	3e700000 	.word	0x3e700000

08012c58 <__kernel_sin>:
 8012c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c5c:	ec55 4b10 	vmov	r4, r5, d0
 8012c60:	b085      	sub	sp, #20
 8012c62:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012c66:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8012c6a:	ed8d 1b00 	vstr	d1, [sp]
 8012c6e:	9002      	str	r0, [sp, #8]
 8012c70:	da06      	bge.n	8012c80 <__kernel_sin+0x28>
 8012c72:	ee10 0a10 	vmov	r0, s0
 8012c76:	4629      	mov	r1, r5
 8012c78:	f7f5 fe88 	bl	800898c <__aeabi_d2iz>
 8012c7c:	2800      	cmp	r0, #0
 8012c7e:	d051      	beq.n	8012d24 <__kernel_sin+0xcc>
 8012c80:	4622      	mov	r2, r4
 8012c82:	462b      	mov	r3, r5
 8012c84:	4620      	mov	r0, r4
 8012c86:	4629      	mov	r1, r5
 8012c88:	f7f5 fbe6 	bl	8008458 <__aeabi_dmul>
 8012c8c:	4682      	mov	sl, r0
 8012c8e:	468b      	mov	fp, r1
 8012c90:	4602      	mov	r2, r0
 8012c92:	460b      	mov	r3, r1
 8012c94:	4620      	mov	r0, r4
 8012c96:	4629      	mov	r1, r5
 8012c98:	f7f5 fbde 	bl	8008458 <__aeabi_dmul>
 8012c9c:	a341      	add	r3, pc, #260	; (adr r3, 8012da4 <__kernel_sin+0x14c>)
 8012c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ca2:	4680      	mov	r8, r0
 8012ca4:	4689      	mov	r9, r1
 8012ca6:	4650      	mov	r0, sl
 8012ca8:	4659      	mov	r1, fp
 8012caa:	f7f5 fbd5 	bl	8008458 <__aeabi_dmul>
 8012cae:	a33f      	add	r3, pc, #252	; (adr r3, 8012dac <__kernel_sin+0x154>)
 8012cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cb4:	f7f5 fa18 	bl	80080e8 <__aeabi_dsub>
 8012cb8:	4652      	mov	r2, sl
 8012cba:	465b      	mov	r3, fp
 8012cbc:	f7f5 fbcc 	bl	8008458 <__aeabi_dmul>
 8012cc0:	a33c      	add	r3, pc, #240	; (adr r3, 8012db4 <__kernel_sin+0x15c>)
 8012cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cc6:	f7f5 fa11 	bl	80080ec <__adddf3>
 8012cca:	4652      	mov	r2, sl
 8012ccc:	465b      	mov	r3, fp
 8012cce:	f7f5 fbc3 	bl	8008458 <__aeabi_dmul>
 8012cd2:	a33a      	add	r3, pc, #232	; (adr r3, 8012dbc <__kernel_sin+0x164>)
 8012cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cd8:	f7f5 fa06 	bl	80080e8 <__aeabi_dsub>
 8012cdc:	4652      	mov	r2, sl
 8012cde:	465b      	mov	r3, fp
 8012ce0:	f7f5 fbba 	bl	8008458 <__aeabi_dmul>
 8012ce4:	a337      	add	r3, pc, #220	; (adr r3, 8012dc4 <__kernel_sin+0x16c>)
 8012ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cea:	f7f5 f9ff 	bl	80080ec <__adddf3>
 8012cee:	9b02      	ldr	r3, [sp, #8]
 8012cf0:	4606      	mov	r6, r0
 8012cf2:	460f      	mov	r7, r1
 8012cf4:	b9db      	cbnz	r3, 8012d2e <__kernel_sin+0xd6>
 8012cf6:	4602      	mov	r2, r0
 8012cf8:	460b      	mov	r3, r1
 8012cfa:	4650      	mov	r0, sl
 8012cfc:	4659      	mov	r1, fp
 8012cfe:	f7f5 fbab 	bl	8008458 <__aeabi_dmul>
 8012d02:	a325      	add	r3, pc, #148	; (adr r3, 8012d98 <__kernel_sin+0x140>)
 8012d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d08:	f7f5 f9ee 	bl	80080e8 <__aeabi_dsub>
 8012d0c:	4642      	mov	r2, r8
 8012d0e:	464b      	mov	r3, r9
 8012d10:	f7f5 fba2 	bl	8008458 <__aeabi_dmul>
 8012d14:	4602      	mov	r2, r0
 8012d16:	460b      	mov	r3, r1
 8012d18:	4620      	mov	r0, r4
 8012d1a:	4629      	mov	r1, r5
 8012d1c:	f7f5 f9e6 	bl	80080ec <__adddf3>
 8012d20:	4604      	mov	r4, r0
 8012d22:	460d      	mov	r5, r1
 8012d24:	ec45 4b10 	vmov	d0, r4, r5
 8012d28:	b005      	add	sp, #20
 8012d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d2e:	2200      	movs	r2, #0
 8012d30:	4b1b      	ldr	r3, [pc, #108]	; (8012da0 <__kernel_sin+0x148>)
 8012d32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012d36:	f7f5 fb8f 	bl	8008458 <__aeabi_dmul>
 8012d3a:	4632      	mov	r2, r6
 8012d3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012d40:	463b      	mov	r3, r7
 8012d42:	4640      	mov	r0, r8
 8012d44:	4649      	mov	r1, r9
 8012d46:	f7f5 fb87 	bl	8008458 <__aeabi_dmul>
 8012d4a:	4602      	mov	r2, r0
 8012d4c:	460b      	mov	r3, r1
 8012d4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d52:	f7f5 f9c9 	bl	80080e8 <__aeabi_dsub>
 8012d56:	4652      	mov	r2, sl
 8012d58:	465b      	mov	r3, fp
 8012d5a:	f7f5 fb7d 	bl	8008458 <__aeabi_dmul>
 8012d5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012d62:	f7f5 f9c1 	bl	80080e8 <__aeabi_dsub>
 8012d66:	a30c      	add	r3, pc, #48	; (adr r3, 8012d98 <__kernel_sin+0x140>)
 8012d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d6c:	4606      	mov	r6, r0
 8012d6e:	460f      	mov	r7, r1
 8012d70:	4640      	mov	r0, r8
 8012d72:	4649      	mov	r1, r9
 8012d74:	f7f5 fb70 	bl	8008458 <__aeabi_dmul>
 8012d78:	4602      	mov	r2, r0
 8012d7a:	460b      	mov	r3, r1
 8012d7c:	4630      	mov	r0, r6
 8012d7e:	4639      	mov	r1, r7
 8012d80:	f7f5 f9b4 	bl	80080ec <__adddf3>
 8012d84:	4602      	mov	r2, r0
 8012d86:	460b      	mov	r3, r1
 8012d88:	4620      	mov	r0, r4
 8012d8a:	4629      	mov	r1, r5
 8012d8c:	f7f5 f9ac 	bl	80080e8 <__aeabi_dsub>
 8012d90:	e7c6      	b.n	8012d20 <__kernel_sin+0xc8>
 8012d92:	bf00      	nop
 8012d94:	f3af 8000 	nop.w
 8012d98:	55555549 	.word	0x55555549
 8012d9c:	3fc55555 	.word	0x3fc55555
 8012da0:	3fe00000 	.word	0x3fe00000
 8012da4:	5acfd57c 	.word	0x5acfd57c
 8012da8:	3de5d93a 	.word	0x3de5d93a
 8012dac:	8a2b9ceb 	.word	0x8a2b9ceb
 8012db0:	3e5ae5e6 	.word	0x3e5ae5e6
 8012db4:	57b1fe7d 	.word	0x57b1fe7d
 8012db8:	3ec71de3 	.word	0x3ec71de3
 8012dbc:	19c161d5 	.word	0x19c161d5
 8012dc0:	3f2a01a0 	.word	0x3f2a01a0
 8012dc4:	1110f8a6 	.word	0x1110f8a6
 8012dc8:	3f811111 	.word	0x3f811111

08012dcc <fabs>:
 8012dcc:	ec51 0b10 	vmov	r0, r1, d0
 8012dd0:	ee10 2a10 	vmov	r2, s0
 8012dd4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012dd8:	ec43 2b10 	vmov	d0, r2, r3
 8012ddc:	4770      	bx	lr
	...

08012de0 <floor>:
 8012de0:	ec51 0b10 	vmov	r0, r1, d0
 8012de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012de8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8012dec:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8012df0:	2e13      	cmp	r6, #19
 8012df2:	460c      	mov	r4, r1
 8012df4:	ee10 5a10 	vmov	r5, s0
 8012df8:	4680      	mov	r8, r0
 8012dfa:	dc34      	bgt.n	8012e66 <floor+0x86>
 8012dfc:	2e00      	cmp	r6, #0
 8012dfe:	da16      	bge.n	8012e2e <floor+0x4e>
 8012e00:	a335      	add	r3, pc, #212	; (adr r3, 8012ed8 <floor+0xf8>)
 8012e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e06:	f7f5 f971 	bl	80080ec <__adddf3>
 8012e0a:	2200      	movs	r2, #0
 8012e0c:	2300      	movs	r3, #0
 8012e0e:	f7f5 fdb3 	bl	8008978 <__aeabi_dcmpgt>
 8012e12:	b148      	cbz	r0, 8012e28 <floor+0x48>
 8012e14:	2c00      	cmp	r4, #0
 8012e16:	da59      	bge.n	8012ecc <floor+0xec>
 8012e18:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8012e1c:	4a30      	ldr	r2, [pc, #192]	; (8012ee0 <floor+0x100>)
 8012e1e:	432b      	orrs	r3, r5
 8012e20:	2500      	movs	r5, #0
 8012e22:	42ab      	cmp	r3, r5
 8012e24:	bf18      	it	ne
 8012e26:	4614      	movne	r4, r2
 8012e28:	4621      	mov	r1, r4
 8012e2a:	4628      	mov	r0, r5
 8012e2c:	e025      	b.n	8012e7a <floor+0x9a>
 8012e2e:	4f2d      	ldr	r7, [pc, #180]	; (8012ee4 <floor+0x104>)
 8012e30:	4137      	asrs	r7, r6
 8012e32:	ea01 0307 	and.w	r3, r1, r7
 8012e36:	4303      	orrs	r3, r0
 8012e38:	d01f      	beq.n	8012e7a <floor+0x9a>
 8012e3a:	a327      	add	r3, pc, #156	; (adr r3, 8012ed8 <floor+0xf8>)
 8012e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e40:	f7f5 f954 	bl	80080ec <__adddf3>
 8012e44:	2200      	movs	r2, #0
 8012e46:	2300      	movs	r3, #0
 8012e48:	f7f5 fd96 	bl	8008978 <__aeabi_dcmpgt>
 8012e4c:	2800      	cmp	r0, #0
 8012e4e:	d0eb      	beq.n	8012e28 <floor+0x48>
 8012e50:	2c00      	cmp	r4, #0
 8012e52:	bfbe      	ittt	lt
 8012e54:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8012e58:	fa43 f606 	asrlt.w	r6, r3, r6
 8012e5c:	19a4      	addlt	r4, r4, r6
 8012e5e:	ea24 0407 	bic.w	r4, r4, r7
 8012e62:	2500      	movs	r5, #0
 8012e64:	e7e0      	b.n	8012e28 <floor+0x48>
 8012e66:	2e33      	cmp	r6, #51	; 0x33
 8012e68:	dd0b      	ble.n	8012e82 <floor+0xa2>
 8012e6a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8012e6e:	d104      	bne.n	8012e7a <floor+0x9a>
 8012e70:	ee10 2a10 	vmov	r2, s0
 8012e74:	460b      	mov	r3, r1
 8012e76:	f7f5 f939 	bl	80080ec <__adddf3>
 8012e7a:	ec41 0b10 	vmov	d0, r0, r1
 8012e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e82:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8012e86:	f04f 33ff 	mov.w	r3, #4294967295
 8012e8a:	fa23 f707 	lsr.w	r7, r3, r7
 8012e8e:	4207      	tst	r7, r0
 8012e90:	d0f3      	beq.n	8012e7a <floor+0x9a>
 8012e92:	a311      	add	r3, pc, #68	; (adr r3, 8012ed8 <floor+0xf8>)
 8012e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e98:	f7f5 f928 	bl	80080ec <__adddf3>
 8012e9c:	2200      	movs	r2, #0
 8012e9e:	2300      	movs	r3, #0
 8012ea0:	f7f5 fd6a 	bl	8008978 <__aeabi_dcmpgt>
 8012ea4:	2800      	cmp	r0, #0
 8012ea6:	d0bf      	beq.n	8012e28 <floor+0x48>
 8012ea8:	2c00      	cmp	r4, #0
 8012eaa:	da02      	bge.n	8012eb2 <floor+0xd2>
 8012eac:	2e14      	cmp	r6, #20
 8012eae:	d103      	bne.n	8012eb8 <floor+0xd8>
 8012eb0:	3401      	adds	r4, #1
 8012eb2:	ea25 0507 	bic.w	r5, r5, r7
 8012eb6:	e7b7      	b.n	8012e28 <floor+0x48>
 8012eb8:	2301      	movs	r3, #1
 8012eba:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8012ebe:	fa03 f606 	lsl.w	r6, r3, r6
 8012ec2:	4435      	add	r5, r6
 8012ec4:	4545      	cmp	r5, r8
 8012ec6:	bf38      	it	cc
 8012ec8:	18e4      	addcc	r4, r4, r3
 8012eca:	e7f2      	b.n	8012eb2 <floor+0xd2>
 8012ecc:	2500      	movs	r5, #0
 8012ece:	462c      	mov	r4, r5
 8012ed0:	e7aa      	b.n	8012e28 <floor+0x48>
 8012ed2:	bf00      	nop
 8012ed4:	f3af 8000 	nop.w
 8012ed8:	8800759c 	.word	0x8800759c
 8012edc:	7e37e43c 	.word	0x7e37e43c
 8012ee0:	bff00000 	.word	0xbff00000
 8012ee4:	000fffff 	.word	0x000fffff

08012ee8 <matherr>:
 8012ee8:	2000      	movs	r0, #0
 8012eea:	4770      	bx	lr
 8012eec:	0000      	movs	r0, r0
	...

08012ef0 <scalbn>:
 8012ef0:	b570      	push	{r4, r5, r6, lr}
 8012ef2:	ec55 4b10 	vmov	r4, r5, d0
 8012ef6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8012efa:	4606      	mov	r6, r0
 8012efc:	462b      	mov	r3, r5
 8012efe:	b9aa      	cbnz	r2, 8012f2c <scalbn+0x3c>
 8012f00:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012f04:	4323      	orrs	r3, r4
 8012f06:	d03b      	beq.n	8012f80 <scalbn+0x90>
 8012f08:	4b31      	ldr	r3, [pc, #196]	; (8012fd0 <scalbn+0xe0>)
 8012f0a:	4629      	mov	r1, r5
 8012f0c:	2200      	movs	r2, #0
 8012f0e:	ee10 0a10 	vmov	r0, s0
 8012f12:	f7f5 faa1 	bl	8008458 <__aeabi_dmul>
 8012f16:	4b2f      	ldr	r3, [pc, #188]	; (8012fd4 <scalbn+0xe4>)
 8012f18:	429e      	cmp	r6, r3
 8012f1a:	4604      	mov	r4, r0
 8012f1c:	460d      	mov	r5, r1
 8012f1e:	da12      	bge.n	8012f46 <scalbn+0x56>
 8012f20:	a327      	add	r3, pc, #156	; (adr r3, 8012fc0 <scalbn+0xd0>)
 8012f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f26:	f7f5 fa97 	bl	8008458 <__aeabi_dmul>
 8012f2a:	e009      	b.n	8012f40 <scalbn+0x50>
 8012f2c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8012f30:	428a      	cmp	r2, r1
 8012f32:	d10c      	bne.n	8012f4e <scalbn+0x5e>
 8012f34:	ee10 2a10 	vmov	r2, s0
 8012f38:	4620      	mov	r0, r4
 8012f3a:	4629      	mov	r1, r5
 8012f3c:	f7f5 f8d6 	bl	80080ec <__adddf3>
 8012f40:	4604      	mov	r4, r0
 8012f42:	460d      	mov	r5, r1
 8012f44:	e01c      	b.n	8012f80 <scalbn+0x90>
 8012f46:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012f4a:	460b      	mov	r3, r1
 8012f4c:	3a36      	subs	r2, #54	; 0x36
 8012f4e:	4432      	add	r2, r6
 8012f50:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8012f54:	428a      	cmp	r2, r1
 8012f56:	dd0b      	ble.n	8012f70 <scalbn+0x80>
 8012f58:	ec45 4b11 	vmov	d1, r4, r5
 8012f5c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8012fc8 <scalbn+0xd8>
 8012f60:	f000 f83c 	bl	8012fdc <copysign>
 8012f64:	a318      	add	r3, pc, #96	; (adr r3, 8012fc8 <scalbn+0xd8>)
 8012f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012f6a:	ec51 0b10 	vmov	r0, r1, d0
 8012f6e:	e7da      	b.n	8012f26 <scalbn+0x36>
 8012f70:	2a00      	cmp	r2, #0
 8012f72:	dd08      	ble.n	8012f86 <scalbn+0x96>
 8012f74:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012f78:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012f7c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012f80:	ec45 4b10 	vmov	d0, r4, r5
 8012f84:	bd70      	pop	{r4, r5, r6, pc}
 8012f86:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8012f8a:	da0d      	bge.n	8012fa8 <scalbn+0xb8>
 8012f8c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012f90:	429e      	cmp	r6, r3
 8012f92:	ec45 4b11 	vmov	d1, r4, r5
 8012f96:	dce1      	bgt.n	8012f5c <scalbn+0x6c>
 8012f98:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8012fc0 <scalbn+0xd0>
 8012f9c:	f000 f81e 	bl	8012fdc <copysign>
 8012fa0:	a307      	add	r3, pc, #28	; (adr r3, 8012fc0 <scalbn+0xd0>)
 8012fa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fa6:	e7e0      	b.n	8012f6a <scalbn+0x7a>
 8012fa8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012fac:	3236      	adds	r2, #54	; 0x36
 8012fae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012fb2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012fb6:	4620      	mov	r0, r4
 8012fb8:	4629      	mov	r1, r5
 8012fba:	2200      	movs	r2, #0
 8012fbc:	4b06      	ldr	r3, [pc, #24]	; (8012fd8 <scalbn+0xe8>)
 8012fbe:	e7b2      	b.n	8012f26 <scalbn+0x36>
 8012fc0:	c2f8f359 	.word	0xc2f8f359
 8012fc4:	01a56e1f 	.word	0x01a56e1f
 8012fc8:	8800759c 	.word	0x8800759c
 8012fcc:	7e37e43c 	.word	0x7e37e43c
 8012fd0:	43500000 	.word	0x43500000
 8012fd4:	ffff3cb0 	.word	0xffff3cb0
 8012fd8:	3c900000 	.word	0x3c900000

08012fdc <copysign>:
 8012fdc:	ec51 0b10 	vmov	r0, r1, d0
 8012fe0:	ee11 0a90 	vmov	r0, s3
 8012fe4:	ee10 2a10 	vmov	r2, s0
 8012fe8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012fec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8012ff0:	ea41 0300 	orr.w	r3, r1, r0
 8012ff4:	ec43 2b10 	vmov	d0, r2, r3
 8012ff8:	4770      	bx	lr
	...

08012ffc <_init>:
 8012ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ffe:	bf00      	nop
 8013000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013002:	bc08      	pop	{r3}
 8013004:	469e      	mov	lr, r3
 8013006:	4770      	bx	lr

08013008 <_fini>:
 8013008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801300a:	bf00      	nop
 801300c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801300e:	bc08      	pop	{r3}
 8013010:	469e      	mov	lr, r3
 8013012:	4770      	bx	lr
=======
 8012250:	e7fe      	b.n	8012250 <ADC_IRQHandler>
	...

08012254 <__errno>:
 8012254:	4b01      	ldr	r3, [pc, #4]	; (801225c <__errno+0x8>)
 8012256:	6818      	ldr	r0, [r3, #0]
 8012258:	4770      	bx	lr
 801225a:	bf00      	nop
 801225c:	20000010 	.word	0x20000010

08012260 <__libc_init_array>:
 8012260:	b570      	push	{r4, r5, r6, lr}
 8012262:	4e0d      	ldr	r6, [pc, #52]	; (8012298 <__libc_init_array+0x38>)
 8012264:	4c0d      	ldr	r4, [pc, #52]	; (801229c <__libc_init_array+0x3c>)
 8012266:	1ba4      	subs	r4, r4, r6
 8012268:	10a4      	asrs	r4, r4, #2
 801226a:	2500      	movs	r5, #0
 801226c:	42a5      	cmp	r5, r4
 801226e:	d109      	bne.n	8012284 <__libc_init_array+0x24>
 8012270:	4e0b      	ldr	r6, [pc, #44]	; (80122a0 <__libc_init_array+0x40>)
 8012272:	4c0c      	ldr	r4, [pc, #48]	; (80122a4 <__libc_init_array+0x44>)
 8012274:	f002 fc92 	bl	8014b9c <_init>
 8012278:	1ba4      	subs	r4, r4, r6
 801227a:	10a4      	asrs	r4, r4, #2
 801227c:	2500      	movs	r5, #0
 801227e:	42a5      	cmp	r5, r4
 8012280:	d105      	bne.n	801228e <__libc_init_array+0x2e>
 8012282:	bd70      	pop	{r4, r5, r6, pc}
 8012284:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012288:	4798      	blx	r3
 801228a:	3501      	adds	r5, #1
 801228c:	e7ee      	b.n	801226c <__libc_init_array+0xc>
 801228e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012292:	4798      	blx	r3
 8012294:	3501      	adds	r5, #1
 8012296:	e7f2      	b.n	801227e <__libc_init_array+0x1e>
 8012298:	08028970 	.word	0x08028970
 801229c:	08028970 	.word	0x08028970
 80122a0:	08028970 	.word	0x08028970
 80122a4:	08028974 	.word	0x08028974

080122a8 <memcpy>:
 80122a8:	b510      	push	{r4, lr}
 80122aa:	1e43      	subs	r3, r0, #1
 80122ac:	440a      	add	r2, r1
 80122ae:	4291      	cmp	r1, r2
 80122b0:	d100      	bne.n	80122b4 <memcpy+0xc>
 80122b2:	bd10      	pop	{r4, pc}
 80122b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80122b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80122bc:	e7f7      	b.n	80122ae <memcpy+0x6>

080122be <memset>:
 80122be:	4402      	add	r2, r0
 80122c0:	4603      	mov	r3, r0
 80122c2:	4293      	cmp	r3, r2
 80122c4:	d100      	bne.n	80122c8 <memset+0xa>
 80122c6:	4770      	bx	lr
 80122c8:	f803 1b01 	strb.w	r1, [r3], #1
 80122cc:	e7f9      	b.n	80122c2 <memset+0x4>

080122ce <__cvt>:
 80122ce:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80122d2:	ec55 4b10 	vmov	r4, r5, d0
 80122d6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80122d8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80122dc:	2d00      	cmp	r5, #0
 80122de:	460e      	mov	r6, r1
 80122e0:	4691      	mov	r9, r2
 80122e2:	4619      	mov	r1, r3
 80122e4:	bfb8      	it	lt
 80122e6:	4622      	movlt	r2, r4
 80122e8:	462b      	mov	r3, r5
 80122ea:	f027 0720 	bic.w	r7, r7, #32
 80122ee:	bfbb      	ittet	lt
 80122f0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80122f4:	461d      	movlt	r5, r3
 80122f6:	2300      	movge	r3, #0
 80122f8:	232d      	movlt	r3, #45	; 0x2d
 80122fa:	bfb8      	it	lt
 80122fc:	4614      	movlt	r4, r2
 80122fe:	2f46      	cmp	r7, #70	; 0x46
 8012300:	700b      	strb	r3, [r1, #0]
 8012302:	d004      	beq.n	801230e <__cvt+0x40>
 8012304:	2f45      	cmp	r7, #69	; 0x45
 8012306:	d100      	bne.n	801230a <__cvt+0x3c>
 8012308:	3601      	adds	r6, #1
 801230a:	2102      	movs	r1, #2
 801230c:	e000      	b.n	8012310 <__cvt+0x42>
 801230e:	2103      	movs	r1, #3
 8012310:	ab03      	add	r3, sp, #12
 8012312:	9301      	str	r3, [sp, #4]
 8012314:	ab02      	add	r3, sp, #8
 8012316:	9300      	str	r3, [sp, #0]
 8012318:	4632      	mov	r2, r6
 801231a:	4653      	mov	r3, sl
 801231c:	ec45 4b10 	vmov	d0, r4, r5
 8012320:	f000 fdfa 	bl	8012f18 <_dtoa_r>
 8012324:	2f47      	cmp	r7, #71	; 0x47
 8012326:	4680      	mov	r8, r0
 8012328:	d102      	bne.n	8012330 <__cvt+0x62>
 801232a:	f019 0f01 	tst.w	r9, #1
 801232e:	d026      	beq.n	801237e <__cvt+0xb0>
 8012330:	2f46      	cmp	r7, #70	; 0x46
 8012332:	eb08 0906 	add.w	r9, r8, r6
 8012336:	d111      	bne.n	801235c <__cvt+0x8e>
 8012338:	f898 3000 	ldrb.w	r3, [r8]
 801233c:	2b30      	cmp	r3, #48	; 0x30
 801233e:	d10a      	bne.n	8012356 <__cvt+0x88>
 8012340:	2200      	movs	r2, #0
 8012342:	2300      	movs	r3, #0
 8012344:	4620      	mov	r0, r4
 8012346:	4629      	mov	r1, r5
 8012348:	f7f6 faf6 	bl	8008938 <__aeabi_dcmpeq>
 801234c:	b918      	cbnz	r0, 8012356 <__cvt+0x88>
 801234e:	f1c6 0601 	rsb	r6, r6, #1
 8012352:	f8ca 6000 	str.w	r6, [sl]
 8012356:	f8da 3000 	ldr.w	r3, [sl]
 801235a:	4499      	add	r9, r3
 801235c:	2200      	movs	r2, #0
 801235e:	2300      	movs	r3, #0
 8012360:	4620      	mov	r0, r4
 8012362:	4629      	mov	r1, r5
 8012364:	f7f6 fae8 	bl	8008938 <__aeabi_dcmpeq>
 8012368:	b938      	cbnz	r0, 801237a <__cvt+0xac>
 801236a:	2230      	movs	r2, #48	; 0x30
 801236c:	9b03      	ldr	r3, [sp, #12]
 801236e:	454b      	cmp	r3, r9
 8012370:	d205      	bcs.n	801237e <__cvt+0xb0>
 8012372:	1c59      	adds	r1, r3, #1
 8012374:	9103      	str	r1, [sp, #12]
 8012376:	701a      	strb	r2, [r3, #0]
 8012378:	e7f8      	b.n	801236c <__cvt+0x9e>
 801237a:	f8cd 900c 	str.w	r9, [sp, #12]
 801237e:	9b03      	ldr	r3, [sp, #12]
 8012380:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012382:	eba3 0308 	sub.w	r3, r3, r8
 8012386:	4640      	mov	r0, r8
 8012388:	6013      	str	r3, [r2, #0]
 801238a:	b004      	add	sp, #16
 801238c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08012390 <__exponent>:
 8012390:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012392:	2900      	cmp	r1, #0
 8012394:	4604      	mov	r4, r0
 8012396:	bfba      	itte	lt
 8012398:	4249      	neglt	r1, r1
 801239a:	232d      	movlt	r3, #45	; 0x2d
 801239c:	232b      	movge	r3, #43	; 0x2b
 801239e:	2909      	cmp	r1, #9
 80123a0:	f804 2b02 	strb.w	r2, [r4], #2
 80123a4:	7043      	strb	r3, [r0, #1]
 80123a6:	dd20      	ble.n	80123ea <__exponent+0x5a>
 80123a8:	f10d 0307 	add.w	r3, sp, #7
 80123ac:	461f      	mov	r7, r3
 80123ae:	260a      	movs	r6, #10
 80123b0:	fb91 f5f6 	sdiv	r5, r1, r6
 80123b4:	fb06 1115 	mls	r1, r6, r5, r1
 80123b8:	3130      	adds	r1, #48	; 0x30
 80123ba:	2d09      	cmp	r5, #9
 80123bc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80123c0:	f103 32ff 	add.w	r2, r3, #4294967295
 80123c4:	4629      	mov	r1, r5
 80123c6:	dc09      	bgt.n	80123dc <__exponent+0x4c>
 80123c8:	3130      	adds	r1, #48	; 0x30
 80123ca:	3b02      	subs	r3, #2
 80123cc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80123d0:	42bb      	cmp	r3, r7
 80123d2:	4622      	mov	r2, r4
 80123d4:	d304      	bcc.n	80123e0 <__exponent+0x50>
 80123d6:	1a10      	subs	r0, r2, r0
 80123d8:	b003      	add	sp, #12
 80123da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80123dc:	4613      	mov	r3, r2
 80123de:	e7e7      	b.n	80123b0 <__exponent+0x20>
 80123e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80123e4:	f804 2b01 	strb.w	r2, [r4], #1
 80123e8:	e7f2      	b.n	80123d0 <__exponent+0x40>
 80123ea:	2330      	movs	r3, #48	; 0x30
 80123ec:	4419      	add	r1, r3
 80123ee:	7083      	strb	r3, [r0, #2]
 80123f0:	1d02      	adds	r2, r0, #4
 80123f2:	70c1      	strb	r1, [r0, #3]
 80123f4:	e7ef      	b.n	80123d6 <__exponent+0x46>
	...

080123f8 <_printf_float>:
 80123f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123fc:	b08d      	sub	sp, #52	; 0x34
 80123fe:	460c      	mov	r4, r1
 8012400:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8012404:	4616      	mov	r6, r2
 8012406:	461f      	mov	r7, r3
 8012408:	4605      	mov	r5, r0
 801240a:	f001 fcb7 	bl	8013d7c <_localeconv_r>
 801240e:	6803      	ldr	r3, [r0, #0]
 8012410:	9304      	str	r3, [sp, #16]
 8012412:	4618      	mov	r0, r3
 8012414:	f7f5 fe14 	bl	8008040 <strlen>
 8012418:	2300      	movs	r3, #0
 801241a:	930a      	str	r3, [sp, #40]	; 0x28
 801241c:	f8d8 3000 	ldr.w	r3, [r8]
 8012420:	9005      	str	r0, [sp, #20]
 8012422:	3307      	adds	r3, #7
 8012424:	f023 0307 	bic.w	r3, r3, #7
 8012428:	f103 0208 	add.w	r2, r3, #8
 801242c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012430:	f8d4 b000 	ldr.w	fp, [r4]
 8012434:	f8c8 2000 	str.w	r2, [r8]
 8012438:	e9d3 2300 	ldrd	r2, r3, [r3]
 801243c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8012440:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012444:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012448:	9307      	str	r3, [sp, #28]
 801244a:	f8cd 8018 	str.w	r8, [sp, #24]
 801244e:	f04f 32ff 	mov.w	r2, #4294967295
 8012452:	4ba7      	ldr	r3, [pc, #668]	; (80126f0 <_printf_float+0x2f8>)
 8012454:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012458:	f7f6 faa0 	bl	800899c <__aeabi_dcmpun>
 801245c:	bb70      	cbnz	r0, 80124bc <_printf_float+0xc4>
 801245e:	f04f 32ff 	mov.w	r2, #4294967295
 8012462:	4ba3      	ldr	r3, [pc, #652]	; (80126f0 <_printf_float+0x2f8>)
 8012464:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012468:	f7f6 fa7a 	bl	8008960 <__aeabi_dcmple>
 801246c:	bb30      	cbnz	r0, 80124bc <_printf_float+0xc4>
 801246e:	2200      	movs	r2, #0
 8012470:	2300      	movs	r3, #0
 8012472:	4640      	mov	r0, r8
 8012474:	4649      	mov	r1, r9
 8012476:	f7f6 fa69 	bl	800894c <__aeabi_dcmplt>
 801247a:	b110      	cbz	r0, 8012482 <_printf_float+0x8a>
 801247c:	232d      	movs	r3, #45	; 0x2d
 801247e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012482:	4a9c      	ldr	r2, [pc, #624]	; (80126f4 <_printf_float+0x2fc>)
 8012484:	4b9c      	ldr	r3, [pc, #624]	; (80126f8 <_printf_float+0x300>)
 8012486:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801248a:	bf8c      	ite	hi
 801248c:	4690      	movhi	r8, r2
 801248e:	4698      	movls	r8, r3
 8012490:	2303      	movs	r3, #3
 8012492:	f02b 0204 	bic.w	r2, fp, #4
 8012496:	6123      	str	r3, [r4, #16]
 8012498:	6022      	str	r2, [r4, #0]
 801249a:	f04f 0900 	mov.w	r9, #0
 801249e:	9700      	str	r7, [sp, #0]
 80124a0:	4633      	mov	r3, r6
 80124a2:	aa0b      	add	r2, sp, #44	; 0x2c
 80124a4:	4621      	mov	r1, r4
 80124a6:	4628      	mov	r0, r5
 80124a8:	f000 f9e6 	bl	8012878 <_printf_common>
 80124ac:	3001      	adds	r0, #1
 80124ae:	f040 808d 	bne.w	80125cc <_printf_float+0x1d4>
 80124b2:	f04f 30ff 	mov.w	r0, #4294967295
 80124b6:	b00d      	add	sp, #52	; 0x34
 80124b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124bc:	4642      	mov	r2, r8
 80124be:	464b      	mov	r3, r9
 80124c0:	4640      	mov	r0, r8
 80124c2:	4649      	mov	r1, r9
 80124c4:	f7f6 fa6a 	bl	800899c <__aeabi_dcmpun>
 80124c8:	b110      	cbz	r0, 80124d0 <_printf_float+0xd8>
 80124ca:	4a8c      	ldr	r2, [pc, #560]	; (80126fc <_printf_float+0x304>)
 80124cc:	4b8c      	ldr	r3, [pc, #560]	; (8012700 <_printf_float+0x308>)
 80124ce:	e7da      	b.n	8012486 <_printf_float+0x8e>
 80124d0:	6861      	ldr	r1, [r4, #4]
 80124d2:	1c4b      	adds	r3, r1, #1
 80124d4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80124d8:	a80a      	add	r0, sp, #40	; 0x28
 80124da:	d13e      	bne.n	801255a <_printf_float+0x162>
 80124dc:	2306      	movs	r3, #6
 80124de:	6063      	str	r3, [r4, #4]
 80124e0:	2300      	movs	r3, #0
 80124e2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80124e6:	ab09      	add	r3, sp, #36	; 0x24
 80124e8:	9300      	str	r3, [sp, #0]
 80124ea:	ec49 8b10 	vmov	d0, r8, r9
 80124ee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80124f2:	6022      	str	r2, [r4, #0]
 80124f4:	f8cd a004 	str.w	sl, [sp, #4]
 80124f8:	6861      	ldr	r1, [r4, #4]
 80124fa:	4628      	mov	r0, r5
 80124fc:	f7ff fee7 	bl	80122ce <__cvt>
 8012500:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8012504:	2b47      	cmp	r3, #71	; 0x47
 8012506:	4680      	mov	r8, r0
 8012508:	d109      	bne.n	801251e <_printf_float+0x126>
 801250a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801250c:	1cd8      	adds	r0, r3, #3
 801250e:	db02      	blt.n	8012516 <_printf_float+0x11e>
 8012510:	6862      	ldr	r2, [r4, #4]
 8012512:	4293      	cmp	r3, r2
 8012514:	dd47      	ble.n	80125a6 <_printf_float+0x1ae>
 8012516:	f1aa 0a02 	sub.w	sl, sl, #2
 801251a:	fa5f fa8a 	uxtb.w	sl, sl
 801251e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8012522:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012524:	d824      	bhi.n	8012570 <_printf_float+0x178>
 8012526:	3901      	subs	r1, #1
 8012528:	4652      	mov	r2, sl
 801252a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801252e:	9109      	str	r1, [sp, #36]	; 0x24
 8012530:	f7ff ff2e 	bl	8012390 <__exponent>
 8012534:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012536:	1813      	adds	r3, r2, r0
 8012538:	2a01      	cmp	r2, #1
 801253a:	4681      	mov	r9, r0
 801253c:	6123      	str	r3, [r4, #16]
 801253e:	dc02      	bgt.n	8012546 <_printf_float+0x14e>
 8012540:	6822      	ldr	r2, [r4, #0]
 8012542:	07d1      	lsls	r1, r2, #31
 8012544:	d501      	bpl.n	801254a <_printf_float+0x152>
 8012546:	3301      	adds	r3, #1
 8012548:	6123      	str	r3, [r4, #16]
 801254a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801254e:	2b00      	cmp	r3, #0
 8012550:	d0a5      	beq.n	801249e <_printf_float+0xa6>
 8012552:	232d      	movs	r3, #45	; 0x2d
 8012554:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012558:	e7a1      	b.n	801249e <_printf_float+0xa6>
 801255a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801255e:	f000 8177 	beq.w	8012850 <_printf_float+0x458>
 8012562:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8012566:	d1bb      	bne.n	80124e0 <_printf_float+0xe8>
 8012568:	2900      	cmp	r1, #0
 801256a:	d1b9      	bne.n	80124e0 <_printf_float+0xe8>
 801256c:	2301      	movs	r3, #1
 801256e:	e7b6      	b.n	80124de <_printf_float+0xe6>
 8012570:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8012574:	d119      	bne.n	80125aa <_printf_float+0x1b2>
 8012576:	2900      	cmp	r1, #0
 8012578:	6863      	ldr	r3, [r4, #4]
 801257a:	dd0c      	ble.n	8012596 <_printf_float+0x19e>
 801257c:	6121      	str	r1, [r4, #16]
 801257e:	b913      	cbnz	r3, 8012586 <_printf_float+0x18e>
 8012580:	6822      	ldr	r2, [r4, #0]
 8012582:	07d2      	lsls	r2, r2, #31
 8012584:	d502      	bpl.n	801258c <_printf_float+0x194>
 8012586:	3301      	adds	r3, #1
 8012588:	440b      	add	r3, r1
 801258a:	6123      	str	r3, [r4, #16]
 801258c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801258e:	65a3      	str	r3, [r4, #88]	; 0x58
 8012590:	f04f 0900 	mov.w	r9, #0
 8012594:	e7d9      	b.n	801254a <_printf_float+0x152>
 8012596:	b913      	cbnz	r3, 801259e <_printf_float+0x1a6>
 8012598:	6822      	ldr	r2, [r4, #0]
 801259a:	07d0      	lsls	r0, r2, #31
 801259c:	d501      	bpl.n	80125a2 <_printf_float+0x1aa>
 801259e:	3302      	adds	r3, #2
 80125a0:	e7f3      	b.n	801258a <_printf_float+0x192>
 80125a2:	2301      	movs	r3, #1
 80125a4:	e7f1      	b.n	801258a <_printf_float+0x192>
 80125a6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80125aa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80125ae:	4293      	cmp	r3, r2
 80125b0:	db05      	blt.n	80125be <_printf_float+0x1c6>
 80125b2:	6822      	ldr	r2, [r4, #0]
 80125b4:	6123      	str	r3, [r4, #16]
 80125b6:	07d1      	lsls	r1, r2, #31
 80125b8:	d5e8      	bpl.n	801258c <_printf_float+0x194>
 80125ba:	3301      	adds	r3, #1
 80125bc:	e7e5      	b.n	801258a <_printf_float+0x192>
 80125be:	2b00      	cmp	r3, #0
 80125c0:	bfd4      	ite	le
 80125c2:	f1c3 0302 	rsble	r3, r3, #2
 80125c6:	2301      	movgt	r3, #1
 80125c8:	4413      	add	r3, r2
 80125ca:	e7de      	b.n	801258a <_printf_float+0x192>
 80125cc:	6823      	ldr	r3, [r4, #0]
 80125ce:	055a      	lsls	r2, r3, #21
 80125d0:	d407      	bmi.n	80125e2 <_printf_float+0x1ea>
 80125d2:	6923      	ldr	r3, [r4, #16]
 80125d4:	4642      	mov	r2, r8
 80125d6:	4631      	mov	r1, r6
 80125d8:	4628      	mov	r0, r5
 80125da:	47b8      	blx	r7
 80125dc:	3001      	adds	r0, #1
 80125de:	d12b      	bne.n	8012638 <_printf_float+0x240>
 80125e0:	e767      	b.n	80124b2 <_printf_float+0xba>
 80125e2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80125e6:	f240 80dc 	bls.w	80127a2 <_printf_float+0x3aa>
 80125ea:	2200      	movs	r2, #0
 80125ec:	2300      	movs	r3, #0
 80125ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80125f2:	f7f6 f9a1 	bl	8008938 <__aeabi_dcmpeq>
 80125f6:	2800      	cmp	r0, #0
 80125f8:	d033      	beq.n	8012662 <_printf_float+0x26a>
 80125fa:	2301      	movs	r3, #1
 80125fc:	4a41      	ldr	r2, [pc, #260]	; (8012704 <_printf_float+0x30c>)
 80125fe:	4631      	mov	r1, r6
 8012600:	4628      	mov	r0, r5
 8012602:	47b8      	blx	r7
 8012604:	3001      	adds	r0, #1
 8012606:	f43f af54 	beq.w	80124b2 <_printf_float+0xba>
 801260a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801260e:	429a      	cmp	r2, r3
 8012610:	db02      	blt.n	8012618 <_printf_float+0x220>
 8012612:	6823      	ldr	r3, [r4, #0]
 8012614:	07d8      	lsls	r0, r3, #31
 8012616:	d50f      	bpl.n	8012638 <_printf_float+0x240>
 8012618:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801261c:	4631      	mov	r1, r6
 801261e:	4628      	mov	r0, r5
 8012620:	47b8      	blx	r7
 8012622:	3001      	adds	r0, #1
 8012624:	f43f af45 	beq.w	80124b2 <_printf_float+0xba>
 8012628:	f04f 0800 	mov.w	r8, #0
 801262c:	f104 091a 	add.w	r9, r4, #26
 8012630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012632:	3b01      	subs	r3, #1
 8012634:	4543      	cmp	r3, r8
 8012636:	dc09      	bgt.n	801264c <_printf_float+0x254>
 8012638:	6823      	ldr	r3, [r4, #0]
 801263a:	079b      	lsls	r3, r3, #30
 801263c:	f100 8103 	bmi.w	8012846 <_printf_float+0x44e>
 8012640:	68e0      	ldr	r0, [r4, #12]
 8012642:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012644:	4298      	cmp	r0, r3
 8012646:	bfb8      	it	lt
 8012648:	4618      	movlt	r0, r3
 801264a:	e734      	b.n	80124b6 <_printf_float+0xbe>
 801264c:	2301      	movs	r3, #1
 801264e:	464a      	mov	r2, r9
 8012650:	4631      	mov	r1, r6
 8012652:	4628      	mov	r0, r5
 8012654:	47b8      	blx	r7
 8012656:	3001      	adds	r0, #1
 8012658:	f43f af2b 	beq.w	80124b2 <_printf_float+0xba>
 801265c:	f108 0801 	add.w	r8, r8, #1
 8012660:	e7e6      	b.n	8012630 <_printf_float+0x238>
 8012662:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012664:	2b00      	cmp	r3, #0
 8012666:	dc2b      	bgt.n	80126c0 <_printf_float+0x2c8>
 8012668:	2301      	movs	r3, #1
 801266a:	4a26      	ldr	r2, [pc, #152]	; (8012704 <_printf_float+0x30c>)
 801266c:	4631      	mov	r1, r6
 801266e:	4628      	mov	r0, r5
 8012670:	47b8      	blx	r7
 8012672:	3001      	adds	r0, #1
 8012674:	f43f af1d 	beq.w	80124b2 <_printf_float+0xba>
 8012678:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801267a:	b923      	cbnz	r3, 8012686 <_printf_float+0x28e>
 801267c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801267e:	b913      	cbnz	r3, 8012686 <_printf_float+0x28e>
 8012680:	6823      	ldr	r3, [r4, #0]
 8012682:	07d9      	lsls	r1, r3, #31
 8012684:	d5d8      	bpl.n	8012638 <_printf_float+0x240>
 8012686:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801268a:	4631      	mov	r1, r6
 801268c:	4628      	mov	r0, r5
 801268e:	47b8      	blx	r7
 8012690:	3001      	adds	r0, #1
 8012692:	f43f af0e 	beq.w	80124b2 <_printf_float+0xba>
 8012696:	f04f 0900 	mov.w	r9, #0
 801269a:	f104 0a1a 	add.w	sl, r4, #26
 801269e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126a0:	425b      	negs	r3, r3
 80126a2:	454b      	cmp	r3, r9
 80126a4:	dc01      	bgt.n	80126aa <_printf_float+0x2b2>
 80126a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80126a8:	e794      	b.n	80125d4 <_printf_float+0x1dc>
 80126aa:	2301      	movs	r3, #1
 80126ac:	4652      	mov	r2, sl
 80126ae:	4631      	mov	r1, r6
 80126b0:	4628      	mov	r0, r5
 80126b2:	47b8      	blx	r7
 80126b4:	3001      	adds	r0, #1
 80126b6:	f43f aefc 	beq.w	80124b2 <_printf_float+0xba>
 80126ba:	f109 0901 	add.w	r9, r9, #1
 80126be:	e7ee      	b.n	801269e <_printf_float+0x2a6>
 80126c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80126c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80126c4:	429a      	cmp	r2, r3
 80126c6:	bfa8      	it	ge
 80126c8:	461a      	movge	r2, r3
 80126ca:	2a00      	cmp	r2, #0
 80126cc:	4691      	mov	r9, r2
 80126ce:	dd07      	ble.n	80126e0 <_printf_float+0x2e8>
 80126d0:	4613      	mov	r3, r2
 80126d2:	4631      	mov	r1, r6
 80126d4:	4642      	mov	r2, r8
 80126d6:	4628      	mov	r0, r5
 80126d8:	47b8      	blx	r7
 80126da:	3001      	adds	r0, #1
 80126dc:	f43f aee9 	beq.w	80124b2 <_printf_float+0xba>
 80126e0:	f104 031a 	add.w	r3, r4, #26
 80126e4:	f04f 0b00 	mov.w	fp, #0
 80126e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80126ec:	9306      	str	r3, [sp, #24]
 80126ee:	e015      	b.n	801271c <_printf_float+0x324>
 80126f0:	7fefffff 	.word	0x7fefffff
 80126f4:	080286a0 	.word	0x080286a0
 80126f8:	0802869c 	.word	0x0802869c
 80126fc:	080286a8 	.word	0x080286a8
 8012700:	080286a4 	.word	0x080286a4
 8012704:	080286ac 	.word	0x080286ac
 8012708:	2301      	movs	r3, #1
 801270a:	9a06      	ldr	r2, [sp, #24]
 801270c:	4631      	mov	r1, r6
 801270e:	4628      	mov	r0, r5
 8012710:	47b8      	blx	r7
 8012712:	3001      	adds	r0, #1
 8012714:	f43f aecd 	beq.w	80124b2 <_printf_float+0xba>
 8012718:	f10b 0b01 	add.w	fp, fp, #1
 801271c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8012720:	ebaa 0309 	sub.w	r3, sl, r9
 8012724:	455b      	cmp	r3, fp
 8012726:	dcef      	bgt.n	8012708 <_printf_float+0x310>
 8012728:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801272c:	429a      	cmp	r2, r3
 801272e:	44d0      	add	r8, sl
 8012730:	db15      	blt.n	801275e <_printf_float+0x366>
 8012732:	6823      	ldr	r3, [r4, #0]
 8012734:	07da      	lsls	r2, r3, #31
 8012736:	d412      	bmi.n	801275e <_printf_float+0x366>
 8012738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801273a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801273c:	eba3 020a 	sub.w	r2, r3, sl
 8012740:	eba3 0a01 	sub.w	sl, r3, r1
 8012744:	4592      	cmp	sl, r2
 8012746:	bfa8      	it	ge
 8012748:	4692      	movge	sl, r2
 801274a:	f1ba 0f00 	cmp.w	sl, #0
 801274e:	dc0e      	bgt.n	801276e <_printf_float+0x376>
 8012750:	f04f 0800 	mov.w	r8, #0
 8012754:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012758:	f104 091a 	add.w	r9, r4, #26
 801275c:	e019      	b.n	8012792 <_printf_float+0x39a>
 801275e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012762:	4631      	mov	r1, r6
 8012764:	4628      	mov	r0, r5
 8012766:	47b8      	blx	r7
 8012768:	3001      	adds	r0, #1
 801276a:	d1e5      	bne.n	8012738 <_printf_float+0x340>
 801276c:	e6a1      	b.n	80124b2 <_printf_float+0xba>
 801276e:	4653      	mov	r3, sl
 8012770:	4642      	mov	r2, r8
 8012772:	4631      	mov	r1, r6
 8012774:	4628      	mov	r0, r5
 8012776:	47b8      	blx	r7
 8012778:	3001      	adds	r0, #1
 801277a:	d1e9      	bne.n	8012750 <_printf_float+0x358>
 801277c:	e699      	b.n	80124b2 <_printf_float+0xba>
 801277e:	2301      	movs	r3, #1
 8012780:	464a      	mov	r2, r9
 8012782:	4631      	mov	r1, r6
 8012784:	4628      	mov	r0, r5
 8012786:	47b8      	blx	r7
 8012788:	3001      	adds	r0, #1
 801278a:	f43f ae92 	beq.w	80124b2 <_printf_float+0xba>
 801278e:	f108 0801 	add.w	r8, r8, #1
 8012792:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012796:	1a9b      	subs	r3, r3, r2
 8012798:	eba3 030a 	sub.w	r3, r3, sl
 801279c:	4543      	cmp	r3, r8
 801279e:	dcee      	bgt.n	801277e <_printf_float+0x386>
 80127a0:	e74a      	b.n	8012638 <_printf_float+0x240>
 80127a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80127a4:	2a01      	cmp	r2, #1
 80127a6:	dc01      	bgt.n	80127ac <_printf_float+0x3b4>
 80127a8:	07db      	lsls	r3, r3, #31
 80127aa:	d53a      	bpl.n	8012822 <_printf_float+0x42a>
 80127ac:	2301      	movs	r3, #1
 80127ae:	4642      	mov	r2, r8
 80127b0:	4631      	mov	r1, r6
 80127b2:	4628      	mov	r0, r5
 80127b4:	47b8      	blx	r7
 80127b6:	3001      	adds	r0, #1
 80127b8:	f43f ae7b 	beq.w	80124b2 <_printf_float+0xba>
 80127bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80127c0:	4631      	mov	r1, r6
 80127c2:	4628      	mov	r0, r5
 80127c4:	47b8      	blx	r7
 80127c6:	3001      	adds	r0, #1
 80127c8:	f108 0801 	add.w	r8, r8, #1
 80127cc:	f43f ae71 	beq.w	80124b2 <_printf_float+0xba>
 80127d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80127d2:	2200      	movs	r2, #0
 80127d4:	f103 3aff 	add.w	sl, r3, #4294967295
 80127d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80127dc:	2300      	movs	r3, #0
 80127de:	f7f6 f8ab 	bl	8008938 <__aeabi_dcmpeq>
 80127e2:	b9c8      	cbnz	r0, 8012818 <_printf_float+0x420>
 80127e4:	4653      	mov	r3, sl
 80127e6:	4642      	mov	r2, r8
 80127e8:	4631      	mov	r1, r6
 80127ea:	4628      	mov	r0, r5
 80127ec:	47b8      	blx	r7
 80127ee:	3001      	adds	r0, #1
 80127f0:	d10e      	bne.n	8012810 <_printf_float+0x418>
 80127f2:	e65e      	b.n	80124b2 <_printf_float+0xba>
 80127f4:	2301      	movs	r3, #1
 80127f6:	4652      	mov	r2, sl
 80127f8:	4631      	mov	r1, r6
 80127fa:	4628      	mov	r0, r5
 80127fc:	47b8      	blx	r7
 80127fe:	3001      	adds	r0, #1
 8012800:	f43f ae57 	beq.w	80124b2 <_printf_float+0xba>
 8012804:	f108 0801 	add.w	r8, r8, #1
 8012808:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801280a:	3b01      	subs	r3, #1
 801280c:	4543      	cmp	r3, r8
 801280e:	dcf1      	bgt.n	80127f4 <_printf_float+0x3fc>
 8012810:	464b      	mov	r3, r9
 8012812:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012816:	e6de      	b.n	80125d6 <_printf_float+0x1de>
 8012818:	f04f 0800 	mov.w	r8, #0
 801281c:	f104 0a1a 	add.w	sl, r4, #26
 8012820:	e7f2      	b.n	8012808 <_printf_float+0x410>
 8012822:	2301      	movs	r3, #1
 8012824:	e7df      	b.n	80127e6 <_printf_float+0x3ee>
 8012826:	2301      	movs	r3, #1
 8012828:	464a      	mov	r2, r9
 801282a:	4631      	mov	r1, r6
 801282c:	4628      	mov	r0, r5
 801282e:	47b8      	blx	r7
 8012830:	3001      	adds	r0, #1
 8012832:	f43f ae3e 	beq.w	80124b2 <_printf_float+0xba>
 8012836:	f108 0801 	add.w	r8, r8, #1
 801283a:	68e3      	ldr	r3, [r4, #12]
 801283c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801283e:	1a9b      	subs	r3, r3, r2
 8012840:	4543      	cmp	r3, r8
 8012842:	dcf0      	bgt.n	8012826 <_printf_float+0x42e>
 8012844:	e6fc      	b.n	8012640 <_printf_float+0x248>
 8012846:	f04f 0800 	mov.w	r8, #0
 801284a:	f104 0919 	add.w	r9, r4, #25
 801284e:	e7f4      	b.n	801283a <_printf_float+0x442>
 8012850:	2900      	cmp	r1, #0
 8012852:	f43f ae8b 	beq.w	801256c <_printf_float+0x174>
 8012856:	2300      	movs	r3, #0
 8012858:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801285c:	ab09      	add	r3, sp, #36	; 0x24
 801285e:	9300      	str	r3, [sp, #0]
 8012860:	ec49 8b10 	vmov	d0, r8, r9
 8012864:	6022      	str	r2, [r4, #0]
 8012866:	f8cd a004 	str.w	sl, [sp, #4]
 801286a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801286e:	4628      	mov	r0, r5
 8012870:	f7ff fd2d 	bl	80122ce <__cvt>
 8012874:	4680      	mov	r8, r0
 8012876:	e648      	b.n	801250a <_printf_float+0x112>

08012878 <_printf_common>:
 8012878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801287c:	4691      	mov	r9, r2
 801287e:	461f      	mov	r7, r3
 8012880:	688a      	ldr	r2, [r1, #8]
 8012882:	690b      	ldr	r3, [r1, #16]
 8012884:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012888:	4293      	cmp	r3, r2
 801288a:	bfb8      	it	lt
 801288c:	4613      	movlt	r3, r2
 801288e:	f8c9 3000 	str.w	r3, [r9]
 8012892:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012896:	4606      	mov	r6, r0
 8012898:	460c      	mov	r4, r1
 801289a:	b112      	cbz	r2, 80128a2 <_printf_common+0x2a>
 801289c:	3301      	adds	r3, #1
 801289e:	f8c9 3000 	str.w	r3, [r9]
 80128a2:	6823      	ldr	r3, [r4, #0]
 80128a4:	0699      	lsls	r1, r3, #26
 80128a6:	bf42      	ittt	mi
 80128a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80128ac:	3302      	addmi	r3, #2
 80128ae:	f8c9 3000 	strmi.w	r3, [r9]
 80128b2:	6825      	ldr	r5, [r4, #0]
 80128b4:	f015 0506 	ands.w	r5, r5, #6
 80128b8:	d107      	bne.n	80128ca <_printf_common+0x52>
 80128ba:	f104 0a19 	add.w	sl, r4, #25
 80128be:	68e3      	ldr	r3, [r4, #12]
 80128c0:	f8d9 2000 	ldr.w	r2, [r9]
 80128c4:	1a9b      	subs	r3, r3, r2
 80128c6:	42ab      	cmp	r3, r5
 80128c8:	dc28      	bgt.n	801291c <_printf_common+0xa4>
 80128ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80128ce:	6822      	ldr	r2, [r4, #0]
 80128d0:	3300      	adds	r3, #0
 80128d2:	bf18      	it	ne
 80128d4:	2301      	movne	r3, #1
 80128d6:	0692      	lsls	r2, r2, #26
 80128d8:	d42d      	bmi.n	8012936 <_printf_common+0xbe>
 80128da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80128de:	4639      	mov	r1, r7
 80128e0:	4630      	mov	r0, r6
 80128e2:	47c0      	blx	r8
 80128e4:	3001      	adds	r0, #1
 80128e6:	d020      	beq.n	801292a <_printf_common+0xb2>
 80128e8:	6823      	ldr	r3, [r4, #0]
 80128ea:	68e5      	ldr	r5, [r4, #12]
 80128ec:	f8d9 2000 	ldr.w	r2, [r9]
 80128f0:	f003 0306 	and.w	r3, r3, #6
 80128f4:	2b04      	cmp	r3, #4
 80128f6:	bf08      	it	eq
 80128f8:	1aad      	subeq	r5, r5, r2
 80128fa:	68a3      	ldr	r3, [r4, #8]
 80128fc:	6922      	ldr	r2, [r4, #16]
 80128fe:	bf0c      	ite	eq
 8012900:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012904:	2500      	movne	r5, #0
 8012906:	4293      	cmp	r3, r2
 8012908:	bfc4      	itt	gt
 801290a:	1a9b      	subgt	r3, r3, r2
 801290c:	18ed      	addgt	r5, r5, r3
 801290e:	f04f 0900 	mov.w	r9, #0
 8012912:	341a      	adds	r4, #26
 8012914:	454d      	cmp	r5, r9
 8012916:	d11a      	bne.n	801294e <_printf_common+0xd6>
 8012918:	2000      	movs	r0, #0
 801291a:	e008      	b.n	801292e <_printf_common+0xb6>
 801291c:	2301      	movs	r3, #1
 801291e:	4652      	mov	r2, sl
 8012920:	4639      	mov	r1, r7
 8012922:	4630      	mov	r0, r6
 8012924:	47c0      	blx	r8
 8012926:	3001      	adds	r0, #1
 8012928:	d103      	bne.n	8012932 <_printf_common+0xba>
 801292a:	f04f 30ff 	mov.w	r0, #4294967295
 801292e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012932:	3501      	adds	r5, #1
 8012934:	e7c3      	b.n	80128be <_printf_common+0x46>
 8012936:	18e1      	adds	r1, r4, r3
 8012938:	1c5a      	adds	r2, r3, #1
 801293a:	2030      	movs	r0, #48	; 0x30
 801293c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012940:	4422      	add	r2, r4
 8012942:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012946:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801294a:	3302      	adds	r3, #2
 801294c:	e7c5      	b.n	80128da <_printf_common+0x62>
 801294e:	2301      	movs	r3, #1
 8012950:	4622      	mov	r2, r4
 8012952:	4639      	mov	r1, r7
 8012954:	4630      	mov	r0, r6
 8012956:	47c0      	blx	r8
 8012958:	3001      	adds	r0, #1
 801295a:	d0e6      	beq.n	801292a <_printf_common+0xb2>
 801295c:	f109 0901 	add.w	r9, r9, #1
 8012960:	e7d8      	b.n	8012914 <_printf_common+0x9c>
	...

08012964 <_printf_i>:
 8012964:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012968:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801296c:	460c      	mov	r4, r1
 801296e:	7e09      	ldrb	r1, [r1, #24]
 8012970:	b085      	sub	sp, #20
 8012972:	296e      	cmp	r1, #110	; 0x6e
 8012974:	4617      	mov	r7, r2
 8012976:	4606      	mov	r6, r0
 8012978:	4698      	mov	r8, r3
 801297a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801297c:	f000 80b3 	beq.w	8012ae6 <_printf_i+0x182>
 8012980:	d822      	bhi.n	80129c8 <_printf_i+0x64>
 8012982:	2963      	cmp	r1, #99	; 0x63
 8012984:	d036      	beq.n	80129f4 <_printf_i+0x90>
 8012986:	d80a      	bhi.n	801299e <_printf_i+0x3a>
 8012988:	2900      	cmp	r1, #0
 801298a:	f000 80b9 	beq.w	8012b00 <_printf_i+0x19c>
 801298e:	2958      	cmp	r1, #88	; 0x58
 8012990:	f000 8083 	beq.w	8012a9a <_printf_i+0x136>
 8012994:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012998:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801299c:	e032      	b.n	8012a04 <_printf_i+0xa0>
 801299e:	2964      	cmp	r1, #100	; 0x64
 80129a0:	d001      	beq.n	80129a6 <_printf_i+0x42>
 80129a2:	2969      	cmp	r1, #105	; 0x69
 80129a4:	d1f6      	bne.n	8012994 <_printf_i+0x30>
 80129a6:	6820      	ldr	r0, [r4, #0]
 80129a8:	6813      	ldr	r3, [r2, #0]
 80129aa:	0605      	lsls	r5, r0, #24
 80129ac:	f103 0104 	add.w	r1, r3, #4
 80129b0:	d52a      	bpl.n	8012a08 <_printf_i+0xa4>
 80129b2:	681b      	ldr	r3, [r3, #0]
 80129b4:	6011      	str	r1, [r2, #0]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	da03      	bge.n	80129c2 <_printf_i+0x5e>
 80129ba:	222d      	movs	r2, #45	; 0x2d
 80129bc:	425b      	negs	r3, r3
 80129be:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80129c2:	486f      	ldr	r0, [pc, #444]	; (8012b80 <_printf_i+0x21c>)
 80129c4:	220a      	movs	r2, #10
 80129c6:	e039      	b.n	8012a3c <_printf_i+0xd8>
 80129c8:	2973      	cmp	r1, #115	; 0x73
 80129ca:	f000 809d 	beq.w	8012b08 <_printf_i+0x1a4>
 80129ce:	d808      	bhi.n	80129e2 <_printf_i+0x7e>
 80129d0:	296f      	cmp	r1, #111	; 0x6f
 80129d2:	d020      	beq.n	8012a16 <_printf_i+0xb2>
 80129d4:	2970      	cmp	r1, #112	; 0x70
 80129d6:	d1dd      	bne.n	8012994 <_printf_i+0x30>
 80129d8:	6823      	ldr	r3, [r4, #0]
 80129da:	f043 0320 	orr.w	r3, r3, #32
 80129de:	6023      	str	r3, [r4, #0]
 80129e0:	e003      	b.n	80129ea <_printf_i+0x86>
 80129e2:	2975      	cmp	r1, #117	; 0x75
 80129e4:	d017      	beq.n	8012a16 <_printf_i+0xb2>
 80129e6:	2978      	cmp	r1, #120	; 0x78
 80129e8:	d1d4      	bne.n	8012994 <_printf_i+0x30>
 80129ea:	2378      	movs	r3, #120	; 0x78
 80129ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80129f0:	4864      	ldr	r0, [pc, #400]	; (8012b84 <_printf_i+0x220>)
 80129f2:	e055      	b.n	8012aa0 <_printf_i+0x13c>
 80129f4:	6813      	ldr	r3, [r2, #0]
 80129f6:	1d19      	adds	r1, r3, #4
 80129f8:	681b      	ldr	r3, [r3, #0]
 80129fa:	6011      	str	r1, [r2, #0]
 80129fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012a00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012a04:	2301      	movs	r3, #1
 8012a06:	e08c      	b.n	8012b22 <_printf_i+0x1be>
 8012a08:	681b      	ldr	r3, [r3, #0]
 8012a0a:	6011      	str	r1, [r2, #0]
 8012a0c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012a10:	bf18      	it	ne
 8012a12:	b21b      	sxthne	r3, r3
 8012a14:	e7cf      	b.n	80129b6 <_printf_i+0x52>
 8012a16:	6813      	ldr	r3, [r2, #0]
 8012a18:	6825      	ldr	r5, [r4, #0]
 8012a1a:	1d18      	adds	r0, r3, #4
 8012a1c:	6010      	str	r0, [r2, #0]
 8012a1e:	0628      	lsls	r0, r5, #24
 8012a20:	d501      	bpl.n	8012a26 <_printf_i+0xc2>
 8012a22:	681b      	ldr	r3, [r3, #0]
 8012a24:	e002      	b.n	8012a2c <_printf_i+0xc8>
 8012a26:	0668      	lsls	r0, r5, #25
 8012a28:	d5fb      	bpl.n	8012a22 <_printf_i+0xbe>
 8012a2a:	881b      	ldrh	r3, [r3, #0]
 8012a2c:	4854      	ldr	r0, [pc, #336]	; (8012b80 <_printf_i+0x21c>)
 8012a2e:	296f      	cmp	r1, #111	; 0x6f
 8012a30:	bf14      	ite	ne
 8012a32:	220a      	movne	r2, #10
 8012a34:	2208      	moveq	r2, #8
 8012a36:	2100      	movs	r1, #0
 8012a38:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012a3c:	6865      	ldr	r5, [r4, #4]
 8012a3e:	60a5      	str	r5, [r4, #8]
 8012a40:	2d00      	cmp	r5, #0
 8012a42:	f2c0 8095 	blt.w	8012b70 <_printf_i+0x20c>
 8012a46:	6821      	ldr	r1, [r4, #0]
 8012a48:	f021 0104 	bic.w	r1, r1, #4
 8012a4c:	6021      	str	r1, [r4, #0]
 8012a4e:	2b00      	cmp	r3, #0
 8012a50:	d13d      	bne.n	8012ace <_printf_i+0x16a>
 8012a52:	2d00      	cmp	r5, #0
 8012a54:	f040 808e 	bne.w	8012b74 <_printf_i+0x210>
 8012a58:	4665      	mov	r5, ip
 8012a5a:	2a08      	cmp	r2, #8
 8012a5c:	d10b      	bne.n	8012a76 <_printf_i+0x112>
 8012a5e:	6823      	ldr	r3, [r4, #0]
 8012a60:	07db      	lsls	r3, r3, #31
 8012a62:	d508      	bpl.n	8012a76 <_printf_i+0x112>
 8012a64:	6923      	ldr	r3, [r4, #16]
 8012a66:	6862      	ldr	r2, [r4, #4]
 8012a68:	429a      	cmp	r2, r3
 8012a6a:	bfde      	ittt	le
 8012a6c:	2330      	movle	r3, #48	; 0x30
 8012a6e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012a72:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012a76:	ebac 0305 	sub.w	r3, ip, r5
 8012a7a:	6123      	str	r3, [r4, #16]
 8012a7c:	f8cd 8000 	str.w	r8, [sp]
 8012a80:	463b      	mov	r3, r7
 8012a82:	aa03      	add	r2, sp, #12
 8012a84:	4621      	mov	r1, r4
 8012a86:	4630      	mov	r0, r6
 8012a88:	f7ff fef6 	bl	8012878 <_printf_common>
 8012a8c:	3001      	adds	r0, #1
 8012a8e:	d14d      	bne.n	8012b2c <_printf_i+0x1c8>
 8012a90:	f04f 30ff 	mov.w	r0, #4294967295
 8012a94:	b005      	add	sp, #20
 8012a96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012a9a:	4839      	ldr	r0, [pc, #228]	; (8012b80 <_printf_i+0x21c>)
 8012a9c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012aa0:	6813      	ldr	r3, [r2, #0]
 8012aa2:	6821      	ldr	r1, [r4, #0]
 8012aa4:	1d1d      	adds	r5, r3, #4
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	6015      	str	r5, [r2, #0]
 8012aaa:	060a      	lsls	r2, r1, #24
 8012aac:	d50b      	bpl.n	8012ac6 <_printf_i+0x162>
 8012aae:	07ca      	lsls	r2, r1, #31
 8012ab0:	bf44      	itt	mi
 8012ab2:	f041 0120 	orrmi.w	r1, r1, #32
 8012ab6:	6021      	strmi	r1, [r4, #0]
 8012ab8:	b91b      	cbnz	r3, 8012ac2 <_printf_i+0x15e>
 8012aba:	6822      	ldr	r2, [r4, #0]
 8012abc:	f022 0220 	bic.w	r2, r2, #32
 8012ac0:	6022      	str	r2, [r4, #0]
 8012ac2:	2210      	movs	r2, #16
 8012ac4:	e7b7      	b.n	8012a36 <_printf_i+0xd2>
 8012ac6:	064d      	lsls	r5, r1, #25
 8012ac8:	bf48      	it	mi
 8012aca:	b29b      	uxthmi	r3, r3
 8012acc:	e7ef      	b.n	8012aae <_printf_i+0x14a>
 8012ace:	4665      	mov	r5, ip
 8012ad0:	fbb3 f1f2 	udiv	r1, r3, r2
 8012ad4:	fb02 3311 	mls	r3, r2, r1, r3
 8012ad8:	5cc3      	ldrb	r3, [r0, r3]
 8012ada:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012ade:	460b      	mov	r3, r1
 8012ae0:	2900      	cmp	r1, #0
 8012ae2:	d1f5      	bne.n	8012ad0 <_printf_i+0x16c>
 8012ae4:	e7b9      	b.n	8012a5a <_printf_i+0xf6>
 8012ae6:	6813      	ldr	r3, [r2, #0]
 8012ae8:	6825      	ldr	r5, [r4, #0]
 8012aea:	6961      	ldr	r1, [r4, #20]
 8012aec:	1d18      	adds	r0, r3, #4
 8012aee:	6010      	str	r0, [r2, #0]
 8012af0:	0628      	lsls	r0, r5, #24
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	d501      	bpl.n	8012afa <_printf_i+0x196>
 8012af6:	6019      	str	r1, [r3, #0]
 8012af8:	e002      	b.n	8012b00 <_printf_i+0x19c>
 8012afa:	066a      	lsls	r2, r5, #25
 8012afc:	d5fb      	bpl.n	8012af6 <_printf_i+0x192>
 8012afe:	8019      	strh	r1, [r3, #0]
 8012b00:	2300      	movs	r3, #0
 8012b02:	6123      	str	r3, [r4, #16]
 8012b04:	4665      	mov	r5, ip
 8012b06:	e7b9      	b.n	8012a7c <_printf_i+0x118>
 8012b08:	6813      	ldr	r3, [r2, #0]
 8012b0a:	1d19      	adds	r1, r3, #4
 8012b0c:	6011      	str	r1, [r2, #0]
 8012b0e:	681d      	ldr	r5, [r3, #0]
 8012b10:	6862      	ldr	r2, [r4, #4]
 8012b12:	2100      	movs	r1, #0
 8012b14:	4628      	mov	r0, r5
 8012b16:	f7f5 fa9b 	bl	8008050 <memchr>
 8012b1a:	b108      	cbz	r0, 8012b20 <_printf_i+0x1bc>
 8012b1c:	1b40      	subs	r0, r0, r5
 8012b1e:	6060      	str	r0, [r4, #4]
 8012b20:	6863      	ldr	r3, [r4, #4]
 8012b22:	6123      	str	r3, [r4, #16]
 8012b24:	2300      	movs	r3, #0
 8012b26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012b2a:	e7a7      	b.n	8012a7c <_printf_i+0x118>
 8012b2c:	6923      	ldr	r3, [r4, #16]
 8012b2e:	462a      	mov	r2, r5
 8012b30:	4639      	mov	r1, r7
 8012b32:	4630      	mov	r0, r6
 8012b34:	47c0      	blx	r8
 8012b36:	3001      	adds	r0, #1
 8012b38:	d0aa      	beq.n	8012a90 <_printf_i+0x12c>
 8012b3a:	6823      	ldr	r3, [r4, #0]
 8012b3c:	079b      	lsls	r3, r3, #30
 8012b3e:	d413      	bmi.n	8012b68 <_printf_i+0x204>
 8012b40:	68e0      	ldr	r0, [r4, #12]
 8012b42:	9b03      	ldr	r3, [sp, #12]
 8012b44:	4298      	cmp	r0, r3
 8012b46:	bfb8      	it	lt
 8012b48:	4618      	movlt	r0, r3
 8012b4a:	e7a3      	b.n	8012a94 <_printf_i+0x130>
 8012b4c:	2301      	movs	r3, #1
 8012b4e:	464a      	mov	r2, r9
 8012b50:	4639      	mov	r1, r7
 8012b52:	4630      	mov	r0, r6
 8012b54:	47c0      	blx	r8
 8012b56:	3001      	adds	r0, #1
 8012b58:	d09a      	beq.n	8012a90 <_printf_i+0x12c>
 8012b5a:	3501      	adds	r5, #1
 8012b5c:	68e3      	ldr	r3, [r4, #12]
 8012b5e:	9a03      	ldr	r2, [sp, #12]
 8012b60:	1a9b      	subs	r3, r3, r2
 8012b62:	42ab      	cmp	r3, r5
 8012b64:	dcf2      	bgt.n	8012b4c <_printf_i+0x1e8>
 8012b66:	e7eb      	b.n	8012b40 <_printf_i+0x1dc>
 8012b68:	2500      	movs	r5, #0
 8012b6a:	f104 0919 	add.w	r9, r4, #25
 8012b6e:	e7f5      	b.n	8012b5c <_printf_i+0x1f8>
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d1ac      	bne.n	8012ace <_printf_i+0x16a>
 8012b74:	7803      	ldrb	r3, [r0, #0]
 8012b76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012b7a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012b7e:	e76c      	b.n	8012a5a <_printf_i+0xf6>
 8012b80:	080286ae 	.word	0x080286ae
 8012b84:	080286bf 	.word	0x080286bf

08012b88 <iprintf>:
 8012b88:	b40f      	push	{r0, r1, r2, r3}
 8012b8a:	4b0a      	ldr	r3, [pc, #40]	; (8012bb4 <iprintf+0x2c>)
 8012b8c:	b513      	push	{r0, r1, r4, lr}
 8012b8e:	681c      	ldr	r4, [r3, #0]
 8012b90:	b124      	cbz	r4, 8012b9c <iprintf+0x14>
 8012b92:	69a3      	ldr	r3, [r4, #24]
 8012b94:	b913      	cbnz	r3, 8012b9c <iprintf+0x14>
 8012b96:	4620      	mov	r0, r4
 8012b98:	f001 f866 	bl	8013c68 <__sinit>
 8012b9c:	ab05      	add	r3, sp, #20
 8012b9e:	9a04      	ldr	r2, [sp, #16]
 8012ba0:	68a1      	ldr	r1, [r4, #8]
 8012ba2:	9301      	str	r3, [sp, #4]
 8012ba4:	4620      	mov	r0, r4
 8012ba6:	f001 fd1f 	bl	80145e8 <_vfiprintf_r>
 8012baa:	b002      	add	sp, #8
 8012bac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012bb0:	b004      	add	sp, #16
 8012bb2:	4770      	bx	lr
 8012bb4:	20000010 	.word	0x20000010

08012bb8 <_puts_r>:
 8012bb8:	b570      	push	{r4, r5, r6, lr}
 8012bba:	460e      	mov	r6, r1
 8012bbc:	4605      	mov	r5, r0
 8012bbe:	b118      	cbz	r0, 8012bc8 <_puts_r+0x10>
 8012bc0:	6983      	ldr	r3, [r0, #24]
 8012bc2:	b90b      	cbnz	r3, 8012bc8 <_puts_r+0x10>
 8012bc4:	f001 f850 	bl	8013c68 <__sinit>
 8012bc8:	69ab      	ldr	r3, [r5, #24]
 8012bca:	68ac      	ldr	r4, [r5, #8]
 8012bcc:	b913      	cbnz	r3, 8012bd4 <_puts_r+0x1c>
 8012bce:	4628      	mov	r0, r5
 8012bd0:	f001 f84a 	bl	8013c68 <__sinit>
 8012bd4:	4b23      	ldr	r3, [pc, #140]	; (8012c64 <_puts_r+0xac>)
 8012bd6:	429c      	cmp	r4, r3
 8012bd8:	d117      	bne.n	8012c0a <_puts_r+0x52>
 8012bda:	686c      	ldr	r4, [r5, #4]
 8012bdc:	89a3      	ldrh	r3, [r4, #12]
 8012bde:	071b      	lsls	r3, r3, #28
 8012be0:	d51d      	bpl.n	8012c1e <_puts_r+0x66>
 8012be2:	6923      	ldr	r3, [r4, #16]
 8012be4:	b1db      	cbz	r3, 8012c1e <_puts_r+0x66>
 8012be6:	3e01      	subs	r6, #1
 8012be8:	68a3      	ldr	r3, [r4, #8]
 8012bea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012bee:	3b01      	subs	r3, #1
 8012bf0:	60a3      	str	r3, [r4, #8]
 8012bf2:	b9e9      	cbnz	r1, 8012c30 <_puts_r+0x78>
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	da2e      	bge.n	8012c56 <_puts_r+0x9e>
 8012bf8:	4622      	mov	r2, r4
 8012bfa:	210a      	movs	r1, #10
 8012bfc:	4628      	mov	r0, r5
 8012bfe:	f000 f83f 	bl	8012c80 <__swbuf_r>
 8012c02:	3001      	adds	r0, #1
 8012c04:	d011      	beq.n	8012c2a <_puts_r+0x72>
 8012c06:	200a      	movs	r0, #10
 8012c08:	e011      	b.n	8012c2e <_puts_r+0x76>
 8012c0a:	4b17      	ldr	r3, [pc, #92]	; (8012c68 <_puts_r+0xb0>)
 8012c0c:	429c      	cmp	r4, r3
 8012c0e:	d101      	bne.n	8012c14 <_puts_r+0x5c>
 8012c10:	68ac      	ldr	r4, [r5, #8]
 8012c12:	e7e3      	b.n	8012bdc <_puts_r+0x24>
 8012c14:	4b15      	ldr	r3, [pc, #84]	; (8012c6c <_puts_r+0xb4>)
 8012c16:	429c      	cmp	r4, r3
 8012c18:	bf08      	it	eq
 8012c1a:	68ec      	ldreq	r4, [r5, #12]
 8012c1c:	e7de      	b.n	8012bdc <_puts_r+0x24>
 8012c1e:	4621      	mov	r1, r4
 8012c20:	4628      	mov	r0, r5
 8012c22:	f000 f87f 	bl	8012d24 <__swsetup_r>
 8012c26:	2800      	cmp	r0, #0
 8012c28:	d0dd      	beq.n	8012be6 <_puts_r+0x2e>
 8012c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8012c2e:	bd70      	pop	{r4, r5, r6, pc}
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	da04      	bge.n	8012c3e <_puts_r+0x86>
 8012c34:	69a2      	ldr	r2, [r4, #24]
 8012c36:	429a      	cmp	r2, r3
 8012c38:	dc06      	bgt.n	8012c48 <_puts_r+0x90>
 8012c3a:	290a      	cmp	r1, #10
 8012c3c:	d004      	beq.n	8012c48 <_puts_r+0x90>
 8012c3e:	6823      	ldr	r3, [r4, #0]
 8012c40:	1c5a      	adds	r2, r3, #1
 8012c42:	6022      	str	r2, [r4, #0]
 8012c44:	7019      	strb	r1, [r3, #0]
 8012c46:	e7cf      	b.n	8012be8 <_puts_r+0x30>
 8012c48:	4622      	mov	r2, r4
 8012c4a:	4628      	mov	r0, r5
 8012c4c:	f000 f818 	bl	8012c80 <__swbuf_r>
 8012c50:	3001      	adds	r0, #1
 8012c52:	d1c9      	bne.n	8012be8 <_puts_r+0x30>
 8012c54:	e7e9      	b.n	8012c2a <_puts_r+0x72>
 8012c56:	6823      	ldr	r3, [r4, #0]
 8012c58:	200a      	movs	r0, #10
 8012c5a:	1c5a      	adds	r2, r3, #1
 8012c5c:	6022      	str	r2, [r4, #0]
 8012c5e:	7018      	strb	r0, [r3, #0]
 8012c60:	e7e5      	b.n	8012c2e <_puts_r+0x76>
 8012c62:	bf00      	nop
 8012c64:	08028700 	.word	0x08028700
 8012c68:	08028720 	.word	0x08028720
 8012c6c:	080286e0 	.word	0x080286e0

08012c70 <puts>:
 8012c70:	4b02      	ldr	r3, [pc, #8]	; (8012c7c <puts+0xc>)
 8012c72:	4601      	mov	r1, r0
 8012c74:	6818      	ldr	r0, [r3, #0]
 8012c76:	f7ff bf9f 	b.w	8012bb8 <_puts_r>
 8012c7a:	bf00      	nop
 8012c7c:	20000010 	.word	0x20000010

08012c80 <__swbuf_r>:
 8012c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c82:	460e      	mov	r6, r1
 8012c84:	4614      	mov	r4, r2
 8012c86:	4605      	mov	r5, r0
 8012c88:	b118      	cbz	r0, 8012c92 <__swbuf_r+0x12>
 8012c8a:	6983      	ldr	r3, [r0, #24]
 8012c8c:	b90b      	cbnz	r3, 8012c92 <__swbuf_r+0x12>
 8012c8e:	f000 ffeb 	bl	8013c68 <__sinit>
 8012c92:	4b21      	ldr	r3, [pc, #132]	; (8012d18 <__swbuf_r+0x98>)
 8012c94:	429c      	cmp	r4, r3
 8012c96:	d12a      	bne.n	8012cee <__swbuf_r+0x6e>
 8012c98:	686c      	ldr	r4, [r5, #4]
 8012c9a:	69a3      	ldr	r3, [r4, #24]
 8012c9c:	60a3      	str	r3, [r4, #8]
 8012c9e:	89a3      	ldrh	r3, [r4, #12]
 8012ca0:	071a      	lsls	r2, r3, #28
 8012ca2:	d52e      	bpl.n	8012d02 <__swbuf_r+0x82>
 8012ca4:	6923      	ldr	r3, [r4, #16]
 8012ca6:	b363      	cbz	r3, 8012d02 <__swbuf_r+0x82>
 8012ca8:	6923      	ldr	r3, [r4, #16]
 8012caa:	6820      	ldr	r0, [r4, #0]
 8012cac:	1ac0      	subs	r0, r0, r3
 8012cae:	6963      	ldr	r3, [r4, #20]
 8012cb0:	b2f6      	uxtb	r6, r6
 8012cb2:	4283      	cmp	r3, r0
 8012cb4:	4637      	mov	r7, r6
 8012cb6:	dc04      	bgt.n	8012cc2 <__swbuf_r+0x42>
 8012cb8:	4621      	mov	r1, r4
 8012cba:	4628      	mov	r0, r5
 8012cbc:	f000 ff6a 	bl	8013b94 <_fflush_r>
 8012cc0:	bb28      	cbnz	r0, 8012d0e <__swbuf_r+0x8e>
 8012cc2:	68a3      	ldr	r3, [r4, #8]
 8012cc4:	3b01      	subs	r3, #1
 8012cc6:	60a3      	str	r3, [r4, #8]
 8012cc8:	6823      	ldr	r3, [r4, #0]
 8012cca:	1c5a      	adds	r2, r3, #1
 8012ccc:	6022      	str	r2, [r4, #0]
 8012cce:	701e      	strb	r6, [r3, #0]
 8012cd0:	6963      	ldr	r3, [r4, #20]
 8012cd2:	3001      	adds	r0, #1
 8012cd4:	4283      	cmp	r3, r0
 8012cd6:	d004      	beq.n	8012ce2 <__swbuf_r+0x62>
 8012cd8:	89a3      	ldrh	r3, [r4, #12]
 8012cda:	07db      	lsls	r3, r3, #31
 8012cdc:	d519      	bpl.n	8012d12 <__swbuf_r+0x92>
 8012cde:	2e0a      	cmp	r6, #10
 8012ce0:	d117      	bne.n	8012d12 <__swbuf_r+0x92>
 8012ce2:	4621      	mov	r1, r4
 8012ce4:	4628      	mov	r0, r5
 8012ce6:	f000 ff55 	bl	8013b94 <_fflush_r>
 8012cea:	b190      	cbz	r0, 8012d12 <__swbuf_r+0x92>
 8012cec:	e00f      	b.n	8012d0e <__swbuf_r+0x8e>
 8012cee:	4b0b      	ldr	r3, [pc, #44]	; (8012d1c <__swbuf_r+0x9c>)
 8012cf0:	429c      	cmp	r4, r3
 8012cf2:	d101      	bne.n	8012cf8 <__swbuf_r+0x78>
 8012cf4:	68ac      	ldr	r4, [r5, #8]
 8012cf6:	e7d0      	b.n	8012c9a <__swbuf_r+0x1a>
 8012cf8:	4b09      	ldr	r3, [pc, #36]	; (8012d20 <__swbuf_r+0xa0>)
 8012cfa:	429c      	cmp	r4, r3
 8012cfc:	bf08      	it	eq
 8012cfe:	68ec      	ldreq	r4, [r5, #12]
 8012d00:	e7cb      	b.n	8012c9a <__swbuf_r+0x1a>
 8012d02:	4621      	mov	r1, r4
 8012d04:	4628      	mov	r0, r5
 8012d06:	f000 f80d 	bl	8012d24 <__swsetup_r>
 8012d0a:	2800      	cmp	r0, #0
 8012d0c:	d0cc      	beq.n	8012ca8 <__swbuf_r+0x28>
 8012d0e:	f04f 37ff 	mov.w	r7, #4294967295
 8012d12:	4638      	mov	r0, r7
 8012d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012d16:	bf00      	nop
 8012d18:	08028700 	.word	0x08028700
 8012d1c:	08028720 	.word	0x08028720
 8012d20:	080286e0 	.word	0x080286e0

08012d24 <__swsetup_r>:
 8012d24:	4b32      	ldr	r3, [pc, #200]	; (8012df0 <__swsetup_r+0xcc>)
 8012d26:	b570      	push	{r4, r5, r6, lr}
 8012d28:	681d      	ldr	r5, [r3, #0]
 8012d2a:	4606      	mov	r6, r0
 8012d2c:	460c      	mov	r4, r1
 8012d2e:	b125      	cbz	r5, 8012d3a <__swsetup_r+0x16>
 8012d30:	69ab      	ldr	r3, [r5, #24]
 8012d32:	b913      	cbnz	r3, 8012d3a <__swsetup_r+0x16>
 8012d34:	4628      	mov	r0, r5
 8012d36:	f000 ff97 	bl	8013c68 <__sinit>
 8012d3a:	4b2e      	ldr	r3, [pc, #184]	; (8012df4 <__swsetup_r+0xd0>)
 8012d3c:	429c      	cmp	r4, r3
 8012d3e:	d10f      	bne.n	8012d60 <__swsetup_r+0x3c>
 8012d40:	686c      	ldr	r4, [r5, #4]
 8012d42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012d46:	b29a      	uxth	r2, r3
 8012d48:	0715      	lsls	r5, r2, #28
 8012d4a:	d42c      	bmi.n	8012da6 <__swsetup_r+0x82>
 8012d4c:	06d0      	lsls	r0, r2, #27
 8012d4e:	d411      	bmi.n	8012d74 <__swsetup_r+0x50>
 8012d50:	2209      	movs	r2, #9
 8012d52:	6032      	str	r2, [r6, #0]
 8012d54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012d58:	81a3      	strh	r3, [r4, #12]
 8012d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8012d5e:	e03e      	b.n	8012dde <__swsetup_r+0xba>
 8012d60:	4b25      	ldr	r3, [pc, #148]	; (8012df8 <__swsetup_r+0xd4>)
 8012d62:	429c      	cmp	r4, r3
 8012d64:	d101      	bne.n	8012d6a <__swsetup_r+0x46>
 8012d66:	68ac      	ldr	r4, [r5, #8]
 8012d68:	e7eb      	b.n	8012d42 <__swsetup_r+0x1e>
 8012d6a:	4b24      	ldr	r3, [pc, #144]	; (8012dfc <__swsetup_r+0xd8>)
 8012d6c:	429c      	cmp	r4, r3
 8012d6e:	bf08      	it	eq
 8012d70:	68ec      	ldreq	r4, [r5, #12]
 8012d72:	e7e6      	b.n	8012d42 <__swsetup_r+0x1e>
 8012d74:	0751      	lsls	r1, r2, #29
 8012d76:	d512      	bpl.n	8012d9e <__swsetup_r+0x7a>
 8012d78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012d7a:	b141      	cbz	r1, 8012d8e <__swsetup_r+0x6a>
 8012d7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012d80:	4299      	cmp	r1, r3
 8012d82:	d002      	beq.n	8012d8a <__swsetup_r+0x66>
 8012d84:	4630      	mov	r0, r6
 8012d86:	f001 fb5d 	bl	8014444 <_free_r>
 8012d8a:	2300      	movs	r3, #0
 8012d8c:	6363      	str	r3, [r4, #52]	; 0x34
 8012d8e:	89a3      	ldrh	r3, [r4, #12]
 8012d90:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012d94:	81a3      	strh	r3, [r4, #12]
 8012d96:	2300      	movs	r3, #0
 8012d98:	6063      	str	r3, [r4, #4]
 8012d9a:	6923      	ldr	r3, [r4, #16]
 8012d9c:	6023      	str	r3, [r4, #0]
 8012d9e:	89a3      	ldrh	r3, [r4, #12]
 8012da0:	f043 0308 	orr.w	r3, r3, #8
 8012da4:	81a3      	strh	r3, [r4, #12]
 8012da6:	6923      	ldr	r3, [r4, #16]
 8012da8:	b94b      	cbnz	r3, 8012dbe <__swsetup_r+0x9a>
 8012daa:	89a3      	ldrh	r3, [r4, #12]
 8012dac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012db0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012db4:	d003      	beq.n	8012dbe <__swsetup_r+0x9a>
 8012db6:	4621      	mov	r1, r4
 8012db8:	4630      	mov	r0, r6
 8012dba:	f001 f811 	bl	8013de0 <__smakebuf_r>
 8012dbe:	89a2      	ldrh	r2, [r4, #12]
 8012dc0:	f012 0301 	ands.w	r3, r2, #1
 8012dc4:	d00c      	beq.n	8012de0 <__swsetup_r+0xbc>
 8012dc6:	2300      	movs	r3, #0
 8012dc8:	60a3      	str	r3, [r4, #8]
 8012dca:	6963      	ldr	r3, [r4, #20]
 8012dcc:	425b      	negs	r3, r3
 8012dce:	61a3      	str	r3, [r4, #24]
 8012dd0:	6923      	ldr	r3, [r4, #16]
 8012dd2:	b953      	cbnz	r3, 8012dea <__swsetup_r+0xc6>
 8012dd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dd8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8012ddc:	d1ba      	bne.n	8012d54 <__swsetup_r+0x30>
 8012dde:	bd70      	pop	{r4, r5, r6, pc}
 8012de0:	0792      	lsls	r2, r2, #30
 8012de2:	bf58      	it	pl
 8012de4:	6963      	ldrpl	r3, [r4, #20]
 8012de6:	60a3      	str	r3, [r4, #8]
 8012de8:	e7f2      	b.n	8012dd0 <__swsetup_r+0xac>
 8012dea:	2000      	movs	r0, #0
 8012dec:	e7f7      	b.n	8012dde <__swsetup_r+0xba>
 8012dee:	bf00      	nop
 8012df0:	20000010 	.word	0x20000010
 8012df4:	08028700 	.word	0x08028700
 8012df8:	08028720 	.word	0x08028720
 8012dfc:	080286e0 	.word	0x080286e0

08012e00 <quorem>:
 8012e00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e04:	6903      	ldr	r3, [r0, #16]
 8012e06:	690c      	ldr	r4, [r1, #16]
 8012e08:	42a3      	cmp	r3, r4
 8012e0a:	4680      	mov	r8, r0
 8012e0c:	f2c0 8082 	blt.w	8012f14 <quorem+0x114>
 8012e10:	3c01      	subs	r4, #1
 8012e12:	f101 0714 	add.w	r7, r1, #20
 8012e16:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8012e1a:	f100 0614 	add.w	r6, r0, #20
 8012e1e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8012e22:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8012e26:	eb06 030c 	add.w	r3, r6, ip
 8012e2a:	3501      	adds	r5, #1
 8012e2c:	eb07 090c 	add.w	r9, r7, ip
 8012e30:	9301      	str	r3, [sp, #4]
 8012e32:	fbb0 f5f5 	udiv	r5, r0, r5
 8012e36:	b395      	cbz	r5, 8012e9e <quorem+0x9e>
 8012e38:	f04f 0a00 	mov.w	sl, #0
 8012e3c:	4638      	mov	r0, r7
 8012e3e:	46b6      	mov	lr, r6
 8012e40:	46d3      	mov	fp, sl
 8012e42:	f850 2b04 	ldr.w	r2, [r0], #4
 8012e46:	b293      	uxth	r3, r2
 8012e48:	fb05 a303 	mla	r3, r5, r3, sl
 8012e4c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012e50:	b29b      	uxth	r3, r3
 8012e52:	ebab 0303 	sub.w	r3, fp, r3
 8012e56:	0c12      	lsrs	r2, r2, #16
 8012e58:	f8de b000 	ldr.w	fp, [lr]
 8012e5c:	fb05 a202 	mla	r2, r5, r2, sl
 8012e60:	fa13 f38b 	uxtah	r3, r3, fp
 8012e64:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8012e68:	fa1f fb82 	uxth.w	fp, r2
 8012e6c:	f8de 2000 	ldr.w	r2, [lr]
 8012e70:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8012e74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012e78:	b29b      	uxth	r3, r3
 8012e7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012e7e:	4581      	cmp	r9, r0
 8012e80:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8012e84:	f84e 3b04 	str.w	r3, [lr], #4
 8012e88:	d2db      	bcs.n	8012e42 <quorem+0x42>
 8012e8a:	f856 300c 	ldr.w	r3, [r6, ip]
 8012e8e:	b933      	cbnz	r3, 8012e9e <quorem+0x9e>
 8012e90:	9b01      	ldr	r3, [sp, #4]
 8012e92:	3b04      	subs	r3, #4
 8012e94:	429e      	cmp	r6, r3
 8012e96:	461a      	mov	r2, r3
 8012e98:	d330      	bcc.n	8012efc <quorem+0xfc>
 8012e9a:	f8c8 4010 	str.w	r4, [r8, #16]
 8012e9e:	4640      	mov	r0, r8
 8012ea0:	f001 f9fc 	bl	801429c <__mcmp>
 8012ea4:	2800      	cmp	r0, #0
 8012ea6:	db25      	blt.n	8012ef4 <quorem+0xf4>
 8012ea8:	3501      	adds	r5, #1
 8012eaa:	4630      	mov	r0, r6
 8012eac:	f04f 0c00 	mov.w	ip, #0
 8012eb0:	f857 2b04 	ldr.w	r2, [r7], #4
 8012eb4:	f8d0 e000 	ldr.w	lr, [r0]
 8012eb8:	b293      	uxth	r3, r2
 8012eba:	ebac 0303 	sub.w	r3, ip, r3
 8012ebe:	0c12      	lsrs	r2, r2, #16
 8012ec0:	fa13 f38e 	uxtah	r3, r3, lr
 8012ec4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012ec8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012ecc:	b29b      	uxth	r3, r3
 8012ece:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012ed2:	45b9      	cmp	r9, r7
 8012ed4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012ed8:	f840 3b04 	str.w	r3, [r0], #4
 8012edc:	d2e8      	bcs.n	8012eb0 <quorem+0xb0>
 8012ede:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8012ee2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8012ee6:	b92a      	cbnz	r2, 8012ef4 <quorem+0xf4>
 8012ee8:	3b04      	subs	r3, #4
 8012eea:	429e      	cmp	r6, r3
 8012eec:	461a      	mov	r2, r3
 8012eee:	d30b      	bcc.n	8012f08 <quorem+0x108>
 8012ef0:	f8c8 4010 	str.w	r4, [r8, #16]
 8012ef4:	4628      	mov	r0, r5
 8012ef6:	b003      	add	sp, #12
 8012ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012efc:	6812      	ldr	r2, [r2, #0]
 8012efe:	3b04      	subs	r3, #4
 8012f00:	2a00      	cmp	r2, #0
 8012f02:	d1ca      	bne.n	8012e9a <quorem+0x9a>
 8012f04:	3c01      	subs	r4, #1
 8012f06:	e7c5      	b.n	8012e94 <quorem+0x94>
 8012f08:	6812      	ldr	r2, [r2, #0]
 8012f0a:	3b04      	subs	r3, #4
 8012f0c:	2a00      	cmp	r2, #0
 8012f0e:	d1ef      	bne.n	8012ef0 <quorem+0xf0>
 8012f10:	3c01      	subs	r4, #1
 8012f12:	e7ea      	b.n	8012eea <quorem+0xea>
 8012f14:	2000      	movs	r0, #0
 8012f16:	e7ee      	b.n	8012ef6 <quorem+0xf6>

08012f18 <_dtoa_r>:
 8012f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f1c:	ec57 6b10 	vmov	r6, r7, d0
 8012f20:	b097      	sub	sp, #92	; 0x5c
 8012f22:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012f24:	9106      	str	r1, [sp, #24]
 8012f26:	4604      	mov	r4, r0
 8012f28:	920b      	str	r2, [sp, #44]	; 0x2c
 8012f2a:	9312      	str	r3, [sp, #72]	; 0x48
 8012f2c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012f30:	e9cd 6700 	strd	r6, r7, [sp]
 8012f34:	b93d      	cbnz	r5, 8012f46 <_dtoa_r+0x2e>
 8012f36:	2010      	movs	r0, #16
 8012f38:	f000 ff92 	bl	8013e60 <malloc>
 8012f3c:	6260      	str	r0, [r4, #36]	; 0x24
 8012f3e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012f42:	6005      	str	r5, [r0, #0]
 8012f44:	60c5      	str	r5, [r0, #12]
 8012f46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012f48:	6819      	ldr	r1, [r3, #0]
 8012f4a:	b151      	cbz	r1, 8012f62 <_dtoa_r+0x4a>
 8012f4c:	685a      	ldr	r2, [r3, #4]
 8012f4e:	604a      	str	r2, [r1, #4]
 8012f50:	2301      	movs	r3, #1
 8012f52:	4093      	lsls	r3, r2
 8012f54:	608b      	str	r3, [r1, #8]
 8012f56:	4620      	mov	r0, r4
 8012f58:	f000 ffbe 	bl	8013ed8 <_Bfree>
 8012f5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012f5e:	2200      	movs	r2, #0
 8012f60:	601a      	str	r2, [r3, #0]
 8012f62:	1e3b      	subs	r3, r7, #0
 8012f64:	bfbb      	ittet	lt
 8012f66:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012f6a:	9301      	strlt	r3, [sp, #4]
 8012f6c:	2300      	movge	r3, #0
 8012f6e:	2201      	movlt	r2, #1
 8012f70:	bfac      	ite	ge
 8012f72:	f8c8 3000 	strge.w	r3, [r8]
 8012f76:	f8c8 2000 	strlt.w	r2, [r8]
 8012f7a:	4baf      	ldr	r3, [pc, #700]	; (8013238 <_dtoa_r+0x320>)
 8012f7c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012f80:	ea33 0308 	bics.w	r3, r3, r8
 8012f84:	d114      	bne.n	8012fb0 <_dtoa_r+0x98>
 8012f86:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012f88:	f242 730f 	movw	r3, #9999	; 0x270f
 8012f8c:	6013      	str	r3, [r2, #0]
 8012f8e:	9b00      	ldr	r3, [sp, #0]
 8012f90:	b923      	cbnz	r3, 8012f9c <_dtoa_r+0x84>
 8012f92:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8012f96:	2800      	cmp	r0, #0
 8012f98:	f000 8542 	beq.w	8013a20 <_dtoa_r+0xb08>
 8012f9c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012f9e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801324c <_dtoa_r+0x334>
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	f000 8544 	beq.w	8013a30 <_dtoa_r+0xb18>
 8012fa8:	f10b 0303 	add.w	r3, fp, #3
 8012fac:	f000 bd3e 	b.w	8013a2c <_dtoa_r+0xb14>
 8012fb0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012fb4:	2200      	movs	r2, #0
 8012fb6:	2300      	movs	r3, #0
 8012fb8:	4630      	mov	r0, r6
 8012fba:	4639      	mov	r1, r7
 8012fbc:	f7f5 fcbc 	bl	8008938 <__aeabi_dcmpeq>
 8012fc0:	4681      	mov	r9, r0
 8012fc2:	b168      	cbz	r0, 8012fe0 <_dtoa_r+0xc8>
 8012fc4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012fc6:	2301      	movs	r3, #1
 8012fc8:	6013      	str	r3, [r2, #0]
 8012fca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	f000 8524 	beq.w	8013a1a <_dtoa_r+0xb02>
 8012fd2:	4b9a      	ldr	r3, [pc, #616]	; (801323c <_dtoa_r+0x324>)
 8012fd4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012fd6:	f103 3bff 	add.w	fp, r3, #4294967295
 8012fda:	6013      	str	r3, [r2, #0]
 8012fdc:	f000 bd28 	b.w	8013a30 <_dtoa_r+0xb18>
 8012fe0:	aa14      	add	r2, sp, #80	; 0x50
 8012fe2:	a915      	add	r1, sp, #84	; 0x54
 8012fe4:	ec47 6b10 	vmov	d0, r6, r7
 8012fe8:	4620      	mov	r0, r4
 8012fea:	f001 f9ce 	bl	801438a <__d2b>
 8012fee:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8012ff2:	9004      	str	r0, [sp, #16]
 8012ff4:	2d00      	cmp	r5, #0
 8012ff6:	d07c      	beq.n	80130f2 <_dtoa_r+0x1da>
 8012ff8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012ffc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8013000:	46b2      	mov	sl, r6
 8013002:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8013006:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801300a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801300e:	2200      	movs	r2, #0
 8013010:	4b8b      	ldr	r3, [pc, #556]	; (8013240 <_dtoa_r+0x328>)
 8013012:	4650      	mov	r0, sl
 8013014:	4659      	mov	r1, fp
 8013016:	f7f5 f86f 	bl	80080f8 <__aeabi_dsub>
 801301a:	a381      	add	r3, pc, #516	; (adr r3, 8013220 <_dtoa_r+0x308>)
 801301c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013020:	f7f5 fa22 	bl	8008468 <__aeabi_dmul>
 8013024:	a380      	add	r3, pc, #512	; (adr r3, 8013228 <_dtoa_r+0x310>)
 8013026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801302a:	f7f5 f867 	bl	80080fc <__adddf3>
 801302e:	4606      	mov	r6, r0
 8013030:	4628      	mov	r0, r5
 8013032:	460f      	mov	r7, r1
 8013034:	f7f5 f9ae 	bl	8008394 <__aeabi_i2d>
 8013038:	a37d      	add	r3, pc, #500	; (adr r3, 8013230 <_dtoa_r+0x318>)
 801303a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801303e:	f7f5 fa13 	bl	8008468 <__aeabi_dmul>
 8013042:	4602      	mov	r2, r0
 8013044:	460b      	mov	r3, r1
 8013046:	4630      	mov	r0, r6
 8013048:	4639      	mov	r1, r7
 801304a:	f7f5 f857 	bl	80080fc <__adddf3>
 801304e:	4606      	mov	r6, r0
 8013050:	460f      	mov	r7, r1
 8013052:	f7f5 fcb9 	bl	80089c8 <__aeabi_d2iz>
 8013056:	2200      	movs	r2, #0
 8013058:	4682      	mov	sl, r0
 801305a:	2300      	movs	r3, #0
 801305c:	4630      	mov	r0, r6
 801305e:	4639      	mov	r1, r7
 8013060:	f7f5 fc74 	bl	800894c <__aeabi_dcmplt>
 8013064:	b148      	cbz	r0, 801307a <_dtoa_r+0x162>
 8013066:	4650      	mov	r0, sl
 8013068:	f7f5 f994 	bl	8008394 <__aeabi_i2d>
 801306c:	4632      	mov	r2, r6
 801306e:	463b      	mov	r3, r7
 8013070:	f7f5 fc62 	bl	8008938 <__aeabi_dcmpeq>
 8013074:	b908      	cbnz	r0, 801307a <_dtoa_r+0x162>
 8013076:	f10a 3aff 	add.w	sl, sl, #4294967295
 801307a:	f1ba 0f16 	cmp.w	sl, #22
 801307e:	d859      	bhi.n	8013134 <_dtoa_r+0x21c>
 8013080:	4970      	ldr	r1, [pc, #448]	; (8013244 <_dtoa_r+0x32c>)
 8013082:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8013086:	e9dd 2300 	ldrd	r2, r3, [sp]
 801308a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801308e:	f7f5 fc7b 	bl	8008988 <__aeabi_dcmpgt>
 8013092:	2800      	cmp	r0, #0
 8013094:	d050      	beq.n	8013138 <_dtoa_r+0x220>
 8013096:	f10a 3aff 	add.w	sl, sl, #4294967295
 801309a:	2300      	movs	r3, #0
 801309c:	930f      	str	r3, [sp, #60]	; 0x3c
 801309e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80130a0:	1b5d      	subs	r5, r3, r5
 80130a2:	f1b5 0801 	subs.w	r8, r5, #1
 80130a6:	bf49      	itett	mi
 80130a8:	f1c5 0301 	rsbmi	r3, r5, #1
 80130ac:	2300      	movpl	r3, #0
 80130ae:	9305      	strmi	r3, [sp, #20]
 80130b0:	f04f 0800 	movmi.w	r8, #0
 80130b4:	bf58      	it	pl
 80130b6:	9305      	strpl	r3, [sp, #20]
 80130b8:	f1ba 0f00 	cmp.w	sl, #0
 80130bc:	db3e      	blt.n	801313c <_dtoa_r+0x224>
 80130be:	2300      	movs	r3, #0
 80130c0:	44d0      	add	r8, sl
 80130c2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80130c6:	9307      	str	r3, [sp, #28]
 80130c8:	9b06      	ldr	r3, [sp, #24]
 80130ca:	2b09      	cmp	r3, #9
 80130cc:	f200 8090 	bhi.w	80131f0 <_dtoa_r+0x2d8>
 80130d0:	2b05      	cmp	r3, #5
 80130d2:	bfc4      	itt	gt
 80130d4:	3b04      	subgt	r3, #4
 80130d6:	9306      	strgt	r3, [sp, #24]
 80130d8:	9b06      	ldr	r3, [sp, #24]
 80130da:	f1a3 0302 	sub.w	r3, r3, #2
 80130de:	bfcc      	ite	gt
 80130e0:	2500      	movgt	r5, #0
 80130e2:	2501      	movle	r5, #1
 80130e4:	2b03      	cmp	r3, #3
 80130e6:	f200 808f 	bhi.w	8013208 <_dtoa_r+0x2f0>
 80130ea:	e8df f003 	tbb	[pc, r3]
 80130ee:	7f7d      	.short	0x7f7d
 80130f0:	7131      	.short	0x7131
 80130f2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80130f6:	441d      	add	r5, r3
 80130f8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80130fc:	2820      	cmp	r0, #32
 80130fe:	dd13      	ble.n	8013128 <_dtoa_r+0x210>
 8013100:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8013104:	9b00      	ldr	r3, [sp, #0]
 8013106:	fa08 f800 	lsl.w	r8, r8, r0
 801310a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801310e:	fa23 f000 	lsr.w	r0, r3, r0
 8013112:	ea48 0000 	orr.w	r0, r8, r0
 8013116:	f7f5 f92d 	bl	8008374 <__aeabi_ui2d>
 801311a:	2301      	movs	r3, #1
 801311c:	4682      	mov	sl, r0
 801311e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8013122:	3d01      	subs	r5, #1
 8013124:	9313      	str	r3, [sp, #76]	; 0x4c
 8013126:	e772      	b.n	801300e <_dtoa_r+0xf6>
 8013128:	9b00      	ldr	r3, [sp, #0]
 801312a:	f1c0 0020 	rsb	r0, r0, #32
 801312e:	fa03 f000 	lsl.w	r0, r3, r0
 8013132:	e7f0      	b.n	8013116 <_dtoa_r+0x1fe>
 8013134:	2301      	movs	r3, #1
 8013136:	e7b1      	b.n	801309c <_dtoa_r+0x184>
 8013138:	900f      	str	r0, [sp, #60]	; 0x3c
 801313a:	e7b0      	b.n	801309e <_dtoa_r+0x186>
 801313c:	9b05      	ldr	r3, [sp, #20]
 801313e:	eba3 030a 	sub.w	r3, r3, sl
 8013142:	9305      	str	r3, [sp, #20]
 8013144:	f1ca 0300 	rsb	r3, sl, #0
 8013148:	9307      	str	r3, [sp, #28]
 801314a:	2300      	movs	r3, #0
 801314c:	930e      	str	r3, [sp, #56]	; 0x38
 801314e:	e7bb      	b.n	80130c8 <_dtoa_r+0x1b0>
 8013150:	2301      	movs	r3, #1
 8013152:	930a      	str	r3, [sp, #40]	; 0x28
 8013154:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013156:	2b00      	cmp	r3, #0
 8013158:	dd59      	ble.n	801320e <_dtoa_r+0x2f6>
 801315a:	9302      	str	r3, [sp, #8]
 801315c:	4699      	mov	r9, r3
 801315e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013160:	2200      	movs	r2, #0
 8013162:	6072      	str	r2, [r6, #4]
 8013164:	2204      	movs	r2, #4
 8013166:	f102 0014 	add.w	r0, r2, #20
 801316a:	4298      	cmp	r0, r3
 801316c:	6871      	ldr	r1, [r6, #4]
 801316e:	d953      	bls.n	8013218 <_dtoa_r+0x300>
 8013170:	4620      	mov	r0, r4
 8013172:	f000 fe7d 	bl	8013e70 <_Balloc>
 8013176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013178:	6030      	str	r0, [r6, #0]
 801317a:	f1b9 0f0e 	cmp.w	r9, #14
 801317e:	f8d3 b000 	ldr.w	fp, [r3]
 8013182:	f200 80e6 	bhi.w	8013352 <_dtoa_r+0x43a>
 8013186:	2d00      	cmp	r5, #0
 8013188:	f000 80e3 	beq.w	8013352 <_dtoa_r+0x43a>
 801318c:	ed9d 7b00 	vldr	d7, [sp]
 8013190:	f1ba 0f00 	cmp.w	sl, #0
 8013194:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8013198:	dd74      	ble.n	8013284 <_dtoa_r+0x36c>
 801319a:	4a2a      	ldr	r2, [pc, #168]	; (8013244 <_dtoa_r+0x32c>)
 801319c:	f00a 030f 	and.w	r3, sl, #15
 80131a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80131a4:	ed93 7b00 	vldr	d7, [r3]
 80131a8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80131ac:	06f0      	lsls	r0, r6, #27
 80131ae:	ed8d 7b08 	vstr	d7, [sp, #32]
 80131b2:	d565      	bpl.n	8013280 <_dtoa_r+0x368>
 80131b4:	4b24      	ldr	r3, [pc, #144]	; (8013248 <_dtoa_r+0x330>)
 80131b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80131ba:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80131be:	f7f5 fa7d 	bl	80086bc <__aeabi_ddiv>
 80131c2:	e9cd 0100 	strd	r0, r1, [sp]
 80131c6:	f006 060f 	and.w	r6, r6, #15
 80131ca:	2503      	movs	r5, #3
 80131cc:	4f1e      	ldr	r7, [pc, #120]	; (8013248 <_dtoa_r+0x330>)
 80131ce:	e04c      	b.n	801326a <_dtoa_r+0x352>
 80131d0:	2301      	movs	r3, #1
 80131d2:	930a      	str	r3, [sp, #40]	; 0x28
 80131d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80131d6:	4453      	add	r3, sl
 80131d8:	f103 0901 	add.w	r9, r3, #1
 80131dc:	9302      	str	r3, [sp, #8]
 80131de:	464b      	mov	r3, r9
 80131e0:	2b01      	cmp	r3, #1
 80131e2:	bfb8      	it	lt
 80131e4:	2301      	movlt	r3, #1
 80131e6:	e7ba      	b.n	801315e <_dtoa_r+0x246>
 80131e8:	2300      	movs	r3, #0
 80131ea:	e7b2      	b.n	8013152 <_dtoa_r+0x23a>
 80131ec:	2300      	movs	r3, #0
 80131ee:	e7f0      	b.n	80131d2 <_dtoa_r+0x2ba>
 80131f0:	2501      	movs	r5, #1
 80131f2:	2300      	movs	r3, #0
 80131f4:	9306      	str	r3, [sp, #24]
 80131f6:	950a      	str	r5, [sp, #40]	; 0x28
 80131f8:	f04f 33ff 	mov.w	r3, #4294967295
 80131fc:	9302      	str	r3, [sp, #8]
 80131fe:	4699      	mov	r9, r3
 8013200:	2200      	movs	r2, #0
 8013202:	2312      	movs	r3, #18
 8013204:	920b      	str	r2, [sp, #44]	; 0x2c
 8013206:	e7aa      	b.n	801315e <_dtoa_r+0x246>
 8013208:	2301      	movs	r3, #1
 801320a:	930a      	str	r3, [sp, #40]	; 0x28
 801320c:	e7f4      	b.n	80131f8 <_dtoa_r+0x2e0>
 801320e:	2301      	movs	r3, #1
 8013210:	9302      	str	r3, [sp, #8]
 8013212:	4699      	mov	r9, r3
 8013214:	461a      	mov	r2, r3
 8013216:	e7f5      	b.n	8013204 <_dtoa_r+0x2ec>
 8013218:	3101      	adds	r1, #1
 801321a:	6071      	str	r1, [r6, #4]
 801321c:	0052      	lsls	r2, r2, #1
 801321e:	e7a2      	b.n	8013166 <_dtoa_r+0x24e>
 8013220:	636f4361 	.word	0x636f4361
 8013224:	3fd287a7 	.word	0x3fd287a7
 8013228:	8b60c8b3 	.word	0x8b60c8b3
 801322c:	3fc68a28 	.word	0x3fc68a28
 8013230:	509f79fb 	.word	0x509f79fb
 8013234:	3fd34413 	.word	0x3fd34413
 8013238:	7ff00000 	.word	0x7ff00000
 801323c:	080286ad 	.word	0x080286ad
 8013240:	3ff80000 	.word	0x3ff80000
 8013244:	08028768 	.word	0x08028768
 8013248:	08028740 	.word	0x08028740
 801324c:	080286d9 	.word	0x080286d9
 8013250:	07f1      	lsls	r1, r6, #31
 8013252:	d508      	bpl.n	8013266 <_dtoa_r+0x34e>
 8013254:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013258:	e9d7 2300 	ldrd	r2, r3, [r7]
 801325c:	f7f5 f904 	bl	8008468 <__aeabi_dmul>
 8013260:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013264:	3501      	adds	r5, #1
 8013266:	1076      	asrs	r6, r6, #1
 8013268:	3708      	adds	r7, #8
 801326a:	2e00      	cmp	r6, #0
 801326c:	d1f0      	bne.n	8013250 <_dtoa_r+0x338>
 801326e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8013272:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013276:	f7f5 fa21 	bl	80086bc <__aeabi_ddiv>
 801327a:	e9cd 0100 	strd	r0, r1, [sp]
 801327e:	e01a      	b.n	80132b6 <_dtoa_r+0x39e>
 8013280:	2502      	movs	r5, #2
 8013282:	e7a3      	b.n	80131cc <_dtoa_r+0x2b4>
 8013284:	f000 80a0 	beq.w	80133c8 <_dtoa_r+0x4b0>
 8013288:	f1ca 0600 	rsb	r6, sl, #0
 801328c:	4b9f      	ldr	r3, [pc, #636]	; (801350c <_dtoa_r+0x5f4>)
 801328e:	4fa0      	ldr	r7, [pc, #640]	; (8013510 <_dtoa_r+0x5f8>)
 8013290:	f006 020f 	and.w	r2, r6, #15
 8013294:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013298:	e9d3 2300 	ldrd	r2, r3, [r3]
 801329c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80132a0:	f7f5 f8e2 	bl	8008468 <__aeabi_dmul>
 80132a4:	e9cd 0100 	strd	r0, r1, [sp]
 80132a8:	1136      	asrs	r6, r6, #4
 80132aa:	2300      	movs	r3, #0
 80132ac:	2502      	movs	r5, #2
 80132ae:	2e00      	cmp	r6, #0
 80132b0:	d17f      	bne.n	80133b2 <_dtoa_r+0x49a>
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d1e1      	bne.n	801327a <_dtoa_r+0x362>
 80132b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	f000 8087 	beq.w	80133cc <_dtoa_r+0x4b4>
 80132be:	e9dd 6700 	ldrd	r6, r7, [sp]
 80132c2:	2200      	movs	r2, #0
 80132c4:	4b93      	ldr	r3, [pc, #588]	; (8013514 <_dtoa_r+0x5fc>)
 80132c6:	4630      	mov	r0, r6
 80132c8:	4639      	mov	r1, r7
 80132ca:	f7f5 fb3f 	bl	800894c <__aeabi_dcmplt>
 80132ce:	2800      	cmp	r0, #0
 80132d0:	d07c      	beq.n	80133cc <_dtoa_r+0x4b4>
 80132d2:	f1b9 0f00 	cmp.w	r9, #0
 80132d6:	d079      	beq.n	80133cc <_dtoa_r+0x4b4>
 80132d8:	9b02      	ldr	r3, [sp, #8]
 80132da:	2b00      	cmp	r3, #0
 80132dc:	dd35      	ble.n	801334a <_dtoa_r+0x432>
 80132de:	f10a 33ff 	add.w	r3, sl, #4294967295
 80132e2:	9308      	str	r3, [sp, #32]
 80132e4:	4639      	mov	r1, r7
 80132e6:	2200      	movs	r2, #0
 80132e8:	4b8b      	ldr	r3, [pc, #556]	; (8013518 <_dtoa_r+0x600>)
 80132ea:	4630      	mov	r0, r6
 80132ec:	f7f5 f8bc 	bl	8008468 <__aeabi_dmul>
 80132f0:	e9cd 0100 	strd	r0, r1, [sp]
 80132f4:	9f02      	ldr	r7, [sp, #8]
 80132f6:	3501      	adds	r5, #1
 80132f8:	4628      	mov	r0, r5
 80132fa:	f7f5 f84b 	bl	8008394 <__aeabi_i2d>
 80132fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013302:	f7f5 f8b1 	bl	8008468 <__aeabi_dmul>
 8013306:	2200      	movs	r2, #0
 8013308:	4b84      	ldr	r3, [pc, #528]	; (801351c <_dtoa_r+0x604>)
 801330a:	f7f4 fef7 	bl	80080fc <__adddf3>
 801330e:	4605      	mov	r5, r0
 8013310:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8013314:	2f00      	cmp	r7, #0
 8013316:	d15d      	bne.n	80133d4 <_dtoa_r+0x4bc>
 8013318:	2200      	movs	r2, #0
 801331a:	4b81      	ldr	r3, [pc, #516]	; (8013520 <_dtoa_r+0x608>)
 801331c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013320:	f7f4 feea 	bl	80080f8 <__aeabi_dsub>
 8013324:	462a      	mov	r2, r5
 8013326:	4633      	mov	r3, r6
 8013328:	e9cd 0100 	strd	r0, r1, [sp]
 801332c:	f7f5 fb2c 	bl	8008988 <__aeabi_dcmpgt>
 8013330:	2800      	cmp	r0, #0
 8013332:	f040 8288 	bne.w	8013846 <_dtoa_r+0x92e>
 8013336:	462a      	mov	r2, r5
 8013338:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801333c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013340:	f7f5 fb04 	bl	800894c <__aeabi_dcmplt>
 8013344:	2800      	cmp	r0, #0
 8013346:	f040 827c 	bne.w	8013842 <_dtoa_r+0x92a>
 801334a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801334e:	e9cd 2300 	strd	r2, r3, [sp]
 8013352:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013354:	2b00      	cmp	r3, #0
 8013356:	f2c0 8150 	blt.w	80135fa <_dtoa_r+0x6e2>
 801335a:	f1ba 0f0e 	cmp.w	sl, #14
 801335e:	f300 814c 	bgt.w	80135fa <_dtoa_r+0x6e2>
 8013362:	4b6a      	ldr	r3, [pc, #424]	; (801350c <_dtoa_r+0x5f4>)
 8013364:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013368:	ed93 7b00 	vldr	d7, [r3]
 801336c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801336e:	2b00      	cmp	r3, #0
 8013370:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013374:	f280 80d8 	bge.w	8013528 <_dtoa_r+0x610>
 8013378:	f1b9 0f00 	cmp.w	r9, #0
 801337c:	f300 80d4 	bgt.w	8013528 <_dtoa_r+0x610>
 8013380:	f040 825e 	bne.w	8013840 <_dtoa_r+0x928>
 8013384:	2200      	movs	r2, #0
 8013386:	4b66      	ldr	r3, [pc, #408]	; (8013520 <_dtoa_r+0x608>)
 8013388:	ec51 0b17 	vmov	r0, r1, d7
 801338c:	f7f5 f86c 	bl	8008468 <__aeabi_dmul>
 8013390:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013394:	f7f5 faee 	bl	8008974 <__aeabi_dcmpge>
 8013398:	464f      	mov	r7, r9
 801339a:	464e      	mov	r6, r9
 801339c:	2800      	cmp	r0, #0
 801339e:	f040 8234 	bne.w	801380a <_dtoa_r+0x8f2>
 80133a2:	2331      	movs	r3, #49	; 0x31
 80133a4:	f10b 0501 	add.w	r5, fp, #1
 80133a8:	f88b 3000 	strb.w	r3, [fp]
 80133ac:	f10a 0a01 	add.w	sl, sl, #1
 80133b0:	e22f      	b.n	8013812 <_dtoa_r+0x8fa>
 80133b2:	07f2      	lsls	r2, r6, #31
 80133b4:	d505      	bpl.n	80133c2 <_dtoa_r+0x4aa>
 80133b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80133ba:	f7f5 f855 	bl	8008468 <__aeabi_dmul>
 80133be:	3501      	adds	r5, #1
 80133c0:	2301      	movs	r3, #1
 80133c2:	1076      	asrs	r6, r6, #1
 80133c4:	3708      	adds	r7, #8
 80133c6:	e772      	b.n	80132ae <_dtoa_r+0x396>
 80133c8:	2502      	movs	r5, #2
 80133ca:	e774      	b.n	80132b6 <_dtoa_r+0x39e>
 80133cc:	f8cd a020 	str.w	sl, [sp, #32]
 80133d0:	464f      	mov	r7, r9
 80133d2:	e791      	b.n	80132f8 <_dtoa_r+0x3e0>
 80133d4:	4b4d      	ldr	r3, [pc, #308]	; (801350c <_dtoa_r+0x5f4>)
 80133d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80133da:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80133de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d047      	beq.n	8013474 <_dtoa_r+0x55c>
 80133e4:	4602      	mov	r2, r0
 80133e6:	460b      	mov	r3, r1
 80133e8:	2000      	movs	r0, #0
 80133ea:	494e      	ldr	r1, [pc, #312]	; (8013524 <_dtoa_r+0x60c>)
 80133ec:	f7f5 f966 	bl	80086bc <__aeabi_ddiv>
 80133f0:	462a      	mov	r2, r5
 80133f2:	4633      	mov	r3, r6
 80133f4:	f7f4 fe80 	bl	80080f8 <__aeabi_dsub>
 80133f8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80133fc:	465d      	mov	r5, fp
 80133fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013402:	f7f5 fae1 	bl	80089c8 <__aeabi_d2iz>
 8013406:	4606      	mov	r6, r0
 8013408:	f7f4 ffc4 	bl	8008394 <__aeabi_i2d>
 801340c:	4602      	mov	r2, r0
 801340e:	460b      	mov	r3, r1
 8013410:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013414:	f7f4 fe70 	bl	80080f8 <__aeabi_dsub>
 8013418:	3630      	adds	r6, #48	; 0x30
 801341a:	f805 6b01 	strb.w	r6, [r5], #1
 801341e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8013422:	e9cd 0100 	strd	r0, r1, [sp]
 8013426:	f7f5 fa91 	bl	800894c <__aeabi_dcmplt>
 801342a:	2800      	cmp	r0, #0
 801342c:	d163      	bne.n	80134f6 <_dtoa_r+0x5de>
 801342e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013432:	2000      	movs	r0, #0
 8013434:	4937      	ldr	r1, [pc, #220]	; (8013514 <_dtoa_r+0x5fc>)
 8013436:	f7f4 fe5f 	bl	80080f8 <__aeabi_dsub>
 801343a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801343e:	f7f5 fa85 	bl	800894c <__aeabi_dcmplt>
 8013442:	2800      	cmp	r0, #0
 8013444:	f040 80b7 	bne.w	80135b6 <_dtoa_r+0x69e>
 8013448:	eba5 030b 	sub.w	r3, r5, fp
 801344c:	429f      	cmp	r7, r3
 801344e:	f77f af7c 	ble.w	801334a <_dtoa_r+0x432>
 8013452:	2200      	movs	r2, #0
 8013454:	4b30      	ldr	r3, [pc, #192]	; (8013518 <_dtoa_r+0x600>)
 8013456:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801345a:	f7f5 f805 	bl	8008468 <__aeabi_dmul>
 801345e:	2200      	movs	r2, #0
 8013460:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8013464:	4b2c      	ldr	r3, [pc, #176]	; (8013518 <_dtoa_r+0x600>)
 8013466:	e9dd 0100 	ldrd	r0, r1, [sp]
 801346a:	f7f4 fffd 	bl	8008468 <__aeabi_dmul>
 801346e:	e9cd 0100 	strd	r0, r1, [sp]
 8013472:	e7c4      	b.n	80133fe <_dtoa_r+0x4e6>
 8013474:	462a      	mov	r2, r5
 8013476:	4633      	mov	r3, r6
 8013478:	f7f4 fff6 	bl	8008468 <__aeabi_dmul>
 801347c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8013480:	eb0b 0507 	add.w	r5, fp, r7
 8013484:	465e      	mov	r6, fp
 8013486:	e9dd 0100 	ldrd	r0, r1, [sp]
 801348a:	f7f5 fa9d 	bl	80089c8 <__aeabi_d2iz>
 801348e:	4607      	mov	r7, r0
 8013490:	f7f4 ff80 	bl	8008394 <__aeabi_i2d>
 8013494:	3730      	adds	r7, #48	; 0x30
 8013496:	4602      	mov	r2, r0
 8013498:	460b      	mov	r3, r1
 801349a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801349e:	f7f4 fe2b 	bl	80080f8 <__aeabi_dsub>
 80134a2:	f806 7b01 	strb.w	r7, [r6], #1
 80134a6:	42ae      	cmp	r6, r5
 80134a8:	e9cd 0100 	strd	r0, r1, [sp]
 80134ac:	f04f 0200 	mov.w	r2, #0
 80134b0:	d126      	bne.n	8013500 <_dtoa_r+0x5e8>
 80134b2:	4b1c      	ldr	r3, [pc, #112]	; (8013524 <_dtoa_r+0x60c>)
 80134b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80134b8:	f7f4 fe20 	bl	80080fc <__adddf3>
 80134bc:	4602      	mov	r2, r0
 80134be:	460b      	mov	r3, r1
 80134c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80134c4:	f7f5 fa60 	bl	8008988 <__aeabi_dcmpgt>
 80134c8:	2800      	cmp	r0, #0
 80134ca:	d174      	bne.n	80135b6 <_dtoa_r+0x69e>
 80134cc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80134d0:	2000      	movs	r0, #0
 80134d2:	4914      	ldr	r1, [pc, #80]	; (8013524 <_dtoa_r+0x60c>)
 80134d4:	f7f4 fe10 	bl	80080f8 <__aeabi_dsub>
 80134d8:	4602      	mov	r2, r0
 80134da:	460b      	mov	r3, r1
 80134dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80134e0:	f7f5 fa34 	bl	800894c <__aeabi_dcmplt>
 80134e4:	2800      	cmp	r0, #0
 80134e6:	f43f af30 	beq.w	801334a <_dtoa_r+0x432>
 80134ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80134ee:	2b30      	cmp	r3, #48	; 0x30
 80134f0:	f105 32ff 	add.w	r2, r5, #4294967295
 80134f4:	d002      	beq.n	80134fc <_dtoa_r+0x5e4>
 80134f6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80134fa:	e04a      	b.n	8013592 <_dtoa_r+0x67a>
 80134fc:	4615      	mov	r5, r2
 80134fe:	e7f4      	b.n	80134ea <_dtoa_r+0x5d2>
 8013500:	4b05      	ldr	r3, [pc, #20]	; (8013518 <_dtoa_r+0x600>)
 8013502:	f7f4 ffb1 	bl	8008468 <__aeabi_dmul>
 8013506:	e9cd 0100 	strd	r0, r1, [sp]
 801350a:	e7bc      	b.n	8013486 <_dtoa_r+0x56e>
 801350c:	08028768 	.word	0x08028768
 8013510:	08028740 	.word	0x08028740
 8013514:	3ff00000 	.word	0x3ff00000
 8013518:	40240000 	.word	0x40240000
 801351c:	401c0000 	.word	0x401c0000
 8013520:	40140000 	.word	0x40140000
 8013524:	3fe00000 	.word	0x3fe00000
 8013528:	e9dd 6700 	ldrd	r6, r7, [sp]
 801352c:	465d      	mov	r5, fp
 801352e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013532:	4630      	mov	r0, r6
 8013534:	4639      	mov	r1, r7
 8013536:	f7f5 f8c1 	bl	80086bc <__aeabi_ddiv>
 801353a:	f7f5 fa45 	bl	80089c8 <__aeabi_d2iz>
 801353e:	4680      	mov	r8, r0
 8013540:	f7f4 ff28 	bl	8008394 <__aeabi_i2d>
 8013544:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013548:	f7f4 ff8e 	bl	8008468 <__aeabi_dmul>
 801354c:	4602      	mov	r2, r0
 801354e:	460b      	mov	r3, r1
 8013550:	4630      	mov	r0, r6
 8013552:	4639      	mov	r1, r7
 8013554:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8013558:	f7f4 fdce 	bl	80080f8 <__aeabi_dsub>
 801355c:	f805 6b01 	strb.w	r6, [r5], #1
 8013560:	eba5 060b 	sub.w	r6, r5, fp
 8013564:	45b1      	cmp	r9, r6
 8013566:	4602      	mov	r2, r0
 8013568:	460b      	mov	r3, r1
 801356a:	d139      	bne.n	80135e0 <_dtoa_r+0x6c8>
 801356c:	f7f4 fdc6 	bl	80080fc <__adddf3>
 8013570:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013574:	4606      	mov	r6, r0
 8013576:	460f      	mov	r7, r1
 8013578:	f7f5 fa06 	bl	8008988 <__aeabi_dcmpgt>
 801357c:	b9c8      	cbnz	r0, 80135b2 <_dtoa_r+0x69a>
 801357e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013582:	4630      	mov	r0, r6
 8013584:	4639      	mov	r1, r7
 8013586:	f7f5 f9d7 	bl	8008938 <__aeabi_dcmpeq>
 801358a:	b110      	cbz	r0, 8013592 <_dtoa_r+0x67a>
 801358c:	f018 0f01 	tst.w	r8, #1
 8013590:	d10f      	bne.n	80135b2 <_dtoa_r+0x69a>
 8013592:	9904      	ldr	r1, [sp, #16]
 8013594:	4620      	mov	r0, r4
 8013596:	f000 fc9f 	bl	8013ed8 <_Bfree>
 801359a:	2300      	movs	r3, #0
 801359c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801359e:	702b      	strb	r3, [r5, #0]
 80135a0:	f10a 0301 	add.w	r3, sl, #1
 80135a4:	6013      	str	r3, [r2, #0]
 80135a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	f000 8241 	beq.w	8013a30 <_dtoa_r+0xb18>
 80135ae:	601d      	str	r5, [r3, #0]
 80135b0:	e23e      	b.n	8013a30 <_dtoa_r+0xb18>
 80135b2:	f8cd a020 	str.w	sl, [sp, #32]
 80135b6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80135ba:	2a39      	cmp	r2, #57	; 0x39
 80135bc:	f105 33ff 	add.w	r3, r5, #4294967295
 80135c0:	d108      	bne.n	80135d4 <_dtoa_r+0x6bc>
 80135c2:	459b      	cmp	fp, r3
 80135c4:	d10a      	bne.n	80135dc <_dtoa_r+0x6c4>
 80135c6:	9b08      	ldr	r3, [sp, #32]
 80135c8:	3301      	adds	r3, #1
 80135ca:	9308      	str	r3, [sp, #32]
 80135cc:	2330      	movs	r3, #48	; 0x30
 80135ce:	f88b 3000 	strb.w	r3, [fp]
 80135d2:	465b      	mov	r3, fp
 80135d4:	781a      	ldrb	r2, [r3, #0]
 80135d6:	3201      	adds	r2, #1
 80135d8:	701a      	strb	r2, [r3, #0]
 80135da:	e78c      	b.n	80134f6 <_dtoa_r+0x5de>
 80135dc:	461d      	mov	r5, r3
 80135de:	e7ea      	b.n	80135b6 <_dtoa_r+0x69e>
 80135e0:	2200      	movs	r2, #0
 80135e2:	4b9b      	ldr	r3, [pc, #620]	; (8013850 <_dtoa_r+0x938>)
 80135e4:	f7f4 ff40 	bl	8008468 <__aeabi_dmul>
 80135e8:	2200      	movs	r2, #0
 80135ea:	2300      	movs	r3, #0
 80135ec:	4606      	mov	r6, r0
 80135ee:	460f      	mov	r7, r1
 80135f0:	f7f5 f9a2 	bl	8008938 <__aeabi_dcmpeq>
 80135f4:	2800      	cmp	r0, #0
 80135f6:	d09a      	beq.n	801352e <_dtoa_r+0x616>
 80135f8:	e7cb      	b.n	8013592 <_dtoa_r+0x67a>
 80135fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80135fc:	2a00      	cmp	r2, #0
 80135fe:	f000 808b 	beq.w	8013718 <_dtoa_r+0x800>
 8013602:	9a06      	ldr	r2, [sp, #24]
 8013604:	2a01      	cmp	r2, #1
 8013606:	dc6e      	bgt.n	80136e6 <_dtoa_r+0x7ce>
 8013608:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801360a:	2a00      	cmp	r2, #0
 801360c:	d067      	beq.n	80136de <_dtoa_r+0x7c6>
 801360e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013612:	9f07      	ldr	r7, [sp, #28]
 8013614:	9d05      	ldr	r5, [sp, #20]
 8013616:	9a05      	ldr	r2, [sp, #20]
 8013618:	2101      	movs	r1, #1
 801361a:	441a      	add	r2, r3
 801361c:	4620      	mov	r0, r4
 801361e:	9205      	str	r2, [sp, #20]
 8013620:	4498      	add	r8, r3
 8013622:	f000 fcf9 	bl	8014018 <__i2b>
 8013626:	4606      	mov	r6, r0
 8013628:	2d00      	cmp	r5, #0
 801362a:	dd0c      	ble.n	8013646 <_dtoa_r+0x72e>
 801362c:	f1b8 0f00 	cmp.w	r8, #0
 8013630:	dd09      	ble.n	8013646 <_dtoa_r+0x72e>
 8013632:	4545      	cmp	r5, r8
 8013634:	9a05      	ldr	r2, [sp, #20]
 8013636:	462b      	mov	r3, r5
 8013638:	bfa8      	it	ge
 801363a:	4643      	movge	r3, r8
 801363c:	1ad2      	subs	r2, r2, r3
 801363e:	9205      	str	r2, [sp, #20]
 8013640:	1aed      	subs	r5, r5, r3
 8013642:	eba8 0803 	sub.w	r8, r8, r3
 8013646:	9b07      	ldr	r3, [sp, #28]
 8013648:	b1eb      	cbz	r3, 8013686 <_dtoa_r+0x76e>
 801364a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801364c:	2b00      	cmp	r3, #0
 801364e:	d067      	beq.n	8013720 <_dtoa_r+0x808>
 8013650:	b18f      	cbz	r7, 8013676 <_dtoa_r+0x75e>
 8013652:	4631      	mov	r1, r6
 8013654:	463a      	mov	r2, r7
 8013656:	4620      	mov	r0, r4
 8013658:	f000 fd7e 	bl	8014158 <__pow5mult>
 801365c:	9a04      	ldr	r2, [sp, #16]
 801365e:	4601      	mov	r1, r0
 8013660:	4606      	mov	r6, r0
 8013662:	4620      	mov	r0, r4
 8013664:	f000 fce1 	bl	801402a <__multiply>
 8013668:	9904      	ldr	r1, [sp, #16]
 801366a:	9008      	str	r0, [sp, #32]
 801366c:	4620      	mov	r0, r4
 801366e:	f000 fc33 	bl	8013ed8 <_Bfree>
 8013672:	9b08      	ldr	r3, [sp, #32]
 8013674:	9304      	str	r3, [sp, #16]
 8013676:	9b07      	ldr	r3, [sp, #28]
 8013678:	1bda      	subs	r2, r3, r7
 801367a:	d004      	beq.n	8013686 <_dtoa_r+0x76e>
 801367c:	9904      	ldr	r1, [sp, #16]
 801367e:	4620      	mov	r0, r4
 8013680:	f000 fd6a 	bl	8014158 <__pow5mult>
 8013684:	9004      	str	r0, [sp, #16]
 8013686:	2101      	movs	r1, #1
 8013688:	4620      	mov	r0, r4
 801368a:	f000 fcc5 	bl	8014018 <__i2b>
 801368e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013690:	4607      	mov	r7, r0
 8013692:	2b00      	cmp	r3, #0
 8013694:	f000 81d0 	beq.w	8013a38 <_dtoa_r+0xb20>
 8013698:	461a      	mov	r2, r3
 801369a:	4601      	mov	r1, r0
 801369c:	4620      	mov	r0, r4
 801369e:	f000 fd5b 	bl	8014158 <__pow5mult>
 80136a2:	9b06      	ldr	r3, [sp, #24]
 80136a4:	2b01      	cmp	r3, #1
 80136a6:	4607      	mov	r7, r0
 80136a8:	dc40      	bgt.n	801372c <_dtoa_r+0x814>
 80136aa:	9b00      	ldr	r3, [sp, #0]
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d139      	bne.n	8013724 <_dtoa_r+0x80c>
 80136b0:	9b01      	ldr	r3, [sp, #4]
 80136b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d136      	bne.n	8013728 <_dtoa_r+0x810>
 80136ba:	9b01      	ldr	r3, [sp, #4]
 80136bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80136c0:	0d1b      	lsrs	r3, r3, #20
 80136c2:	051b      	lsls	r3, r3, #20
 80136c4:	b12b      	cbz	r3, 80136d2 <_dtoa_r+0x7ba>
 80136c6:	9b05      	ldr	r3, [sp, #20]
 80136c8:	3301      	adds	r3, #1
 80136ca:	9305      	str	r3, [sp, #20]
 80136cc:	f108 0801 	add.w	r8, r8, #1
 80136d0:	2301      	movs	r3, #1
 80136d2:	9307      	str	r3, [sp, #28]
 80136d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d12a      	bne.n	8013730 <_dtoa_r+0x818>
 80136da:	2001      	movs	r0, #1
 80136dc:	e030      	b.n	8013740 <_dtoa_r+0x828>
 80136de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80136e0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80136e4:	e795      	b.n	8013612 <_dtoa_r+0x6fa>
 80136e6:	9b07      	ldr	r3, [sp, #28]
 80136e8:	f109 37ff 	add.w	r7, r9, #4294967295
 80136ec:	42bb      	cmp	r3, r7
 80136ee:	bfbf      	itttt	lt
 80136f0:	9b07      	ldrlt	r3, [sp, #28]
 80136f2:	9707      	strlt	r7, [sp, #28]
 80136f4:	1afa      	sublt	r2, r7, r3
 80136f6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80136f8:	bfbb      	ittet	lt
 80136fa:	189b      	addlt	r3, r3, r2
 80136fc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80136fe:	1bdf      	subge	r7, r3, r7
 8013700:	2700      	movlt	r7, #0
 8013702:	f1b9 0f00 	cmp.w	r9, #0
 8013706:	bfb5      	itete	lt
 8013708:	9b05      	ldrlt	r3, [sp, #20]
 801370a:	9d05      	ldrge	r5, [sp, #20]
 801370c:	eba3 0509 	sublt.w	r5, r3, r9
 8013710:	464b      	movge	r3, r9
 8013712:	bfb8      	it	lt
 8013714:	2300      	movlt	r3, #0
 8013716:	e77e      	b.n	8013616 <_dtoa_r+0x6fe>
 8013718:	9f07      	ldr	r7, [sp, #28]
 801371a:	9d05      	ldr	r5, [sp, #20]
 801371c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801371e:	e783      	b.n	8013628 <_dtoa_r+0x710>
 8013720:	9a07      	ldr	r2, [sp, #28]
 8013722:	e7ab      	b.n	801367c <_dtoa_r+0x764>
 8013724:	2300      	movs	r3, #0
 8013726:	e7d4      	b.n	80136d2 <_dtoa_r+0x7ba>
 8013728:	9b00      	ldr	r3, [sp, #0]
 801372a:	e7d2      	b.n	80136d2 <_dtoa_r+0x7ba>
 801372c:	2300      	movs	r3, #0
 801372e:	9307      	str	r3, [sp, #28]
 8013730:	693b      	ldr	r3, [r7, #16]
 8013732:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8013736:	6918      	ldr	r0, [r3, #16]
 8013738:	f000 fc20 	bl	8013f7c <__hi0bits>
 801373c:	f1c0 0020 	rsb	r0, r0, #32
 8013740:	4440      	add	r0, r8
 8013742:	f010 001f 	ands.w	r0, r0, #31
 8013746:	d047      	beq.n	80137d8 <_dtoa_r+0x8c0>
 8013748:	f1c0 0320 	rsb	r3, r0, #32
 801374c:	2b04      	cmp	r3, #4
 801374e:	dd3b      	ble.n	80137c8 <_dtoa_r+0x8b0>
 8013750:	9b05      	ldr	r3, [sp, #20]
 8013752:	f1c0 001c 	rsb	r0, r0, #28
 8013756:	4403      	add	r3, r0
 8013758:	9305      	str	r3, [sp, #20]
 801375a:	4405      	add	r5, r0
 801375c:	4480      	add	r8, r0
 801375e:	9b05      	ldr	r3, [sp, #20]
 8013760:	2b00      	cmp	r3, #0
 8013762:	dd05      	ble.n	8013770 <_dtoa_r+0x858>
 8013764:	461a      	mov	r2, r3
 8013766:	9904      	ldr	r1, [sp, #16]
 8013768:	4620      	mov	r0, r4
 801376a:	f000 fd43 	bl	80141f4 <__lshift>
 801376e:	9004      	str	r0, [sp, #16]
 8013770:	f1b8 0f00 	cmp.w	r8, #0
 8013774:	dd05      	ble.n	8013782 <_dtoa_r+0x86a>
 8013776:	4639      	mov	r1, r7
 8013778:	4642      	mov	r2, r8
 801377a:	4620      	mov	r0, r4
 801377c:	f000 fd3a 	bl	80141f4 <__lshift>
 8013780:	4607      	mov	r7, r0
 8013782:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013784:	b353      	cbz	r3, 80137dc <_dtoa_r+0x8c4>
 8013786:	4639      	mov	r1, r7
 8013788:	9804      	ldr	r0, [sp, #16]
 801378a:	f000 fd87 	bl	801429c <__mcmp>
 801378e:	2800      	cmp	r0, #0
 8013790:	da24      	bge.n	80137dc <_dtoa_r+0x8c4>
 8013792:	2300      	movs	r3, #0
 8013794:	220a      	movs	r2, #10
 8013796:	9904      	ldr	r1, [sp, #16]
 8013798:	4620      	mov	r0, r4
 801379a:	f000 fbb4 	bl	8013f06 <__multadd>
 801379e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80137a0:	9004      	str	r0, [sp, #16]
 80137a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	f000 814d 	beq.w	8013a46 <_dtoa_r+0xb2e>
 80137ac:	2300      	movs	r3, #0
 80137ae:	4631      	mov	r1, r6
 80137b0:	220a      	movs	r2, #10
 80137b2:	4620      	mov	r0, r4
 80137b4:	f000 fba7 	bl	8013f06 <__multadd>
 80137b8:	9b02      	ldr	r3, [sp, #8]
 80137ba:	2b00      	cmp	r3, #0
 80137bc:	4606      	mov	r6, r0
 80137be:	dc4f      	bgt.n	8013860 <_dtoa_r+0x948>
 80137c0:	9b06      	ldr	r3, [sp, #24]
 80137c2:	2b02      	cmp	r3, #2
 80137c4:	dd4c      	ble.n	8013860 <_dtoa_r+0x948>
 80137c6:	e011      	b.n	80137ec <_dtoa_r+0x8d4>
 80137c8:	d0c9      	beq.n	801375e <_dtoa_r+0x846>
 80137ca:	9a05      	ldr	r2, [sp, #20]
 80137cc:	331c      	adds	r3, #28
 80137ce:	441a      	add	r2, r3
 80137d0:	9205      	str	r2, [sp, #20]
 80137d2:	441d      	add	r5, r3
 80137d4:	4498      	add	r8, r3
 80137d6:	e7c2      	b.n	801375e <_dtoa_r+0x846>
 80137d8:	4603      	mov	r3, r0
 80137da:	e7f6      	b.n	80137ca <_dtoa_r+0x8b2>
 80137dc:	f1b9 0f00 	cmp.w	r9, #0
 80137e0:	dc38      	bgt.n	8013854 <_dtoa_r+0x93c>
 80137e2:	9b06      	ldr	r3, [sp, #24]
 80137e4:	2b02      	cmp	r3, #2
 80137e6:	dd35      	ble.n	8013854 <_dtoa_r+0x93c>
 80137e8:	f8cd 9008 	str.w	r9, [sp, #8]
 80137ec:	9b02      	ldr	r3, [sp, #8]
 80137ee:	b963      	cbnz	r3, 801380a <_dtoa_r+0x8f2>
 80137f0:	4639      	mov	r1, r7
 80137f2:	2205      	movs	r2, #5
 80137f4:	4620      	mov	r0, r4
 80137f6:	f000 fb86 	bl	8013f06 <__multadd>
 80137fa:	4601      	mov	r1, r0
 80137fc:	4607      	mov	r7, r0
 80137fe:	9804      	ldr	r0, [sp, #16]
 8013800:	f000 fd4c 	bl	801429c <__mcmp>
 8013804:	2800      	cmp	r0, #0
 8013806:	f73f adcc 	bgt.w	80133a2 <_dtoa_r+0x48a>
 801380a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801380c:	465d      	mov	r5, fp
 801380e:	ea6f 0a03 	mvn.w	sl, r3
 8013812:	f04f 0900 	mov.w	r9, #0
 8013816:	4639      	mov	r1, r7
 8013818:	4620      	mov	r0, r4
 801381a:	f000 fb5d 	bl	8013ed8 <_Bfree>
 801381e:	2e00      	cmp	r6, #0
 8013820:	f43f aeb7 	beq.w	8013592 <_dtoa_r+0x67a>
 8013824:	f1b9 0f00 	cmp.w	r9, #0
 8013828:	d005      	beq.n	8013836 <_dtoa_r+0x91e>
 801382a:	45b1      	cmp	r9, r6
 801382c:	d003      	beq.n	8013836 <_dtoa_r+0x91e>
 801382e:	4649      	mov	r1, r9
 8013830:	4620      	mov	r0, r4
 8013832:	f000 fb51 	bl	8013ed8 <_Bfree>
 8013836:	4631      	mov	r1, r6
 8013838:	4620      	mov	r0, r4
 801383a:	f000 fb4d 	bl	8013ed8 <_Bfree>
 801383e:	e6a8      	b.n	8013592 <_dtoa_r+0x67a>
 8013840:	2700      	movs	r7, #0
 8013842:	463e      	mov	r6, r7
 8013844:	e7e1      	b.n	801380a <_dtoa_r+0x8f2>
 8013846:	f8dd a020 	ldr.w	sl, [sp, #32]
 801384a:	463e      	mov	r6, r7
 801384c:	e5a9      	b.n	80133a2 <_dtoa_r+0x48a>
 801384e:	bf00      	nop
 8013850:	40240000 	.word	0x40240000
 8013854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013856:	f8cd 9008 	str.w	r9, [sp, #8]
 801385a:	2b00      	cmp	r3, #0
 801385c:	f000 80fa 	beq.w	8013a54 <_dtoa_r+0xb3c>
 8013860:	2d00      	cmp	r5, #0
 8013862:	dd05      	ble.n	8013870 <_dtoa_r+0x958>
 8013864:	4631      	mov	r1, r6
 8013866:	462a      	mov	r2, r5
 8013868:	4620      	mov	r0, r4
 801386a:	f000 fcc3 	bl	80141f4 <__lshift>
 801386e:	4606      	mov	r6, r0
 8013870:	9b07      	ldr	r3, [sp, #28]
 8013872:	2b00      	cmp	r3, #0
 8013874:	d04c      	beq.n	8013910 <_dtoa_r+0x9f8>
 8013876:	6871      	ldr	r1, [r6, #4]
 8013878:	4620      	mov	r0, r4
 801387a:	f000 faf9 	bl	8013e70 <_Balloc>
 801387e:	6932      	ldr	r2, [r6, #16]
 8013880:	3202      	adds	r2, #2
 8013882:	4605      	mov	r5, r0
 8013884:	0092      	lsls	r2, r2, #2
 8013886:	f106 010c 	add.w	r1, r6, #12
 801388a:	300c      	adds	r0, #12
 801388c:	f7fe fd0c 	bl	80122a8 <memcpy>
 8013890:	2201      	movs	r2, #1
 8013892:	4629      	mov	r1, r5
 8013894:	4620      	mov	r0, r4
 8013896:	f000 fcad 	bl	80141f4 <__lshift>
 801389a:	9b00      	ldr	r3, [sp, #0]
 801389c:	f8cd b014 	str.w	fp, [sp, #20]
 80138a0:	f003 0301 	and.w	r3, r3, #1
 80138a4:	46b1      	mov	r9, r6
 80138a6:	9307      	str	r3, [sp, #28]
 80138a8:	4606      	mov	r6, r0
 80138aa:	4639      	mov	r1, r7
 80138ac:	9804      	ldr	r0, [sp, #16]
 80138ae:	f7ff faa7 	bl	8012e00 <quorem>
 80138b2:	4649      	mov	r1, r9
 80138b4:	4605      	mov	r5, r0
 80138b6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80138ba:	9804      	ldr	r0, [sp, #16]
 80138bc:	f000 fcee 	bl	801429c <__mcmp>
 80138c0:	4632      	mov	r2, r6
 80138c2:	9000      	str	r0, [sp, #0]
 80138c4:	4639      	mov	r1, r7
 80138c6:	4620      	mov	r0, r4
 80138c8:	f000 fd02 	bl	80142d0 <__mdiff>
 80138cc:	68c3      	ldr	r3, [r0, #12]
 80138ce:	4602      	mov	r2, r0
 80138d0:	bb03      	cbnz	r3, 8013914 <_dtoa_r+0x9fc>
 80138d2:	4601      	mov	r1, r0
 80138d4:	9008      	str	r0, [sp, #32]
 80138d6:	9804      	ldr	r0, [sp, #16]
 80138d8:	f000 fce0 	bl	801429c <__mcmp>
 80138dc:	9a08      	ldr	r2, [sp, #32]
 80138de:	4603      	mov	r3, r0
 80138e0:	4611      	mov	r1, r2
 80138e2:	4620      	mov	r0, r4
 80138e4:	9308      	str	r3, [sp, #32]
 80138e6:	f000 faf7 	bl	8013ed8 <_Bfree>
 80138ea:	9b08      	ldr	r3, [sp, #32]
 80138ec:	b9a3      	cbnz	r3, 8013918 <_dtoa_r+0xa00>
 80138ee:	9a06      	ldr	r2, [sp, #24]
 80138f0:	b992      	cbnz	r2, 8013918 <_dtoa_r+0xa00>
 80138f2:	9a07      	ldr	r2, [sp, #28]
 80138f4:	b982      	cbnz	r2, 8013918 <_dtoa_r+0xa00>
 80138f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80138fa:	d029      	beq.n	8013950 <_dtoa_r+0xa38>
 80138fc:	9b00      	ldr	r3, [sp, #0]
 80138fe:	2b00      	cmp	r3, #0
 8013900:	dd01      	ble.n	8013906 <_dtoa_r+0x9ee>
 8013902:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8013906:	9b05      	ldr	r3, [sp, #20]
 8013908:	1c5d      	adds	r5, r3, #1
 801390a:	f883 8000 	strb.w	r8, [r3]
 801390e:	e782      	b.n	8013816 <_dtoa_r+0x8fe>
 8013910:	4630      	mov	r0, r6
 8013912:	e7c2      	b.n	801389a <_dtoa_r+0x982>
 8013914:	2301      	movs	r3, #1
 8013916:	e7e3      	b.n	80138e0 <_dtoa_r+0x9c8>
 8013918:	9a00      	ldr	r2, [sp, #0]
 801391a:	2a00      	cmp	r2, #0
 801391c:	db04      	blt.n	8013928 <_dtoa_r+0xa10>
 801391e:	d125      	bne.n	801396c <_dtoa_r+0xa54>
 8013920:	9a06      	ldr	r2, [sp, #24]
 8013922:	bb1a      	cbnz	r2, 801396c <_dtoa_r+0xa54>
 8013924:	9a07      	ldr	r2, [sp, #28]
 8013926:	bb0a      	cbnz	r2, 801396c <_dtoa_r+0xa54>
 8013928:	2b00      	cmp	r3, #0
 801392a:	ddec      	ble.n	8013906 <_dtoa_r+0x9ee>
 801392c:	2201      	movs	r2, #1
 801392e:	9904      	ldr	r1, [sp, #16]
 8013930:	4620      	mov	r0, r4
 8013932:	f000 fc5f 	bl	80141f4 <__lshift>
 8013936:	4639      	mov	r1, r7
 8013938:	9004      	str	r0, [sp, #16]
 801393a:	f000 fcaf 	bl	801429c <__mcmp>
 801393e:	2800      	cmp	r0, #0
 8013940:	dc03      	bgt.n	801394a <_dtoa_r+0xa32>
 8013942:	d1e0      	bne.n	8013906 <_dtoa_r+0x9ee>
 8013944:	f018 0f01 	tst.w	r8, #1
 8013948:	d0dd      	beq.n	8013906 <_dtoa_r+0x9ee>
 801394a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801394e:	d1d8      	bne.n	8013902 <_dtoa_r+0x9ea>
 8013950:	9b05      	ldr	r3, [sp, #20]
 8013952:	9a05      	ldr	r2, [sp, #20]
 8013954:	1c5d      	adds	r5, r3, #1
 8013956:	2339      	movs	r3, #57	; 0x39
 8013958:	7013      	strb	r3, [r2, #0]
 801395a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801395e:	2b39      	cmp	r3, #57	; 0x39
 8013960:	f105 32ff 	add.w	r2, r5, #4294967295
 8013964:	d04f      	beq.n	8013a06 <_dtoa_r+0xaee>
 8013966:	3301      	adds	r3, #1
 8013968:	7013      	strb	r3, [r2, #0]
 801396a:	e754      	b.n	8013816 <_dtoa_r+0x8fe>
 801396c:	9a05      	ldr	r2, [sp, #20]
 801396e:	2b00      	cmp	r3, #0
 8013970:	f102 0501 	add.w	r5, r2, #1
 8013974:	dd06      	ble.n	8013984 <_dtoa_r+0xa6c>
 8013976:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801397a:	d0e9      	beq.n	8013950 <_dtoa_r+0xa38>
 801397c:	f108 0801 	add.w	r8, r8, #1
 8013980:	9b05      	ldr	r3, [sp, #20]
 8013982:	e7c2      	b.n	801390a <_dtoa_r+0x9f2>
 8013984:	9a02      	ldr	r2, [sp, #8]
 8013986:	f805 8c01 	strb.w	r8, [r5, #-1]
 801398a:	eba5 030b 	sub.w	r3, r5, fp
 801398e:	4293      	cmp	r3, r2
 8013990:	d021      	beq.n	80139d6 <_dtoa_r+0xabe>
 8013992:	2300      	movs	r3, #0
 8013994:	220a      	movs	r2, #10
 8013996:	9904      	ldr	r1, [sp, #16]
 8013998:	4620      	mov	r0, r4
 801399a:	f000 fab4 	bl	8013f06 <__multadd>
 801399e:	45b1      	cmp	r9, r6
 80139a0:	9004      	str	r0, [sp, #16]
 80139a2:	f04f 0300 	mov.w	r3, #0
 80139a6:	f04f 020a 	mov.w	r2, #10
 80139aa:	4649      	mov	r1, r9
 80139ac:	4620      	mov	r0, r4
 80139ae:	d105      	bne.n	80139bc <_dtoa_r+0xaa4>
 80139b0:	f000 faa9 	bl	8013f06 <__multadd>
 80139b4:	4681      	mov	r9, r0
 80139b6:	4606      	mov	r6, r0
 80139b8:	9505      	str	r5, [sp, #20]
 80139ba:	e776      	b.n	80138aa <_dtoa_r+0x992>
 80139bc:	f000 faa3 	bl	8013f06 <__multadd>
 80139c0:	4631      	mov	r1, r6
 80139c2:	4681      	mov	r9, r0
 80139c4:	2300      	movs	r3, #0
 80139c6:	220a      	movs	r2, #10
 80139c8:	4620      	mov	r0, r4
 80139ca:	f000 fa9c 	bl	8013f06 <__multadd>
 80139ce:	4606      	mov	r6, r0
 80139d0:	e7f2      	b.n	80139b8 <_dtoa_r+0xaa0>
 80139d2:	f04f 0900 	mov.w	r9, #0
 80139d6:	2201      	movs	r2, #1
 80139d8:	9904      	ldr	r1, [sp, #16]
 80139da:	4620      	mov	r0, r4
 80139dc:	f000 fc0a 	bl	80141f4 <__lshift>
 80139e0:	4639      	mov	r1, r7
 80139e2:	9004      	str	r0, [sp, #16]
 80139e4:	f000 fc5a 	bl	801429c <__mcmp>
 80139e8:	2800      	cmp	r0, #0
 80139ea:	dcb6      	bgt.n	801395a <_dtoa_r+0xa42>
 80139ec:	d102      	bne.n	80139f4 <_dtoa_r+0xadc>
 80139ee:	f018 0f01 	tst.w	r8, #1
 80139f2:	d1b2      	bne.n	801395a <_dtoa_r+0xa42>
 80139f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80139f8:	2b30      	cmp	r3, #48	; 0x30
 80139fa:	f105 32ff 	add.w	r2, r5, #4294967295
 80139fe:	f47f af0a 	bne.w	8013816 <_dtoa_r+0x8fe>
 8013a02:	4615      	mov	r5, r2
 8013a04:	e7f6      	b.n	80139f4 <_dtoa_r+0xadc>
 8013a06:	4593      	cmp	fp, r2
 8013a08:	d105      	bne.n	8013a16 <_dtoa_r+0xafe>
 8013a0a:	2331      	movs	r3, #49	; 0x31
 8013a0c:	f10a 0a01 	add.w	sl, sl, #1
 8013a10:	f88b 3000 	strb.w	r3, [fp]
 8013a14:	e6ff      	b.n	8013816 <_dtoa_r+0x8fe>
 8013a16:	4615      	mov	r5, r2
 8013a18:	e79f      	b.n	801395a <_dtoa_r+0xa42>
 8013a1a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8013a80 <_dtoa_r+0xb68>
 8013a1e:	e007      	b.n	8013a30 <_dtoa_r+0xb18>
 8013a20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013a22:	f8df b060 	ldr.w	fp, [pc, #96]	; 8013a84 <_dtoa_r+0xb6c>
 8013a26:	b11b      	cbz	r3, 8013a30 <_dtoa_r+0xb18>
 8013a28:	f10b 0308 	add.w	r3, fp, #8
 8013a2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013a2e:	6013      	str	r3, [r2, #0]
 8013a30:	4658      	mov	r0, fp
 8013a32:	b017      	add	sp, #92	; 0x5c
 8013a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a38:	9b06      	ldr	r3, [sp, #24]
 8013a3a:	2b01      	cmp	r3, #1
 8013a3c:	f77f ae35 	ble.w	80136aa <_dtoa_r+0x792>
 8013a40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013a42:	9307      	str	r3, [sp, #28]
 8013a44:	e649      	b.n	80136da <_dtoa_r+0x7c2>
 8013a46:	9b02      	ldr	r3, [sp, #8]
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	dc03      	bgt.n	8013a54 <_dtoa_r+0xb3c>
 8013a4c:	9b06      	ldr	r3, [sp, #24]
 8013a4e:	2b02      	cmp	r3, #2
 8013a50:	f73f aecc 	bgt.w	80137ec <_dtoa_r+0x8d4>
 8013a54:	465d      	mov	r5, fp
 8013a56:	4639      	mov	r1, r7
 8013a58:	9804      	ldr	r0, [sp, #16]
 8013a5a:	f7ff f9d1 	bl	8012e00 <quorem>
 8013a5e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8013a62:	f805 8b01 	strb.w	r8, [r5], #1
 8013a66:	9a02      	ldr	r2, [sp, #8]
 8013a68:	eba5 030b 	sub.w	r3, r5, fp
 8013a6c:	429a      	cmp	r2, r3
 8013a6e:	ddb0      	ble.n	80139d2 <_dtoa_r+0xaba>
 8013a70:	2300      	movs	r3, #0
 8013a72:	220a      	movs	r2, #10
 8013a74:	9904      	ldr	r1, [sp, #16]
 8013a76:	4620      	mov	r0, r4
 8013a78:	f000 fa45 	bl	8013f06 <__multadd>
 8013a7c:	9004      	str	r0, [sp, #16]
 8013a7e:	e7ea      	b.n	8013a56 <_dtoa_r+0xb3e>
 8013a80:	080286ac 	.word	0x080286ac
 8013a84:	080286d0 	.word	0x080286d0

08013a88 <__sflush_r>:
 8013a88:	898a      	ldrh	r2, [r1, #12]
 8013a8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a8e:	4605      	mov	r5, r0
 8013a90:	0710      	lsls	r0, r2, #28
 8013a92:	460c      	mov	r4, r1
 8013a94:	d458      	bmi.n	8013b48 <__sflush_r+0xc0>
 8013a96:	684b      	ldr	r3, [r1, #4]
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	dc05      	bgt.n	8013aa8 <__sflush_r+0x20>
 8013a9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013a9e:	2b00      	cmp	r3, #0
 8013aa0:	dc02      	bgt.n	8013aa8 <__sflush_r+0x20>
 8013aa2:	2000      	movs	r0, #0
 8013aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013aa8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013aaa:	2e00      	cmp	r6, #0
 8013aac:	d0f9      	beq.n	8013aa2 <__sflush_r+0x1a>
 8013aae:	2300      	movs	r3, #0
 8013ab0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013ab4:	682f      	ldr	r7, [r5, #0]
 8013ab6:	6a21      	ldr	r1, [r4, #32]
 8013ab8:	602b      	str	r3, [r5, #0]
 8013aba:	d032      	beq.n	8013b22 <__sflush_r+0x9a>
 8013abc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013abe:	89a3      	ldrh	r3, [r4, #12]
 8013ac0:	075a      	lsls	r2, r3, #29
 8013ac2:	d505      	bpl.n	8013ad0 <__sflush_r+0x48>
 8013ac4:	6863      	ldr	r3, [r4, #4]
 8013ac6:	1ac0      	subs	r0, r0, r3
 8013ac8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013aca:	b10b      	cbz	r3, 8013ad0 <__sflush_r+0x48>
 8013acc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013ace:	1ac0      	subs	r0, r0, r3
 8013ad0:	2300      	movs	r3, #0
 8013ad2:	4602      	mov	r2, r0
 8013ad4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013ad6:	6a21      	ldr	r1, [r4, #32]
 8013ad8:	4628      	mov	r0, r5
 8013ada:	47b0      	blx	r6
 8013adc:	1c43      	adds	r3, r0, #1
 8013ade:	89a3      	ldrh	r3, [r4, #12]
 8013ae0:	d106      	bne.n	8013af0 <__sflush_r+0x68>
 8013ae2:	6829      	ldr	r1, [r5, #0]
 8013ae4:	291d      	cmp	r1, #29
 8013ae6:	d848      	bhi.n	8013b7a <__sflush_r+0xf2>
 8013ae8:	4a29      	ldr	r2, [pc, #164]	; (8013b90 <__sflush_r+0x108>)
 8013aea:	40ca      	lsrs	r2, r1
 8013aec:	07d6      	lsls	r6, r2, #31
 8013aee:	d544      	bpl.n	8013b7a <__sflush_r+0xf2>
 8013af0:	2200      	movs	r2, #0
 8013af2:	6062      	str	r2, [r4, #4]
 8013af4:	04d9      	lsls	r1, r3, #19
 8013af6:	6922      	ldr	r2, [r4, #16]
 8013af8:	6022      	str	r2, [r4, #0]
 8013afa:	d504      	bpl.n	8013b06 <__sflush_r+0x7e>
 8013afc:	1c42      	adds	r2, r0, #1
 8013afe:	d101      	bne.n	8013b04 <__sflush_r+0x7c>
 8013b00:	682b      	ldr	r3, [r5, #0]
 8013b02:	b903      	cbnz	r3, 8013b06 <__sflush_r+0x7e>
 8013b04:	6560      	str	r0, [r4, #84]	; 0x54
 8013b06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013b08:	602f      	str	r7, [r5, #0]
 8013b0a:	2900      	cmp	r1, #0
 8013b0c:	d0c9      	beq.n	8013aa2 <__sflush_r+0x1a>
 8013b0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013b12:	4299      	cmp	r1, r3
 8013b14:	d002      	beq.n	8013b1c <__sflush_r+0x94>
 8013b16:	4628      	mov	r0, r5
 8013b18:	f000 fc94 	bl	8014444 <_free_r>
 8013b1c:	2000      	movs	r0, #0
 8013b1e:	6360      	str	r0, [r4, #52]	; 0x34
 8013b20:	e7c0      	b.n	8013aa4 <__sflush_r+0x1c>
 8013b22:	2301      	movs	r3, #1
 8013b24:	4628      	mov	r0, r5
 8013b26:	47b0      	blx	r6
 8013b28:	1c41      	adds	r1, r0, #1
 8013b2a:	d1c8      	bne.n	8013abe <__sflush_r+0x36>
 8013b2c:	682b      	ldr	r3, [r5, #0]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d0c5      	beq.n	8013abe <__sflush_r+0x36>
 8013b32:	2b1d      	cmp	r3, #29
 8013b34:	d001      	beq.n	8013b3a <__sflush_r+0xb2>
 8013b36:	2b16      	cmp	r3, #22
 8013b38:	d101      	bne.n	8013b3e <__sflush_r+0xb6>
 8013b3a:	602f      	str	r7, [r5, #0]
 8013b3c:	e7b1      	b.n	8013aa2 <__sflush_r+0x1a>
 8013b3e:	89a3      	ldrh	r3, [r4, #12]
 8013b40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013b44:	81a3      	strh	r3, [r4, #12]
 8013b46:	e7ad      	b.n	8013aa4 <__sflush_r+0x1c>
 8013b48:	690f      	ldr	r7, [r1, #16]
 8013b4a:	2f00      	cmp	r7, #0
 8013b4c:	d0a9      	beq.n	8013aa2 <__sflush_r+0x1a>
 8013b4e:	0793      	lsls	r3, r2, #30
 8013b50:	680e      	ldr	r6, [r1, #0]
 8013b52:	bf08      	it	eq
 8013b54:	694b      	ldreq	r3, [r1, #20]
 8013b56:	600f      	str	r7, [r1, #0]
 8013b58:	bf18      	it	ne
 8013b5a:	2300      	movne	r3, #0
 8013b5c:	eba6 0807 	sub.w	r8, r6, r7
 8013b60:	608b      	str	r3, [r1, #8]
 8013b62:	f1b8 0f00 	cmp.w	r8, #0
 8013b66:	dd9c      	ble.n	8013aa2 <__sflush_r+0x1a>
 8013b68:	4643      	mov	r3, r8
 8013b6a:	463a      	mov	r2, r7
 8013b6c:	6a21      	ldr	r1, [r4, #32]
 8013b6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013b70:	4628      	mov	r0, r5
 8013b72:	47b0      	blx	r6
 8013b74:	2800      	cmp	r0, #0
 8013b76:	dc06      	bgt.n	8013b86 <__sflush_r+0xfe>
 8013b78:	89a3      	ldrh	r3, [r4, #12]
 8013b7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013b7e:	81a3      	strh	r3, [r4, #12]
 8013b80:	f04f 30ff 	mov.w	r0, #4294967295
 8013b84:	e78e      	b.n	8013aa4 <__sflush_r+0x1c>
 8013b86:	4407      	add	r7, r0
 8013b88:	eba8 0800 	sub.w	r8, r8, r0
 8013b8c:	e7e9      	b.n	8013b62 <__sflush_r+0xda>
 8013b8e:	bf00      	nop
 8013b90:	20400001 	.word	0x20400001

08013b94 <_fflush_r>:
 8013b94:	b538      	push	{r3, r4, r5, lr}
 8013b96:	690b      	ldr	r3, [r1, #16]
 8013b98:	4605      	mov	r5, r0
 8013b9a:	460c      	mov	r4, r1
 8013b9c:	b1db      	cbz	r3, 8013bd6 <_fflush_r+0x42>
 8013b9e:	b118      	cbz	r0, 8013ba8 <_fflush_r+0x14>
 8013ba0:	6983      	ldr	r3, [r0, #24]
 8013ba2:	b90b      	cbnz	r3, 8013ba8 <_fflush_r+0x14>
 8013ba4:	f000 f860 	bl	8013c68 <__sinit>
 8013ba8:	4b0c      	ldr	r3, [pc, #48]	; (8013bdc <_fflush_r+0x48>)
 8013baa:	429c      	cmp	r4, r3
 8013bac:	d109      	bne.n	8013bc2 <_fflush_r+0x2e>
 8013bae:	686c      	ldr	r4, [r5, #4]
 8013bb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013bb4:	b17b      	cbz	r3, 8013bd6 <_fflush_r+0x42>
 8013bb6:	4621      	mov	r1, r4
 8013bb8:	4628      	mov	r0, r5
 8013bba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013bbe:	f7ff bf63 	b.w	8013a88 <__sflush_r>
 8013bc2:	4b07      	ldr	r3, [pc, #28]	; (8013be0 <_fflush_r+0x4c>)
 8013bc4:	429c      	cmp	r4, r3
 8013bc6:	d101      	bne.n	8013bcc <_fflush_r+0x38>
 8013bc8:	68ac      	ldr	r4, [r5, #8]
 8013bca:	e7f1      	b.n	8013bb0 <_fflush_r+0x1c>
 8013bcc:	4b05      	ldr	r3, [pc, #20]	; (8013be4 <_fflush_r+0x50>)
 8013bce:	429c      	cmp	r4, r3
 8013bd0:	bf08      	it	eq
 8013bd2:	68ec      	ldreq	r4, [r5, #12]
 8013bd4:	e7ec      	b.n	8013bb0 <_fflush_r+0x1c>
 8013bd6:	2000      	movs	r0, #0
 8013bd8:	bd38      	pop	{r3, r4, r5, pc}
 8013bda:	bf00      	nop
 8013bdc:	08028700 	.word	0x08028700
 8013be0:	08028720 	.word	0x08028720
 8013be4:	080286e0 	.word	0x080286e0

08013be8 <std>:
 8013be8:	2300      	movs	r3, #0
 8013bea:	b510      	push	{r4, lr}
 8013bec:	4604      	mov	r4, r0
 8013bee:	e9c0 3300 	strd	r3, r3, [r0]
 8013bf2:	6083      	str	r3, [r0, #8]
 8013bf4:	8181      	strh	r1, [r0, #12]
 8013bf6:	6643      	str	r3, [r0, #100]	; 0x64
 8013bf8:	81c2      	strh	r2, [r0, #14]
 8013bfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013bfe:	6183      	str	r3, [r0, #24]
 8013c00:	4619      	mov	r1, r3
 8013c02:	2208      	movs	r2, #8
 8013c04:	305c      	adds	r0, #92	; 0x5c
 8013c06:	f7fe fb5a 	bl	80122be <memset>
 8013c0a:	4b05      	ldr	r3, [pc, #20]	; (8013c20 <std+0x38>)
 8013c0c:	6263      	str	r3, [r4, #36]	; 0x24
 8013c0e:	4b05      	ldr	r3, [pc, #20]	; (8013c24 <std+0x3c>)
 8013c10:	62a3      	str	r3, [r4, #40]	; 0x28
 8013c12:	4b05      	ldr	r3, [pc, #20]	; (8013c28 <std+0x40>)
 8013c14:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013c16:	4b05      	ldr	r3, [pc, #20]	; (8013c2c <std+0x44>)
 8013c18:	6224      	str	r4, [r4, #32]
 8013c1a:	6323      	str	r3, [r4, #48]	; 0x30
 8013c1c:	bd10      	pop	{r4, pc}
 8013c1e:	bf00      	nop
 8013c20:	08014835 	.word	0x08014835
 8013c24:	08014857 	.word	0x08014857
 8013c28:	0801488f 	.word	0x0801488f
 8013c2c:	080148b3 	.word	0x080148b3

08013c30 <_cleanup_r>:
 8013c30:	4901      	ldr	r1, [pc, #4]	; (8013c38 <_cleanup_r+0x8>)
 8013c32:	f000 b885 	b.w	8013d40 <_fwalk_reent>
 8013c36:	bf00      	nop
 8013c38:	08013b95 	.word	0x08013b95

08013c3c <__sfmoreglue>:
 8013c3c:	b570      	push	{r4, r5, r6, lr}
 8013c3e:	1e4a      	subs	r2, r1, #1
 8013c40:	2568      	movs	r5, #104	; 0x68
 8013c42:	4355      	muls	r5, r2
 8013c44:	460e      	mov	r6, r1
 8013c46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013c4a:	f000 fc49 	bl	80144e0 <_malloc_r>
 8013c4e:	4604      	mov	r4, r0
 8013c50:	b140      	cbz	r0, 8013c64 <__sfmoreglue+0x28>
 8013c52:	2100      	movs	r1, #0
 8013c54:	e9c0 1600 	strd	r1, r6, [r0]
 8013c58:	300c      	adds	r0, #12
 8013c5a:	60a0      	str	r0, [r4, #8]
 8013c5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013c60:	f7fe fb2d 	bl	80122be <memset>
 8013c64:	4620      	mov	r0, r4
 8013c66:	bd70      	pop	{r4, r5, r6, pc}

08013c68 <__sinit>:
 8013c68:	6983      	ldr	r3, [r0, #24]
 8013c6a:	b510      	push	{r4, lr}
 8013c6c:	4604      	mov	r4, r0
 8013c6e:	bb33      	cbnz	r3, 8013cbe <__sinit+0x56>
 8013c70:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8013c74:	6503      	str	r3, [r0, #80]	; 0x50
 8013c76:	4b12      	ldr	r3, [pc, #72]	; (8013cc0 <__sinit+0x58>)
 8013c78:	4a12      	ldr	r2, [pc, #72]	; (8013cc4 <__sinit+0x5c>)
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	6282      	str	r2, [r0, #40]	; 0x28
 8013c7e:	4298      	cmp	r0, r3
 8013c80:	bf04      	itt	eq
 8013c82:	2301      	moveq	r3, #1
 8013c84:	6183      	streq	r3, [r0, #24]
 8013c86:	f000 f81f 	bl	8013cc8 <__sfp>
 8013c8a:	6060      	str	r0, [r4, #4]
 8013c8c:	4620      	mov	r0, r4
 8013c8e:	f000 f81b 	bl	8013cc8 <__sfp>
 8013c92:	60a0      	str	r0, [r4, #8]
 8013c94:	4620      	mov	r0, r4
 8013c96:	f000 f817 	bl	8013cc8 <__sfp>
 8013c9a:	2200      	movs	r2, #0
 8013c9c:	60e0      	str	r0, [r4, #12]
 8013c9e:	2104      	movs	r1, #4
 8013ca0:	6860      	ldr	r0, [r4, #4]
 8013ca2:	f7ff ffa1 	bl	8013be8 <std>
 8013ca6:	2201      	movs	r2, #1
 8013ca8:	2109      	movs	r1, #9
 8013caa:	68a0      	ldr	r0, [r4, #8]
 8013cac:	f7ff ff9c 	bl	8013be8 <std>
 8013cb0:	2202      	movs	r2, #2
 8013cb2:	2112      	movs	r1, #18
 8013cb4:	68e0      	ldr	r0, [r4, #12]
 8013cb6:	f7ff ff97 	bl	8013be8 <std>
 8013cba:	2301      	movs	r3, #1
 8013cbc:	61a3      	str	r3, [r4, #24]
 8013cbe:	bd10      	pop	{r4, pc}
 8013cc0:	08028698 	.word	0x08028698
 8013cc4:	08013c31 	.word	0x08013c31

08013cc8 <__sfp>:
 8013cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013cca:	4b1b      	ldr	r3, [pc, #108]	; (8013d38 <__sfp+0x70>)
 8013ccc:	681e      	ldr	r6, [r3, #0]
 8013cce:	69b3      	ldr	r3, [r6, #24]
 8013cd0:	4607      	mov	r7, r0
 8013cd2:	b913      	cbnz	r3, 8013cda <__sfp+0x12>
 8013cd4:	4630      	mov	r0, r6
 8013cd6:	f7ff ffc7 	bl	8013c68 <__sinit>
 8013cda:	3648      	adds	r6, #72	; 0x48
 8013cdc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013ce0:	3b01      	subs	r3, #1
 8013ce2:	d503      	bpl.n	8013cec <__sfp+0x24>
 8013ce4:	6833      	ldr	r3, [r6, #0]
 8013ce6:	b133      	cbz	r3, 8013cf6 <__sfp+0x2e>
 8013ce8:	6836      	ldr	r6, [r6, #0]
 8013cea:	e7f7      	b.n	8013cdc <__sfp+0x14>
 8013cec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013cf0:	b16d      	cbz	r5, 8013d0e <__sfp+0x46>
 8013cf2:	3468      	adds	r4, #104	; 0x68
 8013cf4:	e7f4      	b.n	8013ce0 <__sfp+0x18>
 8013cf6:	2104      	movs	r1, #4
 8013cf8:	4638      	mov	r0, r7
 8013cfa:	f7ff ff9f 	bl	8013c3c <__sfmoreglue>
 8013cfe:	6030      	str	r0, [r6, #0]
 8013d00:	2800      	cmp	r0, #0
 8013d02:	d1f1      	bne.n	8013ce8 <__sfp+0x20>
 8013d04:	230c      	movs	r3, #12
 8013d06:	603b      	str	r3, [r7, #0]
 8013d08:	4604      	mov	r4, r0
 8013d0a:	4620      	mov	r0, r4
 8013d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013d0e:	4b0b      	ldr	r3, [pc, #44]	; (8013d3c <__sfp+0x74>)
 8013d10:	6665      	str	r5, [r4, #100]	; 0x64
 8013d12:	e9c4 5500 	strd	r5, r5, [r4]
 8013d16:	60a5      	str	r5, [r4, #8]
 8013d18:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8013d1c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8013d20:	2208      	movs	r2, #8
 8013d22:	4629      	mov	r1, r5
 8013d24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013d28:	f7fe fac9 	bl	80122be <memset>
 8013d2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013d30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013d34:	e7e9      	b.n	8013d0a <__sfp+0x42>
 8013d36:	bf00      	nop
 8013d38:	08028698 	.word	0x08028698
 8013d3c:	ffff0001 	.word	0xffff0001

08013d40 <_fwalk_reent>:
 8013d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d44:	4680      	mov	r8, r0
 8013d46:	4689      	mov	r9, r1
 8013d48:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013d4c:	2600      	movs	r6, #0
 8013d4e:	b914      	cbnz	r4, 8013d56 <_fwalk_reent+0x16>
 8013d50:	4630      	mov	r0, r6
 8013d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013d56:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8013d5a:	3f01      	subs	r7, #1
 8013d5c:	d501      	bpl.n	8013d62 <_fwalk_reent+0x22>
 8013d5e:	6824      	ldr	r4, [r4, #0]
 8013d60:	e7f5      	b.n	8013d4e <_fwalk_reent+0xe>
 8013d62:	89ab      	ldrh	r3, [r5, #12]
 8013d64:	2b01      	cmp	r3, #1
 8013d66:	d907      	bls.n	8013d78 <_fwalk_reent+0x38>
 8013d68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013d6c:	3301      	adds	r3, #1
 8013d6e:	d003      	beq.n	8013d78 <_fwalk_reent+0x38>
 8013d70:	4629      	mov	r1, r5
 8013d72:	4640      	mov	r0, r8
 8013d74:	47c8      	blx	r9
 8013d76:	4306      	orrs	r6, r0
 8013d78:	3568      	adds	r5, #104	; 0x68
 8013d7a:	e7ee      	b.n	8013d5a <_fwalk_reent+0x1a>

08013d7c <_localeconv_r>:
 8013d7c:	4b04      	ldr	r3, [pc, #16]	; (8013d90 <_localeconv_r+0x14>)
 8013d7e:	681b      	ldr	r3, [r3, #0]
 8013d80:	6a18      	ldr	r0, [r3, #32]
 8013d82:	4b04      	ldr	r3, [pc, #16]	; (8013d94 <_localeconv_r+0x18>)
 8013d84:	2800      	cmp	r0, #0
 8013d86:	bf08      	it	eq
 8013d88:	4618      	moveq	r0, r3
 8013d8a:	30f0      	adds	r0, #240	; 0xf0
 8013d8c:	4770      	bx	lr
 8013d8e:	bf00      	nop
 8013d90:	20000010 	.word	0x20000010
 8013d94:	20000074 	.word	0x20000074

08013d98 <__swhatbuf_r>:
 8013d98:	b570      	push	{r4, r5, r6, lr}
 8013d9a:	460e      	mov	r6, r1
 8013d9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013da0:	2900      	cmp	r1, #0
 8013da2:	b096      	sub	sp, #88	; 0x58
 8013da4:	4614      	mov	r4, r2
 8013da6:	461d      	mov	r5, r3
 8013da8:	da07      	bge.n	8013dba <__swhatbuf_r+0x22>
 8013daa:	2300      	movs	r3, #0
 8013dac:	602b      	str	r3, [r5, #0]
 8013dae:	89b3      	ldrh	r3, [r6, #12]
 8013db0:	061a      	lsls	r2, r3, #24
 8013db2:	d410      	bmi.n	8013dd6 <__swhatbuf_r+0x3e>
 8013db4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013db8:	e00e      	b.n	8013dd8 <__swhatbuf_r+0x40>
 8013dba:	466a      	mov	r2, sp
 8013dbc:	f000 fda0 	bl	8014900 <_fstat_r>
 8013dc0:	2800      	cmp	r0, #0
 8013dc2:	dbf2      	blt.n	8013daa <__swhatbuf_r+0x12>
 8013dc4:	9a01      	ldr	r2, [sp, #4]
 8013dc6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013dca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013dce:	425a      	negs	r2, r3
 8013dd0:	415a      	adcs	r2, r3
 8013dd2:	602a      	str	r2, [r5, #0]
 8013dd4:	e7ee      	b.n	8013db4 <__swhatbuf_r+0x1c>
 8013dd6:	2340      	movs	r3, #64	; 0x40
 8013dd8:	2000      	movs	r0, #0
 8013dda:	6023      	str	r3, [r4, #0]
 8013ddc:	b016      	add	sp, #88	; 0x58
 8013dde:	bd70      	pop	{r4, r5, r6, pc}

08013de0 <__smakebuf_r>:
 8013de0:	898b      	ldrh	r3, [r1, #12]
 8013de2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013de4:	079d      	lsls	r5, r3, #30
 8013de6:	4606      	mov	r6, r0
 8013de8:	460c      	mov	r4, r1
 8013dea:	d507      	bpl.n	8013dfc <__smakebuf_r+0x1c>
 8013dec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013df0:	6023      	str	r3, [r4, #0]
 8013df2:	6123      	str	r3, [r4, #16]
 8013df4:	2301      	movs	r3, #1
 8013df6:	6163      	str	r3, [r4, #20]
 8013df8:	b002      	add	sp, #8
 8013dfa:	bd70      	pop	{r4, r5, r6, pc}
 8013dfc:	ab01      	add	r3, sp, #4
 8013dfe:	466a      	mov	r2, sp
 8013e00:	f7ff ffca 	bl	8013d98 <__swhatbuf_r>
 8013e04:	9900      	ldr	r1, [sp, #0]
 8013e06:	4605      	mov	r5, r0
 8013e08:	4630      	mov	r0, r6
 8013e0a:	f000 fb69 	bl	80144e0 <_malloc_r>
 8013e0e:	b948      	cbnz	r0, 8013e24 <__smakebuf_r+0x44>
 8013e10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e14:	059a      	lsls	r2, r3, #22
 8013e16:	d4ef      	bmi.n	8013df8 <__smakebuf_r+0x18>
 8013e18:	f023 0303 	bic.w	r3, r3, #3
 8013e1c:	f043 0302 	orr.w	r3, r3, #2
 8013e20:	81a3      	strh	r3, [r4, #12]
 8013e22:	e7e3      	b.n	8013dec <__smakebuf_r+0xc>
 8013e24:	4b0d      	ldr	r3, [pc, #52]	; (8013e5c <__smakebuf_r+0x7c>)
 8013e26:	62b3      	str	r3, [r6, #40]	; 0x28
 8013e28:	89a3      	ldrh	r3, [r4, #12]
 8013e2a:	6020      	str	r0, [r4, #0]
 8013e2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013e30:	81a3      	strh	r3, [r4, #12]
 8013e32:	9b00      	ldr	r3, [sp, #0]
 8013e34:	6163      	str	r3, [r4, #20]
 8013e36:	9b01      	ldr	r3, [sp, #4]
 8013e38:	6120      	str	r0, [r4, #16]
 8013e3a:	b15b      	cbz	r3, 8013e54 <__smakebuf_r+0x74>
 8013e3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e40:	4630      	mov	r0, r6
 8013e42:	f000 fd6f 	bl	8014924 <_isatty_r>
 8013e46:	b128      	cbz	r0, 8013e54 <__smakebuf_r+0x74>
 8013e48:	89a3      	ldrh	r3, [r4, #12]
 8013e4a:	f023 0303 	bic.w	r3, r3, #3
 8013e4e:	f043 0301 	orr.w	r3, r3, #1
 8013e52:	81a3      	strh	r3, [r4, #12]
 8013e54:	89a3      	ldrh	r3, [r4, #12]
 8013e56:	431d      	orrs	r5, r3
 8013e58:	81a5      	strh	r5, [r4, #12]
 8013e5a:	e7cd      	b.n	8013df8 <__smakebuf_r+0x18>
 8013e5c:	08013c31 	.word	0x08013c31

08013e60 <malloc>:
 8013e60:	4b02      	ldr	r3, [pc, #8]	; (8013e6c <malloc+0xc>)
 8013e62:	4601      	mov	r1, r0
 8013e64:	6818      	ldr	r0, [r3, #0]
 8013e66:	f000 bb3b 	b.w	80144e0 <_malloc_r>
 8013e6a:	bf00      	nop
 8013e6c:	20000010 	.word	0x20000010

08013e70 <_Balloc>:
 8013e70:	b570      	push	{r4, r5, r6, lr}
 8013e72:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013e74:	4604      	mov	r4, r0
 8013e76:	460e      	mov	r6, r1
 8013e78:	b93d      	cbnz	r5, 8013e8a <_Balloc+0x1a>
 8013e7a:	2010      	movs	r0, #16
 8013e7c:	f7ff fff0 	bl	8013e60 <malloc>
 8013e80:	6260      	str	r0, [r4, #36]	; 0x24
 8013e82:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013e86:	6005      	str	r5, [r0, #0]
 8013e88:	60c5      	str	r5, [r0, #12]
 8013e8a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8013e8c:	68eb      	ldr	r3, [r5, #12]
 8013e8e:	b183      	cbz	r3, 8013eb2 <_Balloc+0x42>
 8013e90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013e92:	68db      	ldr	r3, [r3, #12]
 8013e94:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8013e98:	b9b8      	cbnz	r0, 8013eca <_Balloc+0x5a>
 8013e9a:	2101      	movs	r1, #1
 8013e9c:	fa01 f506 	lsl.w	r5, r1, r6
 8013ea0:	1d6a      	adds	r2, r5, #5
 8013ea2:	0092      	lsls	r2, r2, #2
 8013ea4:	4620      	mov	r0, r4
 8013ea6:	f000 fabf 	bl	8014428 <_calloc_r>
 8013eaa:	b160      	cbz	r0, 8013ec6 <_Balloc+0x56>
 8013eac:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8013eb0:	e00e      	b.n	8013ed0 <_Balloc+0x60>
 8013eb2:	2221      	movs	r2, #33	; 0x21
 8013eb4:	2104      	movs	r1, #4
 8013eb6:	4620      	mov	r0, r4
 8013eb8:	f000 fab6 	bl	8014428 <_calloc_r>
 8013ebc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013ebe:	60e8      	str	r0, [r5, #12]
 8013ec0:	68db      	ldr	r3, [r3, #12]
 8013ec2:	2b00      	cmp	r3, #0
 8013ec4:	d1e4      	bne.n	8013e90 <_Balloc+0x20>
 8013ec6:	2000      	movs	r0, #0
 8013ec8:	bd70      	pop	{r4, r5, r6, pc}
 8013eca:	6802      	ldr	r2, [r0, #0]
 8013ecc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8013ed0:	2300      	movs	r3, #0
 8013ed2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013ed6:	e7f7      	b.n	8013ec8 <_Balloc+0x58>

08013ed8 <_Bfree>:
 8013ed8:	b570      	push	{r4, r5, r6, lr}
 8013eda:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8013edc:	4606      	mov	r6, r0
 8013ede:	460d      	mov	r5, r1
 8013ee0:	b93c      	cbnz	r4, 8013ef2 <_Bfree+0x1a>
 8013ee2:	2010      	movs	r0, #16
 8013ee4:	f7ff ffbc 	bl	8013e60 <malloc>
 8013ee8:	6270      	str	r0, [r6, #36]	; 0x24
 8013eea:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013eee:	6004      	str	r4, [r0, #0]
 8013ef0:	60c4      	str	r4, [r0, #12]
 8013ef2:	b13d      	cbz	r5, 8013f04 <_Bfree+0x2c>
 8013ef4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8013ef6:	686a      	ldr	r2, [r5, #4]
 8013ef8:	68db      	ldr	r3, [r3, #12]
 8013efa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013efe:	6029      	str	r1, [r5, #0]
 8013f00:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8013f04:	bd70      	pop	{r4, r5, r6, pc}

08013f06 <__multadd>:
 8013f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f0a:	690d      	ldr	r5, [r1, #16]
 8013f0c:	461f      	mov	r7, r3
 8013f0e:	4606      	mov	r6, r0
 8013f10:	460c      	mov	r4, r1
 8013f12:	f101 0c14 	add.w	ip, r1, #20
 8013f16:	2300      	movs	r3, #0
 8013f18:	f8dc 0000 	ldr.w	r0, [ip]
 8013f1c:	b281      	uxth	r1, r0
 8013f1e:	fb02 7101 	mla	r1, r2, r1, r7
 8013f22:	0c0f      	lsrs	r7, r1, #16
 8013f24:	0c00      	lsrs	r0, r0, #16
 8013f26:	fb02 7000 	mla	r0, r2, r0, r7
 8013f2a:	b289      	uxth	r1, r1
 8013f2c:	3301      	adds	r3, #1
 8013f2e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8013f32:	429d      	cmp	r5, r3
 8013f34:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8013f38:	f84c 1b04 	str.w	r1, [ip], #4
 8013f3c:	dcec      	bgt.n	8013f18 <__multadd+0x12>
 8013f3e:	b1d7      	cbz	r7, 8013f76 <__multadd+0x70>
 8013f40:	68a3      	ldr	r3, [r4, #8]
 8013f42:	42ab      	cmp	r3, r5
 8013f44:	dc12      	bgt.n	8013f6c <__multadd+0x66>
 8013f46:	6861      	ldr	r1, [r4, #4]
 8013f48:	4630      	mov	r0, r6
 8013f4a:	3101      	adds	r1, #1
 8013f4c:	f7ff ff90 	bl	8013e70 <_Balloc>
 8013f50:	6922      	ldr	r2, [r4, #16]
 8013f52:	3202      	adds	r2, #2
 8013f54:	f104 010c 	add.w	r1, r4, #12
 8013f58:	4680      	mov	r8, r0
 8013f5a:	0092      	lsls	r2, r2, #2
 8013f5c:	300c      	adds	r0, #12
 8013f5e:	f7fe f9a3 	bl	80122a8 <memcpy>
 8013f62:	4621      	mov	r1, r4
 8013f64:	4630      	mov	r0, r6
 8013f66:	f7ff ffb7 	bl	8013ed8 <_Bfree>
 8013f6a:	4644      	mov	r4, r8
 8013f6c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013f70:	3501      	adds	r5, #1
 8013f72:	615f      	str	r7, [r3, #20]
 8013f74:	6125      	str	r5, [r4, #16]
 8013f76:	4620      	mov	r0, r4
 8013f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013f7c <__hi0bits>:
 8013f7c:	0c02      	lsrs	r2, r0, #16
 8013f7e:	0412      	lsls	r2, r2, #16
 8013f80:	4603      	mov	r3, r0
 8013f82:	b9b2      	cbnz	r2, 8013fb2 <__hi0bits+0x36>
 8013f84:	0403      	lsls	r3, r0, #16
 8013f86:	2010      	movs	r0, #16
 8013f88:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8013f8c:	bf04      	itt	eq
 8013f8e:	021b      	lsleq	r3, r3, #8
 8013f90:	3008      	addeq	r0, #8
 8013f92:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8013f96:	bf04      	itt	eq
 8013f98:	011b      	lsleq	r3, r3, #4
 8013f9a:	3004      	addeq	r0, #4
 8013f9c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8013fa0:	bf04      	itt	eq
 8013fa2:	009b      	lsleq	r3, r3, #2
 8013fa4:	3002      	addeq	r0, #2
 8013fa6:	2b00      	cmp	r3, #0
 8013fa8:	db06      	blt.n	8013fb8 <__hi0bits+0x3c>
 8013faa:	005b      	lsls	r3, r3, #1
 8013fac:	d503      	bpl.n	8013fb6 <__hi0bits+0x3a>
 8013fae:	3001      	adds	r0, #1
 8013fb0:	4770      	bx	lr
 8013fb2:	2000      	movs	r0, #0
 8013fb4:	e7e8      	b.n	8013f88 <__hi0bits+0xc>
 8013fb6:	2020      	movs	r0, #32
 8013fb8:	4770      	bx	lr

08013fba <__lo0bits>:
 8013fba:	6803      	ldr	r3, [r0, #0]
 8013fbc:	f013 0207 	ands.w	r2, r3, #7
 8013fc0:	4601      	mov	r1, r0
 8013fc2:	d00b      	beq.n	8013fdc <__lo0bits+0x22>
 8013fc4:	07da      	lsls	r2, r3, #31
 8013fc6:	d423      	bmi.n	8014010 <__lo0bits+0x56>
 8013fc8:	0798      	lsls	r0, r3, #30
 8013fca:	bf49      	itett	mi
 8013fcc:	085b      	lsrmi	r3, r3, #1
 8013fce:	089b      	lsrpl	r3, r3, #2
 8013fd0:	2001      	movmi	r0, #1
 8013fd2:	600b      	strmi	r3, [r1, #0]
 8013fd4:	bf5c      	itt	pl
 8013fd6:	600b      	strpl	r3, [r1, #0]
 8013fd8:	2002      	movpl	r0, #2
 8013fda:	4770      	bx	lr
 8013fdc:	b298      	uxth	r0, r3
 8013fde:	b9a8      	cbnz	r0, 801400c <__lo0bits+0x52>
 8013fe0:	0c1b      	lsrs	r3, r3, #16
 8013fe2:	2010      	movs	r0, #16
 8013fe4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8013fe8:	bf04      	itt	eq
 8013fea:	0a1b      	lsreq	r3, r3, #8
 8013fec:	3008      	addeq	r0, #8
 8013fee:	071a      	lsls	r2, r3, #28
 8013ff0:	bf04      	itt	eq
 8013ff2:	091b      	lsreq	r3, r3, #4
 8013ff4:	3004      	addeq	r0, #4
 8013ff6:	079a      	lsls	r2, r3, #30
 8013ff8:	bf04      	itt	eq
 8013ffa:	089b      	lsreq	r3, r3, #2
 8013ffc:	3002      	addeq	r0, #2
 8013ffe:	07da      	lsls	r2, r3, #31
 8014000:	d402      	bmi.n	8014008 <__lo0bits+0x4e>
 8014002:	085b      	lsrs	r3, r3, #1
 8014004:	d006      	beq.n	8014014 <__lo0bits+0x5a>
 8014006:	3001      	adds	r0, #1
 8014008:	600b      	str	r3, [r1, #0]
 801400a:	4770      	bx	lr
 801400c:	4610      	mov	r0, r2
 801400e:	e7e9      	b.n	8013fe4 <__lo0bits+0x2a>
 8014010:	2000      	movs	r0, #0
 8014012:	4770      	bx	lr
 8014014:	2020      	movs	r0, #32
 8014016:	4770      	bx	lr

08014018 <__i2b>:
 8014018:	b510      	push	{r4, lr}
 801401a:	460c      	mov	r4, r1
 801401c:	2101      	movs	r1, #1
 801401e:	f7ff ff27 	bl	8013e70 <_Balloc>
 8014022:	2201      	movs	r2, #1
 8014024:	6144      	str	r4, [r0, #20]
 8014026:	6102      	str	r2, [r0, #16]
 8014028:	bd10      	pop	{r4, pc}

0801402a <__multiply>:
 801402a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801402e:	4614      	mov	r4, r2
 8014030:	690a      	ldr	r2, [r1, #16]
 8014032:	6923      	ldr	r3, [r4, #16]
 8014034:	429a      	cmp	r2, r3
 8014036:	bfb8      	it	lt
 8014038:	460b      	movlt	r3, r1
 801403a:	4688      	mov	r8, r1
 801403c:	bfbc      	itt	lt
 801403e:	46a0      	movlt	r8, r4
 8014040:	461c      	movlt	r4, r3
 8014042:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8014046:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801404a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801404e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8014052:	eb07 0609 	add.w	r6, r7, r9
 8014056:	42b3      	cmp	r3, r6
 8014058:	bfb8      	it	lt
 801405a:	3101      	addlt	r1, #1
 801405c:	f7ff ff08 	bl	8013e70 <_Balloc>
 8014060:	f100 0514 	add.w	r5, r0, #20
 8014064:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8014068:	462b      	mov	r3, r5
 801406a:	2200      	movs	r2, #0
 801406c:	4573      	cmp	r3, lr
 801406e:	d316      	bcc.n	801409e <__multiply+0x74>
 8014070:	f104 0214 	add.w	r2, r4, #20
 8014074:	f108 0114 	add.w	r1, r8, #20
 8014078:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801407c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8014080:	9300      	str	r3, [sp, #0]
 8014082:	9b00      	ldr	r3, [sp, #0]
 8014084:	9201      	str	r2, [sp, #4]
 8014086:	4293      	cmp	r3, r2
 8014088:	d80c      	bhi.n	80140a4 <__multiply+0x7a>
 801408a:	2e00      	cmp	r6, #0
 801408c:	dd03      	ble.n	8014096 <__multiply+0x6c>
 801408e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8014092:	2b00      	cmp	r3, #0
 8014094:	d05d      	beq.n	8014152 <__multiply+0x128>
 8014096:	6106      	str	r6, [r0, #16]
 8014098:	b003      	add	sp, #12
 801409a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801409e:	f843 2b04 	str.w	r2, [r3], #4
 80140a2:	e7e3      	b.n	801406c <__multiply+0x42>
 80140a4:	f8b2 b000 	ldrh.w	fp, [r2]
 80140a8:	f1bb 0f00 	cmp.w	fp, #0
 80140ac:	d023      	beq.n	80140f6 <__multiply+0xcc>
 80140ae:	4689      	mov	r9, r1
 80140b0:	46ac      	mov	ip, r5
 80140b2:	f04f 0800 	mov.w	r8, #0
 80140b6:	f859 4b04 	ldr.w	r4, [r9], #4
 80140ba:	f8dc a000 	ldr.w	sl, [ip]
 80140be:	b2a3      	uxth	r3, r4
 80140c0:	fa1f fa8a 	uxth.w	sl, sl
 80140c4:	fb0b a303 	mla	r3, fp, r3, sl
 80140c8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80140cc:	f8dc 4000 	ldr.w	r4, [ip]
 80140d0:	4443      	add	r3, r8
 80140d2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80140d6:	fb0b 840a 	mla	r4, fp, sl, r8
 80140da:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80140de:	46e2      	mov	sl, ip
 80140e0:	b29b      	uxth	r3, r3
 80140e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80140e6:	454f      	cmp	r7, r9
 80140e8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80140ec:	f84a 3b04 	str.w	r3, [sl], #4
 80140f0:	d82b      	bhi.n	801414a <__multiply+0x120>
 80140f2:	f8cc 8004 	str.w	r8, [ip, #4]
 80140f6:	9b01      	ldr	r3, [sp, #4]
 80140f8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80140fc:	3204      	adds	r2, #4
 80140fe:	f1ba 0f00 	cmp.w	sl, #0
 8014102:	d020      	beq.n	8014146 <__multiply+0x11c>
 8014104:	682b      	ldr	r3, [r5, #0]
 8014106:	4689      	mov	r9, r1
 8014108:	46a8      	mov	r8, r5
 801410a:	f04f 0b00 	mov.w	fp, #0
 801410e:	f8b9 c000 	ldrh.w	ip, [r9]
 8014112:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8014116:	fb0a 440c 	mla	r4, sl, ip, r4
 801411a:	445c      	add	r4, fp
 801411c:	46c4      	mov	ip, r8
 801411e:	b29b      	uxth	r3, r3
 8014120:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8014124:	f84c 3b04 	str.w	r3, [ip], #4
 8014128:	f859 3b04 	ldr.w	r3, [r9], #4
 801412c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8014130:	0c1b      	lsrs	r3, r3, #16
 8014132:	fb0a b303 	mla	r3, sl, r3, fp
 8014136:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801413a:	454f      	cmp	r7, r9
 801413c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8014140:	d805      	bhi.n	801414e <__multiply+0x124>
 8014142:	f8c8 3004 	str.w	r3, [r8, #4]
 8014146:	3504      	adds	r5, #4
 8014148:	e79b      	b.n	8014082 <__multiply+0x58>
 801414a:	46d4      	mov	ip, sl
 801414c:	e7b3      	b.n	80140b6 <__multiply+0x8c>
 801414e:	46e0      	mov	r8, ip
 8014150:	e7dd      	b.n	801410e <__multiply+0xe4>
 8014152:	3e01      	subs	r6, #1
 8014154:	e799      	b.n	801408a <__multiply+0x60>
	...

08014158 <__pow5mult>:
 8014158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801415c:	4615      	mov	r5, r2
 801415e:	f012 0203 	ands.w	r2, r2, #3
 8014162:	4606      	mov	r6, r0
 8014164:	460f      	mov	r7, r1
 8014166:	d007      	beq.n	8014178 <__pow5mult+0x20>
 8014168:	3a01      	subs	r2, #1
 801416a:	4c21      	ldr	r4, [pc, #132]	; (80141f0 <__pow5mult+0x98>)
 801416c:	2300      	movs	r3, #0
 801416e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014172:	f7ff fec8 	bl	8013f06 <__multadd>
 8014176:	4607      	mov	r7, r0
 8014178:	10ad      	asrs	r5, r5, #2
 801417a:	d035      	beq.n	80141e8 <__pow5mult+0x90>
 801417c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801417e:	b93c      	cbnz	r4, 8014190 <__pow5mult+0x38>
 8014180:	2010      	movs	r0, #16
 8014182:	f7ff fe6d 	bl	8013e60 <malloc>
 8014186:	6270      	str	r0, [r6, #36]	; 0x24
 8014188:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801418c:	6004      	str	r4, [r0, #0]
 801418e:	60c4      	str	r4, [r0, #12]
 8014190:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8014194:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014198:	b94c      	cbnz	r4, 80141ae <__pow5mult+0x56>
 801419a:	f240 2171 	movw	r1, #625	; 0x271
 801419e:	4630      	mov	r0, r6
 80141a0:	f7ff ff3a 	bl	8014018 <__i2b>
 80141a4:	2300      	movs	r3, #0
 80141a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80141aa:	4604      	mov	r4, r0
 80141ac:	6003      	str	r3, [r0, #0]
 80141ae:	f04f 0800 	mov.w	r8, #0
 80141b2:	07eb      	lsls	r3, r5, #31
 80141b4:	d50a      	bpl.n	80141cc <__pow5mult+0x74>
 80141b6:	4639      	mov	r1, r7
 80141b8:	4622      	mov	r2, r4
 80141ba:	4630      	mov	r0, r6
 80141bc:	f7ff ff35 	bl	801402a <__multiply>
 80141c0:	4639      	mov	r1, r7
 80141c2:	4681      	mov	r9, r0
 80141c4:	4630      	mov	r0, r6
 80141c6:	f7ff fe87 	bl	8013ed8 <_Bfree>
 80141ca:	464f      	mov	r7, r9
 80141cc:	106d      	asrs	r5, r5, #1
 80141ce:	d00b      	beq.n	80141e8 <__pow5mult+0x90>
 80141d0:	6820      	ldr	r0, [r4, #0]
 80141d2:	b938      	cbnz	r0, 80141e4 <__pow5mult+0x8c>
 80141d4:	4622      	mov	r2, r4
 80141d6:	4621      	mov	r1, r4
 80141d8:	4630      	mov	r0, r6
 80141da:	f7ff ff26 	bl	801402a <__multiply>
 80141de:	6020      	str	r0, [r4, #0]
 80141e0:	f8c0 8000 	str.w	r8, [r0]
 80141e4:	4604      	mov	r4, r0
 80141e6:	e7e4      	b.n	80141b2 <__pow5mult+0x5a>
 80141e8:	4638      	mov	r0, r7
 80141ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80141ee:	bf00      	nop
 80141f0:	08028830 	.word	0x08028830

080141f4 <__lshift>:
 80141f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80141f8:	460c      	mov	r4, r1
 80141fa:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80141fe:	6923      	ldr	r3, [r4, #16]
 8014200:	6849      	ldr	r1, [r1, #4]
 8014202:	eb0a 0903 	add.w	r9, sl, r3
 8014206:	68a3      	ldr	r3, [r4, #8]
 8014208:	4607      	mov	r7, r0
 801420a:	4616      	mov	r6, r2
 801420c:	f109 0501 	add.w	r5, r9, #1
 8014210:	42ab      	cmp	r3, r5
 8014212:	db32      	blt.n	801427a <__lshift+0x86>
 8014214:	4638      	mov	r0, r7
 8014216:	f7ff fe2b 	bl	8013e70 <_Balloc>
 801421a:	2300      	movs	r3, #0
 801421c:	4680      	mov	r8, r0
 801421e:	f100 0114 	add.w	r1, r0, #20
 8014222:	461a      	mov	r2, r3
 8014224:	4553      	cmp	r3, sl
 8014226:	db2b      	blt.n	8014280 <__lshift+0x8c>
 8014228:	6920      	ldr	r0, [r4, #16]
 801422a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801422e:	f104 0314 	add.w	r3, r4, #20
 8014232:	f016 021f 	ands.w	r2, r6, #31
 8014236:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801423a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801423e:	d025      	beq.n	801428c <__lshift+0x98>
 8014240:	f1c2 0e20 	rsb	lr, r2, #32
 8014244:	2000      	movs	r0, #0
 8014246:	681e      	ldr	r6, [r3, #0]
 8014248:	468a      	mov	sl, r1
 801424a:	4096      	lsls	r6, r2
 801424c:	4330      	orrs	r0, r6
 801424e:	f84a 0b04 	str.w	r0, [sl], #4
 8014252:	f853 0b04 	ldr.w	r0, [r3], #4
 8014256:	459c      	cmp	ip, r3
 8014258:	fa20 f00e 	lsr.w	r0, r0, lr
 801425c:	d814      	bhi.n	8014288 <__lshift+0x94>
 801425e:	6048      	str	r0, [r1, #4]
 8014260:	b108      	cbz	r0, 8014266 <__lshift+0x72>
 8014262:	f109 0502 	add.w	r5, r9, #2
 8014266:	3d01      	subs	r5, #1
 8014268:	4638      	mov	r0, r7
 801426a:	f8c8 5010 	str.w	r5, [r8, #16]
 801426e:	4621      	mov	r1, r4
 8014270:	f7ff fe32 	bl	8013ed8 <_Bfree>
 8014274:	4640      	mov	r0, r8
 8014276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801427a:	3101      	adds	r1, #1
 801427c:	005b      	lsls	r3, r3, #1
 801427e:	e7c7      	b.n	8014210 <__lshift+0x1c>
 8014280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8014284:	3301      	adds	r3, #1
 8014286:	e7cd      	b.n	8014224 <__lshift+0x30>
 8014288:	4651      	mov	r1, sl
 801428a:	e7dc      	b.n	8014246 <__lshift+0x52>
 801428c:	3904      	subs	r1, #4
 801428e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014292:	f841 2f04 	str.w	r2, [r1, #4]!
 8014296:	459c      	cmp	ip, r3
 8014298:	d8f9      	bhi.n	801428e <__lshift+0x9a>
 801429a:	e7e4      	b.n	8014266 <__lshift+0x72>

0801429c <__mcmp>:
 801429c:	6903      	ldr	r3, [r0, #16]
 801429e:	690a      	ldr	r2, [r1, #16]
 80142a0:	1a9b      	subs	r3, r3, r2
 80142a2:	b530      	push	{r4, r5, lr}
 80142a4:	d10c      	bne.n	80142c0 <__mcmp+0x24>
 80142a6:	0092      	lsls	r2, r2, #2
 80142a8:	3014      	adds	r0, #20
 80142aa:	3114      	adds	r1, #20
 80142ac:	1884      	adds	r4, r0, r2
 80142ae:	4411      	add	r1, r2
 80142b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80142b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80142b8:	4295      	cmp	r5, r2
 80142ba:	d003      	beq.n	80142c4 <__mcmp+0x28>
 80142bc:	d305      	bcc.n	80142ca <__mcmp+0x2e>
 80142be:	2301      	movs	r3, #1
 80142c0:	4618      	mov	r0, r3
 80142c2:	bd30      	pop	{r4, r5, pc}
 80142c4:	42a0      	cmp	r0, r4
 80142c6:	d3f3      	bcc.n	80142b0 <__mcmp+0x14>
 80142c8:	e7fa      	b.n	80142c0 <__mcmp+0x24>
 80142ca:	f04f 33ff 	mov.w	r3, #4294967295
 80142ce:	e7f7      	b.n	80142c0 <__mcmp+0x24>

080142d0 <__mdiff>:
 80142d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80142d4:	460d      	mov	r5, r1
 80142d6:	4607      	mov	r7, r0
 80142d8:	4611      	mov	r1, r2
 80142da:	4628      	mov	r0, r5
 80142dc:	4614      	mov	r4, r2
 80142de:	f7ff ffdd 	bl	801429c <__mcmp>
 80142e2:	1e06      	subs	r6, r0, #0
 80142e4:	d108      	bne.n	80142f8 <__mdiff+0x28>
 80142e6:	4631      	mov	r1, r6
 80142e8:	4638      	mov	r0, r7
 80142ea:	f7ff fdc1 	bl	8013e70 <_Balloc>
 80142ee:	2301      	movs	r3, #1
 80142f0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80142f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80142f8:	bfa4      	itt	ge
 80142fa:	4623      	movge	r3, r4
 80142fc:	462c      	movge	r4, r5
 80142fe:	4638      	mov	r0, r7
 8014300:	6861      	ldr	r1, [r4, #4]
 8014302:	bfa6      	itte	ge
 8014304:	461d      	movge	r5, r3
 8014306:	2600      	movge	r6, #0
 8014308:	2601      	movlt	r6, #1
 801430a:	f7ff fdb1 	bl	8013e70 <_Balloc>
 801430e:	692b      	ldr	r3, [r5, #16]
 8014310:	60c6      	str	r6, [r0, #12]
 8014312:	6926      	ldr	r6, [r4, #16]
 8014314:	f105 0914 	add.w	r9, r5, #20
 8014318:	f104 0214 	add.w	r2, r4, #20
 801431c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8014320:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8014324:	f100 0514 	add.w	r5, r0, #20
 8014328:	f04f 0e00 	mov.w	lr, #0
 801432c:	f852 ab04 	ldr.w	sl, [r2], #4
 8014330:	f859 4b04 	ldr.w	r4, [r9], #4
 8014334:	fa1e f18a 	uxtah	r1, lr, sl
 8014338:	b2a3      	uxth	r3, r4
 801433a:	1ac9      	subs	r1, r1, r3
 801433c:	0c23      	lsrs	r3, r4, #16
 801433e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8014342:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8014346:	b289      	uxth	r1, r1
 8014348:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801434c:	45c8      	cmp	r8, r9
 801434e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8014352:	4694      	mov	ip, r2
 8014354:	f845 3b04 	str.w	r3, [r5], #4
 8014358:	d8e8      	bhi.n	801432c <__mdiff+0x5c>
 801435a:	45bc      	cmp	ip, r7
 801435c:	d304      	bcc.n	8014368 <__mdiff+0x98>
 801435e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8014362:	b183      	cbz	r3, 8014386 <__mdiff+0xb6>
 8014364:	6106      	str	r6, [r0, #16]
 8014366:	e7c5      	b.n	80142f4 <__mdiff+0x24>
 8014368:	f85c 1b04 	ldr.w	r1, [ip], #4
 801436c:	fa1e f381 	uxtah	r3, lr, r1
 8014370:	141a      	asrs	r2, r3, #16
 8014372:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8014376:	b29b      	uxth	r3, r3
 8014378:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801437c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8014380:	f845 3b04 	str.w	r3, [r5], #4
 8014384:	e7e9      	b.n	801435a <__mdiff+0x8a>
 8014386:	3e01      	subs	r6, #1
 8014388:	e7e9      	b.n	801435e <__mdiff+0x8e>

0801438a <__d2b>:
 801438a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801438e:	460e      	mov	r6, r1
 8014390:	2101      	movs	r1, #1
 8014392:	ec59 8b10 	vmov	r8, r9, d0
 8014396:	4615      	mov	r5, r2
 8014398:	f7ff fd6a 	bl	8013e70 <_Balloc>
 801439c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80143a0:	4607      	mov	r7, r0
 80143a2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80143a6:	bb34      	cbnz	r4, 80143f6 <__d2b+0x6c>
 80143a8:	9301      	str	r3, [sp, #4]
 80143aa:	f1b8 0300 	subs.w	r3, r8, #0
 80143ae:	d027      	beq.n	8014400 <__d2b+0x76>
 80143b0:	a802      	add	r0, sp, #8
 80143b2:	f840 3d08 	str.w	r3, [r0, #-8]!
 80143b6:	f7ff fe00 	bl	8013fba <__lo0bits>
 80143ba:	9900      	ldr	r1, [sp, #0]
 80143bc:	b1f0      	cbz	r0, 80143fc <__d2b+0x72>
 80143be:	9a01      	ldr	r2, [sp, #4]
 80143c0:	f1c0 0320 	rsb	r3, r0, #32
 80143c4:	fa02 f303 	lsl.w	r3, r2, r3
 80143c8:	430b      	orrs	r3, r1
 80143ca:	40c2      	lsrs	r2, r0
 80143cc:	617b      	str	r3, [r7, #20]
 80143ce:	9201      	str	r2, [sp, #4]
 80143d0:	9b01      	ldr	r3, [sp, #4]
 80143d2:	61bb      	str	r3, [r7, #24]
 80143d4:	2b00      	cmp	r3, #0
 80143d6:	bf14      	ite	ne
 80143d8:	2102      	movne	r1, #2
 80143da:	2101      	moveq	r1, #1
 80143dc:	6139      	str	r1, [r7, #16]
 80143de:	b1c4      	cbz	r4, 8014412 <__d2b+0x88>
 80143e0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80143e4:	4404      	add	r4, r0
 80143e6:	6034      	str	r4, [r6, #0]
 80143e8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80143ec:	6028      	str	r0, [r5, #0]
 80143ee:	4638      	mov	r0, r7
 80143f0:	b003      	add	sp, #12
 80143f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80143f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80143fa:	e7d5      	b.n	80143a8 <__d2b+0x1e>
 80143fc:	6179      	str	r1, [r7, #20]
 80143fe:	e7e7      	b.n	80143d0 <__d2b+0x46>
 8014400:	a801      	add	r0, sp, #4
 8014402:	f7ff fdda 	bl	8013fba <__lo0bits>
 8014406:	9b01      	ldr	r3, [sp, #4]
 8014408:	617b      	str	r3, [r7, #20]
 801440a:	2101      	movs	r1, #1
 801440c:	6139      	str	r1, [r7, #16]
 801440e:	3020      	adds	r0, #32
 8014410:	e7e5      	b.n	80143de <__d2b+0x54>
 8014412:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8014416:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801441a:	6030      	str	r0, [r6, #0]
 801441c:	6918      	ldr	r0, [r3, #16]
 801441e:	f7ff fdad 	bl	8013f7c <__hi0bits>
 8014422:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8014426:	e7e1      	b.n	80143ec <__d2b+0x62>

08014428 <_calloc_r>:
 8014428:	b538      	push	{r3, r4, r5, lr}
 801442a:	fb02 f401 	mul.w	r4, r2, r1
 801442e:	4621      	mov	r1, r4
 8014430:	f000 f856 	bl	80144e0 <_malloc_r>
 8014434:	4605      	mov	r5, r0
 8014436:	b118      	cbz	r0, 8014440 <_calloc_r+0x18>
 8014438:	4622      	mov	r2, r4
 801443a:	2100      	movs	r1, #0
 801443c:	f7fd ff3f 	bl	80122be <memset>
 8014440:	4628      	mov	r0, r5
 8014442:	bd38      	pop	{r3, r4, r5, pc}

08014444 <_free_r>:
 8014444:	b538      	push	{r3, r4, r5, lr}
 8014446:	4605      	mov	r5, r0
 8014448:	2900      	cmp	r1, #0
 801444a:	d045      	beq.n	80144d8 <_free_r+0x94>
 801444c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014450:	1f0c      	subs	r4, r1, #4
 8014452:	2b00      	cmp	r3, #0
 8014454:	bfb8      	it	lt
 8014456:	18e4      	addlt	r4, r4, r3
 8014458:	f000 fa98 	bl	801498c <__malloc_lock>
 801445c:	4a1f      	ldr	r2, [pc, #124]	; (80144dc <_free_r+0x98>)
 801445e:	6813      	ldr	r3, [r2, #0]
 8014460:	4610      	mov	r0, r2
 8014462:	b933      	cbnz	r3, 8014472 <_free_r+0x2e>
 8014464:	6063      	str	r3, [r4, #4]
 8014466:	6014      	str	r4, [r2, #0]
 8014468:	4628      	mov	r0, r5
 801446a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801446e:	f000 ba8e 	b.w	801498e <__malloc_unlock>
 8014472:	42a3      	cmp	r3, r4
 8014474:	d90c      	bls.n	8014490 <_free_r+0x4c>
 8014476:	6821      	ldr	r1, [r4, #0]
 8014478:	1862      	adds	r2, r4, r1
 801447a:	4293      	cmp	r3, r2
 801447c:	bf04      	itt	eq
 801447e:	681a      	ldreq	r2, [r3, #0]
 8014480:	685b      	ldreq	r3, [r3, #4]
 8014482:	6063      	str	r3, [r4, #4]
 8014484:	bf04      	itt	eq
 8014486:	1852      	addeq	r2, r2, r1
 8014488:	6022      	streq	r2, [r4, #0]
 801448a:	6004      	str	r4, [r0, #0]
 801448c:	e7ec      	b.n	8014468 <_free_r+0x24>
 801448e:	4613      	mov	r3, r2
 8014490:	685a      	ldr	r2, [r3, #4]
 8014492:	b10a      	cbz	r2, 8014498 <_free_r+0x54>
 8014494:	42a2      	cmp	r2, r4
 8014496:	d9fa      	bls.n	801448e <_free_r+0x4a>
 8014498:	6819      	ldr	r1, [r3, #0]
 801449a:	1858      	adds	r0, r3, r1
 801449c:	42a0      	cmp	r0, r4
 801449e:	d10b      	bne.n	80144b8 <_free_r+0x74>
 80144a0:	6820      	ldr	r0, [r4, #0]
 80144a2:	4401      	add	r1, r0
 80144a4:	1858      	adds	r0, r3, r1
 80144a6:	4282      	cmp	r2, r0
 80144a8:	6019      	str	r1, [r3, #0]
 80144aa:	d1dd      	bne.n	8014468 <_free_r+0x24>
 80144ac:	6810      	ldr	r0, [r2, #0]
 80144ae:	6852      	ldr	r2, [r2, #4]
 80144b0:	605a      	str	r2, [r3, #4]
 80144b2:	4401      	add	r1, r0
 80144b4:	6019      	str	r1, [r3, #0]
 80144b6:	e7d7      	b.n	8014468 <_free_r+0x24>
 80144b8:	d902      	bls.n	80144c0 <_free_r+0x7c>
 80144ba:	230c      	movs	r3, #12
 80144bc:	602b      	str	r3, [r5, #0]
 80144be:	e7d3      	b.n	8014468 <_free_r+0x24>
 80144c0:	6820      	ldr	r0, [r4, #0]
 80144c2:	1821      	adds	r1, r4, r0
 80144c4:	428a      	cmp	r2, r1
 80144c6:	bf04      	itt	eq
 80144c8:	6811      	ldreq	r1, [r2, #0]
 80144ca:	6852      	ldreq	r2, [r2, #4]
 80144cc:	6062      	str	r2, [r4, #4]
 80144ce:	bf04      	itt	eq
 80144d0:	1809      	addeq	r1, r1, r0
 80144d2:	6021      	streq	r1, [r4, #0]
 80144d4:	605c      	str	r4, [r3, #4]
 80144d6:	e7c7      	b.n	8014468 <_free_r+0x24>
 80144d8:	bd38      	pop	{r3, r4, r5, pc}
 80144da:	bf00      	nop
 80144dc:	200042a8 	.word	0x200042a8

080144e0 <_malloc_r>:
 80144e0:	b570      	push	{r4, r5, r6, lr}
 80144e2:	1ccd      	adds	r5, r1, #3
 80144e4:	f025 0503 	bic.w	r5, r5, #3
 80144e8:	3508      	adds	r5, #8
 80144ea:	2d0c      	cmp	r5, #12
 80144ec:	bf38      	it	cc
 80144ee:	250c      	movcc	r5, #12
 80144f0:	2d00      	cmp	r5, #0
 80144f2:	4606      	mov	r6, r0
 80144f4:	db01      	blt.n	80144fa <_malloc_r+0x1a>
 80144f6:	42a9      	cmp	r1, r5
 80144f8:	d903      	bls.n	8014502 <_malloc_r+0x22>
 80144fa:	230c      	movs	r3, #12
 80144fc:	6033      	str	r3, [r6, #0]
 80144fe:	2000      	movs	r0, #0
 8014500:	bd70      	pop	{r4, r5, r6, pc}
 8014502:	f000 fa43 	bl	801498c <__malloc_lock>
 8014506:	4a21      	ldr	r2, [pc, #132]	; (801458c <_malloc_r+0xac>)
 8014508:	6814      	ldr	r4, [r2, #0]
 801450a:	4621      	mov	r1, r4
 801450c:	b991      	cbnz	r1, 8014534 <_malloc_r+0x54>
 801450e:	4c20      	ldr	r4, [pc, #128]	; (8014590 <_malloc_r+0xb0>)
 8014510:	6823      	ldr	r3, [r4, #0]
 8014512:	b91b      	cbnz	r3, 801451c <_malloc_r+0x3c>
 8014514:	4630      	mov	r0, r6
 8014516:	f000 f97d 	bl	8014814 <_sbrk_r>
 801451a:	6020      	str	r0, [r4, #0]
 801451c:	4629      	mov	r1, r5
 801451e:	4630      	mov	r0, r6
 8014520:	f000 f978 	bl	8014814 <_sbrk_r>
 8014524:	1c43      	adds	r3, r0, #1
 8014526:	d124      	bne.n	8014572 <_malloc_r+0x92>
 8014528:	230c      	movs	r3, #12
 801452a:	6033      	str	r3, [r6, #0]
 801452c:	4630      	mov	r0, r6
 801452e:	f000 fa2e 	bl	801498e <__malloc_unlock>
 8014532:	e7e4      	b.n	80144fe <_malloc_r+0x1e>
 8014534:	680b      	ldr	r3, [r1, #0]
 8014536:	1b5b      	subs	r3, r3, r5
 8014538:	d418      	bmi.n	801456c <_malloc_r+0x8c>
 801453a:	2b0b      	cmp	r3, #11
 801453c:	d90f      	bls.n	801455e <_malloc_r+0x7e>
 801453e:	600b      	str	r3, [r1, #0]
 8014540:	50cd      	str	r5, [r1, r3]
 8014542:	18cc      	adds	r4, r1, r3
 8014544:	4630      	mov	r0, r6
 8014546:	f000 fa22 	bl	801498e <__malloc_unlock>
 801454a:	f104 000b 	add.w	r0, r4, #11
 801454e:	1d23      	adds	r3, r4, #4
 8014550:	f020 0007 	bic.w	r0, r0, #7
 8014554:	1ac3      	subs	r3, r0, r3
 8014556:	d0d3      	beq.n	8014500 <_malloc_r+0x20>
 8014558:	425a      	negs	r2, r3
 801455a:	50e2      	str	r2, [r4, r3]
 801455c:	e7d0      	b.n	8014500 <_malloc_r+0x20>
 801455e:	428c      	cmp	r4, r1
 8014560:	684b      	ldr	r3, [r1, #4]
 8014562:	bf16      	itet	ne
 8014564:	6063      	strne	r3, [r4, #4]
 8014566:	6013      	streq	r3, [r2, #0]
 8014568:	460c      	movne	r4, r1
 801456a:	e7eb      	b.n	8014544 <_malloc_r+0x64>
 801456c:	460c      	mov	r4, r1
 801456e:	6849      	ldr	r1, [r1, #4]
 8014570:	e7cc      	b.n	801450c <_malloc_r+0x2c>
 8014572:	1cc4      	adds	r4, r0, #3
 8014574:	f024 0403 	bic.w	r4, r4, #3
 8014578:	42a0      	cmp	r0, r4
 801457a:	d005      	beq.n	8014588 <_malloc_r+0xa8>
 801457c:	1a21      	subs	r1, r4, r0
 801457e:	4630      	mov	r0, r6
 8014580:	f000 f948 	bl	8014814 <_sbrk_r>
 8014584:	3001      	adds	r0, #1
 8014586:	d0cf      	beq.n	8014528 <_malloc_r+0x48>
 8014588:	6025      	str	r5, [r4, #0]
 801458a:	e7db      	b.n	8014544 <_malloc_r+0x64>
 801458c:	200042a8 	.word	0x200042a8
 8014590:	200042ac 	.word	0x200042ac

08014594 <__sfputc_r>:
 8014594:	6893      	ldr	r3, [r2, #8]
 8014596:	3b01      	subs	r3, #1
 8014598:	2b00      	cmp	r3, #0
 801459a:	b410      	push	{r4}
 801459c:	6093      	str	r3, [r2, #8]
 801459e:	da08      	bge.n	80145b2 <__sfputc_r+0x1e>
 80145a0:	6994      	ldr	r4, [r2, #24]
 80145a2:	42a3      	cmp	r3, r4
 80145a4:	db01      	blt.n	80145aa <__sfputc_r+0x16>
 80145a6:	290a      	cmp	r1, #10
 80145a8:	d103      	bne.n	80145b2 <__sfputc_r+0x1e>
 80145aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80145ae:	f7fe bb67 	b.w	8012c80 <__swbuf_r>
 80145b2:	6813      	ldr	r3, [r2, #0]
 80145b4:	1c58      	adds	r0, r3, #1
 80145b6:	6010      	str	r0, [r2, #0]
 80145b8:	7019      	strb	r1, [r3, #0]
 80145ba:	4608      	mov	r0, r1
 80145bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80145c0:	4770      	bx	lr

080145c2 <__sfputs_r>:
 80145c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145c4:	4606      	mov	r6, r0
 80145c6:	460f      	mov	r7, r1
 80145c8:	4614      	mov	r4, r2
 80145ca:	18d5      	adds	r5, r2, r3
 80145cc:	42ac      	cmp	r4, r5
 80145ce:	d101      	bne.n	80145d4 <__sfputs_r+0x12>
 80145d0:	2000      	movs	r0, #0
 80145d2:	e007      	b.n	80145e4 <__sfputs_r+0x22>
 80145d4:	463a      	mov	r2, r7
 80145d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80145da:	4630      	mov	r0, r6
 80145dc:	f7ff ffda 	bl	8014594 <__sfputc_r>
 80145e0:	1c43      	adds	r3, r0, #1
 80145e2:	d1f3      	bne.n	80145cc <__sfputs_r+0xa>
 80145e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080145e8 <_vfiprintf_r>:
 80145e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145ec:	460c      	mov	r4, r1
 80145ee:	b09d      	sub	sp, #116	; 0x74
 80145f0:	4617      	mov	r7, r2
 80145f2:	461d      	mov	r5, r3
 80145f4:	4606      	mov	r6, r0
 80145f6:	b118      	cbz	r0, 8014600 <_vfiprintf_r+0x18>
 80145f8:	6983      	ldr	r3, [r0, #24]
 80145fa:	b90b      	cbnz	r3, 8014600 <_vfiprintf_r+0x18>
 80145fc:	f7ff fb34 	bl	8013c68 <__sinit>
 8014600:	4b7c      	ldr	r3, [pc, #496]	; (80147f4 <_vfiprintf_r+0x20c>)
 8014602:	429c      	cmp	r4, r3
 8014604:	d158      	bne.n	80146b8 <_vfiprintf_r+0xd0>
 8014606:	6874      	ldr	r4, [r6, #4]
 8014608:	89a3      	ldrh	r3, [r4, #12]
 801460a:	0718      	lsls	r0, r3, #28
 801460c:	d55e      	bpl.n	80146cc <_vfiprintf_r+0xe4>
 801460e:	6923      	ldr	r3, [r4, #16]
 8014610:	2b00      	cmp	r3, #0
 8014612:	d05b      	beq.n	80146cc <_vfiprintf_r+0xe4>
 8014614:	2300      	movs	r3, #0
 8014616:	9309      	str	r3, [sp, #36]	; 0x24
 8014618:	2320      	movs	r3, #32
 801461a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801461e:	2330      	movs	r3, #48	; 0x30
 8014620:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014624:	9503      	str	r5, [sp, #12]
 8014626:	f04f 0b01 	mov.w	fp, #1
 801462a:	46b8      	mov	r8, r7
 801462c:	4645      	mov	r5, r8
 801462e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8014632:	b10b      	cbz	r3, 8014638 <_vfiprintf_r+0x50>
 8014634:	2b25      	cmp	r3, #37	; 0x25
 8014636:	d154      	bne.n	80146e2 <_vfiprintf_r+0xfa>
 8014638:	ebb8 0a07 	subs.w	sl, r8, r7
 801463c:	d00b      	beq.n	8014656 <_vfiprintf_r+0x6e>
 801463e:	4653      	mov	r3, sl
 8014640:	463a      	mov	r2, r7
 8014642:	4621      	mov	r1, r4
 8014644:	4630      	mov	r0, r6
 8014646:	f7ff ffbc 	bl	80145c2 <__sfputs_r>
 801464a:	3001      	adds	r0, #1
 801464c:	f000 80c2 	beq.w	80147d4 <_vfiprintf_r+0x1ec>
 8014650:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014652:	4453      	add	r3, sl
 8014654:	9309      	str	r3, [sp, #36]	; 0x24
 8014656:	f898 3000 	ldrb.w	r3, [r8]
 801465a:	2b00      	cmp	r3, #0
 801465c:	f000 80ba 	beq.w	80147d4 <_vfiprintf_r+0x1ec>
 8014660:	2300      	movs	r3, #0
 8014662:	f04f 32ff 	mov.w	r2, #4294967295
 8014666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801466a:	9304      	str	r3, [sp, #16]
 801466c:	9307      	str	r3, [sp, #28]
 801466e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014672:	931a      	str	r3, [sp, #104]	; 0x68
 8014674:	46a8      	mov	r8, r5
 8014676:	2205      	movs	r2, #5
 8014678:	f818 1b01 	ldrb.w	r1, [r8], #1
 801467c:	485e      	ldr	r0, [pc, #376]	; (80147f8 <_vfiprintf_r+0x210>)
 801467e:	f7f3 fce7 	bl	8008050 <memchr>
 8014682:	9b04      	ldr	r3, [sp, #16]
 8014684:	bb78      	cbnz	r0, 80146e6 <_vfiprintf_r+0xfe>
 8014686:	06d9      	lsls	r1, r3, #27
 8014688:	bf44      	itt	mi
 801468a:	2220      	movmi	r2, #32
 801468c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014690:	071a      	lsls	r2, r3, #28
 8014692:	bf44      	itt	mi
 8014694:	222b      	movmi	r2, #43	; 0x2b
 8014696:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801469a:	782a      	ldrb	r2, [r5, #0]
 801469c:	2a2a      	cmp	r2, #42	; 0x2a
 801469e:	d02a      	beq.n	80146f6 <_vfiprintf_r+0x10e>
 80146a0:	9a07      	ldr	r2, [sp, #28]
 80146a2:	46a8      	mov	r8, r5
 80146a4:	2000      	movs	r0, #0
 80146a6:	250a      	movs	r5, #10
 80146a8:	4641      	mov	r1, r8
 80146aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80146ae:	3b30      	subs	r3, #48	; 0x30
 80146b0:	2b09      	cmp	r3, #9
 80146b2:	d969      	bls.n	8014788 <_vfiprintf_r+0x1a0>
 80146b4:	b360      	cbz	r0, 8014710 <_vfiprintf_r+0x128>
 80146b6:	e024      	b.n	8014702 <_vfiprintf_r+0x11a>
 80146b8:	4b50      	ldr	r3, [pc, #320]	; (80147fc <_vfiprintf_r+0x214>)
 80146ba:	429c      	cmp	r4, r3
 80146bc:	d101      	bne.n	80146c2 <_vfiprintf_r+0xda>
 80146be:	68b4      	ldr	r4, [r6, #8]
 80146c0:	e7a2      	b.n	8014608 <_vfiprintf_r+0x20>
 80146c2:	4b4f      	ldr	r3, [pc, #316]	; (8014800 <_vfiprintf_r+0x218>)
 80146c4:	429c      	cmp	r4, r3
 80146c6:	bf08      	it	eq
 80146c8:	68f4      	ldreq	r4, [r6, #12]
 80146ca:	e79d      	b.n	8014608 <_vfiprintf_r+0x20>
 80146cc:	4621      	mov	r1, r4
 80146ce:	4630      	mov	r0, r6
 80146d0:	f7fe fb28 	bl	8012d24 <__swsetup_r>
 80146d4:	2800      	cmp	r0, #0
 80146d6:	d09d      	beq.n	8014614 <_vfiprintf_r+0x2c>
 80146d8:	f04f 30ff 	mov.w	r0, #4294967295
 80146dc:	b01d      	add	sp, #116	; 0x74
 80146de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146e2:	46a8      	mov	r8, r5
 80146e4:	e7a2      	b.n	801462c <_vfiprintf_r+0x44>
 80146e6:	4a44      	ldr	r2, [pc, #272]	; (80147f8 <_vfiprintf_r+0x210>)
 80146e8:	1a80      	subs	r0, r0, r2
 80146ea:	fa0b f000 	lsl.w	r0, fp, r0
 80146ee:	4318      	orrs	r0, r3
 80146f0:	9004      	str	r0, [sp, #16]
 80146f2:	4645      	mov	r5, r8
 80146f4:	e7be      	b.n	8014674 <_vfiprintf_r+0x8c>
 80146f6:	9a03      	ldr	r2, [sp, #12]
 80146f8:	1d11      	adds	r1, r2, #4
 80146fa:	6812      	ldr	r2, [r2, #0]
 80146fc:	9103      	str	r1, [sp, #12]
 80146fe:	2a00      	cmp	r2, #0
 8014700:	db01      	blt.n	8014706 <_vfiprintf_r+0x11e>
 8014702:	9207      	str	r2, [sp, #28]
 8014704:	e004      	b.n	8014710 <_vfiprintf_r+0x128>
 8014706:	4252      	negs	r2, r2
 8014708:	f043 0302 	orr.w	r3, r3, #2
 801470c:	9207      	str	r2, [sp, #28]
 801470e:	9304      	str	r3, [sp, #16]
 8014710:	f898 3000 	ldrb.w	r3, [r8]
 8014714:	2b2e      	cmp	r3, #46	; 0x2e
 8014716:	d10e      	bne.n	8014736 <_vfiprintf_r+0x14e>
 8014718:	f898 3001 	ldrb.w	r3, [r8, #1]
 801471c:	2b2a      	cmp	r3, #42	; 0x2a
 801471e:	d138      	bne.n	8014792 <_vfiprintf_r+0x1aa>
 8014720:	9b03      	ldr	r3, [sp, #12]
 8014722:	1d1a      	adds	r2, r3, #4
 8014724:	681b      	ldr	r3, [r3, #0]
 8014726:	9203      	str	r2, [sp, #12]
 8014728:	2b00      	cmp	r3, #0
 801472a:	bfb8      	it	lt
 801472c:	f04f 33ff 	movlt.w	r3, #4294967295
 8014730:	f108 0802 	add.w	r8, r8, #2
 8014734:	9305      	str	r3, [sp, #20]
 8014736:	4d33      	ldr	r5, [pc, #204]	; (8014804 <_vfiprintf_r+0x21c>)
 8014738:	f898 1000 	ldrb.w	r1, [r8]
 801473c:	2203      	movs	r2, #3
 801473e:	4628      	mov	r0, r5
 8014740:	f7f3 fc86 	bl	8008050 <memchr>
 8014744:	b140      	cbz	r0, 8014758 <_vfiprintf_r+0x170>
 8014746:	2340      	movs	r3, #64	; 0x40
 8014748:	1b40      	subs	r0, r0, r5
 801474a:	fa03 f000 	lsl.w	r0, r3, r0
 801474e:	9b04      	ldr	r3, [sp, #16]
 8014750:	4303      	orrs	r3, r0
 8014752:	f108 0801 	add.w	r8, r8, #1
 8014756:	9304      	str	r3, [sp, #16]
 8014758:	f898 1000 	ldrb.w	r1, [r8]
 801475c:	482a      	ldr	r0, [pc, #168]	; (8014808 <_vfiprintf_r+0x220>)
 801475e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014762:	2206      	movs	r2, #6
 8014764:	f108 0701 	add.w	r7, r8, #1
 8014768:	f7f3 fc72 	bl	8008050 <memchr>
 801476c:	2800      	cmp	r0, #0
 801476e:	d037      	beq.n	80147e0 <_vfiprintf_r+0x1f8>
 8014770:	4b26      	ldr	r3, [pc, #152]	; (801480c <_vfiprintf_r+0x224>)
 8014772:	bb1b      	cbnz	r3, 80147bc <_vfiprintf_r+0x1d4>
 8014774:	9b03      	ldr	r3, [sp, #12]
 8014776:	3307      	adds	r3, #7
 8014778:	f023 0307 	bic.w	r3, r3, #7
 801477c:	3308      	adds	r3, #8
 801477e:	9303      	str	r3, [sp, #12]
 8014780:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014782:	444b      	add	r3, r9
 8014784:	9309      	str	r3, [sp, #36]	; 0x24
 8014786:	e750      	b.n	801462a <_vfiprintf_r+0x42>
 8014788:	fb05 3202 	mla	r2, r5, r2, r3
 801478c:	2001      	movs	r0, #1
 801478e:	4688      	mov	r8, r1
 8014790:	e78a      	b.n	80146a8 <_vfiprintf_r+0xc0>
 8014792:	2300      	movs	r3, #0
 8014794:	f108 0801 	add.w	r8, r8, #1
 8014798:	9305      	str	r3, [sp, #20]
 801479a:	4619      	mov	r1, r3
 801479c:	250a      	movs	r5, #10
 801479e:	4640      	mov	r0, r8
 80147a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80147a4:	3a30      	subs	r2, #48	; 0x30
 80147a6:	2a09      	cmp	r2, #9
 80147a8:	d903      	bls.n	80147b2 <_vfiprintf_r+0x1ca>
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	d0c3      	beq.n	8014736 <_vfiprintf_r+0x14e>
 80147ae:	9105      	str	r1, [sp, #20]
 80147b0:	e7c1      	b.n	8014736 <_vfiprintf_r+0x14e>
 80147b2:	fb05 2101 	mla	r1, r5, r1, r2
 80147b6:	2301      	movs	r3, #1
 80147b8:	4680      	mov	r8, r0
 80147ba:	e7f0      	b.n	801479e <_vfiprintf_r+0x1b6>
 80147bc:	ab03      	add	r3, sp, #12
 80147be:	9300      	str	r3, [sp, #0]
 80147c0:	4622      	mov	r2, r4
 80147c2:	4b13      	ldr	r3, [pc, #76]	; (8014810 <_vfiprintf_r+0x228>)
 80147c4:	a904      	add	r1, sp, #16
 80147c6:	4630      	mov	r0, r6
 80147c8:	f7fd fe16 	bl	80123f8 <_printf_float>
 80147cc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80147d0:	4681      	mov	r9, r0
 80147d2:	d1d5      	bne.n	8014780 <_vfiprintf_r+0x198>
 80147d4:	89a3      	ldrh	r3, [r4, #12]
 80147d6:	065b      	lsls	r3, r3, #25
 80147d8:	f53f af7e 	bmi.w	80146d8 <_vfiprintf_r+0xf0>
 80147dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80147de:	e77d      	b.n	80146dc <_vfiprintf_r+0xf4>
 80147e0:	ab03      	add	r3, sp, #12
 80147e2:	9300      	str	r3, [sp, #0]
 80147e4:	4622      	mov	r2, r4
 80147e6:	4b0a      	ldr	r3, [pc, #40]	; (8014810 <_vfiprintf_r+0x228>)
 80147e8:	a904      	add	r1, sp, #16
 80147ea:	4630      	mov	r0, r6
 80147ec:	f7fe f8ba 	bl	8012964 <_printf_i>
 80147f0:	e7ec      	b.n	80147cc <_vfiprintf_r+0x1e4>
 80147f2:	bf00      	nop
 80147f4:	08028700 	.word	0x08028700
 80147f8:	0802883c 	.word	0x0802883c
 80147fc:	08028720 	.word	0x08028720
 8014800:	080286e0 	.word	0x080286e0
 8014804:	08028842 	.word	0x08028842
 8014808:	08028846 	.word	0x08028846
 801480c:	080123f9 	.word	0x080123f9
 8014810:	080145c3 	.word	0x080145c3

08014814 <_sbrk_r>:
 8014814:	b538      	push	{r3, r4, r5, lr}
 8014816:	4c06      	ldr	r4, [pc, #24]	; (8014830 <_sbrk_r+0x1c>)
 8014818:	2300      	movs	r3, #0
 801481a:	4605      	mov	r5, r0
 801481c:	4608      	mov	r0, r1
 801481e:	6023      	str	r3, [r4, #0]
 8014820:	f7fd fab8 	bl	8011d94 <_sbrk>
 8014824:	1c43      	adds	r3, r0, #1
 8014826:	d102      	bne.n	801482e <_sbrk_r+0x1a>
 8014828:	6823      	ldr	r3, [r4, #0]
 801482a:	b103      	cbz	r3, 801482e <_sbrk_r+0x1a>
 801482c:	602b      	str	r3, [r5, #0]
 801482e:	bd38      	pop	{r3, r4, r5, pc}
 8014830:	20004884 	.word	0x20004884

08014834 <__sread>:
 8014834:	b510      	push	{r4, lr}
 8014836:	460c      	mov	r4, r1
 8014838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801483c:	f000 f8a8 	bl	8014990 <_read_r>
 8014840:	2800      	cmp	r0, #0
 8014842:	bfab      	itete	ge
 8014844:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014846:	89a3      	ldrhlt	r3, [r4, #12]
 8014848:	181b      	addge	r3, r3, r0
 801484a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801484e:	bfac      	ite	ge
 8014850:	6563      	strge	r3, [r4, #84]	; 0x54
 8014852:	81a3      	strhlt	r3, [r4, #12]
 8014854:	bd10      	pop	{r4, pc}

08014856 <__swrite>:
 8014856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801485a:	461f      	mov	r7, r3
 801485c:	898b      	ldrh	r3, [r1, #12]
 801485e:	05db      	lsls	r3, r3, #23
 8014860:	4605      	mov	r5, r0
 8014862:	460c      	mov	r4, r1
 8014864:	4616      	mov	r6, r2
 8014866:	d505      	bpl.n	8014874 <__swrite+0x1e>
 8014868:	2302      	movs	r3, #2
 801486a:	2200      	movs	r2, #0
 801486c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014870:	f000 f868 	bl	8014944 <_lseek_r>
 8014874:	89a3      	ldrh	r3, [r4, #12]
 8014876:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801487a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801487e:	81a3      	strh	r3, [r4, #12]
 8014880:	4632      	mov	r2, r6
 8014882:	463b      	mov	r3, r7
 8014884:	4628      	mov	r0, r5
 8014886:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801488a:	f000 b817 	b.w	80148bc <_write_r>

0801488e <__sseek>:
 801488e:	b510      	push	{r4, lr}
 8014890:	460c      	mov	r4, r1
 8014892:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014896:	f000 f855 	bl	8014944 <_lseek_r>
 801489a:	1c43      	adds	r3, r0, #1
 801489c:	89a3      	ldrh	r3, [r4, #12]
 801489e:	bf15      	itete	ne
 80148a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80148a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80148a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80148aa:	81a3      	strheq	r3, [r4, #12]
 80148ac:	bf18      	it	ne
 80148ae:	81a3      	strhne	r3, [r4, #12]
 80148b0:	bd10      	pop	{r4, pc}

080148b2 <__sclose>:
 80148b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80148b6:	f000 b813 	b.w	80148e0 <_close_r>
	...

080148bc <_write_r>:
 80148bc:	b538      	push	{r3, r4, r5, lr}
 80148be:	4c07      	ldr	r4, [pc, #28]	; (80148dc <_write_r+0x20>)
 80148c0:	4605      	mov	r5, r0
 80148c2:	4608      	mov	r0, r1
 80148c4:	4611      	mov	r1, r2
 80148c6:	2200      	movs	r2, #0
 80148c8:	6022      	str	r2, [r4, #0]
 80148ca:	461a      	mov	r2, r3
 80148cc:	f7fd fa11 	bl	8011cf2 <_write>
 80148d0:	1c43      	adds	r3, r0, #1
 80148d2:	d102      	bne.n	80148da <_write_r+0x1e>
 80148d4:	6823      	ldr	r3, [r4, #0]
 80148d6:	b103      	cbz	r3, 80148da <_write_r+0x1e>
 80148d8:	602b      	str	r3, [r5, #0]
 80148da:	bd38      	pop	{r3, r4, r5, pc}
 80148dc:	20004884 	.word	0x20004884

080148e0 <_close_r>:
 80148e0:	b538      	push	{r3, r4, r5, lr}
 80148e2:	4c06      	ldr	r4, [pc, #24]	; (80148fc <_close_r+0x1c>)
 80148e4:	2300      	movs	r3, #0
 80148e6:	4605      	mov	r5, r0
 80148e8:	4608      	mov	r0, r1
 80148ea:	6023      	str	r3, [r4, #0]
 80148ec:	f7fd fa1d 	bl	8011d2a <_close>
 80148f0:	1c43      	adds	r3, r0, #1
 80148f2:	d102      	bne.n	80148fa <_close_r+0x1a>
 80148f4:	6823      	ldr	r3, [r4, #0]
 80148f6:	b103      	cbz	r3, 80148fa <_close_r+0x1a>
 80148f8:	602b      	str	r3, [r5, #0]
 80148fa:	bd38      	pop	{r3, r4, r5, pc}
 80148fc:	20004884 	.word	0x20004884

08014900 <_fstat_r>:
 8014900:	b538      	push	{r3, r4, r5, lr}
 8014902:	4c07      	ldr	r4, [pc, #28]	; (8014920 <_fstat_r+0x20>)
 8014904:	2300      	movs	r3, #0
 8014906:	4605      	mov	r5, r0
 8014908:	4608      	mov	r0, r1
 801490a:	4611      	mov	r1, r2
 801490c:	6023      	str	r3, [r4, #0]
 801490e:	f7fd fa18 	bl	8011d42 <_fstat>
 8014912:	1c43      	adds	r3, r0, #1
 8014914:	d102      	bne.n	801491c <_fstat_r+0x1c>
 8014916:	6823      	ldr	r3, [r4, #0]
 8014918:	b103      	cbz	r3, 801491c <_fstat_r+0x1c>
 801491a:	602b      	str	r3, [r5, #0]
 801491c:	bd38      	pop	{r3, r4, r5, pc}
 801491e:	bf00      	nop
 8014920:	20004884 	.word	0x20004884

08014924 <_isatty_r>:
 8014924:	b538      	push	{r3, r4, r5, lr}
 8014926:	4c06      	ldr	r4, [pc, #24]	; (8014940 <_isatty_r+0x1c>)
 8014928:	2300      	movs	r3, #0
 801492a:	4605      	mov	r5, r0
 801492c:	4608      	mov	r0, r1
 801492e:	6023      	str	r3, [r4, #0]
 8014930:	f7fd fa17 	bl	8011d62 <_isatty>
 8014934:	1c43      	adds	r3, r0, #1
 8014936:	d102      	bne.n	801493e <_isatty_r+0x1a>
 8014938:	6823      	ldr	r3, [r4, #0]
 801493a:	b103      	cbz	r3, 801493e <_isatty_r+0x1a>
 801493c:	602b      	str	r3, [r5, #0]
 801493e:	bd38      	pop	{r3, r4, r5, pc}
 8014940:	20004884 	.word	0x20004884

08014944 <_lseek_r>:
 8014944:	b538      	push	{r3, r4, r5, lr}
 8014946:	4c07      	ldr	r4, [pc, #28]	; (8014964 <_lseek_r+0x20>)
 8014948:	4605      	mov	r5, r0
 801494a:	4608      	mov	r0, r1
 801494c:	4611      	mov	r1, r2
 801494e:	2200      	movs	r2, #0
 8014950:	6022      	str	r2, [r4, #0]
 8014952:	461a      	mov	r2, r3
 8014954:	f7fd fa10 	bl	8011d78 <_lseek>
 8014958:	1c43      	adds	r3, r0, #1
 801495a:	d102      	bne.n	8014962 <_lseek_r+0x1e>
 801495c:	6823      	ldr	r3, [r4, #0]
 801495e:	b103      	cbz	r3, 8014962 <_lseek_r+0x1e>
 8014960:	602b      	str	r3, [r5, #0]
 8014962:	bd38      	pop	{r3, r4, r5, pc}
 8014964:	20004884 	.word	0x20004884

08014968 <__ascii_mbtowc>:
 8014968:	b082      	sub	sp, #8
 801496a:	b901      	cbnz	r1, 801496e <__ascii_mbtowc+0x6>
 801496c:	a901      	add	r1, sp, #4
 801496e:	b142      	cbz	r2, 8014982 <__ascii_mbtowc+0x1a>
 8014970:	b14b      	cbz	r3, 8014986 <__ascii_mbtowc+0x1e>
 8014972:	7813      	ldrb	r3, [r2, #0]
 8014974:	600b      	str	r3, [r1, #0]
 8014976:	7812      	ldrb	r2, [r2, #0]
 8014978:	1c10      	adds	r0, r2, #0
 801497a:	bf18      	it	ne
 801497c:	2001      	movne	r0, #1
 801497e:	b002      	add	sp, #8
 8014980:	4770      	bx	lr
 8014982:	4610      	mov	r0, r2
 8014984:	e7fb      	b.n	801497e <__ascii_mbtowc+0x16>
 8014986:	f06f 0001 	mvn.w	r0, #1
 801498a:	e7f8      	b.n	801497e <__ascii_mbtowc+0x16>

0801498c <__malloc_lock>:
 801498c:	4770      	bx	lr

0801498e <__malloc_unlock>:
 801498e:	4770      	bx	lr

08014990 <_read_r>:
 8014990:	b538      	push	{r3, r4, r5, lr}
 8014992:	4c07      	ldr	r4, [pc, #28]	; (80149b0 <_read_r+0x20>)
 8014994:	4605      	mov	r5, r0
 8014996:	4608      	mov	r0, r1
 8014998:	4611      	mov	r1, r2
 801499a:	2200      	movs	r2, #0
 801499c:	6022      	str	r2, [r4, #0]
 801499e:	461a      	mov	r2, r3
 80149a0:	f7fd f98a 	bl	8011cb8 <_read>
 80149a4:	1c43      	adds	r3, r0, #1
 80149a6:	d102      	bne.n	80149ae <_read_r+0x1e>
 80149a8:	6823      	ldr	r3, [r4, #0]
 80149aa:	b103      	cbz	r3, 80149ae <_read_r+0x1e>
 80149ac:	602b      	str	r3, [r5, #0]
 80149ae:	bd38      	pop	{r3, r4, r5, pc}
 80149b0:	20004884 	.word	0x20004884

080149b4 <__ascii_wctomb>:
 80149b4:	b149      	cbz	r1, 80149ca <__ascii_wctomb+0x16>
 80149b6:	2aff      	cmp	r2, #255	; 0xff
 80149b8:	bf85      	ittet	hi
 80149ba:	238a      	movhi	r3, #138	; 0x8a
 80149bc:	6003      	strhi	r3, [r0, #0]
 80149be:	700a      	strbls	r2, [r1, #0]
 80149c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80149c4:	bf98      	it	ls
 80149c6:	2001      	movls	r0, #1
 80149c8:	4770      	bx	lr
 80149ca:	4608      	mov	r0, r1
 80149cc:	4770      	bx	lr
	...

080149d0 <fmodf>:
 80149d0:	b5d0      	push	{r4, r6, r7, lr}
 80149d2:	ed2d 8b02 	vpush	{d8}
 80149d6:	b08a      	sub	sp, #40	; 0x28
 80149d8:	eef0 8a40 	vmov.f32	s17, s0
 80149dc:	eeb0 8a60 	vmov.f32	s16, s1
 80149e0:	f000 f852 	bl	8014a88 <__ieee754_fmodf>
 80149e4:	4b26      	ldr	r3, [pc, #152]	; (8014a80 <fmodf+0xb0>)
 80149e6:	f993 4000 	ldrsb.w	r4, [r3]
 80149ea:	1c63      	adds	r3, r4, #1
 80149ec:	d035      	beq.n	8014a5a <fmodf+0x8a>
 80149ee:	eeb4 8a48 	vcmp.f32	s16, s16
 80149f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149f6:	d630      	bvs.n	8014a5a <fmodf+0x8a>
 80149f8:	eef4 8a68 	vcmp.f32	s17, s17
 80149fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a00:	d62b      	bvs.n	8014a5a <fmodf+0x8a>
 8014a02:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a0a:	d126      	bne.n	8014a5a <fmodf+0x8a>
 8014a0c:	2301      	movs	r3, #1
 8014a0e:	9300      	str	r3, [sp, #0]
 8014a10:	4b1c      	ldr	r3, [pc, #112]	; (8014a84 <fmodf+0xb4>)
 8014a12:	9301      	str	r3, [sp, #4]
 8014a14:	ee18 0a90 	vmov	r0, s17
 8014a18:	2300      	movs	r3, #0
 8014a1a:	9308      	str	r3, [sp, #32]
 8014a1c:	f7f3 fccc 	bl	80083b8 <__aeabi_f2d>
 8014a20:	4606      	mov	r6, r0
 8014a22:	460f      	mov	r7, r1
 8014a24:	ee18 0a10 	vmov	r0, s16
 8014a28:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8014a2c:	f7f3 fcc4 	bl	80083b8 <__aeabi_f2d>
 8014a30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014a34:	b9ac      	cbnz	r4, 8014a62 <fmodf+0x92>
 8014a36:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8014a3a:	4668      	mov	r0, sp
 8014a3c:	f000 f8ac 	bl	8014b98 <matherr>
 8014a40:	b1c8      	cbz	r0, 8014a76 <fmodf+0xa6>
 8014a42:	9b08      	ldr	r3, [sp, #32]
 8014a44:	b11b      	cbz	r3, 8014a4e <fmodf+0x7e>
 8014a46:	f7fd fc05 	bl	8012254 <__errno>
 8014a4a:	9b08      	ldr	r3, [sp, #32]
 8014a4c:	6003      	str	r3, [r0, #0]
 8014a4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014a52:	f7f3 ffe1 	bl	8008a18 <__aeabi_d2f>
 8014a56:	ee00 0a10 	vmov	s0, r0
 8014a5a:	b00a      	add	sp, #40	; 0x28
 8014a5c:	ecbd 8b02 	vpop	{d8}
 8014a60:	bdd0      	pop	{r4, r6, r7, pc}
 8014a62:	2200      	movs	r2, #0
 8014a64:	2300      	movs	r3, #0
 8014a66:	4610      	mov	r0, r2
 8014a68:	4619      	mov	r1, r3
 8014a6a:	f7f3 fe27 	bl	80086bc <__aeabi_ddiv>
 8014a6e:	2c02      	cmp	r4, #2
 8014a70:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014a74:	d1e1      	bne.n	8014a3a <fmodf+0x6a>
 8014a76:	f7fd fbed 	bl	8012254 <__errno>
 8014a7a:	2321      	movs	r3, #33	; 0x21
 8014a7c:	6003      	str	r3, [r0, #0]
 8014a7e:	e7e0      	b.n	8014a42 <fmodf+0x72>
 8014a80:	200001e0 	.word	0x200001e0
 8014a84:	08028958 	.word	0x08028958

08014a88 <__ieee754_fmodf>:
 8014a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014a8a:	ee10 6a90 	vmov	r6, s1
 8014a8e:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 8014a92:	ee10 3a10 	vmov	r3, s0
 8014a96:	d009      	beq.n	8014aac <__ieee754_fmodf+0x24>
 8014a98:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8014a9c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014aa0:	ee10 7a10 	vmov	r7, s0
 8014aa4:	da02      	bge.n	8014aac <__ieee754_fmodf+0x24>
 8014aa6:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8014aaa:	dd0a      	ble.n	8014ac2 <__ieee754_fmodf+0x3a>
 8014aac:	ee07 3a90 	vmov	s15, r3
 8014ab0:	ee67 0aa0 	vmul.f32	s1, s15, s1
 8014ab4:	eec0 7aa0 	vdiv.f32	s15, s1, s1
 8014ab8:	ee17 3a90 	vmov	r3, s15
 8014abc:	ee00 3a10 	vmov	s0, r3
 8014ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014ac2:	42a9      	cmp	r1, r5
 8014ac4:	dbfa      	blt.n	8014abc <__ieee754_fmodf+0x34>
 8014ac6:	f003 4400 	and.w	r4, r3, #2147483648	; 0x80000000
 8014aca:	d105      	bne.n	8014ad8 <__ieee754_fmodf+0x50>
 8014acc:	4a30      	ldr	r2, [pc, #192]	; (8014b90 <__ieee754_fmodf+0x108>)
 8014ace:	0fe3      	lsrs	r3, r4, #31
 8014ad0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014ad4:	681b      	ldr	r3, [r3, #0]
 8014ad6:	e7f1      	b.n	8014abc <__ieee754_fmodf+0x34>
 8014ad8:	4b2e      	ldr	r3, [pc, #184]	; (8014b94 <__ieee754_fmodf+0x10c>)
 8014ada:	4299      	cmp	r1, r3
 8014adc:	dc3e      	bgt.n	8014b5c <__ieee754_fmodf+0xd4>
 8014ade:	020a      	lsls	r2, r1, #8
 8014ae0:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8014ae4:	2a00      	cmp	r2, #0
 8014ae6:	dc36      	bgt.n	8014b56 <__ieee754_fmodf+0xce>
 8014ae8:	429d      	cmp	r5, r3
 8014aea:	dc3a      	bgt.n	8014b62 <__ieee754_fmodf+0xda>
 8014aec:	022b      	lsls	r3, r5, #8
 8014aee:	f06f 027d 	mvn.w	r2, #125	; 0x7d
 8014af2:	005b      	lsls	r3, r3, #1
 8014af4:	f102 32ff 	add.w	r2, r2, #4294967295
 8014af8:	d5fb      	bpl.n	8014af2 <__ieee754_fmodf+0x6a>
 8014afa:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8014afe:	bfbb      	ittet	lt
 8014b00:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 8014b04:	1a1b      	sublt	r3, r3, r0
 8014b06:	f3c7 0116 	ubfxge	r1, r7, #0, #23
 8014b0a:	4099      	lsllt	r1, r3
 8014b0c:	bfa8      	it	ge
 8014b0e:	f441 0100 	orrge.w	r1, r1, #8388608	; 0x800000
 8014b12:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8014b16:	bfb5      	itete	lt
 8014b18:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 8014b1c:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 8014b20:	1a9b      	sublt	r3, r3, r2
 8014b22:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 8014b26:	bfb8      	it	lt
 8014b28:	409d      	lsllt	r5, r3
 8014b2a:	1a80      	subs	r0, r0, r2
 8014b2c:	1b4b      	subs	r3, r1, r5
 8014b2e:	b9d8      	cbnz	r0, 8014b68 <__ieee754_fmodf+0xe0>
 8014b30:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8014b34:	bf28      	it	cs
 8014b36:	460b      	movcs	r3, r1
 8014b38:	2b00      	cmp	r3, #0
 8014b3a:	d0c7      	beq.n	8014acc <__ieee754_fmodf+0x44>
 8014b3c:	4915      	ldr	r1, [pc, #84]	; (8014b94 <__ieee754_fmodf+0x10c>)
 8014b3e:	428b      	cmp	r3, r1
 8014b40:	dd1a      	ble.n	8014b78 <__ieee754_fmodf+0xf0>
 8014b42:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8014b46:	db1a      	blt.n	8014b7e <__ieee754_fmodf+0xf6>
 8014b48:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8014b4c:	4323      	orrs	r3, r4
 8014b4e:	327f      	adds	r2, #127	; 0x7f
 8014b50:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8014b54:	e7b2      	b.n	8014abc <__ieee754_fmodf+0x34>
 8014b56:	3801      	subs	r0, #1
 8014b58:	0052      	lsls	r2, r2, #1
 8014b5a:	e7c3      	b.n	8014ae4 <__ieee754_fmodf+0x5c>
 8014b5c:	15c8      	asrs	r0, r1, #23
 8014b5e:	387f      	subs	r0, #127	; 0x7f
 8014b60:	e7c2      	b.n	8014ae8 <__ieee754_fmodf+0x60>
 8014b62:	15ea      	asrs	r2, r5, #23
 8014b64:	3a7f      	subs	r2, #127	; 0x7f
 8014b66:	e7c8      	b.n	8014afa <__ieee754_fmodf+0x72>
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	da02      	bge.n	8014b72 <__ieee754_fmodf+0xea>
 8014b6c:	0049      	lsls	r1, r1, #1
 8014b6e:	3801      	subs	r0, #1
 8014b70:	e7dc      	b.n	8014b2c <__ieee754_fmodf+0xa4>
 8014b72:	d0ab      	beq.n	8014acc <__ieee754_fmodf+0x44>
 8014b74:	0059      	lsls	r1, r3, #1
 8014b76:	e7fa      	b.n	8014b6e <__ieee754_fmodf+0xe6>
 8014b78:	005b      	lsls	r3, r3, #1
 8014b7a:	3a01      	subs	r2, #1
 8014b7c:	e7df      	b.n	8014b3e <__ieee754_fmodf+0xb6>
 8014b7e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8014b82:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8014b86:	3282      	adds	r2, #130	; 0x82
 8014b88:	4113      	asrs	r3, r2
 8014b8a:	4323      	orrs	r3, r4
 8014b8c:	e796      	b.n	8014abc <__ieee754_fmodf+0x34>
 8014b8e:	bf00      	nop
 8014b90:	08028960 	.word	0x08028960
 8014b94:	007fffff 	.word	0x007fffff

08014b98 <matherr>:
 8014b98:	2000      	movs	r0, #0
 8014b9a:	4770      	bx	lr

08014b9c <_init>:
 8014b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b9e:	bf00      	nop
 8014ba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014ba2:	bc08      	pop	{r3}
 8014ba4:	469e      	mov	lr, r3
 8014ba6:	4770      	bx	lr

08014ba8 <_fini>:
 8014ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014baa:	bf00      	nop
 8014bac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014bae:	bc08      	pop	{r3}
 8014bb0:	469e      	mov	lr, r3
 8014bb2:	4770      	bx	lr
>>>>>>> master
