Command: vcs -R -Mupdate +plusarg_save +ntb_random_seed_automatic -P /eda/verdi/verdi3_2012/share/PLI/VCS/LINUX/novas.tab \
/eda/verdi/verdi3_2012/share/PLI/VCS/LINUX/pli.a +v2k -assert svaext -cm assert +vpi \
+neg_tchk -negdelay -lca +sdfverbose +notimingcheck -sverilog +define+ -timescale=1ns/1ps \
-debug_all -f ../bin/rtl.flist -l vcs.log
                         Chronologic VCS (TM)
            Version G-2012.09 -- Mon May  6 14:10:28 2019
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file '../../tb/top01.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../tb/top01.v'.
Parsing design file '../../rtl/e203/soc/e203_soc_top.v'
Parsing design file '../../rtl/e203/core/config.v'
Parsing design file '../../rtl/e203/core/e203_biu.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_biu.v'.
Parsing design file '../../rtl/e203/core/e203_clk_ctrl.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_clk_ctrl.v'.
Parsing design file '../../rtl/e203/core/e203_clkgate.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_clkgate.v'.
Parsing design file '../../rtl/e203/core/e203_core.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_core.v'.
Parsing design file '../../rtl/e203/core/e203_cpu_top.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_cpu_top.v'.
Parsing design file '../../rtl/e203/core/e203_cpu.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_cpu.v'.
Parsing design file '../../rtl/e203/core/e203_defines.v'
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Parsing design file '../../rtl/e203/core/e203_dtcm_ctrl.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_dtcm_ctrl.v'.
Parsing design file '../../rtl/e203/core/e203_dtcm_ram.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_dtcm_ram.v'.
Parsing design file '../../rtl/e203/core/e203_extend_csr.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_extend_csr.v'.
Parsing design file '../../rtl/e203/core/e203_exu_alu_bjp.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_alu_bjp.v'.
Parsing design file '../../rtl/e203/core/e203_exu_alu_csrctrl.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_alu_csrctrl.v'.
Parsing design file '../../rtl/e203/core/e203_exu_alu_dpath.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_alu_dpath.v'.
Parsing design file '../../rtl/e203/core/e203_exu_alu_lsuagu.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_alu_lsuagu.v'.
Parsing design file '../../rtl/e203/core/e203_exu_alu_muldiv.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_alu_muldiv.v'.
Parsing design file '../../rtl/e203/core/e203_exu_alu_rglr.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_alu_rglr.v'.
Parsing design file '../../rtl/e203/core/e203_exu_alu.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_alu.v'.
Parsing design file '../../rtl/e203/core/e203_exu_branchslv.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_branchslv.v'.
Parsing design file '../../rtl/e203/core/e203_exu_commit.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_commit.v'.
Parsing design file '../../rtl/e203/core/e203_exu_csr.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_csr.v'.
Parsing design file '../../rtl/e203/core/e203_exu_decode.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_decode.v'.
Parsing design file '../../rtl/e203/core/e203_exu_disp.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_disp.v'.
Parsing design file '../../rtl/e203/core/e203_exu_excp.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_excp.v'.
Parsing design file '../../rtl/e203/core/e203_exu_longpwbck.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_longpwbck.v'.
Parsing design file '../../rtl/e203/core/e203_exu_oitf.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_oitf.v'.
Parsing design file '../../rtl/e203/core/e203_exu_regfile.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_regfile.v'.
Parsing design file '../../rtl/e203/core/e203_exu.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu.v'.
Parsing design file '../../rtl/e203/core/e203_exu_wbck.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_exu_wbck.v'.
Parsing design file '../../rtl/e203/core/e203_ifu_ifetch.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_ifu_ifetch.v'.
Parsing design file '../../rtl/e203/core/e203_ifu_ift2icb.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_ifu_ift2icb.v'.
Parsing design file '../../rtl/e203/core/e203_ifu_litebpu.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_ifu_litebpu.v'.
Parsing design file '../../rtl/e203/core/e203_ifu_minidec.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_ifu_minidec.v'.
Parsing design file '../../rtl/e203/core/e203_ifu.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_ifu.v'.
Parsing design file '../../rtl/e203/core/e203_irq_sync.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_irq_sync.v'.
Parsing design file '../../rtl/e203/core/e203_itcm_ctrl.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_itcm_ctrl.v'.
Parsing design file '../../rtl/e203/core/e203_itcm_ram.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_itcm_ram.v'.
Parsing design file '../../rtl/e203/core/e203_lsu_ctrl.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_lsu_ctrl.v'.
Parsing design file '../../rtl/e203/core/e203_lsu.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_lsu.v'.
Parsing design file '../../rtl/e203/core/e203_reset_ctrl.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_reset_ctrl.v'.
Parsing design file '../../rtl/e203/core/e203_srams.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/core/e203_srams.v'.
Parsing design file '../../rtl/e203/mems/sirv_mrom_top.v'
Parsing design file '../../rtl/e203/mems/sirv_mrom.v'
Parsing design file '../../rtl/e203/fab/sirv_icb1to16_bus.v'
Parsing design file '../../rtl/e203/fab/sirv_icb1to2_bus.v'
Parsing design file '../../rtl/e203/fab/sirv_icb1to8_bus.v'
Parsing design file '../../rtl/e203/debug/sirv_debug_csr.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/debug/sirv_debug_csr.v'.
Parsing design file '../../rtl/e203/debug/sirv_debug_module.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/debug/sirv_debug_module.v'.
Parsing design file '../../rtl/e203/debug/sirv_debug_ram.v'
Parsing design file '../../rtl/e203/debug/sirv_debug_rom.v'
Parsing design file '../../rtl/e203/debug/sirv_jtag_dtm.v'
Parsing design file '../../rtl/e203/general/sirv_1cyc_sram_ctrl.v'
Parsing design file '../../rtl/e203/general/sirv_gnrl_bufs.v'
Parsing design file '../../rtl/e203/general/sirv_gnrl_dffs.v'
Parsing design file '../../rtl/e203/general/sirv_gnrl_icbs.v'
Parsing design file '../../rtl/e203/general/sirv_gnrl_ram.v'
Parsing design file '../../rtl/e203/general/sirv_gnrl_xchecker.v'
Parsing design file '../../rtl/e203/general/sirv_sim_ram.v'
Parsing design file '../../rtl/e203/general/sirv_sram_icb_ctrl.v'
Parsing design file '../../rtl/e203/perips/i2c_master_bit_ctrl.v'
Parsing included file '../../rtl/e203/perips/i2c_master_defines.v'.
Back to file '../../rtl/e203/perips/i2c_master_bit_ctrl.v'.
Parsing design file '../../rtl/e203/perips/i2c_master_byte_ctrl.v'
Parsing included file '../../rtl/e203/perips/i2c_master_defines.v'.
Back to file '../../rtl/e203/perips/i2c_master_byte_ctrl.v'.
Parsing design file '../../rtl/e203/perips/i2c_master_defines.v'
Parsing design file '../../rtl/e203/perips/i2c_master_top.v'
Parsing included file '../../rtl/e203/perips/i2c_master_defines.v'.
Back to file '../../rtl/e203/perips/i2c_master_top.v'.
Parsing design file '../../rtl/e203/perips/sirv_aon_lclkgen_regs.v'
Parsing design file '../../rtl/e203/perips/sirv_aon_porrst.v'
Parsing design file '../../rtl/e203/perips/sirv_aon_top.v'
Parsing design file '../../rtl/e203/perips/sirv_aon.v'
Parsing design file '../../rtl/e203/perips/sirv_aon_wrapper.v'
Parsing design file '../../rtl/e203/perips/sirv_AsyncResetReg.v'
Parsing design file '../../rtl/e203/perips/sirv_AsyncResetRegVec_129.v'
Parsing design file '../../rtl/e203/perips/sirv_AsyncResetRegVec_1.v'
Parsing design file '../../rtl/e203/perips/sirv_AsyncResetRegVec_36.v'
Parsing design file '../../rtl/e203/perips/sirv_AsyncResetRegVec_67.v'
Parsing design file '../../rtl/e203/perips/sirv_AsyncResetRegVec.v'
Parsing design file '../../rtl/e203/perips/sirv_clint_top.v'
Parsing design file '../../rtl/e203/perips/sirv_clint.v'
Parsing design file '../../rtl/e203/perips/sirv_DeglitchShiftRegister.v'
Parsing design file '../../rtl/e203/perips/sirv_expl_apb_slv.v'
Parsing design file '../../rtl/e203/perips/sirv_expl_axi_slv.v'
Parsing design file '../../rtl/e203/perips/sirv_flash_qspi_top.v'
Parsing design file '../../rtl/e203/perips/sirv_flash_qspi.v'
Parsing design file '../../rtl/e203/perips/sirv_gpio_top.v'
Parsing design file '../../rtl/e203/perips/sirv_gpio.v'
Parsing design file '../../rtl/e203/perips/sirv_hclkgen_regs.v'
Parsing design file '../../rtl/e203/perips/sirv_jtaggpioport.v'
Parsing design file '../../rtl/e203/perips/sirv_LevelGateway.v'
Parsing design file '../../rtl/e203/perips/sirv_otp_top.v'
Parsing design file '../../rtl/e203/perips/sirv_plic_man.v'
Parsing design file '../../rtl/e203/perips/sirv_plic_top.v'
Parsing design file '../../rtl/e203/perips/sirv_pmu_core.v'
Parsing design file '../../rtl/e203/perips/sirv_pmu.v'
Parsing design file '../../rtl/e203/perips/sirv_pwm16_core.v'
Parsing design file '../../rtl/e203/perips/sirv_pwm16_top.v'
Parsing design file '../../rtl/e203/perips/sirv_pwm16.v'
Parsing design file '../../rtl/e203/perips/sirv_pwm8_core.v'
Parsing design file '../../rtl/e203/perips/sirv_pwm8_top.v'
Parsing design file '../../rtl/e203/perips/sirv_pwm8.v'
Parsing design file '../../rtl/e203/perips/sirv_pwmgpioport.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_1cs_top.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_1cs.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_4cs_top.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_4cs.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_arbiter.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_fifo.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_media_1.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_media_2.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_media.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_physical_1.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_physical_2.v'
Parsing design file '../../rtl/e203/perips/sirv_qspi_physical.v'
Parsing design file '../../rtl/e203/perips/sirv_queue_1.v'
Parsing design file '../../rtl/e203/perips/sirv_queue.v'
Parsing design file '../../rtl/e203/perips/sirv_repeater_6.v'
Parsing design file '../../rtl/e203/perips/sirv_ResetCatchAndSync_2.v'
Parsing design file '../../rtl/e203/perips/sirv_ResetCatchAndSync.v'
Parsing design file '../../rtl/e203/perips/sirv_rtc.v'
Parsing design file '../../rtl/e203/perips/sirv_spi_flashmap.v'
Parsing design file '../../rtl/e203/perips/sirv_spigpioport_1.v'
Parsing design file '../../rtl/e203/perips/sirv_spigpioport_2.v'
Parsing design file '../../rtl/e203/perips/sirv_spigpioport.v'
Parsing design file '../../rtl/e203/perips/sirv_tlfragmenter_qspi_1.v'
Parsing design file '../../rtl/e203/perips/sirv_tl_repeater_5.v'
Parsing design file '../../rtl/e203/perips/sirv_tlwidthwidget_qspi.v'
Parsing design file '../../rtl/e203/perips/sirv_uartgpioport.v'
Parsing design file '../../rtl/e203/perips/sirv_uartrx.v'
Parsing design file '../../rtl/e203/perips/sirv_uart_top.v'
Parsing design file '../../rtl/e203/perips/sirv_uarttx.v'
Parsing design file '../../rtl/e203/perips/sirv_uart.v'
Parsing design file '../../rtl/e203/perips/sirv_wdog.v'
Parsing design file '../../rtl/e203/subsys/e203_subsys_clint.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/subsys/e203_subsys_clint.v'.
Parsing design file '../../rtl/e203/subsys/e203_subsys_gfcm.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/subsys/e203_subsys_gfcm.v'.
Parsing design file '../../rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v'.
Parsing design file '../../rtl/e203/subsys/e203_subsys_hclkgen.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/subsys/e203_subsys_hclkgen.v'.
Parsing design file '../../rtl/e203/subsys/e203_subsys_main.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/subsys/e203_subsys_main.v'.
Parsing design file '../../rtl/e203/subsys/e203_subsys_mems.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/subsys/e203_subsys_mems.v'.
Parsing design file '../../rtl/e203/subsys/e203_subsys_perips.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/subsys/e203_subsys_perips.v'.
Parsing design file '../../rtl/e203/subsys/e203_subsys_plic.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/subsys/e203_subsys_plic.v'.
Parsing design file '../../rtl/e203/subsys/e203_subsys_pllclkdiv.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/subsys/e203_subsys_pllclkdiv.v'.
Parsing design file '../../rtl/e203/subsys/e203_subsys_pll.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/subsys/e203_subsys_pll.v'.
Parsing design file '../../rtl/e203/subsys/e203_subsys_top.v'
Parsing included file '../../rtl/e203/core/e203_defines.v'.
Parsing included file '../../rtl/e203/core/config.v'.
Back to file '../../rtl/e203/core/e203_defines.v'.
Back to file '../../rtl/e203/subsys/e203_subsys_top.v'.
Top Level Modules:
       tb_top
       sirv_gnrl_ltch
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
84 modules and 0 UDP read.
recompiling module tb_top
recompiling module e203_biu
recompiling module e203_clk_ctrl
recompiling module e203_clkgate
recompiling module e203_dtcm_ctrl
recompiling module e203_extend_csr
recompiling module e203_exu_alu_bjp
recompiling module e203_exu_alu_csrctrl
recompiling module e203_exu_alu_dpath
recompiling module e203_exu_alu_rglr
recompiling module e203_exu_commit
recompiling module e203_exu_csr
recompiling module e203_exu_decode
recompiling module e203_exu_disp
recompiling module e203_exu_longpwbck
recompiling module e203_exu_oitf
recompiling module e203_exu_regfile
recompiling module e203_exu
recompiling module e203_exu_wbck
recompiling module e203_ifu_ift2icb
recompiling module e203_irq_sync
recompiling module e203_itcm_ctrl
recompiling module e203_lsu
recompiling module e203_reset_ctrl
recompiling module e203_srams
recompiling module sirv_icb1to16_bus
recompiling module sirv_debug_module
recompiling module sirv_debug_ram
recompiling module sirv_debug_rom
recompiling module sirv_gnrl_pipe_stage
recompiling module sirv_gnrl_fifo
recompiling module sirv_gnrl_ltch
recompiling module sirv_gnrl_icb_buffer
recompiling module sirv_gnrl_icb_n2w
recompiling module sirv_gnrl_icb2axi
recompiling module sirv_gnrl_icb32towishb8
recompiling module sirv_gnrl_icb2apb
recompiling module sirv_gnrl_axi_buffer
recompiling module sirv_gnrl_xchecker
recompiling module sirv_aon_lclkgen_regs
recompiling module sirv_aon_porrst
recompiling module sirv_AsyncResetRegVec_67
recompiling module sirv_AsyncResetRegVec
recompiling module sirv_expl_apb_slv
recompiling module sirv_expl_axi_slv
recompiling module sirv_flash_qspi_top
recompiling module sirv_flash_qspi
recompiling module sirv_gpio_top
50 of 85 modules done
recompiling module sirv_hclkgen_regs
recompiling module sirv_jtaggpioport
recompiling module sirv_otp_top
recompiling module sirv_pmu
recompiling module sirv_pwm16_core
recompiling module sirv_pwm16_top
recompiling module sirv_pwm8_core
recompiling module sirv_pwm8_top
recompiling module sirv_pwmgpioport
recompiling module sirv_qspi_1cs_top
recompiling module sirv_qspi_4cs_top
recompiling module sirv_qspi_arbiter
recompiling module sirv_qspi_fifo
recompiling module sirv_qspi_media_1
recompiling module sirv_qspi_media_2
recompiling module sirv_qspi_media
recompiling module sirv_queue_1
recompiling module sirv_queue
recompiling module sirv_ResetCatchAndSync_2
recompiling module sirv_ResetCatchAndSync
recompiling module sirv_rtc
recompiling module sirv_qspi_flashmap
recompiling module sirv_spigpioport_1
recompiling module sirv_spigpioport_2
recompiling module sirv_spigpioport
recompiling module sirv_uartgpioport
recompiling module sirv_uartrx
recompiling module sirv_uart_top
recompiling module sirv_uarttx
recompiling module sirv_wdog
recompiling module e203_subsys_clint
recompiling module e203_subsys_main
recompiling module e203_subsys_mems
recompiling module e203_subsys_perips
recompiling module e203_subsys_plic
All of 85 modules done
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -melf_i386    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o \
5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o       /eda/synopsys/vcs/2012.09/linux/lib/libnplex_stub.so \
/eda/synopsys/vcs/2012.09/linux/lib/libvirsim.so /eda/synopsys/vcs/2012.09/linux/lib/librterrorinf.so \
/eda/synopsys/vcs/2012.09/linux/lib/libsnpsmalloc.so /eda/verdi/verdi3_2012/share/PLI/VCS/LINUX/pli.a \
/eda/synopsys/vcs/2012.09/linux/lib/libvcsnew.so /eda/synopsys/vcs/2012.09/linux/lib/libreader_common.so \
/eda/synopsys/vcs/2012.09/linux/lib/libBA.a /eda/synopsys/vcs/2012.09/linux/lib/libuclinative.so \
/eda/synopsys/vcs/2012.09/linux/lib/vcs_save_restore_new.o /eda/synopsys/vcs/2012.09/linux/lib/ctype-stubs_32.a \
-ldl -lm -lm  -lc -lpthread -ldl 
../simv up to date
Command: ./simv +ntb_random_seed_automatic +v2k -cm_runsilent -cm assert +neg_tchk -lca +sdfverbose +notimingcheck +define+ -a vcs.log
Chronologic VCS simulator copyright 1991-2012
Contains Synopsys proprietary information.
Compiler version G-2012.09; Runtime version G-2012.09;  May  6 14:10 2019
NOTE: automatic random seed used: 3570705335
*Novas* Loading libsscore_vcs201209.so
*Novas* : Enable Parallel Dumping.
!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
Novas FSDB Dumper for VCS, Release Verdi3_2012.10, Linux, 10/23/2012
Copyright (C) 1996 - 2012 by SpringSoft, Inc.
*Novas* : Create FSDB file 'e203.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
ITCM 0x00: 340510730001aa0d
ITCM 0x01: ff85051300002517
ITCM 0x02: 01f5222301e52023
ITCM 0x03: 040f416334202f73
ITCM 0x04: 4fa507ff02634fa1
ITCM 0x05: 0c634fad05ff0f63
ITCM 0x06: 0bff05634f8505ff
ITCM 0x07: 4f9d0dff00634f95
ITCM 0x16: 2f03f52505130000
ITCM 0x20: 2f8300052f03f065
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~ Test Result Summary ~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~Total cycle_count value:      24388 ~~~~~~~~~~~~~
~~~~~~~~~~The valid Instruction Count:      15222 ~~~~~~~~~~~~~
~~~~~The test ending reached at cycle:      24342 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~The final x3 Reg value:          1 ~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~ TEST_PASS ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~ #####     ##     ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #   #  #   #       #     ~~~~~~~~~~~~~~~~
~~~~~~~~~ #    #  #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~ #####   ######       #       #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #  #    #  #    #~~~~~~~~~~~~~~~~
~~~~~~~~~ #       #    #   ####    #### ~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
$finish called from file "../../tb/top01.v", line 221.
$finish at simulation time             97682000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 97682000 ps
CPU Time:      8.440 seconds;       Data structure size:   2.8Mb
Mon May  6 14:11:15 2019
CPU time: 14.270 seconds to compile + 2.235 seconds to elab + .463 seconds to link + 11.664 seconds in simulation
