// Seed: 2514353271
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout supply1 id_2;
  inout wire id_1;
  generate
    assign id_2 = -1 && 1;
    always @(~id_2) begin : LABEL_0
      if ({1, 1, 1, 1 * -1}) begin : LABEL_1
        $signed(30);
        ;
      end
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1 : -1] id_4 = id_2;
  localparam id_5 = -1'b0 == 1;
  wire id_6, id_7;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4
  );
  localparam time id_8 = 1'd0 & -1'b0;
  wire id_9;
  ;
endmodule
