// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ShuffleUnit2_HH_
#define _ShuffleUnit2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "subconv_1x1_419.h"
#include "subconv_3x3_4_no_rel.h"
#include "shuffle_9621.h"
#include "DownsampleUnit2_czec.h"

namespace ap_rtl {

struct ShuffleUnit2 : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<12> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<32> > input_r_q1;
    sc_out< sc_lv<14> > conv1_weight_address0;
    sc_out< sc_logic > conv1_weight_ce0;
    sc_in< sc_lv<32> > conv1_weight_q0;
    sc_out< sc_lv<7> > conv1_bias_address0;
    sc_out< sc_logic > conv1_bias_ce0;
    sc_in< sc_lv<32> > conv1_bias_q0;
    sc_out< sc_lv<10> > conv2_weight_address0;
    sc_out< sc_logic > conv2_weight_ce0;
    sc_in< sc_lv<32> > conv2_weight_q0;
    sc_out< sc_lv<7> > conv2_bias_address0;
    sc_out< sc_logic > conv2_bias_ce0;
    sc_in< sc_lv<32> > conv2_bias_q0;
    sc_out< sc_lv<14> > conv3_weight_address0;
    sc_out< sc_logic > conv3_weight_ce0;
    sc_in< sc_lv<32> > conv3_weight_q0;
    sc_out< sc_lv<7> > conv3_bias_address0;
    sc_out< sc_logic > conv3_bias_ce0;
    sc_in< sc_lv<32> > conv3_bias_q0;
    sc_out< sc_lv<12> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<32> > output_r_d0;


    // Module declarations
    ShuffleUnit2(sc_module_name name);
    SC_HAS_PROCESS(ShuffleUnit2);

    ~ShuffleUnit2();

    sc_trace_file* mVcdFile;

    DownsampleUnit2_czec* left_part_0_U;
    DownsampleUnit2_czec* right_part_0_U;
    DownsampleUnit2_czec* conv1_output_0_U;
    DownsampleUnit2_czec* conv2_output_0_U;
    DownsampleUnit2_czec* conv3_output_0_U;
    subconv_1x1_419* grp_subconv_1x1_419_fu_405;
    subconv_3x3_4_no_rel* grp_subconv_3x3_4_no_rel_fu_417;
    shuffle_9621* grp_shuffle_9621_fu_427;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > indvarinc7_fu_435_p2;
    sc_signal< sc_lv<7> > indvarinc7_reg_822;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > indvarinc1_fu_441_p2;
    sc_signal< sc_lv<2> > indvarinc1_reg_827;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<2> > indvarinc2_fu_447_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<7> > indvarinc4_fu_486_p2;
    sc_signal< sc_lv<7> > indvarinc4_reg_846;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > indvarinc5_fu_492_p2;
    sc_signal< sc_lv<2> > indvarinc5_reg_851;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<2> > indvarinc6_fu_498_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<7> > indvarinc9_fu_537_p2;
    sc_signal< sc_lv<7> > indvarinc9_reg_870;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<2> > indvarinc_fu_543_p2;
    sc_signal< sc_lv<2> > indvarinc_reg_875;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<2> > indvarinc3_fu_549_p2;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<7> > indvarinc8_fu_588_p2;
    sc_signal< sc_lv<7> > indvarinc8_reg_894;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<2> > indvarinc10_fu_594_p2;
    sc_signal< sc_lv<2> > indvarinc10_reg_899;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<2> > indvarinc11_fu_600_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<7> > indvarinc12_fu_639_p2;
    sc_signal< sc_lv<7> > indvarinc12_reg_918;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<2> > indvarinc13_fu_645_p2;
    sc_signal< sc_lv<2> > indvarinc13_reg_923;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<2> > indvarinc14_fu_651_p2;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<7> > co_19_fu_700_p2;
    sc_signal< sc_lv<7> > co_19_reg_945;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<11> > tmp_307_cast_fu_720_p1;
    sc_signal< sc_lv<11> > tmp_307_cast_reg_950;
    sc_signal< sc_lv<1> > exitcond2_fu_694_p2;
    sc_signal< sc_lv<10> > tmp_309_cast_fu_732_p1;
    sc_signal< sc_lv<10> > tmp_309_cast_reg_955;
    sc_signal< sc_lv<3> > h_19_fu_742_p2;
    sc_signal< sc_lv<3> > h_19_reg_963;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<13> > tmp_312_cast_fu_761_p3;
    sc_signal< sc_lv<13> > tmp_312_cast_reg_968;
    sc_signal< sc_lv<1> > exitcond1_fu_736_p2;
    sc_signal< sc_lv<13> > tmp_315_cast_fu_782_p1;
    sc_signal< sc_lv<13> > tmp_315_cast_reg_973;
    sc_signal< sc_lv<3> > w_19_fu_792_p2;
    sc_signal< sc_lv<3> > w_19_reg_981;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<1> > exitcond_fu_786_p2;
    sc_signal< sc_lv<64> > tmp_317_cast_fu_817_p1;
    sc_signal< sc_lv<64> > tmp_317_cast_reg_991;
    sc_signal< sc_lv<11> > left_part_0_address0;
    sc_signal< sc_logic > left_part_0_ce0;
    sc_signal< sc_logic > left_part_0_we0;
    sc_signal< sc_lv<32> > left_part_0_d0;
    sc_signal< sc_lv<32> > left_part_0_q0;
    sc_signal< sc_lv<11> > right_part_0_address0;
    sc_signal< sc_logic > right_part_0_ce0;
    sc_signal< sc_logic > right_part_0_we0;
    sc_signal< sc_lv<32> > right_part_0_d0;
    sc_signal< sc_lv<32> > right_part_0_q0;
    sc_signal< sc_lv<11> > conv1_output_0_address0;
    sc_signal< sc_logic > conv1_output_0_ce0;
    sc_signal< sc_logic > conv1_output_0_we0;
    sc_signal< sc_lv<32> > conv1_output_0_d0;
    sc_signal< sc_lv<32> > conv1_output_0_q0;
    sc_signal< sc_lv<11> > conv2_output_0_address0;
    sc_signal< sc_logic > conv2_output_0_ce0;
    sc_signal< sc_logic > conv2_output_0_we0;
    sc_signal< sc_lv<32> > conv2_output_0_d0;
    sc_signal< sc_lv<32> > conv2_output_0_q0;
    sc_signal< sc_lv<11> > conv3_output_0_address0;
    sc_signal< sc_logic > conv3_output_0_ce0;
    sc_signal< sc_logic > conv3_output_0_we0;
    sc_signal< sc_lv<32> > conv3_output_0_d0;
    sc_signal< sc_lv<32> > conv3_output_0_q0;
    sc_signal< sc_logic > grp_subconv_1x1_419_fu_405_ap_start;
    sc_signal< sc_logic > grp_subconv_1x1_419_fu_405_ap_done;
    sc_signal< sc_logic > grp_subconv_1x1_419_fu_405_ap_idle;
    sc_signal< sc_logic > grp_subconv_1x1_419_fu_405_ap_ready;
    sc_signal< sc_lv<11> > grp_subconv_1x1_419_fu_405_input_0_address0;
    sc_signal< sc_logic > grp_subconv_1x1_419_fu_405_input_0_ce0;
    sc_signal< sc_lv<32> > grp_subconv_1x1_419_fu_405_input_0_q0;
    sc_signal< sc_lv<14> > grp_subconv_1x1_419_fu_405_weight_address0;
    sc_signal< sc_logic > grp_subconv_1x1_419_fu_405_weight_ce0;
    sc_signal< sc_lv<32> > grp_subconv_1x1_419_fu_405_weight_q0;
    sc_signal< sc_lv<7> > grp_subconv_1x1_419_fu_405_bias_address0;
    sc_signal< sc_logic > grp_subconv_1x1_419_fu_405_bias_ce0;
    sc_signal< sc_lv<32> > grp_subconv_1x1_419_fu_405_bias_q0;
    sc_signal< sc_lv<11> > grp_subconv_1x1_419_fu_405_output_0_address0;
    sc_signal< sc_logic > grp_subconv_1x1_419_fu_405_output_0_ce0;
    sc_signal< sc_logic > grp_subconv_1x1_419_fu_405_output_0_we0;
    sc_signal< sc_lv<32> > grp_subconv_1x1_419_fu_405_output_0_d0;
    sc_signal< sc_logic > grp_subconv_3x3_4_no_rel_fu_417_ap_start;
    sc_signal< sc_logic > grp_subconv_3x3_4_no_rel_fu_417_ap_done;
    sc_signal< sc_logic > grp_subconv_3x3_4_no_rel_fu_417_ap_idle;
    sc_signal< sc_logic > grp_subconv_3x3_4_no_rel_fu_417_ap_ready;
    sc_signal< sc_lv<11> > grp_subconv_3x3_4_no_rel_fu_417_input_0_address0;
    sc_signal< sc_logic > grp_subconv_3x3_4_no_rel_fu_417_input_0_ce0;
    sc_signal< sc_lv<10> > grp_subconv_3x3_4_no_rel_fu_417_weight_address0;
    sc_signal< sc_logic > grp_subconv_3x3_4_no_rel_fu_417_weight_ce0;
    sc_signal< sc_lv<7> > grp_subconv_3x3_4_no_rel_fu_417_bias_address0;
    sc_signal< sc_logic > grp_subconv_3x3_4_no_rel_fu_417_bias_ce0;
    sc_signal< sc_lv<11> > grp_subconv_3x3_4_no_rel_fu_417_output_0_address0;
    sc_signal< sc_logic > grp_subconv_3x3_4_no_rel_fu_417_output_0_ce0;
    sc_signal< sc_logic > grp_subconv_3x3_4_no_rel_fu_417_output_0_we0;
    sc_signal< sc_lv<32> > grp_subconv_3x3_4_no_rel_fu_417_output_0_d0;
    sc_signal< sc_logic > grp_shuffle_9621_fu_427_ap_start;
    sc_signal< sc_logic > grp_shuffle_9621_fu_427_ap_done;
    sc_signal< sc_logic > grp_shuffle_9621_fu_427_ap_idle;
    sc_signal< sc_logic > grp_shuffle_9621_fu_427_ap_ready;
    sc_signal< sc_lv<11> > grp_shuffle_9621_fu_427_left_0_address0;
    sc_signal< sc_logic > grp_shuffle_9621_fu_427_left_0_ce0;
    sc_signal< sc_lv<11> > grp_shuffle_9621_fu_427_right_0_address0;
    sc_signal< sc_logic > grp_shuffle_9621_fu_427_right_0_ce0;
    sc_signal< sc_lv<12> > grp_shuffle_9621_fu_427_output_r_address0;
    sc_signal< sc_logic > grp_shuffle_9621_fu_427_output_r_ce0;
    sc_signal< sc_logic > grp_shuffle_9621_fu_427_output_r_we0;
    sc_signal< sc_lv<32> > grp_shuffle_9621_fu_427_output_r_d0;
    sc_signal< sc_lv<7> > invdar6_reg_197;
    sc_signal< sc_lv<1> > tmp_120_fu_480_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_468_p2;
    sc_signal< sc_lv<1> > tmp_119_fu_474_p2;
    sc_signal< sc_lv<2> > invdar1_reg_209;
    sc_signal< sc_lv<2> > invdar2_reg_221;
    sc_signal< sc_lv<7> > invdar4_reg_232;
    sc_signal< sc_lv<1> > tmp_123_fu_531_p2;
    sc_signal< sc_lv<1> > tmp_121_fu_519_p2;
    sc_signal< sc_lv<1> > tmp_122_fu_525_p2;
    sc_signal< sc_lv<2> > invdar5_reg_244;
    sc_signal< sc_lv<2> > invdar7_reg_256;
    sc_signal< sc_lv<7> > invdar9_reg_267;
    sc_signal< sc_lv<1> > tmp_126_fu_582_p2;
    sc_signal< sc_lv<1> > tmp_124_fu_570_p2;
    sc_signal< sc_lv<1> > tmp_125_fu_576_p2;
    sc_signal< sc_lv<2> > invdar_reg_279;
    sc_signal< sc_lv<2> > invdar3_reg_291;
    sc_signal< sc_lv<7> > invdar8_reg_302;
    sc_signal< sc_lv<1> > tmp_129_fu_633_p2;
    sc_signal< sc_lv<1> > tmp_127_fu_621_p2;
    sc_signal< sc_lv<1> > tmp_128_fu_627_p2;
    sc_signal< sc_lv<2> > invdar10_reg_314;
    sc_signal< sc_lv<2> > invdar11_reg_326;
    sc_signal< sc_lv<7> > invdar12_reg_337;
    sc_signal< sc_lv<1> > tmp_132_fu_684_p2;
    sc_signal< sc_lv<1> > tmp_130_fu_672_p2;
    sc_signal< sc_lv<1> > tmp_131_fu_678_p2;
    sc_signal< sc_lv<2> > invdar13_reg_349;
    sc_signal< sc_lv<2> > invdar14_reg_361;
    sc_signal< sc_lv<7> > co_reg_372;
    sc_signal< sc_lv<3> > h_reg_383;
    sc_signal< sc_lv<3> > w_reg_394;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_reg_grp_subconv_1x1_419_fu_405_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_reg_grp_subconv_3x3_4_no_rel_fu_417_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_reg_grp_shuffle_9621_fu_427_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<64> > tmp_180_fu_463_p1;
    sc_signal< sc_lv<64> > tmp_181_fu_514_p1;
    sc_signal< sc_lv<64> > tmp_182_fu_565_p1;
    sc_signal< sc_lv<64> > tmp_183_fu_616_p1;
    sc_signal< sc_lv<64> > tmp_184_fu_667_p1;
    sc_signal< sc_lv<64> > tmp_316_cast_fu_807_p1;
    sc_signal< sc_lv<11> > tmp_fu_453_p4;
    sc_signal< sc_lv<11> > tmp_105_fu_504_p4;
    sc_signal< sc_lv<11> > tmp_106_fu_555_p4;
    sc_signal< sc_lv<11> > tmp_107_fu_606_p4;
    sc_signal< sc_lv<11> > tmp_108_fu_657_p4;
    sc_signal< sc_lv<8> > co_cast_fu_690_p1;
    sc_signal< sc_lv<8> > tmp_133_fu_706_p2;
    sc_signal< sc_lv<10> > tmp_185_fu_712_p3;
    sc_signal< sc_lv<9> > tmp_186_fu_724_p3;
    sc_signal< sc_lv<11> > tmp_134_cast_fu_752_p1;
    sc_signal< sc_lv<11> > tmp_187_fu_756_p2;
    sc_signal< sc_lv<10> > tmp_134_cast1_fu_748_p1;
    sc_signal< sc_lv<10> > tmp_188_fu_769_p2;
    sc_signal< sc_lv<12> > tmp_109_fu_774_p3;
    sc_signal< sc_lv<13> > tmp_135_cast_fu_798_p1;
    sc_signal< sc_lv<13> > tmp_189_fu_802_p2;
    sc_signal< sc_lv<13> > tmp_190_fu_812_p2;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_fsm_state1;
    static const sc_lv<27> ap_ST_fsm_state2;
    static const sc_lv<27> ap_ST_fsm_state3;
    static const sc_lv<27> ap_ST_fsm_state4;
    static const sc_lv<27> ap_ST_fsm_state5;
    static const sc_lv<27> ap_ST_fsm_state6;
    static const sc_lv<27> ap_ST_fsm_state7;
    static const sc_lv<27> ap_ST_fsm_state8;
    static const sc_lv<27> ap_ST_fsm_state9;
    static const sc_lv<27> ap_ST_fsm_state10;
    static const sc_lv<27> ap_ST_fsm_state11;
    static const sc_lv<27> ap_ST_fsm_state12;
    static const sc_lv<27> ap_ST_fsm_state13;
    static const sc_lv<27> ap_ST_fsm_state14;
    static const sc_lv<27> ap_ST_fsm_state15;
    static const sc_lv<27> ap_ST_fsm_state16;
    static const sc_lv<27> ap_ST_fsm_state17;
    static const sc_lv<27> ap_ST_fsm_state18;
    static const sc_lv<27> ap_ST_fsm_state19;
    static const sc_lv<27> ap_ST_fsm_state20;
    static const sc_lv<27> ap_ST_fsm_state21;
    static const sc_lv<27> ap_ST_fsm_state22;
    static const sc_lv<27> ap_ST_fsm_state23;
    static const sc_lv<27> ap_ST_fsm_state24;
    static const sc_lv<27> ap_ST_fsm_state25;
    static const sc_lv<27> ap_ST_fsm_state26;
    static const sc_lv<27> ap_ST_fsm_state27;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<7> ap_const_lv7_5F;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<8> ap_const_lv8_60;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_co_19_fu_700_p2();
    void thread_co_cast_fu_690_p1();
    void thread_conv1_bias_address0();
    void thread_conv1_bias_ce0();
    void thread_conv1_output_0_address0();
    void thread_conv1_output_0_ce0();
    void thread_conv1_output_0_d0();
    void thread_conv1_output_0_we0();
    void thread_conv1_weight_address0();
    void thread_conv1_weight_ce0();
    void thread_conv2_bias_address0();
    void thread_conv2_bias_ce0();
    void thread_conv2_output_0_address0();
    void thread_conv2_output_0_ce0();
    void thread_conv2_output_0_d0();
    void thread_conv2_output_0_we0();
    void thread_conv2_weight_address0();
    void thread_conv2_weight_ce0();
    void thread_conv3_bias_address0();
    void thread_conv3_bias_ce0();
    void thread_conv3_output_0_address0();
    void thread_conv3_output_0_ce0();
    void thread_conv3_output_0_d0();
    void thread_conv3_output_0_we0();
    void thread_conv3_weight_address0();
    void thread_conv3_weight_ce0();
    void thread_exitcond1_fu_736_p2();
    void thread_exitcond2_fu_694_p2();
    void thread_exitcond_fu_786_p2();
    void thread_grp_shuffle_9621_fu_427_ap_start();
    void thread_grp_subconv_1x1_419_fu_405_ap_start();
    void thread_grp_subconv_1x1_419_fu_405_bias_q0();
    void thread_grp_subconv_1x1_419_fu_405_input_0_q0();
    void thread_grp_subconv_1x1_419_fu_405_weight_q0();
    void thread_grp_subconv_3x3_4_no_rel_fu_417_ap_start();
    void thread_h_19_fu_742_p2();
    void thread_indvarinc10_fu_594_p2();
    void thread_indvarinc11_fu_600_p2();
    void thread_indvarinc12_fu_639_p2();
    void thread_indvarinc13_fu_645_p2();
    void thread_indvarinc14_fu_651_p2();
    void thread_indvarinc1_fu_441_p2();
    void thread_indvarinc2_fu_447_p2();
    void thread_indvarinc3_fu_549_p2();
    void thread_indvarinc4_fu_486_p2();
    void thread_indvarinc5_fu_492_p2();
    void thread_indvarinc6_fu_498_p2();
    void thread_indvarinc7_fu_435_p2();
    void thread_indvarinc8_fu_588_p2();
    void thread_indvarinc9_fu_537_p2();
    void thread_indvarinc_fu_543_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_left_part_0_address0();
    void thread_left_part_0_ce0();
    void thread_left_part_0_d0();
    void thread_left_part_0_we0();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_right_part_0_address0();
    void thread_right_part_0_ce0();
    void thread_right_part_0_d0();
    void thread_right_part_0_we0();
    void thread_tmp_105_fu_504_p4();
    void thread_tmp_106_fu_555_p4();
    void thread_tmp_107_fu_606_p4();
    void thread_tmp_108_fu_657_p4();
    void thread_tmp_109_fu_774_p3();
    void thread_tmp_119_fu_474_p2();
    void thread_tmp_120_fu_480_p2();
    void thread_tmp_121_fu_519_p2();
    void thread_tmp_122_fu_525_p2();
    void thread_tmp_123_fu_531_p2();
    void thread_tmp_124_fu_570_p2();
    void thread_tmp_125_fu_576_p2();
    void thread_tmp_126_fu_582_p2();
    void thread_tmp_127_fu_621_p2();
    void thread_tmp_128_fu_627_p2();
    void thread_tmp_129_fu_633_p2();
    void thread_tmp_130_fu_672_p2();
    void thread_tmp_131_fu_678_p2();
    void thread_tmp_132_fu_684_p2();
    void thread_tmp_133_fu_706_p2();
    void thread_tmp_134_cast1_fu_748_p1();
    void thread_tmp_134_cast_fu_752_p1();
    void thread_tmp_135_cast_fu_798_p1();
    void thread_tmp_180_fu_463_p1();
    void thread_tmp_181_fu_514_p1();
    void thread_tmp_182_fu_565_p1();
    void thread_tmp_183_fu_616_p1();
    void thread_tmp_184_fu_667_p1();
    void thread_tmp_185_fu_712_p3();
    void thread_tmp_186_fu_724_p3();
    void thread_tmp_187_fu_756_p2();
    void thread_tmp_188_fu_769_p2();
    void thread_tmp_189_fu_802_p2();
    void thread_tmp_190_fu_812_p2();
    void thread_tmp_307_cast_fu_720_p1();
    void thread_tmp_309_cast_fu_732_p1();
    void thread_tmp_312_cast_fu_761_p3();
    void thread_tmp_315_cast_fu_782_p1();
    void thread_tmp_316_cast_fu_807_p1();
    void thread_tmp_317_cast_fu_817_p1();
    void thread_tmp_fu_453_p4();
    void thread_tmp_s_fu_468_p2();
    void thread_w_19_fu_792_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
