{"200002": {"c": "EE 537", "n": "Advanced Topics in VLSI Design", "f": "FENS", "cr": 3.0, "ac": 5, "ca": 6, "pr": [], "co": [], "i": [{"tn": "Yusuf Leblebici", "ta": 5, "tc": 6}], "ce": 0, "p": 63}, "200402": {"c": "EE 537", "n": "Advanced Topics in VLSI Design", "f": "FENS", "cr": 3.0, "ac": 6, "ca": 10, "pr": [], "co": [], "i": [{"tn": "İlker Hamzaoğlu", "ta": 6, "tc": 10}], "ce": 0, "p": 213}, "200701": {"c": "EE 537", "n": "Advanced Topics in VLSI Design", "f": "FENS", "cr": 3.0, "ac": 7, "ca": 10, "pr": [], "co": [], "i": [{"tn": "İlker Hamzaoğlu", "ta": 7, "tc": 10}], "ce": 0, "p": 285}, "200901": {"c": "EE 537", "n": "Advanced Topics in VLSI Design", "f": "FENS", "cr": 3.0, "ac": 8, "ca": 10, "pr": [], "co": [], "i": [{"tn": "İlker Hamzaoğlu", "ta": 8, "tc": 10}], "ce": 0, "p": 296}, "201201": {"c": "EE 537", "n": "Advanced Topics in VLSI Design", "f": "FENS", "cr": 3.0, "ac": 6, "ca": 15, "pr": [], "co": [], "i": [{"tn": "İlker Hamzaoğlu", "ta": 6, "tc": 15}], "ce": 0, "p": 380}, "201601": {"c": "EE 537", "n": "Advanced Topics in VLSI Design", "f": "FENS", "cr": 3.0, "ac": 8, "ca": 10, "pr": [], "co": [], "i": [{"tn": "Erdinç Öztürk", "ta": 8, "tc": 10}], "ce": 0, "p": 348}, "201801": {"c": "EE 537", "n": "Advanced Topics in VLSI Design", "f": "FENS", "cr": 3.0, "ac": 6, "ca": 10, "pr": [], "co": [], "i": [{"tn": "Erdinç Öztürk", "ta": 6, "tc": 10}], "ce": 0, "p": 393}, "catList": ["Advanced very large scale integrated (VLSI) circuit design. Design methodologies (architectural simulation, hardware description language design entry, silicon compilation, and verification), microarchitectures, interconnect, packaging, noise sources, circuit techniques, design for testability, design rules, VLSI technologies (silicon and GaAs), and yield. Projects in chip design."]}