// Seed: 2538154939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
endmodule
module module_0 (
    input supply0 id_0,
    input wand id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    output wor id_7,
    input tri0 id_8,
    input tri id_9,
    input supply1 id_10,
    output tri0 id_11,
    input wor id_12,
    input tri1 id_13,
    output supply0 id_14,
    output tri0 id_15,
    input wand id_16,
    input tri0 id_17,
    input tri0 id_18,
    input supply0 id_19,
    output uwire id_20,
    input supply0 id_21,
    output wor id_22,
    output wand id_23,
    output supply1 id_24,
    output uwire id_25,
    input wor id_26,
    output wire id_27
    , id_56,
    input uwire id_28
    , id_57,
    input supply0 id_29,
    input wire id_30,
    input wand id_31,
    input supply0 id_32,
    input tri0 id_33,
    output uwire id_34,
    output tri id_35,
    output supply1 id_36,
    output tri0 id_37,
    output wire id_38,
    input wire id_39,
    output tri0 id_40,
    output tri1 id_41,
    input uwire id_42,
    input tri0 id_43,
    input tri1 id_44,
    output tri id_45,
    output tri0 id_46,
    input supply1 id_47,
    input tri0 id_48,
    output supply0 id_49,
    output supply1 id_50,
    input wor module_1,
    input tri1 id_52,
    input supply1 id_53,
    output wand id_54
);
  wire id_58;
  wire id_59;
  ;
  id_60 :
  assert property (@(posedge id_16) 1)
  else $unsigned(37);
  ;
  module_0 modCall_1 (
      id_59,
      id_58,
      id_60,
      id_59,
      id_58,
      id_59,
      id_60,
      id_59,
      id_58
  );
  assign id_60 = 1 ? 1 : id_57[1];
endmodule
