============================================================
   Tang Dynasty, V5.0.19080
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/bin/td.exe
   Built at =   13:24:12 May  5 2020
   Run by =     admin
   Run Date =   Thu Jun  4 12:13:37 2020

   Run on =     DESKTOP-9BM44F6
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: source/my_uart_rx.v is missing!
GUI-8003 ERROR: source/my_uart_tx.v is missing!
GUI-8003 ERROR: source/speed_setting.v is missing!
GUI-8003 ERROR: source/uart_top.v is missing!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'al_ip/pll_test.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_rx.v'
HDL-5007 WARNING: redeclaration of ansi port 'rx_int' is not allowed in source/rtl/my_uart_rx.v(39)
HDL-1007 : Analyzing Verilog file 'source/rtl/my_uart_tx.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/speed_setting.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/uart_top.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-5007 WARNING: parameter declaration becomes local in 'Display' with formal parameter declaration list in source/rtl/Display.v(50)
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
RUN-1002 : start command "elaborate -top uart_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'uart_top' in source/rtl/uart_top.v(15)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/pll_test.v(87)
HDL-1007 : compiling module 'pll_test' in al_ip/pll_test.v(24)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="25.000",CLKC0_DIV=40,CLKC1_DIV=20,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=39,CLKC1_CPHASE=19,CLKC2_CPHASE=9,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/pll_test.v(71)
HDL-1007 : compiling module 'speed_setting' in source/rtl/speed_setting.v(1)
HDL-1007 : compiling module 'my_uart_rx' in source/rtl/my_uart_rx.v(1)
HDL-1007 : compiling module 'my_uart_tx' in source/rtl/my_uart_tx.v(1)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' remains unconnected for this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(23)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 31 in source/rtl/Display.v(63)
HDL-1200 : Current top model is uart_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/mini_EG4S20BG256.adc"
RUN-1002 : start command "set_pin_assignment ext_rst_n  LOCATION = L12;  "
RUN-1002 : start command "set_pin_assignment uart_tx  LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment uart_rx  LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment on_off[0]   location = T4  ;"
RUN-1002 : start command "set_pin_assignment on_off[1]   location = R5  ;"
RUN-1002 : start command "set_pin_assignment on_off[2]   location = T5  ;"
RUN-1002 : start command "set_pin_assignment on_off[3]   location = T6  ;"
RUN-1002 : start command "set_pin_assignment on_off[4]   location = M6  ;"
RUN-1002 : start command "set_pin_assignment on_off[5]   location = P6  ;"
RUN-1002 : start command "set_pin_assignment on_off[6]   location = N6  ;"
RUN-1002 : start command "set_pin_assignment on_off[7]   location = P8  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "uart_top"
SYN-1012 : SanityCheck: Model "my_uart_rx"
SYN-1012 : SanityCheck: Model "my_uart_tx"
SYN-1012 : SanityCheck: Model "speed_setting"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1012 : SanityCheck: Model "pll_test"
SYN-1043 : Mark pll_test as IO macro for instance bufg_feedback
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1043 : Mark my_uart_tx as IO macro for instance u10
SYN-1043 : Mark my_uart_rx as IO macro for instance u25
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 497 instances.
SYN-1011 : Flatten model uart_top
SYN-1011 : Flatten model my_uart_rx
SYN-1011 : Flatten model my_uart_tx
SYN-1011 : Flatten model speed_setting
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1011 : Flatten model pll_test
SYN-1016 : Merged 40 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 14102/477 useful/useless nets, 7687/2 useful/useless insts
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 209 distributor mux.
SYN-1016 : Merged 1493 instances.
SYN-1015 : Optimize round 1, 2098 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 11916/210 useful/useless nets, 6307/294 useful/useless insts
SYN-1019 : Optimized 1120 mux instances.
SYN-1016 : Merged 755 instances.
SYN-1015 : Optimize round 2, 2198 better
SYN-1014 : Optimize round 3
SYN-1032 : 8081/1336 useful/useless nets, 4413/17 useful/useless insts
SYN-1015 : Optimize round 3, 29 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.045477s wall, 2.890625s user + 0.046875s system = 2.937500s CPU (96.5%)

RUN-1004 : used memory is 291 MB, reserved memory is 253 MB, peak memory is 293 MB
RUN-1002 : start command "report_area -file uart_rtl.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Gate Statistics
#Basic gates           3981
  #and                   48
  #nand                   0
  #or                     4
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                  133
  #bufif1                 0
  #MX21                3612
  #FADD                   0
  #DFF                  184
  #LATCH                  0
#MACRO_ADD              272
#MACRO_EQ                17
#MACRO_MUX              137

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |uart_top |3797   |184    |291    |
+-------------------------------------------+

RUN-1002 : start command "export_db uart_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_rtl.db" in  1.203545s wall, 1.031250s user + 0.062500s system = 1.093750s CPU (90.9%)

RUN-1004 : used memory is 342 MB, reserved memory is 305 MB, peak memory is 342 MB
RUN-1002 : start command "optimize_gate -maparea uart_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 41 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 8126/10 useful/useless nets, 4462/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 183 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 272 macro adder
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 146 instances.
SYN-1032 : 16115/26 useful/useless nets, 12461/12 useful/useless insts
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-1032 : 16341/4 useful/useless nets, 12687/4 useful/useless insts
SYN-1032 : 16105/6 useful/useless nets, 12453/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3776 (3.74), #lev = 14 (7.99)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3784 (3.75), #lev = 14 (7.84)
SYN-3001 : Logic optimization runtime opt =   0.45 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 4100 instances into 3792 LUTs, name keeping = 96%.
RUN-1002 : start command "report_area -file uart_gate.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

LUT Statistics
#Total_luts           11916
  #lut4                2355
  #lut5                1437
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b          8124

Utilization Statistics
#lut                  11916   out of  19600   60.80%
#reg                    181   out of  19600    0.92%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |uart_top |11916 |181   |
+---------------------------------+

SYN-1001 : Packing model "uart_top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 181 DFF/LATCH to SEQ ...
SYN-4009 : Pack 127 carry chain into lslice
SYN-4007 : Packing 4244 adder to BLE ...
SYN-4008 : Packed 4244 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea uart_gate.area" in  10.146639s wall, 9.515625s user + 0.125000s system = 9.640625s CPU (95.0%)

RUN-1004 : used memory is 402 MB, reserved memory is 364 MB, peak memory is 425 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_top
RUN-1002 : start command "export_db uart_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_gate.db" in  4.138650s wall, 3.937500s user + 0.218750s system = 4.156250s CPU (100.4%)

RUN-1004 : used memory is 520 MB, reserved memory is 490 MB, peak memory is 521 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (56 clock/control pins, 2 other pins).
SYN-4016 : Net clk_25m driven by BUFG (72 clock/control pins, 1 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll_test/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll_test/pll_inst.
SYN-4024 : Net "u2_Display/clk1s" drive clk pins.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_25m as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4025 : Tag rtl::Net u2_Display/clk1s as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u2_Display/clk1s to drive 54 clock pins.
PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 7208 instances
RUN-1001 : 3792 luts, 181 seqs, 2126 mslices, 1060 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10859 nets
RUN-1001 : 5703 nets have 2 pins
RUN-1001 : 4902 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 123 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7206 instances, 3792 luts, 181 seqs, 3186 slices, 269 macros(3186 instances: 2126 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.25336e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7206.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.79401e+06, overlap = 159
PHY-3002 : Step(2): len = 1.15124e+06, overlap = 393.656
PHY-3002 : Step(3): len = 791685, overlap = 589.406
PHY-3002 : Step(4): len = 607690, overlap = 703.719
PHY-3002 : Step(5): len = 487783, overlap = 790.25
PHY-3002 : Step(6): len = 398584, overlap = 911.063
PHY-3002 : Step(7): len = 332381, overlap = 1002.28
PHY-3002 : Step(8): len = 276336, overlap = 1051.22
PHY-3002 : Step(9): len = 261645, overlap = 1118.75
PHY-3002 : Step(10): len = 237219, overlap = 1193.38
PHY-3002 : Step(11): len = 222723, overlap = 1268.16
PHY-3002 : Step(12): len = 190866, overlap = 1323.78
PHY-3002 : Step(13): len = 189067, overlap = 1332.44
PHY-3002 : Step(14): len = 179629, overlap = 1342.91
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13247e-06
PHY-3002 : Step(15): len = 222683, overlap = 1210.91
PHY-3002 : Step(16): len = 232027, overlap = 1194.94
PHY-3002 : Step(17): len = 217175, overlap = 1099.44
PHY-3002 : Step(18): len = 254511, overlap = 816.063
PHY-3002 : Step(19): len = 259302, overlap = 702.156
PHY-3002 : Step(20): len = 242438, overlap = 658
PHY-3002 : Step(21): len = 243117, overlap = 645.281
PHY-3002 : Step(22): len = 239833, overlap = 624.5
PHY-3002 : Step(23): len = 235296, overlap = 598.719
PHY-3002 : Step(24): len = 233356, overlap = 584.188
PHY-3002 : Step(25): len = 229640, overlap = 568.406
PHY-3002 : Step(26): len = 233752, overlap = 567.594
PHY-3002 : Step(27): len = 238477, overlap = 541.094
PHY-3002 : Step(28): len = 241236, overlap = 513.344
PHY-3002 : Step(29): len = 235099, overlap = 477.438
PHY-3002 : Step(30): len = 233556, overlap = 461.75
PHY-3002 : Step(31): len = 231826, overlap = 453.188
PHY-3002 : Step(32): len = 223683, overlap = 436.219
PHY-3002 : Step(33): len = 208709, overlap = 427.906
PHY-3002 : Step(34): len = 201258, overlap = 395.719
PHY-3002 : Step(35): len = 201876, overlap = 387.438
PHY-3002 : Step(36): len = 201130, overlap = 365.719
PHY-3002 : Step(37): len = 203293, overlap = 363.438
PHY-3002 : Step(38): len = 195528, overlap = 362.281
PHY-3002 : Step(39): len = 196011, overlap = 354.063
PHY-3002 : Step(40): len = 196796, overlap = 340.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.26494e-06
PHY-3002 : Step(41): len = 189354, overlap = 333.875
PHY-3002 : Step(42): len = 190704, overlap = 330.719
PHY-3002 : Step(43): len = 192154, overlap = 323.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.52987e-06
PHY-3002 : Step(44): len = 201179, overlap = 286.281
PHY-3002 : Step(45): len = 203613, overlap = 275.094
PHY-3002 : Step(46): len = 214819, overlap = 182.781
PHY-3002 : Step(47): len = 219826, overlap = 162.469
PHY-3002 : Step(48): len = 214199, overlap = 153.75
PHY-3002 : Step(49): len = 215544, overlap = 144.906
PHY-3002 : Step(50): len = 214444, overlap = 144.281
PHY-3002 : Step(51): len = 213111, overlap = 154.531
PHY-3002 : Step(52): len = 210562, overlap = 157.375
PHY-3002 : Step(53): len = 208839, overlap = 149.938
PHY-3002 : Step(54): len = 209284, overlap = 145.219
PHY-3002 : Step(55): len = 209789, overlap = 141.625
PHY-3002 : Step(56): len = 209789, overlap = 141.625
PHY-3002 : Step(57): len = 206729, overlap = 146.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.05974e-06
PHY-3002 : Step(58): len = 212893, overlap = 130.438
PHY-3002 : Step(59): len = 212893, overlap = 130.438
PHY-3002 : Step(60): len = 210027, overlap = 127
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.49303e-05
PHY-3002 : Step(61): len = 228838, overlap = 103.281
PHY-3002 : Step(62): len = 231163, overlap = 100.188
PHY-3002 : Step(63): len = 226320, overlap = 94.5313
PHY-3002 : Step(64): len = 230570, overlap = 91.8125
PHY-3002 : Step(65): len = 237947, overlap = 92.0313
PHY-3002 : Step(66): len = 237736, overlap = 84.4375
PHY-3002 : Step(67): len = 231815, overlap = 78.25
PHY-3002 : Step(68): len = 233003, overlap = 74.9688
PHY-3002 : Step(69): len = 234741, overlap = 75.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.98606e-05
PHY-3002 : Step(70): len = 229685, overlap = 71.5
PHY-3002 : Step(71): len = 231384, overlap = 67.0625
PHY-3002 : Step(72): len = 235816, overlap = 59.0625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.97211e-05
PHY-3002 : Step(73): len = 239742, overlap = 51.6875
PHY-3002 : Step(74): len = 241468, overlap = 51.3125
PHY-3002 : Step(75): len = 253884, overlap = 32.4375
PHY-3002 : Step(76): len = 260080, overlap = 22.9375
PHY-3002 : Step(77): len = 252504, overlap = 17.5625
PHY-3002 : Step(78): len = 251287, overlap = 27.875
PHY-3002 : Step(79): len = 252441, overlap = 32.0625
PHY-3002 : Step(80): len = 252970, overlap = 39.0313
PHY-3002 : Step(81): len = 250927, overlap = 48.375
PHY-3002 : Step(82): len = 247796, overlap = 43.8438
PHY-3002 : Step(83): len = 247737, overlap = 44.2188
PHY-3002 : Step(84): len = 248426, overlap = 42.8438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000119442
PHY-3002 : Step(85): len = 250235, overlap = 42.4688
PHY-3002 : Step(86): len = 251641, overlap = 40.3438
PHY-3002 : Step(87): len = 253163, overlap = 38.9688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000217485
PHY-3002 : Step(88): len = 254080, overlap = 38.1563
PHY-3002 : Step(89): len = 254789, overlap = 37.625
PHY-3002 : Step(90): len = 257624, overlap = 34.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005825s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 477072, over cnt = 1610(4%), over = 2718, worst = 6
PHY-1002 : len = 499592, over cnt = 965(2%), over = 1463, worst = 6
PHY-1002 : len = 513712, over cnt = 485(1%), over = 721, worst = 6
PHY-1002 : len = 519320, over cnt = 207(0%), over = 310, worst = 6
PHY-1002 : len = 517168, over cnt = 76(0%), over = 139, worst = 6
PHY-1001 : End global iterations;  0.116941s wall, 0.250000s user + 0.125000s system = 0.375000s CPU (320.7%)

PHY-3001 : End congestion estimation;  0.282568s wall, 0.453125s user + 0.125000s system = 0.578125s CPU (204.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.83518e-06
PHY-3002 : Step(91): len = 248592, overlap = 91.9063
PHY-3002 : Step(92): len = 248916, overlap = 91.8438
PHY-3002 : Step(93): len = 242654, overlap = 101.781
PHY-3002 : Step(94): len = 243569, overlap = 105.219
PHY-3002 : Step(95): len = 244076, overlap = 123.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36704e-05
PHY-3002 : Step(96): len = 234433, overlap = 121.063
PHY-3002 : Step(97): len = 234433, overlap = 121.063
PHY-3002 : Step(98): len = 236578, overlap = 109.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.73407e-05
PHY-3002 : Step(99): len = 238407, overlap = 98.125
PHY-3002 : Step(100): len = 238407, overlap = 98.125
PHY-3002 : Step(101): len = 238254, overlap = 97.4688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 58%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 447904, over cnt = 1530(4%), over = 2664, worst = 6
PHY-1002 : len = 472912, over cnt = 889(2%), over = 1326, worst = 6
PHY-1002 : len = 488504, over cnt = 510(1%), over = 708, worst = 5
PHY-1002 : len = 493928, over cnt = 196(0%), over = 283, worst = 4
PHY-1002 : len = 493376, over cnt = 82(0%), over = 132, worst = 4
PHY-1001 : End global iterations;  0.123527s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (253.0%)

PHY-3001 : End congestion estimation;  0.298033s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (167.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17066e-05
PHY-3002 : Step(102): len = 241757, overlap = 376.75
PHY-3002 : Step(103): len = 241757, overlap = 376.75
PHY-3002 : Step(104): len = 238533, overlap = 398.313
PHY-3002 : Step(105): len = 239267, overlap = 396.5
PHY-3002 : Step(106): len = 239683, overlap = 396.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.34133e-05
PHY-3002 : Step(107): len = 240167, overlap = 362.281
PHY-3002 : Step(108): len = 241078, overlap = 357.719
PHY-3002 : Step(109): len = 242730, overlap = 350.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.68265e-05
PHY-3002 : Step(110): len = 254081, overlap = 326.813
PHY-3002 : Step(111): len = 258083, overlap = 323.906
PHY-3002 : Step(112): len = 263084, overlap = 269.688
PHY-3002 : Step(113): len = 264071, overlap = 267.531
PHY-3002 : Step(114): len = 264802, overlap = 239.563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.36531e-05
PHY-3002 : Step(115): len = 270935, overlap = 217.813
PHY-3002 : Step(116): len = 270935, overlap = 217.813
PHY-3002 : Step(117): len = 271982, overlap = 215.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016854
PHY-3002 : Step(118): len = 284415, overlap = 197.531
PHY-3002 : Step(119): len = 290683, overlap = 191.031
PHY-3002 : Step(120): len = 296238, overlap = 175.094
PHY-3002 : Step(121): len = 297846, overlap = 172.813
PHY-3002 : Step(122): len = 300499, overlap = 147.688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 498.59 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 527504, over cnt = 1415(4%), over = 2069, worst = 6
PHY-1002 : len = 539376, over cnt = 888(2%), over = 1220, worst = 4
PHY-1002 : len = 545856, over cnt = 411(1%), over = 565, worst = 4
PHY-1002 : len = 546264, over cnt = 202(0%), over = 292, worst = 4
PHY-1002 : len = 547456, over cnt = 91(0%), over = 139, worst = 4
PHY-1001 : End global iterations;  0.127321s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (233.2%)

PHY-1001 : End incremental global routing;  0.306165s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (153.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_top.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36499, tnet num: 10857, tinst num: 7206, tnode num: 37093, tedge num: 65100.
TMR-2508 : Levelizing timing graph completed, there are 835 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.751015s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (101.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.544159s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (112.3%)

OPT-1001 : End physical optimization;  1.642200s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (111.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3792 LUT to BLE ...
SYN-4008 : Packed 3792 LUT and 86 SEQ to BLE.
SYN-4003 : Packing 95 remaining SEQ's ...
SYN-4005 : Packed 50 SEQ with LUT/SLICE
SYN-4006 : 3670 single LUT's are left
SYN-4006 : 45 single SEQ's are left
SYN-4011 : Packing model "uart_top" (AL_USER_NORMAL) with 3837/7072 primitive instances ...
PHY-3001 : End packing;  0.438736s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (92.6%)

PHY-1001 : Populate physical database on model uart_top.
RUN-1001 : There are total 5184 instances
RUN-1001 : 2568 mslices, 2567 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10775 nets
RUN-1001 : 5620 nets have 2 pins
RUN-1001 : 4901 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 5182 instances, 5135 slices, 269 macros(3186 instances: 2126 mslices 1060 lslices)
PHY-3001 : Cell area utilization is 59%
PHY-3001 : After packing: Len = 301895, Over = 214.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 526848, over cnt = 1370(3%), over = 2002, worst = 5
PHY-1002 : len = 538776, over cnt = 813(2%), over = 1118, worst = 4
PHY-1002 : len = 543480, over cnt = 420(1%), over = 558, worst = 4
PHY-1002 : len = 546208, over cnt = 148(0%), over = 199, worst = 4
PHY-1002 : len = 545800, over cnt = 72(0%), over = 94, worst = 4
PHY-1001 : End global iterations;  0.131942s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (189.5%)

PHY-3001 : End congestion estimation;  0.330051s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (137.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27859e-05
PHY-3002 : Step(123): len = 269318, overlap = 251
PHY-3002 : Step(124): len = 264827, overlap = 264
PHY-3002 : Step(125): len = 259529, overlap = 282.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.7919e-05
PHY-3002 : Step(126): len = 278240, overlap = 244.75
PHY-3002 : Step(127): len = 280861, overlap = 240.75
PHY-3002 : Step(128): len = 286278, overlap = 226
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.58381e-05
PHY-3002 : Step(129): len = 303145, overlap = 189.5
PHY-3002 : Step(130): len = 308081, overlap = 181.25
PHY-3002 : Step(131): len = 318933, overlap = 162.25
PHY-3002 : Step(132): len = 323193, overlap = 156.5
PHY-3002 : Step(133): len = 319898, overlap = 167.5
PHY-3002 : Step(134): len = 316908, overlap = 165.5
PHY-3002 : Step(135): len = 314729, overlap = 166.25
PHY-3002 : Step(136): len = 316499, overlap = 170.5
PHY-3002 : Step(137): len = 318450, overlap = 169.75
PHY-3002 : Step(138): len = 318242, overlap = 161.75
PHY-3002 : Step(139): len = 318232, overlap = 164
PHY-3002 : Step(140): len = 316269, overlap = 165.75
PHY-3002 : Step(141): len = 316269, overlap = 165.75
PHY-3002 : Step(142): len = 316040, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000151483
PHY-3002 : Step(143): len = 329922, overlap = 150.25
PHY-3002 : Step(144): len = 336823, overlap = 143.75
PHY-3002 : Step(145): len = 341185, overlap = 138.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000302965
PHY-3002 : Step(146): len = 346458, overlap = 123.75
PHY-3002 : Step(147): len = 349085, overlap = 124.5
PHY-3002 : Step(148): len = 354683, overlap = 118.75
PHY-3002 : Step(149): len = 359176, overlap = 114
PHY-3002 : Step(150): len = 362162, overlap = 111
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.614249s wall, 0.640625s user + 0.484375s system = 1.125000s CPU (183.2%)

PHY-3001 : Trial Legalized: Len = 404422
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 687248, over cnt = 668(1%), over = 810, worst = 3
PHY-1002 : len = 690840, over cnt = 381(1%), over = 452, worst = 3
PHY-1002 : len = 691944, over cnt = 183(0%), over = 219, worst = 3
PHY-1002 : len = 690992, over cnt = 61(0%), over = 74, worst = 2
PHY-1002 : len = 691008, over cnt = 36(0%), over = 43, worst = 2
PHY-1001 : End global iterations;  0.157978s wall, 0.312500s user + 0.062500s system = 0.375000s CPU (237.4%)

PHY-3001 : End congestion estimation;  0.370945s wall, 0.546875s user + 0.062500s system = 0.609375s CPU (164.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000102008
PHY-3002 : Step(151): len = 360033, overlap = 39
PHY-3002 : Step(152): len = 351092, overlap = 62.25
PHY-3002 : Step(153): len = 354063, overlap = 64.5
PHY-3002 : Step(154): len = 354664, overlap = 63.5
PHY-3002 : Step(155): len = 355017, overlap = 61.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019817s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (236.5%)

PHY-3001 : Legalized: Len = 370117, Over = 0
PHY-3001 : End spreading;  0.014705s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.3%)

PHY-3001 : Final: Len = 370117, Over = 0
RUN-1003 : finish command "place" in  12.043912s wall, 33.312500s user + 4.062500s system = 37.375000s CPU (310.3%)

RUN-1004 : used memory is 589 MB, reserved memory is 566 MB, peak memory is 630 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 5184 instances
RUN-1001 : 2568 mslices, 2567 lslices, 41 pads, 0 brams, 0 dsps
RUN-1001 : There are total 10775 nets
RUN-1001 : 5620 nets have 2 pins
RUN-1001 : 4901 nets have [3 - 5] pins
RUN-1001 : 83 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 119 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 636744, over cnt = 830(2%), over = 1024, worst = 3
PHY-1002 : len = 641688, over cnt = 485(1%), over = 570, worst = 3
PHY-1002 : len = 643424, over cnt = 190(0%), over = 230, worst = 3
PHY-1002 : len = 642984, over cnt = 90(0%), over = 110, worst = 2
PHY-1002 : len = 642560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.128758s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (145.6%)

PHY-1001 : End global routing;  0.680064s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (110.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.101365s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (107.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000056s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 72% nets.
PHY-1002 : len = 893616, over cnt = 302(0%), over = 302, worst = 1
PHY-1001 : End Routed; 5.514123s wall, 16.546875s user + 0.406250s system = 16.953125s CPU (307.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 889208, over cnt = 52(0%), over = 52, worst = 1
PHY-1001 : End DR Iter 1; 0.113496s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (165.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 889360, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.079124s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (138.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 889384, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 889384
PHY-1001 : End DR Iter 3; 0.072059s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (86.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_25m will be merged with clock u_pll_test/clk0_buf
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : clock net u2_Display/clk1s_gclk_net will be merged with clock u2_Display/clk1s
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.442121s wall, 23.734375s user + 0.828125s system = 24.562500s CPU (182.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.025037s wall, 25.359375s user + 0.890625s system = 26.250000s CPU (174.7%)

RUN-1004 : used memory is 729 MB, reserved memory is 714 MB, peak memory is 1147 MB
RUN-1002 : start command "report_area -io_info -file uart_phy.area"
RUN-1001 : standard
***Report Model: uart_top***

IO Statistics
#IO                      41
  #input                 12
  #output                29
  #inout                  0

Utilization Statistics
#lut                  10164   out of  19600   51.86%
#reg                    181   out of  19600    0.92%
#le                   10209
  #lut only           10028   out of  10209   98.23%
  #reg only              45   out of  10209    0.44%
  #lut&reg              136   out of  10209    1.33%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     41   out of    188   21.81%
  #ireg                   0
  #oreg                   1
  #treg                   0
#pll                      2   out of      4   50.00%
#gclk                     4   out of     16   25.00%


Detailed IO Report

Name          Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m       INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
ext_rst_n     INPUT         L12          LVCMOS25       N/A               PULLUP       NONE                     
on_off[7]     INPUT         P8           LVCMOS25       N/A               PULLUP       NONE                     
on_off[6]     INPUT         N6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[5]     INPUT         P6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[4]     INPUT         M6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[3]     INPUT         T6           LVCMOS25       N/A               PULLUP       NONE                     
on_off[2]     INPUT         T5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[1]     INPUT         R5           LVCMOS25       N/A               PULLUP       NONE                     
on_off[0]     INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
rst_n         INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
uart_rx       INPUT         F16          LVCMOS25       N/A               PULLUP       NONE                     
uart_tx       OUTPUT        E16          LVCMOS25       8                 NONE         OREG                     
vga_b[7]      OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]      OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]      OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]      OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]      OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]      OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]      OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]      OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk       OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de        OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]      OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]      OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]      OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]      OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]      OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]      OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]      OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]      OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs        OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]      OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]      OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]      OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]      OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]      OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]      OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]      OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]      OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs        OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db uart_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db uart_pr.db" in  3.034285s wall, 2.703125s user + 0.234375s system = 2.937500s CPU (96.8%)

RUN-1004 : used memory is 702 MB, reserved memory is 679 MB, peak memory is 1147 MB
RUN-1002 : start command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 5184
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 10775, pip num: 80883
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3045 valid insts, and 294281 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file uart.bit.
RUN-1003 : finish command "bitgen -bit uart.bit -version 0X00 -g ucode:000000000000000000000000" in  12.884855s wall, 91.640625s user + 0.234375s system = 91.875000s CPU (713.0%)

RUN-1004 : used memory is 832 MB, reserved memory is 819 MB, peak memory is 1147 MB
RUN-1002 : start command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit uart.bit" in  1.558002s wall, 1.562500s user + 0.156250s system = 1.718750s CPU (110.3%)

RUN-1004 : used memory is 927 MB, reserved memory is 895 MB, peak memory is 1147 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.622459s wall, 0.640625s user + 0.062500s system = 0.703125s CPU (9.2%)

RUN-1004 : used memory is 955 MB, reserved memory is 925 MB, peak memory is 1147 MB
RUN-1003 : finish command "download -bit uart.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.837049s wall, 2.406250s user + 0.328125s system = 2.734375s CPU (27.8%)

RUN-1004 : used memory is 908 MB, reserved memory is 876 MB, peak memory is 1147 MB
GUI-1001 : Download success!
