#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov  9 18:04:24 2020
# Process ID: 20156
# Current directory: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9744 C:\Users\bianc\Desktop\Facultate\An 3\SSC\Laborator\Laborator 6\project_5.2\project_5.2.xpr
# Log file: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/vivado.log
# Journal file: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 6/project_5.2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.762 ; gain = 0.000
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 4/project_4.6/project_4.6.srcs/sources_1/imports/new/displ7seg.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBoothPlaca.vhd} w ]
add_files {{C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBoothPlaca.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse {{C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 4/project_4.6/project_4.6.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_1 {{C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 4/project_4.6/project_4.6.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  9 18:18:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  9 18:19:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  9 19:25:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  9 19:26:26 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov  9 19:29:42 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 10 13:46:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Nov 10 13:48:23 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 10 13:50:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Nov 10 14:09:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Nov 10 14:10:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 10 14:15:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/ADDN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/FD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/FDN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FDN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/SRRN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SRRN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/bianc/Desktop/Facultate/An -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/bianc/Desktop/Facultate/An" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 10 17:41:56 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1356.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/ADDN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/ADDN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.238 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov 10 23:07:23 2020] Launched synth_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Nov 10 23:08:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Nov 10 23:09:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov 11 09:30:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov 11 09:31:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 11 09:33:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/ADDN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.238 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov 11 09:49:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov 11 09:50:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 11 09:52:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1356.238 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov 11 10:31:43 2020] Launched synth_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov 11 10:33:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 11 10:34:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.238 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov 11 11:04:23 2020] Launched synth_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov 11 11:09:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/SRRN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SRRN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1356.238 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Nov 11 11:16:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Nov 11 11:19:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Nov 11 11:23:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/SRRN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SRRN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 8 [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd:86]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit inmultirebooth_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.238 ; gain = 0.000
add_bp {C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd} 80
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/bianc/Desktop/Facultate/An' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/bianc/Desktop/Facultate/An' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/bianc/Desktop/Facultate/An' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/bianc/Desktop/Facultate/An' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
ERROR: [VRFC 10-4982] syntax error near 'wait' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd:91]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd:39]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/bianc/Desktop/Facultate/An' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/bianc/Desktop/Facultate/An' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1537.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/constrs_1/imports/Laborator 4/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1648.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1753.066 ; gain = 396.828
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/synth/func/xsim/inmultireBooth_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/synth/func/xsim/inmultireBooth_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/synth/func/xsim/inmultireBooth_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FDN'
INFO: [VRFC 10-3107] analyzing entity 'SRRN'
INFO: [VRFC 10-3107] analyzing entity 'SRRN_0'
INFO: [VRFC 10-3107] analyzing entity 'UC'
INFO: [VRFC 10-3107] analyzing entity 'displ7seg'
INFO: [VRFC 10-3107] analyzing entity 'xil_defaultlib_FD'
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
INFO: [VRFC 10-3107] analyzing entity 'inmultireBoothPlaca'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/ADDN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/FD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/FDN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FDN'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'fdn' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/FDN.vhd:35]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/SRRN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SRRN'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'srrn' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/SRRN.vhd:35]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UC'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'uc' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/UC.vhd:36]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'inmultirebooth' [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sources_1/new/inmultireBooth.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/synth/func/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_func_synth xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_func_synth xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_func_synth

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/bianc/Desktop/Facultate/An -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/bianc/Desktop/Facultate/An" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 11 15:12:42 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_func_synth -key {Post-Synthesis:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source inmultireBooth_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inmultireBooth_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2047.789 ; gain = 691.551
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:inmultireBooth_tb' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.srcs/sim_1/new/inmultireBooth_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'inmultireBooth_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FDN [\FDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.FD [fd_default]
Compiling architecture behavioral of entity xil_defaultlib.SRRN [\SRRN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.ADDN [\ADDN(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.UC [\UC(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.inmultireBooth [inmultirebooth_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultirebooth_tb
Built simulation snapshot inmultireBooth_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/bianc/Desktop/Facultate/An' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'inmultireBooth_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj inmultireBooth_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
"xelab -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b186c0d545448faa88f04f5aa61a40e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultireBooth_tb_behav xil_defaultlib.inmultireBooth_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.2/project_5.2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inmultireBooth_tb_behav -key {Behavioral:sim_1:Functional:inmultireBooth_tb} -tclbatch {inmultireBooth_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/bianc/Desktop/Facultate/An' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 11 15:17:34 2020...
