Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov  8 17:32:11 2021
| Host         : DESKTOP-OHUA18E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3_control_sets_placed.rpt
| Design       : Basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           12 |
| Yes          | No                    | No                     |              70 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              45 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|      Clock Signal     |                  Enable Signal                 |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+-----------------------+------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG        | inst_Programmer/inst_UART/sample               | inst_Programmer/inst_UART/rx_state[bits][7]_i_1_n_0     |                1 |              4 |
|  rx_state_reg[enable] | inst_Programmer/memory[3]_3                    |                                                         |                2 |              4 |
|  clock_BUFG           |                                                |                                                         |                4 |              4 |
|  rx_state_reg[enable] |                                                |                                                         |                3 |              6 |
|  rx_state_reg[enable] | inst_Programmer/memory[5]_5                    |                                                         |                2 |              7 |
|  rx_state_reg[enable] | inst_Programmer/memory[2]_4                    |                                                         |                4 |              8 |
|  rx_state_reg[enable] | inst_Programmer/memory[1]_2                    |                                                         |                4 |              8 |
|  rx_state_reg[enable] | inst_Programmer/memory[0]_0                    |                                                         |                4 |              8 |
|  clk_IBUF_BUFG        | inst_Programmer/inst_UART/rx_state_next[nbits] | inst_Programmer/inst_UART/rx_state[bits][7]_i_1_n_0     |                5 |              9 |
|  clk_IBUF_BUFG        |                                                |                                                         |                8 |             16 |
|  clk_IBUF_BUFG        | inst_Programmer/address_reg[10]_0              |                                                         |                4 |             16 |
|  clk_IBUF_BUFG        | inst_Programmer/address_reg[10]_2              |                                                         |                4 |             16 |
|  clk_IBUF_BUFG        | inst_Programmer/address_reg[9]_0               |                                                         |                4 |             16 |
|  clk_IBUF_BUFG        | inst_Programmer/address_reg[10]_1              |                                                         |                4 |             16 |
|  clk_IBUF_BUFG        | inst_Programmer/address_reg[10]_3              |                                                         |                4 |             16 |
|  clock_BUFG           | inst_ROM/enableA                               | inst_Programmer/clear                                   |                4 |             16 |
|  clk_IBUF_BUFG        | inst_Programmer/address_reg[9]_1               |                                                         |                4 |             16 |
|  clock_BUFG           | inst_CPU/inst_ControlUnit/bussy_reg            | inst_Programmer/clear                                   |                4 |             16 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_1                    |                                                         |                4 |             16 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_5                    |                                                         |                4 |             16 |
|  clk_IBUF_BUFG        |                                                | inst_Display_Controller/clock_divide_counter[0]_i_1_n_0 |                5 |             17 |
|  clk_IBUF_BUFG        |                                                | inst_Clock_Divider/clear__0                             |                7 |             27 |
|  rx_state_reg[enable] | inst_Programmer/inst_UART/E[0]                 |                                                         |               18 |             35 |
|  clock_BUFG           | inst_ROM/bussy_reg_10                          |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/bussy_reg_14                          |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/bussy_reg_8                           |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/bussy_reg_12                          |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/bussy_reg_9                           |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/bussy_reg_7                           |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/bussy_reg_13                          |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/bussy_reg_11                          |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[9]_0                          |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg_8_sn_1                        |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[9]_1                          |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[9]_3                          |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[9]_5                          |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[9]_2                          |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/bussy_reg_6                           |                                                         |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[9]_4                          |                                                         |               16 |             64 |
|  clk_IBUF_BUFG        | inst_Programmer/address_reg[11]_0              |                                                         |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_0                    |                                                         |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_2                    |                                                         |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_3                    |                                                         |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_4                    |                                                         |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/address_reg[11]_2              |                                                         |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/address_reg[11]_3              |                                                         |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/address_reg[11]_1              |                                                         |               23 |             92 |
+-----------------------+------------------------------------------------+---------------------------------------------------------+------------------+----------------+


