<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: import/chips/p10/procedures/xml/error_info/p10_memory_mss_freq.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER EKB Project                                                  -->
<!--                                                                        -->
<!-- COPYRIGHT 2019,2021                                                    -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<hwpErrors>

  <hwpError>
    <rc>RC_MSS_BAD_CL_CAST</rc>
    <description>
        Calculated Cas Latency exceeds the 8-bit limit. Error calculating
    </description>
    <ffdc>CL</ffdc>
    <callout>
        <procedure>CODE</procedure>
        <priority>HIGH</priority>
    </callout>
    <callout>
      <childTargets>
          <parent>PORT_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <hw>
        <hwid>VPD_PART</hwid>
        <refTarget>PORT_TARGET</refTarget>
      </hw>
      <priority>LOW</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_BAD_FREQ_CALCULATED</rc>
    <description>
        No frequency found for MC Either bad mrw attribute or no DIMMS installed?
        Should be a code bug if we get here
    </description>
    <ffdc>MSS_FREQ</ffdc>
    <ffdc>SUPPORTED_FREQ_0</ffdc>
    <ffdc>SUPPORTED_FREQ_1</ffdc>
    <ffdc>SUPPORTED_FREQ_2</ffdc>
    <ffdc>SUPPORTED_FREQ_3</ffdc>
    <ffdc>TARGET</ffdc>
    <ffdc>PROC_TYPE</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FREQ_NOT_EQUAL_MAX_DOMAIN_FREQ</rc>
    <description>
      Case when mss_freq speeds are different and sync mode is required,
      and mss_freq is not equal to max freq in domain.
    </description>
    <ffdc>MSS_FREQ</ffdc>
    <ffdc>DOMAIN_FREQ</ffdc>
    <ffdc>MEM_PORT_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <childTargets>
        <parent>MEM_PORT_TARGET</parent>
        <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
      <childTargets>
        <parent>MEM_PORT_TARGET</parent>
        <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
    </deconfigure>
    <callout>
      <procedure>MEMORY_PLUGGING_ERROR</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <!-- Cronus only error when we can't match DIMM speeds to sync mode -->
  <hwpError>
    <rc>RC_MSS_FAILED_SYNC_MODE</rc>
    <description>
      DIMM speeds are different and sync mode is required
    </description>
    <ffdc>NEST_FREQ</ffdc>
    <ffdc>MEM_FREQ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_EMPTY_FREQ_TARGET_VECTOR_PASSED</rc>
    <description>
       Empty freq target vector found when constructing dimm speed mapping
    </description>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_ERROR_FINDING_DIMM_SPEED_MAP</rc>
    <description>
       Empty MCBIST target vector found when constructing dimm speed mapping
    </description>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_ALL_TARGETS_HAVE_0_FREQ</rc>
    <description>
       All targets in the freq domain (MCBIST or port) have 0 MSS_FREQ, but there are dimms still configured?
    </description>
    <ffdc>VECTOR_SIZE</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_MRW_FREQ_MAX_FREQ_EMPTY_SET</rc>
    <description>
      When considering the frequencies in the MRW and the max supported
      frequencies based on DIMM config (MAX_ALLOWED_DIMM_FREQ), there are no applicable frequencies
      remaining
      If sync mode required, frequencies have to match a nest frequency
      Note: at this time this is a cronus only error
    </description>
    <ffdc>MSS_VPD_FREQ_0</ffdc>
    <ffdc>MSS_VPD_FREQ_1</ffdc>
    <ffdc>MSS_VPD_FREQ_2</ffdc>
    <ffdc>MSS_VPD_FREQ_3</ffdc>
    <ffdc>MSS_MAX_FREQ_0</ffdc>
    <ffdc>MSS_MAX_FREQ_1</ffdc>
    <ffdc>MSS_MAX_FREQ_2</ffdc>
    <ffdc>MSS_MAX_FREQ_3</ffdc>
    <ffdc>MSS_MAX_FREQ_4</ffdc>
    <ffdc>MSS_NEST_FREQ_0</ffdc>
    <ffdc>MSS_NEST_FREQ_1</ffdc>
    <ffdc>MSS_NEST_FREQ_2</ffdc>
    <ffdc>MSS_NEST_FREQ_3</ffdc>
    <ffdc>MSS_NEST_FREQ_4</ffdc>
    <ffdc>REQUIRED_SYNC_MODE</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
     <callout>
      <childTargets>
          <parent>MCBIST_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>

</hwpErrors>
