
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001353                       # Number of seconds simulated
sim_ticks                                  1352518000                       # Number of ticks simulated
final_tick                                 1352518000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  81886                       # Simulator instruction rate (inst/s)
host_op_rate                                   155391                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106995147                       # Simulator tick rate (ticks/s)
host_mem_usage                                 709108                       # Number of bytes of host memory used
host_seconds                                    12.64                       # Real time elapsed on the host
sim_insts                                     1035109                       # Number of instructions simulated
sim_ops                                       1964291                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          119744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              154816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       119744                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         119744                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1871                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              548                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2419                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           88534127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           25930893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              114465020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      88534127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          88534127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          88534127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          25930893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             114465020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1871.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       548.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4965                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2419                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2419                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  154816                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   154816                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 67                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                264                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                282                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                170                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                155                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                115                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                60                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1352425000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2419                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1688                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      613                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      101                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          585                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     260.266667                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    161.855386                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    276.449029                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           238     40.68%     40.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          142     24.27%     64.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           67     11.45%     76.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           30      5.13%     81.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      5.13%     86.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           25      4.27%     90.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.88%     92.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      1.54%     94.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           33      5.64%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           585                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       119744                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35072                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 88534126.717722058296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 25930893.341160707176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1871                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          548                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     68647250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     35217500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36690.14                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     64265.51                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      58508500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                103864750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12095000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      24187.06                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 42937.06                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        114.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     114.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.89                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.89                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.10                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1822                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.32                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      559084.33                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.32                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2513280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1305480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10774260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              25074300                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2003040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        134743440                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         49068000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         215749620                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               478812960                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             354.015961                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1291930000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3852500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15860000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     868846250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    127781000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       40700750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    295477500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1749300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    914595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6497400                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          74371440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25984590                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4698720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        237139380                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        140615520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         111864000                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               603834945                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             446.452428                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1283254000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       9239000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       31460000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     397067750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    366184750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       28515250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    520051250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  391083                       # Number of BP lookups
system.cpu.branchPred.condPredicted            391083                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             63610                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               141993                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  109398                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              24733                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          141993                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              68406                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            73587                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        25701                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      405403                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      306709                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2280                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           265                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      327112                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           748                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1352518000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2705037                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             205479                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2107362                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      391083                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             177804                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2361274                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  129250                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          8                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                  396                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5857                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    326488                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3222                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2637803                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.538839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.802034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   520659     19.74%     19.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   175134      6.64%     26.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1942010     73.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2637803                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.144576                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.779051                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   371722                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                264297                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1817534                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                119625                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  64625                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3570532                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                222941                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  64625                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   605764                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   66617                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2060                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1698956                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                199781                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3341562                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                111102                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   120                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  73369                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      5                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76699                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              946                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             3011410                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7960931                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5854349                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              6301                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1750547                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1260863                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 41                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             38                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    171529                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               563576                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              400320                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             64478                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            24459                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3115917                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 980                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2403353                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            127637                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1152605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2006051                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            964                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2637803                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.911119                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.763416                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              896304     33.98%     33.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1079645     40.93%     74.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              661854     25.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2637803                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  727379     79.63%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    352      0.04%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 132551     14.51%     94.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 53156      5.82%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11329      0.47%      0.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1631735     67.89%     68.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1559      0.06%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    82      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  846      0.04%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  294      0.01%     68.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 301      0.01%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               438739     18.26%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              316336     13.16%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1567      0.07%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            547      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2403353                       # Type of FU issued
system.cpu.iq.rate                           0.888473                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      913480                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.380086                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8477694                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4261385                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2237780                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7932                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               8916                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2703                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3301529                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3975                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           148175                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       224313                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          874                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          853                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       110080                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           94                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           129                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  64625                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   38959                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5080                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3116897                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             63536                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                563576                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               400320                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                355                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    329                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4335                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            853                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          25316                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        42521                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                67837                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2264665                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                405130                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            138688                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       711775                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   198162                       # Number of branches executed
system.cpu.iew.exec_stores                     306645                       # Number of stores executed
system.cpu.iew.exec_rate                     0.837203                       # Inst execution rate
system.cpu.iew.wb_sent                        2246150                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2240483                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1533570                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2721002                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.828263                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.563605                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1040624                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             63978                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2539867                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.773383                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.881599                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1340019     52.76%     52.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       435405     17.14%     69.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       764443     30.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2539867                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1035109                       # Number of instructions committed
system.cpu.commit.committedOps                1964291                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         629503                       # Number of memory references committed
system.cpu.commit.loads                        339263                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     187086                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2460                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1947020                       # Number of committed integer instructions.
system.cpu.commit.function_calls                70179                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5141      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1326762     67.54%     67.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1481      0.08%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.04%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.01%     67.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.01%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          338635     17.24%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         289764     14.75%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          628      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          476      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1964291                       # Class of committed instruction
system.cpu.commit.bw_lim_events                764443                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4780339                       # The number of ROB reads
system.cpu.rob.rob_writes                     6107894                       # The number of ROB writes
system.cpu.timesIdled                             831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           67234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1035109                       # Number of Instructions Simulated
system.cpu.committedOps                       1964291                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.613287                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.613287                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.382660                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.382660                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3939425                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1702730                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3368                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1920                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    333249                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   311982                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1060974                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.992547                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              538539                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12258                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.933676                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.992547                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4372634                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4372634                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       239358                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239358                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       286900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         286900                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       526258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           526258                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       526258                       # number of overall hits
system.cpu.dcache.overall_hits::total          526258                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15408                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15408                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3381                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        18789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18789                       # number of overall misses
system.cpu.dcache.overall_misses::total         18789                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    211331500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    211331500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     82099500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     82099500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    293431000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    293431000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    293431000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    293431000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       254766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       254766                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       545047                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       545047                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       545047                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       545047                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060479                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011647                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011647                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034472                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034472                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034472                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13715.699637                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13715.699637                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24282.608696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24282.608696                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15617.169621                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15617.169621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15617.169621                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15617.169621                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1389                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               131                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.603053                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11380                       # number of writebacks
system.cpu.dcache.writebacks::total             11380                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6414                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6414                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           97                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           97                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6511                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6511                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6511                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8994                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3284                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        12278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12278                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    123026001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    123026001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     78156499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78156499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    201182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    201182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    201182500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    201182500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011313                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022526                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022526                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022526                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022526                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13678.674783                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13678.674783                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23799.177527                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23799.177527                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16385.608405                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16385.608405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16385.608405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16385.608405                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12242                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           500.414563                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              325680                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5067                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             64.274719                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   500.414563                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.977372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977372                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2616971                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2616971                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       320613                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          320613                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       320613                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           320613                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       320613                       # number of overall hits
system.cpu.icache.overall_hits::total          320613                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5875                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5875                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         5875                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5875                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5875                       # number of overall misses
system.cpu.icache.overall_misses::total          5875                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    237574000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    237574000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    237574000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    237574000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    237574000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    237574000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       326488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       326488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       326488                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       326488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       326488                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       326488                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017995                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017995                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017995                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017995                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017995                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017995                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40438.127660                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40438.127660                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40438.127660                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40438.127660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40438.127660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40438.127660                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1216                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          807                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          807                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          807                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          807                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          807                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          807                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5068                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5068                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         5068                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5068                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5068                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5068                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    198774500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    198774500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    198774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    198774500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    198774500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    198774500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015523                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015523                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015523                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015523                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015523                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015523                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39221.487766                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39221.487766                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39221.487766                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39221.487766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39221.487766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39221.487766                       # average overall mshr miss latency
system.cpu.icache.replacements                   4533                       # number of replacements
system.l2bus.snoop_filter.tot_requests          34121                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        16783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          812                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               14060                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11382                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              5397                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                20                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3265                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3265                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          14061                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        14652                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        36762                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   51414                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       323392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1511808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1835200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                41                       # Total snoops (count)
system.l2bus.snoopTraffic                        2048                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              17350                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.047205                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.212082                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    16531     95.28%     95.28% # Request fanout histogram
system.l2bus.snoop_fanout::1                      819      4.72%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                17350                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             39824999                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            12702430                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            30647999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2018.487765                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  28675                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2419                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                11.854072                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1543.215261                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   475.272504                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.376762                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.116033                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.492795                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2415                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2121                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.589600                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               231827                       # Number of tag accesses
system.l2cache.tags.data_accesses              231827                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        11382                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11382                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2923                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2923                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3180                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         8771                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        11951                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3180                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           11694                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               14874                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3180                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          11694                       # number of overall hits
system.l2cache.overall_hits::total              14874                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          340                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            340                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1872                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2080                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1872                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           548                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2420                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1872                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          548                       # number of overall misses
system.l2cache.overall_misses::total             2420                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     43152000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     43152000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    158855500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18473500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    177329000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    158855500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     61625500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    220481000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    158855500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     61625500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    220481000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        11382                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11382                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3263                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3263                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         5052                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         8979                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        14031                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         5052                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12242                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           17294                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         5052                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12242                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          17294                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.104199                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.104199                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.370546                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.023165                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.148243                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.370546                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.044764                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.139933                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.370546                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.044764                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.139933                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 126917.647059                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 126917.647059                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84858.707265                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 88814.903846                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85254.326923                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 84858.707265                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 112455.291971                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 91107.851240                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 84858.707265                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 112455.291971                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 91107.851240                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          340                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          340                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1872                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2080                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1872                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          548                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2420                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1872                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          548                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2420                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     42472000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     42472000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    155113500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18057500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    173171000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    155113500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     60529500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    215643000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    155113500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     60529500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    215643000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.104199                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.104199                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.370546                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.023165                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.148243                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.370546                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.044764                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.139933                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.370546                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.044764                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.139933                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 124917.647059                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 124917.647059                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 82859.775641                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86814.903846                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83255.288462                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 82859.775641                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 110455.291971                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 89108.677686                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 82859.775641                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 110455.291971                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 89108.677686                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2423                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                2079                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                340                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               340                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           2079                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4842                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       154816                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2419                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2419    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2419                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1211500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             6047500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2020.251463                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2419                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2419                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1544.973469                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   475.277994                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.047149                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014504                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.061653                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2419                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2125                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.073822                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                41123                       # Number of tag accesses
system.l3cache.tags.data_accesses               41123                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          340                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            340                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1871                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         2079                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1871                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           548                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2419                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1871                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          548                       # number of overall misses
system.l3cache.overall_misses::total             2419                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     39412000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     39412000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    138274500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16185500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    154460000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    138274500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     55597500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    193872000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    138274500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     55597500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    193872000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          340                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          340                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1871                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          208                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         2079                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1871                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          548                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2419                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1871                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          548                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2419                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 115917.647059                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 115917.647059                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 73904.061999                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 77814.903846                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74295.334295                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 73904.061999                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 101455.291971                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80145.514675                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 73904.061999                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 101455.291971                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80145.514675                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          340                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          340                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1871                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         2079                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1871                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          548                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2419                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1871                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          548                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2419                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     38732000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     38732000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    134532500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15769500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    150302000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    134532500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     54501500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    189034000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    134532500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     54501500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    189034000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 113917.647059                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 113917.647059                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 71904.061999                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75814.903846                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72295.334295                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 71904.061999                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 99455.291971                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 78145.514675                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 71904.061999                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 99455.291971                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 78145.514675                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2419                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1352518000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2079                       # Transaction distribution
system.membus.trans_dist::ReadExReq               340                       # Transaction distribution
system.membus.trans_dist::ReadExResp              340                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2079                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       154816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       154816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  154816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2419                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2419    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2419                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1209500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6551750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
