// Seed: 3697544011
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wire id_3,
    input tri1 id_4
);
  wire id_6 = id_2++;
  assign module_1.id_4 = 0;
endmodule
module module_0 (
    input  tri0  module_1,
    output logic id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    output uwire id_6,
    input  tri0  id_7,
    output tri0  id_8
);
  always @(posedge id_5 or posedge 1) id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_6,
      id_2,
      id_7
  );
endmodule
