#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fdf87065970 .scope module, "execute_tb" "execute_tb" 2 1;
 .timescale 0 0;
P_0x5fdf870653c0 .param/l "ADDRESS_WIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
P_0x5fdf87065400 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000100000>;
L_0x71d813034210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5fdf8708acb0_0 .net *"_ivl_3", 0 0, L_0x71d813034210;  1 drivers
v0x5fdf8708adb0_0 .var "adder_src_d", 0 0;
v0x5fdf8708aec0_0 .var "alu_control_d", 3 0;
v0x5fdf8708afb0_0 .net "alu_result_e", 31 0, v0x5fdf87087a70_0;  1 drivers
v0x5fdf8708b0a0_0 .var "alu_src_a_d", 0 0;
v0x5fdf8708b1e0_0 .var "alu_src_b_d", 0 0;
v0x5fdf8708b2d0_0 .var "branch_d", 0 0;
v0x5fdf8708b370_0 .var "clk", 0 0;
v0x5fdf8708b410_0 .var "funct3_d", 14 12;
v0x5fdf8708b4d0_0 .net "funct3_e", 14 12, L_0x5fdf8709e070;  1 drivers
v0x5fdf8708b570_0 .var "imm_val_d", 31 0;
v0x5fdf8708b610_0 .var "jump_d", 0 0;
v0x5fdf8708b6b0_0 .var "mem_write_d", 0 0;
v0x5fdf8708b750_0 .net "mem_write_e", 0 0, L_0x5fdf8709ddf0;  1 drivers
v0x5fdf8708b7f0_0 .var "pc_d", 31 0;
v0x5fdf8708b890_0 .var "pc_plus4_d", 31 0;
v0x5fdf8708b930_0 .net "pc_plus4_e", 31 0, L_0x5fdf8709df40;  1 drivers
v0x5fdf8708b9d0_0 .net "pc_src_e", 0 0, L_0x5fdf8709da60;  1 drivers
v0x5fdf8708ba70_0 .net "pc_target_e", 31 0, L_0x5fdf8709d770;  1 drivers
v0x5fdf8708bb10_0 .var "rd1_d", 31 0;
v0x5fdf8708bbb0_0 .var "rd2_d", 31 0;
v0x5fdf8708bca0_0 .var "rd_d", 4 0;
o0x71d81307dc48 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5fdf8708bd60_0 .net "rd_e", 3 0, o0x71d81307dc48;  0 drivers
v0x5fdf8708be00_0 .var "reg_write_d", 0 0;
RS_0x71d81307dca8 .resolv tri, L_0x5fdf8709db40, L_0x5fdf8709dc70;
v0x5fdf8708bed0_0 .net8 "reg_write_e", 0 0, RS_0x71d81307dca8;  2 drivers
v0x5fdf8708bfa0_0 .var "res_src_d", 1 0;
v0x5fdf8708c070_0 .net "res_src_e", 2 0, L_0x5fdf8709e1f0;  1 drivers
v0x5fdf8708c110_0 .var "rs1_d", 4 0;
v0x5fdf8708c1e0_0 .var "rs2_d", 4 0;
o0x71d81307ddc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fdf8708c2b0_0 .net "write_data_e", 31 0, o0x71d81307ddc8;  0 drivers
L_0x5fdf8709e1f0 .concat [ 2 1 0 0], L_0x5fdf8709dd30, L_0x71d813034210;
S_0x5fdf870638d0 .scope module, "dut" "execute" 2 28, 3 23 0, S_0x5fdf87065970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reg_write_d";
    .port_info 1 /INPUT 2 "res_src_d";
    .port_info 2 /INPUT 1 "mem_write_d";
    .port_info 3 /INPUT 1 "jump_d";
    .port_info 4 /INPUT 1 "branch_d";
    .port_info 5 /INPUT 4 "alu_control_d";
    .port_info 6 /INPUT 3 "funct3_d";
    .port_info 7 /INPUT 1 "alu_src_b_d";
    .port_info 8 /INPUT 1 "alu_src_a_d";
    .port_info 9 /INPUT 1 "adder_src_d";
    .port_info 10 /INPUT 32 "rd1_d";
    .port_info 11 /INPUT 32 "rd2_d";
    .port_info 12 /INPUT 32 "pc_d";
    .port_info 13 /INPUT 5 "rs1_d";
    .port_info 14 /INPUT 5 "rs2_d";
    .port_info 15 /INPUT 5 "rd_d";
    .port_info 16 /INPUT 32 "imm_val_d";
    .port_info 17 /INPUT 32 "pc_plus4_d";
    .port_info 18 /INPUT 32 "alu_result_m";
    .port_info 19 /INPUT 32 "result_w";
    .port_info 20 /OUTPUT 1 "reg_write_e";
    .port_info 21 /OUTPUT 2 "res_src_e";
    .port_info 22 /OUTPUT 1 "mem_write_e";
    .port_info 23 /OUTPUT 3 "funct3_e";
    .port_info 24 /OUTPUT 32 "alu_result_e";
    .port_info 25 /OUTPUT 32 "write_data_e";
    .port_info 26 /OUTPUT 4 "rd_e";
    .port_info 27 /OUTPUT 32 "pc_plus4_e";
    .port_info 28 /OUTPUT 32 "pc_target_e";
    .port_info 29 /OUTPUT 1 "pc_src_e";
P_0x5fdf87062c40 .param/l "ADDRESS_WIDTH" 0 3 25, +C4<00000000000000000000000000100000>;
P_0x5fdf87062c80 .param/l "DATA_WIDTH" 0 3 24, +C4<00000000000000000000000000100000>;
L_0x5fdf8709d810 .functor AND 1, v0x5fdf8708b2d0_0, L_0x5fdf8709d960, C4<1>, C4<1>;
L_0x5fdf8709da60 .functor OR 1, v0x5fdf8708b610_0, L_0x5fdf8709d810, C4<0>, C4<0>;
L_0x5fdf8709db40 .functor BUFZ 1, v0x5fdf8708be00_0, C4<0>, C4<0>, C4<0>;
L_0x5fdf8709dc70 .functor BUFZ 1, v0x5fdf8708be00_0, C4<0>, C4<0>, C4<0>;
L_0x5fdf8709dd30 .functor BUFZ 2, v0x5fdf8708bfa0_0, C4<00>, C4<00>, C4<00>;
L_0x5fdf8709ddf0 .functor BUFZ 1, v0x5fdf8708b6b0_0, C4<0>, C4<0>, C4<0>;
L_0x5fdf8709df40 .functor BUFZ 32, v0x5fdf8708b890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fdf8709e070 .functor BUFZ 3, v0x5fdf8708b410_0, C4<000>, C4<000>, C4<000>;
v0x5fdf870889b0_0 .net *"_ivl_15", 0 0, L_0x5fdf8709d960;  1 drivers
v0x5fdf87088ab0_0 .net *"_ivl_16", 0 0, L_0x5fdf8709d810;  1 drivers
v0x5fdf87088b90_0 .net "a_alu", 31 0, L_0x5fdf8709d470;  1 drivers
v0x5fdf87088c80_0 .net "a_forward", 31 0, v0x5fdf87052d60_0;  1 drivers
v0x5fdf87088d90_0 .net "adder_src_d", 0 0, v0x5fdf8708adb0_0;  1 drivers
v0x5fdf87088e80_0 .net "alu_control_d", 3 0, v0x5fdf8708aec0_0;  1 drivers
v0x5fdf87088f20_0 .net "alu_result_e", 31 0, v0x5fdf87087a70_0;  alias, 1 drivers
o0x71d81307da38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fdf87088fc0_0 .net "alu_result_m", 31 0, o0x71d81307da38;  0 drivers
v0x5fdf87089080_0 .net "alu_src_a_d", 0 0, v0x5fdf8708b0a0_0;  1 drivers
v0x5fdf87089150_0 .net "alu_src_b_d", 0 0, v0x5fdf8708b1e0_0;  1 drivers
v0x5fdf87089220_0 .net "b_alu", 31 0, L_0x5fdf8709d510;  1 drivers
v0x5fdf870892c0_0 .net "b_forward", 31 0, v0x5fdf87086b70_0;  1 drivers
v0x5fdf870893b0_0 .net "branch_d", 0 0, v0x5fdf8708b2d0_0;  1 drivers
v0x5fdf87089470_0 .net "funct3_d", 14 12, v0x5fdf8708b410_0;  1 drivers
v0x5fdf87089550_0 .net "funct3_e", 14 12, L_0x5fdf8709e070;  alias, 1 drivers
v0x5fdf87089630_0 .net "imm_val_d", 31 0, v0x5fdf8708b570_0;  1 drivers
v0x5fdf87089740_0 .net "jump_d", 0 0, v0x5fdf8708b610_0;  1 drivers
v0x5fdf87089800_0 .net "mem_write_d", 0 0, v0x5fdf8708b6b0_0;  1 drivers
v0x5fdf870898c0_0 .net "mem_write_e", 0 0, L_0x5fdf8709ddf0;  alias, 1 drivers
v0x5fdf87089980_0 .net "pc_adder_a", 31 0, L_0x5fdf8709d640;  1 drivers
v0x5fdf87089a90_0 .net "pc_d", 31 0, v0x5fdf8708b7f0_0;  1 drivers
v0x5fdf87089ba0_0 .net "pc_plus4_d", 31 0, v0x5fdf8708b890_0;  1 drivers
v0x5fdf87089c80_0 .net "pc_plus4_e", 31 0, L_0x5fdf8709df40;  alias, 1 drivers
v0x5fdf87089d60_0 .net "pc_src_e", 0 0, L_0x5fdf8709da60;  alias, 1 drivers
v0x5fdf87089e20_0 .net "pc_target_e", 31 0, L_0x5fdf8709d770;  alias, 1 drivers
v0x5fdf87089ee0_0 .net "rd1_d", 31 0, v0x5fdf8708bb10_0;  1 drivers
v0x5fdf87089fd0_0 .net "rd2_d", 31 0, v0x5fdf8708bbb0_0;  1 drivers
v0x5fdf8708a090_0 .net "rd_d", 4 0, v0x5fdf8708bca0_0;  1 drivers
v0x5fdf8708a150_0 .net "rd_e", 3 0, o0x71d81307dc48;  alias, 0 drivers
v0x5fdf8708a230_0 .net "reg_write_d", 0 0, v0x5fdf8708be00_0;  1 drivers
v0x5fdf8708a2f0_0 .net8 "reg_write_e", 0 0, RS_0x71d81307dca8;  alias, 2 drivers
v0x5fdf8708a3b0_0 .net "res_src_d", 1 0, v0x5fdf8708bfa0_0;  1 drivers
v0x5fdf8708a490_0 .net "res_src_e", 1 0, L_0x5fdf8709dd30;  1 drivers
o0x71d81307dd38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fdf8708a570_0 .net "result_w", 31 0, o0x71d81307dd38;  0 drivers
v0x5fdf8708a650_0 .net "rs1_d", 4 0, v0x5fdf8708c110_0;  1 drivers
v0x5fdf8708a730_0 .net "rs2_d", 4 0, v0x5fdf8708c1e0_0;  1 drivers
v0x5fdf8708a810_0 .net "write_data_e", 31 0, o0x71d81307ddc8;  alias, 0 drivers
L_0x5fdf8709d960 .part v0x5fdf87087a70_0, 0, 1;
S_0x5fdf87063c80 .scope module, "a_forward_mux" "mux3" 3 60, 4 23 0, S_0x5fdf870638d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5fdf8703cba0 .param/l "DATA_WIDTH" 0 4 24, +C4<00000000000000000000000000100000>;
v0x5fdf87043be0_0 .net "in1", 31 0, v0x5fdf8708bb10_0;  alias, 1 drivers
L_0x71d813034018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fdf86ff82a0_0 .net "in2", 31 0, L_0x71d813034018;  1 drivers
L_0x71d813034060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fdf87051270_0 .net "in3", 31 0, L_0x71d813034060;  1 drivers
v0x5fdf87052d60_0 .var "out", 31 0;
L_0x71d8130340a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fdf87054780_0 .net "sel", 1 0, L_0x71d8130340a8;  1 drivers
E_0x5fdf87050890 .event edge, v0x5fdf87054780_0, v0x5fdf87043be0_0, v0x5fdf86ff82a0_0, v0x5fdf87051270_0;
S_0x5fdf87064030 .scope module, "a_src_mux" "mux2" 3 75, 5 23 0, S_0x5fdf870638d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5fdf87086390 .param/l "DATA_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
v0x5fdf87057280_0 .net "in1", 31 0, v0x5fdf87052d60_0;  alias, 1 drivers
v0x5fdf870864c0_0 .net "in2", 31 0, v0x5fdf8708b7f0_0;  alias, 1 drivers
v0x5fdf87086580_0 .net "out", 31 0, L_0x5fdf8709d470;  alias, 1 drivers
v0x5fdf87086640_0 .net "sel", 0 0, v0x5fdf8708b0a0_0;  alias, 1 drivers
L_0x5fdf8709d470 .functor MUXZ 32, v0x5fdf87052d60_0, v0x5fdf8708b7f0_0, v0x5fdf8708b0a0_0, C4<>;
S_0x5fdf87023b20 .scope module, "b_forward_mux" "mux3" 3 67, 4 23 0, S_0x5fdf870638d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5fdf870867d0 .param/l "DATA_WIDTH" 0 4 24, +C4<00000000000000000000000000100000>;
v0x5fdf870868a0_0 .net "in1", 31 0, v0x5fdf8708bbb0_0;  alias, 1 drivers
L_0x71d8130340f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fdf870869a0_0 .net "in2", 31 0, L_0x71d8130340f0;  1 drivers
L_0x71d813034138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fdf87086a80_0 .net "in3", 31 0, L_0x71d813034138;  1 drivers
v0x5fdf87086b70_0 .var "out", 31 0;
L_0x71d813034180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fdf87086c50_0 .net "sel", 1 0, L_0x71d813034180;  1 drivers
E_0x5fdf8701bbf0 .event edge, v0x5fdf87086c50_0, v0x5fdf870868a0_0, v0x5fdf870869a0_0, v0x5fdf87086a80_0;
S_0x5fdf87024d80 .scope module, "b_src_mux" "mux2" 3 82, 5 23 0, S_0x5fdf870638d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5fdf87086e70 .param/l "DATA_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
v0x5fdf87086fb0_0 .net "in1", 31 0, v0x5fdf87086b70_0;  alias, 1 drivers
v0x5fdf870870c0_0 .net "in2", 31 0, v0x5fdf8708b570_0;  alias, 1 drivers
v0x5fdf87087180_0 .net "out", 31 0, L_0x5fdf8709d510;  alias, 1 drivers
v0x5fdf87087270_0 .net "sel", 0 0, v0x5fdf8708b1e0_0;  alias, 1 drivers
L_0x5fdf8709d510 .functor MUXZ 32, v0x5fdf87086b70_0, v0x5fdf8708b570_0, v0x5fdf8708b1e0_0, C4<>;
S_0x5fdf870873e0 .scope module, "main_alu" "alu" 3 101, 6 1 0, S_0x5fdf870638d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_controls";
    .port_info 3 /INPUT 1 "funct3b0";
    .port_info 4 /OUTPUT 32 "res";
P_0x5fdf87087610 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
v0x5fdf87087700_0 .net "a", 31 0, L_0x5fdf8709d470;  alias, 1 drivers
v0x5fdf87087810_0 .net "alu_controls", 3 0, v0x5fdf8708aec0_0;  alias, 1 drivers
v0x5fdf870878d0_0 .net "b", 31 0, L_0x5fdf8709d510;  alias, 1 drivers
L_0x71d8130341c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5fdf870879d0_0 .net "funct3b0", 0 0, L_0x71d8130341c8;  1 drivers
v0x5fdf87087a70_0 .var "res", 31 0;
E_0x5fdf8706b770 .event edge, v0x5fdf87087810_0, v0x5fdf87086580_0, v0x5fdf87087180_0, v0x5fdf870879d0_0;
S_0x5fdf87087c40 .scope module, "pc_target_adder" "adder" 3 95, 7 23 0, S_0x5fdf870638d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x5fdf87087e20 .param/l "OPERAND_WIDTH" 0 7 24, +C4<00000000000000000000000000100000>;
v0x5fdf87087f30_0 .net "a", 31 0, L_0x5fdf8709d640;  alias, 1 drivers
v0x5fdf87088030_0 .net "b", 31 0, v0x5fdf8708b570_0;  alias, 1 drivers
v0x5fdf87088120_0 .net "res", 31 0, L_0x5fdf8709d770;  alias, 1 drivers
L_0x5fdf8709d770 .arith/sum 32, L_0x5fdf8709d640, v0x5fdf8708b570_0;
S_0x5fdf87088270 .scope module, "pc_target_mux" "mux2" 3 88, 5 23 0, S_0x5fdf870638d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5fdf87088450 .param/l "DATA_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
v0x5fdf870885c0_0 .net "in1", 31 0, v0x5fdf8708b7f0_0;  alias, 1 drivers
v0x5fdf870886b0_0 .net "in2", 31 0, v0x5fdf8708bb10_0;  alias, 1 drivers
v0x5fdf87088780_0 .net "out", 31 0, L_0x5fdf8709d640;  alias, 1 drivers
v0x5fdf87088880_0 .net "sel", 0 0, v0x5fdf8708adb0_0;  alias, 1 drivers
L_0x5fdf8709d640 .functor MUXZ 32, v0x5fdf8708b7f0_0, v0x5fdf8708bb10_0, v0x5fdf8708adb0_0, C4<>;
S_0x5fdf87065060 .scope module, "ff" "ff" 8 23;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "din";
    .port_info 2 /OUTPUT 32 "dout";
P_0x5fdf8704d020 .param/l "DATA_WIDTH" 0 8 24, +C4<00000000000000000000000000100000>;
o0x71d81307e428 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fdf8708c3a0_0 .net "clk", 0 0, o0x71d81307e428;  0 drivers
o0x71d81307e458 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fdf8708c480_0 .net "din", 31 0, o0x71d81307e458;  0 drivers
v0x5fdf8708c560_0 .var "dout", 31 0;
E_0x5fdf8706b9e0 .event posedge, v0x5fdf8708c3a0_0;
S_0x5fdf870631a0 .scope module, "mux4" "mux4" 9 23;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 32 "in4";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0x5fdf8705dfd0 .param/l "DATA_WIDTH" 0 9 24, +C4<00000000000000000000000000100000>;
o0x71d81307e548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fdf8708c700_0 .net "in1", 31 0, o0x71d81307e548;  0 drivers
o0x71d81307e578 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fdf8708c800_0 .net "in2", 31 0, o0x71d81307e578;  0 drivers
o0x71d81307e5a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fdf8708c8e0_0 .net "in3", 31 0, o0x71d81307e5a8;  0 drivers
o0x71d81307e5d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fdf8708c9d0_0 .net "in4", 31 0, o0x71d81307e5d8;  0 drivers
v0x5fdf8708cab0_0 .var "out", 31 0;
o0x71d81307e638 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5fdf8708cbe0_0 .net "sel", 1 0, o0x71d81307e638;  0 drivers
E_0x5fdf8706ba70/0 .event edge, v0x5fdf8708cbe0_0, v0x5fdf8708c700_0, v0x5fdf8708c800_0, v0x5fdf8708c8e0_0;
E_0x5fdf8706ba70/1 .event edge, v0x5fdf8708c9d0_0;
E_0x5fdf8706ba70 .event/or E_0x5fdf8706ba70/0, E_0x5fdf8706ba70/1;
S_0x5fdf87063520 .scope module, "reset_ff" "reset_ff" 10 23;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x5fdf8705a430 .param/l "DATA_WIDTH" 0 10 24, +C4<00000000000000000000000000100000>;
o0x71d81307e788 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fdf8708ce00_0 .net "clk", 0 0, o0x71d81307e788;  0 drivers
o0x71d81307e7b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fdf8708cee0_0 .net "din", 31 0, o0x71d81307e7b8;  0 drivers
v0x5fdf8708cfc0_0 .var "dout", 31 0;
o0x71d81307e818 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fdf8708d080_0 .net "en", 0 0, o0x71d81307e818;  0 drivers
o0x71d81307e848 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fdf8708d140_0 .net "rst", 0 0, o0x71d81307e848;  0 drivers
E_0x5fdf87050390 .event posedge, v0x5fdf8708d140_0, v0x5fdf8708ce00_0;
    .scope S_0x5fdf87063c80;
T_0 ;
    %wait E_0x5fdf87050890;
    %load/vec4 v0x5fdf87054780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fdf87052d60_0, 0, 32;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x5fdf87043be0_0;
    %store/vec4 v0x5fdf87052d60_0, 0, 32;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x5fdf86ff82a0_0;
    %store/vec4 v0x5fdf87052d60_0, 0, 32;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x5fdf87051270_0;
    %store/vec4 v0x5fdf87052d60_0, 0, 32;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5fdf87023b20;
T_1 ;
    %wait E_0x5fdf8701bbf0;
    %load/vec4 v0x5fdf87086c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fdf87086b70_0, 0, 32;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x5fdf870868a0_0;
    %store/vec4 v0x5fdf87086b70_0, 0, 32;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x5fdf870869a0_0;
    %store/vec4 v0x5fdf87086b70_0, 0, 32;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x5fdf87086a80_0;
    %store/vec4 v0x5fdf87086b70_0, 0, 32;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5fdf870873e0;
T_2 ;
    %wait E_0x5fdf8706b770;
    %load/vec4 v0x5fdf87087810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.0 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %add;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.1 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %sub;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.2 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.3 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.4 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.5 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %xor;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.6 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.7 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.8 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %or;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.9 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %and;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.10 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5fdf870879d0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.11 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5fdf870879d0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.12 ;
    %load/vec4 v0x5fdf87087700_0;
    %load/vec4 v0x5fdf870878d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x5fdf870879d0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.13 ;
    %load/vec4 v0x5fdf870878d0_0;
    %store/vec4 v0x5fdf87087a70_0, 0, 32;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5fdf87065970;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fdf8708b370_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5fdf87065970;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x5fdf8708b370_0;
    %inv;
    %store/vec4 v0x5fdf8708b370_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5fdf87065970;
T_5 ;
    %vpi_call 2 68 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fdf87065970 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fdf8708be00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fdf8708bfa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fdf8708b6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fdf8708b610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fdf8708b2d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fdf8708aec0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fdf8708b410_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fdf8708b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fdf8708b0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fdf8708adb0_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5fdf8708bb10_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x5fdf8708bbb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fdf8708b7f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5fdf8708c110_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5fdf8708c1e0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5fdf8708bca0_0, 0, 5;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5fdf8708b570_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5fdf8708b890_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fdf8708aec0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 93 "$display", "Test 1: ALU Result = %h, ALU Control = %b", v0x5fdf8708afb0_0, v0x5fdf8708aec0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fdf8708b2d0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 98 "$display", "Test 2: Branch Control - pc_src_e=%b, pc_target_e=%h", v0x5fdf8708b9d0_0, v0x5fdf8708ba70_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fdf8708b610_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 103 "$display", "Test 3: Jump Control - pc_src_e=%b, pc_target_e=%h", v0x5fdf8708b9d0_0, v0x5fdf8708ba70_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fdf8708b6b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 108 "$display", "Test 4: Memory Write - mem_write_e=%b", v0x5fdf8708b750_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fdf8708b0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fdf8708b1e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 114 "$display", "Test 5: ALU Source A = %h, ALU Source B = %h", v0x5fdf8708afb0_0, v0x5fdf8708c2b0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fdf8708be00_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 119 "$display", "Test 6: Register Write - reg_write_e=%b", v0x5fdf8708bed0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 122 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5fdf87065060;
T_6 ;
    %wait E_0x5fdf8706b9e0;
    %load/vec4 v0x5fdf8708c480_0;
    %assign/vec4 v0x5fdf8708c560_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5fdf870631a0;
T_7 ;
    %wait E_0x5fdf8706ba70;
    %load/vec4 v0x5fdf8708cbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fdf8708cab0_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x5fdf8708c700_0;
    %store/vec4 v0x5fdf8708cab0_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x5fdf8708c800_0;
    %store/vec4 v0x5fdf8708cab0_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x5fdf8708c8e0_0;
    %store/vec4 v0x5fdf8708cab0_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x5fdf8708c9d0_0;
    %store/vec4 v0x5fdf8708cab0_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5fdf87063520;
T_8 ;
    %wait E_0x5fdf87050390;
    %load/vec4 v0x5fdf8708d140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fdf8708cfc0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5fdf8708d080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5fdf8708cee0_0;
    %assign/vec4 v0x5fdf8708cfc0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./test/pl_stages/execute/execute_tb.v";
    "./src/pl_stages/execute/execute.v";
    "./src/utils/mux3.v";
    "./src/utils/mux2.v";
    "./src/pl_stages/execute/alu.v";
    "./src/utils/adder.v";
    "./src/utils/ff.v";
    "./src/utils/mux4.v";
    "./src/utils/reset_ff.v";
