// Seed: 1531240364
module module_0 #(
    parameter id_4 = 32'd96
) (
    output id_2
);
  type_11(
      1 - 1, 1'b0, 1
  );
  assign id_2 = 1;
  logic id_3;
  logic _id_4;
  logic id_5;
  logic id_6;
  assign id_2 = id_3[id_4 : 1];
  logic id_7;
  logic id_8;
  assign id_1 = {1{1}} ? id_5 & 1 : id_2;
  logic id_9 = (1'b0), id_10 = id_5;
  assign id_10[1] = id_1[1'd0];
endmodule
`undef pp_1
`timescale 1ps / 1 ps
module module_1 (
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input logic id_6
    , id_7,
    input logic id_8,
    output logic id_9
);
  string id_10 = "";
  logic  id_11;
  logic  id_12 = id_1;
  logic  id_13 = 1;
endmodule
